-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
-- Date        : Wed Nov  5 18:58:11 2025
-- Host        : sogang-500TGA-500SGA running 64-bit Ubuntu 22.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_bfm_axi_if_0_0/design_riscv_cache_bfm_axi_if_0_0_sim_netlist.vhdl
-- Design      : design_riscv_cache_bfm_axi_if_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_prim_wrapper is
  port (
    ENA_dly_D : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal ENA_I : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => m_aclk,
      CLKBWRCLK => s_aclk,
      DIADI(15 downto 0) => s_axis_tdata(15 downto 0),
      DIBDI(15 downto 0) => s_axis_tdata(31 downto 16),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => D(31 downto 16),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ENB_I,
      ENBWREN => ENA_I,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_B,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ENA_dly_D,
      I1 => \out\,
      I2 => s_axis_tvalid,
      O => ENA_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_compare is
  port (
    comp1 : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_compare : entity is "compare";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_compare;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_compare is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_compare_0 is
  port (
    comp1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_compare_0 : entity is "compare";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_compare_0;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_compare_0 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp2,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(0)
    );
ram_full_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF20"
    )
        port map (
      I0 => comp2,
      I1 => \out\,
      I2 => s_axis_tvalid,
      I3 => comp1,
      I4 => ram_full_fb_i_reg_0,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_compare_1 is
  port (
    comp1 : in STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    ram_rd_en : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_compare_1 : entity is "compare";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_compare_1;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_compare_1 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_fb_i_reg_0
    );
ram_empty_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => comp0,
      I1 => ram_rd_en,
      I2 => comp1,
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_compare_2 is
  port (
    comp1 : out STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_compare_2 : entity is "compare";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_compare_2;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_compare_2 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_fb_i_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_bin_cntr is
  port (
    \gc0.count_d1_reg[0]_0\ : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    ram_rd_en : in STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_d1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_bin_cntr : entity is "rd_bin_cntr";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_bin_cntr;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gc0.count_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair12";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gc0.count_reg[8]_0\(0) <= \^gc0.count_reg[8]_0\(0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__1\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__1\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => \plusOp__1\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => rd_pntr_plus1(3),
      O => \plusOp__1\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      I4 => rd_pntr_plus1(4),
      O => \plusOp__1\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      I5 => rd_pntr_plus1(5),
      O => \plusOp__1\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      O => \plusOp__1\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(7),
      O => \plusOp__1\(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => rd_pntr_plus1(7),
      I3 => \^gc0.count_reg[8]_0\(0),
      O => \plusOp__1\(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(3),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(2),
      I5 => rd_pntr_plus1(4),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => rd_pntr_plus1(0),
      Q => \^q\(0),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => rd_pntr_plus1(1),
      Q => \^q\(1),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => rd_pntr_plus1(2),
      Q => \^q\(2),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => rd_pntr_plus1(3),
      Q => \^q\(3),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => rd_pntr_plus1(4),
      Q => \^q\(4),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => rd_pntr_plus1(5),
      Q => \^q\(5),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => rd_pntr_plus1(6),
      Q => \^q\(6),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => rd_pntr_plus1(7),
      Q => \^q\(7),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => \^gc0.count_reg[8]_0\(0),
      Q => \^q\(8),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => \plusOp__1\(0),
      Q => rd_pntr_plus1(0),
      S => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => \plusOp__1\(1),
      Q => rd_pntr_plus1(1),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => \plusOp__1\(2),
      Q => rd_pntr_plus1(2),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => \plusOp__1\(3),
      Q => rd_pntr_plus1(3),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => \plusOp__1\(4),
      Q => rd_pntr_plus1(4),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => \plusOp__1\(5),
      Q => rd_pntr_plus1(5),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => \plusOp__1\(6),
      Q => rd_pntr_plus1(6),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => \plusOp__1\(7),
      Q => rd_pntr_plus1(7),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => \plusOp__1\(8),
      Q => \^gc0.count_reg[8]_0\(0),
      R => \gc0.count_d1_reg[0]_0\
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(1),
      I3 => WR_PNTR_RD(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => WR_PNTR_RD(2),
      I2 => rd_pntr_plus1(3),
      I3 => WR_PNTR_RD(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => WR_PNTR_RD(4),
      I2 => rd_pntr_plus1(5),
      I3 => WR_PNTR_RD(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => WR_PNTR_RD(6),
      I2 => rd_pntr_plus1(7),
      I3 => WR_PNTR_RD(7),
      O => v1_reg(3)
    );
\plusOp__0_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => WR_PNTR_RD(6),
      I2 => \^q\(7),
      I3 => WR_PNTR_RD(7),
      O => \gc0.count_d1_reg[6]_0\(3)
    );
\plusOp__0_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => WR_PNTR_RD(5),
      I2 => \^q\(6),
      I3 => WR_PNTR_RD(6),
      O => \gc0.count_d1_reg[6]_0\(2)
    );
\plusOp__0_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => WR_PNTR_RD(4),
      I2 => \^q\(5),
      I3 => WR_PNTR_RD(5),
      O => \gc0.count_d1_reg[6]_0\(1)
    );
\plusOp__0_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => WR_PNTR_RD(3),
      I2 => \^q\(4),
      I3 => WR_PNTR_RD(4),
      O => \gc0.count_d1_reg[6]_0\(0)
    );
\plusOp__0_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => WR_PNTR_RD(7),
      I2 => \^q\(8),
      I3 => WR_PNTR_RD(8),
      O => \gc0.count_d1_reg[7]_0\(0)
    );
\plusOp__0_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_rd_en,
      I2 => WR_PNTR_RD(0),
      O => DI(0)
    );
\plusOp__0_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => WR_PNTR_RD(2),
      I2 => \^q\(3),
      I3 => WR_PNTR_RD(3),
      O => S(3)
    );
\plusOp__0_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(1),
      I1 => WR_PNTR_RD(1),
      I2 => \^q\(2),
      I3 => WR_PNTR_RD(2),
      O => S(2)
    );
\plusOp__0_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => WR_PNTR_RD(0),
      I1 => ram_rd_en,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => WR_PNTR_RD(1),
      O => S(1)
    );
\plusOp__0_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => WR_PNTR_RD(0),
      I1 => \^q\(0),
      I2 => ram_rd_en,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_dc_fwft_ext_as is
  port (
    \g_rd.gvalid_low.rd_dc_i_reg[0]_0\ : in STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[1]_0\ : in STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[2]_0\ : in STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[3]_0\ : in STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[4]_0\ : in STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[5]_0\ : in STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[6]_0\ : in STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[7]_0\ : in STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[8]_0\ : in STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[9]_0\ : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_dc_i : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_dc_fwft_ext_as : entity is "rd_dc_fwft_ext_as";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_dc_fwft_ext_as;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_dc_fwft_ext_as is
begin
\g_rd.gvalid_low.rd_dc_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[0]_0\,
      Q => axis_rd_data_count(0),
      R => '0'
    );
\g_rd.gvalid_low.rd_dc_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[1]_0\,
      Q => axis_rd_data_count(1),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[2]_0\,
      Q => axis_rd_data_count(2),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[3]_0\,
      Q => axis_rd_data_count(3),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[4]_0\,
      Q => axis_rd_data_count(4),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[5]_0\,
      Q => axis_rd_data_count(5),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[6]_0\,
      Q => axis_rd_data_count(6),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[7]_0\,
      Q => axis_rd_data_count(7),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[8]_0\,
      Q => axis_rd_data_count(8),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[9]_0\,
      Q => axis_rd_data_count(9),
      R => rd_dc_i(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_fwft is
  port (
    ENB_I : out STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_dc_i : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_fwft : entity is "rd_fwft";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_fwft;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__1\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ram_rd_en\ : STD_LOGIC;
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  ram_rd_en <= \^ram_rd_en\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => empty_fwft_i_reg_0,
      I2 => \^ram_rd_en\,
      I3 => \out\,
      O => ENB_I
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF02F20000000"
    )
        port map (
      I0 => m_axis_tready,
      I1 => empty_fwft_fb_o_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \out\,
      I5 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__1\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_fb_i,
      S => empty_fwft_i_reg_0
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_i,
      S => empty_fwft_i_reg_0
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => m_axis_tready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => empty_fwft_i_reg_0
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => m_axis_tready,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => empty_fwft_i_reg_0
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => empty_fwft_i_reg_0
    );
\g_rd.gvalid_low.rd_dc_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => O(0),
      I2 => user_valid,
      I3 => empty_fwft_i_reg_0,
      O => \gpregsm1.curr_fwft_state_reg[1]_0\
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => empty_fwft_i_reg_0,
      I1 => curr_fwft_state(1),
      I2 => user_valid,
      O => rd_dc_i(0)
    );
\gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04555555"
    )
        port map (
      I0 => \out\,
      I1 => m_axis_tready,
      I2 => empty_fwft_fb_o_i,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => \^ram_rd_en\
    );
\goreg_bm.dout_i[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F00"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => m_axis_tready,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => empty_fwft_i_reg_0,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axis_tready,
      I2 => empty_fwft_fb_o_i,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A200FFFF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axis_tready,
      I2 => empty_fwft_fb_o_i,
      I3 => curr_fwft_state(0),
      I4 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => empty_fwft_i_reg_0
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => empty_fwft_i_reg_0
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => empty_fwft_i_reg_0
    );
m_axis_tvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_pe_as is
  port (
    axis_prog_empty : out STD_LOGIC;
    \gpe1.prog_empty_i_reg_0\ : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.diff_pntr_pad_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.diff_pntr_pad_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.diff_pntr_pad_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_pe_as : entity is "rd_pe_as";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_pe_as;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_pe_as is
  signal \^axis_prog_empty\ : STD_LOGIC;
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \gpe1.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gpe1.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gpe1.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \plusOp__0_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp__0_carry_n_0\ : STD_LOGIC;
  signal \plusOp__0_carry_n_1\ : STD_LOGIC;
  signal \plusOp__0_carry_n_2\ : STD_LOGIC;
  signal \plusOp__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_plusOp__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  axis_prog_empty <= \^axis_prog_empty\;
\gdiff.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => plusOp(1),
      Q => diff_pntr_pad(1),
      R => \gpe1.prog_empty_i_reg_0\
    );
\gdiff.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => plusOp(2),
      Q => diff_pntr_pad(2),
      R => \gpe1.prog_empty_i_reg_0\
    );
\gdiff.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => plusOp(3),
      Q => diff_pntr_pad(3),
      R => \gpe1.prog_empty_i_reg_0\
    );
\gdiff.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => plusOp(4),
      Q => diff_pntr_pad(4),
      R => \gpe1.prog_empty_i_reg_0\
    );
\gdiff.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => plusOp(5),
      Q => diff_pntr_pad(5),
      R => \gpe1.prog_empty_i_reg_0\
    );
\gdiff.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => plusOp(6),
      Q => diff_pntr_pad(6),
      R => \gpe1.prog_empty_i_reg_0\
    );
\gdiff.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => plusOp(7),
      Q => diff_pntr_pad(7),
      R => \gpe1.prog_empty_i_reg_0\
    );
\gdiff.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => plusOp(8),
      Q => diff_pntr_pad(8),
      R => \gpe1.prog_empty_i_reg_0\
    );
\gdiff.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => plusOp(9),
      Q => diff_pntr_pad(9),
      R => \gpe1.prog_empty_i_reg_0\
    );
\gpe1.prog_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888BBB"
    )
        port map (
      I0 => \^axis_prog_empty\,
      I1 => \out\,
      I2 => diff_pntr_pad(1),
      I3 => diff_pntr_pad(2),
      I4 => \gpe1.prog_empty_i_i_2_n_0\,
      I5 => \gpe1.prog_empty_i_i_3_n_0\,
      O => \gpe1.prog_empty_i_i_1_n_0\
    );
\gpe1.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => diff_pntr_pad(7),
      I1 => diff_pntr_pad(6),
      I2 => diff_pntr_pad(9),
      I3 => diff_pntr_pad(8),
      O => \gpe1.prog_empty_i_i_2_n_0\
    );
\gpe1.prog_empty_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => diff_pntr_pad(3),
      I1 => diff_pntr_pad(5),
      I2 => diff_pntr_pad(4),
      O => \gpe1.prog_empty_i_i_3_n_0\
    );
\gpe1.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \gpe1.prog_empty_i_i_1_n_0\,
      Q => \^axis_prog_empty\,
      S => \gpe1.prog_empty_i_reg_0\
    );
\plusOp__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp__0_carry_n_0\,
      CO(2) => \plusOp__0_carry_n_1\,
      CO(1) => \plusOp__0_carry_n_2\,
      CO(0) => \plusOp__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => DI(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => plusOp(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp__0_carry_n_0\,
      CO(3) => \plusOp__0_carry__0_n_0\,
      CO(2) => \plusOp__0_carry__0_n_1\,
      CO(1) => \plusOp__0_carry__0_n_2\,
      CO(0) => \plusOp__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gdiff.diff_pntr_pad_reg[8]_0\(3 downto 0),
      O(3 downto 0) => plusOp(8 downto 5),
      S(3 downto 0) => \gdiff.diff_pntr_pad_reg[8]_1\(3 downto 0)
    );
\plusOp__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_plusOp__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => plusOp(9),
      S(3 downto 1) => B"000",
      S(0) => \gdiff.diff_pntr_pad_reg[9]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_bin_cntr is
  port (
    \gic0.gc0.count_d1_reg[1]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_bin_cntr : entity is "wr_bin_cntr";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_bin_cntr;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gic0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^gic0.gc0.count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gic0.gc0.count[8]_i_1\ : label is "soft_lutpair18";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gic0.gc0.count_d1_reg[8]_0\(8 downto 0) <= \^gic0.gc0.count_d1_reg[8]_0\(8 downto 0);
  \gic0.gc0.count_reg[7]_0\(7 downto 0) <= \^gic0.gc0.count_reg[7]_0\(7 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(0),
      I1 => \^gic0.gc0.count_reg[7]_0\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(0),
      I1 => \^gic0.gc0.count_reg[7]_0\(1),
      I2 => \^gic0.gc0.count_reg[7]_0\(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(1),
      I1 => \^gic0.gc0.count_reg[7]_0\(0),
      I2 => \^gic0.gc0.count_reg[7]_0\(2),
      I3 => \^gic0.gc0.count_reg[7]_0\(3),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(2),
      I1 => \^gic0.gc0.count_reg[7]_0\(0),
      I2 => \^gic0.gc0.count_reg[7]_0\(1),
      I3 => \^gic0.gc0.count_reg[7]_0\(3),
      I4 => \^gic0.gc0.count_reg[7]_0\(4),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(3),
      I1 => \^gic0.gc0.count_reg[7]_0\(1),
      I2 => \^gic0.gc0.count_reg[7]_0\(0),
      I3 => \^gic0.gc0.count_reg[7]_0\(2),
      I4 => \^gic0.gc0.count_reg[7]_0\(4),
      I5 => \^gic0.gc0.count_reg[7]_0\(5),
      O => \plusOp__0\(5)
    );
\gic0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count[8]_i_2_n_0\,
      I1 => \^gic0.gc0.count_reg[7]_0\(6),
      O => \plusOp__0\(6)
    );
\gic0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gic0.gc0.count[8]_i_2_n_0\,
      I1 => \^gic0.gc0.count_reg[7]_0\(6),
      I2 => \^gic0.gc0.count_reg[7]_0\(7),
      O => \plusOp__0\(7)
    );
\gic0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(6),
      I1 => \gic0.gc0.count[8]_i_2_n_0\,
      I2 => \^gic0.gc0.count_reg[7]_0\(7),
      I3 => wr_pntr_plus2(8),
      O => \plusOp__0\(8)
    );
\gic0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(5),
      I1 => \^gic0.gc0.count_reg[7]_0\(3),
      I2 => \^gic0.gc0.count_reg[7]_0\(1),
      I3 => \^gic0.gc0.count_reg[7]_0\(0),
      I4 => \^gic0.gc0.count_reg[7]_0\(2),
      I5 => \^gic0.gc0.count_reg[7]_0\(4),
      O => \gic0.gc0.count[8]_i_2_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(0),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(0),
      S => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(1),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(1),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(2),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(2),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(3),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(3),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(4),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(4),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(5),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(5),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(6),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(6),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(7),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(7),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(8),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(8),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(0),
      Q => \^q\(0),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(1),
      Q => \^q\(1),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(2),
      Q => \^q\(2),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(3),
      Q => \^q\(3),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(4),
      Q => \^q\(4),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(5),
      Q => \^q\(5),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(6),
      Q => \^q\(6),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(7),
      Q => \^q\(7),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(8),
      Q => \^q\(8),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^gic0.gc0.count_reg[7]_0\(0),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^gic0.gc0.count_reg[7]_0\(1),
      S => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^gic0.gc0.count_reg[7]_0\(2),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^gic0.gc0.count_reg[7]_0\(3),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^gic0.gc0.count_reg[7]_0\(4),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^gic0.gc0.count_reg[7]_0\(5),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^gic0.gc0.count_reg[7]_0\(6),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^gic0.gc0.count_reg[7]_0\(7),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => wr_pntr_plus2(8),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus2(8),
      I1 => RD_PNTR_WR(8),
      O => v1_reg_0(0)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[8]_0\(8),
      I1 => RD_PNTR_WR(8),
      O => v1_reg(0)
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => RD_PNTR_WR(7),
      O => \gic0.gc0.count_d2_reg[7]_0\(3)
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => RD_PNTR_WR(6),
      O => \gic0.gc0.count_d2_reg[7]_0\(2)
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => RD_PNTR_WR(5),
      O => \gic0.gc0.count_d2_reg[7]_0\(1)
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => RD_PNTR_WR(4),
      O => \gic0.gc0.count_d2_reg[7]_0\(0)
    );
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => RD_PNTR_WR(8),
      O => \gic0.gc0.count_d2_reg[8]_0\(0)
    );
minusOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => RD_PNTR_WR(3),
      O => S(3)
    );
minusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => RD_PNTR_WR(2),
      O => S(2)
    );
minusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => RD_PNTR_WR(1),
      O => S(1)
    );
minusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => RD_PNTR_WR(0),
      O => S(0)
    );
\plusOp__0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[8]_0\(6),
      I1 => RD_PNTR_WR(6),
      O => \gic0.gc0.count_d1_reg[6]_0\(3)
    );
\plusOp__0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[8]_0\(5),
      I1 => RD_PNTR_WR(5),
      O => \gic0.gc0.count_d1_reg[6]_0\(2)
    );
\plusOp__0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[8]_0\(4),
      I1 => RD_PNTR_WR(4),
      O => \gic0.gc0.count_d1_reg[6]_0\(1)
    );
\plusOp__0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[8]_0\(3),
      I1 => RD_PNTR_WR(3),
      O => \gic0.gc0.count_d1_reg[6]_0\(0)
    );
\plusOp__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[8]_0\(2),
      I1 => RD_PNTR_WR(2),
      O => DI(1)
    );
\plusOp__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[8]_0\(1),
      I1 => RD_PNTR_WR(1),
      O => DI(0)
    );
\plusOp__0_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F75108AE08AEF751"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[8]_0\(0),
      I1 => s_axis_tvalid,
      I2 => \out\,
      I3 => RD_PNTR_WR(0),
      I4 => \^gic0.gc0.count_d1_reg[8]_0\(1),
      I5 => RD_PNTR_WR(1),
      O => \gic0.gc0.count_d1_reg[0]_0\(1)
    );
\plusOp__0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[8]_0\(0),
      I1 => RD_PNTR_WR(0),
      I2 => s_axis_tvalid,
      I3 => \out\,
      O => \gic0.gc0.count_d1_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_dc_fwft_ext_as is
  port (
    s_aclk : in STD_LOGIC;
    \wr_data_count_i_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \wr_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_data_count_i_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_dc_fwft_ext_as : entity is "wr_dc_fwft_ext_as";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_dc_fwft_ext_as;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_dc_fwft_ext_as is
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry__1_n_7\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \wr_data_count_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_data_count_i[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \wr_data_count_i[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \wr_data_count_i[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \wr_data_count_i[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \wr_data_count_i[8]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \wr_data_count_i[9]_i_1\ : label is "soft_lutpair15";
begin
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3 downto 0) => S(3 downto 0)
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \minusOp_carry__0_n_4\,
      O(2) => \minusOp_carry__0_n_5\,
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3 downto 0) => \wr_data_count_i_reg[7]_0\(3 downto 0)
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3 downto 0) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \minusOp_carry__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \wr_data_count_i_reg[8]_0\(0)
    );
\wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => minusOp_carry_n_6,
      O => \wr_data_count_i[1]_i_1_n_0\
    );
\wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => minusOp_carry_n_6,
      I1 => minusOp_carry_n_5,
      O => \wr_data_count_i[2]_i_1_n_0\
    );
\wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => minusOp_carry_n_6,
      I1 => minusOp_carry_n_5,
      I2 => minusOp_carry_n_4,
      O => \wr_data_count_i[3]_i_1_n_0\
    );
\wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => minusOp_carry_n_5,
      I1 => minusOp_carry_n_6,
      I2 => minusOp_carry_n_4,
      I3 => \minusOp_carry__0_n_7\,
      O => \wr_data_count_i[4]_i_1_n_0\
    );
\wr_data_count_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => minusOp_carry_n_4,
      I1 => minusOp_carry_n_6,
      I2 => minusOp_carry_n_5,
      I3 => \minusOp_carry__0_n_7\,
      I4 => \minusOp_carry__0_n_6\,
      O => \wr_data_count_i[5]_i_1_n_0\
    );
\wr_data_count_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \minusOp_carry__0_n_7\,
      I1 => minusOp_carry_n_5,
      I2 => minusOp_carry_n_6,
      I3 => minusOp_carry_n_4,
      I4 => \minusOp_carry__0_n_6\,
      I5 => \minusOp_carry__0_n_5\,
      O => \wr_data_count_i[6]_i_1_n_0\
    );
\wr_data_count_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_data_count_i[9]_i_2_n_0\,
      I1 => \minusOp_carry__0_n_4\,
      O => \wr_data_count_i[7]_i_1_n_0\
    );
\wr_data_count_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_data_count_i[9]_i_2_n_0\,
      I1 => \minusOp_carry__0_n_4\,
      I2 => \minusOp_carry__1_n_7\,
      O => \wr_data_count_i[8]_i_1_n_0\
    );
\wr_data_count_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \minusOp_carry__1_n_7\,
      I1 => \wr_data_count_i[9]_i_2_n_0\,
      I2 => \minusOp_carry__0_n_4\,
      O => \wr_data_count_i[9]_i_1_n_0\
    );
\wr_data_count_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \minusOp_carry__0_n_5\,
      I1 => \minusOp_carry__0_n_7\,
      I2 => minusOp_carry_n_5,
      I3 => minusOp_carry_n_6,
      I4 => minusOp_carry_n_4,
      I5 => \minusOp_carry__0_n_6\,
      O => \wr_data_count_i[9]_i_2_n_0\
    );
\wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => minusOp_carry_n_7,
      Q => axis_wr_data_count(0),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \wr_data_count_i[1]_i_1_n_0\,
      Q => axis_wr_data_count(1),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \wr_data_count_i[2]_i_1_n_0\,
      Q => axis_wr_data_count(2),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \wr_data_count_i[3]_i_1_n_0\,
      Q => axis_wr_data_count(3),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \wr_data_count_i[4]_i_1_n_0\,
      Q => axis_wr_data_count(4),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \wr_data_count_i[5]_i_1_n_0\,
      Q => axis_wr_data_count(5),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \wr_data_count_i[6]_i_1_n_0\,
      Q => axis_wr_data_count(6),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \wr_data_count_i[7]_i_1_n_0\,
      Q => axis_wr_data_count(7),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \wr_data_count_i[8]_i_1_n_0\,
      Q => axis_wr_data_count(8),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \wr_data_count_i[9]_i_1_n_0\,
      Q => axis_wr_data_count(9),
      R => \wr_data_count_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_pf_as is
  port (
    axis_prog_full : out STD_LOGIC;
    \gdiff.diff_pntr_pad_reg[2]_0\ : in STD_LOGIC;
    \gpf1.prog_full_i_reg_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.diff_pntr_pad_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.diff_pntr_pad_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.diff_pntr_pad_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_pf_as : entity is "wr_pf_as";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_pf_as;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_pf_as is
  signal \^axis_prog_full\ : STD_LOGIC;
  signal \gdiff.diff_pntr_pad_reg_n_0_\ : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \gpf1.prog_full_i_i_1_n_0\ : STD_LOGIC;
  signal \gpf1.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gpf1.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp__0_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp__0_carry_n_0\ : STD_LOGIC;
  signal \plusOp__0_carry_n_1\ : STD_LOGIC;
  signal \plusOp__0_carry_n_2\ : STD_LOGIC;
  signal \plusOp__0_carry_n_3\ : STD_LOGIC;
  signal \plusOp__0_carry_n_4\ : STD_LOGIC;
  signal \plusOp__0_carry_n_5\ : STD_LOGIC;
  signal \plusOp__0_carry_n_6\ : STD_LOGIC;
  signal \NLW_plusOp__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_plusOp__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  axis_prog_full <= \^axis_prog_full\;
\gdiff.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \plusOp__0_carry_n_6\,
      Q => \gdiff.diff_pntr_pad_reg_n_0_\(2),
      R => \gdiff.diff_pntr_pad_reg[2]_0\
    );
\gdiff.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \plusOp__0_carry_n_5\,
      Q => \gdiff.diff_pntr_pad_reg_n_0_\(3),
      R => \gdiff.diff_pntr_pad_reg[2]_0\
    );
\gdiff.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \plusOp__0_carry_n_4\,
      Q => \gdiff.diff_pntr_pad_reg_n_0_\(4),
      R => \gdiff.diff_pntr_pad_reg[2]_0\
    );
\gdiff.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \plusOp__0_carry__0_n_7\,
      Q => \gdiff.diff_pntr_pad_reg_n_0_\(5),
      R => \gdiff.diff_pntr_pad_reg[2]_0\
    );
\gdiff.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \plusOp__0_carry__0_n_6\,
      Q => \gdiff.diff_pntr_pad_reg_n_0_\(6),
      R => \gdiff.diff_pntr_pad_reg[2]_0\
    );
\gdiff.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \plusOp__0_carry__0_n_5\,
      Q => \gdiff.diff_pntr_pad_reg_n_0_\(7),
      R => \gdiff.diff_pntr_pad_reg[2]_0\
    );
\gdiff.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \plusOp__0_carry__0_n_4\,
      Q => \gdiff.diff_pntr_pad_reg_n_0_\(8),
      R => \gdiff.diff_pntr_pad_reg[2]_0\
    );
\gdiff.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \plusOp__0_carry__1_n_7\,
      Q => \gdiff.diff_pntr_pad_reg_n_0_\(9),
      R => \gdiff.diff_pntr_pad_reg[2]_0\
    );
\gpf1.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F010001"
    )
        port map (
      I0 => \gpf1.prog_full_i_i_2_n_0\,
      I1 => \gpf1.prog_full_i_i_3_n_0\,
      I2 => \gpf1.prog_full_i_reg_0\,
      I3 => \out\,
      I4 => \^axis_prog_full\,
      O => \gpf1.prog_full_i_i_1_n_0\
    );
\gpf1.prog_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => \gdiff.diff_pntr_pad_reg_n_0_\(8),
      I1 => \gdiff.diff_pntr_pad_reg_n_0_\(7),
      I2 => \gdiff.diff_pntr_pad_reg_n_0_\(3),
      I3 => \gdiff.diff_pntr_pad_reg_n_0_\(2),
      I4 => \gdiff.diff_pntr_pad_reg_n_0_\(9),
      O => \gpf1.prog_full_i_i_2_n_0\
    );
\gpf1.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \gdiff.diff_pntr_pad_reg_n_0_\(4),
      I1 => \gdiff.diff_pntr_pad_reg_n_0_\(6),
      I2 => \gdiff.diff_pntr_pad_reg_n_0_\(5),
      O => \gpf1.prog_full_i_i_3_n_0\
    );
\gpf1.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \gpf1.prog_full_i_i_1_n_0\,
      Q => \^axis_prog_full\,
      S => \gdiff.diff_pntr_pad_reg[2]_0\
    );
\plusOp__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp__0_carry_n_0\,
      CO(2) => \plusOp__0_carry_n_1\,
      CO(1) => \plusOp__0_carry_n_2\,
      CO(0) => \plusOp__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => DI(2 downto 0),
      DI(0) => '0',
      O(3) => \plusOp__0_carry_n_4\,
      O(2) => \plusOp__0_carry_n_5\,
      O(1) => \plusOp__0_carry_n_6\,
      O(0) => \NLW_plusOp__0_carry_O_UNCONNECTED\(0),
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp__0_carry_n_0\,
      CO(3) => \plusOp__0_carry__0_n_0\,
      CO(2) => \plusOp__0_carry__0_n_1\,
      CO(1) => \plusOp__0_carry__0_n_2\,
      CO(0) => \plusOp__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gdiff.diff_pntr_pad_reg[8]_0\(3 downto 0),
      O(3) => \plusOp__0_carry__0_n_4\,
      O(2) => \plusOp__0_carry__0_n_5\,
      O(1) => \plusOp__0_carry__0_n_6\,
      O(0) => \plusOp__0_carry__0_n_7\,
      S(3 downto 0) => \gdiff.diff_pntr_pad_reg[8]_1\(3 downto 0)
    );
\plusOp__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_plusOp__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \plusOp__0_carry__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \gdiff.diff_pntr_pad_reg[9]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray is
  port (
    dest_clk : in STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 );
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray : entity is "GRAY";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair7";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => binval(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => binval(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => binval(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(8),
      I4 => \dest_graysync_ff[1]\(6),
      I5 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(7),
      I4 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(7),
      O => binval(6)
    );
\dest_out_bin_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(8),
      O => binval(7)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\dest_out_bin_ff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => dest_out_bin(8),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray__2\ is
  port (
    dest_clk : in STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 );
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray__2\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray__2\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray__2\ : entity is "GRAY";
end \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray__2\;

architecture STRUCTURE of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair3";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => binval(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => binval(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => binval(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(8),
      I4 => \dest_graysync_ff[1]\(6),
      I5 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(7),
      I4 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(7),
      O => binval(6)
    );
\dest_out_bin_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(8),
      O => binval(7)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\dest_out_bin_ff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => dest_out_bin(8),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single is
  port (
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single : entity is "SINGLE";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single__2\ is
  port (
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single__2\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single__2\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single__2\ : entity is "SINGLE";
end \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single__2\;

architecture STRUCTURE of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst is
  port (
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC;
    src_rst : in STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst : entity is 5;
  attribute INIT : string;
  attribute INIT of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst : entity is "SYNC_RST";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst__2\ is
  port (
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC;
    src_rst : in STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst__2\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst__2\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst__2\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst__2\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst__2\ : entity is "SYNC_RST";
end \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst__2\;

architecture STRUCTURE of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_prim_wrapper is
  port (
    ENA_dly_D : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal ENA_I : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => m_aclk,
      CLKBWRCLK => s_aclk,
      DIADI(15 downto 8) => s_axis_tdata(14 downto 7),
      DIADI(7 downto 2) => s_axis_tdata(5 downto 0),
      DIADI(1 downto 0) => s_axis_tuser(1 downto 0),
      DIBDI(15 downto 8) => s_axis_tdata(31 downto 24),
      DIBDI(7 downto 0) => s_axis_tdata(22 downto 15),
      DIPADIP(1) => '0',
      DIPADIP(0) => s_axis_tdata(6),
      DIPBDIP(1) => '0',
      DIPBDIP(0) => s_axis_tdata(23),
      DOADO(15 downto 8) => D(16 downto 9),
      DOADO(7 downto 0) => D(7 downto 0),
      DOBDO(15 downto 8) => D(33 downto 26),
      DOBDO(7 downto 0) => D(24 downto 17),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => D(8),
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => D(25),
      ENARDEN => ENB_I,
      ENBWREN => ENA_I,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_B,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ENA_dly_D,
      I1 => \out\,
      I2 => s_axis_tvalid,
      O => ENA_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_compare is
  port (
    comp1 : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_compare : entity is "compare";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_compare;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_compare is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_compare_0 is
  port (
    comp1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_compare_0 : entity is "compare";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_compare_0;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_compare_0 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp2,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(0)
    );
ram_full_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF20"
    )
        port map (
      I0 => comp2,
      I1 => \out\,
      I2 => s_axis_tvalid,
      I3 => comp1,
      I4 => ram_full_fb_i_reg_0,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_compare_1 is
  port (
    comp1 : in STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    ram_rd_en : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_compare_1 : entity is "compare";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_compare_1;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_compare_1 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_fb_i_reg_0
    );
ram_empty_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => comp0,
      I1 => ram_rd_en,
      I2 => comp1,
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_compare_2 is
  port (
    comp1 : out STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_compare_2 : entity is "compare";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_compare_2;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_compare_2 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_fb_i_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_bin_cntr is
  port (
    \gc0.count_d1_reg[0]_0\ : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    ram_rd_en : in STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_d1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_bin_cntr : entity is "rd_bin_cntr";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_bin_cntr;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gc0.count_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair12";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gc0.count_reg[8]_0\(0) <= \^gc0.count_reg[8]_0\(0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__1\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__1\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => \plusOp__1\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => rd_pntr_plus1(3),
      O => \plusOp__1\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      I4 => rd_pntr_plus1(4),
      O => \plusOp__1\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      I5 => rd_pntr_plus1(5),
      O => \plusOp__1\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      O => \plusOp__1\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(7),
      O => \plusOp__1\(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => rd_pntr_plus1(7),
      I3 => \^gc0.count_reg[8]_0\(0),
      O => \plusOp__1\(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(3),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(2),
      I5 => rd_pntr_plus1(4),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => rd_pntr_plus1(0),
      Q => \^q\(0),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => rd_pntr_plus1(1),
      Q => \^q\(1),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => rd_pntr_plus1(2),
      Q => \^q\(2),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => rd_pntr_plus1(3),
      Q => \^q\(3),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => rd_pntr_plus1(4),
      Q => \^q\(4),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => rd_pntr_plus1(5),
      Q => \^q\(5),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => rd_pntr_plus1(6),
      Q => \^q\(6),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => rd_pntr_plus1(7),
      Q => \^q\(7),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => \^gc0.count_reg[8]_0\(0),
      Q => \^q\(8),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => \plusOp__1\(0),
      Q => rd_pntr_plus1(0),
      S => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => \plusOp__1\(1),
      Q => rd_pntr_plus1(1),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => \plusOp__1\(2),
      Q => rd_pntr_plus1(2),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => \plusOp__1\(3),
      Q => rd_pntr_plus1(3),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => \plusOp__1\(4),
      Q => rd_pntr_plus1(4),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => \plusOp__1\(5),
      Q => rd_pntr_plus1(5),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => \plusOp__1\(6),
      Q => rd_pntr_plus1(6),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => \plusOp__1\(7),
      Q => rd_pntr_plus1(7),
      R => \gc0.count_d1_reg[0]_0\
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => ram_rd_en,
      D => \plusOp__1\(8),
      Q => \^gc0.count_reg[8]_0\(0),
      R => \gc0.count_d1_reg[0]_0\
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => WR_PNTR_RD(0),
      I2 => rd_pntr_plus1(1),
      I3 => WR_PNTR_RD(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => WR_PNTR_RD(2),
      I2 => rd_pntr_plus1(3),
      I3 => WR_PNTR_RD(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => WR_PNTR_RD(4),
      I2 => rd_pntr_plus1(5),
      I3 => WR_PNTR_RD(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => WR_PNTR_RD(6),
      I2 => rd_pntr_plus1(7),
      I3 => WR_PNTR_RD(7),
      O => v1_reg(3)
    );
\plusOp__0_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => WR_PNTR_RD(6),
      I2 => \^q\(7),
      I3 => WR_PNTR_RD(7),
      O => \gc0.count_d1_reg[6]_0\(3)
    );
\plusOp__0_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => WR_PNTR_RD(5),
      I2 => \^q\(6),
      I3 => WR_PNTR_RD(6),
      O => \gc0.count_d1_reg[6]_0\(2)
    );
\plusOp__0_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => WR_PNTR_RD(4),
      I2 => \^q\(5),
      I3 => WR_PNTR_RD(5),
      O => \gc0.count_d1_reg[6]_0\(1)
    );
\plusOp__0_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => WR_PNTR_RD(3),
      I2 => \^q\(4),
      I3 => WR_PNTR_RD(4),
      O => \gc0.count_d1_reg[6]_0\(0)
    );
\plusOp__0_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => WR_PNTR_RD(7),
      I2 => \^q\(8),
      I3 => WR_PNTR_RD(8),
      O => \gc0.count_d1_reg[7]_0\(0)
    );
\plusOp__0_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_rd_en,
      I2 => WR_PNTR_RD(0),
      O => DI(0)
    );
\plusOp__0_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => WR_PNTR_RD(2),
      I2 => \^q\(3),
      I3 => WR_PNTR_RD(3),
      O => S(3)
    );
\plusOp__0_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(1),
      I1 => WR_PNTR_RD(1),
      I2 => \^q\(2),
      I3 => WR_PNTR_RD(2),
      O => S(2)
    );
\plusOp__0_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => WR_PNTR_RD(0),
      I1 => ram_rd_en,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => WR_PNTR_RD(1),
      O => S(1)
    );
\plusOp__0_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => WR_PNTR_RD(0),
      I1 => \^q\(0),
      I2 => ram_rd_en,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_dc_fwft_ext_as is
  port (
    \g_rd.gvalid_low.rd_dc_i_reg[0]_0\ : in STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[1]_0\ : in STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[2]_0\ : in STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[3]_0\ : in STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[4]_0\ : in STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[5]_0\ : in STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[6]_0\ : in STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[7]_0\ : in STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[8]_0\ : in STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[9]_0\ : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_dc_i : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_dc_fwft_ext_as : entity is "rd_dc_fwft_ext_as";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_dc_fwft_ext_as;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_dc_fwft_ext_as is
begin
\g_rd.gvalid_low.rd_dc_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[0]_0\,
      Q => axis_rd_data_count(0),
      R => '0'
    );
\g_rd.gvalid_low.rd_dc_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[1]_0\,
      Q => axis_rd_data_count(1),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[2]_0\,
      Q => axis_rd_data_count(2),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[3]_0\,
      Q => axis_rd_data_count(3),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[4]_0\,
      Q => axis_rd_data_count(4),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[5]_0\,
      Q => axis_rd_data_count(5),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[6]_0\,
      Q => axis_rd_data_count(6),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[7]_0\,
      Q => axis_rd_data_count(7),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[8]_0\,
      Q => axis_rd_data_count(8),
      R => rd_dc_i(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \g_rd.gvalid_low.rd_dc_i_reg[9]_0\,
      Q => axis_rd_data_count(9),
      R => rd_dc_i(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_fwft is
  port (
    ENB_I : out STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_dc_i : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_fwft : entity is "rd_fwft";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_fwft;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__1\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ram_rd_en\ : STD_LOGIC;
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  ram_rd_en <= \^ram_rd_en\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => empty_fwft_i_reg_0,
      I2 => \^ram_rd_en\,
      I3 => \out\,
      O => ENB_I
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF02F20000000"
    )
        port map (
      I0 => m_axis_tready,
      I1 => empty_fwft_fb_o_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \out\,
      I5 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__1\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_fb_i,
      S => empty_fwft_i_reg_0
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \aempty_fwft_i0__1\,
      Q => aempty_fwft_i,
      S => empty_fwft_i_reg_0
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F0400"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => m_axis_tready,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => empty_fwft_i_reg_0
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => m_axis_tready,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => empty_fwft_i_reg_0
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => empty_fwft_i_reg_0
    );
\g_rd.gvalid_low.rd_dc_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => O(0),
      I2 => user_valid,
      I3 => empty_fwft_i_reg_0,
      O => \gpregsm1.curr_fwft_state_reg[1]_0\
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => empty_fwft_i_reg_0,
      I1 => curr_fwft_state(1),
      I2 => user_valid,
      O => rd_dc_i(0)
    );
\gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04555555"
    )
        port map (
      I0 => \out\,
      I1 => m_axis_tready,
      I2 => empty_fwft_fb_o_i,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      O => \^ram_rd_en\
    );
\goreg_bm.dout_i[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F00"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => m_axis_tready,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => empty_fwft_i_reg_0,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axis_tready,
      I2 => empty_fwft_fb_o_i,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A200FFFF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axis_tready,
      I2 => empty_fwft_fb_o_i,
      I3 => curr_fwft_state(0),
      I4 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => empty_fwft_i_reg_0
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => empty_fwft_i_reg_0
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => empty_fwft_i_reg_0
    );
m_axis_tvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_pe_as is
  port (
    axis_prog_empty : out STD_LOGIC;
    \gpe1.prog_empty_i_reg_0\ : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.diff_pntr_pad_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.diff_pntr_pad_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.diff_pntr_pad_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_pe_as : entity is "rd_pe_as";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_pe_as;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_pe_as is
  signal \^axis_prog_empty\ : STD_LOGIC;
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \gpe1.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gpe1.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gpe1.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \plusOp__0_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp__0_carry_n_0\ : STD_LOGIC;
  signal \plusOp__0_carry_n_1\ : STD_LOGIC;
  signal \plusOp__0_carry_n_2\ : STD_LOGIC;
  signal \plusOp__0_carry_n_3\ : STD_LOGIC;
  signal \NLW_plusOp__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  axis_prog_empty <= \^axis_prog_empty\;
\gdiff.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => plusOp(1),
      Q => diff_pntr_pad(1),
      R => \gpe1.prog_empty_i_reg_0\
    );
\gdiff.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => plusOp(2),
      Q => diff_pntr_pad(2),
      R => \gpe1.prog_empty_i_reg_0\
    );
\gdiff.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => plusOp(3),
      Q => diff_pntr_pad(3),
      R => \gpe1.prog_empty_i_reg_0\
    );
\gdiff.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => plusOp(4),
      Q => diff_pntr_pad(4),
      R => \gpe1.prog_empty_i_reg_0\
    );
\gdiff.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => plusOp(5),
      Q => diff_pntr_pad(5),
      R => \gpe1.prog_empty_i_reg_0\
    );
\gdiff.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => plusOp(6),
      Q => diff_pntr_pad(6),
      R => \gpe1.prog_empty_i_reg_0\
    );
\gdiff.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => plusOp(7),
      Q => diff_pntr_pad(7),
      R => \gpe1.prog_empty_i_reg_0\
    );
\gdiff.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => plusOp(8),
      Q => diff_pntr_pad(8),
      R => \gpe1.prog_empty_i_reg_0\
    );
\gdiff.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => plusOp(9),
      Q => diff_pntr_pad(9),
      R => \gpe1.prog_empty_i_reg_0\
    );
\gpe1.prog_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888BBB"
    )
        port map (
      I0 => \^axis_prog_empty\,
      I1 => \out\,
      I2 => diff_pntr_pad(1),
      I3 => diff_pntr_pad(2),
      I4 => \gpe1.prog_empty_i_i_2_n_0\,
      I5 => \gpe1.prog_empty_i_i_3_n_0\,
      O => \gpe1.prog_empty_i_i_1_n_0\
    );
\gpe1.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => diff_pntr_pad(7),
      I1 => diff_pntr_pad(6),
      I2 => diff_pntr_pad(9),
      I3 => diff_pntr_pad(8),
      O => \gpe1.prog_empty_i_i_2_n_0\
    );
\gpe1.prog_empty_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => diff_pntr_pad(3),
      I1 => diff_pntr_pad(5),
      I2 => diff_pntr_pad(4),
      O => \gpe1.prog_empty_i_i_3_n_0\
    );
\gpe1.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \gpe1.prog_empty_i_i_1_n_0\,
      Q => \^axis_prog_empty\,
      S => \gpe1.prog_empty_i_reg_0\
    );
\plusOp__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp__0_carry_n_0\,
      CO(2) => \plusOp__0_carry_n_1\,
      CO(1) => \plusOp__0_carry_n_2\,
      CO(0) => \plusOp__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => DI(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => plusOp(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp__0_carry_n_0\,
      CO(3) => \plusOp__0_carry__0_n_0\,
      CO(2) => \plusOp__0_carry__0_n_1\,
      CO(1) => \plusOp__0_carry__0_n_2\,
      CO(0) => \plusOp__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gdiff.diff_pntr_pad_reg[8]_0\(3 downto 0),
      O(3 downto 0) => plusOp(8 downto 5),
      S(3 downto 0) => \gdiff.diff_pntr_pad_reg[8]_1\(3 downto 0)
    );
\plusOp__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_plusOp__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => plusOp(9),
      S(3 downto 1) => B"000",
      S(0) => \gdiff.diff_pntr_pad_reg[9]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_bin_cntr is
  port (
    \gic0.gc0.count_d1_reg[1]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gic0.gc0.count_d1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_bin_cntr : entity is "wr_bin_cntr";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_bin_cntr;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gic0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^gic0.gc0.count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gic0.gc0.count[8]_i_1\ : label is "soft_lutpair18";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gic0.gc0.count_d1_reg[8]_0\(8 downto 0) <= \^gic0.gc0.count_d1_reg[8]_0\(8 downto 0);
  \gic0.gc0.count_reg[7]_0\(7 downto 0) <= \^gic0.gc0.count_reg[7]_0\(7 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(0),
      I1 => \^gic0.gc0.count_reg[7]_0\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(0),
      I1 => \^gic0.gc0.count_reg[7]_0\(1),
      I2 => \^gic0.gc0.count_reg[7]_0\(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(1),
      I1 => \^gic0.gc0.count_reg[7]_0\(0),
      I2 => \^gic0.gc0.count_reg[7]_0\(2),
      I3 => \^gic0.gc0.count_reg[7]_0\(3),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(2),
      I1 => \^gic0.gc0.count_reg[7]_0\(0),
      I2 => \^gic0.gc0.count_reg[7]_0\(1),
      I3 => \^gic0.gc0.count_reg[7]_0\(3),
      I4 => \^gic0.gc0.count_reg[7]_0\(4),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(3),
      I1 => \^gic0.gc0.count_reg[7]_0\(1),
      I2 => \^gic0.gc0.count_reg[7]_0\(0),
      I3 => \^gic0.gc0.count_reg[7]_0\(2),
      I4 => \^gic0.gc0.count_reg[7]_0\(4),
      I5 => \^gic0.gc0.count_reg[7]_0\(5),
      O => \plusOp__0\(5)
    );
\gic0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count[8]_i_2_n_0\,
      I1 => \^gic0.gc0.count_reg[7]_0\(6),
      O => \plusOp__0\(6)
    );
\gic0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gic0.gc0.count[8]_i_2_n_0\,
      I1 => \^gic0.gc0.count_reg[7]_0\(6),
      I2 => \^gic0.gc0.count_reg[7]_0\(7),
      O => \plusOp__0\(7)
    );
\gic0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(6),
      I1 => \gic0.gc0.count[8]_i_2_n_0\,
      I2 => \^gic0.gc0.count_reg[7]_0\(7),
      I3 => wr_pntr_plus2(8),
      O => \plusOp__0\(8)
    );
\gic0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^gic0.gc0.count_reg[7]_0\(5),
      I1 => \^gic0.gc0.count_reg[7]_0\(3),
      I2 => \^gic0.gc0.count_reg[7]_0\(1),
      I3 => \^gic0.gc0.count_reg[7]_0\(0),
      I4 => \^gic0.gc0.count_reg[7]_0\(2),
      I5 => \^gic0.gc0.count_reg[7]_0\(4),
      O => \gic0.gc0.count[8]_i_2_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(0),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(0),
      S => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(1),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(1),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(2),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(2),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(3),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(3),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(4),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(4),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(5),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(5),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(6),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(6),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_reg[7]_0\(7),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(7),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(8),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(8),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(0),
      Q => \^q\(0),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(1),
      Q => \^q\(1),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(2),
      Q => \^q\(2),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(3),
      Q => \^q\(3),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(4),
      Q => \^q\(4),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(5),
      Q => \^q\(5),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(6),
      Q => \^q\(6),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(7),
      Q => \^q\(7),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(8),
      Q => \^q\(8),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^gic0.gc0.count_reg[7]_0\(0),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^gic0.gc0.count_reg[7]_0\(1),
      S => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^gic0.gc0.count_reg[7]_0\(2),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^gic0.gc0.count_reg[7]_0\(3),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^gic0.gc0.count_reg[7]_0\(4),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^gic0.gc0.count_reg[7]_0\(5),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^gic0.gc0.count_reg[7]_0\(6),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^gic0.gc0.count_reg[7]_0\(7),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => wr_pntr_plus2(8),
      R => \gic0.gc0.count_d1_reg[1]_0\
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus2(8),
      I1 => RD_PNTR_WR(8),
      O => v1_reg_0(0)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[8]_0\(8),
      I1 => RD_PNTR_WR(8),
      O => v1_reg(0)
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => RD_PNTR_WR(7),
      O => \gic0.gc0.count_d2_reg[7]_0\(3)
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => RD_PNTR_WR(6),
      O => \gic0.gc0.count_d2_reg[7]_0\(2)
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => RD_PNTR_WR(5),
      O => \gic0.gc0.count_d2_reg[7]_0\(1)
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => RD_PNTR_WR(4),
      O => \gic0.gc0.count_d2_reg[7]_0\(0)
    );
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => RD_PNTR_WR(8),
      O => \gic0.gc0.count_d2_reg[8]_0\(0)
    );
minusOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => RD_PNTR_WR(3),
      O => S(3)
    );
minusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => RD_PNTR_WR(2),
      O => S(2)
    );
minusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => RD_PNTR_WR(1),
      O => S(1)
    );
minusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => RD_PNTR_WR(0),
      O => S(0)
    );
\plusOp__0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[8]_0\(6),
      I1 => RD_PNTR_WR(6),
      O => \gic0.gc0.count_d1_reg[6]_0\(3)
    );
\plusOp__0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[8]_0\(5),
      I1 => RD_PNTR_WR(5),
      O => \gic0.gc0.count_d1_reg[6]_0\(2)
    );
\plusOp__0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[8]_0\(4),
      I1 => RD_PNTR_WR(4),
      O => \gic0.gc0.count_d1_reg[6]_0\(1)
    );
\plusOp__0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[8]_0\(3),
      I1 => RD_PNTR_WR(3),
      O => \gic0.gc0.count_d1_reg[6]_0\(0)
    );
\plusOp__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[8]_0\(2),
      I1 => RD_PNTR_WR(2),
      O => DI(1)
    );
\plusOp__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[8]_0\(1),
      I1 => RD_PNTR_WR(1),
      O => DI(0)
    );
\plusOp__0_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F75108AE08AEF751"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[8]_0\(0),
      I1 => s_axis_tvalid,
      I2 => \out\,
      I3 => RD_PNTR_WR(0),
      I4 => \^gic0.gc0.count_d1_reg[8]_0\(1),
      I5 => RD_PNTR_WR(1),
      O => \gic0.gc0.count_d1_reg[0]_0\(1)
    );
\plusOp__0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[8]_0\(0),
      I1 => RD_PNTR_WR(0),
      I2 => s_axis_tvalid,
      I3 => \out\,
      O => \gic0.gc0.count_d1_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_dc_fwft_ext_as is
  port (
    s_aclk : in STD_LOGIC;
    \wr_data_count_i_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \wr_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_data_count_i_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_dc_fwft_ext_as : entity is "wr_dc_fwft_ext_as";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_dc_fwft_ext_as;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_dc_fwft_ext_as is
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry__1_n_7\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \wr_data_count_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_data_count_i[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \wr_data_count_i[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \wr_data_count_i[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \wr_data_count_i[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \wr_data_count_i[8]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \wr_data_count_i[9]_i_1\ : label is "soft_lutpair15";
begin
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => minusOp_carry_n_4,
      O(2) => minusOp_carry_n_5,
      O(1) => minusOp_carry_n_6,
      O(0) => minusOp_carry_n_7,
      S(3 downto 0) => S(3 downto 0)
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \minusOp_carry__0_n_4\,
      O(2) => \minusOp_carry__0_n_5\,
      O(1) => \minusOp_carry__0_n_6\,
      O(0) => \minusOp_carry__0_n_7\,
      S(3 downto 0) => \wr_data_count_i_reg[7]_0\(3 downto 0)
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3 downto 0) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \minusOp_carry__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \wr_data_count_i_reg[8]_0\(0)
    );
\wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => minusOp_carry_n_6,
      O => \wr_data_count_i[1]_i_1_n_0\
    );
\wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => minusOp_carry_n_6,
      I1 => minusOp_carry_n_5,
      O => \wr_data_count_i[2]_i_1_n_0\
    );
\wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => minusOp_carry_n_6,
      I1 => minusOp_carry_n_5,
      I2 => minusOp_carry_n_4,
      O => \wr_data_count_i[3]_i_1_n_0\
    );
\wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => minusOp_carry_n_5,
      I1 => minusOp_carry_n_6,
      I2 => minusOp_carry_n_4,
      I3 => \minusOp_carry__0_n_7\,
      O => \wr_data_count_i[4]_i_1_n_0\
    );
\wr_data_count_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => minusOp_carry_n_4,
      I1 => minusOp_carry_n_6,
      I2 => minusOp_carry_n_5,
      I3 => \minusOp_carry__0_n_7\,
      I4 => \minusOp_carry__0_n_6\,
      O => \wr_data_count_i[5]_i_1_n_0\
    );
\wr_data_count_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \minusOp_carry__0_n_7\,
      I1 => minusOp_carry_n_5,
      I2 => minusOp_carry_n_6,
      I3 => minusOp_carry_n_4,
      I4 => \minusOp_carry__0_n_6\,
      I5 => \minusOp_carry__0_n_5\,
      O => \wr_data_count_i[6]_i_1_n_0\
    );
\wr_data_count_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_data_count_i[9]_i_2_n_0\,
      I1 => \minusOp_carry__0_n_4\,
      O => \wr_data_count_i[7]_i_1_n_0\
    );
\wr_data_count_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_data_count_i[9]_i_2_n_0\,
      I1 => \minusOp_carry__0_n_4\,
      I2 => \minusOp_carry__1_n_7\,
      O => \wr_data_count_i[8]_i_1_n_0\
    );
\wr_data_count_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \minusOp_carry__1_n_7\,
      I1 => \wr_data_count_i[9]_i_2_n_0\,
      I2 => \minusOp_carry__0_n_4\,
      O => \wr_data_count_i[9]_i_1_n_0\
    );
\wr_data_count_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \minusOp_carry__0_n_5\,
      I1 => \minusOp_carry__0_n_7\,
      I2 => minusOp_carry_n_5,
      I3 => minusOp_carry_n_6,
      I4 => minusOp_carry_n_4,
      I5 => \minusOp_carry__0_n_6\,
      O => \wr_data_count_i[9]_i_2_n_0\
    );
\wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => minusOp_carry_n_7,
      Q => axis_wr_data_count(0),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \wr_data_count_i[1]_i_1_n_0\,
      Q => axis_wr_data_count(1),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \wr_data_count_i[2]_i_1_n_0\,
      Q => axis_wr_data_count(2),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \wr_data_count_i[3]_i_1_n_0\,
      Q => axis_wr_data_count(3),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \wr_data_count_i[4]_i_1_n_0\,
      Q => axis_wr_data_count(4),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \wr_data_count_i[5]_i_1_n_0\,
      Q => axis_wr_data_count(5),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \wr_data_count_i[6]_i_1_n_0\,
      Q => axis_wr_data_count(6),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \wr_data_count_i[7]_i_1_n_0\,
      Q => axis_wr_data_count(7),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \wr_data_count_i[8]_i_1_n_0\,
      Q => axis_wr_data_count(8),
      R => \wr_data_count_i_reg[0]_0\
    );
\wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \wr_data_count_i[9]_i_1_n_0\,
      Q => axis_wr_data_count(9),
      R => \wr_data_count_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_pf_as is
  port (
    axis_prog_full : out STD_LOGIC;
    \gdiff.diff_pntr_pad_reg[2]_0\ : in STD_LOGIC;
    \gpf1.prog_full_i_reg_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.diff_pntr_pad_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.diff_pntr_pad_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.diff_pntr_pad_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_pf_as : entity is "wr_pf_as";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_pf_as;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_pf_as is
  signal \^axis_prog_full\ : STD_LOGIC;
  signal \gdiff.diff_pntr_pad_reg_n_0_\ : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \gpf1.prog_full_i_i_1_n_0\ : STD_LOGIC;
  signal \gpf1.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gpf1.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp__0_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp__0_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp__0_carry_n_0\ : STD_LOGIC;
  signal \plusOp__0_carry_n_1\ : STD_LOGIC;
  signal \plusOp__0_carry_n_2\ : STD_LOGIC;
  signal \plusOp__0_carry_n_3\ : STD_LOGIC;
  signal \plusOp__0_carry_n_4\ : STD_LOGIC;
  signal \plusOp__0_carry_n_5\ : STD_LOGIC;
  signal \plusOp__0_carry_n_6\ : STD_LOGIC;
  signal \NLW_plusOp__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_plusOp__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  axis_prog_full <= \^axis_prog_full\;
\gdiff.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \plusOp__0_carry_n_6\,
      Q => \gdiff.diff_pntr_pad_reg_n_0_\(2),
      R => \gdiff.diff_pntr_pad_reg[2]_0\
    );
\gdiff.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \plusOp__0_carry_n_5\,
      Q => \gdiff.diff_pntr_pad_reg_n_0_\(3),
      R => \gdiff.diff_pntr_pad_reg[2]_0\
    );
\gdiff.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \plusOp__0_carry_n_4\,
      Q => \gdiff.diff_pntr_pad_reg_n_0_\(4),
      R => \gdiff.diff_pntr_pad_reg[2]_0\
    );
\gdiff.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \plusOp__0_carry__0_n_7\,
      Q => \gdiff.diff_pntr_pad_reg_n_0_\(5),
      R => \gdiff.diff_pntr_pad_reg[2]_0\
    );
\gdiff.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \plusOp__0_carry__0_n_6\,
      Q => \gdiff.diff_pntr_pad_reg_n_0_\(6),
      R => \gdiff.diff_pntr_pad_reg[2]_0\
    );
\gdiff.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \plusOp__0_carry__0_n_5\,
      Q => \gdiff.diff_pntr_pad_reg_n_0_\(7),
      R => \gdiff.diff_pntr_pad_reg[2]_0\
    );
\gdiff.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \plusOp__0_carry__0_n_4\,
      Q => \gdiff.diff_pntr_pad_reg_n_0_\(8),
      R => \gdiff.diff_pntr_pad_reg[2]_0\
    );
\gdiff.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \plusOp__0_carry__1_n_7\,
      Q => \gdiff.diff_pntr_pad_reg_n_0_\(9),
      R => \gdiff.diff_pntr_pad_reg[2]_0\
    );
\gpf1.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F010001"
    )
        port map (
      I0 => \gpf1.prog_full_i_i_2_n_0\,
      I1 => \gpf1.prog_full_i_i_3_n_0\,
      I2 => \gpf1.prog_full_i_reg_0\,
      I3 => \out\,
      I4 => \^axis_prog_full\,
      O => \gpf1.prog_full_i_i_1_n_0\
    );
\gpf1.prog_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => \gdiff.diff_pntr_pad_reg_n_0_\(8),
      I1 => \gdiff.diff_pntr_pad_reg_n_0_\(7),
      I2 => \gdiff.diff_pntr_pad_reg_n_0_\(3),
      I3 => \gdiff.diff_pntr_pad_reg_n_0_\(2),
      I4 => \gdiff.diff_pntr_pad_reg_n_0_\(9),
      O => \gpf1.prog_full_i_i_2_n_0\
    );
\gpf1.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \gdiff.diff_pntr_pad_reg_n_0_\(4),
      I1 => \gdiff.diff_pntr_pad_reg_n_0_\(6),
      I2 => \gdiff.diff_pntr_pad_reg_n_0_\(5),
      O => \gpf1.prog_full_i_i_3_n_0\
    );
\gpf1.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \gpf1.prog_full_i_i_1_n_0\,
      Q => \^axis_prog_full\,
      S => \gdiff.diff_pntr_pad_reg[2]_0\
    );
\plusOp__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp__0_carry_n_0\,
      CO(2) => \plusOp__0_carry_n_1\,
      CO(1) => \plusOp__0_carry_n_2\,
      CO(0) => \plusOp__0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => DI(2 downto 0),
      DI(0) => '0',
      O(3) => \plusOp__0_carry_n_4\,
      O(2) => \plusOp__0_carry_n_5\,
      O(1) => \plusOp__0_carry_n_6\,
      O(0) => \NLW_plusOp__0_carry_O_UNCONNECTED\(0),
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp__0_carry_n_0\,
      CO(3) => \plusOp__0_carry__0_n_0\,
      CO(2) => \plusOp__0_carry__0_n_1\,
      CO(1) => \plusOp__0_carry__0_n_2\,
      CO(0) => \plusOp__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gdiff.diff_pntr_pad_reg[8]_0\(3 downto 0),
      O(3) => \plusOp__0_carry__0_n_4\,
      O(2) => \plusOp__0_carry__0_n_5\,
      O(1) => \plusOp__0_carry__0_n_6\,
      O(0) => \plusOp__0_carry__0_n_7\,
      S(3 downto 0) => \gdiff.diff_pntr_pad_reg[8]_1\(3 downto 0)
    );
\plusOp__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp__0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_plusOp__0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \plusOp__0_carry__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \gdiff.diff_pntr_pad_reg[9]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray is
  port (
    dest_clk : in STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 );
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray : entity is "GRAY";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair7";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => binval(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => binval(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => binval(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(8),
      I4 => \dest_graysync_ff[1]\(6),
      I5 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(7),
      I4 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(7),
      O => binval(6)
    );
\dest_out_bin_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(8),
      O => binval(7)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\dest_out_bin_ff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => dest_out_bin(8),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray__2\ is
  port (
    dest_clk : in STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 );
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray__2\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray__2\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray__2\ : entity is "GRAY";
end \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray__2\;

architecture STRUCTURE of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair3";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => binval(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => binval(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => binval(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(8),
      I4 => \dest_graysync_ff[1]\(6),
      I5 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(7),
      I4 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(8),
      I3 => \dest_graysync_ff[1]\(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(7),
      O => binval(6)
    );
\dest_out_bin_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(8),
      O => binval(7)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => binval(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\dest_out_bin_ff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => dest_out_bin(8),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single is
  port (
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single : entity is "SINGLE";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single__2\ is
  port (
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single__2\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single__2\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single__2\ : entity is "SINGLE";
end \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single__2\;

architecture STRUCTURE of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst is
  port (
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC;
    src_rst : in STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst : entity is 5;
  attribute INIT : string;
  attribute INIT of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst : entity is "SYNC_RST";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst__2\ is
  port (
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC;
    src_rst : in STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst__2\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst__2\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst__2\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst__2\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst__2\ : entity is "SYNC_RST";
end \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst__2\;

architecture STRUCTURE of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_trx_fifo_sync_small is
  port (
    state_write_reg_bb0 : in STD_LOGIC;
    state_write_reg_bb1 : out STD_LOGIC;
    ACLK : in STD_LOGIC;
    ARESETn : in STD_LOGIC;
    ARESETn_0 : out STD_LOGIC;
    AWREADY : in STD_LOGIC;
    \BREADY1__0\ : in STD_LOGIC;
    BVALID : in STD_LOGIC;
    WLAST : out STD_LOGIC;
    WREADY : in STD_LOGIC;
    WVALID : out STD_LOGIC;
    \fifo_tail_reg[4]_0\ : in STD_LOGIC;
    \state_write_reg[1]_0\ : out STD_LOGIC;
    u2f_rd_valid : in STD_LOGIC;
    u2f_ready_reg : in STD_LOGIC;
    \BREADY0_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA[1]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \WDATA[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_dout : out STD_LOGIC_VECTOR ( 39 downto 0 );
    u2f_rd_data : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_trx_fifo_sync_small : entity is "trx_fifo_sync_small";
end design_riscv_cache_bfm_axi_if_0_0_trx_fifo_sync_small;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_trx_fifo_sync_small is
  signal \^aresetn_0\ : STD_LOGIC;
  signal Mem_reg_0_15_30_35_i_7_n_0 : STD_LOGIC;
  signal Mem_reg_0_15_30_35_i_8_n_0 : STD_LOGIC;
  signal Mem_reg_0_15_36_40_i_1_n_0 : STD_LOGIC;
  signal WLAST_INST_0_i_1_n_0 : STD_LOGIC;
  signal fifo_head : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal fifo_head0 : STD_LOGIC;
  signal \fifo_head[4]_i_2__0_n_0\ : STD_LOGIC;
  signal fifo_head_reg_rep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fifo_tail : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal n_0_807 : STD_LOGIC;
  signal \next_head[0]_i_1_n_0\ : STD_LOGIC;
  signal \next_head[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \next_head[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \next_head[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \next_head[4]_i_1__0_n_0\ : STD_LOGIC;
  signal next_head_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \next_tail[0]_i_1_n_0\ : STD_LOGIC;
  signal \next_tail[1]_i_1_n_0\ : STD_LOGIC;
  signal \next_tail[2]_i_1_n_0\ : STD_LOGIC;
  signal \next_tail[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \next_tail[4]_i_1__0_n_0\ : STD_LOGIC;
  signal next_tail_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_cnt13_out : STD_LOGIC;
  signal \rd_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \rd_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \rd_cnt_reg_n_0_\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \state_write[0]_i_2_n_0\ : STD_LOGIC;
  signal \state_write[0]_i_3_n_0\ : STD_LOGIC;
  signal \state_write[0]_i_4_n_0\ : STD_LOGIC;
  signal \^state_write_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal u2f_fifo_fullN : STD_LOGIC;
  signal u2f_fifo_rd_dat : STD_LOGIC_VECTOR ( 40 to 40 );
  signal u2f_fifo_wr_dat : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal u2f_ready_i_2_n_0 : STD_LOGIC;
  signal NLW_Mem_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Mem_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Mem_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Mem_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Mem_reg_0_15_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Mem_reg_0_15_36_40_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_Mem_reg_0_15_36_40_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Mem_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Mem_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of Mem_reg_0_15_0_5 : label is 656;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of Mem_reg_0_15_0_5 : label is "u_trx_axi/u_u2f_fifo/Mem";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of Mem_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of Mem_reg_0_15_0_5 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of Mem_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of Mem_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of Mem_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of Mem_reg_0_15_12_17 : label is "";
  attribute RTL_RAM_BITS of Mem_reg_0_15_12_17 : label is 656;
  attribute RTL_RAM_NAME of Mem_reg_0_15_12_17 : label is "u_trx_axi/u_u2f_fifo/Mem";
  attribute ram_addr_begin of Mem_reg_0_15_12_17 : label is 0;
  attribute ram_addr_end of Mem_reg_0_15_12_17 : label is 15;
  attribute ram_offset of Mem_reg_0_15_12_17 : label is 0;
  attribute ram_slice_begin of Mem_reg_0_15_12_17 : label is 12;
  attribute ram_slice_end of Mem_reg_0_15_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of Mem_reg_0_15_18_23 : label is "";
  attribute RTL_RAM_BITS of Mem_reg_0_15_18_23 : label is 656;
  attribute RTL_RAM_NAME of Mem_reg_0_15_18_23 : label is "u_trx_axi/u_u2f_fifo/Mem";
  attribute ram_addr_begin of Mem_reg_0_15_18_23 : label is 0;
  attribute ram_addr_end of Mem_reg_0_15_18_23 : label is 15;
  attribute ram_offset of Mem_reg_0_15_18_23 : label is 0;
  attribute ram_slice_begin of Mem_reg_0_15_18_23 : label is 18;
  attribute ram_slice_end of Mem_reg_0_15_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of Mem_reg_0_15_24_29 : label is "";
  attribute RTL_RAM_BITS of Mem_reg_0_15_24_29 : label is 656;
  attribute RTL_RAM_NAME of Mem_reg_0_15_24_29 : label is "u_trx_axi/u_u2f_fifo/Mem";
  attribute ram_addr_begin of Mem_reg_0_15_24_29 : label is 0;
  attribute ram_addr_end of Mem_reg_0_15_24_29 : label is 15;
  attribute ram_offset of Mem_reg_0_15_24_29 : label is 0;
  attribute ram_slice_begin of Mem_reg_0_15_24_29 : label is 24;
  attribute ram_slice_end of Mem_reg_0_15_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of Mem_reg_0_15_30_35 : label is "";
  attribute RTL_RAM_BITS of Mem_reg_0_15_30_35 : label is 656;
  attribute RTL_RAM_NAME of Mem_reg_0_15_30_35 : label is "u_trx_axi/u_u2f_fifo/Mem";
  attribute ram_addr_begin of Mem_reg_0_15_30_35 : label is 0;
  attribute ram_addr_end of Mem_reg_0_15_30_35 : label is 15;
  attribute ram_offset of Mem_reg_0_15_30_35 : label is 0;
  attribute ram_slice_begin of Mem_reg_0_15_30_35 : label is 30;
  attribute ram_slice_end of Mem_reg_0_15_30_35 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of Mem_reg_0_15_36_40 : label is "";
  attribute RTL_RAM_BITS of Mem_reg_0_15_36_40 : label is 656;
  attribute RTL_RAM_NAME of Mem_reg_0_15_36_40 : label is "u_trx_axi/u_u2f_fifo/Mem";
  attribute ram_addr_begin of Mem_reg_0_15_36_40 : label is 0;
  attribute ram_addr_end of Mem_reg_0_15_36_40 : label is 15;
  attribute ram_offset of Mem_reg_0_15_36_40 : label is 0;
  attribute ram_slice_begin of Mem_reg_0_15_36_40 : label is 36;
  attribute ram_slice_end of Mem_reg_0_15_36_40 : label is 40;
  attribute METHODOLOGY_DRC_VIOS of Mem_reg_0_15_6_11 : label is "";
  attribute RTL_RAM_BITS of Mem_reg_0_15_6_11 : label is 656;
  attribute RTL_RAM_NAME of Mem_reg_0_15_6_11 : label is "u_trx_axi/u_u2f_fifo/Mem";
  attribute ram_addr_begin of Mem_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of Mem_reg_0_15_6_11 : label is 15;
  attribute ram_offset of Mem_reg_0_15_6_11 : label is 0;
  attribute ram_slice_begin of Mem_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of Mem_reg_0_15_6_11 : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of i_807 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \next_head[1]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \next_head[2]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \next_head[3]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \next_head[4]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \next_tail[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \next_tail[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \next_tail[3]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \next_tail[4]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rd_cnt[0]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rd_cnt[1]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \rd_cnt[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \rd_cnt[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rd_cnt[4]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rd_cnt[4]_i_3__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of u2f_ready_i_4 : label is "soft_lutpair33";
begin
  ARESETn_0 <= \^aresetn_0\;
  \^state_write_reg\(0) <= state_write_reg_bb0;
  state_write_reg_bb1 <= \^state_write_reg\(1);
\AWID[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ARESETn,
      O => \^aresetn_0\
    );
\BREADY0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BREADY0_carry__0\(0),
      O => S(0)
    );
Mem_reg_0_15_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => fifo_tail(3 downto 0),
      DIA(1 downto 0) => u2f_fifo_wr_dat(1 downto 0),
      DIB(1 downto 0) => u2f_fifo_wr_dat(3 downto 2),
      DIC(1 downto 0) => u2f_fifo_wr_dat(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_dout(1 downto 0),
      DOB(1 downto 0) => rd_dout(3 downto 2),
      DOC(1 downto 0) => rd_dout(5 downto 4),
      DOD(1 downto 0) => NLW_Mem_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => ACLK,
      WE => Mem_reg_0_15_36_40_i_1_n_0
    );
Mem_reg_0_15_0_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEF0000"
    )
        port map (
      I0 => \WDATA[1]\(5),
      I1 => \WDATA[1]\(4),
      I2 => \WDATA[1]_0\(0),
      I3 => \WDATA[1]_0\(1),
      I4 => u2f_rd_data(1),
      O => u2f_fifo_wr_dat(1)
    );
\Mem_reg_0_15_0_5_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEF0000"
    )
        port map (
      I0 => \WDATA[1]\(5),
      I1 => \WDATA[1]\(4),
      I2 => \WDATA[1]_0\(0),
      I3 => \WDATA[1]_0\(1),
      I4 => u2f_rd_data(0),
      O => u2f_fifo_wr_dat(0)
    );
\Mem_reg_0_15_0_5_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEF0000"
    )
        port map (
      I0 => \WDATA[1]\(5),
      I1 => \WDATA[1]\(4),
      I2 => \WDATA[1]_0\(0),
      I3 => \WDATA[1]_0\(1),
      I4 => u2f_rd_data(3),
      O => u2f_fifo_wr_dat(3)
    );
\Mem_reg_0_15_0_5_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEF0000"
    )
        port map (
      I0 => \WDATA[1]\(5),
      I1 => \WDATA[1]\(4),
      I2 => \WDATA[1]_0\(0),
      I3 => \WDATA[1]_0\(1),
      I4 => u2f_rd_data(2),
      O => u2f_fifo_wr_dat(2)
    );
\Mem_reg_0_15_0_5_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEF0000"
    )
        port map (
      I0 => \WDATA[1]\(5),
      I1 => \WDATA[1]\(4),
      I2 => \WDATA[1]_0\(0),
      I3 => \WDATA[1]_0\(1),
      I4 => u2f_rd_data(5),
      O => u2f_fifo_wr_dat(5)
    );
\Mem_reg_0_15_0_5_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEF0000"
    )
        port map (
      I0 => \WDATA[1]\(5),
      I1 => \WDATA[1]\(4),
      I2 => \WDATA[1]_0\(0),
      I3 => \WDATA[1]_0\(1),
      I4 => u2f_rd_data(4),
      O => u2f_fifo_wr_dat(4)
    );
Mem_reg_0_15_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => fifo_tail(3 downto 0),
      DIA(1 downto 0) => u2f_fifo_wr_dat(13 downto 12),
      DIB(1 downto 0) => u2f_fifo_wr_dat(15 downto 14),
      DIC(1 downto 0) => u2f_fifo_wr_dat(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_dout(13 downto 12),
      DOB(1 downto 0) => rd_dout(15 downto 14),
      DOC(1 downto 0) => rd_dout(17 downto 16),
      DOD(1 downto 0) => NLW_Mem_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => ACLK,
      WE => Mem_reg_0_15_36_40_i_1_n_0
    );
\Mem_reg_0_15_12_17_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F000F00088"
    )
        port map (
      I0 => u2f_rd_data(5),
      I1 => \WDATA[1]_0\(0),
      I2 => u2f_rd_data(13),
      I3 => \WDATA[1]_0\(1),
      I4 => \WDATA[1]\(4),
      I5 => \WDATA[1]\(5),
      O => u2f_fifo_wr_dat(13)
    );
\Mem_reg_0_15_12_17_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F000F00088"
    )
        port map (
      I0 => u2f_rd_data(4),
      I1 => \WDATA[1]_0\(0),
      I2 => u2f_rd_data(12),
      I3 => \WDATA[1]_0\(1),
      I4 => \WDATA[1]\(4),
      I5 => \WDATA[1]\(5),
      O => u2f_fifo_wr_dat(12)
    );
\Mem_reg_0_15_12_17_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F000F00088"
    )
        port map (
      I0 => u2f_rd_data(7),
      I1 => \WDATA[1]_0\(0),
      I2 => u2f_rd_data(15),
      I3 => \WDATA[1]_0\(1),
      I4 => \WDATA[1]\(4),
      I5 => \WDATA[1]\(5),
      O => u2f_fifo_wr_dat(15)
    );
\Mem_reg_0_15_12_17_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F000F00088"
    )
        port map (
      I0 => u2f_rd_data(6),
      I1 => \WDATA[1]_0\(0),
      I2 => u2f_rd_data(14),
      I3 => \WDATA[1]_0\(1),
      I4 => \WDATA[1]\(4),
      I5 => \WDATA[1]\(5),
      O => u2f_fifo_wr_dat(14)
    );
\Mem_reg_0_15_12_17_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00A0A0FF002020"
    )
        port map (
      I0 => u2f_rd_data(1),
      I1 => \WDATA[1]_0\(0),
      I2 => \WDATA[1]_0\(1),
      I3 => u2f_rd_data(17),
      I4 => \WDATA[1]\(5),
      I5 => \WDATA[1]\(4),
      O => u2f_fifo_wr_dat(17)
    );
\Mem_reg_0_15_12_17_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00A0A0FF002020"
    )
        port map (
      I0 => u2f_rd_data(0),
      I1 => \WDATA[1]_0\(0),
      I2 => \WDATA[1]_0\(1),
      I3 => u2f_rd_data(16),
      I4 => \WDATA[1]\(5),
      I5 => \WDATA[1]\(4),
      O => u2f_fifo_wr_dat(16)
    );
Mem_reg_0_15_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => fifo_tail(3 downto 0),
      DIA(1 downto 0) => u2f_fifo_wr_dat(19 downto 18),
      DIB(1 downto 0) => u2f_fifo_wr_dat(21 downto 20),
      DIC(1 downto 0) => u2f_fifo_wr_dat(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_dout(19 downto 18),
      DOB(1 downto 0) => rd_dout(21 downto 20),
      DOC(1 downto 0) => rd_dout(23 downto 22),
      DOD(1 downto 0) => NLW_Mem_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => ACLK,
      WE => Mem_reg_0_15_36_40_i_1_n_0
    );
\Mem_reg_0_15_18_23_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00A0A0FF002020"
    )
        port map (
      I0 => u2f_rd_data(3),
      I1 => \WDATA[1]_0\(0),
      I2 => \WDATA[1]_0\(1),
      I3 => u2f_rd_data(19),
      I4 => \WDATA[1]\(5),
      I5 => \WDATA[1]\(4),
      O => u2f_fifo_wr_dat(19)
    );
\Mem_reg_0_15_18_23_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00A0A0FF002020"
    )
        port map (
      I0 => u2f_rd_data(2),
      I1 => \WDATA[1]_0\(0),
      I2 => \WDATA[1]_0\(1),
      I3 => u2f_rd_data(18),
      I4 => \WDATA[1]\(5),
      I5 => \WDATA[1]\(4),
      O => u2f_fifo_wr_dat(18)
    );
\Mem_reg_0_15_18_23_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00A0A0FF002020"
    )
        port map (
      I0 => u2f_rd_data(5),
      I1 => \WDATA[1]_0\(0),
      I2 => \WDATA[1]_0\(1),
      I3 => u2f_rd_data(21),
      I4 => \WDATA[1]\(5),
      I5 => \WDATA[1]\(4),
      O => u2f_fifo_wr_dat(21)
    );
\Mem_reg_0_15_18_23_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00A0A0FF002020"
    )
        port map (
      I0 => u2f_rd_data(4),
      I1 => \WDATA[1]_0\(0),
      I2 => \WDATA[1]_0\(1),
      I3 => u2f_rd_data(20),
      I4 => \WDATA[1]\(5),
      I5 => \WDATA[1]\(4),
      O => u2f_fifo_wr_dat(20)
    );
\Mem_reg_0_15_18_23_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00A0A0FF002020"
    )
        port map (
      I0 => u2f_rd_data(7),
      I1 => \WDATA[1]_0\(0),
      I2 => \WDATA[1]_0\(1),
      I3 => u2f_rd_data(23),
      I4 => \WDATA[1]\(5),
      I5 => \WDATA[1]\(4),
      O => u2f_fifo_wr_dat(23)
    );
\Mem_reg_0_15_18_23_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00A0A0FF002020"
    )
        port map (
      I0 => u2f_rd_data(6),
      I1 => \WDATA[1]_0\(0),
      I2 => \WDATA[1]_0\(1),
      I3 => u2f_rd_data(22),
      I4 => \WDATA[1]\(5),
      I5 => \WDATA[1]\(4),
      O => u2f_fifo_wr_dat(22)
    );
Mem_reg_0_15_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => fifo_tail(3 downto 0),
      DIA(1 downto 0) => u2f_fifo_wr_dat(25 downto 24),
      DIB(1 downto 0) => u2f_fifo_wr_dat(27 downto 26),
      DIC(1 downto 0) => u2f_fifo_wr_dat(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_dout(25 downto 24),
      DOB(1 downto 0) => rd_dout(27 downto 26),
      DOC(1 downto 0) => rd_dout(29 downto 28),
      DOD(1 downto 0) => NLW_Mem_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => ACLK,
      WE => Mem_reg_0_15_36_40_i_1_n_0
    );
\Mem_reg_0_15_24_29_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \WDATA[1]\(5),
      I1 => u2f_rd_data(25),
      I2 => Mem_reg_0_15_30_35_i_7_n_0,
      I3 => u2f_rd_data(9),
      I4 => u2f_rd_data(1),
      I5 => Mem_reg_0_15_30_35_i_8_n_0,
      O => u2f_fifo_wr_dat(25)
    );
\Mem_reg_0_15_24_29_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \WDATA[1]\(5),
      I1 => u2f_rd_data(24),
      I2 => Mem_reg_0_15_30_35_i_7_n_0,
      I3 => u2f_rd_data(8),
      I4 => u2f_rd_data(0),
      I5 => Mem_reg_0_15_30_35_i_8_n_0,
      O => u2f_fifo_wr_dat(24)
    );
\Mem_reg_0_15_24_29_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \WDATA[1]\(5),
      I1 => u2f_rd_data(27),
      I2 => Mem_reg_0_15_30_35_i_7_n_0,
      I3 => u2f_rd_data(11),
      I4 => u2f_rd_data(3),
      I5 => Mem_reg_0_15_30_35_i_8_n_0,
      O => u2f_fifo_wr_dat(27)
    );
\Mem_reg_0_15_24_29_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \WDATA[1]\(5),
      I1 => u2f_rd_data(26),
      I2 => Mem_reg_0_15_30_35_i_7_n_0,
      I3 => u2f_rd_data(10),
      I4 => u2f_rd_data(2),
      I5 => Mem_reg_0_15_30_35_i_8_n_0,
      O => u2f_fifo_wr_dat(26)
    );
\Mem_reg_0_15_24_29_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \WDATA[1]\(5),
      I1 => u2f_rd_data(29),
      I2 => Mem_reg_0_15_30_35_i_7_n_0,
      I3 => u2f_rd_data(13),
      I4 => u2f_rd_data(5),
      I5 => Mem_reg_0_15_30_35_i_8_n_0,
      O => u2f_fifo_wr_dat(29)
    );
\Mem_reg_0_15_24_29_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \WDATA[1]\(5),
      I1 => u2f_rd_data(28),
      I2 => Mem_reg_0_15_30_35_i_7_n_0,
      I3 => u2f_rd_data(12),
      I4 => u2f_rd_data(4),
      I5 => Mem_reg_0_15_30_35_i_8_n_0,
      O => u2f_fifo_wr_dat(28)
    );
Mem_reg_0_15_30_35: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => fifo_tail(3 downto 0),
      DIA(1 downto 0) => u2f_fifo_wr_dat(31 downto 30),
      DIB(1 downto 0) => u2f_fifo_wr_dat(33 downto 32),
      DIC(1 downto 0) => u2f_fifo_wr_dat(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_dout(31 downto 30),
      DOB(1 downto 0) => rd_dout(33 downto 32),
      DOC(1 downto 0) => rd_dout(35 downto 34),
      DOD(1 downto 0) => NLW_Mem_reg_0_15_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => ACLK,
      WE => Mem_reg_0_15_36_40_i_1_n_0
    );
Mem_reg_0_15_30_35_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \WDATA[1]\(5),
      I1 => u2f_rd_data(31),
      I2 => Mem_reg_0_15_30_35_i_7_n_0,
      I3 => u2f_rd_data(15),
      I4 => u2f_rd_data(7),
      I5 => Mem_reg_0_15_30_35_i_8_n_0,
      O => u2f_fifo_wr_dat(31)
    );
Mem_reg_0_15_30_35_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \WDATA[1]\(5),
      I1 => u2f_rd_data(30),
      I2 => Mem_reg_0_15_30_35_i_7_n_0,
      I3 => u2f_rd_data(14),
      I4 => u2f_rd_data(6),
      I5 => Mem_reg_0_15_30_35_i_8_n_0,
      O => u2f_fifo_wr_dat(30)
    );
Mem_reg_0_15_30_35_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDC"
    )
        port map (
      I0 => \WDATA[1]_0\(1),
      I1 => \WDATA[1]\(5),
      I2 => \WDATA[1]_0\(0),
      I3 => \WDATA[1]\(4),
      O => u2f_fifo_wr_dat(33)
    );
Mem_reg_0_15_30_35_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDCD"
    )
        port map (
      I0 => \WDATA[1]_0\(1),
      I1 => \WDATA[1]\(5),
      I2 => \WDATA[1]_0\(0),
      I3 => \WDATA[1]\(4),
      O => u2f_fifo_wr_dat(32)
    );
Mem_reg_0_15_30_35_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEC"
    )
        port map (
      I0 => \WDATA[1]_0\(1),
      I1 => \WDATA[1]\(5),
      I2 => \WDATA[1]_0\(0),
      I3 => \WDATA[1]\(4),
      O => u2f_fifo_wr_dat(35)
    );
Mem_reg_0_15_30_35_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FECE"
    )
        port map (
      I0 => \WDATA[1]_0\(1),
      I1 => \WDATA[1]\(5),
      I2 => \WDATA[1]_0\(0),
      I3 => \WDATA[1]\(4),
      O => u2f_fifo_wr_dat(34)
    );
Mem_reg_0_15_30_35_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \WDATA[1]_0\(1),
      I1 => \WDATA[1]\(4),
      I2 => \WDATA[1]\(5),
      O => Mem_reg_0_15_30_35_i_7_n_0
    );
Mem_reg_0_15_30_35_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \WDATA[1]_0\(0),
      I1 => \WDATA[1]\(4),
      I2 => \WDATA[1]\(5),
      I3 => \WDATA[1]_0\(1),
      O => Mem_reg_0_15_30_35_i_8_n_0
    );
Mem_reg_0_15_36_40: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => fifo_tail(3 downto 0),
      DIA(1 downto 0) => \WDATA[1]\(1 downto 0),
      DIB(1 downto 0) => \WDATA[1]\(3 downto 2),
      DIC(1) => '0',
      DIC(0) => CO(0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_dout(37 downto 36),
      DOB(1 downto 0) => rd_dout(39 downto 38),
      DOC(1) => NLW_Mem_reg_0_15_36_40_DOC_UNCONNECTED(1),
      DOC(0) => u2f_fifo_rd_dat(40),
      DOD(1 downto 0) => NLW_Mem_reg_0_15_36_40_DOD_UNCONNECTED(1 downto 0),
      WCLK => ACLK,
      WE => Mem_reg_0_15_36_40_i_1_n_0
    );
Mem_reg_0_15_36_40_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(2),
      I2 => \fifo_tail_reg[4]_0\,
      I3 => u2f_rd_valid,
      I4 => \out\(0),
      I5 => \rd_cnt_reg_n_0_\(4),
      O => Mem_reg_0_15_36_40_i_1_n_0
    );
Mem_reg_0_15_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => fifo_tail(3 downto 0),
      DIA(1 downto 0) => u2f_fifo_wr_dat(7 downto 6),
      DIB(1 downto 0) => u2f_fifo_wr_dat(9 downto 8),
      DIC(1 downto 0) => u2f_fifo_wr_dat(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_dout(7 downto 6),
      DOB(1 downto 0) => rd_dout(9 downto 8),
      DOC(1 downto 0) => rd_dout(11 downto 10),
      DOD(1 downto 0) => NLW_Mem_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => ACLK,
      WE => Mem_reg_0_15_36_40_i_1_n_0
    );
\Mem_reg_0_15_6_11_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEF0000"
    )
        port map (
      I0 => \WDATA[1]\(5),
      I1 => \WDATA[1]\(4),
      I2 => \WDATA[1]_0\(0),
      I3 => \WDATA[1]_0\(1),
      I4 => u2f_rd_data(7),
      O => u2f_fifo_wr_dat(7)
    );
\Mem_reg_0_15_6_11_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEF0000"
    )
        port map (
      I0 => \WDATA[1]\(5),
      I1 => \WDATA[1]\(4),
      I2 => \WDATA[1]_0\(0),
      I3 => \WDATA[1]_0\(1),
      I4 => u2f_rd_data(6),
      O => u2f_fifo_wr_dat(6)
    );
\Mem_reg_0_15_6_11_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F000F00088"
    )
        port map (
      I0 => u2f_rd_data(1),
      I1 => \WDATA[1]_0\(0),
      I2 => u2f_rd_data(9),
      I3 => \WDATA[1]_0\(1),
      I4 => \WDATA[1]\(4),
      I5 => \WDATA[1]\(5),
      O => u2f_fifo_wr_dat(9)
    );
\Mem_reg_0_15_6_11_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F000F00088"
    )
        port map (
      I0 => u2f_rd_data(0),
      I1 => \WDATA[1]_0\(0),
      I2 => u2f_rd_data(8),
      I3 => \WDATA[1]_0\(1),
      I4 => \WDATA[1]\(4),
      I5 => \WDATA[1]\(5),
      O => u2f_fifo_wr_dat(8)
    );
\Mem_reg_0_15_6_11_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F000F00088"
    )
        port map (
      I0 => u2f_rd_data(3),
      I1 => \WDATA[1]_0\(0),
      I2 => u2f_rd_data(11),
      I3 => \WDATA[1]_0\(1),
      I4 => \WDATA[1]\(4),
      I5 => \WDATA[1]\(5),
      O => u2f_fifo_wr_dat(11)
    );
\Mem_reg_0_15_6_11_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F000F00088"
    )
        port map (
      I0 => u2f_rd_data(2),
      I1 => \WDATA[1]_0\(0),
      I2 => u2f_rd_data(10),
      I3 => \WDATA[1]_0\(1),
      I4 => \WDATA[1]\(4),
      I5 => \WDATA[1]\(5),
      O => u2f_fifo_wr_dat(10)
    );
WLAST_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DFFFF7D00000000"
    )
        port map (
      I0 => WLAST_INST_0_i_1_n_0,
      I1 => fifo_tail(0),
      I2 => fifo_head(0),
      I3 => fifo_tail(4),
      I4 => fifo_head(4),
      I5 => u2f_fifo_rd_dat(40),
      O => WLAST
    );
WLAST_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => fifo_tail(3),
      I1 => fifo_head(3),
      I2 => fifo_tail(1),
      I3 => fifo_head(1),
      I4 => fifo_head(2),
      I5 => fifo_tail(2),
      O => WLAST_INST_0_i_1_n_0
    );
WVALID_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DFFFF7D"
    )
        port map (
      I0 => WLAST_INST_0_i_1_n_0,
      I1 => fifo_tail(0),
      I2 => fifo_head(0),
      I3 => fifo_tail(4),
      I4 => fifo_head(4),
      O => WVALID
    );
\countW[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(2),
      O => \^state_write_reg\(1)
    );
\fifo_head[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_head[4]_i_2__0_n_0\,
      O => fifo_head0
    );
\fifo_head[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82000082FFFFFFFF"
    )
        port map (
      I0 => WLAST_INST_0_i_1_n_0,
      I1 => fifo_tail(0),
      I2 => fifo_head(0),
      I3 => fifo_tail(4),
      I4 => fifo_head(4),
      I5 => WREADY,
      O => \fifo_head[4]_i_2__0_n_0\
    );
\fifo_head_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \^aresetn_0\,
      D => next_head_reg(0),
      Q => fifo_head(0)
    );
\fifo_head_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \^aresetn_0\,
      D => next_head_reg(1),
      Q => fifo_head(1)
    );
\fifo_head_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \^aresetn_0\,
      D => next_head_reg(2),
      Q => fifo_head(2)
    );
\fifo_head_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \^aresetn_0\,
      D => next_head_reg(3),
      Q => fifo_head(3)
    );
\fifo_head_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \^aresetn_0\,
      D => next_head_reg(4),
      Q => fifo_head(4)
    );
\fifo_head_reg_rep[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \^aresetn_0\,
      D => next_head_reg(0),
      Q => fifo_head_reg_rep(0)
    );
\fifo_head_reg_rep[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \^aresetn_0\,
      D => next_head_reg(1),
      Q => fifo_head_reg_rep(1)
    );
\fifo_head_reg_rep[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \^aresetn_0\,
      D => next_head_reg(2),
      Q => fifo_head_reg_rep(2)
    );
\fifo_head_reg_rep[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \^aresetn_0\,
      D => next_head_reg(3),
      Q => fifo_head_reg_rep(3)
    );
\fifo_tail_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => Mem_reg_0_15_36_40_i_1_n_0,
      CLR => \^aresetn_0\,
      D => next_tail_reg(0),
      Q => fifo_tail(0)
    );
\fifo_tail_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => Mem_reg_0_15_36_40_i_1_n_0,
      CLR => \^aresetn_0\,
      D => next_tail_reg(1),
      Q => fifo_tail(1)
    );
\fifo_tail_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => Mem_reg_0_15_36_40_i_1_n_0,
      CLR => \^aresetn_0\,
      D => next_tail_reg(2),
      Q => fifo_tail(2)
    );
\fifo_tail_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => Mem_reg_0_15_36_40_i_1_n_0,
      CLR => \^aresetn_0\,
      D => next_tail_reg(3),
      Q => fifo_tail(3)
    );
\fifo_tail_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => Mem_reg_0_15_36_40_i_1_n_0,
      CLR => \^aresetn_0\,
      D => next_tail_reg(4),
      Q => fifo_tail(4)
    );
i_807: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FFFFFF"
    )
        port map (
      I0 => \rd_cnt_reg_n_0_\(4),
      I1 => \rd_cnt_reg_n_0_\(2),
      I2 => \rd_cnt_reg_n_0_\(3),
      I3 => \fifo_tail_reg[4]_0\,
      I4 => u2f_rd_valid,
      O => n_0_807
    );
\next_head[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => next_head_reg(0),
      O => \next_head[0]_i_1_n_0\
    );
\next_head[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => next_head_reg(0),
      I1 => next_head_reg(1),
      O => \next_head[1]_i_1__0_n_0\
    );
\next_head[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => next_head_reg(0),
      I1 => next_head_reg(1),
      I2 => next_head_reg(2),
      O => \next_head[2]_i_1__0_n_0\
    );
\next_head[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => next_head_reg(3),
      I1 => next_head_reg(0),
      I2 => next_head_reg(1),
      I3 => next_head_reg(2),
      O => \next_head[3]_i_1__0_n_0\
    );
\next_head[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => next_head_reg(3),
      I1 => next_head_reg(0),
      I2 => next_head_reg(1),
      I3 => next_head_reg(2),
      I4 => next_head_reg(4),
      O => \next_head[4]_i_1__0_n_0\
    );
\next_head_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      D => \next_head[0]_i_1_n_0\,
      PRE => \^aresetn_0\,
      Q => next_head_reg(0)
    );
\next_head_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \^aresetn_0\,
      D => \next_head[1]_i_1__0_n_0\,
      Q => next_head_reg(1)
    );
\next_head_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \^aresetn_0\,
      D => \next_head[2]_i_1__0_n_0\,
      Q => next_head_reg(2)
    );
\next_head_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \^aresetn_0\,
      D => \next_head[3]_i_1__0_n_0\,
      Q => next_head_reg(3)
    );
\next_head_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \^aresetn_0\,
      D => \next_head[4]_i_1__0_n_0\,
      Q => next_head_reg(4)
    );
\next_tail[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => next_tail_reg(0),
      O => \next_tail[0]_i_1_n_0\
    );
\next_tail[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => next_tail_reg(0),
      I1 => next_tail_reg(1),
      O => \next_tail[1]_i_1_n_0\
    );
\next_tail[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => next_tail_reg(0),
      I1 => next_tail_reg(1),
      I2 => next_tail_reg(2),
      O => \next_tail[2]_i_1_n_0\
    );
\next_tail[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => next_tail_reg(3),
      I1 => next_tail_reg(0),
      I2 => next_tail_reg(1),
      I3 => next_tail_reg(2),
      O => \next_tail[3]_i_1__0_n_0\
    );
\next_tail[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => next_tail_reg(3),
      I1 => next_tail_reg(0),
      I2 => next_tail_reg(1),
      I3 => next_tail_reg(2),
      I4 => next_tail_reg(4),
      O => \next_tail[4]_i_1__0_n_0\
    );
\next_tail_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => Mem_reg_0_15_36_40_i_1_n_0,
      D => \next_tail[0]_i_1_n_0\,
      PRE => \^aresetn_0\,
      Q => next_tail_reg(0)
    );
\next_tail_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => Mem_reg_0_15_36_40_i_1_n_0,
      CLR => \^aresetn_0\,
      D => \next_tail[1]_i_1_n_0\,
      Q => next_tail_reg(1)
    );
\next_tail_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => Mem_reg_0_15_36_40_i_1_n_0,
      CLR => \^aresetn_0\,
      D => \next_tail[2]_i_1_n_0\,
      Q => next_tail_reg(2)
    );
\next_tail_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => Mem_reg_0_15_36_40_i_1_n_0,
      CLR => \^aresetn_0\,
      D => \next_tail[3]_i_1__0_n_0\,
      Q => next_tail_reg(3)
    );
\next_tail_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => Mem_reg_0_15_36_40_i_1_n_0,
      CLR => \^aresetn_0\,
      D => \next_tail[4]_i_1__0_n_0\,
      Q => next_tail_reg(4)
    );
\rd_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_cnt_reg_n_0_\(0),
      O => \rd_cnt[0]_i_1__0_n_0\
    );
\rd_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \rd_cnt_reg_n_0_\(1),
      I1 => rd_cnt13_out,
      I2 => \rd_cnt_reg_n_0_\(0),
      O => \rd_cnt[1]_i_1__0_n_0\
    );
\rd_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \fifo_head[4]_i_2__0_n_0\,
      I1 => \^state_write_reg\(1),
      I2 => \fifo_tail_reg[4]_0\,
      I3 => u2f_rd_valid,
      I4 => \out\(0),
      I5 => \rd_cnt_reg_n_0_\(4),
      O => rd_cnt13_out
    );
\rd_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \rd_cnt_reg_n_0_\(2),
      I1 => \rd_cnt_reg_n_0_\(1),
      I2 => \rd_cnt[4]_i_3__0_n_0\,
      O => \rd_cnt[2]_i_1_n_0\
    );
\rd_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \rd_cnt_reg_n_0_\(3),
      I1 => \rd_cnt_reg_n_0_\(2),
      I2 => \rd_cnt_reg_n_0_\(1),
      I3 => \rd_cnt[4]_i_3__0_n_0\,
      O => \rd_cnt[3]_i_1_n_0\
    );
\rd_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000EFFFFFFF"
    )
        port map (
      I0 => \rd_cnt_reg_n_0_\(4),
      I1 => \out\(0),
      I2 => u2f_rd_valid,
      I3 => \fifo_tail_reg[4]_0\,
      I4 => \^state_write_reg\(1),
      I5 => \fifo_head[4]_i_2__0_n_0\,
      O => \rd_cnt[4]_i_1_n_0\
    );
\rd_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \rd_cnt_reg_n_0_\(4),
      I1 => \rd_cnt_reg_n_0_\(3),
      I2 => \rd_cnt_reg_n_0_\(2),
      I3 => \rd_cnt_reg_n_0_\(1),
      I4 => \rd_cnt[4]_i_3__0_n_0\,
      O => \rd_cnt[4]_i_2_n_0\
    );
\rd_cnt[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \rd_cnt_reg_n_0_\(1),
      I1 => rd_cnt13_out,
      I2 => \rd_cnt_reg_n_0_\(0),
      O => \rd_cnt[4]_i_3__0_n_0\
    );
\rd_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \rd_cnt[4]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => \rd_cnt[0]_i_1__0_n_0\,
      Q => \rd_cnt_reg_n_0_\(0)
    );
\rd_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \rd_cnt[4]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => \rd_cnt[1]_i_1__0_n_0\,
      Q => \rd_cnt_reg_n_0_\(1)
    );
\rd_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \rd_cnt[4]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => \rd_cnt[2]_i_1_n_0\,
      Q => \rd_cnt_reg_n_0_\(2)
    );
\rd_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \rd_cnt[4]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => \rd_cnt[3]_i_1_n_0\,
      Q => \rd_cnt_reg_n_0_\(3)
    );
\rd_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \rd_cnt[4]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => \rd_cnt[4]_i_2_n_0\,
      Q => \rd_cnt_reg_n_0_\(4)
    );
\state_write[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAAAE"
    )
        port map (
      I0 => \state_write[0]_i_2_n_0\,
      I1 => \^state_write_reg\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \state_write[0]_i_3_n_0\,
      O => D(0)
    );
\state_write[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFAC000000AC00"
    )
        port map (
      I0 => \^state_write_reg\(0),
      I1 => BVALID,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \state_write[0]_i_4_n_0\,
      O => \state_write[0]_i_2_n_0\
    );
\state_write[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD1D1D100000000"
    )
        port map (
      I0 => AWREADY,
      I1 => Q(1),
      I2 => \rd_cnt_reg_n_0_\(4),
      I3 => \rd_cnt_reg_n_0_\(2),
      I4 => \rd_cnt_reg_n_0_\(3),
      I5 => Q(0),
      O => \state_write[0]_i_3_n_0\
    );
\state_write[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088888000"
    )
        port map (
      I0 => u2f_rd_valid,
      I1 => \fifo_tail_reg[4]_0\,
      I2 => \rd_cnt_reg_n_0_\(3),
      I3 => \rd_cnt_reg_n_0_\(2),
      I4 => \rd_cnt_reg_n_0_\(4),
      I5 => CO(0),
      O => \state_write[0]_i_4_n_0\
    );
u2f_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C8FFFF00C80000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => AWREADY,
      I3 => \out\(2),
      I4 => u2f_ready_i_2_n_0,
      I5 => \fifo_tail_reg[4]_0\,
      O => \state_write_reg[1]_0\
    );
u2f_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAFAEABAAAEAEA"
    )
        port map (
      I0 => u2f_ready_reg,
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \BREADY1__0\,
      I4 => u2f_fifo_fullN,
      I5 => CO(0),
      O => u2f_ready_i_2_n_0
    );
u2f_ready_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \rd_cnt_reg_n_0_\(4),
      I1 => \rd_cnt_reg_n_0_\(2),
      I2 => \rd_cnt_reg_n_0_\(3),
      O => u2f_fifo_fullN
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_riscv_cache_bfm_axi_if_0_0_trx_fifo_sync_small__parameterized0\ is
  port (
    ACLK : in STD_LOGIC;
    ARREADY : in STD_LOGIC;
    BVALID : in STD_LOGIC;
    RREADY : out STD_LOGIC;
    RRESP_0_sp_1 : out STD_LOGIC;
    RRESP_1_sp_1 : out STD_LOGIC;
    RVALID : in STD_LOGIC;
    addrR_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    f2u_wr_ready : in STD_LOGIC;
    f2u_wr_valid : out STD_LOGIC;
    last_resp_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \next_tail_reg[1]_0\ : in STD_LOGIC;
    read_done_reg : in STD_LOGIC;
    read_go : in STD_LOGIC;
    \state_read_reg[1]_0\ : out STD_LOGIC;
    \state_read_reg[1]_1\ : in STD_LOGIC;
    state_read_reg : in STD_LOGIC_VECTOR ( 2 to 2 );
    ACLK_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Mem_reg_0_15_0_5_i_3_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Mem_reg_0_15_0_5_i_3_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Mem_reg_0_15_30_31_0 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \last_resp_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_read_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_riscv_cache_bfm_axi_if_0_0_trx_fifo_sync_small__parameterized0\ : entity is "trx_fifo_sync_small";
end \design_riscv_cache_bfm_axi_if_0_0_trx_fifo_sync_small__parameterized0\;

architecture STRUCTURE of \design_riscv_cache_bfm_axi_if_0_0_trx_fifo_sync_small__parameterized0\ is
  signal Mem_reg_0_15_0_5_i_10_n_0 : STD_LOGIC;
  signal Mem_reg_0_15_0_5_i_11_n_0 : STD_LOGIC;
  signal Mem_reg_0_15_0_5_i_12_n_0 : STD_LOGIC;
  signal Mem_reg_0_15_0_5_i_13_n_0 : STD_LOGIC;
  signal Mem_reg_0_15_0_5_i_14_n_0 : STD_LOGIC;
  signal Mem_reg_0_15_0_5_i_15_n_0 : STD_LOGIC;
  signal Mem_reg_0_15_0_5_i_16_n_0 : STD_LOGIC;
  signal Mem_reg_0_15_0_5_i_17_n_0 : STD_LOGIC;
  signal \Mem_reg_0_15_0_5_i_1__0_n_0\ : STD_LOGIC;
  signal Mem_reg_0_15_0_5_i_8_n_0 : STD_LOGIC;
  signal Mem_reg_0_15_0_5_i_9_n_0 : STD_LOGIC;
  signal Mem_reg_0_15_6_11_i_10_n_0 : STD_LOGIC;
  signal Mem_reg_0_15_6_11_i_11_n_0 : STD_LOGIC;
  signal Mem_reg_0_15_6_11_i_7_n_0 : STD_LOGIC;
  signal Mem_reg_0_15_6_11_i_8_n_0 : STD_LOGIC;
  signal Mem_reg_0_15_6_11_i_9_n_0 : STD_LOGIC;
  signal RRESP_0_sn_1 : STD_LOGIC;
  signal RRESP_1_sn_1 : STD_LOGIC;
  signal \WIDTH_34.BLK_512.u_fifo_i_3_n_0\ : STD_LOGIC;
  signal f2u_fifo_wr_dat : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal fifo_head : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal fifo_head0 : STD_LOGIC;
  signal \fifo_head[4]_i_2_n_0\ : STD_LOGIC;
  signal fifo_head_reg_rep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fifo_tail : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \last_resp0__0\ : STD_LOGIC;
  signal \next_head[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \next_head[1]_i_1_n_0\ : STD_LOGIC;
  signal \next_head[2]_i_1_n_0\ : STD_LOGIC;
  signal \next_head[3]_i_1_n_0\ : STD_LOGIC;
  signal \next_head[4]_i_1_n_0\ : STD_LOGIC;
  signal next_head_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \next_tail[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \next_tail[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \next_tail[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \next_tail[3]_i_1_n_0\ : STD_LOGIC;
  signal \next_tail[4]_i_1_n_0\ : STD_LOGIC;
  signal next_tail_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_cnt13_out : STD_LOGIC;
  signal \rd_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \rd_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \rd_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \rd_cnt_reg_n_0_\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal read_done_i_2_n_0 : STD_LOGIC;
  signal read_done_i_3_n_0 : STD_LOGIC;
  signal read_done_i_4_n_0 : STD_LOGIC;
  signal \state_read[2]_i_2_n_0\ : STD_LOGIC;
  signal NLW_Mem_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Mem_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Mem_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Mem_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Mem_reg_0_15_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Mem_reg_0_15_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Mem_reg_0_15_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Mem_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Mem_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of Mem_reg_0_15_0_5 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of Mem_reg_0_15_0_5 : label is "u_trx_axi/u_f2u_fifo/Mem";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of Mem_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of Mem_reg_0_15_0_5 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of Mem_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of Mem_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of Mem_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of Mem_reg_0_15_12_17 : label is "";
  attribute RTL_RAM_BITS of Mem_reg_0_15_12_17 : label is 512;
  attribute RTL_RAM_NAME of Mem_reg_0_15_12_17 : label is "u_trx_axi/u_f2u_fifo/Mem";
  attribute ram_addr_begin of Mem_reg_0_15_12_17 : label is 0;
  attribute ram_addr_end of Mem_reg_0_15_12_17 : label is 15;
  attribute ram_offset of Mem_reg_0_15_12_17 : label is 0;
  attribute ram_slice_begin of Mem_reg_0_15_12_17 : label is 12;
  attribute ram_slice_end of Mem_reg_0_15_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of Mem_reg_0_15_18_23 : label is "";
  attribute RTL_RAM_BITS of Mem_reg_0_15_18_23 : label is 512;
  attribute RTL_RAM_NAME of Mem_reg_0_15_18_23 : label is "u_trx_axi/u_f2u_fifo/Mem";
  attribute ram_addr_begin of Mem_reg_0_15_18_23 : label is 0;
  attribute ram_addr_end of Mem_reg_0_15_18_23 : label is 15;
  attribute ram_offset of Mem_reg_0_15_18_23 : label is 0;
  attribute ram_slice_begin of Mem_reg_0_15_18_23 : label is 18;
  attribute ram_slice_end of Mem_reg_0_15_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of Mem_reg_0_15_24_29 : label is "";
  attribute RTL_RAM_BITS of Mem_reg_0_15_24_29 : label is 512;
  attribute RTL_RAM_NAME of Mem_reg_0_15_24_29 : label is "u_trx_axi/u_f2u_fifo/Mem";
  attribute ram_addr_begin of Mem_reg_0_15_24_29 : label is 0;
  attribute ram_addr_end of Mem_reg_0_15_24_29 : label is 15;
  attribute ram_offset of Mem_reg_0_15_24_29 : label is 0;
  attribute ram_slice_begin of Mem_reg_0_15_24_29 : label is 24;
  attribute ram_slice_end of Mem_reg_0_15_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of Mem_reg_0_15_30_31 : label is "";
  attribute RTL_RAM_BITS of Mem_reg_0_15_30_31 : label is 512;
  attribute RTL_RAM_NAME of Mem_reg_0_15_30_31 : label is "u_trx_axi/u_f2u_fifo/Mem";
  attribute ram_addr_begin of Mem_reg_0_15_30_31 : label is 0;
  attribute ram_addr_end of Mem_reg_0_15_30_31 : label is 15;
  attribute ram_offset of Mem_reg_0_15_30_31 : label is 0;
  attribute ram_slice_begin of Mem_reg_0_15_30_31 : label is 30;
  attribute ram_slice_end of Mem_reg_0_15_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of Mem_reg_0_15_6_11 : label is "";
  attribute RTL_RAM_BITS of Mem_reg_0_15_6_11 : label is 512;
  attribute RTL_RAM_NAME of Mem_reg_0_15_6_11 : label is "u_trx_axi/u_f2u_fifo/Mem";
  attribute ram_addr_begin of Mem_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of Mem_reg_0_15_6_11 : label is 15;
  attribute ram_offset of Mem_reg_0_15_6_11 : label is 0;
  attribute ram_slice_begin of Mem_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of Mem_reg_0_15_6_11 : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \next_head[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \next_head[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \next_head[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \next_head[4]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \next_tail[1]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \next_tail[2]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \next_tail[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \next_tail[4]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rd_cnt[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rd_cnt[2]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rd_cnt[2]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rd_cnt[3]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rd_cnt[4]_i_2__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rd_cnt[4]_i_3\ : label is "soft_lutpair38";
begin
  RRESP_0_sp_1 <= RRESP_0_sn_1;
  RRESP_1_sp_1 <= RRESP_1_sn_1;
Mem_reg_0_15_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => fifo_tail(3 downto 0),
      DIA(1 downto 0) => f2u_fifo_wr_dat(1 downto 0),
      DIB(1 downto 0) => f2u_fifo_wr_dat(3 downto 2),
      DIC(1 downto 0) => f2u_fifo_wr_dat(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => ACLK_0(1 downto 0),
      DOB(1 downto 0) => ACLK_0(3 downto 2),
      DOC(1 downto 0) => ACLK_0(5 downto 4),
      DOD(1 downto 0) => NLW_Mem_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => ACLK,
      WE => \Mem_reg_0_15_0_5_i_1__0_n_0\
    );
Mem_reg_0_15_0_5_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Mem_reg_0_15_0_5_i_16_n_0,
      I1 => RDATA(1),
      I2 => Mem_reg_0_15_30_31_0(1),
      I3 => Mem_reg_0_15_6_11_i_11_n_0,
      I4 => RDATA(17),
      I5 => Mem_reg_0_15_0_5_i_17_n_0,
      O => Mem_reg_0_15_0_5_i_10_n_0
    );
Mem_reg_0_15_0_5_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Mem_reg_0_15_0_5_i_16_n_0,
      I1 => RDATA(0),
      I2 => Mem_reg_0_15_30_31_0(0),
      I3 => Mem_reg_0_15_6_11_i_11_n_0,
      I4 => RDATA(16),
      I5 => Mem_reg_0_15_0_5_i_17_n_0,
      O => Mem_reg_0_15_0_5_i_11_n_0
    );
Mem_reg_0_15_0_5_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Mem_reg_0_15_0_5_i_16_n_0,
      I1 => RDATA(3),
      I2 => Mem_reg_0_15_30_31_0(3),
      I3 => Mem_reg_0_15_6_11_i_11_n_0,
      I4 => RDATA(19),
      I5 => Mem_reg_0_15_0_5_i_17_n_0,
      O => Mem_reg_0_15_0_5_i_12_n_0
    );
Mem_reg_0_15_0_5_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Mem_reg_0_15_0_5_i_16_n_0,
      I1 => RDATA(2),
      I2 => Mem_reg_0_15_30_31_0(2),
      I3 => Mem_reg_0_15_6_11_i_11_n_0,
      I4 => RDATA(18),
      I5 => Mem_reg_0_15_0_5_i_17_n_0,
      O => Mem_reg_0_15_0_5_i_13_n_0
    );
Mem_reg_0_15_0_5_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Mem_reg_0_15_0_5_i_16_n_0,
      I1 => RDATA(5),
      I2 => Mem_reg_0_15_30_31_0(5),
      I3 => Mem_reg_0_15_6_11_i_11_n_0,
      I4 => RDATA(21),
      I5 => Mem_reg_0_15_0_5_i_17_n_0,
      O => Mem_reg_0_15_0_5_i_14_n_0
    );
Mem_reg_0_15_0_5_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Mem_reg_0_15_0_5_i_16_n_0,
      I1 => RDATA(4),
      I2 => Mem_reg_0_15_30_31_0(4),
      I3 => Mem_reg_0_15_6_11_i_11_n_0,
      I4 => RDATA(20),
      I5 => Mem_reg_0_15_0_5_i_17_n_0,
      O => Mem_reg_0_15_0_5_i_15_n_0
    );
Mem_reg_0_15_0_5_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FDCD"
    )
        port map (
      I0 => Mem_reg_0_15_0_5_i_3_1(1),
      I1 => Mem_reg_0_15_0_5_i_3_0(3),
      I2 => Mem_reg_0_15_0_5_i_3_1(0),
      I3 => Mem_reg_0_15_0_5_i_3_0(2),
      I4 => Mem_reg_0_15_6_11_i_11_n_0,
      O => Mem_reg_0_15_0_5_i_16_n_0
    );
Mem_reg_0_15_0_5_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BF00"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => Mem_reg_0_15_0_5_i_3_1(1),
      I4 => Mem_reg_0_15_0_5_i_3_0(3),
      I5 => Mem_reg_0_15_0_5_i_3_1(0),
      O => Mem_reg_0_15_0_5_i_17_n_0
    );
\Mem_reg_0_15_0_5_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => \out\(0),
      I1 => RVALID,
      I2 => \out\(1),
      I3 => \out\(2),
      I4 => \rd_cnt_reg_n_0_\(4),
      O => \Mem_reg_0_15_0_5_i_1__0_n_0\
    );
Mem_reg_0_15_0_5_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Mem_reg_0_15_0_5_i_8_n_0,
      I1 => RDATA(9),
      I2 => Mem_reg_0_15_0_5_i_9_n_0,
      I3 => RDATA(25),
      I4 => Mem_reg_0_15_0_5_i_10_n_0,
      O => f2u_fifo_wr_dat(1)
    );
Mem_reg_0_15_0_5_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Mem_reg_0_15_0_5_i_8_n_0,
      I1 => RDATA(8),
      I2 => Mem_reg_0_15_0_5_i_9_n_0,
      I3 => RDATA(24),
      I4 => Mem_reg_0_15_0_5_i_11_n_0,
      O => f2u_fifo_wr_dat(0)
    );
Mem_reg_0_15_0_5_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Mem_reg_0_15_0_5_i_8_n_0,
      I1 => RDATA(11),
      I2 => Mem_reg_0_15_0_5_i_9_n_0,
      I3 => RDATA(27),
      I4 => Mem_reg_0_15_0_5_i_12_n_0,
      O => f2u_fifo_wr_dat(3)
    );
Mem_reg_0_15_0_5_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Mem_reg_0_15_0_5_i_8_n_0,
      I1 => RDATA(10),
      I2 => Mem_reg_0_15_0_5_i_9_n_0,
      I3 => RDATA(26),
      I4 => Mem_reg_0_15_0_5_i_13_n_0,
      O => f2u_fifo_wr_dat(2)
    );
Mem_reg_0_15_0_5_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Mem_reg_0_15_0_5_i_8_n_0,
      I1 => RDATA(13),
      I2 => Mem_reg_0_15_0_5_i_9_n_0,
      I3 => RDATA(29),
      I4 => Mem_reg_0_15_0_5_i_14_n_0,
      O => f2u_fifo_wr_dat(5)
    );
Mem_reg_0_15_0_5_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Mem_reg_0_15_0_5_i_8_n_0,
      I1 => RDATA(12),
      I2 => Mem_reg_0_15_0_5_i_9_n_0,
      I3 => RDATA(28),
      I4 => Mem_reg_0_15_0_5_i_15_n_0,
      O => f2u_fifo_wr_dat(4)
    );
Mem_reg_0_15_0_5_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => Mem_reg_0_15_0_5_i_3_1(0),
      I1 => Mem_reg_0_15_0_5_i_3_0(3),
      I2 => Mem_reg_0_15_0_5_i_3_0(2),
      I3 => Mem_reg_0_15_6_11_i_11_n_0,
      I4 => Mem_reg_0_15_0_5_i_3_1(1),
      O => Mem_reg_0_15_0_5_i_8_n_0
    );
Mem_reg_0_15_0_5_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => Mem_reg_0_15_0_5_i_3_1(0),
      I1 => Mem_reg_0_15_0_5_i_3_0(3),
      I2 => Mem_reg_0_15_0_5_i_3_0(2),
      I3 => Mem_reg_0_15_6_11_i_11_n_0,
      I4 => Mem_reg_0_15_0_5_i_3_1(1),
      O => Mem_reg_0_15_0_5_i_9_n_0
    );
Mem_reg_0_15_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => fifo_tail(3 downto 0),
      DIA(1 downto 0) => f2u_fifo_wr_dat(13 downto 12),
      DIB(1 downto 0) => f2u_fifo_wr_dat(15 downto 14),
      DIC(1 downto 0) => f2u_fifo_wr_dat(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => ACLK_0(13 downto 12),
      DOB(1 downto 0) => ACLK_0(15 downto 14),
      DOC(1 downto 0) => ACLK_0(17 downto 16),
      DOD(1 downto 0) => NLW_Mem_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => ACLK,
      WE => \Mem_reg_0_15_0_5_i_1__0_n_0\
    );
Mem_reg_0_15_12_17_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Mem_reg_0_15_6_11_i_9_n_0,
      I1 => RDATA(13),
      I2 => Mem_reg_0_15_6_11_i_10_n_0,
      I3 => RDATA(29),
      I4 => Mem_reg_0_15_6_11_i_11_n_0,
      I5 => Mem_reg_0_15_30_31_0(13),
      O => f2u_fifo_wr_dat(13)
    );
Mem_reg_0_15_12_17_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Mem_reg_0_15_6_11_i_9_n_0,
      I1 => RDATA(12),
      I2 => Mem_reg_0_15_6_11_i_10_n_0,
      I3 => RDATA(28),
      I4 => Mem_reg_0_15_6_11_i_11_n_0,
      I5 => Mem_reg_0_15_30_31_0(12),
      O => f2u_fifo_wr_dat(12)
    );
Mem_reg_0_15_12_17_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Mem_reg_0_15_6_11_i_9_n_0,
      I1 => RDATA(15),
      I2 => Mem_reg_0_15_6_11_i_10_n_0,
      I3 => RDATA(31),
      I4 => Mem_reg_0_15_6_11_i_11_n_0,
      I5 => Mem_reg_0_15_30_31_0(15),
      O => f2u_fifo_wr_dat(15)
    );
Mem_reg_0_15_12_17_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Mem_reg_0_15_6_11_i_9_n_0,
      I1 => RDATA(14),
      I2 => Mem_reg_0_15_6_11_i_10_n_0,
      I3 => RDATA(30),
      I4 => Mem_reg_0_15_6_11_i_11_n_0,
      I5 => Mem_reg_0_15_30_31_0(14),
      O => f2u_fifo_wr_dat(14)
    );
Mem_reg_0_15_12_17_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCC0C0C0"
    )
        port map (
      I0 => Mem_reg_0_15_30_31_0(16),
      I1 => RDATA(17),
      I2 => Mem_reg_0_15_0_5_i_3_0(3),
      I3 => Mem_reg_0_15_0_5_i_3_1(0),
      I4 => Mem_reg_0_15_0_5_i_3_0(2),
      I5 => Mem_reg_0_15_6_11_i_11_n_0,
      O => f2u_fifo_wr_dat(17)
    );
Mem_reg_0_15_12_17_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55400000"
    )
        port map (
      I0 => Mem_reg_0_15_6_11_i_11_n_0,
      I1 => Mem_reg_0_15_0_5_i_3_0(2),
      I2 => Mem_reg_0_15_0_5_i_3_1(0),
      I3 => Mem_reg_0_15_0_5_i_3_0(3),
      I4 => RDATA(16),
      O => f2u_fifo_wr_dat(16)
    );
Mem_reg_0_15_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => fifo_tail(3 downto 0),
      DIA(1 downto 0) => f2u_fifo_wr_dat(19 downto 18),
      DIB(1 downto 0) => f2u_fifo_wr_dat(21 downto 20),
      DIC(1 downto 0) => f2u_fifo_wr_dat(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => ACLK_0(19 downto 18),
      DOB(1 downto 0) => ACLK_0(21 downto 20),
      DOC(1 downto 0) => ACLK_0(23 downto 22),
      DOD(1 downto 0) => NLW_Mem_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => ACLK,
      WE => \Mem_reg_0_15_0_5_i_1__0_n_0\
    );
Mem_reg_0_15_18_23_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCC0C0C0"
    )
        port map (
      I0 => Mem_reg_0_15_30_31_0(17),
      I1 => RDATA(19),
      I2 => Mem_reg_0_15_0_5_i_3_0(3),
      I3 => Mem_reg_0_15_0_5_i_3_1(0),
      I4 => Mem_reg_0_15_0_5_i_3_0(2),
      I5 => Mem_reg_0_15_6_11_i_11_n_0,
      O => f2u_fifo_wr_dat(19)
    );
Mem_reg_0_15_18_23_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55400000"
    )
        port map (
      I0 => Mem_reg_0_15_6_11_i_11_n_0,
      I1 => Mem_reg_0_15_0_5_i_3_0(2),
      I2 => Mem_reg_0_15_0_5_i_3_1(0),
      I3 => Mem_reg_0_15_0_5_i_3_0(3),
      I4 => RDATA(18),
      O => f2u_fifo_wr_dat(18)
    );
Mem_reg_0_15_18_23_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55400000"
    )
        port map (
      I0 => Mem_reg_0_15_6_11_i_11_n_0,
      I1 => Mem_reg_0_15_0_5_i_3_0(2),
      I2 => Mem_reg_0_15_0_5_i_3_1(0),
      I3 => Mem_reg_0_15_0_5_i_3_0(3),
      I4 => RDATA(21),
      O => f2u_fifo_wr_dat(21)
    );
Mem_reg_0_15_18_23_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55400000"
    )
        port map (
      I0 => Mem_reg_0_15_6_11_i_11_n_0,
      I1 => Mem_reg_0_15_0_5_i_3_0(2),
      I2 => Mem_reg_0_15_0_5_i_3_1(0),
      I3 => Mem_reg_0_15_0_5_i_3_0(3),
      I4 => RDATA(20),
      O => f2u_fifo_wr_dat(20)
    );
Mem_reg_0_15_18_23_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55400000"
    )
        port map (
      I0 => Mem_reg_0_15_6_11_i_11_n_0,
      I1 => Mem_reg_0_15_0_5_i_3_0(2),
      I2 => Mem_reg_0_15_0_5_i_3_1(0),
      I3 => Mem_reg_0_15_0_5_i_3_0(3),
      I4 => RDATA(23),
      O => f2u_fifo_wr_dat(23)
    );
Mem_reg_0_15_18_23_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55400000"
    )
        port map (
      I0 => Mem_reg_0_15_6_11_i_11_n_0,
      I1 => Mem_reg_0_15_0_5_i_3_0(2),
      I2 => Mem_reg_0_15_0_5_i_3_1(0),
      I3 => Mem_reg_0_15_0_5_i_3_0(3),
      I4 => RDATA(22),
      O => f2u_fifo_wr_dat(22)
    );
Mem_reg_0_15_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => fifo_tail(3 downto 0),
      DIA(1 downto 0) => f2u_fifo_wr_dat(25 downto 24),
      DIB(1 downto 0) => f2u_fifo_wr_dat(27 downto 26),
      DIC(1 downto 0) => f2u_fifo_wr_dat(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => ACLK_0(25 downto 24),
      DOB(1 downto 0) => ACLK_0(27 downto 26),
      DOC(1 downto 0) => ACLK_0(29 downto 28),
      DOD(1 downto 0) => NLW_Mem_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => ACLK,
      WE => \Mem_reg_0_15_0_5_i_1__0_n_0\
    );
Mem_reg_0_15_24_29_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCC0C0C0"
    )
        port map (
      I0 => Mem_reg_0_15_30_31_0(19),
      I1 => RDATA(25),
      I2 => Mem_reg_0_15_0_5_i_3_0(3),
      I3 => Mem_reg_0_15_0_5_i_3_1(0),
      I4 => Mem_reg_0_15_0_5_i_3_0(2),
      I5 => Mem_reg_0_15_6_11_i_11_n_0,
      O => f2u_fifo_wr_dat(25)
    );
Mem_reg_0_15_24_29_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCC0C0C0"
    )
        port map (
      I0 => Mem_reg_0_15_30_31_0(18),
      I1 => RDATA(24),
      I2 => Mem_reg_0_15_0_5_i_3_0(3),
      I3 => Mem_reg_0_15_0_5_i_3_1(0),
      I4 => Mem_reg_0_15_0_5_i_3_0(2),
      I5 => Mem_reg_0_15_6_11_i_11_n_0,
      O => f2u_fifo_wr_dat(24)
    );
Mem_reg_0_15_24_29_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCC0C0C0"
    )
        port map (
      I0 => Mem_reg_0_15_30_31_0(21),
      I1 => RDATA(27),
      I2 => Mem_reg_0_15_0_5_i_3_0(3),
      I3 => Mem_reg_0_15_0_5_i_3_1(0),
      I4 => Mem_reg_0_15_0_5_i_3_0(2),
      I5 => Mem_reg_0_15_6_11_i_11_n_0,
      O => f2u_fifo_wr_dat(27)
    );
Mem_reg_0_15_24_29_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCC0C0C0"
    )
        port map (
      I0 => Mem_reg_0_15_30_31_0(20),
      I1 => RDATA(26),
      I2 => Mem_reg_0_15_0_5_i_3_0(3),
      I3 => Mem_reg_0_15_0_5_i_3_1(0),
      I4 => Mem_reg_0_15_0_5_i_3_0(2),
      I5 => Mem_reg_0_15_6_11_i_11_n_0,
      O => f2u_fifo_wr_dat(26)
    );
Mem_reg_0_15_24_29_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCC0C0C0"
    )
        port map (
      I0 => Mem_reg_0_15_30_31_0(23),
      I1 => RDATA(29),
      I2 => Mem_reg_0_15_0_5_i_3_0(3),
      I3 => Mem_reg_0_15_0_5_i_3_1(0),
      I4 => Mem_reg_0_15_0_5_i_3_0(2),
      I5 => Mem_reg_0_15_6_11_i_11_n_0,
      O => f2u_fifo_wr_dat(29)
    );
Mem_reg_0_15_24_29_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCC0C0C0"
    )
        port map (
      I0 => Mem_reg_0_15_30_31_0(22),
      I1 => RDATA(28),
      I2 => Mem_reg_0_15_0_5_i_3_0(3),
      I3 => Mem_reg_0_15_0_5_i_3_1(0),
      I4 => Mem_reg_0_15_0_5_i_3_0(2),
      I5 => Mem_reg_0_15_6_11_i_11_n_0,
      O => f2u_fifo_wr_dat(28)
    );
Mem_reg_0_15_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => fifo_tail(3 downto 0),
      DIA(1 downto 0) => f2u_fifo_wr_dat(31 downto 30),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => ACLK_0(31 downto 30),
      DOB(1 downto 0) => NLW_Mem_reg_0_15_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_Mem_reg_0_15_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_Mem_reg_0_15_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => ACLK,
      WE => \Mem_reg_0_15_0_5_i_1__0_n_0\
    );
Mem_reg_0_15_30_31_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCC0C0C0"
    )
        port map (
      I0 => Mem_reg_0_15_30_31_0(25),
      I1 => RDATA(31),
      I2 => Mem_reg_0_15_0_5_i_3_0(3),
      I3 => Mem_reg_0_15_0_5_i_3_1(0),
      I4 => Mem_reg_0_15_0_5_i_3_0(2),
      I5 => Mem_reg_0_15_6_11_i_11_n_0,
      O => f2u_fifo_wr_dat(31)
    );
Mem_reg_0_15_30_31_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCC0C0C0"
    )
        port map (
      I0 => Mem_reg_0_15_30_31_0(24),
      I1 => RDATA(30),
      I2 => Mem_reg_0_15_0_5_i_3_0(3),
      I3 => Mem_reg_0_15_0_5_i_3_1(0),
      I4 => Mem_reg_0_15_0_5_i_3_0(2),
      I5 => Mem_reg_0_15_6_11_i_11_n_0,
      O => f2u_fifo_wr_dat(30)
    );
Mem_reg_0_15_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => fifo_head_reg_rep(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => fifo_tail(3 downto 0),
      DIA(1 downto 0) => f2u_fifo_wr_dat(7 downto 6),
      DIB(1 downto 0) => f2u_fifo_wr_dat(9 downto 8),
      DIC(1 downto 0) => f2u_fifo_wr_dat(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => ACLK_0(7 downto 6),
      DOB(1 downto 0) => ACLK_0(9 downto 8),
      DOC(1 downto 0) => ACLK_0(11 downto 10),
      DOD(1 downto 0) => NLW_Mem_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => ACLK,
      WE => \Mem_reg_0_15_0_5_i_1__0_n_0\
    );
Mem_reg_0_15_6_11_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Mem_reg_0_15_0_5_i_8_n_0,
      I1 => RDATA(15),
      I2 => Mem_reg_0_15_0_5_i_9_n_0,
      I3 => RDATA(31),
      I4 => Mem_reg_0_15_6_11_i_7_n_0,
      O => f2u_fifo_wr_dat(7)
    );
Mem_reg_0_15_6_11_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => Mem_reg_0_15_6_11_i_11_n_0,
      I1 => Mem_reg_0_15_0_5_i_3_1(0),
      I2 => Mem_reg_0_15_0_5_i_3_1(1),
      I3 => Mem_reg_0_15_0_5_i_3_0(2),
      I4 => Mem_reg_0_15_0_5_i_3_0(3),
      O => Mem_reg_0_15_6_11_i_10_n_0
    );
Mem_reg_0_15_6_11_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => \out\(0),
      O => Mem_reg_0_15_6_11_i_11_n_0
    );
Mem_reg_0_15_6_11_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Mem_reg_0_15_0_5_i_8_n_0,
      I1 => RDATA(14),
      I2 => Mem_reg_0_15_0_5_i_9_n_0,
      I3 => RDATA(30),
      I4 => Mem_reg_0_15_6_11_i_8_n_0,
      O => f2u_fifo_wr_dat(6)
    );
Mem_reg_0_15_6_11_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Mem_reg_0_15_6_11_i_9_n_0,
      I1 => RDATA(9),
      I2 => Mem_reg_0_15_6_11_i_10_n_0,
      I3 => RDATA(25),
      I4 => Mem_reg_0_15_6_11_i_11_n_0,
      I5 => Mem_reg_0_15_30_31_0(9),
      O => f2u_fifo_wr_dat(9)
    );
Mem_reg_0_15_6_11_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Mem_reg_0_15_6_11_i_9_n_0,
      I1 => RDATA(8),
      I2 => Mem_reg_0_15_6_11_i_10_n_0,
      I3 => RDATA(24),
      I4 => Mem_reg_0_15_6_11_i_11_n_0,
      I5 => Mem_reg_0_15_30_31_0(8),
      O => f2u_fifo_wr_dat(8)
    );
Mem_reg_0_15_6_11_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Mem_reg_0_15_6_11_i_9_n_0,
      I1 => RDATA(11),
      I2 => Mem_reg_0_15_6_11_i_10_n_0,
      I3 => RDATA(27),
      I4 => Mem_reg_0_15_6_11_i_11_n_0,
      I5 => Mem_reg_0_15_30_31_0(11),
      O => f2u_fifo_wr_dat(11)
    );
Mem_reg_0_15_6_11_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Mem_reg_0_15_6_11_i_9_n_0,
      I1 => RDATA(10),
      I2 => Mem_reg_0_15_6_11_i_10_n_0,
      I3 => RDATA(26),
      I4 => Mem_reg_0_15_6_11_i_11_n_0,
      I5 => Mem_reg_0_15_30_31_0(10),
      O => f2u_fifo_wr_dat(10)
    );
Mem_reg_0_15_6_11_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Mem_reg_0_15_0_5_i_16_n_0,
      I1 => RDATA(7),
      I2 => Mem_reg_0_15_30_31_0(7),
      I3 => Mem_reg_0_15_6_11_i_11_n_0,
      I4 => RDATA(23),
      I5 => Mem_reg_0_15_0_5_i_17_n_0,
      O => Mem_reg_0_15_6_11_i_7_n_0
    );
Mem_reg_0_15_6_11_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Mem_reg_0_15_0_5_i_16_n_0,
      I1 => RDATA(6),
      I2 => Mem_reg_0_15_30_31_0(6),
      I3 => Mem_reg_0_15_6_11_i_11_n_0,
      I4 => RDATA(22),
      I5 => Mem_reg_0_15_0_5_i_17_n_0,
      O => Mem_reg_0_15_6_11_i_8_n_0
    );
Mem_reg_0_15_6_11_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBAA"
    )
        port map (
      I0 => Mem_reg_0_15_0_5_i_3_0(3),
      I1 => Mem_reg_0_15_0_5_i_3_1(1),
      I2 => Mem_reg_0_15_0_5_i_3_1(0),
      I3 => Mem_reg_0_15_0_5_i_3_0(2),
      I4 => Mem_reg_0_15_6_11_i_11_n_0,
      O => Mem_reg_0_15_6_11_i_9_n_0
    );
RREADY_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \rd_cnt_reg_n_0_\(4),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(1),
      O => RREADY
    );
\WIDTH_34.BLK_512.u_fifo_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FF6FFFF"
    )
        port map (
      I0 => fifo_head(4),
      I1 => fifo_tail(4),
      I2 => fifo_head(0),
      I3 => fifo_tail(0),
      I4 => \WIDTH_34.BLK_512.u_fifo_i_3_n_0\,
      O => f2u_wr_valid
    );
\WIDTH_34.BLK_512.u_fifo_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => fifo_tail(3),
      I1 => fifo_head(3),
      I2 => fifo_tail(1),
      I3 => fifo_head(1),
      I4 => fifo_head(2),
      I5 => fifo_tail(2),
      O => \WIDTH_34.BLK_512.u_fifo_i_3_n_0\
    );
\addrR[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \last_resp0__0\,
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => Mem_reg_0_15_0_5_i_3_0(1),
      I4 => Mem_reg_0_15_0_5_i_3_0(0),
      I5 => addrR_reg(0),
      O => E(0)
    );
\countR[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \last_resp0__0\,
      I1 => CO(0),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => addrR_reg(0),
      O => \state_read_reg[1]\(0)
    );
\countR[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \out\(0),
      I1 => RVALID,
      I2 => \rd_cnt_reg_n_0_\(4),
      I3 => \out\(2),
      I4 => \out\(1),
      O => \last_resp0__0\
    );
\fifo_head[4]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_head[4]_i_2_n_0\,
      O => fifo_head0
    );
\fifo_head[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"90090000FFFFFFFF"
    )
        port map (
      I0 => fifo_head(4),
      I1 => fifo_tail(4),
      I2 => fifo_head(0),
      I3 => fifo_tail(0),
      I4 => \WIDTH_34.BLK_512.u_fifo_i_3_n_0\,
      I5 => f2u_wr_ready,
      O => \fifo_head[4]_i_2_n_0\
    );
\fifo_head_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \next_tail_reg[1]_0\,
      D => next_head_reg(0),
      Q => fifo_head(0)
    );
\fifo_head_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \next_tail_reg[1]_0\,
      D => next_head_reg(1),
      Q => fifo_head(1)
    );
\fifo_head_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \next_tail_reg[1]_0\,
      D => next_head_reg(2),
      Q => fifo_head(2)
    );
\fifo_head_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \next_tail_reg[1]_0\,
      D => next_head_reg(3),
      Q => fifo_head(3)
    );
\fifo_head_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \next_tail_reg[1]_0\,
      D => next_head_reg(4),
      Q => fifo_head(4)
    );
\fifo_head_reg_rep[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \next_tail_reg[1]_0\,
      D => next_head_reg(0),
      Q => fifo_head_reg_rep(0)
    );
\fifo_head_reg_rep[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \next_tail_reg[1]_0\,
      D => next_head_reg(1),
      Q => fifo_head_reg_rep(1)
    );
\fifo_head_reg_rep[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \next_tail_reg[1]_0\,
      D => next_head_reg(2),
      Q => fifo_head_reg_rep(2)
    );
\fifo_head_reg_rep[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \next_tail_reg[1]_0\,
      D => next_head_reg(3),
      Q => fifo_head_reg_rep(3)
    );
\fifo_tail_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \Mem_reg_0_15_0_5_i_1__0_n_0\,
      CLR => \next_tail_reg[1]_0\,
      D => next_tail_reg(0),
      Q => fifo_tail(0)
    );
\fifo_tail_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \Mem_reg_0_15_0_5_i_1__0_n_0\,
      CLR => \next_tail_reg[1]_0\,
      D => next_tail_reg(1),
      Q => fifo_tail(1)
    );
\fifo_tail_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \Mem_reg_0_15_0_5_i_1__0_n_0\,
      CLR => \next_tail_reg[1]_0\,
      D => next_tail_reg(2),
      Q => fifo_tail(2)
    );
\fifo_tail_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \Mem_reg_0_15_0_5_i_1__0_n_0\,
      CLR => \next_tail_reg[1]_0\,
      D => next_tail_reg(3),
      Q => fifo_tail(3)
    );
\fifo_tail_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \Mem_reg_0_15_0_5_i_1__0_n_0\,
      CLR => \next_tail_reg[1]_0\,
      D => next_tail_reg(4),
      Q => fifo_tail(4)
    );
\last_resp[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAFAFAFCCA0A0A0"
    )
        port map (
      I0 => RRESP(0),
      I1 => BRESP(0),
      I2 => \last_resp0__0\,
      I3 => last_resp_reg(0),
      I4 => BVALID,
      I5 => \last_resp_reg[1]\(0),
      O => RRESP_0_sn_1
    );
\last_resp[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAFAFAFCCA0A0A0"
    )
        port map (
      I0 => RRESP(1),
      I1 => BRESP(1),
      I2 => \last_resp0__0\,
      I3 => last_resp_reg(0),
      I4 => BVALID,
      I5 => \last_resp_reg[1]\(1),
      O => RRESP_1_sn_1
    );
\next_head[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => next_head_reg(0),
      O => \next_head[0]_i_1__0_n_0\
    );
\next_head[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => next_head_reg(0),
      I1 => next_head_reg(1),
      O => \next_head[1]_i_1_n_0\
    );
\next_head[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => next_head_reg(0),
      I1 => next_head_reg(1),
      I2 => next_head_reg(2),
      O => \next_head[2]_i_1_n_0\
    );
\next_head[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => next_head_reg(3),
      I1 => next_head_reg(0),
      I2 => next_head_reg(1),
      I3 => next_head_reg(2),
      O => \next_head[3]_i_1_n_0\
    );
\next_head[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => next_head_reg(3),
      I1 => next_head_reg(0),
      I2 => next_head_reg(1),
      I3 => next_head_reg(2),
      I4 => next_head_reg(4),
      O => \next_head[4]_i_1_n_0\
    );
\next_head_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      D => \next_head[0]_i_1__0_n_0\,
      PRE => \next_tail_reg[1]_0\,
      Q => next_head_reg(0)
    );
\next_head_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \next_tail_reg[1]_0\,
      D => \next_head[1]_i_1_n_0\,
      Q => next_head_reg(1)
    );
\next_head_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \next_tail_reg[1]_0\,
      D => \next_head[2]_i_1_n_0\,
      Q => next_head_reg(2)
    );
\next_head_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \next_tail_reg[1]_0\,
      D => \next_head[3]_i_1_n_0\,
      Q => next_head_reg(3)
    );
\next_head_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => fifo_head0,
      CLR => \next_tail_reg[1]_0\,
      D => \next_head[4]_i_1_n_0\,
      Q => next_head_reg(4)
    );
\next_tail[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => next_tail_reg(0),
      O => \next_tail[0]_i_1__0_n_0\
    );
\next_tail[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => next_tail_reg(0),
      I1 => next_tail_reg(1),
      O => \next_tail[1]_i_1__0_n_0\
    );
\next_tail[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => next_tail_reg(0),
      I1 => next_tail_reg(1),
      I2 => next_tail_reg(2),
      O => \next_tail[2]_i_1__0_n_0\
    );
\next_tail[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => next_tail_reg(3),
      I1 => next_tail_reg(0),
      I2 => next_tail_reg(1),
      I3 => next_tail_reg(2),
      O => \next_tail[3]_i_1_n_0\
    );
\next_tail[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => next_tail_reg(3),
      I1 => next_tail_reg(0),
      I2 => next_tail_reg(1),
      I3 => next_tail_reg(2),
      I4 => next_tail_reg(4),
      O => \next_tail[4]_i_1_n_0\
    );
\next_tail_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => \Mem_reg_0_15_0_5_i_1__0_n_0\,
      D => \next_tail[0]_i_1__0_n_0\,
      PRE => \next_tail_reg[1]_0\,
      Q => next_tail_reg(0)
    );
\next_tail_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \Mem_reg_0_15_0_5_i_1__0_n_0\,
      CLR => \next_tail_reg[1]_0\,
      D => \next_tail[1]_i_1__0_n_0\,
      Q => next_tail_reg(1)
    );
\next_tail_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \Mem_reg_0_15_0_5_i_1__0_n_0\,
      CLR => \next_tail_reg[1]_0\,
      D => \next_tail[2]_i_1__0_n_0\,
      Q => next_tail_reg(2)
    );
\next_tail_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \Mem_reg_0_15_0_5_i_1__0_n_0\,
      CLR => \next_tail_reg[1]_0\,
      D => \next_tail[3]_i_1_n_0\,
      Q => next_tail_reg(3)
    );
\next_tail_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \Mem_reg_0_15_0_5_i_1__0_n_0\,
      CLR => \next_tail_reg[1]_0\,
      D => \next_tail[4]_i_1_n_0\,
      Q => next_tail_reg(4)
    );
\rd_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_cnt_reg_n_0_\(0),
      O => \rd_cnt[0]_i_1_n_0\
    );
\rd_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \rd_cnt_reg_n_0_\(1),
      I1 => rd_cnt13_out,
      I2 => \rd_cnt_reg_n_0_\(0),
      O => \rd_cnt[1]_i_1_n_0\
    );
\rd_cnt[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A800"
    )
        port map (
      I0 => \fifo_head[4]_i_2_n_0\,
      I1 => \out\(0),
      I2 => RVALID,
      I3 => \out\(1),
      I4 => \out\(2),
      I5 => \rd_cnt_reg_n_0_\(4),
      O => rd_cnt13_out
    );
\rd_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \rd_cnt[2]_i_2_n_0\,
      I1 => \rd_cnt_reg_n_0_\(1),
      I2 => \rd_cnt_reg_n_0_\(2),
      O => \rd_cnt[2]_i_1__0_n_0\
    );
\rd_cnt[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \rd_cnt_reg_n_0_\(1),
      I1 => rd_cnt13_out,
      I2 => \rd_cnt_reg_n_0_\(0),
      O => \rd_cnt[2]_i_2_n_0\
    );
\rd_cnt[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \rd_cnt_reg_n_0_\(3),
      I1 => \rd_cnt_reg_n_0_\(2),
      I2 => \rd_cnt[4]_i_3_n_0\,
      O => \rd_cnt[3]_i_1__0_n_0\
    );
\rd_cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10101000EFEFEFFF"
    )
        port map (
      I0 => \rd_cnt_reg_n_0_\(4),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => RVALID,
      I4 => \out\(0),
      I5 => \fifo_head[4]_i_2_n_0\,
      O => \rd_cnt[4]_i_1__0_n_0\
    );
\rd_cnt[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \rd_cnt_reg_n_0_\(4),
      I1 => \rd_cnt_reg_n_0_\(3),
      I2 => \rd_cnt_reg_n_0_\(2),
      I3 => \rd_cnt[4]_i_3_n_0\,
      O => \rd_cnt[4]_i_2__0_n_0\
    );
\rd_cnt[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \rd_cnt[2]_i_2_n_0\,
      I1 => \rd_cnt_reg_n_0_\(1),
      I2 => \rd_cnt_reg_n_0_\(2),
      O => \rd_cnt[4]_i_3_n_0\
    );
\rd_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \rd_cnt[4]_i_1__0_n_0\,
      CLR => \next_tail_reg[1]_0\,
      D => \rd_cnt[0]_i_1_n_0\,
      Q => \rd_cnt_reg_n_0_\(0)
    );
\rd_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \rd_cnt[4]_i_1__0_n_0\,
      CLR => \next_tail_reg[1]_0\,
      D => \rd_cnt[1]_i_1_n_0\,
      Q => \rd_cnt_reg_n_0_\(1)
    );
\rd_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \rd_cnt[4]_i_1__0_n_0\,
      CLR => \next_tail_reg[1]_0\,
      D => \rd_cnt[2]_i_1__0_n_0\,
      Q => \rd_cnt_reg_n_0_\(2)
    );
\rd_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \rd_cnt[4]_i_1__0_n_0\,
      CLR => \next_tail_reg[1]_0\,
      D => \rd_cnt[3]_i_1__0_n_0\,
      Q => \rd_cnt_reg_n_0_\(3)
    );
\rd_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \rd_cnt[4]_i_1__0_n_0\,
      CLR => \next_tail_reg[1]_0\,
      D => \rd_cnt[4]_i_2__0_n_0\,
      Q => \rd_cnt_reg_n_0_\(4)
    );
read_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBABB88888A88"
    )
        port map (
      I0 => read_done_i_2_n_0,
      I1 => read_done_i_3_n_0,
      I2 => read_done_i_4_n_0,
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => read_done_reg,
      O => \state_read_reg[1]_0\
    );
read_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002200F20022FFF2"
    )
        port map (
      I0 => read_go,
      I1 => \out\(1),
      I2 => CO(0),
      I3 => \out\(0),
      I4 => \out\(2),
      I5 => \rd_cnt_reg_n_0_\(4),
      O => read_done_i_2_n_0
    );
read_done_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDCCCC0C"
    )
        port map (
      I0 => \rd_cnt_reg_n_0_\(4),
      I1 => \out\(2),
      I2 => read_go,
      I3 => \out\(0),
      I4 => \out\(1),
      O => read_done_i_3_n_0
    );
read_done_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => CO(0),
      I1 => \out\(1),
      I2 => \out\(2),
      I3 => \rd_cnt_reg_n_0_\(4),
      I4 => RVALID,
      I5 => \out\(0),
      O => read_done_i_4_n_0
    );
\state_read[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CC55000000F0"
    )
        port map (
      I0 => ARREADY,
      I1 => \rd_cnt_reg_n_0_\(4),
      I2 => read_go,
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(0),
      O => D(0)
    );
\state_read[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \state_read[2]_i_2_n_0\,
      I3 => \state_read_reg[1]_1\,
      O => D(1)
    );
\state_read[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00330A00"
    )
        port map (
      I0 => read_go,
      I1 => \state_read[2]_i_2_n_0\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => D(2)
    );
\state_read[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FF55FF15FF55"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => state_read_reg(2),
      I3 => \rd_cnt_reg_n_0_\(4),
      I4 => RVALID,
      I5 => \out\(0),
      O => \state_read[2]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_prim_width is
  port (
    ENB_I : in STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_prim_width;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_prim_width is
  signal ENA_dly_D : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A0 : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal POR_B0 : STD_LOGIC;
  signal RSTA_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal RSTB_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\ : label is "U0/\inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\ : label is "U0/\inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_aclk,
      D => POR_A0,
      Q => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTA_SHFT_REG(0),
      I1 => RSTA_SHFT_REG(4),
      O => POR_A0
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTB_SHFT_REG(0),
      I1 => RSTB_SHFT_REG(4),
      O => POR_B0
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => POR_B0,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '1',
      Q => RSTA_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_aclk,
      D => RSTA_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTA_SHFT_REG(4),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => '1',
      Q => RSTB_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_aclk,
      D => RSTB_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTB_SHFT_REG(4),
      R => '0'
    );
\prim_noinit.ram\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_prim_wrapper
     port map (
      D(31 downto 0) => D(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      E(0) => E(0),
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      POR_B => POR_B,
      Q(8 downto 0) => Q(8 downto 0),
      m_aclk => m_aclk,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_clk_x_pntrs is
  port (
    dest_out_bin_ff_reg : out STD_LOGIC_VECTOR ( 8 downto 3 );
    \dest_out_bin_ff_reg[3]_0\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[3]_1\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[3]_2\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[3]_3\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[7]_0\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[7]_1\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[7]_2\ : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \dest_out_bin_ff_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dest_out_bin_ff_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dest_out_bin_ff_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.diff_pntr_pad_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_gray_ff_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_clk_x_pntrs : entity is "clk_x_pntrs";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_clk_x_pntrs;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_clk_x_pntrs is
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \diff_wr_rd__0\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \g_rd.gvalid_low.rd_dc_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i[6]_i_4_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i[6]_i_5_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i[6]_i_6_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i[9]_i_10_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i[9]_i_4_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i[9]_i_6_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i[9]_i_7_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i[9]_i_8_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i[9]_i_9_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i_reg[9]_i_5_n_1\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i_reg[9]_i_5_n_2\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i_reg[9]_i_5_n_3\ : STD_LOGIC;
  signal \NLW_g_rd.gvalid_low.rd_dc_i_reg[9]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g_rd.gvalid_low.rd_dc_i_reg[9]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[5]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[8]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[9]_i_2\ : label is "soft_lutpair9";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 9;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 9;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  RD_PNTR_WR(8 downto 0) <= \^rd_pntr_wr\(8 downto 0);
  WR_PNTR_RD(8 downto 0) <= \^wr_pntr_rd\(8 downto 0);
  dest_out_bin_ff_reg(4) <= 'Z';
  dest_out_bin_ff_reg(5) <= 'Z';
  dest_out_bin_ff_reg(6) <= 'Z';
\g_rd.gvalid_low.rd_dc_i[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_wr_rd__0\(1),
      O => dest_out_bin_ff_reg(3)
    );
\g_rd.gvalid_low.rd_dc_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \diff_wr_rd__0\(1),
      I1 => \diff_wr_rd__0\(2),
      O => \dest_out_bin_ff_reg[3]_0\
    );
\g_rd.gvalid_low.rd_dc_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \diff_wr_rd__0\(1),
      I1 => \diff_wr_rd__0\(2),
      I2 => \diff_wr_rd__0\(3),
      O => \dest_out_bin_ff_reg[3]_3\
    );
\g_rd.gvalid_low.rd_dc_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \diff_wr_rd__0\(2),
      I1 => \diff_wr_rd__0\(1),
      I2 => \diff_wr_rd__0\(3),
      I3 => \diff_wr_rd__0\(4),
      O => \dest_out_bin_ff_reg[3]_2\
    );
\g_rd.gvalid_low.rd_dc_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \diff_wr_rd__0\(3),
      I1 => \diff_wr_rd__0\(1),
      I2 => \diff_wr_rd__0\(2),
      I3 => \diff_wr_rd__0\(4),
      I4 => \diff_wr_rd__0\(5),
      O => \dest_out_bin_ff_reg[3]_1\
    );
\g_rd.gvalid_low.rd_dc_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \diff_wr_rd__0\(4),
      I1 => \diff_wr_rd__0\(2),
      I2 => \diff_wr_rd__0\(1),
      I3 => \diff_wr_rd__0\(3),
      I4 => \diff_wr_rd__0\(5),
      I5 => \diff_wr_rd__0\(6),
      O => \dest_out_bin_ff_reg[7]_2\
    );
\g_rd.gvalid_low.rd_dc_i[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(3),
      I1 => Q(3),
      O => \g_rd.gvalid_low.rd_dc_i[6]_i_3_n_0\
    );
\g_rd.gvalid_low.rd_dc_i[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => Q(2),
      O => \g_rd.gvalid_low.rd_dc_i[6]_i_4_n_0\
    );
\g_rd.gvalid_low.rd_dc_i[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(1),
      I1 => Q(1),
      O => \g_rd.gvalid_low.rd_dc_i[6]_i_5_n_0\
    );
\g_rd.gvalid_low.rd_dc_i[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => Q(0),
      O => \g_rd.gvalid_low.rd_dc_i[6]_i_6_n_0\
    );
\g_rd.gvalid_low.rd_dc_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \g_rd.gvalid_low.rd_dc_i[9]_i_4_n_0\,
      I1 => \diff_wr_rd__0\(7),
      O => \dest_out_bin_ff_reg[7]_1\
    );
\g_rd.gvalid_low.rd_dc_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \g_rd.gvalid_low.rd_dc_i[9]_i_4_n_0\,
      I1 => \diff_wr_rd__0\(7),
      I2 => \diff_wr_rd__0\(8),
      O => \dest_out_bin_ff_reg[7]_0\
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(4),
      I1 => Q(4),
      O => \g_rd.gvalid_low.rd_dc_i[9]_i_10_n_0\
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \diff_wr_rd__0\(8),
      I1 => \g_rd.gvalid_low.rd_dc_i[9]_i_4_n_0\,
      I2 => \diff_wr_rd__0\(7),
      O => dest_out_bin_ff_reg(7)
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \diff_wr_rd__0\(6),
      I1 => \diff_wr_rd__0\(4),
      I2 => \diff_wr_rd__0\(2),
      I3 => \diff_wr_rd__0\(1),
      I4 => \diff_wr_rd__0\(3),
      I5 => \diff_wr_rd__0\(5),
      O => \g_rd.gvalid_low.rd_dc_i[9]_i_4_n_0\
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(8),
      I1 => Q(8),
      O => \g_rd.gvalid_low.rd_dc_i[9]_i_6_n_0\
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(7),
      I1 => Q(7),
      O => \g_rd.gvalid_low.rd_dc_i[9]_i_7_n_0\
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(6),
      I1 => Q(6),
      O => \g_rd.gvalid_low.rd_dc_i[9]_i_8_n_0\
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(5),
      I1 => Q(5),
      O => \g_rd.gvalid_low.rd_dc_i[9]_i_9_n_0\
    );
\g_rd.gvalid_low.rd_dc_i_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g_rd.gvalid_low.rd_dc_i_reg[6]_i_2_n_0\,
      CO(2) => \g_rd.gvalid_low.rd_dc_i_reg[6]_i_2_n_1\,
      CO(1) => \g_rd.gvalid_low.rd_dc_i_reg[6]_i_2_n_2\,
      CO(0) => \g_rd.gvalid_low.rd_dc_i_reg[6]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^wr_pntr_rd\(3 downto 0),
      O(3 downto 1) => \diff_wr_rd__0\(3 downto 1),
      O(0) => O(0),
      S(3) => \g_rd.gvalid_low.rd_dc_i[6]_i_3_n_0\,
      S(2) => \g_rd.gvalid_low.rd_dc_i[6]_i_4_n_0\,
      S(1) => \g_rd.gvalid_low.rd_dc_i[6]_i_5_n_0\,
      S(0) => \g_rd.gvalid_low.rd_dc_i[6]_i_6_n_0\
    );
\g_rd.gvalid_low.rd_dc_i_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_rd.gvalid_low.rd_dc_i_reg[9]_i_5_n_0\,
      CO(3 downto 0) => \NLW_g_rd.gvalid_low.rd_dc_i_reg[9]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_g_rd.gvalid_low.rd_dc_i_reg[9]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \diff_wr_rd__0\(8),
      S(3 downto 1) => B"000",
      S(0) => \g_rd.gvalid_low.rd_dc_i[9]_i_6_n_0\
    );
\g_rd.gvalid_low.rd_dc_i_reg[9]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_rd.gvalid_low.rd_dc_i_reg[6]_i_2_n_0\,
      CO(3) => \g_rd.gvalid_low.rd_dc_i_reg[9]_i_5_n_0\,
      CO(2) => \g_rd.gvalid_low.rd_dc_i_reg[9]_i_5_n_1\,
      CO(1) => \g_rd.gvalid_low.rd_dc_i_reg[9]_i_5_n_2\,
      CO(0) => \g_rd.gvalid_low.rd_dc_i_reg[9]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wr_pntr_rd\(7 downto 4),
      O(3 downto 0) => \diff_wr_rd__0\(7 downto 4),
      S(3) => \g_rd.gvalid_low.rd_dc_i[9]_i_7_n_0\,
      S(2) => \g_rd.gvalid_low.rd_dc_i[9]_i_8_n_0\,
      S(1) => \g_rd.gvalid_low.rd_dc_i[9]_i_9_n_0\,
      S(0) => \g_rd.gvalid_low.rd_dc_i[9]_i_10_n_0\
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(0),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(0),
      I2 => \^rd_pntr_wr\(1),
      I3 => \gdiff.diff_pntr_pad_reg[9]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => \^rd_pntr_wr\(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => Q(0),
      I2 => \^wr_pntr_rd\(1),
      I3 => Q(1),
      O => v1_reg_1(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(2),
      I2 => \^rd_pntr_wr\(3),
      I3 => \gdiff.diff_pntr_pad_reg[9]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => \^rd_pntr_wr\(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => Q(2),
      I2 => \^wr_pntr_rd\(3),
      I3 => Q(3),
      O => v1_reg_1(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(4),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(4),
      I2 => \^rd_pntr_wr\(5),
      I3 => \gdiff.diff_pntr_pad_reg[9]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => \^rd_pntr_wr\(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(4),
      I1 => Q(4),
      I2 => \^wr_pntr_rd\(5),
      I3 => Q(5),
      O => v1_reg_1(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(6),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(6),
      I2 => \^rd_pntr_wr\(7),
      I3 => \gdiff.diff_pntr_pad_reg[9]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => \^rd_pntr_wr\(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(6),
      I1 => Q(6),
      I2 => \^wr_pntr_rd\(7),
      I3 => Q(7),
      O => v1_reg_1(3)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => v1_reg_2(0)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(8),
      I1 => Q(8),
      O => dest_out_bin_ff_reg(8)
    );
\plusOp__0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wr_pntr_rd\(6),
      I1 => Q(6),
      O => \dest_out_bin_ff_reg[6]\(3)
    );
\plusOp__0_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wr_pntr_rd\(5),
      I1 => Q(5),
      O => \dest_out_bin_ff_reg[6]\(2)
    );
\plusOp__0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wr_pntr_rd\(4),
      I1 => Q(4),
      O => \dest_out_bin_ff_reg[6]\(1)
    );
\plusOp__0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wr_pntr_rd\(3),
      I1 => Q(3),
      O => \dest_out_bin_ff_reg[6]\(0)
    );
\plusOp__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^rd_pntr_wr\(6),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(6),
      I2 => \gdiff.diff_pntr_pad_reg[9]\(7),
      I3 => \^rd_pntr_wr\(7),
      O => \dest_out_bin_ff_reg[6]_0\(3)
    );
\plusOp__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^rd_pntr_wr\(5),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(5),
      I2 => \gdiff.diff_pntr_pad_reg[9]\(6),
      I3 => \^rd_pntr_wr\(6),
      O => \dest_out_bin_ff_reg[6]_0\(2)
    );
\plusOp__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^rd_pntr_wr\(4),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(4),
      I2 => \gdiff.diff_pntr_pad_reg[9]\(5),
      I3 => \^rd_pntr_wr\(5),
      O => \dest_out_bin_ff_reg[6]_0\(1)
    );
\plusOp__0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^rd_pntr_wr\(3),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(3),
      I2 => \gdiff.diff_pntr_pad_reg[9]\(4),
      I3 => \^rd_pntr_wr\(4),
      O => \dest_out_bin_ff_reg[6]_0\(0)
    );
\plusOp__0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^rd_pntr_wr\(7),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(7),
      I2 => \^rd_pntr_wr\(8),
      I3 => \gdiff.diff_pntr_pad_reg[9]\(8),
      O => S(0)
    );
\plusOp__0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => Q(2),
      O => DI(1)
    );
\plusOp__0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wr_pntr_rd\(1),
      I1 => Q(1),
      O => DI(0)
    );
\plusOp__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(2),
      I2 => \gdiff.diff_pntr_pad_reg[9]\(3),
      I3 => \^rd_pntr_wr\(3),
      O => \dest_out_bin_ff_reg[2]\(1)
    );
\plusOp__0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^rd_pntr_wr\(1),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(1),
      I2 => \gdiff.diff_pntr_pad_reg[9]\(2),
      I3 => \^rd_pntr_wr\(2),
      O => \dest_out_bin_ff_reg[2]\(0)
    );
rd_pntr_cdc_inst: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray
     port map (
      dest_clk => s_aclk,
      dest_out_bin(8 downto 0) => \^rd_pntr_wr\(8 downto 0),
      src_clk => m_aclk,
      src_in_bin(8 downto 0) => Q(8 downto 0)
    );
wr_pntr_cdc_inst: entity work.\design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_gray__2\
     port map (
      dest_clk => m_aclk,
      dest_out_bin(8 downto 0) => \^wr_pntr_rd\(8 downto 0),
      src_clk => s_aclk,
      src_in_bin(8 downto 0) => \src_gray_ff_reg[8]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_status_flags_as is
  port (
    m_aclk : in STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_reg_2 : in STD_LOGIC;
    ram_rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_status_flags_as : entity is "rd_status_flags_as";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_status_flags_as;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_status_flags_as is
  signal c0_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c0: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_compare_1
     port map (
      comp1 => comp1,
      ram_empty_fb_i_reg => c0_n_0,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_0,
      ram_rd_en => ram_rd_en,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_compare_2
     port map (
      comp1 => comp1,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg_1(0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => c0_n_0,
      Q => ram_empty_fb_i,
      S => ram_empty_fb_i_reg_2
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => c0_n_0,
      Q => ram_empty_i,
      S => ram_empty_fb_i_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_reset_blk_ramfifo is
  port (
    m_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_reset_blk_ramfifo;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_reset_blk_ramfifo is
  signal arst_sync_rd_rst : STD_LOGIC;
  signal dest_out : STD_LOGIC;
  signal dest_rst : STD_LOGIC;
  signal inverted_reset : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_d4 : STD_LOGIC;
  attribute async_reg of rst_d4 : signal is "true";
  attribute msgon of rst_d4 : signal is "true";
  signal rst_d5 : STD_LOGIC;
  attribute async_reg of rst_d5 : signal is "true";
  attribute msgon of rst_d5 : signal is "true";
  signal rst_d6 : STD_LOGIC;
  attribute async_reg of rst_d6 : signal is "true";
  attribute msgon of rst_d6 : signal is "true";
  signal rst_d7 : STD_LOGIC;
  attribute async_reg of rst_d7 : signal is "true";
  attribute msgon of rst_d7 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal wr_rst_busy_i : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "true";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\;
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\;
  \out\ <= rst_d3;
  wr_rst_busy <= wr_rst_busy_i;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d2,
      Q => rst_d3,
      S => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\
    );
\grstd1.grst_full.grst_f.rst_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d3,
      Q => rst_d4,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg2
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(2)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d5
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d6
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(1)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(2)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(1)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(0)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg1
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg1
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wr_rst_rd_ext(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      I2 => arst_sync_rd_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\,
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      I3 => dest_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0F0D0D0"
    )
        port map (
      I0 => rd_rst_wr_ext(3),
      I1 => rd_rst_wr_ext(2),
      I2 => wr_rst_busy_i,
      I3 => rd_rst_wr_ext(0),
      I4 => rd_rst_wr_ext(1),
      I5 => dest_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      Q => wr_rst_busy_i,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => dest_out,
      Q => wr_rst_rd_ext(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single
     port map (
      dest_clk => s_aclk,
      dest_out => sckt_rd_rst_wr,
      src_clk => m_aclk,
      src_in => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_single__2\
     port map (
      dest_clk => m_aclk,
      dest_out => dest_out,
      src_clk => s_aclk,
      src_in => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst
     port map (
      dest_clk => m_aclk,
      dest_rst => arst_sync_rd_rst,
      src_rst => inverted_reset
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_xpm_cdc_sync_rst__2\
     port map (
      dest_clk => s_aclk,
      dest_rst => dest_rst,
      src_rst => inverted_reset
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => inverted_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_status_flags_as is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_status_flags_as : entity is "wr_status_flags_as";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_status_flags_as;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_status_flags_as is
  signal c2_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => ram_full_fb_i,
      O => E(0)
    );
c1: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_compare
     port map (
      comp1 => comp1,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      v1_reg(0) => v1_reg(0)
    );
c2: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_compare_0
     port map (
      comp1 => comp1,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      \out\ => ram_full_fb_i,
      ram_full_fb_i_reg => c2_n_0,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_1,
      s_axis_tvalid => s_axis_tvalid,
      v1_reg_0(0) => v1_reg_0(0)
    );
\plusOp__0_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => RD_PNTR_WR(0),
      I1 => ram_full_fb_i,
      I2 => s_axis_tvalid,
      I3 => Q(0),
      O => DI(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => c2_n_0,
      Q => ram_full_fb_i,
      S => ram_full_fb_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => c2_n_0,
      Q => ram_full_i,
      S => ram_full_fb_i_reg_0
    );
s_axis_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => s_axis_tready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_prim_width is
  port (
    ENB_I : in STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_prim_width;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_prim_width is
  signal ENA_dly_D : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A0 : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal POR_B0 : STD_LOGIC;
  signal RSTA_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal RSTB_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\ : label is "U0/\inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\ : label is "U0/\inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_aclk,
      D => POR_A0,
      Q => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTA_SHFT_REG(0),
      I1 => RSTA_SHFT_REG(4),
      O => POR_A0
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTB_SHFT_REG(0),
      I1 => RSTB_SHFT_REG(4),
      O => POR_B0
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => POR_B0,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '1',
      Q => RSTA_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_aclk,
      D => RSTA_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTA_SHFT_REG(4),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => '1',
      Q => RSTB_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_aclk,
      D => RSTB_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTB_SHFT_REG(4),
      R => '0'
    );
\prim_noinit.ram\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_prim_wrapper
     port map (
      D(33 downto 0) => D(33 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      E(0) => E(0),
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      POR_B => POR_B,
      Q(8 downto 0) => Q(8 downto 0),
      m_aclk => m_aclk,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tuser(1 downto 0) => s_axis_tuser(1 downto 0),
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_clk_x_pntrs is
  port (
    dest_out_bin_ff_reg : out STD_LOGIC_VECTOR ( 8 downto 3 );
    \dest_out_bin_ff_reg[3]_0\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[3]_1\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[3]_2\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[3]_3\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[7]_0\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[7]_1\ : out STD_LOGIC;
    \dest_out_bin_ff_reg[7]_2\ : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \dest_out_bin_ff_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dest_out_bin_ff_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dest_out_bin_ff_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.diff_pntr_pad_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_gray_ff_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_clk_x_pntrs : entity is "clk_x_pntrs";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_clk_x_pntrs;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_clk_x_pntrs is
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \diff_wr_rd__0\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \g_rd.gvalid_low.rd_dc_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i[6]_i_4_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i[6]_i_5_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i[6]_i_6_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i[9]_i_10_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i[9]_i_4_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i[9]_i_6_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i[9]_i_7_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i[9]_i_8_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i[9]_i_9_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i_reg[9]_i_5_n_1\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i_reg[9]_i_5_n_2\ : STD_LOGIC;
  signal \g_rd.gvalid_low.rd_dc_i_reg[9]_i_5_n_3\ : STD_LOGIC;
  signal \NLW_g_rd.gvalid_low.rd_dc_i_reg[9]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g_rd.gvalid_low.rd_dc_i_reg[9]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[5]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[8]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[9]_i_2\ : label is "soft_lutpair9";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 9;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 9;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  RD_PNTR_WR(8 downto 0) <= \^rd_pntr_wr\(8 downto 0);
  WR_PNTR_RD(8 downto 0) <= \^wr_pntr_rd\(8 downto 0);
  dest_out_bin_ff_reg(4) <= 'Z';
  dest_out_bin_ff_reg(5) <= 'Z';
  dest_out_bin_ff_reg(6) <= 'Z';
\g_rd.gvalid_low.rd_dc_i[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_wr_rd__0\(1),
      O => dest_out_bin_ff_reg(3)
    );
\g_rd.gvalid_low.rd_dc_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \diff_wr_rd__0\(1),
      I1 => \diff_wr_rd__0\(2),
      O => \dest_out_bin_ff_reg[3]_0\
    );
\g_rd.gvalid_low.rd_dc_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \diff_wr_rd__0\(1),
      I1 => \diff_wr_rd__0\(2),
      I2 => \diff_wr_rd__0\(3),
      O => \dest_out_bin_ff_reg[3]_3\
    );
\g_rd.gvalid_low.rd_dc_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \diff_wr_rd__0\(2),
      I1 => \diff_wr_rd__0\(1),
      I2 => \diff_wr_rd__0\(3),
      I3 => \diff_wr_rd__0\(4),
      O => \dest_out_bin_ff_reg[3]_2\
    );
\g_rd.gvalid_low.rd_dc_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \diff_wr_rd__0\(3),
      I1 => \diff_wr_rd__0\(1),
      I2 => \diff_wr_rd__0\(2),
      I3 => \diff_wr_rd__0\(4),
      I4 => \diff_wr_rd__0\(5),
      O => \dest_out_bin_ff_reg[3]_1\
    );
\g_rd.gvalid_low.rd_dc_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \diff_wr_rd__0\(4),
      I1 => \diff_wr_rd__0\(2),
      I2 => \diff_wr_rd__0\(1),
      I3 => \diff_wr_rd__0\(3),
      I4 => \diff_wr_rd__0\(5),
      I5 => \diff_wr_rd__0\(6),
      O => \dest_out_bin_ff_reg[7]_2\
    );
\g_rd.gvalid_low.rd_dc_i[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(3),
      I1 => Q(3),
      O => \g_rd.gvalid_low.rd_dc_i[6]_i_3_n_0\
    );
\g_rd.gvalid_low.rd_dc_i[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => Q(2),
      O => \g_rd.gvalid_low.rd_dc_i[6]_i_4_n_0\
    );
\g_rd.gvalid_low.rd_dc_i[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(1),
      I1 => Q(1),
      O => \g_rd.gvalid_low.rd_dc_i[6]_i_5_n_0\
    );
\g_rd.gvalid_low.rd_dc_i[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => Q(0),
      O => \g_rd.gvalid_low.rd_dc_i[6]_i_6_n_0\
    );
\g_rd.gvalid_low.rd_dc_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \g_rd.gvalid_low.rd_dc_i[9]_i_4_n_0\,
      I1 => \diff_wr_rd__0\(7),
      O => \dest_out_bin_ff_reg[7]_1\
    );
\g_rd.gvalid_low.rd_dc_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \g_rd.gvalid_low.rd_dc_i[9]_i_4_n_0\,
      I1 => \diff_wr_rd__0\(7),
      I2 => \diff_wr_rd__0\(8),
      O => \dest_out_bin_ff_reg[7]_0\
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(4),
      I1 => Q(4),
      O => \g_rd.gvalid_low.rd_dc_i[9]_i_10_n_0\
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \diff_wr_rd__0\(8),
      I1 => \g_rd.gvalid_low.rd_dc_i[9]_i_4_n_0\,
      I2 => \diff_wr_rd__0\(7),
      O => dest_out_bin_ff_reg(7)
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \diff_wr_rd__0\(6),
      I1 => \diff_wr_rd__0\(4),
      I2 => \diff_wr_rd__0\(2),
      I3 => \diff_wr_rd__0\(1),
      I4 => \diff_wr_rd__0\(3),
      I5 => \diff_wr_rd__0\(5),
      O => \g_rd.gvalid_low.rd_dc_i[9]_i_4_n_0\
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(8),
      I1 => Q(8),
      O => \g_rd.gvalid_low.rd_dc_i[9]_i_6_n_0\
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(7),
      I1 => Q(7),
      O => \g_rd.gvalid_low.rd_dc_i[9]_i_7_n_0\
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(6),
      I1 => Q(6),
      O => \g_rd.gvalid_low.rd_dc_i[9]_i_8_n_0\
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(5),
      I1 => Q(5),
      O => \g_rd.gvalid_low.rd_dc_i[9]_i_9_n_0\
    );
\g_rd.gvalid_low.rd_dc_i_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g_rd.gvalid_low.rd_dc_i_reg[6]_i_2_n_0\,
      CO(2) => \g_rd.gvalid_low.rd_dc_i_reg[6]_i_2_n_1\,
      CO(1) => \g_rd.gvalid_low.rd_dc_i_reg[6]_i_2_n_2\,
      CO(0) => \g_rd.gvalid_low.rd_dc_i_reg[6]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^wr_pntr_rd\(3 downto 0),
      O(3 downto 1) => \diff_wr_rd__0\(3 downto 1),
      O(0) => O(0),
      S(3) => \g_rd.gvalid_low.rd_dc_i[6]_i_3_n_0\,
      S(2) => \g_rd.gvalid_low.rd_dc_i[6]_i_4_n_0\,
      S(1) => \g_rd.gvalid_low.rd_dc_i[6]_i_5_n_0\,
      S(0) => \g_rd.gvalid_low.rd_dc_i[6]_i_6_n_0\
    );
\g_rd.gvalid_low.rd_dc_i_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_rd.gvalid_low.rd_dc_i_reg[9]_i_5_n_0\,
      CO(3 downto 0) => \NLW_g_rd.gvalid_low.rd_dc_i_reg[9]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_g_rd.gvalid_low.rd_dc_i_reg[9]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \diff_wr_rd__0\(8),
      S(3 downto 1) => B"000",
      S(0) => \g_rd.gvalid_low.rd_dc_i[9]_i_6_n_0\
    );
\g_rd.gvalid_low.rd_dc_i_reg[9]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_rd.gvalid_low.rd_dc_i_reg[6]_i_2_n_0\,
      CO(3) => \g_rd.gvalid_low.rd_dc_i_reg[9]_i_5_n_0\,
      CO(2) => \g_rd.gvalid_low.rd_dc_i_reg[9]_i_5_n_1\,
      CO(1) => \g_rd.gvalid_low.rd_dc_i_reg[9]_i_5_n_2\,
      CO(0) => \g_rd.gvalid_low.rd_dc_i_reg[9]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wr_pntr_rd\(7 downto 4),
      O(3 downto 0) => \diff_wr_rd__0\(7 downto 4),
      S(3) => \g_rd.gvalid_low.rd_dc_i[9]_i_7_n_0\,
      S(2) => \g_rd.gvalid_low.rd_dc_i[9]_i_8_n_0\,
      S(1) => \g_rd.gvalid_low.rd_dc_i[9]_i_9_n_0\,
      S(0) => \g_rd.gvalid_low.rd_dc_i[9]_i_10_n_0\
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(0),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(0),
      I2 => \^rd_pntr_wr\(1),
      I3 => \gdiff.diff_pntr_pad_reg[9]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => \^rd_pntr_wr\(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => Q(0),
      I2 => \^wr_pntr_rd\(1),
      I3 => Q(1),
      O => v1_reg_1(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(2),
      I2 => \^rd_pntr_wr\(3),
      I3 => \gdiff.diff_pntr_pad_reg[9]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => \^rd_pntr_wr\(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => Q(2),
      I2 => \^wr_pntr_rd\(3),
      I3 => Q(3),
      O => v1_reg_1(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(4),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(4),
      I2 => \^rd_pntr_wr\(5),
      I3 => \gdiff.diff_pntr_pad_reg[9]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => \^rd_pntr_wr\(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(4),
      I1 => Q(4),
      I2 => \^wr_pntr_rd\(5),
      I3 => Q(5),
      O => v1_reg_1(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(6),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(6),
      I2 => \^rd_pntr_wr\(7),
      I3 => \gdiff.diff_pntr_pad_reg[9]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => \^rd_pntr_wr\(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(6),
      I1 => Q(6),
      I2 => \^wr_pntr_rd\(7),
      I3 => Q(7),
      O => v1_reg_1(3)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => v1_reg_2(0)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(8),
      I1 => Q(8),
      O => dest_out_bin_ff_reg(8)
    );
\plusOp__0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wr_pntr_rd\(6),
      I1 => Q(6),
      O => \dest_out_bin_ff_reg[6]\(3)
    );
\plusOp__0_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wr_pntr_rd\(5),
      I1 => Q(5),
      O => \dest_out_bin_ff_reg[6]\(2)
    );
\plusOp__0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wr_pntr_rd\(4),
      I1 => Q(4),
      O => \dest_out_bin_ff_reg[6]\(1)
    );
\plusOp__0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wr_pntr_rd\(3),
      I1 => Q(3),
      O => \dest_out_bin_ff_reg[6]\(0)
    );
\plusOp__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^rd_pntr_wr\(6),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(6),
      I2 => \gdiff.diff_pntr_pad_reg[9]\(7),
      I3 => \^rd_pntr_wr\(7),
      O => \dest_out_bin_ff_reg[6]_0\(3)
    );
\plusOp__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^rd_pntr_wr\(5),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(5),
      I2 => \gdiff.diff_pntr_pad_reg[9]\(6),
      I3 => \^rd_pntr_wr\(6),
      O => \dest_out_bin_ff_reg[6]_0\(2)
    );
\plusOp__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^rd_pntr_wr\(4),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(4),
      I2 => \gdiff.diff_pntr_pad_reg[9]\(5),
      I3 => \^rd_pntr_wr\(5),
      O => \dest_out_bin_ff_reg[6]_0\(1)
    );
\plusOp__0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^rd_pntr_wr\(3),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(3),
      I2 => \gdiff.diff_pntr_pad_reg[9]\(4),
      I3 => \^rd_pntr_wr\(4),
      O => \dest_out_bin_ff_reg[6]_0\(0)
    );
\plusOp__0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^rd_pntr_wr\(7),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(7),
      I2 => \^rd_pntr_wr\(8),
      I3 => \gdiff.diff_pntr_pad_reg[9]\(8),
      O => S(0)
    );
\plusOp__0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => Q(2),
      O => DI(1)
    );
\plusOp__0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wr_pntr_rd\(1),
      I1 => Q(1),
      O => DI(0)
    );
\plusOp__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(2),
      I2 => \gdiff.diff_pntr_pad_reg[9]\(3),
      I3 => \^rd_pntr_wr\(3),
      O => \dest_out_bin_ff_reg[2]\(1)
    );
\plusOp__0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^rd_pntr_wr\(1),
      I1 => \gdiff.diff_pntr_pad_reg[9]\(1),
      I2 => \gdiff.diff_pntr_pad_reg[9]\(2),
      I3 => \^rd_pntr_wr\(2),
      O => \dest_out_bin_ff_reg[2]\(0)
    );
rd_pntr_cdc_inst: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray
     port map (
      dest_clk => s_aclk,
      dest_out_bin(8 downto 0) => \^rd_pntr_wr\(8 downto 0),
      src_clk => m_aclk,
      src_in_bin(8 downto 0) => Q(8 downto 0)
    );
wr_pntr_cdc_inst: entity work.\design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_gray__2\
     port map (
      dest_clk => m_aclk,
      dest_out_bin(8 downto 0) => \^wr_pntr_rd\(8 downto 0),
      src_clk => s_aclk,
      src_in_bin(8 downto 0) => \src_gray_ff_reg[8]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_status_flags_as is
  port (
    m_aclk : in STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_reg_2 : in STD_LOGIC;
    ram_rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_status_flags_as : entity is "rd_status_flags_as";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_status_flags_as;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_status_flags_as is
  signal c0_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c0: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_compare_1
     port map (
      comp1 => comp1,
      ram_empty_fb_i_reg => c0_n_0,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_0,
      ram_rd_en => ram_rd_en,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_compare_2
     port map (
      comp1 => comp1,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg_1(0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => c0_n_0,
      Q => ram_empty_fb_i,
      S => ram_empty_fb_i_reg_2
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => c0_n_0,
      Q => ram_empty_i,
      S => ram_empty_fb_i_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_reset_blk_ramfifo is
  port (
    m_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_reset_blk_ramfifo;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_reset_blk_ramfifo is
  signal arst_sync_rd_rst : STD_LOGIC;
  signal dest_out : STD_LOGIC;
  signal dest_rst : STD_LOGIC;
  signal inverted_reset : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_d4 : STD_LOGIC;
  attribute async_reg of rst_d4 : signal is "true";
  attribute msgon of rst_d4 : signal is "true";
  signal rst_d5 : STD_LOGIC;
  attribute async_reg of rst_d5 : signal is "true";
  attribute msgon of rst_d5 : signal is "true";
  signal rst_d6 : STD_LOGIC;
  attribute async_reg of rst_d6 : signal is "true";
  attribute msgon of rst_d6 : signal is "true";
  signal rst_d7 : STD_LOGIC;
  attribute async_reg of rst_d7 : signal is "true";
  attribute msgon of rst_d7 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal wr_rst_busy_i : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "true";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\;
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\;
  \out\ <= rst_d3;
  wr_rst_busy <= wr_rst_busy_i;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d2,
      Q => rst_d3,
      S => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\
    );
\grstd1.grst_full.grst_f.rst_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d3,
      Q => rst_d4,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg2
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(2)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d5
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d6
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rst_d7
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(1)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => wr_rst_reg(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(2)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(1)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => rd_rst_reg(0)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_wr_reg1
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg1
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wr_rst_rd_ext(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      I2 => arst_sync_rd_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\,
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      I3 => dest_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0F0D0D0"
    )
        port map (
      I0 => rd_rst_wr_ext(3),
      I1 => rd_rst_wr_ext(2),
      I2 => wr_rst_busy_i,
      I3 => rd_rst_wr_ext(0),
      I4 => rd_rst_wr_ext(1),
      I5 => dest_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      Q => wr_rst_busy_i,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => dest_out,
      Q => wr_rst_rd_ext(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single
     port map (
      dest_clk => s_aclk,
      dest_out => sckt_rd_rst_wr,
      src_clk => m_aclk,
      src_in => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_single__2\
     port map (
      dest_clk => m_aclk,
      dest_out => dest_out,
      src_clk => s_aclk,
      src_in => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst
     port map (
      dest_clk => m_aclk,
      dest_rst => arst_sync_rd_rst,
      src_rst => inverted_reset
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_xpm_cdc_sync_rst__2\
     port map (
      dest_clk => s_aclk,
      dest_rst => dest_rst,
      src_rst => inverted_reset
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => inverted_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_status_flags_as is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_status_flags_as : entity is "wr_status_flags_as";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_status_flags_as;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_status_flags_as is
  signal c2_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => ram_full_fb_i,
      O => E(0)
    );
c1: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_compare
     port map (
      comp1 => comp1,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      v1_reg(0) => v1_reg(0)
    );
c2: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_compare_0
     port map (
      comp1 => comp1,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      \out\ => ram_full_fb_i,
      ram_full_fb_i_reg => c2_n_0,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_1,
      s_axis_tvalid => s_axis_tvalid,
      v1_reg_0(0) => v1_reg_0(0)
    );
\plusOp__0_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => RD_PNTR_WR(0),
      I1 => ram_full_fb_i,
      I2 => s_axis_tvalid,
      I3 => Q(0),
      O => DI(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => c2_n_0,
      Q => ram_full_fb_i,
      S => ram_full_fb_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => c2_n_0,
      Q => ram_full_i,
      S => ram_full_fb_i_reg_0
    );
s_axis_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => s_axis_tready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_trx_axi is
  port (
    ACLK : in STD_LOGIC;
    ARESETn : in STD_LOGIC;
    ARLOCK : out STD_LOGIC;
    ARREADY : in STD_LOGIC;
    ARVALID : out STD_LOGIC;
    AWLOCK : out STD_LOGIC;
    AWREADY : in STD_LOGIC;
    AWVALID : out STD_LOGIC;
    \BREADY1__0\ : in STD_LOGIC;
    BREADY_reg_0 : out STD_LOGIC;
    BVALID : in STD_LOGIC;
    \CMD1__2\ : in STD_LOGIC;
    RREADY : out STD_LOGIC;
    RVALID : in STD_LOGIC;
    WLAST : out STD_LOGIC;
    WREADY : in STD_LOGIC;
    WVALID : out STD_LOGIC;
    cmd_rd_ready : out STD_LOGIC;
    cmd_rd_valid : in STD_LOGIC;
    f2u_wr_ready : in STD_LOGIC;
    f2u_wr_valid : out STD_LOGIC;
    u2f_rd_ready : out STD_LOGIC;
    u2f_rd_valid : in STD_LOGIC;
    ACLK_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ARID : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AWID : out STD_LOGIC_VECTOR ( 3 downto 0 );
    AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 21 downto 0 );
    GPOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cmd_rd_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_dout : out STD_LOGIC_VECTOR ( 39 downto 0 );
    u2f_rd_data : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_trx_axi : entity is "trx_axi";
end design_riscv_cache_bfm_axi_if_0_0_trx_axi;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_trx_axi is
  signal \ARADDR[0]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[10]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[11]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[12]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[13]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[14]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[15]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[16]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[17]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[18]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[19]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[1]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[20]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[21]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[22]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[23]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[24]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[25]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[26]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[27]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[28]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[29]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[2]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[30]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[31]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[3]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[4]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[5]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[6]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[7]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[8]_i_1_n_0\ : STD_LOGIC;
  signal \ARADDR[9]_i_1_n_0\ : STD_LOGIC;
  signal \ARBURST[0]_i_1_n_0\ : STD_LOGIC;
  signal \ARBURST[1]_i_1_n_0\ : STD_LOGIC;
  signal \ARID[0]_i_1_n_0\ : STD_LOGIC;
  signal \ARID[1]_i_1_n_0\ : STD_LOGIC;
  signal \ARID[2]_i_1_n_0\ : STD_LOGIC;
  signal \ARID[3]_i_1_n_0\ : STD_LOGIC;
  signal \ARID[3]_i_2_n_0\ : STD_LOGIC;
  signal \^arlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ARLEN[0]_i_1_n_0\ : STD_LOGIC;
  signal \ARLEN[1]_i_1_n_0\ : STD_LOGIC;
  signal \ARLEN[2]_i_1_n_0\ : STD_LOGIC;
  signal \ARLEN[3]_i_1_n_0\ : STD_LOGIC;
  signal \ARLEN[4]_i_1_n_0\ : STD_LOGIC;
  signal \ARLEN[5]_i_1_n_0\ : STD_LOGIC;
  signal \ARLEN[6]_i_1_n_0\ : STD_LOGIC;
  signal \ARLEN[7]_i_1_n_0\ : STD_LOGIC;
  signal ARLOCK_i_1_n_0 : STD_LOGIC;
  signal \ARSIZE[0]_i_1_n_0\ : STD_LOGIC;
  signal \ARSIZE[1]_i_1_n_0\ : STD_LOGIC;
  signal \ARSIZE[2]_i_1_n_0\ : STD_LOGIC;
  signal \^arvalid\ : STD_LOGIC;
  signal ARVALID_i_1_n_0 : STD_LOGIC;
  signal ARVALID_i_2_n_0 : STD_LOGIC;
  signal \AWADDR[0]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[10]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[11]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[12]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[13]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[14]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[15]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[16]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[17]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[18]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[19]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[1]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[20]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[21]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[22]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[23]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[24]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[25]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[26]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[27]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[28]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[29]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[2]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[30]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[31]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[3]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[4]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[5]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[6]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[7]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[8]_i_1_n_0\ : STD_LOGIC;
  signal \AWADDR[9]_i_1_n_0\ : STD_LOGIC;
  signal \AWBURST[0]_i_1_n_0\ : STD_LOGIC;
  signal \AWBURST[1]_i_1_n_0\ : STD_LOGIC;
  signal \AWID[0]_i_1_n_0\ : STD_LOGIC;
  signal \AWID[1]_i_1_n_0\ : STD_LOGIC;
  signal \AWID[2]_i_1_n_0\ : STD_LOGIC;
  signal \AWID[3]_i_1_n_0\ : STD_LOGIC;
  signal \AWID[3]_i_2_n_0\ : STD_LOGIC;
  signal \^awlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \AWLEN[0]_i_1_n_0\ : STD_LOGIC;
  signal \AWLEN[1]_i_1_n_0\ : STD_LOGIC;
  signal \AWLEN[2]_i_1_n_0\ : STD_LOGIC;
  signal \AWLEN[3]_i_1_n_0\ : STD_LOGIC;
  signal \AWLEN[4]_i_1_n_0\ : STD_LOGIC;
  signal \AWLEN[5]_i_1_n_0\ : STD_LOGIC;
  signal \AWLEN[6]_i_1_n_0\ : STD_LOGIC;
  signal \AWLEN[7]_i_1_n_0\ : STD_LOGIC;
  signal AWLOCK_i_1_n_0 : STD_LOGIC;
  signal \AWSIZE[0]_i_1_n_0\ : STD_LOGIC;
  signal \AWSIZE[1]_i_1_n_0\ : STD_LOGIC;
  signal \AWSIZE[2]_i_1_n_0\ : STD_LOGIC;
  signal \^awvalid\ : STD_LOGIC;
  signal AWVALID_i_1_n_0 : STD_LOGIC;
  signal BREADY0 : STD_LOGIC;
  signal BREADY0_carry_i_1_n_0 : STD_LOGIC;
  signal BREADY0_carry_i_2_n_0 : STD_LOGIC;
  signal BREADY0_carry_i_3_n_0 : STD_LOGIC;
  signal BREADY0_carry_i_4_n_0 : STD_LOGIC;
  signal BREADY0_carry_i_5_n_0 : STD_LOGIC;
  signal BREADY0_carry_i_6_n_0 : STD_LOGIC;
  signal BREADY0_carry_i_7_n_0 : STD_LOGIC;
  signal BREADY0_carry_i_8_n_0 : STD_LOGIC;
  signal BREADY0_carry_n_0 : STD_LOGIC;
  signal BREADY0_carry_n_1 : STD_LOGIC;
  signal BREADY0_carry_n_2 : STD_LOGIC;
  signal BREADY0_carry_n_3 : STD_LOGIC;
  signal BREADY_i_1_n_0 : STD_LOGIC;
  signal BREADY_i_3_n_0 : STD_LOGIC;
  signal BREADY_i_4_n_0 : STD_LOGIC;
  signal \^bready_reg_0\ : STD_LOGIC;
  signal \CADDR[0]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[10]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[11]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[12]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[13]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[14]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[15]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[16]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[17]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[18]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[19]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[1]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[20]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[21]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[22]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[23]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[24]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[25]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[26]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[27]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[28]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[29]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[2]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[30]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[31]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[31]_i_2_n_0\ : STD_LOGIC;
  signal \CADDR[3]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[4]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[5]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[6]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[7]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[8]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR[9]_i_1_n_0\ : STD_LOGIC;
  signal \CADDR_reg_n_0_\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CLENG : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \CLENG[0]_i_1_n_0\ : STD_LOGIC;
  signal \CLENG[1]_i_1_n_0\ : STD_LOGIC;
  signal \CLENG[2]_i_1_n_0\ : STD_LOGIC;
  signal \CLENG[3]_i_1_n_0\ : STD_LOGIC;
  signal \CLENG[4]_i_1_n_0\ : STD_LOGIC;
  signal \CLENG[5]_i_1_n_0\ : STD_LOGIC;
  signal \CLENG[6]_i_1_n_0\ : STD_LOGIC;
  signal \CLENG[7]_i_1_n_0\ : STD_LOGIC;
  signal \CLENG[7]_i_2_n_0\ : STD_LOGIC;
  signal \CLENG[7]_i_3_n_0\ : STD_LOGIC;
  signal \CLENG_reg0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \CLENG_reg0_carry__0_n_7\ : STD_LOGIC;
  signal CLENG_reg0_carry_i_1_n_0 : STD_LOGIC;
  signal CLENG_reg0_carry_i_2_n_0 : STD_LOGIC;
  signal CLENG_reg0_carry_i_3_n_0 : STD_LOGIC;
  signal CLENG_reg0_carry_n_0 : STD_LOGIC;
  signal CLENG_reg0_carry_n_1 : STD_LOGIC;
  signal CLENG_reg0_carry_n_2 : STD_LOGIC;
  signal CLENG_reg0_carry_n_3 : STD_LOGIC;
  signal CLENG_reg0_carry_n_4 : STD_LOGIC;
  signal CLENG_reg0_carry_n_5 : STD_LOGIC;
  signal CLENG_reg0_carry_n_6 : STD_LOGIC;
  signal CLENG_reg0_carry_n_7 : STD_LOGIC;
  signal \CLENG_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \CLENG_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \CLENG_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \CLENG_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \CLENG_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \CLENG_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \CLENG_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \CLENG_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \CLENG_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \CLENG_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \CLENG_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \CLENG_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \CLENG_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \CLENG_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \CLENG_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \CLENG_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \CLENG_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \CLENG_reg_reg_n_0_\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal CMD : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of CMD : signal is "true";
  signal \CMD[0]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[10]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[11]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[12]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[13]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[14]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[15]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[16]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[16]_i_2_n_0\ : STD_LOGIC;
  signal \CMD[17]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[17]_i_2_n_0\ : STD_LOGIC;
  signal \CMD[17]_i_3_n_0\ : STD_LOGIC;
  signal \CMD[18]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[19]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[1]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[20]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[21]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[22]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[23]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[24]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[25]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[26]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[27]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[28]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[29]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[2]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[30]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[31]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[31]_i_2_n_0\ : STD_LOGIC;
  signal \CMD[3]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[4]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[5]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[6]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[7]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[8]_i_1_n_0\ : STD_LOGIC;
  signal \CMD[9]_i_1_n_0\ : STD_LOGIC;
  signal \GPOUT[15]_i_1_n_0\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \addrR[0]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[10]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[11]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[12]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[13]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[14]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[15]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[16]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[17]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[18]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[19]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[1]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[20]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[21]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[22]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[23]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[24]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[25]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[26]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[27]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[28]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[29]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[2]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[30]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[31]_i_2_n_0\ : STD_LOGIC;
  signal \addrR[31]_i_3_n_0\ : STD_LOGIC;
  signal \addrR[31]_i_4_n_0\ : STD_LOGIC;
  signal \addrR[31]_i_6_n_0\ : STD_LOGIC;
  signal \addrR[3]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[3]_i_3_n_0\ : STD_LOGIC;
  signal \addrR[3]_i_4_n_0\ : STD_LOGIC;
  signal \addrR[3]_i_5_n_0\ : STD_LOGIC;
  signal \addrR[3]_i_6_n_0\ : STD_LOGIC;
  signal \addrR[4]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[5]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[6]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[7]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[7]_i_3_n_0\ : STD_LOGIC;
  signal \addrR[7]_i_4_n_0\ : STD_LOGIC;
  signal \addrR[7]_i_5_n_0\ : STD_LOGIC;
  signal \addrR[7]_i_6_n_0\ : STD_LOGIC;
  signal \addrR[8]_i_1_n_0\ : STD_LOGIC;
  signal \addrR[9]_i_1_n_0\ : STD_LOGIC;
  signal \addrR_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \addrR_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \addrR_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \addrR_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \addrR_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \addrR_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \addrR_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \addrR_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \addrR_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \addrR_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \addrR_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \addrR_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \addrR_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \addrR_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \addrR_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \addrR_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \addrR_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \addrR_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \addrR_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \addrR_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \addrR_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \addrR_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \addrR_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \addrR_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \addrR_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \addrR_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \addrR_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \addrR_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \addrR_reg[23]_i_2_n_4\ : STD_LOGIC;
  signal \addrR_reg[23]_i_2_n_5\ : STD_LOGIC;
  signal \addrR_reg[23]_i_2_n_6\ : STD_LOGIC;
  signal \addrR_reg[23]_i_2_n_7\ : STD_LOGIC;
  signal \addrR_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \addrR_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \addrR_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \addrR_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \addrR_reg[27]_i_2_n_4\ : STD_LOGIC;
  signal \addrR_reg[27]_i_2_n_5\ : STD_LOGIC;
  signal \addrR_reg[27]_i_2_n_6\ : STD_LOGIC;
  signal \addrR_reg[27]_i_2_n_7\ : STD_LOGIC;
  signal \addrR_reg[31]_i_5_n_1\ : STD_LOGIC;
  signal \addrR_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \addrR_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \addrR_reg[31]_i_5_n_4\ : STD_LOGIC;
  signal \addrR_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal \addrR_reg[31]_i_5_n_6\ : STD_LOGIC;
  signal \addrR_reg[31]_i_5_n_7\ : STD_LOGIC;
  signal \addrR_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \addrR_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \addrR_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \addrR_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \addrR_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \addrR_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \addrR_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \addrR_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \addrR_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \addrR_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \addrR_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \addrR_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \addrR_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \addrR_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \addrR_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \addrR_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \addrR_reg_n_0_\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \addrW[0]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[10]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[11]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[12]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[13]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[14]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[15]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[16]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[17]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[18]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[19]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[1]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[20]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[21]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[22]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[23]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[24]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[25]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[26]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[27]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[28]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[29]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[2]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[30]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[31]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[31]_i_2_n_0\ : STD_LOGIC;
  signal \addrW[31]_i_3_n_0\ : STD_LOGIC;
  signal \addrW[31]_i_5_n_0\ : STD_LOGIC;
  signal \addrW[3]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[3]_i_3_n_0\ : STD_LOGIC;
  signal \addrW[3]_i_4_n_0\ : STD_LOGIC;
  signal \addrW[3]_i_5_n_0\ : STD_LOGIC;
  signal \addrW[3]_i_6_n_0\ : STD_LOGIC;
  signal \addrW[4]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[5]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[6]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[7]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[7]_i_3_n_0\ : STD_LOGIC;
  signal \addrW[7]_i_4_n_0\ : STD_LOGIC;
  signal \addrW[7]_i_5_n_0\ : STD_LOGIC;
  signal \addrW[7]_i_6_n_0\ : STD_LOGIC;
  signal \addrW[8]_i_1_n_0\ : STD_LOGIC;
  signal \addrW[9]_i_1_n_0\ : STD_LOGIC;
  signal \addrW_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \addrW_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \addrW_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \addrW_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \addrW_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \addrW_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \addrW_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \addrW_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \addrW_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \addrW_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \addrW_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \addrW_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \addrW_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \addrW_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \addrW_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \addrW_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \addrW_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \addrW_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \addrW_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \addrW_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \addrW_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \addrW_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \addrW_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \addrW_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \addrW_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \addrW_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \addrW_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \addrW_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \addrW_reg[23]_i_2_n_4\ : STD_LOGIC;
  signal \addrW_reg[23]_i_2_n_5\ : STD_LOGIC;
  signal \addrW_reg[23]_i_2_n_6\ : STD_LOGIC;
  signal \addrW_reg[23]_i_2_n_7\ : STD_LOGIC;
  signal \addrW_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \addrW_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \addrW_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \addrW_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \addrW_reg[27]_i_2_n_4\ : STD_LOGIC;
  signal \addrW_reg[27]_i_2_n_5\ : STD_LOGIC;
  signal \addrW_reg[27]_i_2_n_6\ : STD_LOGIC;
  signal \addrW_reg[27]_i_2_n_7\ : STD_LOGIC;
  signal \addrW_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \addrW_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \addrW_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \addrW_reg[31]_i_4_n_4\ : STD_LOGIC;
  signal \addrW_reg[31]_i_4_n_5\ : STD_LOGIC;
  signal \addrW_reg[31]_i_4_n_6\ : STD_LOGIC;
  signal \addrW_reg[31]_i_4_n_7\ : STD_LOGIC;
  signal \addrW_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \addrW_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \addrW_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \addrW_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \addrW_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \addrW_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \addrW_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \addrW_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \addrW_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \addrW_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \addrW_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \addrW_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \addrW_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \addrW_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \addrW_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \addrW_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \^cmd_rd_ready\ : STD_LOGIC;
  signal cmd_ready_i_1_n_0 : STD_LOGIC;
  signal cmd_ready_i_2_n_0 : STD_LOGIC;
  signal countR1 : STD_LOGIC;
  signal \countR1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal countR1_carry_i_1_n_0 : STD_LOGIC;
  signal countR1_carry_i_2_n_0 : STD_LOGIC;
  signal countR1_carry_i_3_n_0 : STD_LOGIC;
  signal countR1_carry_i_4_n_0 : STD_LOGIC;
  signal countR1_carry_i_5_n_0 : STD_LOGIC;
  signal countR1_carry_i_6_n_0 : STD_LOGIC;
  signal countR1_carry_i_7_n_0 : STD_LOGIC;
  signal countR1_carry_i_8_n_0 : STD_LOGIC;
  signal countR1_carry_n_0 : STD_LOGIC;
  signal countR1_carry_n_1 : STD_LOGIC;
  signal countR1_carry_n_2 : STD_LOGIC;
  signal countR1_carry_n_3 : STD_LOGIC;
  signal \countR[0]_i_1_n_0\ : STD_LOGIC;
  signal \countR[1]_i_1_n_0\ : STD_LOGIC;
  signal \countR[2]_i_1_n_0\ : STD_LOGIC;
  signal \countR[3]_i_1_n_0\ : STD_LOGIC;
  signal \countR[4]_i_1_n_0\ : STD_LOGIC;
  signal \countR[5]_i_1_n_0\ : STD_LOGIC;
  signal \countR[5]_i_2_n_0\ : STD_LOGIC;
  signal \countR[5]_i_3_n_0\ : STD_LOGIC;
  signal \countR[6]_i_1_n_0\ : STD_LOGIC;
  signal \countR[7]_i_1_n_0\ : STD_LOGIC;
  signal \countR[8]_i_2_n_0\ : STD_LOGIC;
  signal \countR[8]_i_4_n_0\ : STD_LOGIC;
  signal \countR_reg_n_0_\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \countW[0]_i_1_n_0\ : STD_LOGIC;
  signal \countW[1]_i_1_n_0\ : STD_LOGIC;
  signal \countW[2]_i_1_n_0\ : STD_LOGIC;
  signal \countW[3]_i_1_n_0\ : STD_LOGIC;
  signal \countW[4]_i_1_n_0\ : STD_LOGIC;
  signal \countW[5]_i_1_n_0\ : STD_LOGIC;
  signal \countW[5]_i_2_n_0\ : STD_LOGIC;
  signal \countW[6]_i_1_n_0\ : STD_LOGIC;
  signal \countW[7]_i_1_n_0\ : STD_LOGIC;
  signal \countW[8]_i_1_n_0\ : STD_LOGIC;
  signal \countW[8]_i_2_n_0\ : STD_LOGIC;
  signal \countW[8]_i_3_n_0\ : STD_LOGIC;
  signal \countW_reg_n_0_\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \f2u_int_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \f2u_int_data_reg_n_0_\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \get_next_addr_rd0_carry__0_n_0\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__0_n_1\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__0_n_2\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__0_n_3\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__0_n_4\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__0_n_5\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__0_n_6\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__0_n_7\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__1_n_0\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__1_n_1\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__1_n_2\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__1_n_3\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__1_n_4\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__1_n_5\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__1_n_6\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__1_n_7\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__2_n_0\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__2_n_1\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__2_n_2\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__2_n_3\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__2_n_4\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__2_n_5\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__2_n_6\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__2_n_7\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__3_n_0\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__3_n_1\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__3_n_2\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__3_n_3\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__3_n_4\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__3_n_5\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__3_n_6\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__3_n_7\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__4_n_0\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__4_n_1\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__4_n_2\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__4_n_3\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__4_n_4\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__4_n_5\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__4_n_6\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__4_n_7\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__5_n_0\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__5_n_1\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__5_n_2\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__5_n_3\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__5_n_4\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__5_n_5\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__5_n_6\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__5_n_7\ : STD_LOGIC;
  signal \get_next_addr_rd0_carry__6_n_7\ : STD_LOGIC;
  signal get_next_addr_rd0_carry_n_0 : STD_LOGIC;
  signal get_next_addr_rd0_carry_n_1 : STD_LOGIC;
  signal get_next_addr_rd0_carry_n_2 : STD_LOGIC;
  signal get_next_addr_rd0_carry_n_3 : STD_LOGIC;
  signal get_next_addr_rd0_carry_n_4 : STD_LOGIC;
  signal get_next_addr_rd0_carry_n_5 : STD_LOGIC;
  signal get_next_addr_rd0_carry_n_6 : STD_LOGIC;
  signal get_next_addr_rd0_carry_n_7 : STD_LOGIC;
  signal \get_next_addr_wr0_carry__0_n_0\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__0_n_1\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__0_n_2\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__0_n_3\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__0_n_4\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__0_n_5\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__0_n_6\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__0_n_7\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__1_n_0\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__1_n_1\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__1_n_2\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__1_n_3\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__1_n_4\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__1_n_5\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__1_n_6\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__1_n_7\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__2_n_0\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__2_n_1\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__2_n_2\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__2_n_3\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__2_n_4\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__2_n_5\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__2_n_6\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__2_n_7\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__3_n_0\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__3_n_1\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__3_n_2\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__3_n_3\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__3_n_4\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__3_n_5\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__3_n_6\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__3_n_7\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__4_n_0\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__4_n_1\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__4_n_2\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__4_n_3\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__4_n_4\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__4_n_5\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__4_n_6\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__4_n_7\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__5_n_0\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__5_n_1\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__5_n_2\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__5_n_3\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__5_n_4\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__5_n_5\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__5_n_6\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__5_n_7\ : STD_LOGIC;
  signal \get_next_addr_wr0_carry__6_n_7\ : STD_LOGIC;
  signal get_next_addr_wr0_carry_n_0 : STD_LOGIC;
  signal get_next_addr_wr0_carry_n_1 : STD_LOGIC;
  signal get_next_addr_wr0_carry_n_2 : STD_LOGIC;
  signal get_next_addr_wr0_carry_n_3 : STD_LOGIC;
  signal get_next_addr_wr0_carry_n_4 : STD_LOGIC;
  signal get_next_addr_wr0_carry_n_5 : STD_LOGIC;
  signal get_next_addr_wr0_carry_n_6 : STD_LOGIC;
  signal get_next_addr_wr0_carry_n_7 : STD_LOGIC;
  signal last_resp : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal read_done_reg_n_0 : STD_LOGIC;
  signal read_go : STD_LOGIC;
  signal read_go_i_1_n_0 : STD_LOGIC;
  signal read_go_i_2_n_0 : STD_LOGIC;
  signal state_cmd : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of state_cmd : signal is "true";
  signal \state_cmd[0]_i_2_n_0\ : STD_LOGIC;
  signal \state_cmd[0]_i_4_n_0\ : STD_LOGIC;
  signal \state_cmd[1]_i_2_n_0\ : STD_LOGIC;
  signal \state_cmd[1]_i_3_n_0\ : STD_LOGIC;
  signal \state_cmd[2]_i_2_n_0\ : STD_LOGIC;
  signal \state_cmd[2]_i_3_n_0\ : STD_LOGIC;
  signal \state_cmd[2]_i_4_n_0\ : STD_LOGIC;
  signal \state_cmd[2]_i_5_n_0\ : STD_LOGIC;
  signal \state_cmd[2]_i_6_n_0\ : STD_LOGIC;
  signal state_read : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of state_read : signal is "true";
  signal \state_read[1]_i_2_n_0\ : STD_LOGIC;
  signal state_write : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of state_write : signal is "true";
  signal \state_write[2]_i_2_n_0\ : STD_LOGIC;
  signal \^u2f_rd_ready\ : STD_LOGIC;
  signal u2f_ready_i_3_n_0 : STD_LOGIC;
  signal u_f2u_fifo_n_1 : STD_LOGIC;
  signal u_f2u_fifo_n_2 : STD_LOGIC;
  signal u_f2u_fifo_n_7 : STD_LOGIC;
  signal u_f2u_fifo_n_8 : STD_LOGIC;
  signal u_f2u_fifo_n_9 : STD_LOGIC;
  signal u_u2f_fifo_n_0 : STD_LOGIC;
  signal u_u2f_fifo_n_2 : STD_LOGIC;
  signal u_u2f_fifo_n_3 : STD_LOGIC;
  signal u_u2f_fifo_n_4 : STD_LOGIC;
  signal write_done : STD_LOGIC;
  signal write_done_i_1_n_0 : STD_LOGIC;
  signal write_go_i_1_n_0 : STD_LOGIC;
  signal write_go_i_2_n_0 : STD_LOGIC;
  signal write_go_reg_n_0 : STD_LOGIC;
  signal NLW_BREADY0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BREADY0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BREADY0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CLENG_reg0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CLENG_reg0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_addrR_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_addrW_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_countR1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countR1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_countR1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_get_next_addr_rd0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_get_next_addr_rd0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_get_next_addr_wr0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_get_next_addr_wr0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute KEEP : string;
  attribute KEEP of \CMD_reg[0]\ : label is "yes";
  attribute KEEP of \CMD_reg[10]\ : label is "yes";
  attribute KEEP of \CMD_reg[11]\ : label is "yes";
  attribute KEEP of \CMD_reg[12]\ : label is "yes";
  attribute KEEP of \CMD_reg[13]\ : label is "yes";
  attribute KEEP of \CMD_reg[14]\ : label is "yes";
  attribute KEEP of \CMD_reg[15]\ : label is "yes";
  attribute KEEP of \CMD_reg[16]\ : label is "yes";
  attribute KEEP of \CMD_reg[17]\ : label is "yes";
  attribute KEEP of \CMD_reg[18]\ : label is "yes";
  attribute KEEP of \CMD_reg[19]\ : label is "yes";
  attribute KEEP of \CMD_reg[1]\ : label is "yes";
  attribute KEEP of \CMD_reg[20]\ : label is "yes";
  attribute KEEP of \CMD_reg[21]\ : label is "yes";
  attribute KEEP of \CMD_reg[22]\ : label is "yes";
  attribute KEEP of \CMD_reg[23]\ : label is "yes";
  attribute KEEP of \CMD_reg[24]\ : label is "yes";
  attribute KEEP of \CMD_reg[25]\ : label is "yes";
  attribute KEEP of \CMD_reg[26]\ : label is "yes";
  attribute KEEP of \CMD_reg[27]\ : label is "yes";
  attribute KEEP of \CMD_reg[28]\ : label is "yes";
  attribute KEEP of \CMD_reg[29]\ : label is "yes";
  attribute KEEP of \CMD_reg[2]\ : label is "yes";
  attribute KEEP of \CMD_reg[30]\ : label is "yes";
  attribute KEEP of \CMD_reg[31]\ : label is "yes";
  attribute KEEP of \CMD_reg[3]\ : label is "yes";
  attribute KEEP of \CMD_reg[4]\ : label is "yes";
  attribute KEEP of \CMD_reg[5]\ : label is "yes";
  attribute KEEP of \CMD_reg[6]\ : label is "yes";
  attribute KEEP of \CMD_reg[7]\ : label is "yes";
  attribute KEEP of \CMD_reg[8]\ : label is "yes";
  attribute KEEP of \CMD_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \state_cmd[2]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \state_cmd[2]_i_3\ : label is "soft_lutpair28";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_cmd_reg[0]\ : label is "SC_IDLE:000,SC_CMD:001,SC_WR_WAIT:010,SC_RD_WAIT:011,SC_BURST:100,SC_IE_WAIT:101";
  attribute KEEP of \state_cmd_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \state_cmd_reg[1]\ : label is "SC_IDLE:000,SC_CMD:001,SC_WR_WAIT:010,SC_RD_WAIT:011,SC_BURST:100,SC_IE_WAIT:101";
  attribute KEEP of \state_cmd_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \state_cmd_reg[2]\ : label is "SC_IDLE:000,SC_CMD:001,SC_WR_WAIT:010,SC_RD_WAIT:011,SC_BURST:100,SC_IE_WAIT:101";
  attribute KEEP of \state_cmd_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \state_read_reg[0]\ : label is "SR_IDLE:000,SR_ARB:001,SR_RD:010,SR_END:100,SR_INT:011";
  attribute KEEP of \state_read_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \state_read_reg[1]\ : label is "SR_IDLE:000,SR_ARB:001,SR_RD:010,SR_END:100,SR_INT:011";
  attribute KEEP of \state_read_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \state_read_reg[2]\ : label is "SR_IDLE:000,SR_ARB:001,SR_RD:010,SR_END:100,SR_INT:011";
  attribute KEEP of \state_read_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \state_write_reg[0]\ : label is "SW_IDLE:000,SW_ARB:001,SW_WR0:010,SW_WR1:011,SW_WR2:100,SW_END:101";
  attribute KEEP of \state_write_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \state_write_reg[1]\ : label is "SW_IDLE:000,SW_ARB:001,SW_WR0:010,SW_WR1:011,SW_WR2:100,SW_END:101";
  attribute KEEP of \state_write_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \state_write_reg[2]\ : label is "SW_IDLE:000,SW_ARB:001,SW_WR0:010,SW_WR1:011,SW_WR2:100,SW_END:101";
  attribute KEEP of \state_write_reg[2]\ : label is "yes";
begin
  ARLEN(7 downto 0) <= \^arlen\(7 downto 0);
  ARVALID <= \^arvalid\;
  AWLEN(7 downto 0) <= \^awlen\(7 downto 0);
  AWVALID <= \^awvalid\;
  BREADY_reg_0 <= \^bready_reg_0\;
  cmd_rd_ready <= \^cmd_rd_ready\;
  u2f_rd_ready <= \^u2f_rd_ready\;
\ARADDR[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(0),
      I1 => state_read(2),
      O => \ARADDR[0]_i_1_n_0\
    );
\ARADDR[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(10),
      I1 => state_read(2),
      O => \ARADDR[10]_i_1_n_0\
    );
\ARADDR[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(11),
      I1 => state_read(2),
      O => \ARADDR[11]_i_1_n_0\
    );
\ARADDR[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(12),
      I1 => state_read(2),
      O => \ARADDR[12]_i_1_n_0\
    );
\ARADDR[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(13),
      I1 => state_read(2),
      O => \ARADDR[13]_i_1_n_0\
    );
\ARADDR[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(14),
      I1 => state_read(2),
      O => \ARADDR[14]_i_1_n_0\
    );
\ARADDR[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(15),
      I1 => state_read(2),
      O => \ARADDR[15]_i_1_n_0\
    );
\ARADDR[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(16),
      I1 => state_read(2),
      O => \ARADDR[16]_i_1_n_0\
    );
\ARADDR[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(17),
      I1 => state_read(2),
      O => \ARADDR[17]_i_1_n_0\
    );
\ARADDR[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(18),
      I1 => state_read(2),
      O => \ARADDR[18]_i_1_n_0\
    );
\ARADDR[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(19),
      I1 => state_read(2),
      O => \ARADDR[19]_i_1_n_0\
    );
\ARADDR[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(1),
      I1 => state_read(2),
      O => \ARADDR[1]_i_1_n_0\
    );
\ARADDR[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(20),
      I1 => state_read(2),
      O => \ARADDR[20]_i_1_n_0\
    );
\ARADDR[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(21),
      I1 => state_read(2),
      O => \ARADDR[21]_i_1_n_0\
    );
\ARADDR[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(22),
      I1 => state_read(2),
      O => \ARADDR[22]_i_1_n_0\
    );
\ARADDR[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(23),
      I1 => state_read(2),
      O => \ARADDR[23]_i_1_n_0\
    );
\ARADDR[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(24),
      I1 => state_read(2),
      O => \ARADDR[24]_i_1_n_0\
    );
\ARADDR[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(25),
      I1 => state_read(2),
      O => \ARADDR[25]_i_1_n_0\
    );
\ARADDR[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(26),
      I1 => state_read(2),
      O => \ARADDR[26]_i_1_n_0\
    );
\ARADDR[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(27),
      I1 => state_read(2),
      O => \ARADDR[27]_i_1_n_0\
    );
\ARADDR[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(28),
      I1 => state_read(2),
      O => \ARADDR[28]_i_1_n_0\
    );
\ARADDR[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(29),
      I1 => state_read(2),
      O => \ARADDR[29]_i_1_n_0\
    );
\ARADDR[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(2),
      I1 => state_read(2),
      O => \ARADDR[2]_i_1_n_0\
    );
\ARADDR[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(30),
      I1 => state_read(2),
      O => \ARADDR[30]_i_1_n_0\
    );
\ARADDR[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(31),
      I1 => state_read(2),
      O => \ARADDR[31]_i_1_n_0\
    );
\ARADDR[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(3),
      I1 => state_read(2),
      O => \ARADDR[3]_i_1_n_0\
    );
\ARADDR[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(4),
      I1 => state_read(2),
      O => \ARADDR[4]_i_1_n_0\
    );
\ARADDR[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(5),
      I1 => state_read(2),
      O => \ARADDR[5]_i_1_n_0\
    );
\ARADDR[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(6),
      I1 => state_read(2),
      O => \ARADDR[6]_i_1_n_0\
    );
\ARADDR[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(7),
      I1 => state_read(2),
      O => \ARADDR[7]_i_1_n_0\
    );
\ARADDR[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(8),
      I1 => state_read(2),
      O => \ARADDR[8]_i_1_n_0\
    );
\ARADDR[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(9),
      I1 => state_read(2),
      O => \ARADDR[9]_i_1_n_0\
    );
\ARADDR_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[0]_i_1_n_0\,
      Q => ARADDR(0)
    );
\ARADDR_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[10]_i_1_n_0\,
      Q => ARADDR(10)
    );
\ARADDR_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[11]_i_1_n_0\,
      Q => ARADDR(11)
    );
\ARADDR_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[12]_i_1_n_0\,
      Q => ARADDR(12)
    );
\ARADDR_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[13]_i_1_n_0\,
      Q => ARADDR(13)
    );
\ARADDR_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[14]_i_1_n_0\,
      Q => ARADDR(14)
    );
\ARADDR_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[15]_i_1_n_0\,
      Q => ARADDR(15)
    );
\ARADDR_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[16]_i_1_n_0\,
      Q => ARADDR(16)
    );
\ARADDR_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[17]_i_1_n_0\,
      Q => ARADDR(17)
    );
\ARADDR_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[18]_i_1_n_0\,
      Q => ARADDR(18)
    );
\ARADDR_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[19]_i_1_n_0\,
      Q => ARADDR(19)
    );
\ARADDR_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[1]_i_1_n_0\,
      Q => ARADDR(1)
    );
\ARADDR_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[20]_i_1_n_0\,
      Q => ARADDR(20)
    );
\ARADDR_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[21]_i_1_n_0\,
      Q => ARADDR(21)
    );
\ARADDR_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[22]_i_1_n_0\,
      Q => ARADDR(22)
    );
\ARADDR_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[23]_i_1_n_0\,
      Q => ARADDR(23)
    );
\ARADDR_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[24]_i_1_n_0\,
      Q => ARADDR(24)
    );
\ARADDR_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[25]_i_1_n_0\,
      Q => ARADDR(25)
    );
\ARADDR_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[26]_i_1_n_0\,
      Q => ARADDR(26)
    );
\ARADDR_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[27]_i_1_n_0\,
      Q => ARADDR(27)
    );
\ARADDR_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[28]_i_1_n_0\,
      Q => ARADDR(28)
    );
\ARADDR_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[29]_i_1_n_0\,
      Q => ARADDR(29)
    );
\ARADDR_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[2]_i_1_n_0\,
      Q => ARADDR(2)
    );
\ARADDR_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[30]_i_1_n_0\,
      Q => ARADDR(30)
    );
\ARADDR_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[31]_i_1_n_0\,
      Q => ARADDR(31)
    );
\ARADDR_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[3]_i_1_n_0\,
      Q => ARADDR(3)
    );
\ARADDR_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[4]_i_1_n_0\,
      Q => ARADDR(4)
    );
\ARADDR_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[5]_i_1_n_0\,
      Q => ARADDR(5)
    );
\ARADDR_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[6]_i_1_n_0\,
      Q => ARADDR(6)
    );
\ARADDR_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[7]_i_1_n_0\,
      Q => ARADDR(7)
    );
\ARADDR_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[8]_i_1_n_0\,
      Q => ARADDR(8)
    );
\ARADDR_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARADDR[9]_i_1_n_0\,
      Q => ARADDR(9)
    );
\ARBURST[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CMD(23),
      I1 => state_read(2),
      O => \ARBURST[0]_i_1_n_0\
    );
\ARBURST[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CMD(24),
      I1 => state_read(2),
      O => \ARBURST[1]_i_1_n_0\
    );
\ARBURST_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARBURST[0]_i_1_n_0\,
      Q => ARBURST(0)
    );
\ARBURST_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARBURST[1]_i_1_n_0\,
      Q => ARBURST(1)
    );
\ARID[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CMD(12),
      I1 => state_read(2),
      O => \ARID[0]_i_1_n_0\
    );
\ARID[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CMD(13),
      I1 => state_read(2),
      O => \ARID[1]_i_1_n_0\
    );
\ARID[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CMD(14),
      I1 => state_read(2),
      O => \ARID[2]_i_1_n_0\
    );
\ARID[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A9A8"
    )
        port map (
      I0 => state_read(2),
      I1 => state_read(1),
      I2 => state_read(0),
      I3 => read_go,
      I4 => CMD(31),
      O => \ARID[3]_i_1_n_0\
    );
\ARID[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CMD(15),
      I1 => state_read(2),
      O => \ARID[3]_i_2_n_0\
    );
\ARID_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARID[0]_i_1_n_0\,
      Q => ARID(0)
    );
\ARID_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARID[1]_i_1_n_0\,
      Q => ARID(1)
    );
\ARID_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARID[2]_i_1_n_0\,
      Q => ARID(2)
    );
\ARID_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARID[3]_i_2_n_0\,
      Q => ARID(3)
    );
\ARLEN[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CLENG(0),
      I1 => state_read(2),
      O => \ARLEN[0]_i_1_n_0\
    );
\ARLEN[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CLENG(1),
      I1 => state_read(2),
      O => \ARLEN[1]_i_1_n_0\
    );
\ARLEN[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CLENG(2),
      I1 => state_read(2),
      O => \ARLEN[2]_i_1_n_0\
    );
\ARLEN[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CLENG(3),
      I1 => state_read(2),
      O => \ARLEN[3]_i_1_n_0\
    );
\ARLEN[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CLENG(4),
      I1 => state_read(2),
      O => \ARLEN[4]_i_1_n_0\
    );
\ARLEN[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CLENG(5),
      I1 => state_read(2),
      O => \ARLEN[5]_i_1_n_0\
    );
\ARLEN[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CLENG(6),
      I1 => state_read(2),
      O => \ARLEN[6]_i_1_n_0\
    );
\ARLEN[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CLENG(7),
      I1 => state_read(2),
      O => \ARLEN[7]_i_1_n_0\
    );
\ARLEN_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARLEN[0]_i_1_n_0\,
      Q => \^arlen\(0)
    );
\ARLEN_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARLEN[1]_i_1_n_0\,
      Q => \^arlen\(1)
    );
\ARLEN_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARLEN[2]_i_1_n_0\,
      Q => \^arlen\(2)
    );
\ARLEN_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARLEN[3]_i_1_n_0\,
      Q => \^arlen\(3)
    );
\ARLEN_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARLEN[4]_i_1_n_0\,
      Q => \^arlen\(4)
    );
\ARLEN_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARLEN[5]_i_1_n_0\,
      Q => \^arlen\(5)
    );
\ARLEN_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARLEN[6]_i_1_n_0\,
      Q => \^arlen\(6)
    );
\ARLEN_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARLEN[7]_i_1_n_0\,
      Q => \^arlen\(7)
    );
ARLOCK_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CMD(28),
      I1 => state_read(2),
      O => ARLOCK_i_1_n_0
    );
ARLOCK_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => ARLOCK_i_1_n_0,
      Q => ARLOCK
    );
\ARSIZE[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CMD(25),
      I1 => state_read(2),
      O => \ARSIZE[0]_i_1_n_0\
    );
\ARSIZE[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CMD(26),
      I1 => state_read(2),
      O => \ARSIZE[1]_i_1_n_0\
    );
\ARSIZE[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CMD(27),
      I1 => state_read(2),
      O => \ARSIZE[2]_i_1_n_0\
    );
\ARSIZE_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARSIZE[0]_i_1_n_0\,
      Q => ARSIZE(0)
    );
\ARSIZE_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARSIZE[1]_i_1_n_0\,
      Q => ARSIZE(1)
    );
\ARSIZE_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \ARID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \ARSIZE[2]_i_1_n_0\,
      Q => ARSIZE(2)
    );
ARVALID_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => read_go,
      I1 => state_read(0),
      I2 => state_read(2),
      I3 => ARVALID_i_2_n_0,
      I4 => \^arvalid\,
      O => ARVALID_i_1_n_0
    );
ARVALID_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF000000AA30"
    )
        port map (
      I0 => ARREADY,
      I1 => CMD(31),
      I2 => read_go,
      I3 => state_read(0),
      I4 => state_read(1),
      I5 => state_read(2),
      O => ARVALID_i_2_n_0
    );
ARVALID_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => ARVALID_i_1_n_0,
      Q => \^arvalid\
    );
\AWADDR[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(0),
      I1 => state_write(2),
      O => \AWADDR[0]_i_1_n_0\
    );
\AWADDR[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(10),
      I1 => state_write(2),
      O => \AWADDR[10]_i_1_n_0\
    );
\AWADDR[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(11),
      I1 => state_write(2),
      O => \AWADDR[11]_i_1_n_0\
    );
\AWADDR[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(12),
      I1 => state_write(2),
      O => \AWADDR[12]_i_1_n_0\
    );
\AWADDR[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(13),
      I1 => state_write(2),
      O => \AWADDR[13]_i_1_n_0\
    );
\AWADDR[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(14),
      I1 => state_write(2),
      O => \AWADDR[14]_i_1_n_0\
    );
\AWADDR[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(15),
      I1 => state_write(2),
      O => \AWADDR[15]_i_1_n_0\
    );
\AWADDR[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(16),
      I1 => state_write(2),
      O => \AWADDR[16]_i_1_n_0\
    );
\AWADDR[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(17),
      I1 => state_write(2),
      O => \AWADDR[17]_i_1_n_0\
    );
\AWADDR[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(18),
      I1 => state_write(2),
      O => \AWADDR[18]_i_1_n_0\
    );
\AWADDR[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(19),
      I1 => state_write(2),
      O => \AWADDR[19]_i_1_n_0\
    );
\AWADDR[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(1),
      I1 => state_write(2),
      O => \AWADDR[1]_i_1_n_0\
    );
\AWADDR[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(20),
      I1 => state_write(2),
      O => \AWADDR[20]_i_1_n_0\
    );
\AWADDR[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(21),
      I1 => state_write(2),
      O => \AWADDR[21]_i_1_n_0\
    );
\AWADDR[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(22),
      I1 => state_write(2),
      O => \AWADDR[22]_i_1_n_0\
    );
\AWADDR[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(23),
      I1 => state_write(2),
      O => \AWADDR[23]_i_1_n_0\
    );
\AWADDR[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(24),
      I1 => state_write(2),
      O => \AWADDR[24]_i_1_n_0\
    );
\AWADDR[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(25),
      I1 => state_write(2),
      O => \AWADDR[25]_i_1_n_0\
    );
\AWADDR[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(26),
      I1 => state_write(2),
      O => \AWADDR[26]_i_1_n_0\
    );
\AWADDR[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(27),
      I1 => state_write(2),
      O => \AWADDR[27]_i_1_n_0\
    );
\AWADDR[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(28),
      I1 => state_write(2),
      O => \AWADDR[28]_i_1_n_0\
    );
\AWADDR[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(29),
      I1 => state_write(2),
      O => \AWADDR[29]_i_1_n_0\
    );
\AWADDR[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(2),
      I1 => state_write(2),
      O => \AWADDR[2]_i_1_n_0\
    );
\AWADDR[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(30),
      I1 => state_write(2),
      O => \AWADDR[30]_i_1_n_0\
    );
\AWADDR[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(31),
      I1 => state_write(2),
      O => \AWADDR[31]_i_1_n_0\
    );
\AWADDR[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(3),
      I1 => state_write(2),
      O => \AWADDR[3]_i_1_n_0\
    );
\AWADDR[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(4),
      I1 => state_write(2),
      O => \AWADDR[4]_i_1_n_0\
    );
\AWADDR[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(5),
      I1 => state_write(2),
      O => \AWADDR[5]_i_1_n_0\
    );
\AWADDR[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(6),
      I1 => state_write(2),
      O => \AWADDR[6]_i_1_n_0\
    );
\AWADDR[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(7),
      I1 => state_write(2),
      O => \AWADDR[7]_i_1_n_0\
    );
\AWADDR[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(8),
      I1 => state_write(2),
      O => \AWADDR[8]_i_1_n_0\
    );
\AWADDR[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(9),
      I1 => state_write(2),
      O => \AWADDR[9]_i_1_n_0\
    );
\AWADDR_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[0]_i_1_n_0\,
      Q => AWADDR(0)
    );
\AWADDR_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[10]_i_1_n_0\,
      Q => AWADDR(10)
    );
\AWADDR_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[11]_i_1_n_0\,
      Q => AWADDR(11)
    );
\AWADDR_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[12]_i_1_n_0\,
      Q => AWADDR(12)
    );
\AWADDR_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[13]_i_1_n_0\,
      Q => AWADDR(13)
    );
\AWADDR_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[14]_i_1_n_0\,
      Q => AWADDR(14)
    );
\AWADDR_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[15]_i_1_n_0\,
      Q => AWADDR(15)
    );
\AWADDR_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[16]_i_1_n_0\,
      Q => AWADDR(16)
    );
\AWADDR_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[17]_i_1_n_0\,
      Q => AWADDR(17)
    );
\AWADDR_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[18]_i_1_n_0\,
      Q => AWADDR(18)
    );
\AWADDR_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[19]_i_1_n_0\,
      Q => AWADDR(19)
    );
\AWADDR_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[1]_i_1_n_0\,
      Q => AWADDR(1)
    );
\AWADDR_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[20]_i_1_n_0\,
      Q => AWADDR(20)
    );
\AWADDR_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[21]_i_1_n_0\,
      Q => AWADDR(21)
    );
\AWADDR_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[22]_i_1_n_0\,
      Q => AWADDR(22)
    );
\AWADDR_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[23]_i_1_n_0\,
      Q => AWADDR(23)
    );
\AWADDR_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[24]_i_1_n_0\,
      Q => AWADDR(24)
    );
\AWADDR_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[25]_i_1_n_0\,
      Q => AWADDR(25)
    );
\AWADDR_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[26]_i_1_n_0\,
      Q => AWADDR(26)
    );
\AWADDR_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[27]_i_1_n_0\,
      Q => AWADDR(27)
    );
\AWADDR_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[28]_i_1_n_0\,
      Q => AWADDR(28)
    );
\AWADDR_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[29]_i_1_n_0\,
      Q => AWADDR(29)
    );
\AWADDR_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[2]_i_1_n_0\,
      Q => AWADDR(2)
    );
\AWADDR_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[30]_i_1_n_0\,
      Q => AWADDR(30)
    );
\AWADDR_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[31]_i_1_n_0\,
      Q => AWADDR(31)
    );
\AWADDR_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[3]_i_1_n_0\,
      Q => AWADDR(3)
    );
\AWADDR_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[4]_i_1_n_0\,
      Q => AWADDR(4)
    );
\AWADDR_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[5]_i_1_n_0\,
      Q => AWADDR(5)
    );
\AWADDR_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[6]_i_1_n_0\,
      Q => AWADDR(6)
    );
\AWADDR_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[7]_i_1_n_0\,
      Q => AWADDR(7)
    );
\AWADDR_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[8]_i_1_n_0\,
      Q => AWADDR(8)
    );
\AWADDR_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWADDR[9]_i_1_n_0\,
      Q => AWADDR(9)
    );
\AWBURST[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CMD(23),
      I1 => state_write(2),
      O => \AWBURST[0]_i_1_n_0\
    );
\AWBURST[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CMD(24),
      I1 => state_write(2),
      O => \AWBURST[1]_i_1_n_0\
    );
\AWBURST_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWBURST[0]_i_1_n_0\,
      Q => AWBURST(0)
    );
\AWBURST_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWBURST[1]_i_1_n_0\,
      Q => AWBURST(1)
    );
\AWID[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CMD(12),
      I1 => state_write(2),
      O => \AWID[0]_i_1_n_0\
    );
\AWID[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CMD(13),
      I1 => state_write(2),
      O => \AWID[1]_i_1_n_0\
    );
\AWID[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CMD(14),
      I1 => state_write(2),
      O => \AWID[2]_i_1_n_0\
    );
\AWID[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F002"
    )
        port map (
      I0 => write_go_reg_n_0,
      I1 => state_write(0),
      I2 => state_write(2),
      I3 => state_write(1),
      O => \AWID[3]_i_1_n_0\
    );
\AWID[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CMD(15),
      I1 => state_write(2),
      O => \AWID[3]_i_2_n_0\
    );
\AWID_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWID[0]_i_1_n_0\,
      Q => AWID(0)
    );
\AWID_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWID[1]_i_1_n_0\,
      Q => AWID(1)
    );
\AWID_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWID[2]_i_1_n_0\,
      Q => AWID(2)
    );
\AWID_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWID[3]_i_2_n_0\,
      Q => AWID(3)
    );
\AWLEN[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CLENG(0),
      I1 => state_write(2),
      O => \AWLEN[0]_i_1_n_0\
    );
\AWLEN[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CLENG(1),
      I1 => state_write(2),
      O => \AWLEN[1]_i_1_n_0\
    );
\AWLEN[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CLENG(2),
      I1 => state_write(2),
      O => \AWLEN[2]_i_1_n_0\
    );
\AWLEN[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CLENG(3),
      I1 => state_write(2),
      O => \AWLEN[3]_i_1_n_0\
    );
\AWLEN[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CLENG(4),
      I1 => state_write(2),
      O => \AWLEN[4]_i_1_n_0\
    );
\AWLEN[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CLENG(5),
      I1 => state_write(2),
      O => \AWLEN[5]_i_1_n_0\
    );
\AWLEN[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CLENG(6),
      I1 => state_write(2),
      O => \AWLEN[6]_i_1_n_0\
    );
\AWLEN[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CLENG(7),
      I1 => state_write(2),
      O => \AWLEN[7]_i_1_n_0\
    );
\AWLEN_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWLEN[0]_i_1_n_0\,
      Q => \^awlen\(0)
    );
\AWLEN_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWLEN[1]_i_1_n_0\,
      Q => \^awlen\(1)
    );
\AWLEN_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWLEN[2]_i_1_n_0\,
      Q => \^awlen\(2)
    );
\AWLEN_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWLEN[3]_i_1_n_0\,
      Q => \^awlen\(3)
    );
\AWLEN_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWLEN[4]_i_1_n_0\,
      Q => \^awlen\(4)
    );
\AWLEN_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWLEN[5]_i_1_n_0\,
      Q => \^awlen\(5)
    );
\AWLEN_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWLEN[6]_i_1_n_0\,
      Q => \^awlen\(6)
    );
\AWLEN_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWLEN[7]_i_1_n_0\,
      Q => \^awlen\(7)
    );
AWLOCK_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CMD(28),
      I1 => state_write(2),
      O => AWLOCK_i_1_n_0
    );
AWLOCK_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => AWLOCK_i_1_n_0,
      Q => AWLOCK
    );
\AWSIZE[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CMD(25),
      I1 => state_write(2),
      O => \AWSIZE[0]_i_1_n_0\
    );
\AWSIZE[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CMD(26),
      I1 => state_write(2),
      O => \AWSIZE[1]_i_1_n_0\
    );
\AWSIZE[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CMD(27),
      I1 => state_write(2),
      O => \AWSIZE[2]_i_1_n_0\
    );
\AWSIZE_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWSIZE[0]_i_1_n_0\,
      Q => AWSIZE(0)
    );
\AWSIZE_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWSIZE[1]_i_1_n_0\,
      Q => AWSIZE(1)
    );
\AWSIZE_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \AWID[3]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \AWSIZE[2]_i_1_n_0\,
      Q => AWSIZE(2)
    );
AWVALID_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D3F3D3F00030000"
    )
        port map (
      I0 => AWREADY,
      I1 => state_write(1),
      I2 => state_write(2),
      I3 => state_write(0),
      I4 => write_go_reg_n_0,
      I5 => \^awvalid\,
      O => AWVALID_i_1_n_0
    );
AWVALID_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => AWVALID_i_1_n_0,
      Q => \^awvalid\
    );
BREADY0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => BREADY0_carry_n_0,
      CO(2) => BREADY0_carry_n_1,
      CO(1) => BREADY0_carry_n_2,
      CO(0) => BREADY0_carry_n_3,
      CYINIT => '0',
      DI(3) => BREADY0_carry_i_1_n_0,
      DI(2) => BREADY0_carry_i_2_n_0,
      DI(1) => BREADY0_carry_i_3_n_0,
      DI(0) => BREADY0_carry_i_4_n_0,
      O(3 downto 0) => NLW_BREADY0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => BREADY0_carry_i_5_n_0,
      S(2) => BREADY0_carry_i_6_n_0,
      S(1) => BREADY0_carry_i_7_n_0,
      S(0) => BREADY0_carry_i_8_n_0
    );
\BREADY0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => BREADY0_carry_n_0,
      CO(3 downto 1) => \NLW_BREADY0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => BREADY0,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \countW_reg_n_0_\(8),
      O(3 downto 0) => \NLW_BREADY0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => u_u2f_fifo_n_2
    );
BREADY0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \countW_reg_n_0_\(7),
      I1 => \^awlen\(7),
      I2 => \countW_reg_n_0_\(6),
      I3 => \^awlen\(6),
      O => BREADY0_carry_i_1_n_0
    );
BREADY0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \countW_reg_n_0_\(5),
      I1 => \^awlen\(5),
      I2 => \countW_reg_n_0_\(4),
      I3 => \^awlen\(4),
      O => BREADY0_carry_i_2_n_0
    );
BREADY0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \countW_reg_n_0_\(3),
      I1 => \^awlen\(3),
      I2 => \countW_reg_n_0_\(2),
      I3 => \^awlen\(2),
      O => BREADY0_carry_i_3_n_0
    );
BREADY0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^awlen\(1),
      I1 => \^awlen\(0),
      I2 => \countW_reg_n_0_\(0),
      I3 => \countW_reg_n_0_\(1),
      O => BREADY0_carry_i_4_n_0
    );
BREADY0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^awlen\(7),
      I1 => \countW_reg_n_0_\(7),
      I2 => \^awlen\(6),
      I3 => \countW_reg_n_0_\(6),
      O => BREADY0_carry_i_5_n_0
    );
BREADY0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^awlen\(5),
      I1 => \countW_reg_n_0_\(5),
      I2 => \^awlen\(4),
      I3 => \countW_reg_n_0_\(4),
      O => BREADY0_carry_i_6_n_0
    );
BREADY0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^awlen\(3),
      I1 => \countW_reg_n_0_\(3),
      I2 => \^awlen\(2),
      I3 => \countW_reg_n_0_\(2),
      O => BREADY0_carry_i_7_n_0
    );
BREADY0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^awlen\(1),
      I1 => \countW_reg_n_0_\(1),
      I2 => \^awlen\(0),
      I3 => \countW_reg_n_0_\(0),
      O => BREADY0_carry_i_8_n_0
    );
BREADY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44447FFF44444000"
    )
        port map (
      I0 => state_write(2),
      I1 => BREADY0,
      I2 => \BREADY1__0\,
      I3 => BREADY_i_3_n_0,
      I4 => BREADY_i_4_n_0,
      I5 => \^bready_reg_0\,
      O => BREADY_i_1_n_0
    );
BREADY_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_write(1),
      I1 => state_write(0),
      O => BREADY_i_3_n_0
    );
BREADY_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => state_write(1),
      I1 => BVALID,
      I2 => state_write(0),
      I3 => state_write(2),
      O => BREADY_i_4_n_0
    );
BREADY_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => BREADY_i_1_n_0,
      Q => \^bready_reg_0\
    );
\CADDR[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(0),
      I1 => addr(0),
      I2 => \addrR_reg_n_0_\(0),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[0]_i_1_n_0\
    );
\CADDR[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(10),
      I1 => addr(10),
      I2 => \addrR_reg_n_0_\(10),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[10]_i_1_n_0\
    );
\CADDR[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(11),
      I1 => addr(11),
      I2 => \addrR_reg_n_0_\(11),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[11]_i_1_n_0\
    );
\CADDR[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(12),
      I1 => addr(12),
      I2 => \addrR_reg_n_0_\(12),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[12]_i_1_n_0\
    );
\CADDR[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(13),
      I1 => addr(13),
      I2 => \addrR_reg_n_0_\(13),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[13]_i_1_n_0\
    );
\CADDR[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(14),
      I1 => addr(14),
      I2 => \addrR_reg_n_0_\(14),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[14]_i_1_n_0\
    );
\CADDR[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(15),
      I1 => addr(15),
      I2 => \addrR_reg_n_0_\(15),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[15]_i_1_n_0\
    );
\CADDR[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(16),
      I1 => addr(16),
      I2 => \addrR_reg_n_0_\(16),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[16]_i_1_n_0\
    );
\CADDR[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(17),
      I1 => addr(17),
      I2 => \addrR_reg_n_0_\(17),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[17]_i_1_n_0\
    );
\CADDR[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(18),
      I1 => addr(18),
      I2 => \addrR_reg_n_0_\(18),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[18]_i_1_n_0\
    );
\CADDR[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(19),
      I1 => addr(19),
      I2 => \addrR_reg_n_0_\(19),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[19]_i_1_n_0\
    );
\CADDR[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(1),
      I1 => addr(1),
      I2 => \addrR_reg_n_0_\(1),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[1]_i_1_n_0\
    );
\CADDR[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(20),
      I1 => addr(20),
      I2 => \addrR_reg_n_0_\(20),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[20]_i_1_n_0\
    );
\CADDR[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(21),
      I1 => addr(21),
      I2 => \addrR_reg_n_0_\(21),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[21]_i_1_n_0\
    );
\CADDR[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(22),
      I1 => addr(22),
      I2 => \addrR_reg_n_0_\(22),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[22]_i_1_n_0\
    );
\CADDR[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(23),
      I1 => addr(23),
      I2 => \addrR_reg_n_0_\(23),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[23]_i_1_n_0\
    );
\CADDR[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(24),
      I1 => addr(24),
      I2 => \addrR_reg_n_0_\(24),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[24]_i_1_n_0\
    );
\CADDR[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(25),
      I1 => addr(25),
      I2 => \addrR_reg_n_0_\(25),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[25]_i_1_n_0\
    );
\CADDR[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(26),
      I1 => addr(26),
      I2 => \addrR_reg_n_0_\(26),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[26]_i_1_n_0\
    );
\CADDR[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(27),
      I1 => addr(27),
      I2 => \addrR_reg_n_0_\(27),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[27]_i_1_n_0\
    );
\CADDR[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(28),
      I1 => addr(28),
      I2 => \addrR_reg_n_0_\(28),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[28]_i_1_n_0\
    );
\CADDR[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(29),
      I1 => addr(29),
      I2 => \addrR_reg_n_0_\(29),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[29]_i_1_n_0\
    );
\CADDR[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(2),
      I1 => addr(2),
      I2 => \addrR_reg_n_0_\(2),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[2]_i_1_n_0\
    );
\CADDR[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(30),
      I1 => addr(30),
      I2 => \addrR_reg_n_0_\(30),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[30]_i_1_n_0\
    );
\CADDR[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFEAAEEAAFEAA"
    )
        port map (
      I0 => \CLENG_reg[11]_i_3_n_0\,
      I1 => state_cmd(2),
      I2 => write_done,
      I3 => state_cmd(1),
      I4 => state_cmd(0),
      I5 => read_done_reg_n_0,
      O => \CADDR[31]_i_1_n_0\
    );
\CADDR[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(31),
      I1 => addr(31),
      I2 => \addrR_reg_n_0_\(31),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[31]_i_2_n_0\
    );
\CADDR[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(3),
      I1 => addr(3),
      I2 => \addrR_reg_n_0_\(3),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[3]_i_1_n_0\
    );
\CADDR[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(4),
      I1 => addr(4),
      I2 => \addrR_reg_n_0_\(4),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[4]_i_1_n_0\
    );
\CADDR[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(5),
      I1 => addr(5),
      I2 => \addrR_reg_n_0_\(5),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[5]_i_1_n_0\
    );
\CADDR[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(6),
      I1 => addr(6),
      I2 => \addrR_reg_n_0_\(6),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[6]_i_1_n_0\
    );
\CADDR[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(7),
      I1 => addr(7),
      I2 => \addrR_reg_n_0_\(7),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[7]_i_1_n_0\
    );
\CADDR[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(8),
      I1 => addr(8),
      I2 => \addrR_reg_n_0_\(8),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[8]_i_1_n_0\
    );
\CADDR[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC00AA"
    )
        port map (
      I0 => cmd_rd_data(9),
      I1 => addr(9),
      I2 => \addrR_reg_n_0_\(9),
      I3 => state_cmd(2),
      I4 => state_cmd(1),
      I5 => state_cmd(0),
      O => \CADDR[9]_i_1_n_0\
    );
\CADDR_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[0]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(0)
    );
\CADDR_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[10]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(10)
    );
\CADDR_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[11]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(11)
    );
\CADDR_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[12]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(12)
    );
\CADDR_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[13]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(13)
    );
\CADDR_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[14]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(14)
    );
\CADDR_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[15]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(15)
    );
\CADDR_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[16]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(16)
    );
\CADDR_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[17]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(17)
    );
\CADDR_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[18]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(18)
    );
\CADDR_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[19]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(19)
    );
\CADDR_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[1]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(1)
    );
\CADDR_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[20]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(20)
    );
\CADDR_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[21]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(21)
    );
\CADDR_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[22]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(22)
    );
\CADDR_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[23]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(23)
    );
\CADDR_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[24]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(24)
    );
\CADDR_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[25]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(25)
    );
\CADDR_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[26]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(26)
    );
\CADDR_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[27]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(27)
    );
\CADDR_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[28]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(28)
    );
\CADDR_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[29]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(29)
    );
\CADDR_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[2]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(2)
    );
\CADDR_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[30]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(30)
    );
\CADDR_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[31]_i_2_n_0\,
      Q => \CADDR_reg_n_0_\(31)
    );
\CADDR_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[3]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(3)
    );
\CADDR_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[4]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(4)
    );
\CADDR_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[5]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(5)
    );
\CADDR_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[6]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(6)
    );
\CADDR_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[7]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(7)
    );
\CADDR_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[8]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(8)
    );
\CADDR_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CADDR[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CADDR[9]_i_1_n_0\,
      Q => \CADDR_reg_n_0_\(9)
    );
\CLENG[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \CLENG[7]_i_3_n_0\,
      I1 => \CLENG_reg_reg_n_0_\(0),
      I2 => state_cmd(0),
      I3 => CMD(0),
      O => \CLENG[0]_i_1_n_0\
    );
\CLENG[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \CLENG[7]_i_3_n_0\,
      I1 => \CLENG_reg_reg_n_0_\(1),
      I2 => state_cmd(0),
      I3 => CMD(1),
      O => \CLENG[1]_i_1_n_0\
    );
\CLENG[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \CLENG[7]_i_3_n_0\,
      I1 => \CLENG_reg_reg_n_0_\(2),
      I2 => state_cmd(0),
      I3 => CMD(2),
      O => \CLENG[2]_i_1_n_0\
    );
\CLENG[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \CLENG[7]_i_3_n_0\,
      I1 => \CLENG_reg_reg_n_0_\(3),
      I2 => state_cmd(0),
      I3 => CMD(3),
      O => \CLENG[3]_i_1_n_0\
    );
\CLENG[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \CLENG[7]_i_3_n_0\,
      I1 => \CLENG_reg_reg_n_0_\(4),
      I2 => state_cmd(0),
      I3 => CMD(4),
      O => \CLENG[4]_i_1_n_0\
    );
\CLENG[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \CLENG[7]_i_3_n_0\,
      I1 => \CLENG_reg_reg_n_0_\(5),
      I2 => state_cmd(0),
      I3 => CMD(5),
      O => \CLENG[5]_i_1_n_0\
    );
\CLENG[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \CLENG[7]_i_3_n_0\,
      I1 => \CLENG_reg_reg_n_0_\(6),
      I2 => state_cmd(0),
      I3 => CMD(6),
      O => \CLENG[6]_i_1_n_0\
    );
\CLENG[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00000800"
    )
        port map (
      I0 => cmd_rd_valid,
      I1 => \^cmd_rd_ready\,
      I2 => CMD(31),
      I3 => state_cmd(0),
      I4 => state_cmd(1),
      I5 => state_cmd(2),
      O => \CLENG[7]_i_1_n_0\
    );
\CLENG[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \CLENG[7]_i_3_n_0\,
      I1 => \CLENG_reg_reg_n_0_\(7),
      I2 => state_cmd(0),
      I3 => CMD(7),
      O => \CLENG[7]_i_2_n_0\
    );
\CLENG[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => CMD(11),
      I1 => CMD(10),
      I2 => CMD(9),
      I3 => CMD(8),
      I4 => state_cmd(0),
      I5 => \CLENG_reg[11]_i_5_n_0\,
      O => \CLENG[7]_i_3_n_0\
    );
CLENG_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CLENG_reg0_carry_n_0,
      CO(2) => CLENG_reg0_carry_n_1,
      CO(1) => CLENG_reg0_carry_n_2,
      CO(0) => CLENG_reg0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => \CLENG_reg_reg_n_0_\(10 downto 8),
      DI(0) => '0',
      O(3) => CLENG_reg0_carry_n_4,
      O(2) => CLENG_reg0_carry_n_5,
      O(1) => CLENG_reg0_carry_n_6,
      O(0) => CLENG_reg0_carry_n_7,
      S(3) => CLENG_reg0_carry_i_1_n_0,
      S(2) => CLENG_reg0_carry_i_2_n_0,
      S(1) => CLENG_reg0_carry_i_3_n_0,
      S(0) => \CLENG_reg_reg_n_0_\(7)
    );
\CLENG_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => CLENG_reg0_carry_n_0,
      CO(3 downto 0) => \NLW_CLENG_reg0_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_CLENG_reg0_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \CLENG_reg0_carry__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \CLENG_reg0_carry__0_i_1_n_0\
    );
\CLENG_reg0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CLENG_reg_reg_n_0_\(11),
      O => \CLENG_reg0_carry__0_i_1_n_0\
    );
CLENG_reg0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CLENG_reg_reg_n_0_\(10),
      O => CLENG_reg0_carry_i_1_n_0
    );
CLENG_reg0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CLENG_reg_reg_n_0_\(9),
      O => CLENG_reg0_carry_i_2_n_0
    );
CLENG_reg0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CLENG_reg_reg_n_0_\(8),
      O => CLENG_reg0_carry_i_3_n_0
    );
\CLENG_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CLENG[7]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CLENG[0]_i_1_n_0\,
      Q => CLENG(0)
    );
\CLENG_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CLENG_reg_reg_n_0_\(0),
      I1 => state_cmd(1),
      I2 => CMD(0),
      O => \CLENG_reg[0]_i_1_n_0\
    );
\CLENG_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CLENG_reg0_carry_n_4,
      I1 => state_cmd(1),
      I2 => CMD(10),
      O => \CLENG_reg[10]_i_1_n_0\
    );
\CLENG_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => \CLENG_reg[11]_i_3_n_0\,
      I1 => write_done,
      I2 => \CLENG_reg[11]_i_4_n_0\,
      I3 => \CLENG_reg[11]_i_5_n_0\,
      I4 => \CLENG_reg[11]_i_6_n_0\,
      I5 => read_done_reg_n_0,
      O => \CLENG_reg[11]_i_1_n_0\
    );
\CLENG_reg[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CLENG_reg0_carry__0_n_7\,
      I1 => state_cmd(1),
      I2 => CMD(11),
      O => \CLENG_reg[11]_i_2_n_0\
    );
\CLENG_reg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => state_cmd(2),
      I1 => state_cmd(1),
      I2 => state_cmd(0),
      I3 => CMD(31),
      I4 => \^cmd_rd_ready\,
      I5 => cmd_rd_valid,
      O => \CLENG_reg[11]_i_3_n_0\
    );
\CLENG_reg[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state_cmd(2),
      I1 => state_cmd(1),
      I2 => state_cmd(0),
      O => \CLENG_reg[11]_i_4_n_0\
    );
\CLENG_reg[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \CLENG_reg_reg_n_0_\(11),
      I1 => \CLENG_reg_reg_n_0_\(10),
      I2 => \CLENG_reg_reg_n_0_\(9),
      I3 => \CLENG_reg_reg_n_0_\(8),
      O => \CLENG_reg[11]_i_5_n_0\
    );
\CLENG_reg[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state_cmd(2),
      I1 => state_cmd(1),
      I2 => state_cmd(0),
      O => \CLENG_reg[11]_i_6_n_0\
    );
\CLENG_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CLENG[7]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CLENG[1]_i_1_n_0\,
      Q => CLENG(1)
    );
\CLENG_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CLENG_reg_reg_n_0_\(1),
      I1 => state_cmd(1),
      I2 => CMD(1),
      O => \CLENG_reg[1]_i_1_n_0\
    );
\CLENG_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CLENG[7]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CLENG[2]_i_1_n_0\,
      Q => CLENG(2)
    );
\CLENG_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CLENG_reg_reg_n_0_\(2),
      I1 => state_cmd(1),
      I2 => CMD(2),
      O => \CLENG_reg[2]_i_1_n_0\
    );
\CLENG_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CLENG[7]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CLENG[3]_i_1_n_0\,
      Q => CLENG(3)
    );
\CLENG_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CLENG_reg_reg_n_0_\(3),
      I1 => state_cmd(1),
      I2 => CMD(3),
      O => \CLENG_reg[3]_i_1_n_0\
    );
\CLENG_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CLENG[7]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CLENG[4]_i_1_n_0\,
      Q => CLENG(4)
    );
\CLENG_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CLENG_reg_reg_n_0_\(4),
      I1 => state_cmd(1),
      I2 => CMD(4),
      O => \CLENG_reg[4]_i_1_n_0\
    );
\CLENG_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CLENG[7]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CLENG[5]_i_1_n_0\,
      Q => CLENG(5)
    );
\CLENG_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CLENG_reg_reg_n_0_\(5),
      I1 => state_cmd(1),
      I2 => CMD(5),
      O => \CLENG_reg[5]_i_1_n_0\
    );
\CLENG_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CLENG[7]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CLENG[6]_i_1_n_0\,
      Q => CLENG(6)
    );
\CLENG_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CLENG_reg_reg_n_0_\(6),
      I1 => state_cmd(1),
      I2 => CMD(6),
      O => \CLENG_reg[6]_i_1_n_0\
    );
\CLENG_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CLENG[7]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CLENG[7]_i_2_n_0\,
      Q => CLENG(7)
    );
\CLENG_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CLENG_reg0_carry_n_7,
      I1 => state_cmd(1),
      I2 => CMD(7),
      O => \CLENG_reg[7]_i_1_n_0\
    );
\CLENG_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CLENG_reg0_carry_n_6,
      I1 => state_cmd(1),
      I2 => CMD(8),
      O => \CLENG_reg[8]_i_1_n_0\
    );
\CLENG_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CLENG_reg0_carry_n_5,
      I1 => state_cmd(1),
      I2 => CMD(9),
      O => \CLENG_reg[9]_i_1_n_0\
    );
\CLENG_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CLENG_reg[11]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CLENG_reg[0]_i_1_n_0\,
      Q => \CLENG_reg_reg_n_0_\(0)
    );
\CLENG_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CLENG_reg[11]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CLENG_reg[10]_i_1_n_0\,
      Q => \CLENG_reg_reg_n_0_\(10)
    );
\CLENG_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CLENG_reg[11]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CLENG_reg[11]_i_2_n_0\,
      Q => \CLENG_reg_reg_n_0_\(11)
    );
\CLENG_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CLENG_reg[11]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CLENG_reg[1]_i_1_n_0\,
      Q => \CLENG_reg_reg_n_0_\(1)
    );
\CLENG_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CLENG_reg[11]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CLENG_reg[2]_i_1_n_0\,
      Q => \CLENG_reg_reg_n_0_\(2)
    );
\CLENG_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CLENG_reg[11]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CLENG_reg[3]_i_1_n_0\,
      Q => \CLENG_reg_reg_n_0_\(3)
    );
\CLENG_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CLENG_reg[11]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CLENG_reg[4]_i_1_n_0\,
      Q => \CLENG_reg_reg_n_0_\(4)
    );
\CLENG_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CLENG_reg[11]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CLENG_reg[5]_i_1_n_0\,
      Q => \CLENG_reg_reg_n_0_\(5)
    );
\CLENG_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CLENG_reg[11]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CLENG_reg[6]_i_1_n_0\,
      Q => \CLENG_reg_reg_n_0_\(6)
    );
\CLENG_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CLENG_reg[11]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CLENG_reg[7]_i_1_n_0\,
      Q => \CLENG_reg_reg_n_0_\(7)
    );
\CLENG_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CLENG_reg[11]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CLENG_reg[8]_i_1_n_0\,
      Q => \CLENG_reg_reg_n_0_\(8)
    );
\CLENG_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \CLENG_reg[11]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \CLENG_reg[9]_i_1_n_0\,
      Q => \CLENG_reg_reg_n_0_\(9)
    );
\CMD[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(0),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(0),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[0]_i_1_n_0\
    );
\CMD[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(10),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(10),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[10]_i_1_n_0\
    );
\CMD[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(11),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(11),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[11]_i_1_n_0\
    );
\CMD[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(12),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(12),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[12]_i_1_n_0\
    );
\CMD[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(13),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(13),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[13]_i_1_n_0\
    );
\CMD[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(14),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(14),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[14]_i_1_n_0\
    );
\CMD[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(15),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(15),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[15]_i_1_n_0\
    );
\CMD[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \CMD[31]_i_2_n_0\,
      I1 => cmd_rd_data(16),
      I2 => \CMD[16]_i_2_n_0\,
      I3 => CMD(16),
      I4 => \CMD[17]_i_3_n_0\,
      O => \CMD[16]_i_1_n_0\
    );
\CMD[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \CLENG_reg_reg_n_0_\(11),
      I1 => \CLENG_reg_reg_n_0_\(10),
      I2 => \CLENG_reg_reg_n_0_\(9),
      I3 => \CLENG_reg_reg_n_0_\(8),
      I4 => write_done,
      I5 => \CLENG_reg[11]_i_4_n_0\,
      O => \CMD[16]_i_2_n_0\
    );
\CMD[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \CMD[31]_i_2_n_0\,
      I1 => cmd_rd_data(17),
      I2 => \CMD[17]_i_2_n_0\,
      I3 => CMD(17),
      I4 => \CMD[17]_i_3_n_0\,
      O => \CMD[17]_i_1_n_0\
    );
\CMD[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \CLENG_reg_reg_n_0_\(11),
      I1 => \CLENG_reg_reg_n_0_\(10),
      I2 => \CLENG_reg_reg_n_0_\(9),
      I3 => \CLENG_reg_reg_n_0_\(8),
      I4 => read_done_reg_n_0,
      I5 => \CLENG_reg[11]_i_6_n_0\,
      O => \CMD[17]_i_2_n_0\
    );
\CMD[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5E"
    )
        port map (
      I0 => state_cmd(2),
      I1 => state_cmd(0),
      I2 => state_cmd(1),
      O => \CMD[17]_i_3_n_0\
    );
\CMD[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(18),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(18),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[18]_i_1_n_0\
    );
\CMD[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(19),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(19),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[19]_i_1_n_0\
    );
\CMD[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(1),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(1),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[1]_i_1_n_0\
    );
\CMD[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(20),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(20),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[20]_i_1_n_0\
    );
\CMD[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(21),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(21),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[21]_i_1_n_0\
    );
\CMD[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(22),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(22),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[22]_i_1_n_0\
    );
\CMD[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(23),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(23),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[23]_i_1_n_0\
    );
\CMD[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(24),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(24),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[24]_i_1_n_0\
    );
\CMD[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(25),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(25),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[25]_i_1_n_0\
    );
\CMD[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(26),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(26),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[26]_i_1_n_0\
    );
\CMD[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(27),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(27),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[27]_i_1_n_0\
    );
\CMD[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(28),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(28),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[28]_i_1_n_0\
    );
\CMD[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(29),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(29),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[29]_i_1_n_0\
    );
\CMD[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(2),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(2),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[2]_i_1_n_0\
    );
\CMD[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(30),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(30),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[30]_i_1_n_0\
    );
\CMD[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(31),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(31),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[31]_i_1_n_0\
    );
\CMD[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => state_cmd(2),
      I1 => \CMD1__2\,
      I2 => state_cmd(1),
      I3 => state_cmd(0),
      O => \CMD[31]_i_2_n_0\
    );
\CMD[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(3),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(3),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[3]_i_1_n_0\
    );
\CMD[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(4),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(4),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[4]_i_1_n_0\
    );
\CMD[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(5),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(5),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[5]_i_1_n_0\
    );
\CMD[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(6),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(6),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[6]_i_1_n_0\
    );
\CMD[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(7),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(7),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[7]_i_1_n_0\
    );
\CMD[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(8),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(8),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[8]_i_1_n_0\
    );
\CMD[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22A822A822A8"
    )
        port map (
      I0 => CMD(9),
      I1 => state_cmd(2),
      I2 => state_cmd(0),
      I3 => state_cmd(1),
      I4 => cmd_rd_data(9),
      I5 => \CMD[31]_i_2_n_0\,
      O => \CMD[9]_i_1_n_0\
    );
\CMD_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[0]_i_1_n_0\,
      Q => CMD(0)
    );
\CMD_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[10]_i_1_n_0\,
      Q => CMD(10)
    );
\CMD_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[11]_i_1_n_0\,
      Q => CMD(11)
    );
\CMD_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[12]_i_1_n_0\,
      Q => CMD(12)
    );
\CMD_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[13]_i_1_n_0\,
      Q => CMD(13)
    );
\CMD_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[14]_i_1_n_0\,
      Q => CMD(14)
    );
\CMD_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[15]_i_1_n_0\,
      Q => CMD(15)
    );
\CMD_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[16]_i_1_n_0\,
      Q => CMD(16)
    );
\CMD_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[17]_i_1_n_0\,
      Q => CMD(17)
    );
\CMD_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[18]_i_1_n_0\,
      Q => CMD(18)
    );
\CMD_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[19]_i_1_n_0\,
      Q => CMD(19)
    );
\CMD_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[1]_i_1_n_0\,
      Q => CMD(1)
    );
\CMD_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[20]_i_1_n_0\,
      Q => CMD(20)
    );
\CMD_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[21]_i_1_n_0\,
      Q => CMD(21)
    );
\CMD_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[22]_i_1_n_0\,
      Q => CMD(22)
    );
\CMD_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[23]_i_1_n_0\,
      Q => CMD(23)
    );
\CMD_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[24]_i_1_n_0\,
      Q => CMD(24)
    );
\CMD_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[25]_i_1_n_0\,
      Q => CMD(25)
    );
\CMD_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[26]_i_1_n_0\,
      Q => CMD(26)
    );
\CMD_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[27]_i_1_n_0\,
      Q => CMD(27)
    );
\CMD_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[28]_i_1_n_0\,
      Q => CMD(28)
    );
\CMD_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[29]_i_1_n_0\,
      Q => CMD(29)
    );
\CMD_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[2]_i_1_n_0\,
      Q => CMD(2)
    );
\CMD_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[30]_i_1_n_0\,
      Q => CMD(30)
    );
\CMD_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[31]_i_1_n_0\,
      Q => CMD(31)
    );
\CMD_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[3]_i_1_n_0\,
      Q => CMD(3)
    );
\CMD_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[4]_i_1_n_0\,
      Q => CMD(4)
    );
\CMD_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[5]_i_1_n_0\,
      Q => CMD(5)
    );
\CMD_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[6]_i_1_n_0\,
      Q => CMD(6)
    );
\CMD_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[7]_i_1_n_0\,
      Q => CMD(7)
    );
\CMD_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[8]_i_1_n_0\,
      Q => CMD(8)
    );
\CMD_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \CMD[9]_i_1_n_0\,
      Q => CMD(9)
    );
\GPOUT[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => CMD(31),
      I1 => CMD(30),
      I2 => state_cmd(2),
      I3 => state_cmd(1),
      I4 => state_cmd(0),
      O => \GPOUT[15]_i_1_n_0\
    );
\GPOUT_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \GPOUT[15]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => CMD(0),
      Q => GPOUT(0)
    );
\GPOUT_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \GPOUT[15]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => CMD(10),
      Q => GPOUT(10)
    );
\GPOUT_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \GPOUT[15]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => CMD(11),
      Q => GPOUT(11)
    );
\GPOUT_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \GPOUT[15]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => CMD(12),
      Q => GPOUT(12)
    );
\GPOUT_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \GPOUT[15]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => CMD(13),
      Q => GPOUT(13)
    );
\GPOUT_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \GPOUT[15]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => CMD(14),
      Q => GPOUT(14)
    );
\GPOUT_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \GPOUT[15]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => CMD(15),
      Q => GPOUT(15)
    );
\GPOUT_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \GPOUT[15]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => CMD(1),
      Q => GPOUT(1)
    );
\GPOUT_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \GPOUT[15]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => CMD(2),
      Q => GPOUT(2)
    );
\GPOUT_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \GPOUT[15]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => CMD(3),
      Q => GPOUT(3)
    );
\GPOUT_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \GPOUT[15]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => CMD(4),
      Q => GPOUT(4)
    );
\GPOUT_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \GPOUT[15]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => CMD(5),
      Q => GPOUT(5)
    );
\GPOUT_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \GPOUT[15]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => CMD(6),
      Q => GPOUT(6)
    );
\GPOUT_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \GPOUT[15]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => CMD(7),
      Q => GPOUT(7)
    );
\GPOUT_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \GPOUT[15]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => CMD(8),
      Q => GPOUT(8)
    );
\GPOUT_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \GPOUT[15]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => CMD(9),
      Q => GPOUT(9)
    );
\addrR[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888F8"
    )
        port map (
      I0 => \addrR_reg[3]_i_2_n_7\,
      I1 => \addrR[31]_i_6_n_0\,
      I2 => \CADDR_reg_n_0_\(0),
      I3 => state_read(2),
      I4 => state_read(1),
      O => \addrR[0]_i_1_n_0\
    );
\addrR[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(10),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__0_n_4\,
      I4 => \addrR_reg[11]_i_2_n_5\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[10]_i_1_n_0\
    );
\addrR[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(11),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__1_n_7\,
      I4 => \addrR_reg[11]_i_2_n_4\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[11]_i_1_n_0\
    );
\addrR[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(12),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__1_n_6\,
      I4 => \addrR_reg[15]_i_2_n_7\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[12]_i_1_n_0\
    );
\addrR[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(13),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__1_n_5\,
      I4 => \addrR_reg[15]_i_2_n_6\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[13]_i_1_n_0\
    );
\addrR[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(14),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__1_n_4\,
      I4 => \addrR_reg[15]_i_2_n_5\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[14]_i_1_n_0\
    );
\addrR[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(15),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__2_n_7\,
      I4 => \addrR_reg[15]_i_2_n_4\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[15]_i_1_n_0\
    );
\addrR[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(16),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__2_n_6\,
      I4 => \addrR_reg[19]_i_2_n_7\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[16]_i_1_n_0\
    );
\addrR[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(17),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__2_n_5\,
      I4 => \addrR_reg[19]_i_2_n_6\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[17]_i_1_n_0\
    );
\addrR[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(18),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__2_n_4\,
      I4 => \addrR_reg[19]_i_2_n_5\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[18]_i_1_n_0\
    );
\addrR[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(19),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__3_n_7\,
      I4 => \addrR_reg[19]_i_2_n_4\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[19]_i_1_n_0\
    );
\addrR[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888F8"
    )
        port map (
      I0 => \addrR_reg[3]_i_2_n_6\,
      I1 => \addrR[31]_i_6_n_0\,
      I2 => \CADDR_reg_n_0_\(1),
      I3 => state_read(2),
      I4 => state_read(1),
      O => \addrR[1]_i_1_n_0\
    );
\addrR[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(20),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__3_n_6\,
      I4 => \addrR_reg[23]_i_2_n_7\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[20]_i_1_n_0\
    );
\addrR[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(21),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__3_n_5\,
      I4 => \addrR_reg[23]_i_2_n_6\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[21]_i_1_n_0\
    );
\addrR[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(22),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__3_n_4\,
      I4 => \addrR_reg[23]_i_2_n_5\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[22]_i_1_n_0\
    );
\addrR[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(23),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__4_n_7\,
      I4 => \addrR_reg[23]_i_2_n_4\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[23]_i_1_n_0\
    );
\addrR[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(24),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__4_n_6\,
      I4 => \addrR_reg[27]_i_2_n_7\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[24]_i_1_n_0\
    );
\addrR[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(25),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__4_n_5\,
      I4 => \addrR_reg[27]_i_2_n_6\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[25]_i_1_n_0\
    );
\addrR[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(26),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__4_n_4\,
      I4 => \addrR_reg[27]_i_2_n_5\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[26]_i_1_n_0\
    );
\addrR[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(27),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__5_n_7\,
      I4 => \addrR_reg[27]_i_2_n_4\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[27]_i_1_n_0\
    );
\addrR[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(28),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__5_n_6\,
      I4 => \addrR_reg[31]_i_5_n_7\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[28]_i_1_n_0\
    );
\addrR[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(29),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__5_n_5\,
      I4 => \addrR_reg[31]_i_5_n_6\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[29]_i_1_n_0\
    );
\addrR[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(2),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \addrR_reg_n_0_\(2),
      I4 => \addrR_reg[3]_i_2_n_5\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[2]_i_1_n_0\
    );
\addrR[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(30),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__5_n_4\,
      I4 => \addrR_reg[31]_i_5_n_5\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[30]_i_1_n_0\
    );
\addrR[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(31),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__6_n_7\,
      I4 => \addrR_reg[31]_i_5_n_4\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[31]_i_2_n_0\
    );
\addrR[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_read(2),
      I1 => state_read(1),
      O => \addrR[31]_i_3_n_0\
    );
\addrR[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => state_read(2),
      I1 => state_read(1),
      I2 => CMD(26),
      I3 => CMD(27),
      O => \addrR[31]_i_4_n_0\
    );
\addrR[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => state_read(2),
      I1 => state_read(1),
      I2 => CMD(26),
      I3 => CMD(27),
      O => \addrR[31]_i_6_n_0\
    );
\addrR[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(3),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => get_next_addr_rd0_carry_n_7,
      I4 => \addrR_reg[3]_i_2_n_4\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[3]_i_1_n_0\
    );
\addrR[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \addrR_reg_n_0_\(3),
      I1 => CMD(27),
      I2 => CMD(25),
      I3 => CMD(26),
      O => \addrR[3]_i_3_n_0\
    );
\addrR[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \addrR_reg_n_0_\(2),
      I1 => CMD(27),
      I2 => CMD(26),
      I3 => CMD(25),
      O => \addrR[3]_i_4_n_0\
    );
\addrR[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \addrR_reg_n_0_\(1),
      I1 => CMD(26),
      I2 => CMD(25),
      I3 => CMD(27),
      O => \addrR[3]_i_5_n_0\
    );
\addrR[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \addrR_reg_n_0_\(0),
      I1 => CMD(25),
      I2 => CMD(26),
      I3 => CMD(27),
      O => \addrR[3]_i_6_n_0\
    );
\addrR[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(4),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => get_next_addr_rd0_carry_n_6,
      I4 => \addrR_reg[7]_i_2_n_7\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[4]_i_1_n_0\
    );
\addrR[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(5),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => get_next_addr_rd0_carry_n_5,
      I4 => \addrR_reg[7]_i_2_n_6\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[5]_i_1_n_0\
    );
\addrR[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(6),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => get_next_addr_rd0_carry_n_4,
      I4 => \addrR_reg[7]_i_2_n_5\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[6]_i_1_n_0\
    );
\addrR[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(7),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__0_n_7\,
      I4 => \addrR_reg[7]_i_2_n_4\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[7]_i_1_n_0\
    );
\addrR[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \addrR_reg_n_0_\(7),
      I1 => CMD(25),
      I2 => CMD(26),
      I3 => CMD(27),
      O => \addrR[7]_i_3_n_0\
    );
\addrR[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => \addrR_reg_n_0_\(6),
      I1 => CMD(27),
      I2 => CMD(26),
      I3 => CMD(25),
      O => \addrR[7]_i_4_n_0\
    );
\addrR[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \addrR_reg_n_0_\(5),
      I1 => CMD(26),
      I2 => CMD(25),
      I3 => CMD(27),
      O => \addrR[7]_i_5_n_0\
    );
\addrR[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \addrR_reg_n_0_\(4),
      I1 => CMD(25),
      I2 => CMD(27),
      I3 => CMD(26),
      O => \addrR[7]_i_6_n_0\
    );
\addrR[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(8),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__0_n_6\,
      I4 => \addrR_reg[11]_i_2_n_7\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[8]_i_1_n_0\
    );
\addrR[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addrR[31]_i_3_n_0\,
      I1 => \CADDR_reg_n_0_\(9),
      I2 => \addrR[31]_i_4_n_0\,
      I3 => \get_next_addr_rd0_carry__0_n_5\,
      I4 => \addrR_reg[11]_i_2_n_6\,
      I5 => \addrR[31]_i_6_n_0\,
      O => \addrR[9]_i_1_n_0\
    );
\addrR_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[0]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(0)
    );
\addrR_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[10]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(10)
    );
\addrR_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[11]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(11)
    );
\addrR_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addrR_reg[7]_i_2_n_0\,
      CO(3) => \addrR_reg[11]_i_2_n_0\,
      CO(2) => \addrR_reg[11]_i_2_n_1\,
      CO(1) => \addrR_reg[11]_i_2_n_2\,
      CO(0) => \addrR_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addrR_reg[11]_i_2_n_4\,
      O(2) => \addrR_reg[11]_i_2_n_5\,
      O(1) => \addrR_reg[11]_i_2_n_6\,
      O(0) => \addrR_reg[11]_i_2_n_7\,
      S(3 downto 0) => \addrR_reg_n_0_\(11 downto 8)
    );
\addrR_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[12]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(12)
    );
\addrR_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[13]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(13)
    );
\addrR_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[14]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(14)
    );
\addrR_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[15]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(15)
    );
\addrR_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addrR_reg[11]_i_2_n_0\,
      CO(3) => \addrR_reg[15]_i_2_n_0\,
      CO(2) => \addrR_reg[15]_i_2_n_1\,
      CO(1) => \addrR_reg[15]_i_2_n_2\,
      CO(0) => \addrR_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addrR_reg[15]_i_2_n_4\,
      O(2) => \addrR_reg[15]_i_2_n_5\,
      O(1) => \addrR_reg[15]_i_2_n_6\,
      O(0) => \addrR_reg[15]_i_2_n_7\,
      S(3 downto 0) => \addrR_reg_n_0_\(15 downto 12)
    );
\addrR_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[16]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(16)
    );
\addrR_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[17]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(17)
    );
\addrR_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[18]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(18)
    );
\addrR_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[19]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(19)
    );
\addrR_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addrR_reg[15]_i_2_n_0\,
      CO(3) => \addrR_reg[19]_i_2_n_0\,
      CO(2) => \addrR_reg[19]_i_2_n_1\,
      CO(1) => \addrR_reg[19]_i_2_n_2\,
      CO(0) => \addrR_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addrR_reg[19]_i_2_n_4\,
      O(2) => \addrR_reg[19]_i_2_n_5\,
      O(1) => \addrR_reg[19]_i_2_n_6\,
      O(0) => \addrR_reg[19]_i_2_n_7\,
      S(3 downto 0) => \addrR_reg_n_0_\(19 downto 16)
    );
\addrR_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[1]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(1)
    );
\addrR_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[20]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(20)
    );
\addrR_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[21]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(21)
    );
\addrR_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[22]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(22)
    );
\addrR_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[23]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(23)
    );
\addrR_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addrR_reg[19]_i_2_n_0\,
      CO(3) => \addrR_reg[23]_i_2_n_0\,
      CO(2) => \addrR_reg[23]_i_2_n_1\,
      CO(1) => \addrR_reg[23]_i_2_n_2\,
      CO(0) => \addrR_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addrR_reg[23]_i_2_n_4\,
      O(2) => \addrR_reg[23]_i_2_n_5\,
      O(1) => \addrR_reg[23]_i_2_n_6\,
      O(0) => \addrR_reg[23]_i_2_n_7\,
      S(3 downto 0) => \addrR_reg_n_0_\(23 downto 20)
    );
\addrR_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[24]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(24)
    );
\addrR_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[25]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(25)
    );
\addrR_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[26]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(26)
    );
\addrR_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[27]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(27)
    );
\addrR_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addrR_reg[23]_i_2_n_0\,
      CO(3) => \addrR_reg[27]_i_2_n_0\,
      CO(2) => \addrR_reg[27]_i_2_n_1\,
      CO(1) => \addrR_reg[27]_i_2_n_2\,
      CO(0) => \addrR_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addrR_reg[27]_i_2_n_4\,
      O(2) => \addrR_reg[27]_i_2_n_5\,
      O(1) => \addrR_reg[27]_i_2_n_6\,
      O(0) => \addrR_reg[27]_i_2_n_7\,
      S(3 downto 0) => \addrR_reg_n_0_\(27 downto 24)
    );
\addrR_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[28]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(28)
    );
\addrR_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[29]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(29)
    );
\addrR_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[2]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(2)
    );
\addrR_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[30]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(30)
    );
\addrR_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[31]_i_2_n_0\,
      Q => \addrR_reg_n_0_\(31)
    );
\addrR_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addrR_reg[27]_i_2_n_0\,
      CO(3) => \NLW_addrR_reg[31]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \addrR_reg[31]_i_5_n_1\,
      CO(1) => \addrR_reg[31]_i_5_n_2\,
      CO(0) => \addrR_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addrR_reg[31]_i_5_n_4\,
      O(2) => \addrR_reg[31]_i_5_n_5\,
      O(1) => \addrR_reg[31]_i_5_n_6\,
      O(0) => \addrR_reg[31]_i_5_n_7\,
      S(3 downto 0) => \addrR_reg_n_0_\(31 downto 28)
    );
\addrR_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[3]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(3)
    );
\addrR_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addrR_reg[3]_i_2_n_0\,
      CO(2) => \addrR_reg[3]_i_2_n_1\,
      CO(1) => \addrR_reg[3]_i_2_n_2\,
      CO(0) => \addrR_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \addrR_reg_n_0_\(3 downto 0),
      O(3) => \addrR_reg[3]_i_2_n_4\,
      O(2) => \addrR_reg[3]_i_2_n_5\,
      O(1) => \addrR_reg[3]_i_2_n_6\,
      O(0) => \addrR_reg[3]_i_2_n_7\,
      S(3) => \addrR[3]_i_3_n_0\,
      S(2) => \addrR[3]_i_4_n_0\,
      S(1) => \addrR[3]_i_5_n_0\,
      S(0) => \addrR[3]_i_6_n_0\
    );
\addrR_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[4]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(4)
    );
\addrR_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[5]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(5)
    );
\addrR_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[6]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(6)
    );
\addrR_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[7]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(7)
    );
\addrR_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addrR_reg[3]_i_2_n_0\,
      CO(3) => \addrR_reg[7]_i_2_n_0\,
      CO(2) => \addrR_reg[7]_i_2_n_1\,
      CO(1) => \addrR_reg[7]_i_2_n_2\,
      CO(0) => \addrR_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \addrR_reg_n_0_\(7 downto 4),
      O(3) => \addrR_reg[7]_i_2_n_4\,
      O(2) => \addrR_reg[7]_i_2_n_5\,
      O(1) => \addrR_reg[7]_i_2_n_6\,
      O(0) => \addrR_reg[7]_i_2_n_7\,
      S(3) => \addrR[7]_i_3_n_0\,
      S(2) => \addrR[7]_i_4_n_0\,
      S(1) => \addrR[7]_i_5_n_0\,
      S(0) => \addrR[7]_i_6_n_0\
    );
\addrR_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[8]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(8)
    );
\addrR_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_1,
      CLR => u_u2f_fifo_n_3,
      D => \addrR[9]_i_1_n_0\,
      Q => \addrR_reg_n_0_\(9)
    );
\addrW[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \addrW_reg[3]_i_2_n_7\,
      I1 => \addrW[31]_i_5_n_0\,
      I2 => state_write(1),
      I3 => \CADDR_reg_n_0_\(0),
      O => \addrW[0]_i_1_n_0\
    );
\addrW[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(10),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__0_n_4\,
      I4 => \addrW_reg[11]_i_2_n_5\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[10]_i_1_n_0\
    );
\addrW[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(11),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__1_n_7\,
      I4 => \addrW_reg[11]_i_2_n_4\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[11]_i_1_n_0\
    );
\addrW[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(12),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__1_n_6\,
      I4 => \addrW_reg[15]_i_2_n_7\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[12]_i_1_n_0\
    );
\addrW[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(13),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__1_n_5\,
      I4 => \addrW_reg[15]_i_2_n_6\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[13]_i_1_n_0\
    );
\addrW[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(14),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__1_n_4\,
      I4 => \addrW_reg[15]_i_2_n_5\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[14]_i_1_n_0\
    );
\addrW[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(15),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__2_n_7\,
      I4 => \addrW_reg[15]_i_2_n_4\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[15]_i_1_n_0\
    );
\addrW[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(16),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__2_n_6\,
      I4 => \addrW_reg[19]_i_2_n_7\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[16]_i_1_n_0\
    );
\addrW[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(17),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__2_n_5\,
      I4 => \addrW_reg[19]_i_2_n_6\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[17]_i_1_n_0\
    );
\addrW[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(18),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__2_n_4\,
      I4 => \addrW_reg[19]_i_2_n_5\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[18]_i_1_n_0\
    );
\addrW[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(19),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__3_n_7\,
      I4 => \addrW_reg[19]_i_2_n_4\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[19]_i_1_n_0\
    );
\addrW[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \addrW_reg[3]_i_2_n_6\,
      I1 => \addrW[31]_i_5_n_0\,
      I2 => state_write(1),
      I3 => \CADDR_reg_n_0_\(1),
      O => \addrW[1]_i_1_n_0\
    );
\addrW[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(20),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__3_n_6\,
      I4 => \addrW_reg[23]_i_2_n_7\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[20]_i_1_n_0\
    );
\addrW[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(21),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__3_n_5\,
      I4 => \addrW_reg[23]_i_2_n_6\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[21]_i_1_n_0\
    );
\addrW[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(22),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__3_n_4\,
      I4 => \addrW_reg[23]_i_2_n_5\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[22]_i_1_n_0\
    );
\addrW[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(23),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__4_n_7\,
      I4 => \addrW_reg[23]_i_2_n_4\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[23]_i_1_n_0\
    );
\addrW[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(24),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__4_n_6\,
      I4 => \addrW_reg[27]_i_2_n_7\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[24]_i_1_n_0\
    );
\addrW[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(25),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__4_n_5\,
      I4 => \addrW_reg[27]_i_2_n_6\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[25]_i_1_n_0\
    );
\addrW[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(26),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__4_n_4\,
      I4 => \addrW_reg[27]_i_2_n_5\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[26]_i_1_n_0\
    );
\addrW[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(27),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__5_n_7\,
      I4 => \addrW_reg[27]_i_2_n_4\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[27]_i_1_n_0\
    );
\addrW[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(28),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__5_n_6\,
      I4 => \addrW_reg[31]_i_4_n_7\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[28]_i_1_n_0\
    );
\addrW[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(29),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__5_n_5\,
      I4 => \addrW_reg[31]_i_4_n_6\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[29]_i_1_n_0\
    );
\addrW[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22F222F222F2"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(2),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => addr(2),
      I4 => \addrW_reg[3]_i_2_n_5\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[2]_i_1_n_0\
    );
\addrW[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(30),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__5_n_4\,
      I4 => \addrW_reg[31]_i_4_n_5\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[30]_i_1_n_0\
    );
\addrW[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000000"
    )
        port map (
      I0 => state_write(1),
      I1 => state_write(0),
      I2 => CMD(24),
      I3 => CMD(23),
      I4 => \BREADY1__0\,
      I5 => \AWID[3]_i_1_n_0\,
      O => \addrW[31]_i_1_n_0\
    );
\addrW[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(31),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__6_n_7\,
      I4 => \addrW_reg[31]_i_4_n_4\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[31]_i_2_n_0\
    );
\addrW[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => state_write(2),
      I1 => state_write(1),
      I2 => CMD(26),
      I3 => CMD(27),
      O => \addrW[31]_i_3_n_0\
    );
\addrW[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => state_write(2),
      I1 => state_write(1),
      I2 => CMD(26),
      I3 => CMD(27),
      O => \addrW[31]_i_5_n_0\
    );
\addrW[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(3),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => get_next_addr_wr0_carry_n_7,
      I4 => \addrW_reg[3]_i_2_n_4\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[3]_i_1_n_0\
    );
\addrW[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => addr(3),
      I1 => CMD(27),
      I2 => CMD(25),
      I3 => CMD(26),
      O => \addrW[3]_i_3_n_0\
    );
\addrW[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => addr(2),
      I1 => CMD(27),
      I2 => CMD(26),
      I3 => CMD(25),
      O => \addrW[3]_i_4_n_0\
    );
\addrW[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => addr(1),
      I1 => CMD(26),
      I2 => CMD(25),
      I3 => CMD(27),
      O => \addrW[3]_i_5_n_0\
    );
\addrW[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => addr(0),
      I1 => CMD(25),
      I2 => CMD(26),
      I3 => CMD(27),
      O => \addrW[3]_i_6_n_0\
    );
\addrW[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(4),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => get_next_addr_wr0_carry_n_6,
      I4 => \addrW_reg[7]_i_2_n_7\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[4]_i_1_n_0\
    );
\addrW[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(5),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => get_next_addr_wr0_carry_n_5,
      I4 => \addrW_reg[7]_i_2_n_6\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[5]_i_1_n_0\
    );
\addrW[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(6),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => get_next_addr_wr0_carry_n_4,
      I4 => \addrW_reg[7]_i_2_n_5\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[6]_i_1_n_0\
    );
\addrW[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(7),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__0_n_7\,
      I4 => \addrW_reg[7]_i_2_n_4\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[7]_i_1_n_0\
    );
\addrW[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => addr(7),
      I1 => CMD(25),
      I2 => CMD(26),
      I3 => CMD(27),
      O => \addrW[7]_i_3_n_0\
    );
\addrW[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => addr(6),
      I1 => CMD(27),
      I2 => CMD(26),
      I3 => CMD(25),
      O => \addrW[7]_i_4_n_0\
    );
\addrW[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => addr(5),
      I1 => CMD(26),
      I2 => CMD(25),
      I3 => CMD(27),
      O => \addrW[7]_i_5_n_0\
    );
\addrW[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => addr(4),
      I1 => CMD(25),
      I2 => CMD(27),
      I3 => CMD(26),
      O => \addrW[7]_i_6_n_0\
    );
\addrW[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(8),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__0_n_6\,
      I4 => \addrW_reg[11]_i_2_n_7\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[8]_i_1_n_0\
    );
\addrW[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \CADDR_reg_n_0_\(9),
      I1 => state_write(1),
      I2 => \addrW[31]_i_3_n_0\,
      I3 => \get_next_addr_wr0_carry__0_n_5\,
      I4 => \addrW_reg[11]_i_2_n_6\,
      I5 => \addrW[31]_i_5_n_0\,
      O => \addrW[9]_i_1_n_0\
    );
\addrW_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[0]_i_1_n_0\,
      Q => addr(0)
    );
\addrW_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[10]_i_1_n_0\,
      Q => addr(10)
    );
\addrW_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[11]_i_1_n_0\,
      Q => addr(11)
    );
\addrW_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addrW_reg[7]_i_2_n_0\,
      CO(3) => \addrW_reg[11]_i_2_n_0\,
      CO(2) => \addrW_reg[11]_i_2_n_1\,
      CO(1) => \addrW_reg[11]_i_2_n_2\,
      CO(0) => \addrW_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addrW_reg[11]_i_2_n_4\,
      O(2) => \addrW_reg[11]_i_2_n_5\,
      O(1) => \addrW_reg[11]_i_2_n_6\,
      O(0) => \addrW_reg[11]_i_2_n_7\,
      S(3 downto 0) => addr(11 downto 8)
    );
\addrW_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[12]_i_1_n_0\,
      Q => addr(12)
    );
\addrW_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[13]_i_1_n_0\,
      Q => addr(13)
    );
\addrW_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[14]_i_1_n_0\,
      Q => addr(14)
    );
\addrW_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[15]_i_1_n_0\,
      Q => addr(15)
    );
\addrW_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addrW_reg[11]_i_2_n_0\,
      CO(3) => \addrW_reg[15]_i_2_n_0\,
      CO(2) => \addrW_reg[15]_i_2_n_1\,
      CO(1) => \addrW_reg[15]_i_2_n_2\,
      CO(0) => \addrW_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addrW_reg[15]_i_2_n_4\,
      O(2) => \addrW_reg[15]_i_2_n_5\,
      O(1) => \addrW_reg[15]_i_2_n_6\,
      O(0) => \addrW_reg[15]_i_2_n_7\,
      S(3 downto 0) => addr(15 downto 12)
    );
\addrW_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[16]_i_1_n_0\,
      Q => addr(16)
    );
\addrW_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[17]_i_1_n_0\,
      Q => addr(17)
    );
\addrW_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[18]_i_1_n_0\,
      Q => addr(18)
    );
\addrW_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[19]_i_1_n_0\,
      Q => addr(19)
    );
\addrW_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addrW_reg[15]_i_2_n_0\,
      CO(3) => \addrW_reg[19]_i_2_n_0\,
      CO(2) => \addrW_reg[19]_i_2_n_1\,
      CO(1) => \addrW_reg[19]_i_2_n_2\,
      CO(0) => \addrW_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addrW_reg[19]_i_2_n_4\,
      O(2) => \addrW_reg[19]_i_2_n_5\,
      O(1) => \addrW_reg[19]_i_2_n_6\,
      O(0) => \addrW_reg[19]_i_2_n_7\,
      S(3 downto 0) => addr(19 downto 16)
    );
\addrW_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[1]_i_1_n_0\,
      Q => addr(1)
    );
\addrW_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[20]_i_1_n_0\,
      Q => addr(20)
    );
\addrW_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[21]_i_1_n_0\,
      Q => addr(21)
    );
\addrW_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[22]_i_1_n_0\,
      Q => addr(22)
    );
\addrW_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[23]_i_1_n_0\,
      Q => addr(23)
    );
\addrW_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addrW_reg[19]_i_2_n_0\,
      CO(3) => \addrW_reg[23]_i_2_n_0\,
      CO(2) => \addrW_reg[23]_i_2_n_1\,
      CO(1) => \addrW_reg[23]_i_2_n_2\,
      CO(0) => \addrW_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addrW_reg[23]_i_2_n_4\,
      O(2) => \addrW_reg[23]_i_2_n_5\,
      O(1) => \addrW_reg[23]_i_2_n_6\,
      O(0) => \addrW_reg[23]_i_2_n_7\,
      S(3 downto 0) => addr(23 downto 20)
    );
\addrW_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[24]_i_1_n_0\,
      Q => addr(24)
    );
\addrW_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[25]_i_1_n_0\,
      Q => addr(25)
    );
\addrW_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[26]_i_1_n_0\,
      Q => addr(26)
    );
\addrW_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[27]_i_1_n_0\,
      Q => addr(27)
    );
\addrW_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addrW_reg[23]_i_2_n_0\,
      CO(3) => \addrW_reg[27]_i_2_n_0\,
      CO(2) => \addrW_reg[27]_i_2_n_1\,
      CO(1) => \addrW_reg[27]_i_2_n_2\,
      CO(0) => \addrW_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addrW_reg[27]_i_2_n_4\,
      O(2) => \addrW_reg[27]_i_2_n_5\,
      O(1) => \addrW_reg[27]_i_2_n_6\,
      O(0) => \addrW_reg[27]_i_2_n_7\,
      S(3 downto 0) => addr(27 downto 24)
    );
\addrW_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[28]_i_1_n_0\,
      Q => addr(28)
    );
\addrW_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[29]_i_1_n_0\,
      Q => addr(29)
    );
\addrW_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[2]_i_1_n_0\,
      Q => addr(2)
    );
\addrW_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[30]_i_1_n_0\,
      Q => addr(30)
    );
\addrW_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[31]_i_2_n_0\,
      Q => addr(31)
    );
\addrW_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addrW_reg[27]_i_2_n_0\,
      CO(3) => \NLW_addrW_reg[31]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \addrW_reg[31]_i_4_n_1\,
      CO(1) => \addrW_reg[31]_i_4_n_2\,
      CO(0) => \addrW_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addrW_reg[31]_i_4_n_4\,
      O(2) => \addrW_reg[31]_i_4_n_5\,
      O(1) => \addrW_reg[31]_i_4_n_6\,
      O(0) => \addrW_reg[31]_i_4_n_7\,
      S(3 downto 0) => addr(31 downto 28)
    );
\addrW_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[3]_i_1_n_0\,
      Q => addr(3)
    );
\addrW_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addrW_reg[3]_i_2_n_0\,
      CO(2) => \addrW_reg[3]_i_2_n_1\,
      CO(1) => \addrW_reg[3]_i_2_n_2\,
      CO(0) => \addrW_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => addr(3 downto 0),
      O(3) => \addrW_reg[3]_i_2_n_4\,
      O(2) => \addrW_reg[3]_i_2_n_5\,
      O(1) => \addrW_reg[3]_i_2_n_6\,
      O(0) => \addrW_reg[3]_i_2_n_7\,
      S(3) => \addrW[3]_i_3_n_0\,
      S(2) => \addrW[3]_i_4_n_0\,
      S(1) => \addrW[3]_i_5_n_0\,
      S(0) => \addrW[3]_i_6_n_0\
    );
\addrW_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[4]_i_1_n_0\,
      Q => addr(4)
    );
\addrW_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[5]_i_1_n_0\,
      Q => addr(5)
    );
\addrW_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[6]_i_1_n_0\,
      Q => addr(6)
    );
\addrW_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[7]_i_1_n_0\,
      Q => addr(7)
    );
\addrW_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addrW_reg[3]_i_2_n_0\,
      CO(3) => \addrW_reg[7]_i_2_n_0\,
      CO(2) => \addrW_reg[7]_i_2_n_1\,
      CO(1) => \addrW_reg[7]_i_2_n_2\,
      CO(0) => \addrW_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => addr(7 downto 4),
      O(3) => \addrW_reg[7]_i_2_n_4\,
      O(2) => \addrW_reg[7]_i_2_n_5\,
      O(1) => \addrW_reg[7]_i_2_n_6\,
      O(0) => \addrW_reg[7]_i_2_n_7\,
      S(3) => \addrW[7]_i_3_n_0\,
      S(2) => \addrW[7]_i_4_n_0\,
      S(1) => \addrW[7]_i_5_n_0\,
      S(0) => \addrW[7]_i_6_n_0\
    );
\addrW_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[8]_i_1_n_0\,
      Q => addr(8)
    );
\addrW_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \addrW[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \addrW[9]_i_1_n_0\,
      Q => addr(9)
    );
cmd_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111FFFF01110000"
    )
        port map (
      I0 => state_cmd(2),
      I1 => state_cmd(0),
      I2 => cmd_rd_data(31),
      I3 => \CMD1__2\,
      I4 => cmd_ready_i_2_n_0,
      I5 => \^cmd_rd_ready\,
      O => cmd_ready_i_1_n_0
    );
cmd_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00000800FF"
    )
        port map (
      I0 => cmd_rd_valid,
      I1 => \^cmd_rd_ready\,
      I2 => CMD(31),
      I3 => state_cmd(1),
      I4 => state_cmd(0),
      I5 => state_cmd(2),
      O => cmd_ready_i_2_n_0
    );
cmd_ready_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => cmd_ready_i_1_n_0,
      Q => \^cmd_rd_ready\
    );
countR1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => countR1_carry_n_0,
      CO(2) => countR1_carry_n_1,
      CO(1) => countR1_carry_n_2,
      CO(0) => countR1_carry_n_3,
      CYINIT => '0',
      DI(3) => countR1_carry_i_1_n_0,
      DI(2) => countR1_carry_i_2_n_0,
      DI(1) => countR1_carry_i_3_n_0,
      DI(0) => countR1_carry_i_4_n_0,
      O(3 downto 0) => NLW_countR1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => countR1_carry_i_5_n_0,
      S(2) => countR1_carry_i_6_n_0,
      S(1) => countR1_carry_i_7_n_0,
      S(0) => countR1_carry_i_8_n_0
    );
\countR1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => countR1_carry_n_0,
      CO(3 downto 1) => \NLW_countR1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => countR1,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \countR_reg_n_0_\(8),
      O(3 downto 0) => \NLW_countR1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \countR1_carry__0_i_1_n_0\
    );
\countR1_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countR_reg_n_0_\(8),
      O => \countR1_carry__0_i_1_n_0\
    );
countR1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \countR_reg_n_0_\(7),
      I1 => \^arlen\(7),
      I2 => \countR_reg_n_0_\(6),
      I3 => \^arlen\(6),
      O => countR1_carry_i_1_n_0
    );
countR1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \countR_reg_n_0_\(5),
      I1 => \^arlen\(5),
      I2 => \countR_reg_n_0_\(4),
      I3 => \^arlen\(4),
      O => countR1_carry_i_2_n_0
    );
countR1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \countR_reg_n_0_\(3),
      I1 => \^arlen\(3),
      I2 => \countR_reg_n_0_\(2),
      I3 => \^arlen\(2),
      O => countR1_carry_i_3_n_0
    );
countR1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^arlen\(1),
      I1 => \^arlen\(0),
      I2 => \countR_reg_n_0_\(0),
      I3 => \countR_reg_n_0_\(1),
      O => countR1_carry_i_4_n_0
    );
countR1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^arlen\(7),
      I1 => \countR_reg_n_0_\(7),
      I2 => \^arlen\(6),
      I3 => \countR_reg_n_0_\(6),
      O => countR1_carry_i_5_n_0
    );
countR1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^arlen\(5),
      I1 => \countR_reg_n_0_\(5),
      I2 => \^arlen\(4),
      I3 => \countR_reg_n_0_\(4),
      O => countR1_carry_i_6_n_0
    );
countR1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^arlen\(3),
      I1 => \countR_reg_n_0_\(3),
      I2 => \^arlen\(2),
      I3 => \countR_reg_n_0_\(2),
      O => countR1_carry_i_7_n_0
    );
countR1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^arlen\(1),
      I1 => \countR_reg_n_0_\(1),
      I2 => \^arlen\(0),
      I3 => \countR_reg_n_0_\(0),
      O => countR1_carry_i_8_n_0
    );
\countR[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \countR_reg_n_0_\(0),
      I1 => state_read(1),
      I2 => state_read(2),
      O => \countR[0]_i_1_n_0\
    );
\countR[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => state_read(1),
      I1 => state_read(2),
      I2 => \countR_reg_n_0_\(0),
      I3 => \countR_reg_n_0_\(1),
      O => \countR[1]_i_1_n_0\
    );
\countR[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000800"
    )
        port map (
      I0 => \countR_reg_n_0_\(0),
      I1 => \countR_reg_n_0_\(1),
      I2 => state_read(2),
      I3 => state_read(1),
      I4 => \countR_reg_n_0_\(2),
      O => \countR[2]_i_1_n_0\
    );
\countR[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000800000"
    )
        port map (
      I0 => \countR_reg_n_0_\(2),
      I1 => \countR_reg_n_0_\(1),
      I2 => \countR_reg_n_0_\(0),
      I3 => state_read(2),
      I4 => state_read(1),
      I5 => \countR_reg_n_0_\(3),
      O => \countR[3]_i_1_n_0\
    );
\countR[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \countR_reg_n_0_\(0),
      I1 => \countR_reg_n_0_\(1),
      I2 => \countR_reg_n_0_\(2),
      I3 => \countR_reg_n_0_\(3),
      I4 => \countR[5]_i_3_n_0\,
      I5 => \countR_reg_n_0_\(4),
      O => \countR[4]_i_1_n_0\
    );
\countR[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000800000"
    )
        port map (
      I0 => \countR_reg_n_0_\(4),
      I1 => \countR_reg_n_0_\(3),
      I2 => \countR_reg_n_0_\(2),
      I3 => \countR[5]_i_2_n_0\,
      I4 => \countR[5]_i_3_n_0\,
      I5 => \countR_reg_n_0_\(5),
      O => \countR[5]_i_1_n_0\
    );
\countR[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \countR_reg_n_0_\(0),
      I1 => \countR_reg_n_0_\(1),
      O => \countR[5]_i_2_n_0\
    );
\countR[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_read(1),
      I1 => state_read(2),
      O => \countR[5]_i_3_n_0\
    );
\countR[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2010"
    )
        port map (
      I0 => \countR[8]_i_4_n_0\,
      I1 => state_read(2),
      I2 => state_read(1),
      I3 => \countR_reg_n_0_\(6),
      O => \countR[6]_i_1_n_0\
    );
\countR[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D000200"
    )
        port map (
      I0 => \countR_reg_n_0_\(6),
      I1 => \countR[8]_i_4_n_0\,
      I2 => state_read(2),
      I3 => state_read(1),
      I4 => \countR_reg_n_0_\(7),
      O => \countR[7]_i_1_n_0\
    );
\countR[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF000000400000"
    )
        port map (
      I0 => \countR[8]_i_4_n_0\,
      I1 => \countR_reg_n_0_\(6),
      I2 => \countR_reg_n_0_\(7),
      I3 => state_read(2),
      I4 => state_read(1),
      I5 => \countR_reg_n_0_\(8),
      O => \countR[8]_i_2_n_0\
    );
\countR[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \countR_reg_n_0_\(0),
      I1 => \countR_reg_n_0_\(1),
      I2 => \countR_reg_n_0_\(2),
      I3 => \countR_reg_n_0_\(3),
      I4 => \countR_reg_n_0_\(4),
      I5 => \countR_reg_n_0_\(5),
      O => \countR[8]_i_4_n_0\
    );
\countR_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_2,
      CLR => u_u2f_fifo_n_3,
      D => \countR[0]_i_1_n_0\,
      Q => \countR_reg_n_0_\(0)
    );
\countR_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_2,
      CLR => u_u2f_fifo_n_3,
      D => \countR[1]_i_1_n_0\,
      Q => \countR_reg_n_0_\(1)
    );
\countR_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_2,
      CLR => u_u2f_fifo_n_3,
      D => \countR[2]_i_1_n_0\,
      Q => \countR_reg_n_0_\(2)
    );
\countR_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_2,
      CLR => u_u2f_fifo_n_3,
      D => \countR[3]_i_1_n_0\,
      Q => \countR_reg_n_0_\(3)
    );
\countR_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_2,
      CLR => u_u2f_fifo_n_3,
      D => \countR[4]_i_1_n_0\,
      Q => \countR_reg_n_0_\(4)
    );
\countR_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_2,
      CLR => u_u2f_fifo_n_3,
      D => \countR[5]_i_1_n_0\,
      Q => \countR_reg_n_0_\(5)
    );
\countR_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_2,
      CLR => u_u2f_fifo_n_3,
      D => \countR[6]_i_1_n_0\,
      Q => \countR_reg_n_0_\(6)
    );
\countR_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_2,
      CLR => u_u2f_fifo_n_3,
      D => \countR[7]_i_1_n_0\,
      Q => \countR_reg_n_0_\(7)
    );
\countR_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => u_f2u_fifo_n_2,
      CLR => u_u2f_fifo_n_3,
      D => \countR[8]_i_2_n_0\,
      Q => \countR_reg_n_0_\(8)
    );
\countW[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \countW_reg_n_0_\(0),
      I1 => state_write(2),
      I2 => state_write(1),
      O => \countW[0]_i_1_n_0\
    );
\countW[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => state_write(1),
      I1 => state_write(2),
      I2 => \countW_reg_n_0_\(0),
      I3 => \countW_reg_n_0_\(1),
      O => \countW[1]_i_1_n_0\
    );
\countW[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000800"
    )
        port map (
      I0 => \countW_reg_n_0_\(0),
      I1 => \countW_reg_n_0_\(1),
      I2 => state_write(2),
      I3 => state_write(1),
      I4 => \countW_reg_n_0_\(2),
      O => \countW[2]_i_1_n_0\
    );
\countW[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000800000"
    )
        port map (
      I0 => \countW_reg_n_0_\(2),
      I1 => \countW_reg_n_0_\(1),
      I2 => \countW_reg_n_0_\(0),
      I3 => state_write(2),
      I4 => state_write(1),
      I5 => \countW_reg_n_0_\(3),
      O => \countW[3]_i_1_n_0\
    );
\countW[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \countW_reg_n_0_\(0),
      I1 => \countW_reg_n_0_\(1),
      I2 => \countW_reg_n_0_\(2),
      I3 => \countW_reg_n_0_\(3),
      I4 => u_u2f_fifo_n_0,
      I5 => \countW_reg_n_0_\(4),
      O => \countW[4]_i_1_n_0\
    );
\countW[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000800000"
    )
        port map (
      I0 => \countW_reg_n_0_\(4),
      I1 => \countW_reg_n_0_\(3),
      I2 => \countW_reg_n_0_\(2),
      I3 => \countW[5]_i_2_n_0\,
      I4 => u_u2f_fifo_n_0,
      I5 => \countW_reg_n_0_\(5),
      O => \countW[5]_i_1_n_0\
    );
\countW[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \countW_reg_n_0_\(0),
      I1 => \countW_reg_n_0_\(1),
      O => \countW[5]_i_2_n_0\
    );
\countW[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2010"
    )
        port map (
      I0 => \countW[8]_i_3_n_0\,
      I1 => state_write(2),
      I2 => state_write(1),
      I3 => \countW_reg_n_0_\(6),
      O => \countW[6]_i_1_n_0\
    );
\countW[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D000200"
    )
        port map (
      I0 => \countW_reg_n_0_\(6),
      I1 => \countW[8]_i_3_n_0\,
      I2 => state_write(2),
      I3 => state_write(1),
      I4 => \countW_reg_n_0_\(7),
      O => \countW[7]_i_1_n_0\
    );
\countW[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => state_write(1),
      I1 => state_write(0),
      I2 => \^u2f_rd_ready\,
      I3 => u2f_rd_valid,
      I4 => BREADY0,
      I5 => \AWID[3]_i_1_n_0\,
      O => \countW[8]_i_1_n_0\
    );
\countW[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF000000400000"
    )
        port map (
      I0 => \countW[8]_i_3_n_0\,
      I1 => \countW_reg_n_0_\(6),
      I2 => \countW_reg_n_0_\(7),
      I3 => state_write(2),
      I4 => state_write(1),
      I5 => \countW_reg_n_0_\(8),
      O => \countW[8]_i_2_n_0\
    );
\countW[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \countW_reg_n_0_\(0),
      I1 => \countW_reg_n_0_\(1),
      I2 => \countW_reg_n_0_\(2),
      I3 => \countW_reg_n_0_\(3),
      I4 => \countW_reg_n_0_\(4),
      I5 => \countW_reg_n_0_\(5),
      O => \countW[8]_i_3_n_0\
    );
\countW_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \countW[8]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \countW[0]_i_1_n_0\,
      Q => \countW_reg_n_0_\(0)
    );
\countW_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \countW[8]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \countW[1]_i_1_n_0\,
      Q => \countW_reg_n_0_\(1)
    );
\countW_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \countW[8]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \countW[2]_i_1_n_0\,
      Q => \countW_reg_n_0_\(2)
    );
\countW_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \countW[8]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \countW[3]_i_1_n_0\,
      Q => \countW_reg_n_0_\(3)
    );
\countW_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \countW[8]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \countW[4]_i_1_n_0\,
      Q => \countW_reg_n_0_\(4)
    );
\countW_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \countW[8]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \countW[5]_i_1_n_0\,
      Q => \countW_reg_n_0_\(5)
    );
\countW_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \countW[8]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \countW[6]_i_1_n_0\,
      Q => \countW_reg_n_0_\(6)
    );
\countW_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \countW[8]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \countW[7]_i_1_n_0\,
      Q => \countW_reg_n_0_\(7)
    );
\countW_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \countW[8]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => \countW[8]_i_2_n_0\,
      Q => \countW_reg_n_0_\(8)
    );
\f2u_int_data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => CMD(31),
      I1 => state_read(2),
      I2 => state_read(1),
      I3 => read_go,
      I4 => state_read(0),
      O => \f2u_int_data[31]_i_1_n_0\
    );
\f2u_int_data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(0),
      Q => \f2u_int_data_reg_n_0_\(0)
    );
\f2u_int_data_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(10),
      Q => \f2u_int_data_reg_n_0_\(10)
    );
\f2u_int_data_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(11),
      Q => \f2u_int_data_reg_n_0_\(11)
    );
\f2u_int_data_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(12),
      Q => \f2u_int_data_reg_n_0_\(12)
    );
\f2u_int_data_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(13),
      Q => \f2u_int_data_reg_n_0_\(13)
    );
\f2u_int_data_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(14),
      Q => \f2u_int_data_reg_n_0_\(14)
    );
\f2u_int_data_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(15),
      Q => \f2u_int_data_reg_n_0_\(15)
    );
\f2u_int_data_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => '1',
      Q => \f2u_int_data_reg_n_0_\(17)
    );
\f2u_int_data_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => '1',
      Q => \f2u_int_data_reg_n_0_\(19)
    );
\f2u_int_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(1),
      Q => \f2u_int_data_reg_n_0_\(1)
    );
\f2u_int_data_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(16),
      Q => \f2u_int_data_reg_n_0_\(24)
    );
\f2u_int_data_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(17),
      Q => \f2u_int_data_reg_n_0_\(25)
    );
\f2u_int_data_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(18),
      Q => \f2u_int_data_reg_n_0_\(26)
    );
\f2u_int_data_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(19),
      Q => \f2u_int_data_reg_n_0_\(27)
    );
\f2u_int_data_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => last_resp(0),
      Q => \f2u_int_data_reg_n_0_\(28)
    );
\f2u_int_data_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => last_resp(1),
      Q => \f2u_int_data_reg_n_0_\(29)
    );
\f2u_int_data_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(2),
      Q => \f2u_int_data_reg_n_0_\(2)
    );
\f2u_int_data_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(20),
      Q => \f2u_int_data_reg_n_0_\(30)
    );
\f2u_int_data_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(21),
      Q => \f2u_int_data_reg_n_0_\(31)
    );
\f2u_int_data_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(3),
      Q => \f2u_int_data_reg_n_0_\(3)
    );
\f2u_int_data_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(4),
      Q => \f2u_int_data_reg_n_0_\(4)
    );
\f2u_int_data_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(5),
      Q => \f2u_int_data_reg_n_0_\(5)
    );
\f2u_int_data_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(6),
      Q => \f2u_int_data_reg_n_0_\(6)
    );
\f2u_int_data_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(7),
      Q => \f2u_int_data_reg_n_0_\(7)
    );
\f2u_int_data_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(8),
      Q => \f2u_int_data_reg_n_0_\(8)
    );
\f2u_int_data_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \f2u_int_data[31]_i_1_n_0\,
      CLR => u_u2f_fifo_n_3,
      D => D(9),
      Q => \f2u_int_data_reg_n_0_\(9)
    );
get_next_addr_rd0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => get_next_addr_rd0_carry_n_0,
      CO(2) => get_next_addr_rd0_carry_n_1,
      CO(1) => get_next_addr_rd0_carry_n_2,
      CO(0) => get_next_addr_rd0_carry_n_3,
      CYINIT => \addrR_reg_n_0_\(2),
      DI(3 downto 0) => B"0000",
      O(3) => get_next_addr_rd0_carry_n_4,
      O(2) => get_next_addr_rd0_carry_n_5,
      O(1) => get_next_addr_rd0_carry_n_6,
      O(0) => get_next_addr_rd0_carry_n_7,
      S(3 downto 0) => \addrR_reg_n_0_\(6 downto 3)
    );
\get_next_addr_rd0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => get_next_addr_rd0_carry_n_0,
      CO(3) => \get_next_addr_rd0_carry__0_n_0\,
      CO(2) => \get_next_addr_rd0_carry__0_n_1\,
      CO(1) => \get_next_addr_rd0_carry__0_n_2\,
      CO(0) => \get_next_addr_rd0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \get_next_addr_rd0_carry__0_n_4\,
      O(2) => \get_next_addr_rd0_carry__0_n_5\,
      O(1) => \get_next_addr_rd0_carry__0_n_6\,
      O(0) => \get_next_addr_rd0_carry__0_n_7\,
      S(3 downto 0) => \addrR_reg_n_0_\(10 downto 7)
    );
\get_next_addr_rd0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \get_next_addr_rd0_carry__0_n_0\,
      CO(3) => \get_next_addr_rd0_carry__1_n_0\,
      CO(2) => \get_next_addr_rd0_carry__1_n_1\,
      CO(1) => \get_next_addr_rd0_carry__1_n_2\,
      CO(0) => \get_next_addr_rd0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \get_next_addr_rd0_carry__1_n_4\,
      O(2) => \get_next_addr_rd0_carry__1_n_5\,
      O(1) => \get_next_addr_rd0_carry__1_n_6\,
      O(0) => \get_next_addr_rd0_carry__1_n_7\,
      S(3 downto 0) => \addrR_reg_n_0_\(14 downto 11)
    );
\get_next_addr_rd0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \get_next_addr_rd0_carry__1_n_0\,
      CO(3) => \get_next_addr_rd0_carry__2_n_0\,
      CO(2) => \get_next_addr_rd0_carry__2_n_1\,
      CO(1) => \get_next_addr_rd0_carry__2_n_2\,
      CO(0) => \get_next_addr_rd0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \get_next_addr_rd0_carry__2_n_4\,
      O(2) => \get_next_addr_rd0_carry__2_n_5\,
      O(1) => \get_next_addr_rd0_carry__2_n_6\,
      O(0) => \get_next_addr_rd0_carry__2_n_7\,
      S(3 downto 0) => \addrR_reg_n_0_\(18 downto 15)
    );
\get_next_addr_rd0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \get_next_addr_rd0_carry__2_n_0\,
      CO(3) => \get_next_addr_rd0_carry__3_n_0\,
      CO(2) => \get_next_addr_rd0_carry__3_n_1\,
      CO(1) => \get_next_addr_rd0_carry__3_n_2\,
      CO(0) => \get_next_addr_rd0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \get_next_addr_rd0_carry__3_n_4\,
      O(2) => \get_next_addr_rd0_carry__3_n_5\,
      O(1) => \get_next_addr_rd0_carry__3_n_6\,
      O(0) => \get_next_addr_rd0_carry__3_n_7\,
      S(3 downto 0) => \addrR_reg_n_0_\(22 downto 19)
    );
\get_next_addr_rd0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \get_next_addr_rd0_carry__3_n_0\,
      CO(3) => \get_next_addr_rd0_carry__4_n_0\,
      CO(2) => \get_next_addr_rd0_carry__4_n_1\,
      CO(1) => \get_next_addr_rd0_carry__4_n_2\,
      CO(0) => \get_next_addr_rd0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \get_next_addr_rd0_carry__4_n_4\,
      O(2) => \get_next_addr_rd0_carry__4_n_5\,
      O(1) => \get_next_addr_rd0_carry__4_n_6\,
      O(0) => \get_next_addr_rd0_carry__4_n_7\,
      S(3 downto 0) => \addrR_reg_n_0_\(26 downto 23)
    );
\get_next_addr_rd0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \get_next_addr_rd0_carry__4_n_0\,
      CO(3) => \get_next_addr_rd0_carry__5_n_0\,
      CO(2) => \get_next_addr_rd0_carry__5_n_1\,
      CO(1) => \get_next_addr_rd0_carry__5_n_2\,
      CO(0) => \get_next_addr_rd0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \get_next_addr_rd0_carry__5_n_4\,
      O(2) => \get_next_addr_rd0_carry__5_n_5\,
      O(1) => \get_next_addr_rd0_carry__5_n_6\,
      O(0) => \get_next_addr_rd0_carry__5_n_7\,
      S(3 downto 0) => \addrR_reg_n_0_\(30 downto 27)
    );
\get_next_addr_rd0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \get_next_addr_rd0_carry__5_n_0\,
      CO(3 downto 0) => \NLW_get_next_addr_rd0_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_get_next_addr_rd0_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \get_next_addr_rd0_carry__6_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \addrR_reg_n_0_\(31)
    );
get_next_addr_wr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => get_next_addr_wr0_carry_n_0,
      CO(2) => get_next_addr_wr0_carry_n_1,
      CO(1) => get_next_addr_wr0_carry_n_2,
      CO(0) => get_next_addr_wr0_carry_n_3,
      CYINIT => addr(2),
      DI(3 downto 0) => B"0000",
      O(3) => get_next_addr_wr0_carry_n_4,
      O(2) => get_next_addr_wr0_carry_n_5,
      O(1) => get_next_addr_wr0_carry_n_6,
      O(0) => get_next_addr_wr0_carry_n_7,
      S(3 downto 0) => addr(6 downto 3)
    );
\get_next_addr_wr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => get_next_addr_wr0_carry_n_0,
      CO(3) => \get_next_addr_wr0_carry__0_n_0\,
      CO(2) => \get_next_addr_wr0_carry__0_n_1\,
      CO(1) => \get_next_addr_wr0_carry__0_n_2\,
      CO(0) => \get_next_addr_wr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \get_next_addr_wr0_carry__0_n_4\,
      O(2) => \get_next_addr_wr0_carry__0_n_5\,
      O(1) => \get_next_addr_wr0_carry__0_n_6\,
      O(0) => \get_next_addr_wr0_carry__0_n_7\,
      S(3 downto 0) => addr(10 downto 7)
    );
\get_next_addr_wr0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \get_next_addr_wr0_carry__0_n_0\,
      CO(3) => \get_next_addr_wr0_carry__1_n_0\,
      CO(2) => \get_next_addr_wr0_carry__1_n_1\,
      CO(1) => \get_next_addr_wr0_carry__1_n_2\,
      CO(0) => \get_next_addr_wr0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \get_next_addr_wr0_carry__1_n_4\,
      O(2) => \get_next_addr_wr0_carry__1_n_5\,
      O(1) => \get_next_addr_wr0_carry__1_n_6\,
      O(0) => \get_next_addr_wr0_carry__1_n_7\,
      S(3 downto 0) => addr(14 downto 11)
    );
\get_next_addr_wr0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \get_next_addr_wr0_carry__1_n_0\,
      CO(3) => \get_next_addr_wr0_carry__2_n_0\,
      CO(2) => \get_next_addr_wr0_carry__2_n_1\,
      CO(1) => \get_next_addr_wr0_carry__2_n_2\,
      CO(0) => \get_next_addr_wr0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \get_next_addr_wr0_carry__2_n_4\,
      O(2) => \get_next_addr_wr0_carry__2_n_5\,
      O(1) => \get_next_addr_wr0_carry__2_n_6\,
      O(0) => \get_next_addr_wr0_carry__2_n_7\,
      S(3 downto 0) => addr(18 downto 15)
    );
\get_next_addr_wr0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \get_next_addr_wr0_carry__2_n_0\,
      CO(3) => \get_next_addr_wr0_carry__3_n_0\,
      CO(2) => \get_next_addr_wr0_carry__3_n_1\,
      CO(1) => \get_next_addr_wr0_carry__3_n_2\,
      CO(0) => \get_next_addr_wr0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \get_next_addr_wr0_carry__3_n_4\,
      O(2) => \get_next_addr_wr0_carry__3_n_5\,
      O(1) => \get_next_addr_wr0_carry__3_n_6\,
      O(0) => \get_next_addr_wr0_carry__3_n_7\,
      S(3 downto 0) => addr(22 downto 19)
    );
\get_next_addr_wr0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \get_next_addr_wr0_carry__3_n_0\,
      CO(3) => \get_next_addr_wr0_carry__4_n_0\,
      CO(2) => \get_next_addr_wr0_carry__4_n_1\,
      CO(1) => \get_next_addr_wr0_carry__4_n_2\,
      CO(0) => \get_next_addr_wr0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \get_next_addr_wr0_carry__4_n_4\,
      O(2) => \get_next_addr_wr0_carry__4_n_5\,
      O(1) => \get_next_addr_wr0_carry__4_n_6\,
      O(0) => \get_next_addr_wr0_carry__4_n_7\,
      S(3 downto 0) => addr(26 downto 23)
    );
\get_next_addr_wr0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \get_next_addr_wr0_carry__4_n_0\,
      CO(3) => \get_next_addr_wr0_carry__5_n_0\,
      CO(2) => \get_next_addr_wr0_carry__5_n_1\,
      CO(1) => \get_next_addr_wr0_carry__5_n_2\,
      CO(0) => \get_next_addr_wr0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \get_next_addr_wr0_carry__5_n_4\,
      O(2) => \get_next_addr_wr0_carry__5_n_5\,
      O(1) => \get_next_addr_wr0_carry__5_n_6\,
      O(0) => \get_next_addr_wr0_carry__5_n_7\,
      S(3 downto 0) => addr(30 downto 27)
    );
\get_next_addr_wr0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \get_next_addr_wr0_carry__5_n_0\,
      CO(3 downto 0) => \NLW_get_next_addr_wr0_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_get_next_addr_wr0_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \get_next_addr_wr0_carry__6_n_7\,
      S(3 downto 1) => B"000",
      S(0) => addr(31)
    );
\last_resp_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => u_f2u_fifo_n_9,
      Q => last_resp(0)
    );
\last_resp_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => u_f2u_fifo_n_8,
      Q => last_resp(1)
    );
read_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => u_f2u_fifo_n_7,
      Q => read_done_reg_n_0
    );
read_go_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040FFFFF040F0000"
    )
        port map (
      I0 => state_cmd(2),
      I1 => \state_cmd[0]_i_4_n_0\,
      I2 => state_cmd(1),
      I3 => state_cmd(0),
      I4 => read_go_i_2_n_0,
      I5 => read_go,
      O => read_go_i_1_n_0
    );
read_go_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F000F004F050"
    )
        port map (
      I0 => CMD(30),
      I1 => \state_cmd[0]_i_4_n_0\,
      I2 => state_cmd(2),
      I3 => state_cmd(1),
      I4 => state_cmd(0),
      I5 => read_done_reg_n_0,
      O => read_go_i_2_n_0
    );
read_go_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => read_go_i_1_n_0,
      Q => read_go
    );
\state_cmd[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAABABABAA"
    )
        port map (
      I0 => \state_cmd[0]_i_2_n_0\,
      I1 => state_cmd(2),
      I2 => state_cmd(1),
      I3 => state_cmd(0),
      I4 => \CMD1__2\,
      I5 => \state_cmd[0]_i_4_n_0\,
      O => \p_0_in__1\(0)
    );
\state_cmd[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03013500"
    )
        port map (
      I0 => CMD(30),
      I1 => read_done_reg_n_0,
      I2 => state_cmd(1),
      I3 => state_cmd(0),
      I4 => state_cmd(2),
      O => \state_cmd[0]_i_2_n_0\
    );
\state_cmd[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => CMD(31),
      I1 => cmd_rd_valid,
      I2 => \^cmd_rd_ready\,
      O => \state_cmd[0]_i_4_n_0\
    );
\state_cmd[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \state_cmd[1]_i_2_n_0\,
      I1 => state_cmd(2),
      I2 => state_cmd(1),
      I3 => state_cmd(0),
      I4 => \state_cmd[1]_i_3_n_0\,
      O => \p_0_in__1\(1)
    );
\state_cmd[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0C002C103C"
    )
        port map (
      I0 => CMD(30),
      I1 => state_cmd(1),
      I2 => state_cmd(2),
      I3 => write_done,
      I4 => read_done_reg_n_0,
      I5 => state_cmd(0),
      O => \state_cmd[1]_i_2_n_0\
    );
\state_cmd[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cmd_rd_valid,
      I1 => \^cmd_rd_ready\,
      I2 => CMD(31),
      O => \state_cmd[1]_i_3_n_0\
    );
\state_cmd[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF40"
    )
        port map (
      I0 => CMD(30),
      I1 => CMD(31),
      I2 => \state_cmd[2]_i_2_n_0\,
      I3 => \state_cmd[2]_i_3_n_0\,
      I4 => \state_cmd[2]_i_4_n_0\,
      I5 => \state_cmd[2]_i_5_n_0\,
      O => \p_0_in__1\(2)
    );
\state_cmd[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state_cmd(2),
      I1 => state_cmd(0),
      I2 => state_cmd(1),
      O => \state_cmd[2]_i_2_n_0\
    );
\state_cmd[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => state_cmd(2),
      I1 => state_cmd(0),
      I2 => state_cmd(1),
      I3 => \state_cmd[2]_i_6_n_0\,
      O => \state_cmd[2]_i_3_n_0\
    );
\state_cmd[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => state_cmd(0),
      I1 => read_done_reg_n_0,
      I2 => state_cmd(1),
      I3 => state_cmd(2),
      O => \state_cmd[2]_i_4_n_0\
    );
\state_cmd[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0002000800000"
    )
        port map (
      I0 => \CLENG_reg[11]_i_5_n_0\,
      I1 => state_cmd(0),
      I2 => state_cmd(1),
      I3 => state_cmd(2),
      I4 => read_done_reg_n_0,
      I5 => write_done,
      O => \state_cmd[2]_i_5_n_0\
    );
\state_cmd[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => write_done,
      I1 => CMD(30),
      I2 => read_done_reg_n_0,
      O => \state_cmd[2]_i_6_n_0\
    );
\state_cmd_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \p_0_in__1\(0),
      Q => state_cmd(0)
    );
\state_cmd_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \p_0_in__1\(1),
      Q => state_cmd(1)
    );
\state_cmd_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \p_0_in__1\(2),
      Q => state_cmd(2)
    );
\state_read[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B000800080008"
    )
        port map (
      I0 => ARREADY,
      I1 => state_read(0),
      I2 => state_read(2),
      I3 => state_read(1),
      I4 => CMD(31),
      I5 => read_go,
      O => \state_read[1]_i_2_n_0\
    );
\state_read_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \p_0_in__0\(0),
      Q => state_read(0)
    );
\state_read_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \p_0_in__0\(1),
      Q => state_read(1)
    );
\state_read_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \p_0_in__0\(2),
      Q => state_read(2)
    );
\state_write[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C080F080F080F08"
    )
        port map (
      I0 => AWREADY,
      I1 => state_write(0),
      I2 => state_write(2),
      I3 => state_write(1),
      I4 => \BREADY1__0\,
      I5 => BREADY0,
      O => \p_0_in__2\(1)
    );
\state_write[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F4F0F0F0F0F0F0"
    )
        port map (
      I0 => state_write(2),
      I1 => state_write(1),
      I2 => \state_write[2]_i_2_n_0\,
      I3 => state_write(0),
      I4 => BREADY0,
      I5 => \BREADY1__0\,
      O => \p_0_in__2\(2)
    );
\state_write[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => write_go_reg_n_0,
      I1 => state_write(0),
      I2 => state_write(2),
      I3 => state_write(1),
      O => \state_write[2]_i_2_n_0\
    );
\state_write_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \p_0_in__2\(0),
      Q => state_write(0)
    );
\state_write_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \p_0_in__2\(1),
      Q => state_write(1)
    );
\state_write_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => \p_0_in__2\(2),
      Q => state_write(2)
    );
u2f_ready_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC20"
    )
        port map (
      I0 => AWREADY,
      I1 => state_write(2),
      I2 => state_write(0),
      I3 => state_write(1),
      O => u2f_ready_i_3_n_0
    );
u2f_ready_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => u_u2f_fifo_n_4,
      Q => \^u2f_rd_ready\
    );
u_f2u_fifo: entity work.\design_riscv_cache_bfm_axi_if_0_0_trx_fifo_sync_small__parameterized0\
     port map (
      ACLK => ACLK,
      ACLK_0(31 downto 0) => ACLK_0(31 downto 0),
      ARREADY => ARREADY,
      BRESP(1 downto 0) => BRESP(1 downto 0),
      BVALID => BVALID,
      CO(0) => countR1,
      D(2 downto 0) => \p_0_in__0\(2 downto 0),
      E(0) => u_f2u_fifo_n_1,
      Mem_reg_0_15_0_5_i_3_0(3 downto 0) => CMD(26 downto 23),
      Mem_reg_0_15_0_5_i_3_1(1 downto 0) => \addrR_reg_n_0_\(1 downto 0),
      Mem_reg_0_15_30_31_0(25 downto 18) => \f2u_int_data_reg_n_0_\(31 downto 24),
      Mem_reg_0_15_30_31_0(17) => \f2u_int_data_reg_n_0_\(19),
      Mem_reg_0_15_30_31_0(16) => \f2u_int_data_reg_n_0_\(17),
      Mem_reg_0_15_30_31_0(15 downto 0) => \f2u_int_data_reg_n_0_\(15 downto 0),
      Q(2 downto 0) => state_read(2 downto 0),
      RDATA(31 downto 0) => RDATA(31 downto 0),
      RREADY => RREADY,
      RRESP(1 downto 0) => RRESP(1 downto 0),
      RRESP_0_sp_1 => u_f2u_fifo_n_9,
      RRESP_1_sp_1 => u_f2u_fifo_n_8,
      RVALID => RVALID,
      addrR_reg(0) => \ARID[3]_i_1_n_0\,
      f2u_wr_ready => f2u_wr_ready,
      f2u_wr_valid => f2u_wr_valid,
      last_resp_reg(0) => \^bready_reg_0\,
      \last_resp_reg[1]\(1 downto 0) => last_resp(1 downto 0),
      \next_tail_reg[1]_0\ => u_u2f_fifo_n_3,
      \out\(2 downto 0) => state_read(2 downto 0),
      read_done_reg => read_done_reg_n_0,
      read_go => read_go,
      state_read_reg(2) => \countR[5]_i_3_n_0\,
      \state_read_reg[1]\(0) => u_f2u_fifo_n_2,
      \state_read_reg[1]_0\ => u_f2u_fifo_n_7,
      \state_read_reg[1]_1\ => \state_read[1]_i_2_n_0\
    );
u_u2f_fifo: entity work.design_riscv_cache_bfm_axi_if_0_0_trx_fifo_sync_small
     port map (
      ACLK => ACLK,
      ARESETn => ARESETn,
      ARESETn_0 => u_u2f_fifo_n_3,
      AWREADY => AWREADY,
      \BREADY0_carry__0\(0) => \countW_reg_n_0_\(8),
      \BREADY1__0\ => \BREADY1__0\,
      BVALID => BVALID,
      CO(0) => BREADY0,
      D(0) => \p_0_in__2\(0),
      Q(2 downto 0) => state_write(2 downto 0),
      S(0) => u_u2f_fifo_n_2,
      \WDATA[1]\(5 downto 4) => CMD(26 downto 25),
      \WDATA[1]\(3 downto 0) => CMD(15 downto 12),
      \WDATA[1]_0\(1 downto 0) => addr(1 downto 0),
      WLAST => WLAST,
      WREADY => WREADY,
      WVALID => WVALID,
      \fifo_tail_reg[4]_0\ => \^u2f_rd_ready\,
      \out\(2 downto 0) => state_write(2 downto 0),
      rd_dout(39 downto 0) => rd_dout(39 downto 0),
      state_write_reg_bb1 => u_u2f_fifo_n_0,
      state_write_reg_bb0 => write_go_reg_n_0,
      \state_write_reg[1]_0\ => u_u2f_fifo_n_4,
      u2f_rd_data(31 downto 0) => u2f_rd_data(31 downto 0),
      u2f_rd_valid => u2f_rd_valid,
      u2f_ready_reg => u2f_ready_i_3_n_0
    );
write_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333BFBF00000C00"
    )
        port map (
      I0 => write_go_reg_n_0,
      I1 => state_write(2),
      I2 => state_write(0),
      I3 => BVALID,
      I4 => state_write(1),
      I5 => write_done,
      O => write_done_i_1_n_0
    );
write_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => write_done_i_1_n_0,
      Q => write_done
    );
write_go_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => CMD(30),
      I1 => state_cmd(1),
      I2 => write_go_i_2_n_0,
      I3 => write_go_reg_n_0,
      O => write_go_i_1_n_0
    );
write_go_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8FC88F88888"
    )
        port map (
      I0 => \CLENG_reg[11]_i_3_n_0\,
      I1 => CMD(30),
      I2 => state_cmd(1),
      I3 => state_cmd(0),
      I4 => write_done,
      I5 => state_cmd(2),
      O => write_go_i_2_n_0
    );
write_go_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      CLR => u_u2f_fifo_n_3,
      D => write_go_i_1_n_0,
      Q => write_go_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_generic_cstr is
  port (
    ENB_I : in STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_generic_cstr;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_prim_width
     port map (
      D(31 downto 0) => D(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      Q(8 downto 0) => Q(8 downto 0),
      m_aclk => m_aclk,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_logic is
  port (
    ENB_I : out STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    axis_prog_empty : out STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg\ : in STD_LOGIC_VECTOR ( 9 downto 1 );
    \gc0.count_d1_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gdiff.diff_pntr_pad_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_logic : entity is "rd_logic";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_logic;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_logic is
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal empty_fb_i : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_3\ : STD_LOGIC;
  signal ram_rd_en : STD_LOGIC;
  signal rd_dc_i : STD_LOGIC_VECTOR ( 9 to 9 );
  signal rpntr_n_0 : STD_LOGIC;
  signal rpntr_n_15 : STD_LOGIC;
  signal rpntr_n_16 : STD_LOGIC;
  signal rpntr_n_17 : STD_LOGIC;
  signal rpntr_n_18 : STD_LOGIC;
  signal rpntr_n_19 : STD_LOGIC;
  signal rpntr_n_20 : STD_LOGIC;
  signal rpntr_n_21 : STD_LOGIC;
  signal rpntr_n_22 : STD_LOGIC;
  signal rpntr_n_23 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_fwft
     port map (
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      O(0) => O(0),
      empty_fwft_i_reg_0 => \gc0.count_d1_reg\(0),
      \gpregsm1.curr_fwft_state_reg[1]_0\ => \gr1.gr1_int.rfwft_n_3\,
      m_aclk => m_aclk,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      \out\ => empty_fb_i,
      ram_rd_en => ram_rd_en,
      rd_dc_i(0) => rd_dc_i(9)
    );
\gr1.grdc2.rdc\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_dc_fwft_ext_as
     port map (
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      \g_rd.gvalid_low.rd_dc_i_reg[0]_0\ => \gr1.gr1_int.rfwft_n_3\,
      \g_rd.gvalid_low.rd_dc_i_reg[1]_0\ => \g_rd.gvalid_low.rd_dc_i_reg\(1),
      \g_rd.gvalid_low.rd_dc_i_reg[2]_0\ => \g_rd.gvalid_low.rd_dc_i_reg\(2),
      \g_rd.gvalid_low.rd_dc_i_reg[3]_0\ => \g_rd.gvalid_low.rd_dc_i_reg\(3),
      \g_rd.gvalid_low.rd_dc_i_reg[4]_0\ => \g_rd.gvalid_low.rd_dc_i_reg\(4),
      \g_rd.gvalid_low.rd_dc_i_reg[5]_0\ => \g_rd.gvalid_low.rd_dc_i_reg\(5),
      \g_rd.gvalid_low.rd_dc_i_reg[6]_0\ => \g_rd.gvalid_low.rd_dc_i_reg\(6),
      \g_rd.gvalid_low.rd_dc_i_reg[7]_0\ => \g_rd.gvalid_low.rd_dc_i_reg\(7),
      \g_rd.gvalid_low.rd_dc_i_reg[8]_0\ => \g_rd.gvalid_low.rd_dc_i_reg\(8),
      \g_rd.gvalid_low.rd_dc_i_reg[9]_0\ => \g_rd.gvalid_low.rd_dc_i_reg\(9),
      m_aclk => m_aclk,
      rd_dc_i(0) => rd_dc_i(9)
    );
\gras.gpe.rdpe\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_pe_as
     port map (
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => rpntr_n_0,
      S(3) => rpntr_n_16,
      S(2) => rpntr_n_17,
      S(1) => rpntr_n_18,
      S(0) => rpntr_n_19,
      axis_prog_empty => axis_prog_empty,
      \gdiff.diff_pntr_pad_reg[8]_0\(3 downto 0) => \gdiff.diff_pntr_pad_reg[8]\(3 downto 0),
      \gdiff.diff_pntr_pad_reg[8]_1\(3) => rpntr_n_20,
      \gdiff.diff_pntr_pad_reg[8]_1\(2) => rpntr_n_21,
      \gdiff.diff_pntr_pad_reg[8]_1\(1) => rpntr_n_22,
      \gdiff.diff_pntr_pad_reg[8]_1\(0) => rpntr_n_23,
      \gdiff.diff_pntr_pad_reg[9]_0\(0) => rpntr_n_15,
      \gpe1.prog_empty_i_reg_0\ => \gc0.count_d1_reg\(0),
      m_aclk => m_aclk,
      \out\ => empty_fb_i
    );
\gras.rsts\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_status_flags_as
     port map (
      m_aclk => m_aclk,
      \out\ => empty_fb_i,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      ram_empty_fb_i_reg_1(0) => ram_empty_fb_i_reg_0(0),
      ram_empty_fb_i_reg_2 => \gc0.count_d1_reg\(0),
      ram_rd_en => ram_rd_en,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => \c1/v1_reg\(3 downto 0)
    );
rpntr: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_bin_cntr
     port map (
      DI(0) => rpntr_n_0,
      Q(8 downto 0) => Q(8 downto 0),
      S(3) => rpntr_n_16,
      S(2) => rpntr_n_17,
      S(1) => rpntr_n_18,
      S(0) => rpntr_n_19,
      WR_PNTR_RD(8 downto 0) => WR_PNTR_RD(8 downto 0),
      \gc0.count_d1_reg[0]_0\ => \gc0.count_d1_reg\(0),
      \gc0.count_d1_reg[6]_0\(3) => rpntr_n_20,
      \gc0.count_d1_reg[6]_0\(2) => rpntr_n_21,
      \gc0.count_d1_reg[6]_0\(1) => rpntr_n_22,
      \gc0.count_d1_reg[6]_0\(0) => rpntr_n_23,
      \gc0.count_d1_reg[7]_0\(0) => rpntr_n_15,
      \gc0.count_reg[8]_0\(0) => \gc0.count_reg[8]\(0),
      m_aclk => m_aclk,
      ram_rd_en => ram_rd_en,
      v1_reg(3 downto 0) => \c1/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_logic is
  port (
    axis_prog_full : out STD_LOGIC;
    \gic0.gc0.count_d1_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gdiff.diff_pntr_pad_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gdiff.diff_pntr_pad_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_logic : entity is "wr_logic";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_logic;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^gic0.gc0.count_d1_reg[8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gwas.wsts_n_1\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_13 : STD_LOGIC;
  signal wpntr_n_14 : STD_LOGIC;
  signal wpntr_n_2 : STD_LOGIC;
  signal wpntr_n_24 : STD_LOGIC;
  signal wpntr_n_25 : STD_LOGIC;
  signal wpntr_n_26 : STD_LOGIC;
  signal wpntr_n_27 : STD_LOGIC;
  signal wpntr_n_28 : STD_LOGIC;
  signal wpntr_n_29 : STD_LOGIC;
  signal wpntr_n_3 : STD_LOGIC;
  signal wpntr_n_30 : STD_LOGIC;
  signal wpntr_n_31 : STD_LOGIC;
  signal wpntr_n_32 : STD_LOGIC;
  signal wpntr_n_43 : STD_LOGIC;
  signal wpntr_n_44 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gic0.gc0.count_d1_reg[8]\(8 downto 0) <= \^gic0.gc0.count_d1_reg[8]\(8 downto 0);
  \out\ <= \^out\;
\gwas.gpf.wrpf\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_pf_as
     port map (
      DI(2) => wpntr_n_13,
      DI(1) => wpntr_n_14,
      DI(0) => \gwas.wsts_n_1\,
      S(3 downto 2) => \gdiff.diff_pntr_pad_reg[4]\(1 downto 0),
      S(1) => wpntr_n_43,
      S(0) => wpntr_n_44,
      axis_prog_full => axis_prog_full,
      \gdiff.diff_pntr_pad_reg[2]_0\ => \gic0.gc0.count_d1_reg\(1),
      \gdiff.diff_pntr_pad_reg[8]_0\(3) => wpntr_n_24,
      \gdiff.diff_pntr_pad_reg[8]_0\(2) => wpntr_n_25,
      \gdiff.diff_pntr_pad_reg[8]_0\(1) => wpntr_n_26,
      \gdiff.diff_pntr_pad_reg[8]_0\(0) => wpntr_n_27,
      \gdiff.diff_pntr_pad_reg[8]_1\(3 downto 0) => \gdiff.diff_pntr_pad_reg[8]\(3 downto 0),
      \gdiff.diff_pntr_pad_reg[9]_0\(0) => S(0),
      \gpf1.prog_full_i_reg_0\ => ram_full_fb_i_reg,
      \out\ => \^out\,
      s_aclk => s_aclk
    );
\gwas.gwdc1.wdcext\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_dc_fwft_ext_as
     port map (
      Q(7 downto 0) => \^q\(7 downto 0),
      S(3) => wpntr_n_0,
      S(2) => wpntr_n_1,
      S(1) => wpntr_n_2,
      S(0) => wpntr_n_3,
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      s_aclk => s_aclk,
      \wr_data_count_i_reg[0]_0\ => \gic0.gc0.count_d1_reg\(1),
      \wr_data_count_i_reg[7]_0\(3) => wpntr_n_28,
      \wr_data_count_i_reg[7]_0\(2) => wpntr_n_29,
      \wr_data_count_i_reg[7]_0\(1) => wpntr_n_30,
      \wr_data_count_i_reg[7]_0\(0) => wpntr_n_31,
      \wr_data_count_i_reg[8]_0\(0) => wpntr_n_32
    );
\gwas.wsts\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_status_flags_as
     port map (
      DI(0) => \gwas.wsts_n_1\,
      E(0) => \^e\(0),
      Q(0) => \^gic0.gc0.count_d1_reg[8]\(0),
      RD_PNTR_WR(0) => RD_PNTR_WR(0),
      \gmux.gm[4].gms.ms\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      \out\ => \^out\,
      ram_full_fb_i_reg_0 => \gic0.gc0.count_d1_reg\(1),
      ram_full_fb_i_reg_1 => ram_full_fb_i_reg,
      s_aclk => s_aclk,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      v1_reg(0) => \c1/v1_reg\(4),
      v1_reg_0(0) => \c2/v1_reg\(4)
    );
wpntr: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_bin_cntr
     port map (
      DI(1) => wpntr_n_13,
      DI(0) => wpntr_n_14,
      E(0) => \^e\(0),
      Q(8 downto 0) => \^q\(8 downto 0),
      RD_PNTR_WR(8 downto 0) => RD_PNTR_WR(8 downto 0),
      S(3) => wpntr_n_0,
      S(2) => wpntr_n_1,
      S(1) => wpntr_n_2,
      S(0) => wpntr_n_3,
      \gic0.gc0.count_d1_reg[0]_0\(1) => wpntr_n_43,
      \gic0.gc0.count_d1_reg[0]_0\(0) => wpntr_n_44,
      \gic0.gc0.count_d1_reg[1]_0\ => \gic0.gc0.count_d1_reg\(1),
      \gic0.gc0.count_d1_reg[6]_0\(3) => wpntr_n_24,
      \gic0.gc0.count_d1_reg[6]_0\(2) => wpntr_n_25,
      \gic0.gc0.count_d1_reg[6]_0\(1) => wpntr_n_26,
      \gic0.gc0.count_d1_reg[6]_0\(0) => wpntr_n_27,
      \gic0.gc0.count_d1_reg[8]_0\(8 downto 0) => \^gic0.gc0.count_d1_reg[8]\(8 downto 0),
      \gic0.gc0.count_d2_reg[7]_0\(3) => wpntr_n_28,
      \gic0.gc0.count_d2_reg[7]_0\(2) => wpntr_n_29,
      \gic0.gc0.count_d2_reg[7]_0\(1) => wpntr_n_30,
      \gic0.gc0.count_d2_reg[7]_0\(0) => wpntr_n_31,
      \gic0.gc0.count_d2_reg[8]_0\(0) => wpntr_n_32,
      \gic0.gc0.count_reg[7]_0\(7 downto 0) => \gic0.gc0.count_reg[7]\(7 downto 0),
      \out\ => \^out\,
      s_aclk => s_aclk,
      s_axis_tvalid => s_axis_tvalid,
      v1_reg(0) => \c1/v1_reg\(4),
      v1_reg_0(0) => \c2/v1_reg\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_generic_cstr is
  port (
    ENB_I : in STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_generic_cstr;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_prim_width
     port map (
      D(33 downto 0) => D(33 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      Q(8 downto 0) => Q(8 downto 0),
      m_aclk => m_aclk,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tuser(1 downto 0) => s_axis_tuser(1 downto 0),
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_logic is
  port (
    ENB_I : out STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    axis_prog_empty : out STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg\ : in STD_LOGIC_VECTOR ( 9 downto 1 );
    \gc0.count_d1_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gdiff.diff_pntr_pad_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_logic : entity is "rd_logic";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_logic;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_logic is
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal empty_fb_i : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_3\ : STD_LOGIC;
  signal ram_rd_en : STD_LOGIC;
  signal rd_dc_i : STD_LOGIC_VECTOR ( 9 to 9 );
  signal rpntr_n_0 : STD_LOGIC;
  signal rpntr_n_15 : STD_LOGIC;
  signal rpntr_n_16 : STD_LOGIC;
  signal rpntr_n_17 : STD_LOGIC;
  signal rpntr_n_18 : STD_LOGIC;
  signal rpntr_n_19 : STD_LOGIC;
  signal rpntr_n_20 : STD_LOGIC;
  signal rpntr_n_21 : STD_LOGIC;
  signal rpntr_n_22 : STD_LOGIC;
  signal rpntr_n_23 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_fwft
     port map (
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      O(0) => O(0),
      empty_fwft_i_reg_0 => \gc0.count_d1_reg\(0),
      \gpregsm1.curr_fwft_state_reg[1]_0\ => \gr1.gr1_int.rfwft_n_3\,
      m_aclk => m_aclk,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      \out\ => empty_fb_i,
      ram_rd_en => ram_rd_en,
      rd_dc_i(0) => rd_dc_i(9)
    );
\gr1.grdc2.rdc\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_dc_fwft_ext_as
     port map (
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      \g_rd.gvalid_low.rd_dc_i_reg[0]_0\ => \gr1.gr1_int.rfwft_n_3\,
      \g_rd.gvalid_low.rd_dc_i_reg[1]_0\ => \g_rd.gvalid_low.rd_dc_i_reg\(1),
      \g_rd.gvalid_low.rd_dc_i_reg[2]_0\ => \g_rd.gvalid_low.rd_dc_i_reg\(2),
      \g_rd.gvalid_low.rd_dc_i_reg[3]_0\ => \g_rd.gvalid_low.rd_dc_i_reg\(3),
      \g_rd.gvalid_low.rd_dc_i_reg[4]_0\ => \g_rd.gvalid_low.rd_dc_i_reg\(4),
      \g_rd.gvalid_low.rd_dc_i_reg[5]_0\ => \g_rd.gvalid_low.rd_dc_i_reg\(5),
      \g_rd.gvalid_low.rd_dc_i_reg[6]_0\ => \g_rd.gvalid_low.rd_dc_i_reg\(6),
      \g_rd.gvalid_low.rd_dc_i_reg[7]_0\ => \g_rd.gvalid_low.rd_dc_i_reg\(7),
      \g_rd.gvalid_low.rd_dc_i_reg[8]_0\ => \g_rd.gvalid_low.rd_dc_i_reg\(8),
      \g_rd.gvalid_low.rd_dc_i_reg[9]_0\ => \g_rd.gvalid_low.rd_dc_i_reg\(9),
      m_aclk => m_aclk,
      rd_dc_i(0) => rd_dc_i(9)
    );
\gras.gpe.rdpe\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_pe_as
     port map (
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => rpntr_n_0,
      S(3) => rpntr_n_16,
      S(2) => rpntr_n_17,
      S(1) => rpntr_n_18,
      S(0) => rpntr_n_19,
      axis_prog_empty => axis_prog_empty,
      \gdiff.diff_pntr_pad_reg[8]_0\(3 downto 0) => \gdiff.diff_pntr_pad_reg[8]\(3 downto 0),
      \gdiff.diff_pntr_pad_reg[8]_1\(3) => rpntr_n_20,
      \gdiff.diff_pntr_pad_reg[8]_1\(2) => rpntr_n_21,
      \gdiff.diff_pntr_pad_reg[8]_1\(1) => rpntr_n_22,
      \gdiff.diff_pntr_pad_reg[8]_1\(0) => rpntr_n_23,
      \gdiff.diff_pntr_pad_reg[9]_0\(0) => rpntr_n_15,
      \gpe1.prog_empty_i_reg_0\ => \gc0.count_d1_reg\(0),
      m_aclk => m_aclk,
      \out\ => empty_fb_i
    );
\gras.rsts\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_status_flags_as
     port map (
      m_aclk => m_aclk,
      \out\ => empty_fb_i,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      ram_empty_fb_i_reg_1(0) => ram_empty_fb_i_reg_0(0),
      ram_empty_fb_i_reg_2 => \gc0.count_d1_reg\(0),
      ram_rd_en => ram_rd_en,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => \c1/v1_reg\(3 downto 0)
    );
rpntr: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_bin_cntr
     port map (
      DI(0) => rpntr_n_0,
      Q(8 downto 0) => Q(8 downto 0),
      S(3) => rpntr_n_16,
      S(2) => rpntr_n_17,
      S(1) => rpntr_n_18,
      S(0) => rpntr_n_19,
      WR_PNTR_RD(8 downto 0) => WR_PNTR_RD(8 downto 0),
      \gc0.count_d1_reg[0]_0\ => \gc0.count_d1_reg\(0),
      \gc0.count_d1_reg[6]_0\(3) => rpntr_n_20,
      \gc0.count_d1_reg[6]_0\(2) => rpntr_n_21,
      \gc0.count_d1_reg[6]_0\(1) => rpntr_n_22,
      \gc0.count_d1_reg[6]_0\(0) => rpntr_n_23,
      \gc0.count_d1_reg[7]_0\(0) => rpntr_n_15,
      \gc0.count_reg[8]_0\(0) => \gc0.count_reg[8]\(0),
      m_aclk => m_aclk,
      ram_rd_en => ram_rd_en,
      v1_reg(3 downto 0) => \c1/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_logic is
  port (
    axis_prog_full : out STD_LOGIC;
    \gic0.gc0.count_d1_reg\ : in STD_LOGIC_VECTOR ( 1 to 1 );
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gdiff.diff_pntr_pad_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gdiff.diff_pntr_pad_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_logic : entity is "wr_logic";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_logic;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^gic0.gc0.count_d1_reg[8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gwas.wsts_n_1\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_13 : STD_LOGIC;
  signal wpntr_n_14 : STD_LOGIC;
  signal wpntr_n_2 : STD_LOGIC;
  signal wpntr_n_24 : STD_LOGIC;
  signal wpntr_n_25 : STD_LOGIC;
  signal wpntr_n_26 : STD_LOGIC;
  signal wpntr_n_27 : STD_LOGIC;
  signal wpntr_n_28 : STD_LOGIC;
  signal wpntr_n_29 : STD_LOGIC;
  signal wpntr_n_3 : STD_LOGIC;
  signal wpntr_n_30 : STD_LOGIC;
  signal wpntr_n_31 : STD_LOGIC;
  signal wpntr_n_32 : STD_LOGIC;
  signal wpntr_n_43 : STD_LOGIC;
  signal wpntr_n_44 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gic0.gc0.count_d1_reg[8]\(8 downto 0) <= \^gic0.gc0.count_d1_reg[8]\(8 downto 0);
  \out\ <= \^out\;
\gwas.gpf.wrpf\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_pf_as
     port map (
      DI(2) => wpntr_n_13,
      DI(1) => wpntr_n_14,
      DI(0) => \gwas.wsts_n_1\,
      S(3 downto 2) => \gdiff.diff_pntr_pad_reg[4]\(1 downto 0),
      S(1) => wpntr_n_43,
      S(0) => wpntr_n_44,
      axis_prog_full => axis_prog_full,
      \gdiff.diff_pntr_pad_reg[2]_0\ => \gic0.gc0.count_d1_reg\(1),
      \gdiff.diff_pntr_pad_reg[8]_0\(3) => wpntr_n_24,
      \gdiff.diff_pntr_pad_reg[8]_0\(2) => wpntr_n_25,
      \gdiff.diff_pntr_pad_reg[8]_0\(1) => wpntr_n_26,
      \gdiff.diff_pntr_pad_reg[8]_0\(0) => wpntr_n_27,
      \gdiff.diff_pntr_pad_reg[8]_1\(3 downto 0) => \gdiff.diff_pntr_pad_reg[8]\(3 downto 0),
      \gdiff.diff_pntr_pad_reg[9]_0\(0) => S(0),
      \gpf1.prog_full_i_reg_0\ => ram_full_fb_i_reg,
      \out\ => \^out\,
      s_aclk => s_aclk
    );
\gwas.gwdc1.wdcext\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_dc_fwft_ext_as
     port map (
      Q(7 downto 0) => \^q\(7 downto 0),
      S(3) => wpntr_n_0,
      S(2) => wpntr_n_1,
      S(1) => wpntr_n_2,
      S(0) => wpntr_n_3,
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      s_aclk => s_aclk,
      \wr_data_count_i_reg[0]_0\ => \gic0.gc0.count_d1_reg\(1),
      \wr_data_count_i_reg[7]_0\(3) => wpntr_n_28,
      \wr_data_count_i_reg[7]_0\(2) => wpntr_n_29,
      \wr_data_count_i_reg[7]_0\(1) => wpntr_n_30,
      \wr_data_count_i_reg[7]_0\(0) => wpntr_n_31,
      \wr_data_count_i_reg[8]_0\(0) => wpntr_n_32
    );
\gwas.wsts\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_status_flags_as
     port map (
      DI(0) => \gwas.wsts_n_1\,
      E(0) => \^e\(0),
      Q(0) => \^gic0.gc0.count_d1_reg[8]\(0),
      RD_PNTR_WR(0) => RD_PNTR_WR(0),
      \gmux.gm[4].gms.ms\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      \out\ => \^out\,
      ram_full_fb_i_reg_0 => \gic0.gc0.count_d1_reg\(1),
      ram_full_fb_i_reg_1 => ram_full_fb_i_reg,
      s_aclk => s_aclk,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      v1_reg(0) => \c1/v1_reg\(4),
      v1_reg_0(0) => \c2/v1_reg\(4)
    );
wpntr: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_bin_cntr
     port map (
      DI(1) => wpntr_n_13,
      DI(0) => wpntr_n_14,
      E(0) => \^e\(0),
      Q(8 downto 0) => \^q\(8 downto 0),
      RD_PNTR_WR(8 downto 0) => RD_PNTR_WR(8 downto 0),
      S(3) => wpntr_n_0,
      S(2) => wpntr_n_1,
      S(1) => wpntr_n_2,
      S(0) => wpntr_n_3,
      \gic0.gc0.count_d1_reg[0]_0\(1) => wpntr_n_43,
      \gic0.gc0.count_d1_reg[0]_0\(0) => wpntr_n_44,
      \gic0.gc0.count_d1_reg[1]_0\ => \gic0.gc0.count_d1_reg\(1),
      \gic0.gc0.count_d1_reg[6]_0\(3) => wpntr_n_24,
      \gic0.gc0.count_d1_reg[6]_0\(2) => wpntr_n_25,
      \gic0.gc0.count_d1_reg[6]_0\(1) => wpntr_n_26,
      \gic0.gc0.count_d1_reg[6]_0\(0) => wpntr_n_27,
      \gic0.gc0.count_d1_reg[8]_0\(8 downto 0) => \^gic0.gc0.count_d1_reg[8]\(8 downto 0),
      \gic0.gc0.count_d2_reg[7]_0\(3) => wpntr_n_28,
      \gic0.gc0.count_d2_reg[7]_0\(2) => wpntr_n_29,
      \gic0.gc0.count_d2_reg[7]_0\(1) => wpntr_n_30,
      \gic0.gc0.count_d2_reg[7]_0\(0) => wpntr_n_31,
      \gic0.gc0.count_d2_reg[8]_0\(0) => wpntr_n_32,
      \gic0.gc0.count_reg[7]_0\(7 downto 0) => \gic0.gc0.count_reg[7]\(7 downto 0),
      \out\ => \^out\,
      s_aclk => s_aclk,
      s_axis_tvalid => s_axis_tvalid,
      v1_reg(0) => \c1/v1_reg\(4),
      v1_reg_0(0) => \c2/v1_reg\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_top is
  port (
    ENB_I : in STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_top : entity is "blk_mem_gen_top";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_top;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_top is
begin
\valid.cstr\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_generic_cstr
     port map (
      D(31 downto 0) => D(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      Q(8 downto 0) => Q(8 downto 0),
      m_aclk => m_aclk,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_top is
  port (
    ENB_I : in STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_top : entity is "blk_mem_gen_top";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_top;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_top is
begin
\valid.cstr\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_generic_cstr
     port map (
      D(33 downto 0) => D(33 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      Q(8 downto 0) => Q(8 downto 0),
      m_aclk => m_aclk,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tuser(1 downto 0) => s_axis_tuser(1 downto 0),
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_v8_4_4_synth is
  port (
    ENB_I : in STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_top
     port map (
      D(31 downto 0) => D(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      Q(8 downto 0) => Q(8 downto 0),
      m_aclk => m_aclk,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_v8_4_4_synth is
  port (
    ENB_I : in STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_top
     port map (
      D(33 downto 0) => D(33 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      Q(8 downto 0) => Q(8 downto 0),
      m_aclk => m_aclk,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tuser(1 downto 0) => s_axis_tuser(1 downto 0),
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_v8_4_4 is
  port (
    ENB_I : in STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_v8_4_4;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_v8_4_4 is
begin
inst_blk_mem_gen: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_v8_4_4_synth
     port map (
      D(31 downto 0) => D(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      Q(8 downto 0) => Q(8 downto 0),
      m_aclk => m_aclk,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_v8_4_4 is
  port (
    ENB_I : in STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_v8_4_4;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_v8_4_4 is
begin
inst_blk_mem_gen: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_v8_4_4_synth
     port map (
      D(33 downto 0) => D(33 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      Q(8 downto 0) => Q(8 downto 0),
      m_aclk => m_aclk,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tuser(1 downto 0) => s_axis_tuser(1 downto 0),
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_memory is
  port (
    ENB_I : in STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \goreg_bm.dout_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_memory : entity is "memory";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_memory;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_memory is
  signal doutb : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_blk_mem_gen_v8_4_4
     port map (
      D(31 downto 0) => doutb(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      Q(8 downto 0) => Q(8 downto 0),
      m_aclk => m_aclk,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tvalid => s_axis_tvalid
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(0),
      Q => m_axis_tdata(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(10),
      Q => m_axis_tdata(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(11),
      Q => m_axis_tdata(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(12),
      Q => m_axis_tdata(12),
      R => '0'
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(13),
      Q => m_axis_tdata(13),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(14),
      Q => m_axis_tdata(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(15),
      Q => m_axis_tdata(15),
      R => '0'
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(16),
      Q => m_axis_tdata(16),
      R => '0'
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(17),
      Q => m_axis_tdata(17),
      R => '0'
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(18),
      Q => m_axis_tdata(18),
      R => '0'
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(19),
      Q => m_axis_tdata(19),
      R => '0'
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(1),
      Q => m_axis_tdata(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(20),
      Q => m_axis_tdata(20),
      R => '0'
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(21),
      Q => m_axis_tdata(21),
      R => '0'
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(22),
      Q => m_axis_tdata(22),
      R => '0'
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(23),
      Q => m_axis_tdata(23),
      R => '0'
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(24),
      Q => m_axis_tdata(24),
      R => '0'
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(25),
      Q => m_axis_tdata(25),
      R => '0'
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(26),
      Q => m_axis_tdata(26),
      R => '0'
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(27),
      Q => m_axis_tdata(27),
      R => '0'
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(28),
      Q => m_axis_tdata(28),
      R => '0'
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(29),
      Q => m_axis_tdata(29),
      R => '0'
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(2),
      Q => m_axis_tdata(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(30),
      Q => m_axis_tdata(30),
      R => '0'
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(31),
      Q => m_axis_tdata(31),
      R => '0'
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(3),
      Q => m_axis_tdata(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(4),
      Q => m_axis_tdata(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(5),
      Q => m_axis_tdata(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(6),
      Q => m_axis_tdata(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(7),
      Q => m_axis_tdata(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(8),
      Q => m_axis_tdata(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[31]_0\(0),
      D => doutb(9),
      Q => m_axis_tdata(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_memory is
  port (
    ENB_I : in STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \goreg_bm.dout_i_reg[33]_0\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \goreg_bm.dout_i_reg[33]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_memory : entity is "memory";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_memory;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_memory is
  signal doutb : STD_LOGIC_VECTOR ( 33 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_blk_mem_gen_v8_4_4
     port map (
      D(33 downto 0) => doutb(33 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      Q(8 downto 0) => Q(8 downto 0),
      m_aclk => m_aclk,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tuser(1 downto 0) => s_axis_tuser(1 downto 0),
      s_axis_tvalid => s_axis_tvalid
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(0),
      Q => \goreg_bm.dout_i_reg[33]_0\(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(10),
      Q => \goreg_bm.dout_i_reg[33]_0\(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(11),
      Q => \goreg_bm.dout_i_reg[33]_0\(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(12),
      Q => \goreg_bm.dout_i_reg[33]_0\(12),
      R => '0'
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(13),
      Q => \goreg_bm.dout_i_reg[33]_0\(13),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(14),
      Q => \goreg_bm.dout_i_reg[33]_0\(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(15),
      Q => \goreg_bm.dout_i_reg[33]_0\(15),
      R => '0'
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(16),
      Q => \goreg_bm.dout_i_reg[33]_0\(16),
      R => '0'
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(17),
      Q => \goreg_bm.dout_i_reg[33]_0\(17),
      R => '0'
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(18),
      Q => \goreg_bm.dout_i_reg[33]_0\(18),
      R => '0'
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(19),
      Q => \goreg_bm.dout_i_reg[33]_0\(19),
      R => '0'
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(1),
      Q => \goreg_bm.dout_i_reg[33]_0\(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(20),
      Q => \goreg_bm.dout_i_reg[33]_0\(20),
      R => '0'
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(21),
      Q => \goreg_bm.dout_i_reg[33]_0\(21),
      R => '0'
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(22),
      Q => \goreg_bm.dout_i_reg[33]_0\(22),
      R => '0'
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(23),
      Q => \goreg_bm.dout_i_reg[33]_0\(23),
      R => '0'
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(24),
      Q => \goreg_bm.dout_i_reg[33]_0\(24),
      R => '0'
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(25),
      Q => \goreg_bm.dout_i_reg[33]_0\(25),
      R => '0'
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(26),
      Q => \goreg_bm.dout_i_reg[33]_0\(26),
      R => '0'
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(27),
      Q => \goreg_bm.dout_i_reg[33]_0\(27),
      R => '0'
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(28),
      Q => \goreg_bm.dout_i_reg[33]_0\(28),
      R => '0'
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(29),
      Q => \goreg_bm.dout_i_reg[33]_0\(29),
      R => '0'
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(2),
      Q => \goreg_bm.dout_i_reg[33]_0\(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(30),
      Q => \goreg_bm.dout_i_reg[33]_0\(30),
      R => '0'
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(31),
      Q => \goreg_bm.dout_i_reg[33]_0\(31),
      R => '0'
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(32),
      Q => \goreg_bm.dout_i_reg[33]_0\(32),
      R => '0'
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(33),
      Q => \goreg_bm.dout_i_reg[33]_0\(33),
      R => '0'
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(3),
      Q => \goreg_bm.dout_i_reg[33]_0\(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(4),
      Q => \goreg_bm.dout_i_reg[33]_0\(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(5),
      Q => \goreg_bm.dout_i_reg[33]_0\(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(6),
      Q => \goreg_bm.dout_i_reg[33]_0\(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(7),
      Q => \goreg_bm.dout_i_reg[33]_0\(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(8),
      Q => \goreg_bm.dout_i_reg[33]_0\(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => \goreg_bm.dout_i_reg[33]_1\(0),
      D => doutb(9),
      Q => \goreg_bm.dout_i_reg[33]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_ramfifo is
  port (
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_ramfifo;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_ramfifo is
  signal diff_wr_rd : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dout_i : STD_LOGIC;
  signal full_fb_axis : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_13\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_34\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_35\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_38\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_39\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_45\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_46\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_47\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_48\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_49\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_50\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_51\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_52\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_53\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_9\ : STD_LOGIC;
  signal \gras.rsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gras.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gwas.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwas.wsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_wr_en : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_rd : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gntv_or_sync_fifo.gcx.clkx_dest_out_bin_ff_reg_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 4 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_clk_x_pntrs
     port map (
      DI(1) => \gntv_or_sync_fifo.gcx.clkx_n_9\,
      DI(0) => \gntv_or_sync_fifo.gcx.clkx_n_10\,
      O(0) => diff_wr_rd(0),
      Q(8 downto 0) => rd_pntr(8 downto 0),
      RD_PNTR_WR(8 downto 0) => rd_pntr_wr(8 downto 0),
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      WR_PNTR_RD(8 downto 0) => wr_pntr_rd(8 downto 0),
      dest_out_bin_ff_reg(8) => \gntv_or_sync_fifo.gcx.clkx_n_15\,
      dest_out_bin_ff_reg(7) => \gntv_or_sync_fifo.gcx.clkx_n_47\,
      dest_out_bin_ff_reg(6 downto 4) => \NLW_gntv_or_sync_fifo.gcx.clkx_dest_out_bin_ff_reg_UNCONNECTED\(6 downto 4),
      dest_out_bin_ff_reg(3) => \gntv_or_sync_fifo.gcx.clkx_n_45\,
      \dest_out_bin_ff_reg[2]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_34\,
      \dest_out_bin_ff_reg[2]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_35\,
      \dest_out_bin_ff_reg[3]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_46\,
      \dest_out_bin_ff_reg[3]_1\ => \gntv_or_sync_fifo.gcx.clkx_n_51\,
      \dest_out_bin_ff_reg[3]_2\ => \gntv_or_sync_fifo.gcx.clkx_n_52\,
      \dest_out_bin_ff_reg[3]_3\ => \gntv_or_sync_fifo.gcx.clkx_n_53\,
      \dest_out_bin_ff_reg[6]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_11\,
      \dest_out_bin_ff_reg[6]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_12\,
      \dest_out_bin_ff_reg[6]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_13\,
      \dest_out_bin_ff_reg[6]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_14\,
      \dest_out_bin_ff_reg[6]_0\(3) => \gntv_or_sync_fifo.gcx.clkx_n_36\,
      \dest_out_bin_ff_reg[6]_0\(2) => \gntv_or_sync_fifo.gcx.clkx_n_37\,
      \dest_out_bin_ff_reg[6]_0\(1) => \gntv_or_sync_fifo.gcx.clkx_n_38\,
      \dest_out_bin_ff_reg[6]_0\(0) => \gntv_or_sync_fifo.gcx.clkx_n_39\,
      \dest_out_bin_ff_reg[7]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_48\,
      \dest_out_bin_ff_reg[7]_1\ => \gntv_or_sync_fifo.gcx.clkx_n_49\,
      \dest_out_bin_ff_reg[7]_2\ => \gntv_or_sync_fifo.gcx.clkx_n_50\,
      \gdiff.diff_pntr_pad_reg[9]\(8 downto 0) => wr_pntr_plus1(8 downto 0),
      \gmux.gm[3].gms.ms\(7 downto 0) => wr_pntr_plus2(7 downto 0),
      \gmux.gm[4].gms.ms\(0) => rd_pntr_plus1(8),
      m_aclk => m_aclk,
      s_aclk => s_aclk,
      \src_gray_ff_reg[8]\(8 downto 0) => wr_pntr(8 downto 0),
      v1_reg(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwas.wsts/c2/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \gras.rsts/c0/v1_reg\(3 downto 0),
      v1_reg_2(0) => \gras.rsts/c1/v1_reg\(4)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_rd_logic
     port map (
      DI(1) => \gntv_or_sync_fifo.gcx.clkx_n_9\,
      DI(0) => \gntv_or_sync_fifo.gcx.clkx_n_10\,
      E(0) => dout_i,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      O(0) => diff_wr_rd(0),
      Q(8 downto 0) => rd_pntr(8 downto 0),
      WR_PNTR_RD(8 downto 0) => wr_pntr_rd(8 downto 0),
      axis_prog_empty => axis_prog_empty,
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      \g_rd.gvalid_low.rd_dc_i_reg\(9) => \gntv_or_sync_fifo.gcx.clkx_n_47\,
      \g_rd.gvalid_low.rd_dc_i_reg\(8) => \gntv_or_sync_fifo.gcx.clkx_n_48\,
      \g_rd.gvalid_low.rd_dc_i_reg\(7) => \gntv_or_sync_fifo.gcx.clkx_n_49\,
      \g_rd.gvalid_low.rd_dc_i_reg\(6) => \gntv_or_sync_fifo.gcx.clkx_n_50\,
      \g_rd.gvalid_low.rd_dc_i_reg\(5) => \gntv_or_sync_fifo.gcx.clkx_n_51\,
      \g_rd.gvalid_low.rd_dc_i_reg\(4) => \gntv_or_sync_fifo.gcx.clkx_n_52\,
      \g_rd.gvalid_low.rd_dc_i_reg\(3) => \gntv_or_sync_fifo.gcx.clkx_n_53\,
      \g_rd.gvalid_low.rd_dc_i_reg\(2) => \gntv_or_sync_fifo.gcx.clkx_n_46\,
      \g_rd.gvalid_low.rd_dc_i_reg\(1) => \gntv_or_sync_fifo.gcx.clkx_n_45\,
      \gc0.count_d1_reg\(0) => rstblk_n_1,
      \gc0.count_reg[8]\(0) => rd_pntr_plus1(8),
      \gdiff.diff_pntr_pad_reg[8]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_11\,
      \gdiff.diff_pntr_pad_reg[8]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_12\,
      \gdiff.diff_pntr_pad_reg[8]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_13\,
      \gdiff.diff_pntr_pad_reg[8]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_14\,
      m_aclk => m_aclk,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_15\,
      ram_empty_fb_i_reg_0(0) => \gras.rsts/c1/v1_reg\(4),
      v1_reg(3 downto 0) => \gras.rsts/c0/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_wr_logic
     port map (
      E(0) => ram_wr_en,
      Q(8 downto 0) => wr_pntr(8 downto 0),
      RD_PNTR_WR(8 downto 0) => rd_pntr_wr(8 downto 0),
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      axis_prog_full => axis_prog_full,
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      \gdiff.diff_pntr_pad_reg[4]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_34\,
      \gdiff.diff_pntr_pad_reg[4]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_35\,
      \gdiff.diff_pntr_pad_reg[8]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_36\,
      \gdiff.diff_pntr_pad_reg[8]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_37\,
      \gdiff.diff_pntr_pad_reg[8]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_38\,
      \gdiff.diff_pntr_pad_reg[8]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_39\,
      \gic0.gc0.count_d1_reg\(1) => rstblk_n_0,
      \gic0.gc0.count_d1_reg[8]\(8 downto 0) => wr_pntr_plus1(8 downto 0),
      \gic0.gc0.count_reg[7]\(7 downto 0) => wr_pntr_plus2(7 downto 0),
      \gmux.gm[4].gms.ms\(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gwas.wsts/c2/v1_reg\(3 downto 0),
      \out\ => full_fb_axis,
      ram_full_fb_i_reg => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
\gntv_or_sync_fifo.mem\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_memory
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => wr_pntr(8 downto 0),
      E(0) => ram_wr_en,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      Q(8 downto 0) => rd_pntr(8 downto 0),
      \goreg_bm.dout_i_reg[31]_0\(0) => dout_i,
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      \out\ => full_fb_axis,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tvalid => s_axis_tvalid
    );
rstblk: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_reset_blk_ramfifo
     port map (
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ => rstblk_n_1,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ => rstblk_n_0,
      \out\ => rst_full_gen_i,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_ramfifo is
  port (
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 33 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_ramfifo;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_ramfifo is
  signal diff_wr_rd : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dout_i : STD_LOGIC;
  signal full_fb_axis : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_13\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_34\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_35\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_38\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_39\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_45\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_46\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_47\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_48\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_49\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_50\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_51\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_52\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_53\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_9\ : STD_LOGIC;
  signal \gras.rsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gras.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gwas.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwas.wsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_wr_en : STD_LOGIC;
  signal rd_pntr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal wr_pntr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_rd : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gntv_or_sync_fifo.gcx.clkx_dest_out_bin_ff_reg_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 4 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_clk_x_pntrs
     port map (
      DI(1) => \gntv_or_sync_fifo.gcx.clkx_n_9\,
      DI(0) => \gntv_or_sync_fifo.gcx.clkx_n_10\,
      O(0) => diff_wr_rd(0),
      Q(8 downto 0) => rd_pntr(8 downto 0),
      RD_PNTR_WR(8 downto 0) => rd_pntr_wr(8 downto 0),
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      WR_PNTR_RD(8 downto 0) => wr_pntr_rd(8 downto 0),
      dest_out_bin_ff_reg(8) => \gntv_or_sync_fifo.gcx.clkx_n_15\,
      dest_out_bin_ff_reg(7) => \gntv_or_sync_fifo.gcx.clkx_n_47\,
      dest_out_bin_ff_reg(6 downto 4) => \NLW_gntv_or_sync_fifo.gcx.clkx_dest_out_bin_ff_reg_UNCONNECTED\(6 downto 4),
      dest_out_bin_ff_reg(3) => \gntv_or_sync_fifo.gcx.clkx_n_45\,
      \dest_out_bin_ff_reg[2]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_34\,
      \dest_out_bin_ff_reg[2]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_35\,
      \dest_out_bin_ff_reg[3]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_46\,
      \dest_out_bin_ff_reg[3]_1\ => \gntv_or_sync_fifo.gcx.clkx_n_51\,
      \dest_out_bin_ff_reg[3]_2\ => \gntv_or_sync_fifo.gcx.clkx_n_52\,
      \dest_out_bin_ff_reg[3]_3\ => \gntv_or_sync_fifo.gcx.clkx_n_53\,
      \dest_out_bin_ff_reg[6]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_11\,
      \dest_out_bin_ff_reg[6]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_12\,
      \dest_out_bin_ff_reg[6]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_13\,
      \dest_out_bin_ff_reg[6]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_14\,
      \dest_out_bin_ff_reg[6]_0\(3) => \gntv_or_sync_fifo.gcx.clkx_n_36\,
      \dest_out_bin_ff_reg[6]_0\(2) => \gntv_or_sync_fifo.gcx.clkx_n_37\,
      \dest_out_bin_ff_reg[6]_0\(1) => \gntv_or_sync_fifo.gcx.clkx_n_38\,
      \dest_out_bin_ff_reg[6]_0\(0) => \gntv_or_sync_fifo.gcx.clkx_n_39\,
      \dest_out_bin_ff_reg[7]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_48\,
      \dest_out_bin_ff_reg[7]_1\ => \gntv_or_sync_fifo.gcx.clkx_n_49\,
      \dest_out_bin_ff_reg[7]_2\ => \gntv_or_sync_fifo.gcx.clkx_n_50\,
      \gdiff.diff_pntr_pad_reg[9]\(8 downto 0) => wr_pntr_plus1(8 downto 0),
      \gmux.gm[3].gms.ms\(7 downto 0) => wr_pntr_plus2(7 downto 0),
      \gmux.gm[4].gms.ms\(0) => rd_pntr_plus1(8),
      m_aclk => m_aclk,
      s_aclk => s_aclk,
      \src_gray_ff_reg[8]\(8 downto 0) => wr_pntr(8 downto 0),
      v1_reg(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwas.wsts/c2/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \gras.rsts/c0/v1_reg\(3 downto 0),
      v1_reg_2(0) => \gras.rsts/c1/v1_reg\(4)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_rd_logic
     port map (
      DI(1) => \gntv_or_sync_fifo.gcx.clkx_n_9\,
      DI(0) => \gntv_or_sync_fifo.gcx.clkx_n_10\,
      E(0) => dout_i,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      O(0) => diff_wr_rd(0),
      Q(8 downto 0) => rd_pntr(8 downto 0),
      WR_PNTR_RD(8 downto 0) => wr_pntr_rd(8 downto 0),
      axis_prog_empty => axis_prog_empty,
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      \g_rd.gvalid_low.rd_dc_i_reg\(9) => \gntv_or_sync_fifo.gcx.clkx_n_47\,
      \g_rd.gvalid_low.rd_dc_i_reg\(8) => \gntv_or_sync_fifo.gcx.clkx_n_48\,
      \g_rd.gvalid_low.rd_dc_i_reg\(7) => \gntv_or_sync_fifo.gcx.clkx_n_49\,
      \g_rd.gvalid_low.rd_dc_i_reg\(6) => \gntv_or_sync_fifo.gcx.clkx_n_50\,
      \g_rd.gvalid_low.rd_dc_i_reg\(5) => \gntv_or_sync_fifo.gcx.clkx_n_51\,
      \g_rd.gvalid_low.rd_dc_i_reg\(4) => \gntv_or_sync_fifo.gcx.clkx_n_52\,
      \g_rd.gvalid_low.rd_dc_i_reg\(3) => \gntv_or_sync_fifo.gcx.clkx_n_53\,
      \g_rd.gvalid_low.rd_dc_i_reg\(2) => \gntv_or_sync_fifo.gcx.clkx_n_46\,
      \g_rd.gvalid_low.rd_dc_i_reg\(1) => \gntv_or_sync_fifo.gcx.clkx_n_45\,
      \gc0.count_d1_reg\(0) => rstblk_n_1,
      \gc0.count_reg[8]\(0) => rd_pntr_plus1(8),
      \gdiff.diff_pntr_pad_reg[8]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_11\,
      \gdiff.diff_pntr_pad_reg[8]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_12\,
      \gdiff.diff_pntr_pad_reg[8]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_13\,
      \gdiff.diff_pntr_pad_reg[8]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_14\,
      m_aclk => m_aclk,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_15\,
      ram_empty_fb_i_reg_0(0) => \gras.rsts/c1/v1_reg\(4),
      v1_reg(3 downto 0) => \gras.rsts/c0/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_wr_logic
     port map (
      E(0) => ram_wr_en,
      Q(8 downto 0) => wr_pntr(8 downto 0),
      RD_PNTR_WR(8 downto 0) => rd_pntr_wr(8 downto 0),
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      axis_prog_full => axis_prog_full,
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      \gdiff.diff_pntr_pad_reg[4]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_34\,
      \gdiff.diff_pntr_pad_reg[4]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_35\,
      \gdiff.diff_pntr_pad_reg[8]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_36\,
      \gdiff.diff_pntr_pad_reg[8]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_37\,
      \gdiff.diff_pntr_pad_reg[8]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_38\,
      \gdiff.diff_pntr_pad_reg[8]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_39\,
      \gic0.gc0.count_d1_reg\(1) => rstblk_n_0,
      \gic0.gc0.count_d1_reg[8]\(8 downto 0) => wr_pntr_plus1(8 downto 0),
      \gic0.gc0.count_reg[7]\(7 downto 0) => wr_pntr_plus2(7 downto 0),
      \gmux.gm[4].gms.ms\(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gwas.wsts/c2/v1_reg\(3 downto 0),
      \out\ => full_fb_axis,
      ram_full_fb_i_reg => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
\gntv_or_sync_fifo.mem\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_memory
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => wr_pntr(8 downto 0),
      E(0) => ram_wr_en,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      Q(8 downto 0) => rd_pntr(8 downto 0),
      \goreg_bm.dout_i_reg[33]_0\(33 downto 0) => Q(33 downto 0),
      \goreg_bm.dout_i_reg[33]_1\(0) => dout_i,
      m_aclk => m_aclk,
      \out\ => full_fb_axis,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tuser(1 downto 0) => s_axis_tuser(1 downto 0),
      s_axis_tvalid => s_axis_tvalid
    );
rstblk: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_reset_blk_ramfifo
     port map (
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0\ => rstblk_n_1,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ => rstblk_n_0,
      \out\ => rst_full_gen_i,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_top is
  port (
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_top : entity is "fifo_generator_top";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_top;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_top is
begin
\grf.rf\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_ramfifo
     port map (
      axis_prog_empty => axis_prog_empty,
      axis_prog_full => axis_prog_full,
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_top is
  port (
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 33 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_top : entity is "fifo_generator_top";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_top;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_top is
begin
\grf.rf\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_ramfifo
     port map (
      Q(33 downto 0) => Q(33 downto 0),
      axis_prog_empty => axis_prog_empty,
      axis_prog_full => axis_prog_full,
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      m_aclk => m_aclk,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tready => s_axis_tready,
      s_axis_tuser(1 downto 0) => s_axis_tuser(1 downto 0),
      s_axis_tvalid => s_axis_tvalid,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5_synth is
  port (
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5_synth : entity is "fifo_generator_v13_2_5_synth";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5_synth;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5_synth is
begin
\gaxis_fifo.gaxisf.axisf\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_top
     port map (
      axis_prog_empty => axis_prog_empty,
      axis_prog_full => axis_prog_full,
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5_synth is
  port (
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 33 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5_synth : entity is "fifo_generator_v13_2_5_synth";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5_synth;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5_synth is
begin
\gaxis_fifo.gaxisf.axisf\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_top
     port map (
      Q(33 downto 0) => Q(33 downto 0),
      axis_prog_empty => axis_prog_empty,
      axis_prog_full => axis_prog_full,
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      m_aclk => m_aclk,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tready => s_axis_tready,
      s_axis_tuser(1 downto 0) => s_axis_tuser(1 downto 0),
      s_axis_tvalid => s_axis_tvalid,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 is
  port (
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_sbiterr : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    dbiterr : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    int_clk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    overflow : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    sleep : in STD_LOGIC;
    srst : in STD_LOGIC;
    underflow : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    din : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 32;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 32;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 11;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 11;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 11;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 12;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 13;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 508;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 512;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 9;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 : entity is "fifo_generator_v13_2_5";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const1>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  empty <= \<const1>\;
  full <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const1>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5_synth
     port map (
      axis_prog_empty => axis_prog_empty,
      axis_prog_full => axis_prog_full,
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 is
  port (
    almost_empty : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_sbiterr : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    dbiterr : out STD_LOGIC;
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    int_clk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    overflow : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    sleep : in STD_LOGIC;
    srst : in STD_LOGIC;
    underflow : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    din : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 32;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 2;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 34;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 11;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 11;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 11;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 12;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 13;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 508;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 512;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 9;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 : entity is "fifo_generator_v13_2_5";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const1>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  empty <= \<const1>\;
  full <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const1>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5_synth
     port map (
      Q(33 downto 2) => m_axis_tdata(31 downto 0),
      Q(1 downto 0) => m_axis_tuser(1 downto 0),
      axis_prog_empty => axis_prog_empty,
      axis_prog_full => axis_prog_full,
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      m_aclk => m_aclk,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tready => s_axis_tready,
      s_axis_tuser(1 downto 0) => s_axis_tuser(1 downto 0),
      s_axis_tvalid => s_axis_tvalid,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512 is
  port (
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512 : entity is "gpif2mst_async_32x512,fifo_generator_v13_2_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512 : entity is "gpif2mst_async_32x512";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512 : entity is "fifo_generator_v13_2_5,Vivado 2019.2";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 32;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 1;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 32;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 11;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 12;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 11;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 12;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 11;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 12;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 1;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 13;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 1;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 508;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 512;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_aclk : signal is "xilinx.com:signal:clock:1.0 master_aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of m_aclk : signal is "XIL_INTERFACENAME master_aclk, ASSOCIATED_BUSIF M_AXIS:M_AXI, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_PARAMETER of m_axis_tvalid : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_aclk : signal is "xilinx.com:signal:clock:1.0 slave_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_aclk : signal is "XIL_INTERFACENAME slave_aclk, ASSOCIATED_BUSIF S_AXIS:S_AXI, ASSOCIATED_RESET s_aresetn, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_aresetn : signal is "xilinx.com:signal:reset:1.0 slave_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_aresetn : signal is "XIL_INTERFACENAME slave_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
  attribute X_INTERFACE_INFO of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS TVALID";
  attribute X_INTERFACE_PARAMETER of s_axis_tvalid : signal is "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
begin
U0: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(9 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(9 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => axis_prog_empty,
      axis_prog_empty_thresh(8 downto 0) => B"000000000",
      axis_prog_full => axis_prog_full,
      axis_prog_full_thresh(8 downto 0) => B"000000000",
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(9 downto 0) => NLW_U0_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(17 downto 0) => B"000000000000000000",
      dout(17 downto 0) => NLW_U0_dout_UNCONNECTED(17 downto 0),
      empty => NLW_U0_empty_UNCONNECTED,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => m_aclk,
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(3 downto 0) => NLW_U0_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => m_axis_tready,
      m_axis_tstrb(3 downto 0) => NLW_U0_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(0) => NLW_U0_m_axis_tuser_UNCONNECTED(0),
      m_axis_tvalid => m_axis_tvalid,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(9 downto 0) => B"0000000000",
      prog_full_thresh_assert(9 downto 0) => B"0000000000",
      prog_full_thresh_negate(9 downto 0) => B"0000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => '0',
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => s_aclk,
      s_aclk_en => '0',
      s_aresetn => s_aresetn,
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => s_axis_tready,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(0) => '0',
      s_axis_tvalid => s_axis_tvalid,
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(9 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => '0',
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_HD1 is
  port (
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_HD1 : entity is "gpif2mst_async_32x512,fifo_generator_v13_2_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_HD1 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_HD1 : entity is "gpif2mst_async_32x512";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_HD1 : entity is "fifo_generator_v13_2_5,Vivado 2019.2";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_HD1;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_HD1 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 32;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 1;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 32;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 11;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 12;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 11;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 12;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 11;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 12;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 1;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 13;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 1;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 508;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 512;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_aclk : signal is "xilinx.com:signal:clock:1.0 master_aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of m_aclk : signal is "XIL_INTERFACENAME master_aclk, ASSOCIATED_BUSIF M_AXIS:M_AXI, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_PARAMETER of m_axis_tvalid : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_aclk : signal is "xilinx.com:signal:clock:1.0 slave_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_aclk : signal is "XIL_INTERFACENAME slave_aclk, ASSOCIATED_BUSIF S_AXIS:S_AXI, ASSOCIATED_RESET s_aresetn, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_aresetn : signal is "xilinx.com:signal:reset:1.0 slave_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_aresetn : signal is "XIL_INTERFACENAME slave_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
  attribute X_INTERFACE_INFO of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS TVALID";
  attribute X_INTERFACE_PARAMETER of s_axis_tvalid : signal is "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
begin
U0: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_fifo_generator_v13_2_5
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(9 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(9 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => axis_prog_empty,
      axis_prog_empty_thresh(8 downto 0) => B"000000000",
      axis_prog_full => axis_prog_full,
      axis_prog_full_thresh(8 downto 0) => B"000000000",
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(9 downto 0) => NLW_U0_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(17 downto 0) => B"000000000000000000",
      dout(17 downto 0) => NLW_U0_dout_UNCONNECTED(17 downto 0),
      empty => NLW_U0_empty_UNCONNECTED,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => m_aclk,
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(3 downto 0) => NLW_U0_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => m_axis_tready,
      m_axis_tstrb(3 downto 0) => NLW_U0_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(0) => NLW_U0_m_axis_tuser_UNCONNECTED(0),
      m_axis_tvalid => m_axis_tvalid,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(9 downto 0) => B"0000000000",
      prog_full_thresh_assert(9 downto 0) => B"0000000000",
      prog_full_thresh_negate(9 downto 0) => B"0000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => '0',
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => s_aclk,
      s_aclk_en => '0',
      s_aresetn => s_aresetn,
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => s_axis_tready,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(0) => '0',
      s_axis_tvalid => s_axis_tvalid,
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(9 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => '0',
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512 is
  port (
    axis_prog_empty : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512 : entity is "gpif2mst_async_34x512,fifo_generator_v13_2_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512 : entity is "gpif2mst_async_34x512";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512 : entity is "fifo_generator_v13_2_5,Vivado 2019.2";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 32;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 2;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 34;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 11;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 12;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 11;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 12;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 11;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 12;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 1;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 13;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 1;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 508;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 512;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_aclk : signal is "xilinx.com:signal:clock:1.0 master_aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of m_aclk : signal is "XIL_INTERFACENAME master_aclk, ASSOCIATED_BUSIF M_AXIS:M_AXI, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_PARAMETER of m_axis_tvalid : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_aclk : signal is "xilinx.com:signal:clock:1.0 slave_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_aclk : signal is "XIL_INTERFACENAME slave_aclk, ASSOCIATED_BUSIF S_AXIS:S_AXI, ASSOCIATED_RESET s_aresetn, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_aresetn : signal is "xilinx.com:signal:reset:1.0 slave_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_aresetn : signal is "XIL_INTERFACENAME slave_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
  attribute X_INTERFACE_INFO of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS TVALID";
  attribute X_INTERFACE_PARAMETER of s_axis_tvalid : signal is "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
begin
U0: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512_fifo_generator_v13_2_5
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(9 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(9 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => axis_prog_empty,
      axis_prog_empty_thresh(8 downto 0) => B"000000000",
      axis_prog_full => axis_prog_full,
      axis_prog_full_thresh(8 downto 0) => B"000000000",
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(9 downto 0) => NLW_U0_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(17 downto 0) => B"000000000000000000",
      dout(17 downto 0) => NLW_U0_dout_UNCONNECTED(17 downto 0),
      empty => NLW_U0_empty_UNCONNECTED,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => m_aclk,
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(3 downto 0) => NLW_U0_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => m_axis_tready,
      m_axis_tstrb(3 downto 0) => NLW_U0_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(1 downto 0) => m_axis_tuser(1 downto 0),
      m_axis_tvalid => m_axis_tvalid,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(9 downto 0) => B"0000000000",
      prog_full_thresh_assert(9 downto 0) => B"0000000000",
      prog_full_thresh_negate(9 downto 0) => B"0000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => '0',
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => s_aclk,
      s_aclk_en => '0',
      s_aresetn => s_aresetn,
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => s_axis_tready,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(1 downto 0) => s_axis_tuser(1 downto 0),
      s_axis_tvalid => s_axis_tvalid,
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(9 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => '0',
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst_gpif2mst_async is
  port (
    state_reg_bb0 : out STD_LOGIC;
    state_reg_bb1 : out STD_LOGIC;
    state_reg_bb2 : out STD_LOGIC;
    state_reg_bb3 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    \BREADY1__0\ : out STD_LOGIC;
    SL_RD_N_reg : in STD_LOGIC;
    SL_RD_N_reg_0 : in STD_LOGIC;
    SL_RD_N_reg_1 : in STD_LOGIC;
    SL_RD_N_reg_2 : in STD_LOGIC;
    SYS_CLK : in STD_LOGIC;
    SYS_RST_N : in STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    fifo_sel_reg : out STD_LOGIC_VECTOR ( 1 to 1 );
    in0 : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    sl_mode_reg_reg : out STD_LOGIC_VECTOR ( 1 to 1 );
    \state_reg[1]_0\ : in STD_LOGIC;
    \state_reg[2]_0\ : in STD_LOGIC;
    \state_reg[3]_0\ : in STD_LOGIC;
    u2f_rd_ready : in STD_LOGIC;
    u2f_rd_valid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pushed_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \pushed_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[1]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \state_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    u2f_rd_data : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_gpif2mst_async : entity is "gpif2mst_gpif2mst_async";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst_gpif2mst_async;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst_gpif2mst_async is
  signal SL_RD_N_i_3_n_0 : STD_LOGIC;
  signal \WIDTH_32.BLK_512.u_fifo_n_55\ : STD_LOGIC;
  signal \^axis_prog_full\ : STD_LOGIC;
  signal \^fifo_sel_reg\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \pushed[3]_i_3_n_0\ : STD_LOGIC;
  signal \pushed_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \pushed_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \pushed_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \pushed_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \pushed_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \pushed_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \pushed_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \pushed_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \pushed_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \pushed_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \pushed_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \pushed_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \pushed_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \pushed_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \pushed_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \pushed_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \pushed_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \pushed_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \pushed_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \pushed_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \pushed_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \pushed_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \pushed_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \pushed_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \pushed_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \pushed_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \pushed_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \pushed_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \pushed_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \pushed_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \pushed_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \^state_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u2f_rd_items : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^u2f_rd_valid\ : STD_LOGIC;
  signal u2f_wr_ready : STD_LOGIC;
  signal witems : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_pushed_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute IMPORTED_FROM : string;
  attribute IMPORTED_FROM of \WIDTH_32.BLK_512.u_fifo\ : label is "/home/adki/work/projects/ez-usb-fx3/hwlib/gpif2mst/fifo_async/z7/vivado.2019.2/gpif2mst_async_32x512/gpif2mst_async_32x512.dcp";
  attribute IMPORTED_TYPE : string;
  attribute IMPORTED_TYPE of \WIDTH_32.BLK_512.u_fifo\ : label is "CHECKPOINT";
  attribute IS_IMPORTED : boolean;
  attribute IS_IMPORTED of \WIDTH_32.BLK_512.u_fifo\ : label is std.standard.true;
  attribute black_box_pad_pin : string;
  attribute black_box_pad_pin of \WIDTH_32.BLK_512.u_fifo\ : label is "m_aclk,s_aclk,s_aresetn,s_axis_tvalid,s_axis_tready,s_axis_tdata[31:0],m_axis_tvalid,m_axis_tready,m_axis_tdata[31:0],axis_wr_data_count[9:0],axis_rd_data_count[9:0],axis_prog_full,axis_prog_empty";
  attribute syn_black_box : string;
  attribute syn_black_box of \WIDTH_32.BLK_512.u_fifo\ : label is "1";
  attribute x_core_info : string;
  attribute x_core_info of \WIDTH_32.BLK_512.u_fifo\ : label is "fifo_generator_v13_2_5,Vivado 2019.2";
begin
  \^state_reg\(3) <= state_reg_bb3;
  axis_prog_full <= \^axis_prog_full\;
  fifo_sel_reg(1) <= \^fifo_sel_reg\(1);
  state_reg_bb0 <= \^state_reg\(0);
  state_reg_bb1 <= \^state_reg\(1);
  state_reg_bb2 <= \^state_reg\(2);
  u2f_rd_valid <= \^u2f_rd_valid\;
BREADY_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^u2f_rd_valid\,
      I1 => u2f_rd_ready,
      O => \BREADY1__0\
    );
SL_RD_N_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFEFFFF"
    )
        port map (
      I0 => SL_RD_N_reg_1,
      I1 => \pushed_reg[0]\(0),
      I2 => \pushed_reg[0]\(2),
      I3 => \pushed_reg[0]\(1),
      I4 => SL_RD_N_reg_0,
      I5 => SL_RD_N_i_3_n_0,
      O => \^state_reg\(0)
    );
SL_RD_N_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51FF51FF40FF4000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \^axis_prog_full\,
      I3 => \pushed_reg[0]\(1),
      I4 => SL_RD_N_reg_2,
      I5 => SL_RD_N_reg,
      O => SL_RD_N_i_3_n_0
    );
\WIDTH_32.BLK_512.u_fifo\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512_HD1
     port map (
      axis_prog_empty => \WIDTH_32.BLK_512.u_fifo_n_55\,
      axis_prog_full => \^axis_prog_full\,
      axis_rd_data_count(9 downto 0) => u2f_rd_items(9 downto 0),
      axis_wr_data_count(9 downto 0) => witems(9 downto 0),
      m_aclk => ACLK,
      m_axis_tdata(31 downto 0) => u2f_rd_data(31 downto 0),
      m_axis_tready => u2f_rd_ready,
      m_axis_tvalid => \^u2f_rd_valid\,
      s_aclk => SYS_CLK,
      s_aresetn => SYS_RST_N,
      s_axis_tdata(31 downto 0) => Q(31 downto 0),
      s_axis_tready => u2f_wr_ready,
      s_axis_tvalid => s_axis_tvalid
    );
\pushed[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \pushed_reg[0]\(3),
      I1 => \pushed_reg[0]\(2),
      I2 => \pushed_reg[0]\(1),
      I3 => \pushed_reg[0]\(0),
      I4 => \pushed_reg[0]\(4),
      I5 => \pushed_reg[3]_i_2_n_7\,
      O => D(0)
    );
\pushed[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \pushed_reg[0]\(3),
      I1 => \pushed_reg[0]\(2),
      I2 => \pushed_reg[0]\(1),
      I3 => \pushed_reg[0]\(0),
      I4 => \pushed_reg[0]\(4),
      I5 => \pushed_reg[11]_i_2_n_5\,
      O => D(10)
    );
\pushed[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \pushed_reg[0]\(3),
      I1 => \pushed_reg[0]\(2),
      I2 => \pushed_reg[0]\(1),
      I3 => \pushed_reg[0]\(0),
      I4 => \pushed_reg[0]\(4),
      I5 => \pushed_reg[11]_i_2_n_4\,
      O => D(11)
    );
\pushed[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \pushed_reg[0]\(3),
      I1 => \pushed_reg[0]\(2),
      I2 => \pushed_reg[0]\(1),
      I3 => \pushed_reg[0]\(0),
      I4 => \pushed_reg[0]\(4),
      I5 => \pushed_reg[15]_i_2_n_7\,
      O => D(12)
    );
\pushed[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \pushed_reg[0]\(3),
      I1 => \pushed_reg[0]\(2),
      I2 => \pushed_reg[0]\(1),
      I3 => \pushed_reg[0]\(0),
      I4 => \pushed_reg[0]\(4),
      I5 => \pushed_reg[15]_i_2_n_6\,
      O => D(13)
    );
\pushed[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \pushed_reg[0]\(3),
      I1 => \pushed_reg[0]\(2),
      I2 => \pushed_reg[0]\(1),
      I3 => \pushed_reg[0]\(0),
      I4 => \pushed_reg[0]\(4),
      I5 => \pushed_reg[15]_i_2_n_5\,
      O => D(14)
    );
\pushed[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \pushed_reg[0]\(3),
      I1 => \pushed_reg[0]\(2),
      I2 => \pushed_reg[0]\(1),
      I3 => \pushed_reg[0]\(0),
      I4 => \pushed_reg[0]\(4),
      I5 => \pushed_reg[15]_i_2_n_4\,
      O => D(15)
    );
\pushed[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \pushed_reg[0]\(3),
      I1 => \pushed_reg[0]\(2),
      I2 => \pushed_reg[0]\(1),
      I3 => \pushed_reg[0]\(0),
      I4 => \pushed_reg[0]\(4),
      I5 => \pushed_reg[3]_i_2_n_6\,
      O => D(1)
    );
\pushed[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \pushed_reg[0]\(3),
      I1 => \pushed_reg[0]\(2),
      I2 => \pushed_reg[0]\(1),
      I3 => \pushed_reg[0]\(0),
      I4 => \pushed_reg[0]\(4),
      I5 => \pushed_reg[3]_i_2_n_5\,
      O => D(2)
    );
\pushed[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \pushed_reg[0]\(3),
      I1 => \pushed_reg[0]\(2),
      I2 => \pushed_reg[0]\(1),
      I3 => \pushed_reg[0]\(0),
      I4 => \pushed_reg[0]\(4),
      I5 => \pushed_reg[3]_i_2_n_4\,
      O => D(3)
    );
\pushed[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \pushed_reg[15]\(0),
      I1 => s_axis_tvalid,
      I2 => u2f_wr_ready,
      O => \pushed[3]_i_3_n_0\
    );
\pushed[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \pushed_reg[0]\(3),
      I1 => \pushed_reg[0]\(2),
      I2 => \pushed_reg[0]\(1),
      I3 => \pushed_reg[0]\(0),
      I4 => \pushed_reg[0]\(4),
      I5 => \pushed_reg[7]_i_2_n_7\,
      O => D(4)
    );
\pushed[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \pushed_reg[0]\(3),
      I1 => \pushed_reg[0]\(2),
      I2 => \pushed_reg[0]\(1),
      I3 => \pushed_reg[0]\(0),
      I4 => \pushed_reg[0]\(4),
      I5 => \pushed_reg[7]_i_2_n_6\,
      O => D(5)
    );
\pushed[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \pushed_reg[0]\(3),
      I1 => \pushed_reg[0]\(2),
      I2 => \pushed_reg[0]\(1),
      I3 => \pushed_reg[0]\(0),
      I4 => \pushed_reg[0]\(4),
      I5 => \pushed_reg[7]_i_2_n_5\,
      O => D(6)
    );
\pushed[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \pushed_reg[0]\(3),
      I1 => \pushed_reg[0]\(2),
      I2 => \pushed_reg[0]\(1),
      I3 => \pushed_reg[0]\(0),
      I4 => \pushed_reg[0]\(4),
      I5 => \pushed_reg[7]_i_2_n_4\,
      O => D(7)
    );
\pushed[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \pushed_reg[0]\(3),
      I1 => \pushed_reg[0]\(2),
      I2 => \pushed_reg[0]\(1),
      I3 => \pushed_reg[0]\(0),
      I4 => \pushed_reg[0]\(4),
      I5 => \pushed_reg[11]_i_2_n_7\,
      O => D(8)
    );
\pushed[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \pushed_reg[0]\(3),
      I1 => \pushed_reg[0]\(2),
      I2 => \pushed_reg[0]\(1),
      I3 => \pushed_reg[0]\(0),
      I4 => \pushed_reg[0]\(4),
      I5 => \pushed_reg[11]_i_2_n_6\,
      O => D(9)
    );
\pushed_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pushed_reg[7]_i_2_n_0\,
      CO(3) => \pushed_reg[11]_i_2_n_0\,
      CO(2) => \pushed_reg[11]_i_2_n_1\,
      CO(1) => \pushed_reg[11]_i_2_n_2\,
      CO(0) => \pushed_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pushed_reg[11]_i_2_n_4\,
      O(2) => \pushed_reg[11]_i_2_n_5\,
      O(1) => \pushed_reg[11]_i_2_n_6\,
      O(0) => \pushed_reg[11]_i_2_n_7\,
      S(3 downto 0) => \pushed_reg[15]\(11 downto 8)
    );
\pushed_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pushed_reg[11]_i_2_n_0\,
      CO(3) => \NLW_pushed_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \pushed_reg[15]_i_2_n_1\,
      CO(1) => \pushed_reg[15]_i_2_n_2\,
      CO(0) => \pushed_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pushed_reg[15]_i_2_n_4\,
      O(2) => \pushed_reg[15]_i_2_n_5\,
      O(1) => \pushed_reg[15]_i_2_n_6\,
      O(0) => \pushed_reg[15]_i_2_n_7\,
      S(3 downto 0) => \pushed_reg[15]\(15 downto 12)
    );
\pushed_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pushed_reg[3]_i_2_n_0\,
      CO(2) => \pushed_reg[3]_i_2_n_1\,
      CO(1) => \pushed_reg[3]_i_2_n_2\,
      CO(0) => \pushed_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \pushed_reg[15]\(0),
      O(3) => \pushed_reg[3]_i_2_n_4\,
      O(2) => \pushed_reg[3]_i_2_n_5\,
      O(1) => \pushed_reg[3]_i_2_n_6\,
      O(0) => \pushed_reg[3]_i_2_n_7\,
      S(3 downto 1) => \pushed_reg[15]\(3 downto 1),
      S(0) => \pushed[3]_i_3_n_0\
    );
\pushed_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pushed_reg[3]_i_2_n_0\,
      CO(3) => \pushed_reg[7]_i_2_n_0\,
      CO(2) => \pushed_reg[7]_i_2_n_1\,
      CO(1) => \pushed_reg[7]_i_2_n_2\,
      CO(0) => \pushed_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pushed_reg[7]_i_2_n_4\,
      O(2) => \pushed_reg[7]_i_2_n_5\,
      O(1) => \pushed_reg[7]_i_2_n_6\,
      O(0) => \pushed_reg[7]_i_2_n_7\,
      S(3 downto 0) => \pushed_reg[15]\(7 downto 4)
    );
\state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => \state_reg[1]_0\,
      I1 => \^fifo_sel_reg\(1),
      I2 => \state_reg[1]_1\(1),
      I3 => \state_reg[1]_1\(0),
      I4 => \state_reg[1]_1\(4),
      I5 => \state_reg[1]_1\(3),
      O => \^state_reg\(1)
    );
\state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080800000800"
    )
        port map (
      I0 => \state_reg[1]_1\(2),
      I1 => \state_reg[2]_0\,
      I2 => \state_reg[1]_1\(3),
      I3 => \^fifo_sel_reg\(1),
      I4 => \state_reg[2]_1\(0),
      I5 => \state_reg[1]_0\,
      O => \^state_reg\(2)
    );
\state[3]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => \out\(1),
      I1 => \^axis_prog_full\,
      I2 => \out\(0),
      I3 => SL_RD_N_reg,
      I4 => SL_RD_N_reg_0,
      O => \^fifo_sel_reg\(1)
    );
\state[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8B00"
    )
        port map (
      I0 => \state_reg[2]_1\(0),
      I1 => \^fifo_sel_reg\(1),
      I2 => \state_reg[1]_0\,
      I3 => \^state_reg\(3),
      I4 => \state_reg[3]_0\,
      O => sl_mode_reg_reg(1)
    );
u2f_wr_full_inferred_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => u2f_wr_ready,
      O => in0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_gpif2mst_async__parameterized0\ is
  port (
    state_reg_bb0 : in STD_LOGIC;
    state_reg_bb1 : out STD_LOGIC;
    state_reg_bb2 : in STD_LOGIC;
    state_reg_bb3 : out STD_LOGIC;
    state_reg_bb4 : out STD_LOGIC;
    ACLK : in STD_LOGIC;
    SL_DT_O_reg : in STD_LOGIC_VECTOR ( 29 downto 9 );
    \SL_DT_O_reg[25]_0\ : in STD_LOGIC;
    \SL_DT_O_reg[26]_0\ : in STD_LOGIC;
    \SL_DT_O_reg[29]_0\ : in STD_LOGIC;
    \SL_DT_O_reg[9]_0\ : in STD_LOGIC;
    \SL_DT_O_reg[9]_1\ : in STD_LOGIC;
    SL_PKTEND_N_reg : in STD_LOGIC;
    SL_PKTEND_N_reg_0 : in STD_LOGIC;
    SYS_CLK : in STD_LOGIC;
    SYS_RST_N : in STD_LOGIC;
    axis_prog_full : in STD_LOGIC;
    cnt_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cnt_reg[0]_0\ : in STD_LOGIC;
    \cnt_reg[0]_1\ : in STD_LOGIC;
    \cnt_reg[0]_2\ : in STD_LOGIC;
    \cnt_reg[0]_3\ : in STD_LOGIC;
    \cnt_reg[0]_4\ : in STD_LOGIC;
    \cnt_reg[0]_5\ : in STD_LOGIC;
    f2u_wr_ready : out STD_LOGIC;
    f2u_wr_valid : in STD_LOGIC;
    sl_pktend_n_reg_reg : in STD_LOGIC;
    sl_pktend_n_reg_reg_0 : in STD_LOGIC;
    sl_pktend_n_reg_reg_1 : in STD_LOGIC;
    sl_pktend_n_reg_reg_2 : in STD_LOGIC;
    sl_wr_n_reg_reg : out STD_LOGIC;
    sl_wr_n_reg_reg_0 : in STD_LOGIC;
    sl_wr_n_reg_reg_1 : in STD_LOGIC;
    sl_wr_n_reg_reg_2 : in STD_LOGIC;
    sl_wr_n_reg_reg_3 : in STD_LOGIC;
    \state[0]_i_2_0\ : in STD_LOGIC;
    \state[0]_i_4_0\ : in STD_LOGIC;
    \state[0]_i_5_0\ : in STD_LOGIC;
    \state[0]_i_5_2\ : in STD_LOGIC;
    \state[2]_i_3_0\ : in STD_LOGIC;
    \state[3]_i_4_0\ : in STD_LOGIC;
    \state[3]_i_4_1\ : in STD_LOGIC;
    \state[3]_i_4_2\ : in STD_LOGIC;
    \state[3]_i_4_3\ : in STD_LOGIC;
    \state[4]_i_6_0\ : in STD_LOGIC;
    \state[4]_i_6_1\ : in STD_LOGIC;
    \state[4]_i_7_0\ : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC;
    \state_reg[0]_1\ : in STD_LOGIC;
    \state_reg[0]_2\ : in STD_LOGIC;
    \state_reg[0]_3\ : in STD_LOGIC;
    \state_reg[0]_4\ : in STD_LOGIC;
    \state_reg[0]_5\ : in STD_LOGIC;
    \state_reg[0]_6\ : in STD_LOGIC;
    \state_reg[0]_7\ : in STD_LOGIC;
    \state_reg[0]_8\ : in STD_LOGIC;
    \state_reg[0]_9\ : in STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \state_reg[1]_10\ : in STD_LOGIC;
    \state_reg[1]_11\ : in STD_LOGIC;
    \state_reg[1]_12\ : in STD_LOGIC;
    \state_reg[1]_2\ : out STD_LOGIC;
    \state_reg[1]_3\ : in STD_LOGIC;
    \state_reg[1]_4\ : in STD_LOGIC;
    \state_reg[1]_5\ : in STD_LOGIC;
    \state_reg[1]_6\ : in STD_LOGIC;
    \state_reg[1]_7\ : in STD_LOGIC;
    \state_reg[1]_8\ : in STD_LOGIC;
    \state_reg[1]_9\ : in STD_LOGIC;
    \state_reg[2]_0\ : in STD_LOGIC;
    \state_reg[2]_1\ : in STD_LOGIC;
    \state_reg[2]_2\ : in STD_LOGIC;
    \state_reg[2]_4\ : in STD_LOGIC;
    \state_reg[3]_0\ : out STD_LOGIC;
    \state_reg[3]_1\ : in STD_LOGIC;
    \state_reg[3]_10\ : in STD_LOGIC;
    \state_reg[3]_2\ : in STD_LOGIC;
    \state_reg[3]_3\ : in STD_LOGIC;
    \state_reg[3]_4\ : in STD_LOGIC;
    \state_reg[3]_5\ : in STD_LOGIC;
    \state_reg[3]_6\ : in STD_LOGIC;
    \state_reg[3]_7\ : in STD_LOGIC;
    \state_reg[3]_8\ : in STD_LOGIC;
    \state_reg[3]_9\ : in STD_LOGIC;
    \state_reg[4]_0\ : out STD_LOGIC;
    \state_reg[4]_1\ : out STD_LOGIC;
    \state_reg[4]_10\ : in STD_LOGIC;
    \state_reg[4]_3\ : in STD_LOGIC;
    \state_reg[4]_4\ : in STD_LOGIC;
    \state_reg[4]_5\ : in STD_LOGIC;
    \state_reg[4]_6\ : in STD_LOGIC;
    \state_reg[4]_7\ : in STD_LOGIC;
    \state_reg[4]_8\ : in STD_LOGIC;
    \state_reg[4]_9\ : in STD_LOGIC;
    timeout_reg : in STD_LOGIC_VECTOR ( 2 to 2 );
    \timeout_reg[2]_0\ : in STD_LOGIC;
    \timeout_reg[2]_1\ : in STD_LOGIC;
    \timeout_reg[2]_2\ : in STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SL_FLAGA : out STD_LOGIC_VECTOR ( 0 to 0 );
    SL_FLAGD : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \state[0]_i_5_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[2]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[4]_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_gpif2mst_async__parameterized0\ : entity is "gpif2mst_gpif2mst_async";
end \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_gpif2mst_async__parameterized0\;

architecture STRUCTURE of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_gpif2mst_async__parameterized0\ is
  signal \SL_DT_O[31]_i_3_n_0\ : STD_LOGIC;
  signal SL_PKTEND_N_i_3_n_0 : STD_LOGIC;
  signal SL_WR_N_i_3_n_0 : STD_LOGIC;
  signal SL_WR_N_i_5_n_0 : STD_LOGIC;
  signal SL_WR_N_i_6_n_0 : STD_LOGIC;
  signal SL_WR_N_i_8_n_0 : STD_LOGIC;
  signal \WIDTH_34.BLK_512.u_fifo_n_1\ : STD_LOGIC;
  signal \WIDTH_34.BLK_512.u_fifo_n_46\ : STD_LOGIC;
  signal \WIDTH_34.BLK_512.u_fifo_n_47\ : STD_LOGIC;
  signal \WIDTH_34.BLK_512.u_fifo_n_48\ : STD_LOGIC;
  signal \WIDTH_34.BLK_512.u_fifo_n_49\ : STD_LOGIC;
  signal \WIDTH_34.BLK_512.u_fifo_n_50\ : STD_LOGIC;
  signal \WIDTH_34.BLK_512.u_fifo_n_51\ : STD_LOGIC;
  signal \WIDTH_34.BLK_512.u_fifo_n_52\ : STD_LOGIC;
  signal \WIDTH_34.BLK_512.u_fifo_n_53\ : STD_LOGIC;
  signal \WIDTH_34.BLK_512.u_fifo_n_54\ : STD_LOGIC;
  signal \WIDTH_34.BLK_512.u_fifo_n_55\ : STD_LOGIC;
  signal \WIDTH_34.BLK_512.u_fifo_n_56\ : STD_LOGIC;
  signal \WIDTH_34.BLK_512.u_fifo_n_57\ : STD_LOGIC;
  signal \cnt[15]_i_7_n_0\ : STD_LOGIC;
  signal \cnt[15]_i_8_n_0\ : STD_LOGIC;
  signal f2u_rd_data : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal f2u_rd_ready : STD_LOGIC;
  signal sl_pktend_n_reg_i_2_n_0 : STD_LOGIC;
  signal sl_pktend_n_reg_i_3_n_0 : STD_LOGIC;
  signal sl_pktend_n_reg_i_4_n_0 : STD_LOGIC;
  signal sl_pktend_n_reg_i_6_n_0 : STD_LOGIC;
  signal sl_wr_n_reg_i_2_n_0 : STD_LOGIC;
  signal sl_wr_n_reg_i_3_n_0 : STD_LOGIC;
  signal sl_wr_n_reg_i_4_n_0 : STD_LOGIC;
  signal \state[0]_i_12_n_0\ : STD_LOGIC;
  signal \state[0]_i_13_n_0\ : STD_LOGIC;
  signal \state[0]_i_14_n_0\ : STD_LOGIC;
  signal \state[0]_i_15_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[0]_i_4_n_0\ : STD_LOGIC;
  signal \state[0]_i_5_n_0\ : STD_LOGIC;
  signal \state[0]_i_7_n_0\ : STD_LOGIC;
  signal \state[1]_i_15_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_4_n_0\ : STD_LOGIC;
  signal \state[1]_i_5_n_0\ : STD_LOGIC;
  signal \state[1]_i_6_n_0\ : STD_LOGIC;
  signal \state[1]_i_7_n_0\ : STD_LOGIC;
  signal \state[2]_i_10_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_21_n_0\ : STD_LOGIC;
  signal \state[3]_i_23_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[3]_i_3_n_0\ : STD_LOGIC;
  signal \state[3]_i_4_n_0\ : STD_LOGIC;
  signal \state[3]_i_7_n_0\ : STD_LOGIC;
  signal \state[4]_i_12_n_0\ : STD_LOGIC;
  signal \state[4]_i_17_n_0\ : STD_LOGIC;
  signal \state[4]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]_i_3_n_0\ : STD_LOGIC;
  signal \state[4]_i_6_n_0\ : STD_LOGIC;
  signal \state[4]_i_7_n_0\ : STD_LOGIC;
  signal \state[4]_i_8_n_0\ : STD_LOGIC;
  signal \^state_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \timeout[2]_i_3_n_0\ : STD_LOGIC;
  signal \timeout[2]_i_4_n_0\ : STD_LOGIC;
  signal witems : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute IMPORTED_FROM : string;
  attribute IMPORTED_FROM of \WIDTH_34.BLK_512.u_fifo\ : label is "/home/adki/work/projects/ez-usb-fx3/hwlib/gpif2mst/fifo_async/z7/vivado.2019.2/gpif2mst_async_34x512/gpif2mst_async_34x512.dcp";
  attribute IMPORTED_TYPE : string;
  attribute IMPORTED_TYPE of \WIDTH_34.BLK_512.u_fifo\ : label is "CHECKPOINT";
  attribute IS_IMPORTED : boolean;
  attribute IS_IMPORTED of \WIDTH_34.BLK_512.u_fifo\ : label is std.standard.true;
  attribute black_box_pad_pin : string;
  attribute black_box_pad_pin of \WIDTH_34.BLK_512.u_fifo\ : label is "m_aclk,s_aclk,s_aresetn,s_axis_tvalid,s_axis_tready,s_axis_tdata[31:0],s_axis_tuser[1:0],m_axis_tvalid,m_axis_tready,m_axis_tdata[31:0],m_axis_tuser[1:0],axis_wr_data_count[9:0],axis_rd_data_count[9:0],axis_prog_full,axis_prog_empty";
  attribute syn_black_box : string;
  attribute syn_black_box of \WIDTH_34.BLK_512.u_fifo\ : label is "1";
  attribute x_core_info : string;
  attribute x_core_info of \WIDTH_34.BLK_512.u_fifo\ : label is "fifo_generator_v13_2_5,Vivado 2019.2";
begin
  \^state_reg\(2) <= state_reg_bb2;
  \^state_reg\(0) <= state_reg_bb0;
  state_reg_bb1 <= \^state_reg\(1);
  state_reg_bb3 <= \^state_reg\(3);
  state_reg_bb4 <= \^state_reg\(4);
\SL_DT_O[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888F8F8"
    )
        port map (
      I0 => SL_DT_O_reg(20),
      I1 => Q(0),
      I2 => f2u_rd_data(0),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(0)
    );
\SL_DT_O[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888F8F8"
    )
        port map (
      I0 => SL_DT_O_reg(20),
      I1 => Q(0),
      I2 => f2u_rd_data(10),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(10)
    );
\SL_DT_O[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => f2u_rd_data(11),
      O => D(11)
    );
\SL_DT_O[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => f2u_rd_data(12),
      O => D(12)
    );
\SL_DT_O[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => f2u_rd_data(13),
      O => D(13)
    );
\SL_DT_O[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => f2u_rd_data(14),
      O => D(14)
    );
\SL_DT_O[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => f2u_rd_data(15),
      O => D(15)
    );
\SL_DT_O[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => f2u_rd_data(16),
      O => D(16)
    );
\SL_DT_O[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => f2u_rd_data(17),
      O => D(17)
    );
\SL_DT_O[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => f2u_rd_data(18),
      O => D(18)
    );
\SL_DT_O[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888F8F8"
    )
        port map (
      I0 => SL_DT_O_reg(20),
      I1 => Q(0),
      I2 => f2u_rd_data(19),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(19)
    );
\SL_DT_O[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => f2u_rd_data(1),
      O => D(1)
    );
\SL_DT_O[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => f2u_rd_data(20),
      I1 => \out\(3),
      I2 => \out\(2),
      I3 => SL_DT_O_reg(20),
      O => D(20)
    );
\SL_DT_O[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => f2u_rd_data(21),
      O => D(21)
    );
\SL_DT_O[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => f2u_rd_data(22),
      I1 => \out\(3),
      I2 => \out\(2),
      I3 => SL_DT_O_reg(22),
      O => D(22)
    );
\SL_DT_O[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => f2u_rd_data(23),
      O => D(23)
    );
\SL_DT_O[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => f2u_rd_data(24),
      I1 => \out\(3),
      I2 => \out\(2),
      I3 => SL_DT_O_reg(22),
      O => D(24)
    );
\SL_DT_O[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF08FF08FF08"
    )
        port map (
      I0 => SL_DT_O_reg(22),
      I1 => \timeout_reg[2]_1\,
      I2 => SL_DT_O_reg(25),
      I3 => \SL_DT_O_reg[25]_0\,
      I4 => SL_DT_O_reg(9),
      I5 => f2u_rd_data(25),
      O => D(25)
    );
\SL_DT_O[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8A8A8A8A8A8A8A"
    )
        port map (
      I0 => f2u_rd_data(26),
      I1 => \out\(3),
      I2 => \out\(2),
      I3 => SL_DT_O_reg(26),
      I4 => \SL_DT_O_reg[26]_0\,
      I5 => SL_DT_O_reg(22),
      O => D(26)
    );
\SL_DT_O[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => f2u_rd_data(27),
      I1 => \out\(3),
      I2 => \out\(2),
      I3 => SL_DT_O_reg(27),
      I4 => SL_DT_O_reg(22),
      O => D(27)
    );
\SL_DT_O[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => f2u_rd_data(28),
      I1 => \out\(3),
      I2 => \out\(2),
      I3 => SL_DT_O_reg(28),
      I4 => SL_DT_O_reg(22),
      O => D(28)
    );
\SL_DT_O[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAC0C0C0C0"
    )
        port map (
      I0 => Q(0),
      I1 => SL_DT_O_reg(9),
      I2 => f2u_rd_data(29),
      I3 => SL_DT_O_reg(29),
      I4 => \SL_DT_O_reg[29]_0\,
      I5 => SL_DT_O_reg(20),
      O => D(29)
    );
\SL_DT_O[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => f2u_rd_data(2),
      O => D(2)
    );
\SL_DT_O[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => f2u_rd_data(30),
      O => D(30)
    );
\SL_DT_O[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44FF00F044000000"
    )
        port map (
      I0 => \out\(4),
      I1 => \SL_DT_O[31]_i_3_n_0\,
      I2 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      I3 => \out\(3),
      I4 => \out\(2),
      I5 => \^state_reg\(4),
      O => E(0)
    );
\SL_DT_O[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => f2u_rd_data(31),
      O => D(31)
    );
\SL_DT_O[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C08000"
    )
        port map (
      I0 => \cnt_reg[0]_4\,
      I1 => sl_pktend_n_reg_reg_0,
      I2 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      I3 => \out\(1),
      I4 => \out\(0),
      O => \SL_DT_O[31]_i_3_n_0\
    );
\SL_DT_O[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(0),
      I2 => \out\(1),
      O => \^state_reg\(4)
    );
\SL_DT_O[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888F8F8"
    )
        port map (
      I0 => SL_DT_O_reg(20),
      I1 => Q(0),
      I2 => f2u_rd_data(3),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(3)
    );
\SL_DT_O[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => f2u_rd_data(4),
      O => D(4)
    );
\SL_DT_O[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888F8F8"
    )
        port map (
      I0 => SL_DT_O_reg(20),
      I1 => Q(0),
      I2 => f2u_rd_data(5),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(5)
    );
\SL_DT_O[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => f2u_rd_data(6),
      O => D(6)
    );
\SL_DT_O[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => f2u_rd_data(7),
      O => D(7)
    );
\SL_DT_O[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888F8F8"
    )
        port map (
      I0 => SL_DT_O_reg(20),
      I1 => Q(0),
      I2 => f2u_rd_data(8),
      I3 => \out\(3),
      I4 => \out\(2),
      O => D(8)
    );
\SL_DT_O[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F88888F888888"
    )
        port map (
      I0 => SL_DT_O_reg(9),
      I1 => f2u_rd_data(9),
      I2 => \SL_DT_O_reg[9]_0\,
      I3 => Q(0),
      I4 => \SL_DT_O_reg[9]_1\,
      I5 => Q(1),
      O => D(9)
    );
SL_PKTEND_N_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEFAFAFAFAF"
    )
        port map (
      I0 => SL_WR_N_i_3_n_0,
      I1 => \out\(1),
      I2 => SL_PKTEND_N_reg,
      I3 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      I4 => \out\(0),
      I5 => \out\(4),
      O => \state_reg[1]_1\
    );
SL_PKTEND_N_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEBBEEFB"
    )
        port map (
      I0 => SL_PKTEND_N_i_3_n_0,
      I1 => \out\(4),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \SL_DT_O_reg[9]_0\,
      I5 => SL_PKTEND_N_reg_0,
      O => \state_reg[4]_0\
    );
SL_PKTEND_N_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FF222200002222"
    )
        port map (
      I0 => sl_wr_n_reg_reg_3,
      I1 => f2u_rd_data(32),
      I2 => SL_WR_N_i_6_n_0,
      I3 => \cnt_reg[0]_4\,
      I4 => \out\(1),
      I5 => \out\(3),
      O => SL_PKTEND_N_i_3_n_0
    );
SL_WR_N_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBBBBBBBFBBBBB"
    )
        port map (
      I0 => SL_WR_N_i_3_n_0,
      I1 => SL_PKTEND_N_reg,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \out\(4),
      I5 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      O => \state_reg[1]_2\
    );
SL_WR_N_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEBEFEBEFEFEFEB"
    )
        port map (
      I0 => SL_WR_N_i_5_n_0,
      I1 => \out\(4),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \out\(2),
      I5 => \out\(0),
      O => \state_reg[4]_1\
    );
SL_WR_N_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1CFF00FF000000"
    )
        port map (
      I0 => SL_WR_N_i_6_n_0,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \out\(4),
      I4 => \out\(2),
      I5 => \out\(3),
      O => SL_WR_N_i_3_n_0
    );
SL_WR_N_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80B380B380B3"
    )
        port map (
      I0 => f2u_rd_data(33),
      I1 => SL_DT_O_reg(9),
      I2 => sl_wr_n_reg_reg_3,
      I3 => sl_pktend_n_reg_reg_0,
      I4 => \out\(1),
      I5 => SL_WR_N_i_8_n_0,
      O => SL_WR_N_i_5_n_0
    );
SL_WR_N_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sl_pktend_n_reg_reg_0,
      I1 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      O => SL_WR_N_i_6_n_0
    );
SL_WR_N_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      I1 => sl_pktend_n_reg_reg_0,
      I2 => \cnt_reg[0]_4\,
      O => SL_WR_N_i_8_n_0
    );
\WIDTH_34.BLK_512.u_fifo\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_34x512
     port map (
      axis_prog_empty => \WIDTH_34.BLK_512.u_fifo_n_57\,
      axis_prog_full => \WIDTH_34.BLK_512.u_fifo_n_56\,
      axis_rd_data_count(9) => \WIDTH_34.BLK_512.u_fifo_n_46\,
      axis_rd_data_count(8) => \WIDTH_34.BLK_512.u_fifo_n_47\,
      axis_rd_data_count(7) => \WIDTH_34.BLK_512.u_fifo_n_48\,
      axis_rd_data_count(6) => \WIDTH_34.BLK_512.u_fifo_n_49\,
      axis_rd_data_count(5) => \WIDTH_34.BLK_512.u_fifo_n_50\,
      axis_rd_data_count(4) => \WIDTH_34.BLK_512.u_fifo_n_51\,
      axis_rd_data_count(3) => \WIDTH_34.BLK_512.u_fifo_n_52\,
      axis_rd_data_count(2) => \WIDTH_34.BLK_512.u_fifo_n_53\,
      axis_rd_data_count(1) => \WIDTH_34.BLK_512.u_fifo_n_54\,
      axis_rd_data_count(0) => \WIDTH_34.BLK_512.u_fifo_n_55\,
      axis_wr_data_count(9 downto 0) => witems(9 downto 0),
      m_aclk => SYS_CLK,
      m_axis_tdata(31 downto 0) => f2u_rd_data(31 downto 0),
      m_axis_tready => f2u_rd_ready,
      m_axis_tuser(1 downto 0) => f2u_rd_data(33 downto 32),
      m_axis_tvalid => \WIDTH_34.BLK_512.u_fifo_n_1\,
      s_aclk => ACLK,
      s_aresetn => SYS_RST_N,
      s_axis_tdata(31 downto 0) => rd_dout(31 downto 0),
      s_axis_tready => f2u_wr_ready,
      s_axis_tuser(1 downto 0) => B"00",
      s_axis_tvalid => f2u_wr_valid
    );
\WIDTH_34.BLK_512.u_fifo_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000088F0000088"
    )
        port map (
      I0 => \^state_reg\(4),
      I1 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      I2 => \SL_DT_O[31]_i_3_n_0\,
      I3 => \out\(3),
      I4 => \out\(2),
      I5 => \out\(4),
      O => f2u_rd_ready
    );
\cnt[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEE"
    )
        port map (
      I0 => cnt_reg(0),
      I1 => \cnt_reg[0]_0\,
      I2 => \cnt_reg[0]_1\,
      I3 => \cnt_reg[0]_2\,
      I4 => \cnt[15]_i_7_n_0\,
      I5 => \cnt[15]_i_8_n_0\,
      O => SL_FLAGA(0)
    );
\cnt[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088000000080"
    )
        port map (
      I0 => \cnt_reg[0]_3\,
      I1 => sl_wr_n_reg_reg_3,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => SL_WR_N_i_6_n_0,
      I5 => \cnt_reg[0]_4\,
      O => \cnt[15]_i_7_n_0\
    );
\cnt[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400040004000"
    )
        port map (
      I0 => \cnt_reg[0]_5\,
      I1 => \out\(4),
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      I5 => sl_wr_n_reg_reg_3,
      O => \cnt[15]_i_8_n_0\
    );
sl_pktend_n_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(4),
      I2 => sl_pktend_n_reg_i_2_n_0,
      I3 => sl_pktend_n_reg_i_3_n_0,
      I4 => sl_pktend_n_reg_reg,
      I5 => sl_pktend_n_reg_i_4_n_0,
      O => \state_reg[3]_0\
    );
sl_pktend_n_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000F000800080"
    )
        port map (
      I0 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      I1 => \^state_reg\(4),
      I2 => sl_wr_n_reg_reg_3,
      I3 => f2u_rd_data(32),
      I4 => sl_wr_n_reg_reg_2,
      I5 => sl_pktend_n_reg_i_6_n_0,
      O => sl_pktend_n_reg_i_2_n_0
    );
sl_pktend_n_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFFCFFFDFFFFFF"
    )
        port map (
      I0 => sl_pktend_n_reg_reg_0,
      I1 => sl_pktend_n_reg_reg_2,
      I2 => \out\(3),
      I3 => \out\(4),
      I4 => \out\(2),
      I5 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      O => sl_pktend_n_reg_i_3_n_0
    );
sl_pktend_n_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD000000"
    )
        port map (
      I0 => sl_pktend_n_reg_reg_0,
      I1 => sl_pktend_n_reg_reg_1,
      I2 => sl_wr_n_reg_reg_3,
      I3 => \out\(2),
      I4 => \out\(4),
      I5 => sl_wr_n_reg_i_4_n_0,
      O => sl_pktend_n_reg_i_4_n_0
    );
sl_pktend_n_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F0"
    )
        port map (
      I0 => sl_pktend_n_reg_reg_0,
      I1 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      I2 => \out\(1),
      I3 => \out\(0),
      O => sl_pktend_n_reg_i_6_n_0
    );
sl_wr_n_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => sl_wr_n_reg_i_2_n_0,
      I1 => sl_wr_n_reg_reg_0,
      I2 => sl_pktend_n_reg_i_3_n_0,
      I3 => sl_wr_n_reg_i_3_n_0,
      I4 => sl_wr_n_reg_i_4_n_0,
      I5 => sl_wr_n_reg_reg_1,
      O => sl_wr_n_reg_reg
    );
sl_wr_n_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0535000000000"
    )
        port map (
      I0 => sl_pktend_n_reg_reg_0,
      I1 => \state[4]_i_8_n_0\,
      I2 => \out\(2),
      I3 => f2u_rd_data(33),
      I4 => sl_pktend_n_reg_reg_1,
      I5 => \out\(4),
      O => sl_wr_n_reg_i_2_n_0
    );
sl_wr_n_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001C0000000000"
    )
        port map (
      I0 => SL_WR_N_i_6_n_0,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => f2u_rd_data(33),
      I4 => sl_wr_n_reg_reg_2,
      I5 => sl_wr_n_reg_reg_3,
      O => sl_wr_n_reg_i_3_n_0
    );
sl_wr_n_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C080C000C000C03"
    )
        port map (
      I0 => SL_WR_N_i_8_n_0,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \out\(4),
      I4 => \out\(2),
      I5 => \out\(3),
      O => sl_wr_n_reg_i_4_n_0
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => \^state_reg\(0),
      I2 => \state[0]_i_4_n_0\,
      I3 => \state[0]_i_5_n_0\,
      I4 => \state_reg[4]_2\(2),
      I5 => \state_reg[0]_0\,
      O => SL_FLAGD(0)
    );
\state[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0088F888"
    )
        port map (
      I0 => \state_reg[4]_7\,
      I1 => \state_reg[1]_8\,
      I2 => \state[0]_i_4_0\,
      I3 => sl_pktend_n_reg_reg_0,
      I4 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      O => \state[0]_i_12_n_0\
    );
\state[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      I1 => \state_reg[4]_2\(1),
      I2 => sl_pktend_n_reg_reg_0,
      I3 => \state_reg[4]_2\(0),
      I4 => \state_reg[4]_2\(4),
      I5 => \state_reg[4]_2\(3),
      O => \state[0]_i_13_n_0\
    );
\state[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \state_reg[1]_8\,
      I1 => \state[1]_i_15_n_0\,
      I2 => \state[0]_i_5_0\,
      I3 => \state[0]_i_5_1\(0),
      I4 => \state[0]_i_5_2\,
      I5 => \state[0]_i_2_0\,
      O => \state[0]_i_14_n_0\
    );
\state[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007000000000"
    )
        port map (
      I0 => sl_pktend_n_reg_reg_0,
      I1 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      I2 => \state_reg[4]_2\(3),
      I3 => \state_reg[4]_2\(4),
      I4 => \state_reg[4]_2\(1),
      I5 => \state_reg[4]_2\(2),
      O => \state[0]_i_15_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAAAAFFFAAAA"
    )
        port map (
      I0 => \state[0]_i_7_n_0\,
      I1 => \state_reg[2]_3\(1),
      I2 => sl_wr_n_reg_reg_3,
      I3 => \state_reg[0]_4\,
      I4 => \state_reg[0]_5\,
      I5 => \state_reg[0]_6\,
      O => \state[0]_i_2_n_0\
    );
\state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8808"
    )
        port map (
      I0 => \state_reg[0]_7\,
      I1 => \state_reg[0]_8\,
      I2 => sl_pktend_n_reg_reg_0,
      I3 => sl_wr_n_reg_reg_3,
      I4 => \state_reg[0]_9\,
      I5 => \state[0]_i_12_n_0\,
      O => \state[0]_i_4_n_0\
    );
\state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAABAAAAA"
    )
        port map (
      I0 => \state[0]_i_13_n_0\,
      I1 => axis_prog_full,
      I2 => \state_reg[0]_1\,
      I3 => \state_reg[0]_2\,
      I4 => \state_reg[0]_3\,
      I5 => \state[0]_i_14_n_0\,
      O => \state[0]_i_5_n_0\
    );
\state[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F007F007F00"
    )
        port map (
      I0 => \state_reg[2]_3\(0),
      I1 => \state_reg[2]_4\,
      I2 => \state_reg[2]_3\(1),
      I3 => \state[0]_i_15_n_0\,
      I4 => \state_reg[4]_2\(3),
      I5 => \state[0]_i_2_0\,
      O => \state[0]_i_7_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => \state_reg[1]_3\,
      I2 => \state[1]_i_4_n_0\,
      I3 => \state[1]_i_5_n_0\,
      I4 => \state[1]_i_6_n_0\,
      I5 => \state[1]_i_7_n_0\,
      O => SL_FLAGD(1)
    );
\state[1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      I1 => sl_pktend_n_reg_reg_0,
      I2 => \cnt_reg[0]_4\,
      O => \state[1]_i_15_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8FFFF88F800F0"
    )
        port map (
      I0 => \state_reg[1]_4\,
      I1 => \state_reg[1]_5\,
      I2 => \state_reg[1]_6\,
      I3 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      I4 => \state_reg[4]_2\(3),
      I5 => \state_reg[1]_7\,
      O => \state[1]_i_2_n_0\
    );
\state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => \state_reg[1]_11\,
      I1 => \state_reg[1]_12\,
      I2 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      I3 => sl_wr_n_reg_reg_3,
      I4 => \state_reg[0]_9\,
      O => \state[1]_i_4_n_0\
    );
\state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE0000EFFF0000"
    )
        port map (
      I0 => \state_reg[1]_10\,
      I1 => \state[1]_i_15_n_0\,
      I2 => \state_reg[2]_4\,
      I3 => \state_reg[2]_3\(0),
      I4 => \state_reg[1]_8\,
      I5 => sl_pktend_n_reg_reg_0,
      O => \state[1]_i_5_n_0\
    );
\state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000CC88CC00CC88"
    )
        port map (
      I0 => \state_reg[1]_8\,
      I1 => \state_reg[4]_7\,
      I2 => sl_wr_n_reg_reg_3,
      I3 => \state_reg[1]_9\,
      I4 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      I5 => sl_pktend_n_reg_reg_0,
      O => \state[1]_i_6_n_0\
    );
\state[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20FFFFFF20AA20AA"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => SL_WR_N_i_6_n_0,
      I2 => sl_wr_n_reg_reg_3,
      I3 => \state_reg[4]_2\(2),
      I4 => \state_reg[4]_2\(3),
      I5 => \state_reg[1]_9\,
      O => \state[1]_i_7_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFEFEFE"
    )
        port map (
      I0 => \^state_reg\(2),
      I1 => \state[2]_i_3_n_0\,
      I2 => \state_reg[2]_0\,
      I3 => \state[2]_i_5_n_0\,
      I4 => \state_reg[2]_1\,
      I5 => \state_reg[2]_2\,
      O => SL_FLAGD(2)
    );
\state[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888080888888888"
    )
        port map (
      I0 => \state_reg[0]_7\,
      I1 => \state[2]_i_3_0\,
      I2 => SL_WR_N_i_6_n_0,
      I3 => \state_reg[2]_3\(0),
      I4 => \state_reg[2]_4\,
      I5 => \state_reg[2]_3\(1),
      O => \state[2]_i_10_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0B000000"
    )
        port map (
      I0 => \cnt_reg[0]_4\,
      I1 => sl_wr_n_reg_reg_3,
      I2 => \state_reg[4]_2\(1),
      I3 => \state_reg[0]_8\,
      I4 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      I5 => \state[2]_i_10_n_0\,
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FF0FFFFF"
    )
        port map (
      I0 => \state_reg[2]_3\(0),
      I1 => \state_reg[2]_4\,
      I2 => sl_pktend_n_reg_reg_0,
      I3 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      I4 => \cnt_reg[0]_4\,
      I5 => \state_reg[2]_3\(1),
      O => \state[2]_i_5_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \state[3]_i_2_n_0\,
      I1 => \state[3]_i_3_n_0\,
      I2 => \state[3]_i_4_n_0\,
      I3 => \state_reg[3]_1\,
      I4 => \state_reg[3]_2\,
      I5 => \state[3]_i_7_n_0\,
      O => SL_FLAGD(3)
    );
\state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBF30000"
    )
        port map (
      I0 => \state_reg[3]_7\,
      I1 => \state_reg[4]_2\(2),
      I2 => sl_wr_n_reg_reg_3,
      I3 => SL_WR_N_i_6_n_0,
      I4 => \state_reg[3]_8\,
      I5 => \state_reg[3]_9\,
      O => \state[3]_i_2_n_0\
    );
\state[3]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \state_reg[2]_3\(1),
      I1 => \state_reg[4]_2\(2),
      I2 => \cnt_reg[0]_4\,
      I3 => sl_pktend_n_reg_reg_0,
      I4 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      O => \state[3]_i_21_n_0\
    );
\state[3]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080808"
    )
        port map (
      I0 => \state_reg[4]_2\(2),
      I1 => \state_reg[2]_3\(1),
      I2 => \state_reg[2]_3\(0),
      I3 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      I4 => sl_pktend_n_reg_reg_0,
      O => \state[3]_i_23_n_0\
    );
\state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAEEEEEEEE"
    )
        port map (
      I0 => \state_reg[3]_10\,
      I1 => \state_reg[1]_8\,
      I2 => sl_pktend_n_reg_reg_0,
      I3 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      I4 => sl_wr_n_reg_reg_3,
      I5 => \state_reg[4]_2\(2),
      O => \state[3]_i_3_n_0\
    );
\state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEFEEE"
    )
        port map (
      I0 => \state_reg[3]_3\,
      I1 => \state_reg[3]_4\,
      I2 => \state_reg[3]_5\,
      I3 => \cnt_reg[0]_4\,
      I4 => \state[4]_i_8_n_0\,
      I5 => \state_reg[3]_6\,
      O => \state[3]_i_4_n_0\
    );
\state[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E0A0"
    )
        port map (
      I0 => \state[3]_i_21_n_0\,
      I1 => \state_reg[2]_4\,
      I2 => \state_reg[0]_0\,
      I3 => \state[3]_i_23_n_0\,
      I4 => sl_wr_n_reg_reg_3,
      O => \state[3]_i_7_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \state[4]_i_2_n_0\,
      I1 => \state[4]_i_3_n_0\,
      I2 => \state_reg[4]_3\,
      I3 => \state_reg[4]_4\,
      I4 => \state[4]_i_6_n_0\,
      I5 => \state[4]_i_7_n_0\,
      O => SL_FLAGD(4)
    );
\state[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4444444444444"
    )
        port map (
      I0 => \state[4]_i_6_0\,
      I1 => \state[4]_i_6_1\,
      I2 => \state_reg[4]_7\,
      I3 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      I4 => \state_reg[4]_2\(2),
      I5 => \state_reg[1]_8\,
      O => \state[4]_i_12_n_0\
    );
\state[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \state_reg[2]_2\,
      I1 => \cnt_reg[0]_4\,
      I2 => sl_pktend_n_reg_reg_0,
      I3 => \state_reg[2]_3\(1),
      I4 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      I5 => \state[4]_i_7_0\,
      O => \state[4]_i_17_n_0\
    );
\state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FBBBB00000000"
    )
        port map (
      I0 => \state[4]_i_8_n_0\,
      I1 => \cnt_reg[0]_4\,
      I2 => \SL_DT_O_reg[9]_0\,
      I3 => \state_reg[4]_2\(2),
      I4 => \state_reg[4]_2\(1),
      I5 => \state_reg[0]_8\,
      O => \state[4]_i_2_n_0\
    );
\state[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08A80808"
    )
        port map (
      I0 => \state_reg[4]_10\,
      I1 => \state_reg[4]_7\,
      I2 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      I3 => sl_wr_n_reg_reg_3,
      I4 => sl_pktend_n_reg_reg_0,
      O => \state[4]_i_3_n_0\
    );
\state[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \state[4]_i_12_n_0\,
      I1 => \state_reg[4]_5\,
      I2 => \state_reg[4]_6\,
      I3 => \state_reg[4]_7\,
      I4 => \state_reg[4]_8\,
      I5 => \state_reg[4]_9\,
      O => \state[4]_i_6_n_0\
    );
\state[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => sl_wr_n_reg_reg_3,
      I1 => \state_reg[2]_2\,
      I2 => \state_reg[4]_2\(1),
      I3 => \state_reg[4]_2\(4),
      I4 => SL_WR_N_i_8_n_0,
      I5 => \state[4]_i_17_n_0\,
      O => \state[4]_i_7_n_0\
    );
\state[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \state[3]_i_4_0\,
      I1 => \state[3]_i_4_1\,
      I2 => \state[3]_i_4_2\,
      I3 => \state[3]_i_4_3\,
      I4 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      O => \state[4]_i_8_n_0\
    );
\timeout[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFFFA00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \timeout[2]_i_3_n_0\,
      I4 => \timeout_reg[2]_1\,
      O => \state_reg[1]_0\
    );
\timeout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D0FFFFD0000000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => \timeout_reg[2]_1\,
      I4 => \timeout[2]_i_3_n_0\,
      I5 => \timeout_reg[2]_0\,
      O => \^state_reg\(1)
    );
\timeout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888FFFF80000000"
    )
        port map (
      I0 => timeout_reg(2),
      I1 => \out\(3),
      I2 => \timeout_reg[2]_0\,
      I3 => \timeout_reg[2]_1\,
      I4 => \timeout[2]_i_3_n_0\,
      I5 => \timeout_reg[2]_2\,
      O => \^state_reg\(3)
    );
\timeout[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000300F000800F"
    )
        port map (
      I0 => \timeout[2]_i_4_n_0\,
      I1 => \out\(3),
      I2 => \out\(2),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \out\(4),
      O => \timeout[2]_i_3_n_0\
    );
\timeout[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3010"
    )
        port map (
      I0 => \state_reg[2]_3\(1),
      I1 => \cnt_reg[0]_4\,
      I2 => sl_pktend_n_reg_reg_0,
      I3 => \WIDTH_34.BLK_512.u_fifo_n_1\,
      O => \timeout[2]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_gpif2mst_async__xdcDup__1\ is
  port (
    ACLK : in STD_LOGIC;
    \CMD1__2\ : out STD_LOGIC;
    SL_FLAGA : out STD_LOGIC;
    SL_OE_N_reg : in STD_LOGIC;
    SL_OE_N_reg_0 : in STD_LOGIC;
    SL_RST_N : in STD_LOGIC;
    SYS_CLK : in STD_LOGIC;
    SYS_CLK_STABLE : in STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    cmd_rd_ready : in STD_LOGIC;
    cmd_rd_valid : out STD_LOGIC;
    cnt_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cnt_reg[0]_0\ : in STD_LOGIC;
    \cnt_reg[0]_1\ : in STD_LOGIC;
    \cnt_reg[0]_2\ : in STD_LOGIC;
    s_aresetn : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    sl_oe_n_reg_reg_0 : in STD_LOGIC;
    sl_oe_n_reg_reg_1 : in STD_LOGIC;
    sl_oe_n_reg_reg_2 : in STD_LOGIC;
    sl_oe_n_reg_reg_3 : in STD_LOGIC;
    sl_rd_n_reg_i_4_1 : in STD_LOGIC;
    sl_rd_n_reg_reg : in STD_LOGIC;
    sl_rd_n_reg_reg_0 : in STD_LOGIC;
    state_reg : out STD_LOGIC_VECTOR ( 4 downto 1 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SL_OE_N_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SL_OE_N_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cmd_rd_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sl_oe_n_reg_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sl_rd_n_reg_i_4_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_gpif2mst_async__xdcDup__1\ : entity is "gpif2mst_gpif2mst_async";
end \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_gpif2mst_async__xdcDup__1\;

architecture STRUCTURE of \design_riscv_cache_bfm_axi_if_0_0_gpif2mst_gpif2mst_async__xdcDup__1\ is
  signal SL_OE_N_i_2_n_0 : STD_LOGIC;
  signal \WIDTH_32.BLK_512.u_fifo_n_0\ : STD_LOGIC;
  signal \WIDTH_32.BLK_512.u_fifo_n_55\ : STD_LOGIC;
  signal \^axis_prog_full\ : STD_LOGIC;
  signal cmd_rd_items : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^cmd_rd_valid\ : STD_LOGIC;
  signal \cnt[15]_i_11_n_0\ : STD_LOGIC;
  signal \^s_aresetn\ : STD_LOGIC;
  signal sl_oe_n_reg_i_2_n_0 : STD_LOGIC;
  signal sl_rd_n_reg_i_2_n_0 : STD_LOGIC;
  signal sl_rd_n_reg_i_3_n_0 : STD_LOGIC;
  signal sl_rd_n_reg_i_4_n_0 : STD_LOGIC;
  signal sl_rd_n_reg_i_6_n_0 : STD_LOGIC;
  signal witems : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute IMPORTED_FROM : string;
  attribute IMPORTED_FROM of \WIDTH_32.BLK_512.u_fifo\ : label is "/home/adki/work/projects/ez-usb-fx3/hwlib/gpif2mst/fifo_async/z7/vivado.2019.2/gpif2mst_async_32x512/gpif2mst_async_32x512.dcp";
  attribute IMPORTED_TYPE : string;
  attribute IMPORTED_TYPE of \WIDTH_32.BLK_512.u_fifo\ : label is "CHECKPOINT";
  attribute IS_IMPORTED : boolean;
  attribute IS_IMPORTED of \WIDTH_32.BLK_512.u_fifo\ : label is std.standard.true;
  attribute black_box_pad_pin : string;
  attribute black_box_pad_pin of \WIDTH_32.BLK_512.u_fifo\ : label is "m_aclk,s_aclk,s_aresetn,s_axis_tvalid,s_axis_tready,s_axis_tdata[31:0],m_axis_tvalid,m_axis_tready,m_axis_tdata[31:0],axis_wr_data_count[9:0],axis_rd_data_count[9:0],axis_prog_full,axis_prog_empty";
  attribute syn_black_box : string;
  attribute syn_black_box of \WIDTH_32.BLK_512.u_fifo\ : label is "1";
  attribute x_core_info : string;
  attribute x_core_info of \WIDTH_32.BLK_512.u_fifo\ : label is "fifo_generator_v13_2_5,Vivado 2019.2";
begin
  axis_prog_full <= \^axis_prog_full\;
  cmd_rd_valid <= \^cmd_rd_valid\;
  s_aresetn <= \^s_aresetn\;
  state_reg(3) <= 'Z';
SL_OE_N_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFAABABA"
    )
        port map (
      I0 => SL_OE_N_reg,
      I1 => sl_oe_n_reg_reg(1),
      I2 => SL_OE_N_i_2_n_0,
      I3 => SL_OE_N_reg_0,
      I4 => sl_oe_n_reg_reg(2),
      I5 => sl_oe_n_reg_reg(0),
      O => state_reg(1)
    );
SL_OE_N_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0FDD"
    )
        port map (
      I0 => \cnt_reg[0]_0\,
      I1 => \^axis_prog_full\,
      I2 => SL_OE_N_reg_1(0),
      I3 => SL_OE_N_reg_2(0),
      I4 => SL_OE_N_reg_2(1),
      O => SL_OE_N_i_2_n_0
    );
SYS_RST_N_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SL_RST_N,
      I1 => SYS_CLK_STABLE,
      O => \^s_aresetn\
    );
\WIDTH_32.BLK_512.u_fifo\: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_async_32x512
     port map (
      axis_prog_empty => \WIDTH_32.BLK_512.u_fifo_n_55\,
      axis_prog_full => \^axis_prog_full\,
      axis_rd_data_count(9 downto 0) => cmd_rd_items(9 downto 0),
      axis_wr_data_count(9 downto 0) => witems(9 downto 0),
      m_aclk => ACLK,
      m_axis_tdata(31 downto 0) => cmd_rd_data(31 downto 0),
      m_axis_tready => cmd_rd_ready,
      m_axis_tvalid => \^cmd_rd_valid\,
      s_aclk => SYS_CLK,
      s_aresetn => \^s_aresetn\,
      s_axis_tdata(31 downto 0) => Q(31 downto 0),
      s_axis_tready => \WIDTH_32.BLK_512.u_fifo_n_0\,
      s_axis_tvalid => s_axis_tvalid
    );
\cnt[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => \^axis_prog_full\,
      I1 => sl_rd_n_reg_i_4_0(0),
      I2 => sl_rd_n_reg_i_4_1,
      I3 => sl_rd_n_reg_i_4_0(1),
      O => \cnt[15]_i_11_n_0\
    );
\cnt[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \cnt[15]_i_11_n_0\,
      I1 => cnt_reg(0),
      I2 => \cnt_reg[0]_0\,
      I3 => sl_oe_n_reg_reg(4),
      I4 => \cnt_reg[0]_1\,
      I5 => \cnt_reg[0]_2\,
      O => SL_FLAGA
    );
sl_oe_n_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEAAAA"
    )
        port map (
      I0 => sl_oe_n_reg_i_2_n_0,
      I1 => sl_oe_n_reg_reg(2),
      I2 => sl_oe_n_reg_reg_0,
      I3 => sl_oe_n_reg_reg(3),
      I4 => sl_oe_n_reg_reg(4),
      I5 => sl_oe_n_reg_reg_1,
      O => state_reg(2)
    );
sl_oe_n_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => sl_oe_n_reg_reg(0),
      I1 => SL_OE_N_i_2_n_0,
      I2 => sl_oe_n_reg_reg(1),
      I3 => sl_oe_n_reg_reg_2,
      I4 => sl_oe_n_reg_reg(4),
      I5 => sl_oe_n_reg_reg_3,
      O => sl_oe_n_reg_i_2_n_0
    );
sl_rd_n_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAABAAAA"
    )
        port map (
      I0 => sl_rd_n_reg_i_2_n_0,
      I1 => sl_oe_n_reg_reg(4),
      I2 => sl_oe_n_reg_reg(2),
      I3 => sl_oe_n_reg_reg(3),
      I4 => sl_oe_n_reg_reg(1),
      I5 => sl_rd_n_reg_i_3_n_0,
      O => state_reg(4)
    );
sl_rd_n_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEAAAA"
    )
        port map (
      I0 => sl_rd_n_reg_i_4_n_0,
      I1 => sl_oe_n_reg_reg(0),
      I2 => sl_oe_n_reg_reg(3),
      I3 => sl_oe_n_reg_reg(4),
      I4 => sl_rd_n_reg_reg,
      I5 => sl_rd_n_reg_reg_0,
      O => sl_rd_n_reg_i_2_n_0
    );
sl_rd_n_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000005000D"
    )
        port map (
      I0 => \cnt_reg[0]_0\,
      I1 => sl_rd_n_reg_i_6_n_0,
      I2 => sl_oe_n_reg_reg(4),
      I3 => sl_oe_n_reg_reg(0),
      I4 => sl_oe_n_reg_reg(1),
      I5 => sl_oe_n_reg_reg(3),
      O => sl_rd_n_reg_i_3_n_0
    );
sl_rd_n_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000110F00"
    )
        port map (
      I0 => sl_oe_n_reg_reg(3),
      I1 => \cnt[15]_i_11_n_0\,
      I2 => sl_oe_n_reg_reg(1),
      I3 => sl_oe_n_reg_reg(0),
      I4 => sl_oe_n_reg_reg(2),
      I5 => sl_oe_n_reg_reg(4),
      O => sl_rd_n_reg_i_4_n_0
    );
sl_rd_n_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => SL_OE_N_reg_2(1),
      I1 => SL_OE_N_reg_2(0),
      I2 => \^axis_prog_full\,
      O => sl_rd_n_reg_i_6_n_0
    );
\state_cmd[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \^cmd_rd_valid\,
      I5 => cmd_rd_ready,
      O => \CMD1__2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_gpif2mst is
  port (
    ACLK : in STD_LOGIC;
    \BREADY1__0\ : out STD_LOGIC;
    \CMD1__2\ : out STD_LOGIC;
    SL_DT_T : out STD_LOGIC;
    SL_FLAGA : in STD_LOGIC;
    SL_FLAGB : in STD_LOGIC;
    SL_FLAGC : in STD_LOGIC;
    SL_FLAGD : in STD_LOGIC;
    SL_OE_N : out STD_LOGIC;
    SL_PCLK : out STD_LOGIC;
    SL_PKTEND_N : out STD_LOGIC;
    SL_RD_N : out STD_LOGIC;
    SL_RST_N : in STD_LOGIC;
    SL_WR_N : out STD_LOGIC;
    SYS_CLK : in STD_LOGIC;
    SYS_CLK_STABLE : in STD_LOGIC;
    SYS_RST_N : out STD_LOGIC;
    cmd_rd_ready : in STD_LOGIC;
    cmd_rd_valid : out STD_LOGIC;
    f2u_wr_ready : out STD_LOGIC;
    f2u_wr_valid : in STD_LOGIC;
    u2f_rd_ready : in STD_LOGIC;
    u2f_rd_valid : out STD_LOGIC;
    SL_AD : out STD_LOGIC_VECTOR ( 0 to 0 );
    SL_DT_I : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SL_DT_O : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SL_MODE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cmd_rd_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    u2f_rd_data : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_gpif2mst : entity is "gpif2mst";
end design_riscv_cache_bfm_axi_if_0_0_gpif2mst;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_gpif2mst is
  signal \SL_AD[1]_i_1_n_0\ : STD_LOGIC;
  signal \SL_AD[1]_i_2_n_0\ : STD_LOGIC;
  signal \SL_AD[1]_i_3_n_0\ : STD_LOGIC;
  signal \SL_DT_O[25]_i_2_n_0\ : STD_LOGIC;
  signal \SL_DT_O[25]_i_3_n_0\ : STD_LOGIC;
  signal \SL_DT_O[26]_i_2_n_0\ : STD_LOGIC;
  signal \SL_DT_O[26]_i_3_n_0\ : STD_LOGIC;
  signal \SL_DT_O[26]_i_4_n_0\ : STD_LOGIC;
  signal \SL_DT_O[28]_i_2_n_0\ : STD_LOGIC;
  signal \SL_DT_O[29]_i_2_n_0\ : STD_LOGIC;
  signal \SL_DT_O[29]_i_3_n_0\ : STD_LOGIC;
  signal \SL_DT_O[29]_i_4_n_0\ : STD_LOGIC;
  signal \SL_DT_O[29]_i_5_n_0\ : STD_LOGIC;
  signal \SL_DT_O[29]_i_6_n_0\ : STD_LOGIC;
  signal \SL_DT_O[9]_i_2_n_0\ : STD_LOGIC;
  signal \^sl_dt_t\ : STD_LOGIC;
  signal SL_DT_T_i_1_n_0 : STD_LOGIC;
  signal SL_DT_T_i_2_n_0 : STD_LOGIC;
  signal SL_DT_T_i_3_n_0 : STD_LOGIC;
  signal SL_DT_T_i_4_n_0 : STD_LOGIC;
  signal SL_DT_T_i_5_n_0 : STD_LOGIC;
  signal SL_EMPTY_N : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of SL_EMPTY_N : signal is "true";
  signal SL_FULL_N : STD_LOGIC;
  attribute RTL_KEEP of SL_FULL_N : signal is "true";
  signal SL_OE_N_i_3_n_0 : STD_LOGIC;
  signal SL_OE_N_i_4_n_0 : STD_LOGIC;
  signal SL_OE_N_i_5_n_0 : STD_LOGIC;
  signal SL_OE_N_i_6_n_0 : STD_LOGIC;
  signal SL_OE_N_i_7_n_0 : STD_LOGIC;
  signal SL_PKTEND_N_i_4_n_0 : STD_LOGIC;
  signal SL_PKTEND_N_i_5_n_0 : STD_LOGIC;
  signal SL_PKTEND_N_i_6_n_0 : STD_LOGIC;
  signal SL_PKTEND_N_i_7_n_0 : STD_LOGIC;
  signal SL_PRE_EMPTY_N : STD_LOGIC;
  attribute RTL_KEEP of SL_PRE_EMPTY_N : signal is "true";
  signal SL_PRE_FULL_N : STD_LOGIC;
  attribute RTL_KEEP of SL_PRE_FULL_N : signal is "true";
  signal SL_RD_N00 : STD_LOGIC;
  signal SL_RD_N0_reg_n_0 : STD_LOGIC;
  signal SL_RD_N1 : STD_LOGIC;
  signal SL_RD_N_i_2_n_0 : STD_LOGIC;
  signal SL_RD_N_i_4_n_0 : STD_LOGIC;
  signal SL_WR_N_i_10_n_0 : STD_LOGIC;
  signal SL_WR_N_i_11_n_0 : STD_LOGIC;
  signal SL_WR_N_i_12_n_0 : STD_LOGIC;
  signal SL_WR_N_i_4_n_0 : STD_LOGIC;
  signal SL_WR_N_i_7_n_0 : STD_LOGIC;
  signal SL_WR_N_i_9_n_0 : STD_LOGIC;
  signal \^sys_rst_n\ : STD_LOGIC;
  signal cmd_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cmd_wr_data[31]_i_1_n_0\ : STD_LOGIC;
  signal cmd_wr_fullN : STD_LOGIC;
  signal cmd_wr_valid : STD_LOGIC;
  signal cmd_wr_valid_i_1_n_0 : STD_LOGIC;
  signal \cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[11]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[12]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[13]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[14]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[15]_i_12_n_0\ : STD_LOGIC;
  signal \cnt[15]_i_13_n_0\ : STD_LOGIC;
  signal \cnt[15]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[15]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[15]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[15]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[15]_i_9_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \cnt_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \cnt_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \cnt_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \cnt_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \cnt_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \cnt_reg[15]_i_10_n_5\ : STD_LOGIC;
  signal \cnt_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \cnt_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \cnt_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \cnt_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \cnt_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \cnt_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \cnt_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \cnt_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \cnt_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \cnt_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \cnt_reg_n_0_\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal control_flit : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP of control_flit : signal is "true";
  signal \control_flit[0]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[10]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[11]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[12]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[12]_i_2_n_0\ : STD_LOGIC;
  signal \control_flit[13]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[14]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[15]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[15]_i_2_n_0\ : STD_LOGIC;
  signal \control_flit[16]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[17]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[18]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[19]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[1]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[20]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[21]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[22]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[23]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[24]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[25]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[26]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[27]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[28]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[29]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[2]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[30]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[31]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[31]_i_2_n_0\ : STD_LOGIC;
  signal \control_flit[31]_i_3_n_0\ : STD_LOGIC;
  signal \control_flit[3]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[4]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[5]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[6]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[7]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[8]_i_1_n_0\ : STD_LOGIC;
  signal \control_flit[9]_i_1_n_0\ : STD_LOGIC;
  signal ctl_cmd : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of ctl_cmd : signal is "true";
  signal dat_leng : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute RTL_KEEP of dat_leng : signal is "true";
  signal fifo_sel : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of fifo_sel : signal is "true";
  signal \fifo_sel[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sel[0]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_sel[0]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_sel[0]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_sel[0]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_sel[0]_i_6_n_0\ : STD_LOGIC;
  signal \fifo_sel[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sel[1]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_sel[1]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_sel[1]_i_4_n_0\ : STD_LOGIC;
  signal \g0_b0__0_n_0\ : STD_LOGIC;
  signal \g0_b0__1_n_0\ : STD_LOGIC;
  signal g0_b0_n_0 : STD_LOGIC;
  signal mask : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of mask : signal is "true";
  signal \mask[0]_i_1_n_0\ : STD_LOGIC;
  signal \mask[1]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal pushed : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute RTL_KEEP of pushed : signal is "true";
  signal reg_clk : STD_LOGIC;
  attribute RTL_KEEP of reg_clk : signal is "true";
  signal reg_clk_i_1_n_0 : STD_LOGIC;
  signal remain : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \remain_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \remain_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \remain_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \remain_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \remain_carry__0_n_0\ : STD_LOGIC;
  signal \remain_carry__0_n_1\ : STD_LOGIC;
  signal \remain_carry__0_n_2\ : STD_LOGIC;
  signal \remain_carry__0_n_3\ : STD_LOGIC;
  signal \remain_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \remain_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \remain_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \remain_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \remain_carry__1_n_0\ : STD_LOGIC;
  signal \remain_carry__1_n_1\ : STD_LOGIC;
  signal \remain_carry__1_n_2\ : STD_LOGIC;
  signal \remain_carry__1_n_3\ : STD_LOGIC;
  signal \remain_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \remain_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \remain_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \remain_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \remain_carry__2_n_1\ : STD_LOGIC;
  signal \remain_carry__2_n_2\ : STD_LOGIC;
  signal \remain_carry__2_n_3\ : STD_LOGIC;
  signal remain_carry_i_1_n_0 : STD_LOGIC;
  signal remain_carry_i_2_n_0 : STD_LOGIC;
  signal remain_carry_i_3_n_0 : STD_LOGIC;
  signal remain_carry_i_4_n_0 : STD_LOGIC;
  signal remain_carry_n_0 : STD_LOGIC;
  signal remain_carry_n_1 : STD_LOGIC;
  signal remain_carry_n_2 : STD_LOGIC;
  signal remain_carry_n_3 : STD_LOGIC;
  signal sl_ad_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of sl_ad_reg : signal is "true";
  signal \sl_ad_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \sl_ad_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \sl_ad_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \sl_ad_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal sl_mode_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of sl_mode_reg : signal is "true";
  signal \sl_mode_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \^sl_oe_n_reg\ : STD_LOGIC;
  attribute RTL_KEEP of sl_oe_n_reg : signal is "true";
  signal sl_oe_n_reg_i_3_n_0 : STD_LOGIC;
  signal sl_oe_n_reg_i_4_n_0 : STD_LOGIC;
  signal sl_oe_n_reg_i_5_n_0 : STD_LOGIC;
  signal \^sl_pktend_n_reg\ : STD_LOGIC;
  attribute RTL_KEEP of sl_pktend_n_reg : signal is "true";
  signal sl_pktend_n_reg_i_5_n_0 : STD_LOGIC;
  signal sl_pktend_n_reg_i_7_n_0 : STD_LOGIC;
  signal sl_pktend_n_reg_i_8_n_0 : STD_LOGIC;
  signal \^sl_rd_n_reg\ : STD_LOGIC;
  attribute RTL_KEEP of sl_rd_n_reg : signal is "true";
  signal sl_rd_n_reg_i_5_n_0 : STD_LOGIC;
  signal \^sl_wr_n_reg\ : STD_LOGIC;
  attribute RTL_KEEP of sl_wr_n_reg : signal is "true";
  signal sl_wr_n_reg_i_5_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of state : signal is "true";
  signal \state[0]_i_10_n_0\ : STD_LOGIC;
  signal \state[0]_i_11_n_0\ : STD_LOGIC;
  signal \state[0]_i_16_n_0\ : STD_LOGIC;
  signal \state[0]_i_3_n_0\ : STD_LOGIC;
  signal \state[0]_i_6_n_0\ : STD_LOGIC;
  signal \state[0]_i_8_n_0\ : STD_LOGIC;
  signal \state[0]_i_9_n_0\ : STD_LOGIC;
  signal \state[1]_i_10_n_0\ : STD_LOGIC;
  signal \state[1]_i_11_n_0\ : STD_LOGIC;
  signal \state[1]_i_12_n_0\ : STD_LOGIC;
  signal \state[1]_i_13_n_0\ : STD_LOGIC;
  signal \state[1]_i_14_n_0\ : STD_LOGIC;
  signal \state[1]_i_16_n_0\ : STD_LOGIC;
  signal \state[1]_i_17_n_0\ : STD_LOGIC;
  signal \state[1]_i_8_n_0\ : STD_LOGIC;
  signal \state[1]_i_9_n_0\ : STD_LOGIC;
  signal \state[2]_i_11_n_0\ : STD_LOGIC;
  signal \state[2]_i_12_n_0\ : STD_LOGIC;
  signal \state[2]_i_13_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_6_n_0\ : STD_LOGIC;
  signal \state[2]_i_7_n_0\ : STD_LOGIC;
  signal \state[2]_i_8_n_0\ : STD_LOGIC;
  signal \state[2]_i_9_n_0\ : STD_LOGIC;
  signal \state[3]_i_10_n_0\ : STD_LOGIC;
  signal \state[3]_i_11_n_0\ : STD_LOGIC;
  signal \state[3]_i_12_n_0\ : STD_LOGIC;
  signal \state[3]_i_13_n_0\ : STD_LOGIC;
  signal \state[3]_i_14_n_0\ : STD_LOGIC;
  signal \state[3]_i_15_n_0\ : STD_LOGIC;
  signal \state[3]_i_16_n_0\ : STD_LOGIC;
  signal \state[3]_i_17_n_0\ : STD_LOGIC;
  signal \state[3]_i_19_n_0\ : STD_LOGIC;
  signal \state[3]_i_20_n_0\ : STD_LOGIC;
  signal \state[3]_i_22_n_0\ : STD_LOGIC;
  signal \state[3]_i_24_n_0\ : STD_LOGIC;
  signal \state[3]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_8_n_0\ : STD_LOGIC;
  signal \state[3]_i_9_n_0\ : STD_LOGIC;
  signal \state[4]_i_10_n_0\ : STD_LOGIC;
  signal \state[4]_i_11_n_0\ : STD_LOGIC;
  signal \state[4]_i_13_n_0\ : STD_LOGIC;
  signal \state[4]_i_14_n_0\ : STD_LOGIC;
  signal \state[4]_i_15_n_0\ : STD_LOGIC;
  signal \state[4]_i_16_n_0\ : STD_LOGIC;
  signal \state[4]_i_18_n_0\ : STD_LOGIC;
  signal \state[4]_i_19_n_0\ : STD_LOGIC;
  signal \state[4]_i_4_n_0\ : STD_LOGIC;
  signal \state[4]_i_5_n_0\ : STD_LOGIC;
  signal \state[4]_i_9_n_0\ : STD_LOGIC;
  signal \timeout[2]_i_2_n_0\ : STD_LOGIC;
  signal \timeout_reg_n_0_\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal transactor_sel : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of transactor_sel : signal is "true";
  signal u2f_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \u2f_wr_data[31]_i_1_n_0\ : STD_LOGIC;
  signal u2f_wr_full : STD_LOGIC;
  attribute RTL_KEEP of u2f_wr_full : signal is "true";
  signal u2f_wr_fullN : STD_LOGIC;
  signal u2f_wr_valid : STD_LOGIC;
  signal u2f_wr_valid_i_1_n_0 : STD_LOGIC;
  signal u_cu2f_n_36 : STD_LOGIC;
  signal u_cu2f_n_37 : STD_LOGIC;
  signal u_cu2f_n_38 : STD_LOGIC;
  signal u_cu2f_n_39 : STD_LOGIC;
  signal u_df2u_n_1 : STD_LOGIC;
  signal u_df2u_n_10 : STD_LOGIC;
  signal u_df2u_n_11 : STD_LOGIC;
  signal u_df2u_n_12 : STD_LOGIC;
  signal u_df2u_n_13 : STD_LOGIC;
  signal u_df2u_n_14 : STD_LOGIC;
  signal u_df2u_n_15 : STD_LOGIC;
  signal u_df2u_n_16 : STD_LOGIC;
  signal u_df2u_n_17 : STD_LOGIC;
  signal u_df2u_n_18 : STD_LOGIC;
  signal u_df2u_n_19 : STD_LOGIC;
  signal u_df2u_n_2 : STD_LOGIC;
  signal u_df2u_n_20 : STD_LOGIC;
  signal u_df2u_n_21 : STD_LOGIC;
  signal u_df2u_n_22 : STD_LOGIC;
  signal u_df2u_n_23 : STD_LOGIC;
  signal u_df2u_n_24 : STD_LOGIC;
  signal u_df2u_n_25 : STD_LOGIC;
  signal u_df2u_n_26 : STD_LOGIC;
  signal u_df2u_n_27 : STD_LOGIC;
  signal u_df2u_n_28 : STD_LOGIC;
  signal u_df2u_n_29 : STD_LOGIC;
  signal u_df2u_n_3 : STD_LOGIC;
  signal u_df2u_n_30 : STD_LOGIC;
  signal u_df2u_n_31 : STD_LOGIC;
  signal u_df2u_n_32 : STD_LOGIC;
  signal u_df2u_n_33 : STD_LOGIC;
  signal u_df2u_n_34 : STD_LOGIC;
  signal u_df2u_n_35 : STD_LOGIC;
  signal u_df2u_n_36 : STD_LOGIC;
  signal u_df2u_n_37 : STD_LOGIC;
  signal u_df2u_n_38 : STD_LOGIC;
  signal u_df2u_n_39 : STD_LOGIC;
  signal u_df2u_n_4 : STD_LOGIC;
  signal u_df2u_n_40 : STD_LOGIC;
  signal u_df2u_n_41 : STD_LOGIC;
  signal u_df2u_n_42 : STD_LOGIC;
  signal u_df2u_n_43 : STD_LOGIC;
  signal u_df2u_n_44 : STD_LOGIC;
  signal u_df2u_n_5 : STD_LOGIC;
  signal u_df2u_n_6 : STD_LOGIC;
  signal u_df2u_n_7 : STD_LOGIC;
  signal u_df2u_n_8 : STD_LOGIC;
  signal u_df2u_n_9 : STD_LOGIC;
  signal u_du2f_n_35 : STD_LOGIC;
  signal u_du2f_n_37 : STD_LOGIC;
  signal u_du2f_n_38 : STD_LOGIC;
  signal u_du2f_n_39 : STD_LOGIC;
  signal u_du2f_n_40 : STD_LOGIC;
  signal u_du2f_n_41 : STD_LOGIC;
  signal u_du2f_n_42 : STD_LOGIC;
  signal u_du2f_n_43 : STD_LOGIC;
  signal u_du2f_n_44 : STD_LOGIC;
  signal u_du2f_n_45 : STD_LOGIC;
  signal u_du2f_n_46 : STD_LOGIC;
  signal u_du2f_n_47 : STD_LOGIC;
  signal u_du2f_n_48 : STD_LOGIC;
  signal u_du2f_n_49 : STD_LOGIC;
  signal u_du2f_n_50 : STD_LOGIC;
  signal u_du2f_n_51 : STD_LOGIC;
  signal u_du2f_n_52 : STD_LOGIC;
  signal u_du2f_n_53 : STD_LOGIC;
  signal u_du2f_n_54 : STD_LOGIC;
  signal u_du2f_n_55 : STD_LOGIC;
  signal u_du2f_n_56 : STD_LOGIC;
  signal written : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute RTL_KEEP of written : signal is "true";
  signal \written[0]_i_1_n_0\ : STD_LOGIC;
  signal \written[10]_i_1_n_0\ : STD_LOGIC;
  signal \written[11]_i_1_n_0\ : STD_LOGIC;
  signal \written[12]_i_1_n_0\ : STD_LOGIC;
  signal \written[13]_i_1_n_0\ : STD_LOGIC;
  signal \written[14]_i_1_n_0\ : STD_LOGIC;
  signal \written[15]_i_1_n_0\ : STD_LOGIC;
  signal \written[15]_i_3_n_0\ : STD_LOGIC;
  signal \written[1]_i_1_n_0\ : STD_LOGIC;
  signal \written[2]_i_1_n_0\ : STD_LOGIC;
  signal \written[3]_i_1_n_0\ : STD_LOGIC;
  signal \written[3]_i_3_n_0\ : STD_LOGIC;
  signal \written[4]_i_1_n_0\ : STD_LOGIC;
  signal \written[5]_i_1_n_0\ : STD_LOGIC;
  signal \written[6]_i_1_n_0\ : STD_LOGIC;
  signal \written[7]_i_1_n_0\ : STD_LOGIC;
  signal \written[8]_i_1_n_0\ : STD_LOGIC;
  signal \written[9]_i_1_n_0\ : STD_LOGIC;
  signal \written_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \written_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \written_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \written_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \written_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \written_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \written_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \written_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \written_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \written_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \written_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \written_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \written_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \written_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \written_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \written_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \written_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \written_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \written_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \written_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \written_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \written_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \written_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \written_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \written_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \written_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \written_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \written_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \written_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \written_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \written_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \NLW_BLK_ZYNQ.u_sl_pclk_R_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_BLK_ZYNQ.u_sl_pclk_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cnt_reg[15]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cnt_reg[15]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_remain_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_u_cu2f_state_reg_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_u_df2u_SL_DT_O_reg_UNCONNECTED : STD_LOGIC_VECTOR ( 24 downto 10 );
  signal \NLW_written_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \BLK_ZYNQ.u_sl_pclk\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \BLK_ZYNQ.u_sl_pclk\ : label is "MLO";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \BLK_ZYNQ.u_sl_pclk\ : label is "TRUE";
  attribute IOB : string;
  attribute IOB of \SL_AD_reg[1]\ : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SL_DT_O[25]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \SL_DT_O[28]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \SL_DT_O[29]_i_5\ : label is "soft_lutpair10";
  attribute IOB of \SL_DT_O_reg[0]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[10]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[11]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[12]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[13]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[14]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[15]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[16]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[17]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[18]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[19]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[1]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[20]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[21]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[22]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[23]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[24]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[25]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[26]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[27]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[28]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[29]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[2]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[30]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[31]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[3]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[4]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[5]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[6]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[7]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[8]\ : label is "TRUE";
  attribute IOB of \SL_DT_O_reg[9]\ : label is "TRUE";
  attribute IOB of SL_OE_N_reg : label is "TRUE";
  attribute xc_pullup : string;
  attribute xc_pullup of SL_OE_N_reg : label is "1";
  attribute IOB of SL_PKTEND_N_reg : label is "TRUE";
  attribute xc_pullup of SL_PKTEND_N_reg : label is "1";
  attribute IOB of SL_RD_N_reg : label is "TRUE";
  attribute xc_pullup of SL_RD_N_reg : label is "1";
  attribute IOB of SL_WR_N_reg : label is "TRUE";
  attribute xc_pullup of SL_WR_N_reg : label is "1";
  attribute SOFT_HLUTNM of \cnt[10]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \cnt[12]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \cnt[13]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \cnt[14]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \cnt[15]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \cnt[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \cnt[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \cnt[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \cnt[4]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cnt[5]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cnt[6]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \cnt[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cnt[8]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \cnt[9]_i_1\ : label is "soft_lutpair23";
  attribute KEEP : string;
  attribute KEEP of \control_flit_reg[0]\ : label is "yes";
  attribute KEEP of \control_flit_reg[10]\ : label is "yes";
  attribute KEEP of \control_flit_reg[11]\ : label is "yes";
  attribute KEEP of \control_flit_reg[12]\ : label is "yes";
  attribute KEEP of \control_flit_reg[13]\ : label is "yes";
  attribute KEEP of \control_flit_reg[14]\ : label is "yes";
  attribute KEEP of \control_flit_reg[15]\ : label is "yes";
  attribute KEEP of \control_flit_reg[16]\ : label is "yes";
  attribute KEEP of \control_flit_reg[17]\ : label is "yes";
  attribute KEEP of \control_flit_reg[18]\ : label is "yes";
  attribute KEEP of \control_flit_reg[19]\ : label is "yes";
  attribute KEEP of \control_flit_reg[1]\ : label is "yes";
  attribute KEEP of \control_flit_reg[20]\ : label is "yes";
  attribute KEEP of \control_flit_reg[21]\ : label is "yes";
  attribute KEEP of \control_flit_reg[22]\ : label is "yes";
  attribute KEEP of \control_flit_reg[23]\ : label is "yes";
  attribute KEEP of \control_flit_reg[24]\ : label is "yes";
  attribute KEEP of \control_flit_reg[25]\ : label is "yes";
  attribute KEEP of \control_flit_reg[26]\ : label is "yes";
  attribute KEEP of \control_flit_reg[27]\ : label is "yes";
  attribute KEEP of \control_flit_reg[28]\ : label is "yes";
  attribute KEEP of \control_flit_reg[29]\ : label is "yes";
  attribute KEEP of \control_flit_reg[2]\ : label is "yes";
  attribute KEEP of \control_flit_reg[30]\ : label is "yes";
  attribute KEEP of \control_flit_reg[31]\ : label is "yes";
  attribute KEEP of \control_flit_reg[3]\ : label is "yes";
  attribute KEEP of \control_flit_reg[4]\ : label is "yes";
  attribute KEEP of \control_flit_reg[5]\ : label is "yes";
  attribute KEEP of \control_flit_reg[6]\ : label is "yes";
  attribute KEEP of \control_flit_reg[7]\ : label is "yes";
  attribute KEEP of \control_flit_reg[8]\ : label is "yes";
  attribute KEEP of \control_flit_reg[9]\ : label is "yes";
  attribute KEEP of \fifo_sel_reg[0]\ : label is "yes";
  attribute KEEP of \fifo_sel_reg[1]\ : label is "yes";
  attribute KEEP of \mask_reg[0]\ : label is "yes";
  attribute KEEP of \mask_reg[1]\ : label is "yes";
  attribute KEEP of \pushed_reg[0]\ : label is "yes";
  attribute KEEP of \pushed_reg[10]\ : label is "yes";
  attribute KEEP of \pushed_reg[11]\ : label is "yes";
  attribute KEEP of \pushed_reg[12]\ : label is "yes";
  attribute KEEP of \pushed_reg[13]\ : label is "yes";
  attribute KEEP of \pushed_reg[14]\ : label is "yes";
  attribute KEEP of \pushed_reg[15]\ : label is "yes";
  attribute KEEP of \pushed_reg[1]\ : label is "yes";
  attribute KEEP of \pushed_reg[2]\ : label is "yes";
  attribute KEEP of \pushed_reg[3]\ : label is "yes";
  attribute KEEP of \pushed_reg[4]\ : label is "yes";
  attribute KEEP of \pushed_reg[5]\ : label is "yes";
  attribute KEEP of \pushed_reg[6]\ : label is "yes";
  attribute KEEP of \pushed_reg[7]\ : label is "yes";
  attribute KEEP of \pushed_reg[8]\ : label is "yes";
  attribute KEEP of \pushed_reg[9]\ : label is "yes";
  attribute KEEP of reg_clk_reg : label is "yes";
  attribute KEEP of \sl_ad_reg_reg[0]\ : label is "yes";
  attribute KEEP of \sl_ad_reg_reg[1]\ : label is "yes";
  attribute KEEP of \sl_mode_reg_reg[0]\ : label is "yes";
  attribute KEEP of \sl_mode_reg_reg[1]\ : label is "yes";
  attribute KEEP of sl_oe_n_reg_reg : label is "yes";
  attribute KEEP of sl_pktend_n_reg_reg : label is "yes";
  attribute KEEP of sl_rd_n_reg_reg : label is "yes";
  attribute KEEP of sl_wr_n_reg_reg : label is "yes";
  attribute SOFT_HLUTNM of \state[0]_i_10\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \state[0]_i_11\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \state[0]_i_6\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \state[0]_i_8\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \state[0]_i_9\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \state[1]_i_12\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \state[1]_i_16\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \state[1]_i_8\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \state[2]_i_12\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \state[3]_i_12\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \state[3]_i_15\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \state[3]_i_17\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \state[3]_i_19\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \state[3]_i_22\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \state[3]_i_9\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \state[4]_i_10\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \state[4]_i_14\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \state[4]_i_16\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \state[4]_i_19\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \state[4]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \state[4]_i_9\ : label is "soft_lutpair9";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "STA_READY:00000,STA_CMD0:00001,STA_CMD1:00010,STA_CMD2:00011,STA_PAR:00100,STA_U2F_GUARD:00101,STA_U2F:00110,STA_U2F_PRE_EMPTY_N:00111,STA_U2F_WAIT_EMPTY_N:01000,STA_U2F_END0:01001,STA_U2F_END1:01010,STA_U2F_END2:01011,STA_F2U_GUARD:01100,STA_F2U0:01101,STA_F2U:01110,STA_F2U_WAIT_FULL_N:01111,STA_F2U_WAIT_FULL:10000,STA_F2U_WAIT_EMPTY:10001,STA_F2U_WAIT:10010,STA_F2U_ZLP:10011,STA_F2U_END:10100,STA_REQ:10101";
  attribute KEEP of \state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "STA_READY:00000,STA_CMD0:00001,STA_CMD1:00010,STA_CMD2:00011,STA_PAR:00100,STA_U2F_GUARD:00101,STA_U2F:00110,STA_U2F_PRE_EMPTY_N:00111,STA_U2F_WAIT_EMPTY_N:01000,STA_U2F_END0:01001,STA_U2F_END1:01010,STA_U2F_END2:01011,STA_F2U_GUARD:01100,STA_F2U0:01101,STA_F2U:01110,STA_F2U_WAIT_FULL_N:01111,STA_F2U_WAIT_FULL:10000,STA_F2U_WAIT_EMPTY:10001,STA_F2U_WAIT:10010,STA_F2U_ZLP:10011,STA_F2U_END:10100,STA_REQ:10101";
  attribute KEEP of \state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "STA_READY:00000,STA_CMD0:00001,STA_CMD1:00010,STA_CMD2:00011,STA_PAR:00100,STA_U2F_GUARD:00101,STA_U2F:00110,STA_U2F_PRE_EMPTY_N:00111,STA_U2F_WAIT_EMPTY_N:01000,STA_U2F_END0:01001,STA_U2F_END1:01010,STA_U2F_END2:01011,STA_F2U_GUARD:01100,STA_F2U0:01101,STA_F2U:01110,STA_F2U_WAIT_FULL_N:01111,STA_F2U_WAIT_FULL:10000,STA_F2U_WAIT_EMPTY:10001,STA_F2U_WAIT:10010,STA_F2U_ZLP:10011,STA_F2U_END:10100,STA_REQ:10101";
  attribute KEEP of \state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \state_reg[3]\ : label is "STA_READY:00000,STA_CMD0:00001,STA_CMD1:00010,STA_CMD2:00011,STA_PAR:00100,STA_U2F_GUARD:00101,STA_U2F:00110,STA_U2F_PRE_EMPTY_N:00111,STA_U2F_WAIT_EMPTY_N:01000,STA_U2F_END0:01001,STA_U2F_END1:01010,STA_U2F_END2:01011,STA_F2U_GUARD:01100,STA_F2U0:01101,STA_F2U:01110,STA_F2U_WAIT_FULL_N:01111,STA_F2U_WAIT_FULL:10000,STA_F2U_WAIT_EMPTY:10001,STA_F2U_WAIT:10010,STA_F2U_ZLP:10011,STA_F2U_END:10100,STA_REQ:10101";
  attribute KEEP of \state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \state_reg[4]\ : label is "STA_READY:00000,STA_CMD0:00001,STA_CMD1:00010,STA_CMD2:00011,STA_PAR:00100,STA_U2F_GUARD:00101,STA_U2F:00110,STA_U2F_PRE_EMPTY_N:00111,STA_U2F_WAIT_EMPTY_N:01000,STA_U2F_END0:01001,STA_U2F_END1:01010,STA_U2F_END2:01011,STA_F2U_GUARD:01100,STA_F2U0:01101,STA_F2U:01110,STA_F2U_WAIT_FULL_N:01111,STA_F2U_WAIT_FULL:10000,STA_F2U_WAIT_EMPTY:10001,STA_F2U_WAIT:10010,STA_F2U_ZLP:10011,STA_F2U_END:10100,STA_REQ:10101";
  attribute KEEP of \state_reg[4]\ : label is "yes";
  attribute SOFT_HLUTNM of \written[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \written[10]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \written[11]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \written[12]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \written[13]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \written[14]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \written[15]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \written[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \written[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \written[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \written[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \written[5]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \written[6]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \written[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \written[8]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \written[9]_i_1\ : label is "soft_lutpair16";
  attribute KEEP of \written_reg[0]\ : label is "yes";
  attribute KEEP of \written_reg[10]\ : label is "yes";
  attribute KEEP of \written_reg[11]\ : label is "yes";
  attribute KEEP of \written_reg[12]\ : label is "yes";
  attribute KEEP of \written_reg[13]\ : label is "yes";
  attribute KEEP of \written_reg[14]\ : label is "yes";
  attribute KEEP of \written_reg[15]\ : label is "yes";
  attribute KEEP of \written_reg[1]\ : label is "yes";
  attribute KEEP of \written_reg[2]\ : label is "yes";
  attribute KEEP of \written_reg[3]\ : label is "yes";
  attribute KEEP of \written_reg[4]\ : label is "yes";
  attribute KEEP of \written_reg[5]\ : label is "yes";
  attribute KEEP of \written_reg[6]\ : label is "yes";
  attribute KEEP of \written_reg[7]\ : label is "yes";
  attribute KEEP of \written_reg[8]\ : label is "yes";
  attribute KEEP of \written_reg[9]\ : label is "yes";
begin
  SL_DT_T <= \^sl_dt_t\;
  SL_EMPTY_N <= SL_FLAGA;
  SL_FULL_N <= SL_FLAGC;
  SL_PRE_EMPTY_N <= SL_FLAGB;
  SL_PRE_FULL_N <= SL_FLAGD;
  SYS_RST_N <= \^sys_rst_n\;
\BLK_ZYNQ.u_sl_pclk\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      D1 => '0',
      D2 => '1',
      Q => SL_PCLK,
      R => \NLW_BLK_ZYNQ.u_sl_pclk_R_UNCONNECTED\,
      S => \NLW_BLK_ZYNQ.u_sl_pclk_S_UNCONNECTED\
    );
\SL_AD[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \SL_AD[1]_i_3_n_0\,
      I1 => state(4),
      I2 => state(0),
      I3 => state(1),
      O => \SL_AD[1]_i_1_n_0\
    );
\SL_AD[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => SYS_CLK_STABLE,
      I1 => SL_RST_N,
      O => \SL_AD[1]_i_2_n_0\
    );
\SL_AD[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888888BB888888"
    )
        port map (
      I0 => \sl_ad_reg[1]_i_3_n_0\,
      I1 => state(2),
      I2 => mask(0),
      I3 => mask(1),
      I4 => sl_mode_reg(1),
      I5 => sl_mode_reg(0),
      O => \SL_AD[1]_i_3_n_0\
    );
\SL_AD_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => g0_b0_n_0,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \SL_AD[1]_i_1_n_0\,
      Q => SL_AD(0)
    );
\SL_DT_O[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \timeout_reg_n_0_\(1),
      I1 => \timeout_reg_n_0_\(2),
      O => \SL_DT_O[25]_i_2_n_0\
    );
\SL_DT_O[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \SL_DT_O[9]_i_2_n_0\,
      I1 => \cnt_reg_n_0_\(0),
      I2 => \cnt_reg_n_0_\(1),
      I3 => SL_PKTEND_N_i_4_n_0,
      O => \SL_DT_O[25]_i_3_n_0\
    );
\SL_DT_O[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => written(12),
      I1 => written(13),
      I2 => written(10),
      I3 => written(11),
      I4 => written(15),
      I5 => written(14),
      O => \SL_DT_O[26]_i_2_n_0\
    );
\SL_DT_O[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => written(2),
      I1 => written(3),
      I2 => written(0),
      I3 => written(1),
      I4 => \SL_DT_O[26]_i_4_n_0\,
      O => \SL_DT_O[26]_i_3_n_0\
    );
\SL_DT_O[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => written(6),
      I1 => written(7),
      I2 => written(4),
      I3 => written(5),
      I4 => written(9),
      I5 => written(8),
      O => \SL_DT_O[26]_i_4_n_0\
    );
\SL_DT_O[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \SL_DT_O[9]_i_2_n_0\,
      I1 => \cnt_reg_n_0_\(0),
      I2 => \cnt_reg_n_0_\(1),
      I3 => SL_PKTEND_N_i_4_n_0,
      O => \SL_DT_O[28]_i_2_n_0\
    );
\SL_DT_O[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      O => \SL_DT_O[29]_i_2_n_0\
    );
\SL_DT_O[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pushed(12),
      I1 => pushed(13),
      I2 => pushed(10),
      I3 => pushed(11),
      I4 => pushed(15),
      I5 => pushed(14),
      O => \SL_DT_O[29]_i_3_n_0\
    );
\SL_DT_O[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => pushed(2),
      I1 => pushed(3),
      I2 => pushed(0),
      I3 => pushed(1),
      I4 => \SL_DT_O[29]_i_6_n_0\,
      O => \SL_DT_O[29]_i_4_n_0\
    );
\SL_DT_O[29]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => SL_PKTEND_N_i_4_n_0,
      I1 => \cnt_reg_n_0_\(1),
      I2 => \SL_DT_O[9]_i_2_n_0\,
      O => \SL_DT_O[29]_i_5_n_0\
    );
\SL_DT_O[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pushed(6),
      I1 => pushed(7),
      I2 => pushed(4),
      I3 => pushed(5),
      I4 => pushed(9),
      I5 => pushed(8),
      O => \SL_DT_O[29]_i_6_n_0\
    );
\SL_DT_O[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => control_flit(0),
      I1 => control_flit(1),
      I2 => control_flit(2),
      I3 => control_flit(3),
      I4 => \SL_DT_O[29]_i_2_n_0\,
      I5 => SL_FULL_N,
      O => \SL_DT_O[9]_i_2_n_0\
    );
\SL_DT_O_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_32,
      Q => SL_DT_O(0)
    );
\SL_DT_O_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_22,
      Q => SL_DT_O(10)
    );
\SL_DT_O_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_21,
      Q => SL_DT_O(11)
    );
\SL_DT_O_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_20,
      Q => SL_DT_O(12)
    );
\SL_DT_O_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_19,
      Q => SL_DT_O(13)
    );
\SL_DT_O_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_18,
      Q => SL_DT_O(14)
    );
\SL_DT_O_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_17,
      Q => SL_DT_O(15)
    );
\SL_DT_O_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_16,
      Q => SL_DT_O(16)
    );
\SL_DT_O_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_15,
      Q => SL_DT_O(17)
    );
\SL_DT_O_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_14,
      Q => SL_DT_O(18)
    );
\SL_DT_O_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_13,
      Q => SL_DT_O(19)
    );
\SL_DT_O_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_31,
      Q => SL_DT_O(1)
    );
\SL_DT_O_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_12,
      Q => SL_DT_O(20)
    );
\SL_DT_O_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_11,
      Q => SL_DT_O(21)
    );
\SL_DT_O_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_10,
      Q => SL_DT_O(22)
    );
\SL_DT_O_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_9,
      Q => SL_DT_O(23)
    );
\SL_DT_O_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_8,
      Q => SL_DT_O(24)
    );
\SL_DT_O_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_7,
      Q => SL_DT_O(25)
    );
\SL_DT_O_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_6,
      Q => SL_DT_O(26)
    );
\SL_DT_O_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_5,
      Q => SL_DT_O(27)
    );
\SL_DT_O_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_4,
      Q => SL_DT_O(28)
    );
\SL_DT_O_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_3,
      Q => SL_DT_O(29)
    );
\SL_DT_O_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_30,
      Q => SL_DT_O(2)
    );
\SL_DT_O_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_2,
      Q => SL_DT_O(30)
    );
\SL_DT_O_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_1,
      Q => SL_DT_O(31)
    );
\SL_DT_O_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_29,
      Q => SL_DT_O(3)
    );
\SL_DT_O_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_28,
      Q => SL_DT_O(4)
    );
\SL_DT_O_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_27,
      Q => SL_DT_O(5)
    );
\SL_DT_O_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_26,
      Q => SL_DT_O(6)
    );
\SL_DT_O_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_25,
      Q => SL_DT_O(7)
    );
\SL_DT_O_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_24,
      Q => SL_DT_O(8)
    );
\SL_DT_O_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_41,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_23,
      Q => SL_DT_O(9)
    );
SL_DT_T_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => state(4),
      I1 => ctl_cmd(1),
      I2 => state(2),
      I3 => SL_DT_T_i_2_n_0,
      I4 => SL_DT_T_i_3_n_0,
      I5 => \^sl_dt_t\,
      O => SL_DT_T_i_1_n_0
    );
SL_DT_T_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8808BB3B"
    )
        port map (
      I0 => ctl_cmd(2),
      I1 => state(2),
      I2 => ctl_cmd(0),
      I3 => SL_DT_T_i_4_n_0,
      I4 => \control_flit[15]_i_2_n_0\,
      I5 => SL_DT_T_i_5_n_0,
      O => SL_DT_T_i_2_n_0
    );
SL_DT_T_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC880B"
    )
        port map (
      I0 => state(2),
      I1 => state(4),
      I2 => state(0),
      I3 => state(1),
      I4 => state(3),
      O => SL_DT_T_i_3_n_0
    );
SL_DT_T_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ctl_cmd(3),
      I1 => SL_OE_N_i_4_n_0,
      O => SL_DT_T_i_4_n_0
    );
SL_DT_T_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007777F0FF7777"
    )
        port map (
      I0 => sl_mode_reg(1),
      I1 => mask(1),
      I2 => ctl_cmd(0),
      I3 => ctl_cmd(3),
      I4 => state(2),
      I5 => ctl_cmd(2),
      O => SL_DT_T_i_5_n_0
    );
SL_DT_T_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      D => SL_DT_T_i_1_n_0,
      PRE => \SL_AD[1]_i_2_n_0\,
      Q => \^sl_dt_t\
    );
SL_OE_N_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEBFF"
    )
        port map (
      I0 => ctl_cmd(0),
      I1 => ctl_cmd(1),
      I2 => ctl_cmd(2),
      I3 => SL_OE_N_i_4_n_0,
      I4 => ctl_cmd(3),
      O => SL_OE_N_i_3_n_0
    );
SL_OE_N_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => SL_OE_N_i_5_n_0,
      I1 => dat_leng(1),
      I2 => dat_leng(0),
      I3 => dat_leng(3),
      I4 => dat_leng(2),
      I5 => SL_OE_N_i_6_n_0,
      O => SL_OE_N_i_4_n_0
    );
SL_OE_N_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dat_leng(5),
      I1 => dat_leng(4),
      I2 => dat_leng(7),
      I3 => dat_leng(6),
      O => SL_OE_N_i_5_n_0
    );
SL_OE_N_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dat_leng(10),
      I1 => dat_leng(11),
      I2 => dat_leng(8),
      I3 => dat_leng(9),
      I4 => SL_OE_N_i_7_n_0,
      O => SL_OE_N_i_6_n_0
    );
SL_OE_N_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dat_leng(13),
      I1 => dat_leng(12),
      I2 => dat_leng(15),
      I3 => dat_leng(14),
      O => SL_OE_N_i_7_n_0
    );
SL_OE_N_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SYS_CLK,
      CE => \g0_b0__1_n_0\,
      D => u_cu2f_n_39,
      PRE => \SL_AD[1]_i_2_n_0\,
      Q => SL_OE_N
    );
SL_PKTEND_N_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => SL_PKTEND_N_i_6_n_0,
      I1 => \cnt_reg_n_0_\(5),
      I2 => \cnt_reg_n_0_\(4),
      I3 => \cnt_reg_n_0_\(7),
      I4 => \cnt_reg_n_0_\(6),
      I5 => SL_PKTEND_N_i_7_n_0,
      O => SL_PKTEND_N_i_4_n_0
    );
SL_PKTEND_N_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444554444045544"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => SL_FULL_N,
      I3 => state(1),
      I4 => state(0),
      I5 => SL_WR_N_i_7_n_0,
      O => SL_PKTEND_N_i_5_n_0
    );
SL_PKTEND_N_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cnt_reg_n_0_\(9),
      I1 => \cnt_reg_n_0_\(8),
      I2 => \cnt_reg_n_0_\(11),
      I3 => \cnt_reg_n_0_\(10),
      O => SL_PKTEND_N_i_6_n_0
    );
SL_PKTEND_N_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cnt_reg_n_0_\(14),
      I1 => \cnt_reg_n_0_\(15),
      I2 => \cnt_reg_n_0_\(12),
      I3 => \cnt_reg_n_0_\(13),
      I4 => \cnt_reg_n_0_\(3),
      I5 => \cnt_reg_n_0_\(2),
      O => SL_PKTEND_N_i_7_n_0
    );
SL_PKTEND_N_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_39,
      D => u_df2u_n_43,
      PRE => \SL_AD[1]_i_2_n_0\,
      Q => SL_PKTEND_N
    );
SL_RD_N0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(3),
      I3 => state(2),
      I4 => state(4),
      I5 => \^sl_rd_n_reg\,
      O => SL_RD_N00
    );
SL_RD_N0_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      D => SL_RD_N00,
      PRE => \SL_AD[1]_i_2_n_0\,
      Q => SL_RD_N0_reg_n_0
    );
SL_RD_N1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      D => SL_RD_N0_reg_n_0,
      PRE => \SL_AD[1]_i_2_n_0\,
      Q => SL_RD_N1
    );
SL_RD_N_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(3),
      I1 => state(4),
      O => SL_RD_N_i_2_n_0
    );
SL_RD_N_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sl_mode_reg(0),
      I1 => sl_mode_reg(1),
      O => SL_RD_N_i_4_n_0
    );
SL_RD_N_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SYS_CLK,
      CE => \g0_b0__0_n_0\,
      D => u_du2f_n_56,
      PRE => \SL_AD[1]_i_2_n_0\,
      Q => SL_RD_N
    );
SL_WR_N_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => remain(13),
      I1 => remain(12),
      I2 => remain(15),
      I3 => remain(14),
      O => SL_WR_N_i_10_n_0
    );
SL_WR_N_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => remain(1),
      I1 => remain(0),
      I2 => remain(3),
      I3 => remain(2),
      O => SL_WR_N_i_11_n_0
    );
SL_WR_N_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => remain(5),
      I1 => remain(4),
      I2 => remain(7),
      I3 => remain(6),
      O => SL_WR_N_i_12_n_0
    );
SL_WR_N_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(4),
      I3 => state(0),
      I4 => state(1),
      O => SL_WR_N_i_4_n_0
    );
SL_WR_N_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => SL_WR_N_i_9_n_0,
      I1 => SL_WR_N_i_10_n_0,
      I2 => SL_WR_N_i_11_n_0,
      I3 => SL_WR_N_i_12_n_0,
      O => SL_WR_N_i_7_n_0
    );
SL_WR_N_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => remain(9),
      I1 => remain(8),
      I2 => remain(11),
      I3 => remain(10),
      O => SL_WR_N_i_9_n_0
    );
SL_WR_N_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_40,
      D => u_df2u_n_44,
      PRE => \SL_AD[1]_i_2_n_0\,
      Q => SL_WR_N
    );
\cmd_wr_data[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_sel(0),
      I1 => fifo_sel(1),
      O => \cmd_wr_data[31]_i_1_n_0\
    );
\cmd_wr_data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(0),
      Q => cmd_wr_data(0)
    );
\cmd_wr_data_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(10),
      Q => cmd_wr_data(10)
    );
\cmd_wr_data_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(11),
      Q => cmd_wr_data(11)
    );
\cmd_wr_data_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(12),
      Q => cmd_wr_data(12)
    );
\cmd_wr_data_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(13),
      Q => cmd_wr_data(13)
    );
\cmd_wr_data_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(14),
      Q => cmd_wr_data(14)
    );
\cmd_wr_data_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(15),
      Q => cmd_wr_data(15)
    );
\cmd_wr_data_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(16),
      Q => cmd_wr_data(16)
    );
\cmd_wr_data_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(17),
      Q => cmd_wr_data(17)
    );
\cmd_wr_data_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(18),
      Q => cmd_wr_data(18)
    );
\cmd_wr_data_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(19),
      Q => cmd_wr_data(19)
    );
\cmd_wr_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(1),
      Q => cmd_wr_data(1)
    );
\cmd_wr_data_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(20),
      Q => cmd_wr_data(20)
    );
\cmd_wr_data_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(21),
      Q => cmd_wr_data(21)
    );
\cmd_wr_data_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(22),
      Q => cmd_wr_data(22)
    );
\cmd_wr_data_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(23),
      Q => cmd_wr_data(23)
    );
\cmd_wr_data_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(24),
      Q => cmd_wr_data(24)
    );
\cmd_wr_data_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(25),
      Q => cmd_wr_data(25)
    );
\cmd_wr_data_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(26),
      Q => cmd_wr_data(26)
    );
\cmd_wr_data_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(27),
      Q => cmd_wr_data(27)
    );
\cmd_wr_data_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(28),
      Q => cmd_wr_data(28)
    );
\cmd_wr_data_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(29),
      Q => cmd_wr_data(29)
    );
\cmd_wr_data_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(2),
      Q => cmd_wr_data(2)
    );
\cmd_wr_data_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(30),
      Q => cmd_wr_data(30)
    );
\cmd_wr_data_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(31),
      Q => cmd_wr_data(31)
    );
\cmd_wr_data_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(3),
      Q => cmd_wr_data(3)
    );
\cmd_wr_data_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(4),
      Q => cmd_wr_data(4)
    );
\cmd_wr_data_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(5),
      Q => cmd_wr_data(5)
    );
\cmd_wr_data_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(6),
      Q => cmd_wr_data(6)
    );
\cmd_wr_data_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(7),
      Q => cmd_wr_data(7)
    );
\cmd_wr_data_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(8),
      Q => cmd_wr_data(8)
    );
\cmd_wr_data_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \cmd_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(9),
      Q => cmd_wr_data(9)
    );
cmd_wr_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SL_RD_N1,
      I1 => fifo_sel(1),
      I2 => fifo_sel(0),
      O => cmd_wr_valid_i_1_n_0
    );
cmd_wr_valid_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => cmd_wr_valid_i_1_n_0,
      Q => cmd_wr_valid
    );
\cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAABBAAFB"
    )
        port map (
      I0 => \cnt[0]_i_2_n_0\,
      I1 => sl_mode_reg(1),
      I2 => \cnt[0]_i_3_n_0\,
      I3 => \cnt_reg_n_0_\(0),
      I4 => state(0),
      I5 => \fifo_sel[1]_i_4_n_0\,
      O => \cnt[0]_i_1_n_0\
    );
\cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000440000004000"
    )
        port map (
      I0 => \cnt_reg_n_0_\(0),
      I1 => state(4),
      I2 => state(1),
      I3 => state(0),
      I4 => state(3),
      I5 => state(2),
      O => \cnt[0]_i_2_n_0\
    );
\cnt[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(4),
      O => \cnt[0]_i_3_n_0\
    );
\cnt[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cnt[15]_i_9_n_0\,
      I1 => \cnt_reg[12]_i_2_n_6\,
      O => \cnt[10]_i_1_n_0\
    );
\cnt[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cnt[15]_i_9_n_0\,
      I1 => \cnt_reg[12]_i_2_n_5\,
      O => \cnt[11]_i_1_n_0\
    );
\cnt[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cnt[15]_i_9_n_0\,
      I1 => \cnt_reg[12]_i_2_n_4\,
      O => \cnt[12]_i_1_n_0\
    );
\cnt[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cnt[15]_i_9_n_0\,
      I1 => \cnt_reg[15]_i_10_n_7\,
      O => \cnt[13]_i_1_n_0\
    );
\cnt[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cnt[15]_i_9_n_0\,
      I1 => \cnt_reg[15]_i_10_n_6\,
      O => \cnt[14]_i_1_n_0\
    );
\cnt[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(4),
      O => \cnt[15]_i_12_n_0\
    );
\cnt[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      O => \cnt[15]_i_13_n_0\
    );
\cnt[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cnt[15]_i_9_n_0\,
      I1 => \cnt_reg[15]_i_10_n_5\,
      O => \cnt[15]_i_2_n_0\
    );
\cnt[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000800"
    )
        port map (
      I0 => SL_FULL_N,
      I1 => state(2),
      I2 => state(3),
      I3 => u_df2u_n_38,
      I4 => SL_WR_N_i_4_n_0,
      I5 => \control_flit[12]_i_2_n_0\,
      O => \cnt[15]_i_4_n_0\
    );
\cnt[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => state(4),
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => state(3),
      O => \cnt[15]_i_5_n_0\
    );
\cnt[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000302A0"
    )
        port map (
      I0 => SL_OE_N_i_4_n_0,
      I1 => ctl_cmd(0),
      I2 => ctl_cmd(2),
      I3 => ctl_cmd(1),
      I4 => ctl_cmd(3),
      O => \cnt[15]_i_6_n_0\
    );
\cnt[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5F5FFCFF77FFFC"
    )
        port map (
      I0 => sl_mode_reg(1),
      I1 => state(4),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      I5 => state(2),
      O => \cnt[15]_i_9_n_0\
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cnt[15]_i_9_n_0\,
      I1 => \cnt_reg[4]_i_2_n_7\,
      O => \cnt[1]_i_1_n_0\
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cnt[15]_i_9_n_0\,
      I1 => \cnt_reg[4]_i_2_n_6\,
      O => \cnt[2]_i_1_n_0\
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cnt[15]_i_9_n_0\,
      I1 => \cnt_reg[4]_i_2_n_5\,
      O => \cnt[3]_i_1_n_0\
    );
\cnt[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cnt[15]_i_9_n_0\,
      I1 => \cnt_reg[4]_i_2_n_4\,
      O => \cnt[4]_i_1_n_0\
    );
\cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cnt[15]_i_9_n_0\,
      I1 => \cnt_reg[8]_i_2_n_7\,
      O => \cnt[5]_i_1_n_0\
    );
\cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cnt[15]_i_9_n_0\,
      I1 => \cnt_reg[8]_i_2_n_6\,
      O => \cnt[6]_i_1_n_0\
    );
\cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cnt[15]_i_9_n_0\,
      I1 => \cnt_reg[8]_i_2_n_5\,
      O => \cnt[7]_i_1_n_0\
    );
\cnt[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cnt[15]_i_9_n_0\,
      I1 => \cnt_reg[8]_i_2_n_4\,
      O => \cnt[8]_i_1_n_0\
    );
\cnt[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cnt[15]_i_9_n_0\,
      I1 => \cnt_reg[12]_i_2_n_7\,
      O => \cnt[9]_i_1_n_0\
    );
\cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_42,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \cnt[0]_i_1_n_0\,
      Q => \cnt_reg_n_0_\(0)
    );
\cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_42,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \cnt[10]_i_1_n_0\,
      Q => \cnt_reg_n_0_\(10)
    );
\cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_42,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \cnt[11]_i_1_n_0\,
      Q => \cnt_reg_n_0_\(11)
    );
\cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_42,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \cnt[12]_i_1_n_0\,
      Q => \cnt_reg_n_0_\(12)
    );
\cnt_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[8]_i_2_n_0\,
      CO(3) => \cnt_reg[12]_i_2_n_0\,
      CO(2) => \cnt_reg[12]_i_2_n_1\,
      CO(1) => \cnt_reg[12]_i_2_n_2\,
      CO(0) => \cnt_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[12]_i_2_n_4\,
      O(2) => \cnt_reg[12]_i_2_n_5\,
      O(1) => \cnt_reg[12]_i_2_n_6\,
      O(0) => \cnt_reg[12]_i_2_n_7\,
      S(3 downto 0) => \cnt_reg_n_0_\(12 downto 9)
    );
\cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_42,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \cnt[13]_i_1_n_0\,
      Q => \cnt_reg_n_0_\(13)
    );
\cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_42,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \cnt[14]_i_1_n_0\,
      Q => \cnt_reg_n_0_\(14)
    );
\cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_42,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \cnt[15]_i_2_n_0\,
      Q => \cnt_reg_n_0_\(15)
    );
\cnt_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_cnt_reg[15]_i_10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cnt_reg[15]_i_10_n_2\,
      CO(0) => \cnt_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_cnt_reg[15]_i_10_O_UNCONNECTED\(3),
      O(2) => \cnt_reg[15]_i_10_n_5\,
      O(1) => \cnt_reg[15]_i_10_n_6\,
      O(0) => \cnt_reg[15]_i_10_n_7\,
      S(3) => '0',
      S(2 downto 0) => \cnt_reg_n_0_\(15 downto 13)
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_42,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \cnt[1]_i_1_n_0\,
      Q => \cnt_reg_n_0_\(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_42,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \cnt[2]_i_1_n_0\,
      Q => \cnt_reg_n_0_\(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_42,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \cnt[3]_i_1_n_0\,
      Q => \cnt_reg_n_0_\(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_42,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \cnt[4]_i_1_n_0\,
      Q => \cnt_reg_n_0_\(4)
    );
\cnt_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_reg[4]_i_2_n_0\,
      CO(2) => \cnt_reg[4]_i_2_n_1\,
      CO(1) => \cnt_reg[4]_i_2_n_2\,
      CO(0) => \cnt_reg[4]_i_2_n_3\,
      CYINIT => \cnt_reg_n_0_\(0),
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[4]_i_2_n_4\,
      O(2) => \cnt_reg[4]_i_2_n_5\,
      O(1) => \cnt_reg[4]_i_2_n_6\,
      O(0) => \cnt_reg[4]_i_2_n_7\,
      S(3 downto 0) => \cnt_reg_n_0_\(4 downto 1)
    );
\cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_42,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \cnt[5]_i_1_n_0\,
      Q => \cnt_reg_n_0_\(5)
    );
\cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_42,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \cnt[6]_i_1_n_0\,
      Q => \cnt_reg_n_0_\(6)
    );
\cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_42,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \cnt[7]_i_1_n_0\,
      Q => \cnt_reg_n_0_\(7)
    );
\cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_42,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \cnt[8]_i_1_n_0\,
      Q => \cnt_reg_n_0_\(8)
    );
\cnt_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[4]_i_2_n_0\,
      CO(3) => \cnt_reg[8]_i_2_n_0\,
      CO(2) => \cnt_reg[8]_i_2_n_1\,
      CO(1) => \cnt_reg[8]_i_2_n_2\,
      CO(0) => \cnt_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[8]_i_2_n_4\,
      O(2) => \cnt_reg[8]_i_2_n_5\,
      O(1) => \cnt_reg[8]_i_2_n_6\,
      O(0) => \cnt_reg[8]_i_2_n_7\,
      S(3 downto 0) => \cnt_reg_n_0_\(8 downto 5)
    );
\cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => u_df2u_n_42,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \cnt[9]_i_1_n_0\,
      Q => \cnt_reg_n_0_\(9)
    );
\control_flit[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SL_DT_I(0),
      I1 => state(1),
      I2 => control_flit(0),
      O => \control_flit[0]_i_1_n_0\
    );
\control_flit[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SL_DT_I(10),
      I1 => state(1),
      I2 => control_flit(10),
      O => \control_flit[10]_i_1_n_0\
    );
\control_flit[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SL_DT_I(11),
      I1 => state(1),
      I2 => control_flit(11),
      O => \control_flit[11]_i_1_n_0\
    );
\control_flit[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEEE0000AEEE"
    )
        port map (
      I0 => \control_flit[12]_i_2_n_0\,
      I1 => ctl_cmd(0),
      I2 => mask(0),
      I3 => sl_mode_reg(0),
      I4 => state(1),
      I5 => SL_DT_I(12),
      O => \control_flit[12]_i_1_n_0\
    );
\control_flit[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40C0"
    )
        port map (
      I0 => mask(0),
      I1 => mask(1),
      I2 => sl_mode_reg(1),
      I3 => sl_mode_reg(0),
      O => \control_flit[12]_i_2_n_0\
    );
\control_flit[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA3FAA00AA00AA00"
    )
        port map (
      I0 => SL_DT_I(13),
      I1 => mask(1),
      I2 => sl_mode_reg(1),
      I3 => state(1),
      I4 => \control_flit[15]_i_2_n_0\,
      I5 => ctl_cmd(1),
      O => \control_flit[13]_i_1_n_0\
    );
\control_flit[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \control_flit[31]_i_3_n_0\,
      I1 => ctl_cmd(2),
      I2 => state(1),
      I3 => SL_DT_I(14),
      O => \control_flit[14]_i_1_n_0\
    );
\control_flit[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA3FAA00AA00AA00"
    )
        port map (
      I0 => SL_DT_I(15),
      I1 => mask(1),
      I2 => sl_mode_reg(1),
      I3 => state(1),
      I4 => \control_flit[15]_i_2_n_0\,
      I5 => ctl_cmd(3),
      O => \control_flit[15]_i_1_n_0\
    );
\control_flit[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sl_mode_reg(0),
      I1 => mask(0),
      O => \control_flit[15]_i_2_n_0\
    );
\control_flit[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \control_flit[31]_i_3_n_0\,
      I1 => dat_leng(0),
      I2 => state(1),
      I3 => SL_DT_I(16),
      O => \control_flit[16]_i_1_n_0\
    );
\control_flit[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \control_flit[31]_i_3_n_0\,
      I1 => dat_leng(1),
      I2 => state(1),
      I3 => SL_DT_I(17),
      O => \control_flit[17]_i_1_n_0\
    );
\control_flit[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \control_flit[31]_i_3_n_0\,
      I1 => dat_leng(2),
      I2 => state(1),
      I3 => SL_DT_I(18),
      O => \control_flit[18]_i_1_n_0\
    );
\control_flit[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \control_flit[31]_i_3_n_0\,
      I1 => dat_leng(3),
      I2 => state(1),
      I3 => SL_DT_I(19),
      O => \control_flit[19]_i_1_n_0\
    );
\control_flit[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SL_DT_I(1),
      I1 => state(1),
      I2 => control_flit(1),
      O => \control_flit[1]_i_1_n_0\
    );
\control_flit[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \control_flit[31]_i_3_n_0\,
      I1 => dat_leng(4),
      I2 => state(1),
      I3 => SL_DT_I(20),
      O => \control_flit[20]_i_1_n_0\
    );
\control_flit[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \control_flit[31]_i_3_n_0\,
      I1 => dat_leng(5),
      I2 => state(1),
      I3 => SL_DT_I(21),
      O => \control_flit[21]_i_1_n_0\
    );
\control_flit[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \control_flit[31]_i_3_n_0\,
      I1 => dat_leng(6),
      I2 => state(1),
      I3 => SL_DT_I(22),
      O => \control_flit[22]_i_1_n_0\
    );
\control_flit[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \control_flit[31]_i_3_n_0\,
      I1 => dat_leng(7),
      I2 => state(1),
      I3 => SL_DT_I(23),
      O => \control_flit[23]_i_1_n_0\
    );
\control_flit[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \control_flit[31]_i_3_n_0\,
      I1 => dat_leng(8),
      I2 => state(1),
      I3 => SL_DT_I(24),
      O => \control_flit[24]_i_1_n_0\
    );
\control_flit[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \control_flit[31]_i_3_n_0\,
      I1 => dat_leng(9),
      I2 => state(1),
      I3 => SL_DT_I(25),
      O => \control_flit[25]_i_1_n_0\
    );
\control_flit[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \control_flit[31]_i_3_n_0\,
      I1 => dat_leng(10),
      I2 => state(1),
      I3 => SL_DT_I(26),
      O => \control_flit[26]_i_1_n_0\
    );
\control_flit[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \control_flit[31]_i_3_n_0\,
      I1 => dat_leng(11),
      I2 => state(1),
      I3 => SL_DT_I(27),
      O => \control_flit[27]_i_1_n_0\
    );
\control_flit[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \control_flit[31]_i_3_n_0\,
      I1 => dat_leng(12),
      I2 => state(1),
      I3 => SL_DT_I(28),
      O => \control_flit[28]_i_1_n_0\
    );
\control_flit[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \control_flit[31]_i_3_n_0\,
      I1 => dat_leng(13),
      I2 => state(1),
      I3 => SL_DT_I(29),
      O => \control_flit[29]_i_1_n_0\
    );
\control_flit[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SL_DT_I(2),
      I1 => state(1),
      I2 => control_flit(2),
      O => \control_flit[2]_i_1_n_0\
    );
\control_flit[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \control_flit[31]_i_3_n_0\,
      I1 => dat_leng(14),
      I2 => state(1),
      I3 => SL_DT_I(30),
      O => \control_flit[30]_i_1_n_0\
    );
\control_flit[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000009"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(4),
      I3 => state(2),
      I4 => state(3),
      O => \control_flit[31]_i_1_n_0\
    );
\control_flit[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \control_flit[31]_i_3_n_0\,
      I1 => dat_leng(15),
      I2 => state(1),
      I3 => SL_DT_I(31),
      O => \control_flit[31]_i_2_n_0\
    );
\control_flit[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => sl_mode_reg(1),
      I1 => mask(1),
      I2 => sl_mode_reg(0),
      I3 => mask(0),
      I4 => state(1),
      O => \control_flit[31]_i_3_n_0\
    );
\control_flit[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SL_DT_I(3),
      I1 => state(1),
      I2 => control_flit(3),
      O => \control_flit[3]_i_1_n_0\
    );
\control_flit[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA3FAA00AA00AA00"
    )
        port map (
      I0 => SL_DT_I(4),
      I1 => mask(1),
      I2 => sl_mode_reg(1),
      I3 => state(1),
      I4 => \control_flit[15]_i_2_n_0\,
      I5 => transactor_sel(0),
      O => \control_flit[4]_i_1_n_0\
    );
\control_flit[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA3FAA00AA00AA00"
    )
        port map (
      I0 => SL_DT_I(5),
      I1 => mask(1),
      I2 => sl_mode_reg(1),
      I3 => state(1),
      I4 => \control_flit[15]_i_2_n_0\,
      I5 => transactor_sel(1),
      O => \control_flit[5]_i_1_n_0\
    );
\control_flit[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA3FAA00AA00AA00"
    )
        port map (
      I0 => SL_DT_I(6),
      I1 => mask(1),
      I2 => sl_mode_reg(1),
      I3 => state(1),
      I4 => \control_flit[15]_i_2_n_0\,
      I5 => transactor_sel(2),
      O => \control_flit[6]_i_1_n_0\
    );
\control_flit[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA3FAA00AA00AA00"
    )
        port map (
      I0 => SL_DT_I(7),
      I1 => mask(1),
      I2 => sl_mode_reg(1),
      I3 => state(1),
      I4 => \control_flit[15]_i_2_n_0\,
      I5 => transactor_sel(3),
      O => \control_flit[7]_i_1_n_0\
    );
\control_flit[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SL_DT_I(8),
      I1 => state(1),
      I2 => control_flit(8),
      O => \control_flit[8]_i_1_n_0\
    );
\control_flit[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SL_DT_I(9),
      I1 => state(1),
      I2 => control_flit(9),
      O => \control_flit[9]_i_1_n_0\
    );
control_flit_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(31),
      O => dat_leng(15)
    );
\control_flit_inst__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(30),
      O => dat_leng(14)
    );
\control_flit_inst__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(29),
      O => dat_leng(13)
    );
\control_flit_inst__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(20),
      O => dat_leng(4)
    );
\control_flit_inst__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(19),
      O => dat_leng(3)
    );
\control_flit_inst__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(18),
      O => dat_leng(2)
    );
\control_flit_inst__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(17),
      O => dat_leng(1)
    );
\control_flit_inst__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(16),
      O => dat_leng(0)
    );
\control_flit_inst__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(15),
      O => ctl_cmd(3)
    );
\control_flit_inst__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(14),
      O => ctl_cmd(2)
    );
\control_flit_inst__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(13),
      O => ctl_cmd(1)
    );
\control_flit_inst__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(12),
      O => ctl_cmd(0)
    );
\control_flit_inst__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(7),
      O => transactor_sel(3)
    );
\control_flit_inst__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(28),
      O => dat_leng(12)
    );
\control_flit_inst__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(6),
      O => transactor_sel(2)
    );
\control_flit_inst__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(5),
      O => transactor_sel(1)
    );
\control_flit_inst__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(4),
      O => transactor_sel(0)
    );
\control_flit_inst__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(27),
      O => dat_leng(11)
    );
\control_flit_inst__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(26),
      O => dat_leng(10)
    );
\control_flit_inst__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(25),
      O => dat_leng(9)
    );
\control_flit_inst__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(24),
      O => dat_leng(8)
    );
\control_flit_inst__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(23),
      O => dat_leng(7)
    );
\control_flit_inst__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(22),
      O => dat_leng(6)
    );
\control_flit_inst__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_flit(21),
      O => dat_leng(5)
    );
\control_flit_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[0]_i_1_n_0\,
      Q => control_flit(0)
    );
\control_flit_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[10]_i_1_n_0\,
      Q => control_flit(10)
    );
\control_flit_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[11]_i_1_n_0\,
      Q => control_flit(11)
    );
\control_flit_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[12]_i_1_n_0\,
      Q => control_flit(12)
    );
\control_flit_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[13]_i_1_n_0\,
      Q => control_flit(13)
    );
\control_flit_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[14]_i_1_n_0\,
      Q => control_flit(14)
    );
\control_flit_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[15]_i_1_n_0\,
      Q => control_flit(15)
    );
\control_flit_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[16]_i_1_n_0\,
      Q => control_flit(16)
    );
\control_flit_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[17]_i_1_n_0\,
      Q => control_flit(17)
    );
\control_flit_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[18]_i_1_n_0\,
      Q => control_flit(18)
    );
\control_flit_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[19]_i_1_n_0\,
      Q => control_flit(19)
    );
\control_flit_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[1]_i_1_n_0\,
      Q => control_flit(1)
    );
\control_flit_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[20]_i_1_n_0\,
      Q => control_flit(20)
    );
\control_flit_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[21]_i_1_n_0\,
      Q => control_flit(21)
    );
\control_flit_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[22]_i_1_n_0\,
      Q => control_flit(22)
    );
\control_flit_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[23]_i_1_n_0\,
      Q => control_flit(23)
    );
\control_flit_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[24]_i_1_n_0\,
      Q => control_flit(24)
    );
\control_flit_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[25]_i_1_n_0\,
      Q => control_flit(25)
    );
\control_flit_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[26]_i_1_n_0\,
      Q => control_flit(26)
    );
\control_flit_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[27]_i_1_n_0\,
      Q => control_flit(27)
    );
\control_flit_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[28]_i_1_n_0\,
      Q => control_flit(28)
    );
\control_flit_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[29]_i_1_n_0\,
      Q => control_flit(29)
    );
\control_flit_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[2]_i_1_n_0\,
      Q => control_flit(2)
    );
\control_flit_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[30]_i_1_n_0\,
      Q => control_flit(30)
    );
\control_flit_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[31]_i_2_n_0\,
      Q => control_flit(31)
    );
\control_flit_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[3]_i_1_n_0\,
      Q => control_flit(3)
    );
\control_flit_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[4]_i_1_n_0\,
      Q => control_flit(4)
    );
\control_flit_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[5]_i_1_n_0\,
      Q => control_flit(5)
    );
\control_flit_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[6]_i_1_n_0\,
      Q => control_flit(6)
    );
\control_flit_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[7]_i_1_n_0\,
      Q => control_flit(7)
    );
\control_flit_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[8]_i_1_n_0\,
      Q => control_flit(8)
    );
\control_flit_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \control_flit[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \control_flit[9]_i_1_n_0\,
      Q => control_flit(9)
    );
\fifo_sel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFFFFAB0000"
    )
        port map (
      I0 => \fifo_sel[0]_i_2_n_0\,
      I1 => \control_flit[15]_i_2_n_0\,
      I2 => state(2),
      I3 => \fifo_sel[0]_i_3_n_0\,
      I4 => \fifo_sel[1]_i_4_n_0\,
      I5 => fifo_sel(0),
      O => \fifo_sel[0]_i_1_n_0\
    );
\fifo_sel[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0888800008888"
    )
        port map (
      I0 => \fifo_sel[0]_i_4_n_0\,
      I1 => fifo_sel(0),
      I2 => SL_OE_N_i_4_n_0,
      I3 => ctl_cmd(0),
      I4 => state(2),
      I5 => \fifo_sel[0]_i_5_n_0\,
      O => \fifo_sel[0]_i_2_n_0\
    );
\fifo_sel[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF50000FDCF0000"
    )
        port map (
      I0 => SL_OE_N_i_4_n_0,
      I1 => ctl_cmd(0),
      I2 => ctl_cmd(3),
      I3 => ctl_cmd(1),
      I4 => \fifo_sel[0]_i_6_n_0\,
      I5 => ctl_cmd(2),
      O => \fifo_sel[0]_i_3_n_0\
    );
\fifo_sel[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sl_mode_reg(1),
      I1 => mask(1),
      O => \fifo_sel[0]_i_4_n_0\
    );
\fifo_sel[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ctl_cmd(2),
      I1 => ctl_cmd(3),
      I2 => ctl_cmd(1),
      O => \fifo_sel[0]_i_5_n_0\
    );
\fifo_sel[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fifo_sel(0),
      I1 => state(2),
      O => \fifo_sel[0]_i_6_n_0\
    );
\fifo_sel[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \SL_AD[1]_i_3_n_0\,
      I1 => \fifo_sel[1]_i_2_n_0\,
      I2 => \fifo_sel[1]_i_3_n_0\,
      I3 => \fifo_sel[1]_i_4_n_0\,
      I4 => fifo_sel(1),
      O => \fifo_sel[1]_i_1_n_0\
    );
\fifo_sel[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => state(2),
      I1 => fifo_sel(1),
      I2 => mask(0),
      I3 => sl_mode_reg(0),
      O => \fifo_sel[1]_i_2_n_0\
    );
\fifo_sel[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => state(2),
      I1 => fifo_sel(1),
      I2 => SL_OE_N_i_3_n_0,
      O => \fifo_sel[1]_i_3_n_0\
    );
\fifo_sel[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => state(4),
      I1 => state(0),
      I2 => state(1),
      I3 => state(3),
      O => \fifo_sel[1]_i_4_n_0\
    );
\fifo_sel_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \fifo_sel[0]_i_1_n_0\,
      Q => fifo_sel(0)
    );
\fifo_sel_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \fifo_sel[1]_i_1_n_0\,
      Q => fifo_sel(1)
    );
g0_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0081F"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      O => g0_b0_n_0
    );
\g0_b0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD002DF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      O => \g0_b0__0_n_0\
    );
\g0_b0__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0703F"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      O => \g0_b0__1_n_0\
    );
\mask[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77C4"
    )
        port map (
      I0 => sl_mode_reg(1),
      I1 => mask(0),
      I2 => mask(1),
      I3 => sl_mode_reg(0),
      O => \mask[0]_i_1_n_0\
    );
\mask[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => mask(0),
      I1 => sl_mode_reg(0),
      I2 => mask(1),
      I3 => sl_mode_reg(1),
      O => \mask[1]_i_1_n_0\
    );
\mask_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \sl_mode_reg[1]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \mask[0]_i_1_n_0\,
      Q => mask(0)
    );
\mask_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \sl_mode_reg[1]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \mask[1]_i_1_n_0\,
      Q => mask(1)
    );
\pushed_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_du2f_n_52,
      Q => pushed(0)
    );
\pushed_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_du2f_n_42,
      Q => pushed(10)
    );
\pushed_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_du2f_n_41,
      Q => pushed(11)
    );
\pushed_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_du2f_n_40,
      Q => pushed(12)
    );
\pushed_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_du2f_n_39,
      Q => pushed(13)
    );
\pushed_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_du2f_n_38,
      Q => pushed(14)
    );
\pushed_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_du2f_n_37,
      Q => pushed(15)
    );
\pushed_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_du2f_n_51,
      Q => pushed(1)
    );
\pushed_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_du2f_n_50,
      Q => pushed(2)
    );
\pushed_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_du2f_n_49,
      Q => pushed(3)
    );
\pushed_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_du2f_n_48,
      Q => pushed(4)
    );
\pushed_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_du2f_n_47,
      Q => pushed(5)
    );
\pushed_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_du2f_n_46,
      Q => pushed(6)
    );
\pushed_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_du2f_n_45,
      Q => pushed(7)
    );
\pushed_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_du2f_n_44,
      Q => pushed(8)
    );
\pushed_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_du2f_n_43,
      Q => pushed(9)
    );
reg_clk_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_clk,
      O => reg_clk_i_1_n_0
    );
reg_clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      D => reg_clk_i_1_n_0,
      Q => reg_clk,
      R => '0'
    );
remain_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => remain_carry_n_0,
      CO(2) => remain_carry_n_1,
      CO(1) => remain_carry_n_2,
      CO(0) => remain_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => dat_leng(3 downto 0),
      O(3 downto 0) => remain(3 downto 0),
      S(3) => remain_carry_i_1_n_0,
      S(2) => remain_carry_i_2_n_0,
      S(1) => remain_carry_i_3_n_0,
      S(0) => remain_carry_i_4_n_0
    );
\remain_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => remain_carry_n_0,
      CO(3) => \remain_carry__0_n_0\,
      CO(2) => \remain_carry__0_n_1\,
      CO(1) => \remain_carry__0_n_2\,
      CO(0) => \remain_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dat_leng(7 downto 4),
      O(3 downto 0) => remain(7 downto 4),
      S(3) => \remain_carry__0_i_1_n_0\,
      S(2) => \remain_carry__0_i_2_n_0\,
      S(1) => \remain_carry__0_i_3_n_0\,
      S(0) => \remain_carry__0_i_4_n_0\
    );
\remain_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dat_leng(7),
      I1 => \cnt_reg_n_0_\(7),
      O => \remain_carry__0_i_1_n_0\
    );
\remain_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dat_leng(6),
      I1 => \cnt_reg_n_0_\(6),
      O => \remain_carry__0_i_2_n_0\
    );
\remain_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dat_leng(5),
      I1 => \cnt_reg_n_0_\(5),
      O => \remain_carry__0_i_3_n_0\
    );
\remain_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dat_leng(4),
      I1 => \cnt_reg_n_0_\(4),
      O => \remain_carry__0_i_4_n_0\
    );
\remain_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \remain_carry__0_n_0\,
      CO(3) => \remain_carry__1_n_0\,
      CO(2) => \remain_carry__1_n_1\,
      CO(1) => \remain_carry__1_n_2\,
      CO(0) => \remain_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dat_leng(11 downto 8),
      O(3 downto 0) => remain(11 downto 8),
      S(3) => \remain_carry__1_i_1_n_0\,
      S(2) => \remain_carry__1_i_2_n_0\,
      S(1) => \remain_carry__1_i_3_n_0\,
      S(0) => \remain_carry__1_i_4_n_0\
    );
\remain_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dat_leng(11),
      I1 => \cnt_reg_n_0_\(11),
      O => \remain_carry__1_i_1_n_0\
    );
\remain_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dat_leng(10),
      I1 => \cnt_reg_n_0_\(10),
      O => \remain_carry__1_i_2_n_0\
    );
\remain_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dat_leng(9),
      I1 => \cnt_reg_n_0_\(9),
      O => \remain_carry__1_i_3_n_0\
    );
\remain_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dat_leng(8),
      I1 => \cnt_reg_n_0_\(8),
      O => \remain_carry__1_i_4_n_0\
    );
\remain_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \remain_carry__1_n_0\,
      CO(3) => \NLW_remain_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \remain_carry__2_n_1\,
      CO(1) => \remain_carry__2_n_2\,
      CO(0) => \remain_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => dat_leng(14 downto 12),
      O(3 downto 0) => remain(15 downto 12),
      S(3) => \remain_carry__2_i_1_n_0\,
      S(2) => \remain_carry__2_i_2_n_0\,
      S(1) => \remain_carry__2_i_3_n_0\,
      S(0) => \remain_carry__2_i_4_n_0\
    );
\remain_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dat_leng(15),
      I1 => \cnt_reg_n_0_\(15),
      O => \remain_carry__2_i_1_n_0\
    );
\remain_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dat_leng(14),
      I1 => \cnt_reg_n_0_\(14),
      O => \remain_carry__2_i_2_n_0\
    );
\remain_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dat_leng(13),
      I1 => \cnt_reg_n_0_\(13),
      O => \remain_carry__2_i_3_n_0\
    );
\remain_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dat_leng(12),
      I1 => \cnt_reg_n_0_\(12),
      O => \remain_carry__2_i_4_n_0\
    );
remain_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dat_leng(3),
      I1 => \cnt_reg_n_0_\(3),
      O => remain_carry_i_1_n_0
    );
remain_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dat_leng(2),
      I1 => \cnt_reg_n_0_\(2),
      O => remain_carry_i_2_n_0
    );
remain_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dat_leng(1),
      I1 => \cnt_reg_n_0_\(1),
      O => remain_carry_i_3_n_0
    );
remain_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dat_leng(0),
      I1 => \cnt_reg_n_0_\(0),
      O => remain_carry_i_4_n_0
    );
\sl_ad_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004FF7E000000000"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      I5 => sl_ad_reg(0),
      O => \sl_ad_reg[0]_i_1_n_0\
    );
\sl_ad_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222FFFFF222F222"
    )
        port map (
      I0 => \control_flit[12]_i_2_n_0\,
      I1 => SL_WR_N_i_4_n_0,
      I2 => \sl_ad_reg[1]_i_2_n_0\,
      I3 => sl_ad_reg(1),
      I4 => \cnt[15]_i_5_n_0\,
      I5 => \sl_ad_reg[1]_i_3_n_0\,
      O => \sl_ad_reg[1]_i_1_n_0\
    );
\sl_ad_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52567646"
    )
        port map (
      I0 => state(4),
      I1 => state(3),
      I2 => state(2),
      I3 => state(0),
      I4 => state(1),
      O => \sl_ad_reg[1]_i_2_n_0\
    );
\sl_ad_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10040004"
    )
        port map (
      I0 => ctl_cmd(1),
      I1 => ctl_cmd(3),
      I2 => ctl_cmd(2),
      I3 => ctl_cmd(0),
      I4 => SL_OE_N_i_4_n_0,
      O => \sl_ad_reg[1]_i_3_n_0\
    );
\sl_ad_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \sl_ad_reg[0]_i_1_n_0\,
      Q => sl_ad_reg(0)
    );
\sl_ad_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \sl_ad_reg[1]_i_1_n_0\,
      Q => sl_ad_reg(1)
    );
\sl_mode_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(4),
      I3 => state(2),
      I4 => state(3),
      O => \sl_mode_reg[1]_i_1_n_0\
    );
\sl_mode_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \sl_mode_reg[1]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_MODE(0),
      Q => sl_mode_reg(0)
    );
\sl_mode_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \sl_mode_reg[1]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_MODE(1),
      Q => sl_mode_reg(1)
    );
sl_oe_n_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAE000400"
    )
        port map (
      I0 => state(1),
      I1 => SL_OE_N_i_3_n_0,
      I2 => state(0),
      I3 => \cnt[0]_i_3_n_0\,
      I4 => \^sl_oe_n_reg\,
      I5 => sl_oe_n_reg_i_5_n_0,
      O => sl_oe_n_reg_i_3_n_0
    );
sl_oe_n_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080C08"
    )
        port map (
      I0 => \^sl_oe_n_reg\,
      I1 => state(3),
      I2 => state(4),
      I3 => state(2),
      I4 => state(1),
      O => sl_oe_n_reg_i_4_n_0
    );
sl_oe_n_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0000000000000"
    )
        port map (
      I0 => \^sl_oe_n_reg\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(4),
      I4 => state(2),
      I5 => state(3),
      O => sl_oe_n_reg_i_5_n_0
    );
sl_oe_n_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      D => u_cu2f_n_36,
      PRE => \SL_AD[1]_i_2_n_0\,
      Q => \^sl_oe_n_reg\
    );
sl_pktend_n_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      O => sl_pktend_n_reg_i_5_n_0
    );
sl_pktend_n_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => sl_pktend_n_reg_i_7_n_0
    );
sl_pktend_n_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => sl_pktend_n_reg_i_8_n_0
    );
sl_pktend_n_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      D => u_df2u_n_37,
      PRE => \SL_AD[1]_i_2_n_0\,
      Q => \^sl_pktend_n_reg\
    );
sl_rd_n_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008282"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => state(0),
      I3 => state(4),
      I4 => state(3),
      O => sl_rd_n_reg_i_5_n_0
    );
sl_rd_n_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      D => u_cu2f_n_37,
      PRE => \SL_AD[1]_i_2_n_0\,
      Q => \^sl_rd_n_reg\
    );
sl_wr_n_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(3),
      I1 => state(4),
      O => sl_wr_n_reg_i_5_n_0
    );
sl_wr_n_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      D => u_df2u_n_36,
      PRE => \SL_AD[1]_i_2_n_0\,
      Q => \^sl_wr_n_reg\
    );
\state[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => state(2),
      I1 => state(4),
      I2 => state(3),
      I3 => state(0),
      O => \state[0]_i_10_n_0\
    );
\state[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      O => \state[0]_i_11_n_0\
    );
\state[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003005050000"
    )
        port map (
      I0 => state(2),
      I1 => sl_mode_reg(1),
      I2 => state(1),
      I3 => state(0),
      I4 => state(4),
      I5 => state(3),
      O => \state[0]_i_16_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF222222F22222"
    )
        port map (
      I0 => \state[0]_i_9_n_0\,
      I1 => \control_flit[15]_i_2_n_0\,
      I2 => \state[4]_i_4_n_0\,
      I3 => SL_PRE_FULL_N,
      I4 => SL_FULL_N,
      I5 => \state[0]_i_10_n_0\,
      O => \state[0]_i_3_n_0\
    );
\state[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => state(4),
      I1 => state(0),
      I2 => state(1),
      O => \state[0]_i_6_n_0\
    );
\state[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(4),
      I3 => state(3),
      O => \state[0]_i_8_n_0\
    );
\state[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => state(2),
      I1 => state(4),
      I2 => state(3),
      I3 => state(0),
      O => \state[0]_i_9_n_0\
    );
\state[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => state(3),
      I1 => state(4),
      I2 => state(0),
      I3 => state(1),
      I4 => sl_mode_reg(0),
      I5 => sl_mode_reg(1),
      O => \state[1]_i_10_n_0\
    );
\state[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => ctl_cmd(3),
      I1 => ctl_cmd(1),
      I2 => state(4),
      I3 => \state[0]_i_11_n_0\,
      I4 => \state[1]_i_17_n_0\,
      I5 => SL_OE_N_i_4_n_0,
      O => \state[1]_i_11_n_0\
    );
\state[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => state(3),
      I3 => state(0),
      O => \state[1]_i_12_n_0\
    );
\state[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400440004"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => state(0),
      I3 => state(3),
      I4 => state(4),
      I5 => SL_PKTEND_N_i_4_n_0,
      O => \state[1]_i_13_n_0\
    );
\state[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => SL_FULL_N,
      I1 => SL_PRE_FULL_N,
      I2 => sl_mode_reg(1),
      O => \state[1]_i_14_n_0\
    );
\state[1]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(4),
      O => \state[1]_i_16_n_0\
    );
\state[1]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ctl_cmd(0),
      I1 => ctl_cmd(2),
      O => \state[1]_i_17_n_0\
    );
\state[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => state(4),
      I1 => state(0),
      I2 => state(2),
      O => \state[1]_i_8_n_0\
    );
\state[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C800C8FF"
    )
        port map (
      I0 => \timeout_reg_n_0_\(0),
      I1 => \timeout_reg_n_0_\(2),
      I2 => \timeout_reg_n_0_\(1),
      I3 => SL_EMPTY_N,
      I4 => sl_mode_reg(0),
      O => \state[1]_i_9_n_0\
    );
\state[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0004400000000"
    )
        port map (
      I0 => state(2),
      I1 => \state[2]_i_13_n_0\,
      I2 => \state[1]_i_9_n_0\,
      I3 => state(1),
      I4 => state(3),
      I5 => \state[2]_i_6_n_0\,
      O => \state[2]_i_11_n_0\
    );
\state[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => state(4),
      I1 => state(0),
      O => \state[2]_i_12_n_0\
    );
\state[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mask(0),
      I1 => sl_mode_reg(0),
      I2 => mask(1),
      I3 => sl_mode_reg(1),
      O => \state[2]_i_13_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \state[2]_i_8_n_0\,
      I1 => \cnt[15]_i_6_n_0\,
      I2 => \state[3]_i_17_n_0\,
      I3 => \state[3]_i_11_n_0\,
      I4 => \state[2]_i_9_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(0),
      I1 => state(4),
      O => \state[2]_i_6_n_0\
    );
\state[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      O => \state[2]_i_7_n_0\
    );
\state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000640"
    )
        port map (
      I0 => state(3),
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => state(4),
      I5 => \state[2]_i_11_n_0\,
      O => \state[2]_i_8_n_0\
    );
\state[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A0000"
    )
        port map (
      I0 => \state[4]_i_4_n_0\,
      I1 => \timeout_reg_n_0_\(1),
      I2 => \timeout_reg_n_0_\(2),
      I3 => SL_PRE_FULL_N,
      I4 => SL_FULL_N,
      O => \state[2]_i_9_n_0\
    );
\state[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200020002000"
    )
        port map (
      I0 => state(2),
      I1 => state(4),
      I2 => state(0),
      I3 => state(1),
      I4 => state(3),
      I5 => \state[4]_i_5_n_0\,
      O => \state[3]_i_10_n_0\
    );
\state[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000100000"
    )
        port map (
      I0 => state(0),
      I1 => state(3),
      I2 => state(4),
      I3 => state(2),
      I4 => SL_FULL_N,
      I5 => state(1),
      O => \state[3]_i_11_n_0\
    );
\state[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(4),
      I3 => state(3),
      O => \state[3]_i_12_n_0\
    );
\state[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1500"
    )
        port map (
      I0 => sl_mode_reg(1),
      I1 => SL_PRE_FULL_N,
      I2 => SL_FULL_N,
      I3 => \state[3]_i_12_n_0\,
      O => \state[3]_i_13_n_0\
    );
\state[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => SL_WR_N_i_12_n_0,
      I1 => SL_WR_N_i_11_n_0,
      I2 => SL_WR_N_i_10_n_0,
      I3 => SL_WR_N_i_9_n_0,
      I4 => \state[1]_i_10_n_0\,
      I5 => \state[3]_i_22_n_0\,
      O => \state[3]_i_14_n_0\
    );
\state[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => state(1),
      I1 => state(3),
      I2 => state(4),
      I3 => state(0),
      I4 => state(2),
      O => \state[3]_i_15_n_0\
    );
\state[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000500000000000"
    )
        port map (
      I0 => state(1),
      I1 => mask(0),
      I2 => mask(1),
      I3 => sl_mode_reg(1),
      I4 => sl_mode_reg(0),
      I5 => \state[0]_i_9_n_0\,
      O => \state[3]_i_16_n_0\
    );
\state[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => state(0),
      I1 => state(4),
      I2 => state(2),
      I3 => state(1),
      O => \state[3]_i_17_n_0\
    );
\state[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => state(3),
      I3 => state(4),
      O => \state[3]_i_19_n_0\
    );
\state[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888C8888888888"
    )
        port map (
      I0 => \state[3]_i_24_n_0\,
      I1 => \state[1]_i_8_n_0\,
      I2 => SL_EMPTY_N,
      I3 => state(3),
      I4 => sl_mode_reg(1),
      I5 => sl_mode_reg(0),
      O => \state[3]_i_20_n_0\
    );
\state[3]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \cnt_reg_n_0_\(0),
      I1 => SL_PKTEND_N_i_4_n_0,
      I2 => \cnt_reg_n_0_\(1),
      O => \state[3]_i_22_n_0\
    );
\state[3]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080888"
    )
        port map (
      I0 => SL_EMPTY_N,
      I1 => state(3),
      I2 => \timeout_reg_n_0_\(2),
      I3 => \timeout_reg_n_0_\(0),
      I4 => \timeout_reg_n_0_\(1),
      O => \state[3]_i_24_n_0\
    );
\state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF0000FF800000"
    )
        port map (
      I0 => \fifo_sel[0]_i_5_n_0\,
      I1 => ctl_cmd(0),
      I2 => SL_OE_N_i_4_n_0,
      I3 => \state[4]_i_13_n_0\,
      I4 => \state[3]_i_17_n_0\,
      I5 => state(3),
      O => \state[3]_i_5_n_0\
    );
\state[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => sl_mode_reg(0),
      I1 => \state[3]_i_22_n_0\,
      I2 => sl_mode_reg(1),
      O => \state[3]_i_8_n_0\
    );
\state[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(4),
      I3 => state(3),
      O => \state[3]_i_9_n_0\
    );
\state[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => state(0),
      I1 => state(4),
      I2 => state(3),
      I3 => state(1),
      I4 => state(2),
      O => \state[4]_i_10_n_0\
    );
\state[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => sl_mode_reg(1),
      I1 => \cnt_reg_n_0_\(1),
      I2 => SL_PKTEND_N_i_4_n_0,
      I3 => \cnt_reg_n_0_\(0),
      O => \state[4]_i_11_n_0\
    );
\state[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ctl_cmd(3),
      I1 => ctl_cmd(1),
      I2 => ctl_cmd(2),
      I3 => ctl_cmd(0),
      O => \state[4]_i_13_n_0\
    );
\state[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => state(0),
      I1 => state(4),
      I2 => state(2),
      I3 => state(1),
      I4 => state(3),
      O => \state[4]_i_14_n_0\
    );
\state[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404000004000"
    )
        port map (
      I0 => SL_FULL_N,
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(4),
      I5 => state(1),
      O => \state[4]_i_15_n_0\
    );
\state[4]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => state(0),
      I1 => state(4),
      I2 => state(3),
      I3 => state(1),
      I4 => state(2),
      O => \state[4]_i_16_n_0\
    );
\state[4]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(1),
      I1 => SL_FULL_N,
      O => \state[4]_i_18_n_0\
    );
\state[4]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(1),
      I1 => state(4),
      O => \state[4]_i_19_n_0\
    );
\state[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => state(1),
      I1 => state(3),
      I2 => state(4),
      I3 => state(0),
      I4 => state(2),
      O => \state[4]_i_4_n_0\
    );
\state[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => SL_FULL_N,
      I1 => SL_PRE_FULL_N,
      I2 => \timeout_reg_n_0_\(2),
      I3 => \timeout_reg_n_0_\(1),
      O => \state[4]_i_5_n_0\
    );
\state[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => state(4),
      I1 => state(0),
      I2 => state(3),
      O => \state[4]_i_9_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \p_0_in__0\(0),
      Q => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => state(1)
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \p_0_in__0\(2),
      Q => state(2)
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \p_0_in__0\(3),
      Q => state(3)
    );
\state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \p_0_in__0\(4),
      Q => state(4)
    );
\timeout[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \timeout[2]_i_2_n_0\
    );
\timeout_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_35,
      Q => \timeout_reg_n_0_\(0)
    );
\timeout_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_34,
      Q => \timeout_reg_n_0_\(1)
    );
\timeout_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u_df2u_n_33,
      Q => \timeout_reg_n_0_\(2)
    );
\u2f_wr_data[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fifo_sel(0),
      I1 => fifo_sel(1),
      O => \u2f_wr_data[31]_i_1_n_0\
    );
\u2f_wr_data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(0),
      Q => u2f_wr_data(0)
    );
\u2f_wr_data_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(10),
      Q => u2f_wr_data(10)
    );
\u2f_wr_data_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(11),
      Q => u2f_wr_data(11)
    );
\u2f_wr_data_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(12),
      Q => u2f_wr_data(12)
    );
\u2f_wr_data_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(13),
      Q => u2f_wr_data(13)
    );
\u2f_wr_data_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(14),
      Q => u2f_wr_data(14)
    );
\u2f_wr_data_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(15),
      Q => u2f_wr_data(15)
    );
\u2f_wr_data_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(16),
      Q => u2f_wr_data(16)
    );
\u2f_wr_data_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(17),
      Q => u2f_wr_data(17)
    );
\u2f_wr_data_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(18),
      Q => u2f_wr_data(18)
    );
\u2f_wr_data_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(19),
      Q => u2f_wr_data(19)
    );
\u2f_wr_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(1),
      Q => u2f_wr_data(1)
    );
\u2f_wr_data_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(20),
      Q => u2f_wr_data(20)
    );
\u2f_wr_data_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(21),
      Q => u2f_wr_data(21)
    );
\u2f_wr_data_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(22),
      Q => u2f_wr_data(22)
    );
\u2f_wr_data_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(23),
      Q => u2f_wr_data(23)
    );
\u2f_wr_data_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(24),
      Q => u2f_wr_data(24)
    );
\u2f_wr_data_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(25),
      Q => u2f_wr_data(25)
    );
\u2f_wr_data_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(26),
      Q => u2f_wr_data(26)
    );
\u2f_wr_data_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(27),
      Q => u2f_wr_data(27)
    );
\u2f_wr_data_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(28),
      Q => u2f_wr_data(28)
    );
\u2f_wr_data_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(29),
      Q => u2f_wr_data(29)
    );
\u2f_wr_data_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(2),
      Q => u2f_wr_data(2)
    );
\u2f_wr_data_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(30),
      Q => u2f_wr_data(30)
    );
\u2f_wr_data_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(31),
      Q => u2f_wr_data(31)
    );
\u2f_wr_data_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(3),
      Q => u2f_wr_data(3)
    );
\u2f_wr_data_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(4),
      Q => u2f_wr_data(4)
    );
\u2f_wr_data_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(5),
      Q => u2f_wr_data(5)
    );
\u2f_wr_data_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(6),
      Q => u2f_wr_data(6)
    );
\u2f_wr_data_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(7),
      Q => u2f_wr_data(7)
    );
\u2f_wr_data_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(8),
      Q => u2f_wr_data(8)
    );
\u2f_wr_data_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => \u2f_wr_data[31]_i_1_n_0\,
      CLR => \SL_AD[1]_i_2_n_0\,
      D => SL_DT_I(9),
      Q => u2f_wr_data(9)
    );
u2f_wr_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => SL_RD_N1,
      I1 => fifo_sel(1),
      I2 => fifo_sel(0),
      O => u2f_wr_valid_i_1_n_0
    );
u2f_wr_valid_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => u2f_wr_valid_i_1_n_0,
      Q => u2f_wr_valid
    );
u_cu2f: entity work.\design_riscv_cache_bfm_axi_if_0_0_gpif2mst_gpif2mst_async__xdcDup__1\
     port map (
      ACLK => ACLK,
      \CMD1__2\ => \CMD1__2\,
      Q(31 downto 0) => cmd_wr_data(31 downto 0),
      SL_FLAGA => u_cu2f_n_38,
      SL_OE_N_reg => SL_RD_N_i_2_n_0,
      SL_OE_N_reg_0 => SL_OE_N_i_3_n_0,
      SL_OE_N_reg_1(0) => mask(0),
      SL_OE_N_reg_2(1 downto 0) => sl_mode_reg(1 downto 0),
      SL_RST_N => SL_RST_N,
      SYS_CLK => SYS_CLK,
      SYS_CLK_STABLE => SYS_CLK_STABLE,
      axis_prog_full => cmd_wr_fullN,
      cmd_rd_data(31 downto 0) => cmd_rd_data(31 downto 0),
      cmd_rd_ready => cmd_rd_ready,
      cmd_rd_valid => cmd_rd_valid,
      cnt_reg(0) => \timeout[2]_i_2_n_0\,
      \cnt_reg[0]_0\ => SL_EMPTY_N,
      \cnt_reg[0]_1\ => \SL_DT_O[29]_i_2_n_0\,
      \cnt_reg[0]_2\ => SL_WR_N_i_7_n_0,
      \out\(3 downto 0) => transactor_sel(3 downto 0),
      s_aresetn => \^sys_rst_n\,
      s_axis_tvalid => cmd_wr_valid,
      sl_oe_n_reg_reg(4 downto 0) => state(4 downto 0),
      sl_oe_n_reg_reg_0 => \^sl_oe_n_reg\,
      sl_oe_n_reg_reg_1 => sl_oe_n_reg_i_3_n_0,
      sl_oe_n_reg_reg_2 => \cnt[15]_i_13_n_0\,
      sl_oe_n_reg_reg_3 => sl_oe_n_reg_i_4_n_0,
      sl_rd_n_reg_i_4_0(1 downto 0) => fifo_sel(1 downto 0),
      sl_rd_n_reg_i_4_1 => u2f_wr_fullN,
      sl_rd_n_reg_reg => \^sl_rd_n_reg\,
      sl_rd_n_reg_reg_0 => sl_rd_n_reg_i_5_n_0,
      state_reg(4) => u_cu2f_n_37,
      state_reg(3) => NLW_u_cu2f_state_reg_UNCONNECTED(3),
      state_reg(2) => u_cu2f_n_36,
      state_reg(1) => u_cu2f_n_39
    );
u_df2u: entity work.\design_riscv_cache_bfm_axi_if_0_0_gpif2mst_gpif2mst_async__parameterized0\
     port map (
      ACLK => ACLK,
      D(31) => u_df2u_n_1,
      D(30) => u_df2u_n_2,
      D(29) => u_df2u_n_3,
      D(28) => u_df2u_n_4,
      D(27) => u_df2u_n_5,
      D(26) => u_df2u_n_6,
      D(25) => u_df2u_n_7,
      D(24) => u_df2u_n_8,
      D(23) => u_df2u_n_9,
      D(22) => u_df2u_n_10,
      D(21) => u_df2u_n_11,
      D(20) => u_df2u_n_12,
      D(19) => u_df2u_n_13,
      D(18) => u_df2u_n_14,
      D(17) => u_df2u_n_15,
      D(16) => u_df2u_n_16,
      D(15) => u_df2u_n_17,
      D(14) => u_df2u_n_18,
      D(13) => u_df2u_n_19,
      D(12) => u_df2u_n_20,
      D(11) => u_df2u_n_21,
      D(10) => u_df2u_n_22,
      D(9) => u_df2u_n_23,
      D(8) => u_df2u_n_24,
      D(7) => u_df2u_n_25,
      D(6) => u_df2u_n_26,
      D(5) => u_df2u_n_27,
      D(4) => u_df2u_n_28,
      D(3) => u_df2u_n_29,
      D(2) => u_df2u_n_30,
      D(1) => u_df2u_n_31,
      D(0) => u_df2u_n_32,
      E(0) => u_df2u_n_41,
      Q(1 downto 0) => \cnt_reg_n_0_\(1 downto 0),
      SL_DT_O_reg(29) => \SL_DT_O[29]_i_3_n_0\,
      SL_DT_O_reg(28) => u2f_wr_full,
      SL_DT_O_reg(27) => reg_clk,
      SL_DT_O_reg(26) => \SL_DT_O[26]_i_2_n_0\,
      SL_DT_O_reg(25) => \SL_DT_O[25]_i_2_n_0\,
      SL_DT_O_reg(24 downto 23) => NLW_u_df2u_SL_DT_O_reg_UNCONNECTED(24 downto 23),
      SL_DT_O_reg(22) => \SL_DT_O[28]_i_2_n_0\,
      SL_DT_O_reg(21) => NLW_u_df2u_SL_DT_O_reg_UNCONNECTED(21),
      SL_DT_O_reg(20) => \SL_DT_O[29]_i_5_n_0\,
      SL_DT_O_reg(19 downto 10) => NLW_u_df2u_SL_DT_O_reg_UNCONNECTED(19 downto 10),
      SL_DT_O_reg(9) => \SL_DT_O[29]_i_2_n_0\,
      \SL_DT_O_reg[25]_0\ => \SL_DT_O[25]_i_3_n_0\,
      \SL_DT_O_reg[26]_0\ => \SL_DT_O[26]_i_3_n_0\,
      \SL_DT_O_reg[29]_0\ => \SL_DT_O[29]_i_4_n_0\,
      \SL_DT_O_reg[9]_0\ => SL_PKTEND_N_i_4_n_0,
      \SL_DT_O_reg[9]_1\ => \SL_DT_O[9]_i_2_n_0\,
      SL_FLAGA(0) => u_df2u_n_42,
      SL_FLAGD(4 downto 0) => \p_0_in__0\(4 downto 0),
      SL_PKTEND_N_reg => SL_WR_N_i_4_n_0,
      SL_PKTEND_N_reg_0 => SL_PKTEND_N_i_5_n_0,
      SYS_CLK => SYS_CLK,
      SYS_RST_N => \^sys_rst_n\,
      axis_prog_full => cmd_wr_fullN,
      cnt_reg(0) => u_cu2f_n_38,
      \cnt_reg[0]_0\ => \cnt[15]_i_4_n_0\,
      \cnt_reg[0]_1\ => \cnt[15]_i_5_n_0\,
      \cnt_reg[0]_2\ => \cnt[15]_i_6_n_0\,
      \cnt_reg[0]_3\ => \cnt[15]_i_12_n_0\,
      \cnt_reg[0]_4\ => SL_PRE_FULL_N,
      \cnt_reg[0]_5\ => \cnt[15]_i_13_n_0\,
      f2u_wr_ready => f2u_wr_ready,
      f2u_wr_valid => f2u_wr_valid,
      \out\(4 downto 0) => state(4 downto 0),
      rd_dout(31 downto 0) => rd_dout(31 downto 0),
      sl_pktend_n_reg_reg => \^sl_pktend_n_reg\,
      sl_pktend_n_reg_reg_0 => SL_FULL_N,
      sl_pktend_n_reg_reg_1 => sl_pktend_n_reg_i_8_n_0,
      sl_pktend_n_reg_reg_2 => sl_pktend_n_reg_i_7_n_0,
      sl_wr_n_reg_reg => u_df2u_n_36,
      sl_wr_n_reg_reg_0 => \^sl_wr_n_reg\,
      sl_wr_n_reg_reg_1 => sl_wr_n_reg_i_5_n_0,
      sl_wr_n_reg_reg_2 => sl_pktend_n_reg_i_5_n_0,
      sl_wr_n_reg_reg_3 => SL_WR_N_i_7_n_0,
      \state[0]_i_2_0\ => \state[3]_i_17_n_0\,
      \state[0]_i_4_0\ => \state[0]_i_16_n_0\,
      \state[0]_i_5_0\ => SL_OE_N_i_4_n_0,
      \state[0]_i_5_1\(0) => ctl_cmd(0),
      \state[0]_i_5_2\ => \fifo_sel[0]_i_5_n_0\,
      \state[2]_i_3_0\ => \state[2]_i_12_n_0\,
      \state[3]_i_4_0\ => SL_WR_N_i_9_n_0,
      \state[3]_i_4_1\ => SL_WR_N_i_10_n_0,
      \state[3]_i_4_2\ => SL_WR_N_i_11_n_0,
      \state[3]_i_4_3\ => SL_WR_N_i_12_n_0,
      \state[4]_i_6_0\ => \state[4]_i_18_n_0\,
      \state[4]_i_6_1\ => \state[0]_i_10_n_0\,
      \state[4]_i_7_0\ => \state[4]_i_19_n_0\,
      state_reg_bb4 => u_df2u_n_38,
      state_reg_bb3 => u_df2u_n_33,
      state_reg_bb2 => \state[2]_i_2_n_0\,
      state_reg_bb1 => u_df2u_n_34,
      state_reg_bb0 => \state[0]_i_3_n_0\,
      \state_reg[0]_0\ => \state[0]_i_6_n_0\,
      \state_reg[0]_1\ => SL_EMPTY_N,
      \state_reg[0]_2\ => SL_RD_N_i_4_n_0,
      \state_reg[0]_3\ => \state[0]_i_9_n_0\,
      \state_reg[0]_4\ => SL_PRE_EMPTY_N,
      \state_reg[0]_5\ => \state[0]_i_8_n_0\,
      \state_reg[0]_6\ => u_du2f_n_35,
      \state_reg[0]_7\ => \state[0]_i_11_n_0\,
      \state_reg[0]_8\ => \state[4]_i_9_n_0\,
      \state_reg[0]_9\ => \state[1]_i_13_n_0\,
      \state_reg[1]_0\ => u_df2u_n_35,
      \state_reg[1]_1\ => u_df2u_n_39,
      \state_reg[1]_10\ => \state[1]_i_14_n_0\,
      \state_reg[1]_11\ => \state[2]_i_9_n_0\,
      \state_reg[1]_12\ => \state[1]_i_12_n_0\,
      \state_reg[1]_2\ => u_df2u_n_40,
      \state_reg[1]_3\ => u_du2f_n_53,
      \state_reg[1]_4\ => \state[1]_i_8_n_0\,
      \state_reg[1]_5\ => \state[1]_i_9_n_0\,
      \state_reg[1]_6\ => \state[1]_i_10_n_0\,
      \state_reg[1]_7\ => \state[1]_i_11_n_0\,
      \state_reg[1]_8\ => \state[3]_i_12_n_0\,
      \state_reg[1]_9\ => \state[1]_i_16_n_0\,
      \state_reg[2]_0\ => u_du2f_n_54,
      \state_reg[2]_1\ => \state[2]_i_6_n_0\,
      \state_reg[2]_2\ => \state[2]_i_7_n_0\,
      \state_reg[2]_3\(1 downto 0) => sl_mode_reg(1 downto 0),
      \state_reg[2]_4\ => \state[3]_i_22_n_0\,
      \state_reg[3]_0\ => u_df2u_n_37,
      \state_reg[3]_1\ => \state[3]_i_5_n_0\,
      \state_reg[3]_10\ => \state[3]_i_11_n_0\,
      \state_reg[3]_2\ => u_du2f_n_55,
      \state_reg[3]_3\ => \state[3]_i_13_n_0\,
      \state_reg[3]_4\ => \state[3]_i_14_n_0\,
      \state_reg[3]_5\ => \state[3]_i_15_n_0\,
      \state_reg[3]_6\ => \state[3]_i_16_n_0\,
      \state_reg[3]_7\ => \state[3]_i_8_n_0\,
      \state_reg[3]_8\ => \state[3]_i_9_n_0\,
      \state_reg[3]_9\ => \state[3]_i_10_n_0\,
      \state_reg[4]_0\ => u_df2u_n_43,
      \state_reg[4]_1\ => u_df2u_n_44,
      \state_reg[4]_10\ => \state[4]_i_10_n_0\,
      \state_reg[4]_2\(4 downto 0) => state(4 downto 0),
      \state_reg[4]_3\ => \state[4]_i_4_n_0\,
      \state_reg[4]_4\ => \state[4]_i_5_n_0\,
      \state_reg[4]_5\ => \state[4]_i_13_n_0\,
      \state_reg[4]_6\ => \state[4]_i_14_n_0\,
      \state_reg[4]_7\ => \state[4]_i_11_n_0\,
      \state_reg[4]_8\ => \state[4]_i_15_n_0\,
      \state_reg[4]_9\ => \state[4]_i_16_n_0\,
      timeout_reg(2) => \timeout[2]_i_2_n_0\,
      \timeout_reg[2]_0\ => \timeout_reg_n_0_\(1),
      \timeout_reg[2]_1\ => \timeout_reg_n_0_\(0),
      \timeout_reg[2]_2\ => \timeout_reg_n_0_\(2)
    );
u_du2f: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst_gpif2mst_async
     port map (
      ACLK => ACLK,
      \BREADY1__0\ => \BREADY1__0\,
      D(15) => u_du2f_n_37,
      D(14) => u_du2f_n_38,
      D(13) => u_du2f_n_39,
      D(12) => u_du2f_n_40,
      D(11) => u_du2f_n_41,
      D(10) => u_du2f_n_42,
      D(9) => u_du2f_n_43,
      D(8) => u_du2f_n_44,
      D(7) => u_du2f_n_45,
      D(6) => u_du2f_n_46,
      D(5) => u_du2f_n_47,
      D(4) => u_du2f_n_48,
      D(3) => u_du2f_n_49,
      D(2) => u_du2f_n_50,
      D(1) => u_du2f_n_51,
      D(0) => u_du2f_n_52,
      Q(31 downto 0) => u2f_wr_data(31 downto 0),
      SL_RD_N_reg => cmd_wr_fullN,
      SL_RD_N_reg_0 => SL_EMPTY_N,
      SL_RD_N_reg_1 => SL_RD_N_i_2_n_0,
      SL_RD_N_reg_2 => SL_RD_N_i_4_n_0,
      SYS_CLK => SYS_CLK,
      SYS_RST_N => \^sys_rst_n\,
      axis_prog_full => u2f_wr_fullN,
      fifo_sel_reg(1) => u_du2f_n_35,
      in0 => u2f_wr_full,
      \out\(1 downto 0) => fifo_sel(1 downto 0),
      \pushed_reg[0]\(4 downto 0) => state(4 downto 0),
      \pushed_reg[15]\(15 downto 0) => pushed(15 downto 0),
      s_axis_tvalid => u2f_wr_valid,
      sl_mode_reg_reg(1) => u_du2f_n_55,
      state_reg_bb3 => \state[3]_i_19_n_0\,
      state_reg_bb2 => u_du2f_n_54,
      state_reg_bb1 => u_du2f_n_53,
      state_reg_bb0 => u_du2f_n_56,
      \state_reg[1]_0\ => SL_WR_N_i_7_n_0,
      \state_reg[1]_1\(4 downto 0) => state(4 downto 0),
      \state_reg[2]_0\ => \state[0]_i_6_n_0\,
      \state_reg[2]_1\(0) => sl_mode_reg(1),
      \state_reg[3]_0\ => \state[3]_i_20_n_0\,
      u2f_rd_data(31 downto 0) => u2f_rd_data(31 downto 0),
      u2f_rd_ready => u2f_rd_ready,
      u2f_rd_valid => u2f_rd_valid
    );
\written[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \written[15]_i_3_n_0\,
      I1 => \written_reg[3]_i_2_n_7\,
      O => \written[0]_i_1_n_0\
    );
\written[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \written_reg[11]_i_2_n_5\,
      I1 => \written[15]_i_3_n_0\,
      O => \written[10]_i_1_n_0\
    );
\written[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \written_reg[11]_i_2_n_4\,
      I1 => \written[15]_i_3_n_0\,
      O => \written[11]_i_1_n_0\
    );
\written[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \written_reg[15]_i_2_n_7\,
      I1 => \written[15]_i_3_n_0\,
      O => \written[12]_i_1_n_0\
    );
\written[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \written_reg[15]_i_2_n_6\,
      I1 => \written[15]_i_3_n_0\,
      O => \written[13]_i_1_n_0\
    );
\written[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \written[15]_i_3_n_0\,
      I1 => \written_reg[15]_i_2_n_5\,
      O => \written[14]_i_1_n_0\
    );
\written[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \written_reg[15]_i_2_n_4\,
      I1 => \written[15]_i_3_n_0\,
      O => \written[15]_i_1_n_0\
    );
\written[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(4),
      I3 => state(2),
      I4 => state(3),
      I5 => \^sl_pktend_n_reg\,
      O => \written[15]_i_3_n_0\
    );
\written[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \written[15]_i_3_n_0\,
      I1 => \written_reg[3]_i_2_n_6\,
      O => \written[1]_i_1_n_0\
    );
\written[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \written[15]_i_3_n_0\,
      I1 => \written_reg[3]_i_2_n_5\,
      O => \written[2]_i_1_n_0\
    );
\written[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \written[15]_i_3_n_0\,
      I1 => \written_reg[3]_i_2_n_4\,
      O => \written[3]_i_1_n_0\
    );
\written[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => written(0),
      I1 => \^sl_wr_n_reg\,
      O => \written[3]_i_3_n_0\
    );
\written[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \written[15]_i_3_n_0\,
      I1 => \written_reg[7]_i_2_n_7\,
      O => \written[4]_i_1_n_0\
    );
\written[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \written[15]_i_3_n_0\,
      I1 => \written_reg[7]_i_2_n_6\,
      O => \written[5]_i_1_n_0\
    );
\written[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \written[15]_i_3_n_0\,
      I1 => \written_reg[7]_i_2_n_5\,
      O => \written[6]_i_1_n_0\
    );
\written[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \written_reg[7]_i_2_n_4\,
      I1 => \written[15]_i_3_n_0\,
      O => \written[7]_i_1_n_0\
    );
\written[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \written_reg[11]_i_2_n_7\,
      I1 => \written[15]_i_3_n_0\,
      O => \written[8]_i_1_n_0\
    );
\written[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \written_reg[11]_i_2_n_6\,
      I1 => \written[15]_i_3_n_0\,
      O => \written[9]_i_1_n_0\
    );
\written_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \written[0]_i_1_n_0\,
      Q => written(0)
    );
\written_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \written[10]_i_1_n_0\,
      Q => written(10)
    );
\written_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \written[11]_i_1_n_0\,
      Q => written(11)
    );
\written_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \written_reg[7]_i_2_n_0\,
      CO(3) => \written_reg[11]_i_2_n_0\,
      CO(2) => \written_reg[11]_i_2_n_1\,
      CO(1) => \written_reg[11]_i_2_n_2\,
      CO(0) => \written_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \written_reg[11]_i_2_n_4\,
      O(2) => \written_reg[11]_i_2_n_5\,
      O(1) => \written_reg[11]_i_2_n_6\,
      O(0) => \written_reg[11]_i_2_n_7\,
      S(3 downto 0) => written(11 downto 8)
    );
\written_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \written[12]_i_1_n_0\,
      Q => written(12)
    );
\written_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \written[13]_i_1_n_0\,
      Q => written(13)
    );
\written_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \written[14]_i_1_n_0\,
      Q => written(14)
    );
\written_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \written[15]_i_1_n_0\,
      Q => written(15)
    );
\written_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \written_reg[11]_i_2_n_0\,
      CO(3) => \NLW_written_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \written_reg[15]_i_2_n_1\,
      CO(1) => \written_reg[15]_i_2_n_2\,
      CO(0) => \written_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \written_reg[15]_i_2_n_4\,
      O(2) => \written_reg[15]_i_2_n_5\,
      O(1) => \written_reg[15]_i_2_n_6\,
      O(0) => \written_reg[15]_i_2_n_7\,
      S(3 downto 0) => written(15 downto 12)
    );
\written_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \written[1]_i_1_n_0\,
      Q => written(1)
    );
\written_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \written[2]_i_1_n_0\,
      Q => written(2)
    );
\written_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \written[3]_i_1_n_0\,
      Q => written(3)
    );
\written_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \written_reg[3]_i_2_n_0\,
      CO(2) => \written_reg[3]_i_2_n_1\,
      CO(1) => \written_reg[3]_i_2_n_2\,
      CO(0) => \written_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => written(0),
      O(3) => \written_reg[3]_i_2_n_4\,
      O(2) => \written_reg[3]_i_2_n_5\,
      O(1) => \written_reg[3]_i_2_n_6\,
      O(0) => \written_reg[3]_i_2_n_7\,
      S(3 downto 1) => written(3 downto 1),
      S(0) => \written[3]_i_3_n_0\
    );
\written_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \written[4]_i_1_n_0\,
      Q => written(4)
    );
\written_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \written[5]_i_1_n_0\,
      Q => written(5)
    );
\written_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \written[6]_i_1_n_0\,
      Q => written(6)
    );
\written_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \written[7]_i_1_n_0\,
      Q => written(7)
    );
\written_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \written_reg[3]_i_2_n_0\,
      CO(3) => \written_reg[7]_i_2_n_0\,
      CO(2) => \written_reg[7]_i_2_n_1\,
      CO(1) => \written_reg[7]_i_2_n_2\,
      CO(0) => \written_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \written_reg[7]_i_2_n_4\,
      O(2) => \written_reg[7]_i_2_n_5\,
      O(1) => \written_reg[7]_i_2_n_6\,
      O(0) => \written_reg[7]_i_2_n_7\,
      S(3 downto 0) => written(7 downto 4)
    );
\written_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \written[8]_i_1_n_0\,
      Q => written(8)
    );
\written_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SYS_CLK,
      CE => '1',
      CLR => \SL_AD[1]_i_2_n_0\,
      D => \written[9]_i_1_n_0\,
      Q => written(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_bfm_axi is
  port (
    ACLK : in STD_LOGIC;
    ARESETn : in STD_LOGIC;
    ARLOCK : out STD_LOGIC;
    ARREADY : in STD_LOGIC;
    ARVALID : out STD_LOGIC;
    AWLOCK : out STD_LOGIC;
    AWREADY : in STD_LOGIC;
    AWVALID : out STD_LOGIC;
    BREADY : out STD_LOGIC;
    BVALID : in STD_LOGIC;
    FIQ : in STD_LOGIC;
    IRQ : in STD_LOGIC;
    RLAST : in STD_LOGIC;
    RREADY : out STD_LOGIC;
    RVALID : in STD_LOGIC;
    SL_CS_N : out STD_LOGIC;
    SL_DT_T : out STD_LOGIC;
    SL_FLAGA : in STD_LOGIC;
    SL_FLAGB : in STD_LOGIC;
    SL_FLAGC : in STD_LOGIC;
    SL_FLAGD : in STD_LOGIC;
    SL_OE_N : out STD_LOGIC;
    SL_PCLK : out STD_LOGIC;
    SL_PKTEND_N : out STD_LOGIC;
    SL_RD_N : out STD_LOGIC;
    SL_RST_N : in STD_LOGIC;
    SL_WR_N : out STD_LOGIC;
    SYS_CLK : in STD_LOGIC;
    SYS_CLK_STABLE : in STD_LOGIC;
    SYS_RST_N : out STD_LOGIC;
    WLAST : out STD_LOGIC;
    WREADY : in STD_LOGIC;
    WVALID : out STD_LOGIC;
    ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ARID : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AWID : out STD_LOGIC_VECTOR ( 3 downto 0 );
    AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    BID : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    GPIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    GPOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    MID : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RID : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SL_AD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SL_DT_I : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SL_DT_O : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SL_MODE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    WID : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute AXI_WIDTH_AD : integer;
  attribute AXI_WIDTH_AD of design_riscv_cache_bfm_axi_if_0_0_bfm_axi : entity is 32;
  attribute AXI_WIDTH_CID : integer;
  attribute AXI_WIDTH_CID of design_riscv_cache_bfm_axi_if_0_0_bfm_axi : entity is 4;
  attribute AXI_WIDTH_DA : integer;
  attribute AXI_WIDTH_DA of design_riscv_cache_bfm_axi_if_0_0_bfm_axi : entity is 32;
  attribute AXI_WIDTH_DS : integer;
  attribute AXI_WIDTH_DS of design_riscv_cache_bfm_axi_if_0_0_bfm_axi : entity is 4;
  attribute AXI_WIDTH_DSB : integer;
  attribute AXI_WIDTH_DSB of design_riscv_cache_bfm_axi_if_0_0_bfm_axi : entity is 2;
  attribute AXI_WIDTH_ID : integer;
  attribute AXI_WIDTH_ID of design_riscv_cache_bfm_axi_if_0_0_bfm_axi : entity is 4;
  attribute DEPTH_FIFO_CU2F : integer;
  attribute DEPTH_FIFO_CU2F of design_riscv_cache_bfm_axi_if_0_0_bfm_axi : entity is 512;
  attribute DEPTH_FIFO_DF2U : integer;
  attribute DEPTH_FIFO_DF2U of design_riscv_cache_bfm_axi_if_0_0_bfm_axi : entity is 512;
  attribute DEPTH_FIFO_DU2F : integer;
  attribute DEPTH_FIFO_DU2F of design_riscv_cache_bfm_axi_if_0_0_bfm_axi : entity is 512;
  attribute FPGA_FAMILY : string;
  attribute FPGA_FAMILY of design_riscv_cache_bfm_axi_if_0_0_bfm_axi : entity is "ZYNQ7000";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_bfm_axi : entity is "bfm_axi";
  attribute PCLK_FREQ : integer;
  attribute PCLK_FREQ of design_riscv_cache_bfm_axi_if_0_0_bfm_axi : entity is 80000000;
  attribute PCLK_INV : string;
  attribute PCLK_INV of design_riscv_cache_bfm_axi_if_0_0_bfm_axi : entity is "1'b1";
  attribute TRANSACTOR_ID : string;
  attribute TRANSACTOR_ID of design_riscv_cache_bfm_axi_if_0_0_bfm_axi : entity is "4'b0000";
end design_riscv_cache_bfm_axi_if_0_0_bfm_axi;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_bfm_axi is
  signal \<const0>\ : STD_LOGIC;
  signal \BREADY1__0\ : STD_LOGIC;
  signal \CMD1__2\ : STD_LOGIC;
  signal \^sl_ad\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cmd_rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cmd_rd_ready : STD_LOGIC;
  signal cmd_rd_valid : STD_LOGIC;
  signal f2u_wr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal f2u_wr_ready : STD_LOGIC;
  signal f2u_wr_valid : STD_LOGIC;
  signal u2f_rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal u2f_rd_ready : STD_LOGIC;
  signal u2f_rd_valid : STD_LOGIC;
  attribute xc_pullup : string;
  attribute xc_pullup of SL_FLAGA : signal is "1";
  attribute xc_pullup of SL_FLAGB : signal is "1";
  attribute xc_pullup of SL_FLAGC : signal is "1";
  attribute xc_pullup of SL_FLAGD : signal is "1";
  attribute xc_pulldown : string;
  attribute xc_pulldown of SYS_CLK_STABLE : signal is "1";
begin
  ARQOS(3) <= \<const0>\;
  ARQOS(2) <= \<const0>\;
  ARQOS(1) <= \<const0>\;
  ARQOS(0) <= \<const0>\;
  ARREGION(3) <= \<const0>\;
  ARREGION(2) <= \<const0>\;
  ARREGION(1) <= \<const0>\;
  ARREGION(0) <= \<const0>\;
  AWQOS(3) <= \<const0>\;
  AWQOS(2) <= \<const0>\;
  AWQOS(1) <= \<const0>\;
  AWQOS(0) <= \<const0>\;
  AWREGION(3) <= \<const0>\;
  AWREGION(2) <= \<const0>\;
  AWREGION(1) <= \<const0>\;
  AWREGION(0) <= \<const0>\;
  SL_AD(1) <= \^sl_ad\(1);
  SL_AD(0) <= \<const0>\;
  SL_CS_N <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
u_gpif2mst: entity work.design_riscv_cache_bfm_axi_if_0_0_gpif2mst
     port map (
      ACLK => ACLK,
      \BREADY1__0\ => \BREADY1__0\,
      \CMD1__2\ => \CMD1__2\,
      SL_AD(0) => \^sl_ad\(1),
      SL_DT_I(31 downto 0) => SL_DT_I(31 downto 0),
      SL_DT_O(31 downto 0) => SL_DT_O(31 downto 0),
      SL_DT_T => SL_DT_T,
      SL_FLAGA => SL_FLAGA,
      SL_FLAGB => SL_FLAGB,
      SL_FLAGC => SL_FLAGC,
      SL_FLAGD => SL_FLAGD,
      SL_MODE(1 downto 0) => SL_MODE(1 downto 0),
      SL_OE_N => SL_OE_N,
      SL_PCLK => SL_PCLK,
      SL_PKTEND_N => SL_PKTEND_N,
      SL_RD_N => SL_RD_N,
      SL_RST_N => SL_RST_N,
      SL_WR_N => SL_WR_N,
      SYS_CLK => SYS_CLK,
      SYS_CLK_STABLE => SYS_CLK_STABLE,
      SYS_RST_N => SYS_RST_N,
      cmd_rd_data(31 downto 0) => cmd_rd_data(31 downto 0),
      cmd_rd_ready => cmd_rd_ready,
      cmd_rd_valid => cmd_rd_valid,
      f2u_wr_ready => f2u_wr_ready,
      f2u_wr_valid => f2u_wr_valid,
      rd_dout(31 downto 0) => f2u_wr_data(31 downto 0),
      u2f_rd_data(31 downto 0) => u2f_rd_data(31 downto 0),
      u2f_rd_ready => u2f_rd_ready,
      u2f_rd_valid => u2f_rd_valid
    );
u_trx_axi: entity work.design_riscv_cache_bfm_axi_if_0_0_trx_axi
     port map (
      ACLK => ACLK,
      ACLK_0(31 downto 0) => f2u_wr_data(31 downto 0),
      ARADDR(31 downto 0) => ARADDR(31 downto 0),
      ARBURST(1 downto 0) => ARBURST(1 downto 0),
      ARESETn => ARESETn,
      ARID(3 downto 0) => ARID(3 downto 0),
      ARLEN(7 downto 0) => ARLEN(7 downto 0),
      ARLOCK => ARLOCK,
      ARREADY => ARREADY,
      ARSIZE(2 downto 0) => ARSIZE(2 downto 0),
      ARVALID => ARVALID,
      AWADDR(31 downto 0) => AWADDR(31 downto 0),
      AWBURST(1 downto 0) => AWBURST(1 downto 0),
      AWID(3 downto 0) => AWID(3 downto 0),
      AWLEN(7 downto 0) => AWLEN(7 downto 0),
      AWLOCK => AWLOCK,
      AWREADY => AWREADY,
      AWSIZE(2 downto 0) => AWSIZE(2 downto 0),
      AWVALID => AWVALID,
      \BREADY1__0\ => \BREADY1__0\,
      BREADY_reg_0 => BREADY,
      BRESP(1 downto 0) => BRESP(1 downto 0),
      BVALID => BVALID,
      \CMD1__2\ => \CMD1__2\,
      D(21) => FIQ,
      D(20) => IRQ,
      D(19 downto 16) => MID(3 downto 0),
      D(15 downto 0) => GPIN(15 downto 0),
      GPOUT(15 downto 0) => GPOUT(15 downto 0),
      RDATA(31 downto 0) => RDATA(31 downto 0),
      RREADY => RREADY,
      RRESP(1 downto 0) => RRESP(1 downto 0),
      RVALID => RVALID,
      WLAST => WLAST,
      WREADY => WREADY,
      WVALID => WVALID,
      cmd_rd_data(31 downto 0) => cmd_rd_data(31 downto 0),
      cmd_rd_ready => cmd_rd_ready,
      cmd_rd_valid => cmd_rd_valid,
      f2u_wr_ready => f2u_wr_ready,
      f2u_wr_valid => f2u_wr_valid,
      rd_dout(39 downto 36) => WID(3 downto 0),
      rd_dout(35 downto 32) => WSTRB(3 downto 0),
      rd_dout(31 downto 0) => WDATA(31 downto 0),
      u2f_rd_data(31 downto 0) => u2f_rd_data(31 downto 0),
      u2f_rd_ready => u2f_rd_ready,
      u2f_rd_valid => u2f_rd_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0_bfm_axi_if is
  port (
    SYS_RST_N : out STD_LOGIC;
    SL_CS_N : out STD_LOGIC;
    SL_PCLK : out STD_LOGIC;
    SL_AD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SL_RD_N : out STD_LOGIC;
    SL_WR_N : out STD_LOGIC;
    SL_OE_N : out STD_LOGIC;
    SL_PKTEND_N : out STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awlock : out STD_LOGIC;
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arlock : out STD_LOGIC;
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rready : out STD_LOGIC;
    GPOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SL_DT : inout STD_LOGIC_VECTOR ( 31 downto 0 );
    SYS_CLK_STABLE : in STD_LOGIC;
    SYS_CLK : in STD_LOGIC;
    SL_RST_N : in STD_LOGIC;
    SL_FLAGA : in STD_LOGIC;
    SL_FLAGB : in STD_LOGIC;
    SL_FLAGC : in STD_LOGIC;
    SL_FLAGD : in STD_LOGIC;
    SL_MODE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aresetn : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    GPIN : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_riscv_cache_bfm_axi_if_0_0_bfm_axi_if : entity is "bfm_axi_if";
end design_riscv_cache_bfm_axi_if_0_0_bfm_axi_if;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0_bfm_axi_if is
  signal SL_DT_I : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SL_DT_O : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SL_DT_T : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \IDX_SL_DT[0].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB : string;
  attribute IOB of \IDX_SL_DT[0].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[10].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[10].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[11].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[11].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[12].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[12].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[13].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[13].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[14].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[14].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[15].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[15].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[16].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[16].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[17].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[17].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[18].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[18].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[19].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[19].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[1].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[1].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[20].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[20].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[21].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[21].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[22].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[22].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[23].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[23].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[24].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[24].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[25].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[25].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[26].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[26].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[27].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[27].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[28].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[28].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[29].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[29].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[2].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[2].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[30].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[30].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[31].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[31].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[3].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[3].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[4].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[4].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[5].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[5].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[6].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[6].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[7].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[7].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[8].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[8].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of \IDX_SL_DT[9].IOPAD_SL_DT\ : label is "PRIMITIVE";
  attribute IOB of \IDX_SL_DT[9].IOPAD_SL_DT\ : label is "TRUE";
  attribute BOX_TYPE of u_bfm_axi : label is "black_box";
  attribute black_box : string;
  attribute black_box of u_bfm_axi : label is "1";
begin
\IDX_SL_DT[0].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(0),
      IO => SL_DT(0),
      O => SL_DT_I(0),
      T => SL_DT_T
    );
\IDX_SL_DT[10].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(10),
      IO => SL_DT(10),
      O => SL_DT_I(10),
      T => SL_DT_T
    );
\IDX_SL_DT[11].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(11),
      IO => SL_DT(11),
      O => SL_DT_I(11),
      T => SL_DT_T
    );
\IDX_SL_DT[12].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(12),
      IO => SL_DT(12),
      O => SL_DT_I(12),
      T => SL_DT_T
    );
\IDX_SL_DT[13].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(13),
      IO => SL_DT(13),
      O => SL_DT_I(13),
      T => SL_DT_T
    );
\IDX_SL_DT[14].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(14),
      IO => SL_DT(14),
      O => SL_DT_I(14),
      T => SL_DT_T
    );
\IDX_SL_DT[15].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(15),
      IO => SL_DT(15),
      O => SL_DT_I(15),
      T => SL_DT_T
    );
\IDX_SL_DT[16].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(16),
      IO => SL_DT(16),
      O => SL_DT_I(16),
      T => SL_DT_T
    );
\IDX_SL_DT[17].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(17),
      IO => SL_DT(17),
      O => SL_DT_I(17),
      T => SL_DT_T
    );
\IDX_SL_DT[18].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(18),
      IO => SL_DT(18),
      O => SL_DT_I(18),
      T => SL_DT_T
    );
\IDX_SL_DT[19].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(19),
      IO => SL_DT(19),
      O => SL_DT_I(19),
      T => SL_DT_T
    );
\IDX_SL_DT[1].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(1),
      IO => SL_DT(1),
      O => SL_DT_I(1),
      T => SL_DT_T
    );
\IDX_SL_DT[20].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(20),
      IO => SL_DT(20),
      O => SL_DT_I(20),
      T => SL_DT_T
    );
\IDX_SL_DT[21].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(21),
      IO => SL_DT(21),
      O => SL_DT_I(21),
      T => SL_DT_T
    );
\IDX_SL_DT[22].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(22),
      IO => SL_DT(22),
      O => SL_DT_I(22),
      T => SL_DT_T
    );
\IDX_SL_DT[23].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(23),
      IO => SL_DT(23),
      O => SL_DT_I(23),
      T => SL_DT_T
    );
\IDX_SL_DT[24].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(24),
      IO => SL_DT(24),
      O => SL_DT_I(24),
      T => SL_DT_T
    );
\IDX_SL_DT[25].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(25),
      IO => SL_DT(25),
      O => SL_DT_I(25),
      T => SL_DT_T
    );
\IDX_SL_DT[26].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(26),
      IO => SL_DT(26),
      O => SL_DT_I(26),
      T => SL_DT_T
    );
\IDX_SL_DT[27].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(27),
      IO => SL_DT(27),
      O => SL_DT_I(27),
      T => SL_DT_T
    );
\IDX_SL_DT[28].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(28),
      IO => SL_DT(28),
      O => SL_DT_I(28),
      T => SL_DT_T
    );
\IDX_SL_DT[29].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(29),
      IO => SL_DT(29),
      O => SL_DT_I(29),
      T => SL_DT_T
    );
\IDX_SL_DT[2].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(2),
      IO => SL_DT(2),
      O => SL_DT_I(2),
      T => SL_DT_T
    );
\IDX_SL_DT[30].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(30),
      IO => SL_DT(30),
      O => SL_DT_I(30),
      T => SL_DT_T
    );
\IDX_SL_DT[31].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(31),
      IO => SL_DT(31),
      O => SL_DT_I(31),
      T => SL_DT_T
    );
\IDX_SL_DT[3].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(3),
      IO => SL_DT(3),
      O => SL_DT_I(3),
      T => SL_DT_T
    );
\IDX_SL_DT[4].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(4),
      IO => SL_DT(4),
      O => SL_DT_I(4),
      T => SL_DT_T
    );
\IDX_SL_DT[5].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(5),
      IO => SL_DT(5),
      O => SL_DT_I(5),
      T => SL_DT_T
    );
\IDX_SL_DT[6].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(6),
      IO => SL_DT(6),
      O => SL_DT_I(6),
      T => SL_DT_T
    );
\IDX_SL_DT[7].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(7),
      IO => SL_DT(7),
      O => SL_DT_I(7),
      T => SL_DT_T
    );
\IDX_SL_DT[8].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(8),
      IO => SL_DT(8),
      O => SL_DT_I(8),
      T => SL_DT_T
    );
\IDX_SL_DT[9].IOPAD_SL_DT\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => SL_DT_O(9),
      IO => SL_DT(9),
      O => SL_DT_I(9),
      T => SL_DT_T
    );
u_bfm_axi: entity work.design_riscv_cache_bfm_axi_if_0_0_bfm_axi
     port map (
      ACLK => m_axi_aclk,
      ARADDR(31 downto 0) => m_axi_araddr(31 downto 0),
      ARBURST(1 downto 0) => m_axi_arburst(1 downto 0),
      ARESETn => m_axi_aresetn,
      ARID(3 downto 0) => m_axi_arid(3 downto 0),
      ARLEN(7 downto 0) => m_axi_arlen(7 downto 0),
      ARLOCK => m_axi_arlock,
      ARQOS(3 downto 0) => m_axi_arqos(3 downto 0),
      ARREADY => m_axi_arready,
      ARREGION(3 downto 0) => m_axi_arregion(3 downto 0),
      ARSIZE(2 downto 0) => m_axi_arsize(2 downto 0),
      ARVALID => m_axi_arvalid,
      AWADDR(31 downto 0) => m_axi_awaddr(31 downto 0),
      AWBURST(1 downto 0) => m_axi_awburst(1 downto 0),
      AWID(3 downto 0) => m_axi_awid(3 downto 0),
      AWLEN(7 downto 0) => m_axi_awlen(7 downto 0),
      AWLOCK => m_axi_awlock,
      AWQOS(3 downto 0) => m_axi_awqos(3 downto 0),
      AWREADY => m_axi_awready,
      AWREGION(3 downto 0) => m_axi_awregion(3 downto 0),
      AWSIZE(2 downto 0) => m_axi_awsize(2 downto 0),
      AWVALID => m_axi_awvalid,
      BID(3 downto 0) => m_axi_bid(3 downto 0),
      BREADY => m_axi_bready,
      BRESP(1 downto 0) => m_axi_bresp(1 downto 0),
      BVALID => m_axi_bvalid,
      FIQ => '0',
      GPIN(15 downto 0) => GPIN(15 downto 0),
      GPOUT(15 downto 0) => GPOUT(15 downto 0),
      IRQ => '0',
      MID(3 downto 0) => B"0001",
      RDATA(31 downto 0) => m_axi_rdata(31 downto 0),
      RID(3 downto 0) => m_axi_rid(3 downto 0),
      RLAST => m_axi_rlast,
      RREADY => m_axi_rready,
      RRESP(1 downto 0) => m_axi_rresp(1 downto 0),
      RVALID => m_axi_rvalid,
      SL_AD(1 downto 0) => SL_AD(1 downto 0),
      SL_CS_N => SL_CS_N,
      SL_DT_I(31 downto 0) => SL_DT_I(31 downto 0),
      SL_DT_O(31 downto 0) => SL_DT_O(31 downto 0),
      SL_DT_T => SL_DT_T,
      SL_FLAGA => SL_FLAGA,
      SL_FLAGB => SL_FLAGB,
      SL_FLAGC => SL_FLAGC,
      SL_FLAGD => SL_FLAGD,
      SL_MODE(1 downto 0) => SL_MODE(1 downto 0),
      SL_OE_N => SL_OE_N,
      SL_PCLK => SL_PCLK,
      SL_PKTEND_N => SL_PKTEND_N,
      SL_RD_N => SL_RD_N,
      SL_RST_N => SL_RST_N,
      SL_WR_N => SL_WR_N,
      SYS_CLK => SYS_CLK,
      SYS_CLK_STABLE => SYS_CLK_STABLE,
      SYS_RST_N => SYS_RST_N,
      WDATA(31 downto 0) => m_axi_wdata(31 downto 0),
      WID(3 downto 0) => m_axi_wid(3 downto 0),
      WLAST => m_axi_wlast,
      WREADY => m_axi_wready,
      WSTRB(3 downto 0) => m_axi_wstrb(3 downto 0),
      WVALID => m_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_riscv_cache_bfm_axi_if_0_0 is
  port (
    SYS_CLK_STABLE : in STD_LOGIC;
    SYS_CLK : in STD_LOGIC;
    SYS_RST_N : out STD_LOGIC;
    SL_RST_N : in STD_LOGIC;
    SL_CS_N : out STD_LOGIC;
    SL_PCLK : out STD_LOGIC;
    SL_FLAGA : in STD_LOGIC;
    SL_FLAGB : in STD_LOGIC;
    SL_FLAGC : in STD_LOGIC;
    SL_FLAGD : in STD_LOGIC;
    SL_RD_N : out STD_LOGIC;
    SL_WR_N : out STD_LOGIC;
    SL_OE_N : out STD_LOGIC;
    SL_PKTEND_N : out STD_LOGIC;
    SL_AD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SL_DT : inout STD_LOGIC_VECTOR ( 31 downto 0 );
    SL_MODE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    GPOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GPIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awlock : out STD_LOGIC;
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arlock : out STD_LOGIC;
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_riscv_cache_bfm_axi_if_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_riscv_cache_bfm_axi_if_0_0 : entity is "design_riscv_cache_bfm_axi_if_0_0,bfm_axi_if,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_riscv_cache_bfm_axi_if_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_riscv_cache_bfm_axi_if_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_riscv_cache_bfm_axi_if_0_0 : entity is "bfm_axi_if,Vivado 2021.2";
end design_riscv_cache_bfm_axi_if_0_0;

architecture STRUCTURE of design_riscv_cache_bfm_axi_if_0_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute xc_pulldown : string;
  attribute xc_pulldown of SL_FLAGA : signal is "1";
  attribute xc_pulldown of SL_FLAGB : signal is "1";
  attribute xc_pulldown of SL_FLAGC : signal is "1";
  attribute xc_pulldown of SL_FLAGD : signal is "1";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of SL_RST_N : signal is "xilinx.com:signal:reset:1.0 SL_RST_N RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of SL_RST_N : signal is "XIL_INTERFACENAME SL_RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute xc_pullup : string;
  attribute xc_pullup of SL_RST_N : signal is "1";
  attribute X_INTERFACE_INFO of SYS_CLK : signal is "xilinx.com:signal:clock:1.0 SYS_CLK CLK";
  attribute X_INTERFACE_PARAMETER of SYS_CLK : signal is "XIL_INTERFACENAME SYS_CLK, ASSOCIATED_RESET SYS_RST_N, FREQ_HZ 80000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of SYS_RST_N : signal is "xilinx.com:signal:reset:1.0 SYS_RST_N RST";
  attribute X_INTERFACE_PARAMETER of SYS_RST_N : signal is "XIL_INTERFACENAME SYS_RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_aclk : signal is "xilinx.com:signal:clock:1.0 m_axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER of m_axi_aclk : signal is "XIL_INTERFACENAME m_axi_aclk, ASSOCIATED_BUSIF m_axi, ASSOCIATED_RESET m_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 m_axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of m_axi_aresetn : signal is "XIL_INTERFACENAME m_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 m_axi ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 m_axi ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 m_axi AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 m_axi AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 m_axi BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi BVALID";
  attribute X_INTERFACE_INFO of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 m_axi RLAST";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 m_axi RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME m_axi, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 4, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi RVALID";
  attribute X_INTERFACE_INFO of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 m_axi WLAST";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 m_axi WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 m_axi ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 m_axi ARBURST";
  attribute X_INTERFACE_INFO of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 m_axi ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_arid : signal is "xilinx.com:interface:aximm:1.0 m_axi ARID";
  attribute X_INTERFACE_INFO of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 m_axi ARLEN";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 m_axi ARPROT";
  attribute X_INTERFACE_INFO of m_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 m_axi ARQOS";
  attribute X_INTERFACE_INFO of m_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 m_axi ARREGION";
  attribute X_INTERFACE_INFO of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 m_axi ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 m_axi AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 m_axi AWBURST";
  attribute X_INTERFACE_INFO of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 m_axi AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_awid : signal is "xilinx.com:interface:aximm:1.0 m_axi AWID";
  attribute X_INTERFACE_INFO of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 m_axi AWLEN";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 m_axi AWPROT";
  attribute X_INTERFACE_INFO of m_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 m_axi AWQOS";
  attribute X_INTERFACE_INFO of m_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 m_axi AWREGION";
  attribute X_INTERFACE_INFO of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 m_axi AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_bid : signal is "xilinx.com:interface:aximm:1.0 m_axi BID";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 m_axi BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 m_axi RDATA";
  attribute X_INTERFACE_INFO of m_axi_rid : signal is "xilinx.com:interface:aximm:1.0 m_axi RID";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 m_axi RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 m_axi WDATA";
  attribute X_INTERFACE_INFO of m_axi_wid : signal is "xilinx.com:interface:aximm:1.0 m_axi WID";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 m_axi WSTRB";
begin
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.design_riscv_cache_bfm_axi_if_0_0_bfm_axi_if
     port map (
      GPIN(15 downto 0) => GPIN(15 downto 0),
      GPOUT(15 downto 0) => GPOUT(15 downto 0),
      SL_AD(1 downto 0) => SL_AD(1 downto 0),
      SL_CS_N => SL_CS_N,
      SL_DT(31 downto 0) => SL_DT(31 downto 0),
      SL_FLAGA => SL_FLAGA,
      SL_FLAGB => SL_FLAGB,
      SL_FLAGC => SL_FLAGC,
      SL_FLAGD => SL_FLAGD,
      SL_MODE(1 downto 0) => SL_MODE(1 downto 0),
      SL_OE_N => SL_OE_N,
      SL_PCLK => SL_PCLK,
      SL_PKTEND_N => SL_PKTEND_N,
      SL_RD_N => SL_RD_N,
      SL_RST_N => SL_RST_N,
      SL_WR_N => SL_WR_N,
      SYS_CLK => SYS_CLK,
      SYS_CLK_STABLE => SYS_CLK_STABLE,
      SYS_RST_N => SYS_RST_N,
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_aresetn => m_axi_aresetn,
      m_axi_arid(3 downto 0) => m_axi_arid(3 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock => m_axi_arlock,
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awid(3 downto 0) => m_axi_awid(3 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock => m_axi_awlock,
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(3 downto 0) => m_axi_bid(3 downto 0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rid(3 downto 0) => m_axi_rid(3 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wid(3 downto 0) => m_axi_wid(3 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid
    );
end STRUCTURE;
