$date
	Tue Oct 24 13:25:50 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module one_bit_register_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 3 # delay0 [2:0] $end
$var reg 3 $ delay1 [2:0] $end
$var reg 1 % enable $end
$var reg 1 & in $end
$var reg 1 ' reset $end
$var integer 32 ( i [31:0] $end
$scope module reg0 $end
$var wire 1 " clk $end
$var wire 1 % enable $end
$var wire 1 & in $end
$var wire 1 ' reset $end
$var wire 1 ) w0 $end
$var wire 1 * w1 $end
$var wire 1 + w3 $end
$var wire 1 ! out $end
$scope module d_flip_flop0 $end
$var wire 1 " clk $end
$var wire 1 , clk_bar $end
$var wire 1 + d $end
$var wire 1 ! q $end
$var wire 1 - w1 $end
$var wire 1 . w3 $end
$var wire 1 / w2 $end
$scope module master $end
$var wire 1 , clk $end
$var wire 1 " clk_bar $end
$var wire 1 - d $end
$var wire 1 / q_bar $end
$var wire 1 0 w0 $end
$var wire 1 1 w1 $end
$upscope $end
$scope module slave $end
$var wire 1 " clk $end
$var wire 1 , clk_bar $end
$var wire 1 / d $end
$var wire 1 . q_bar $end
$var wire 1 2 w0 $end
$var wire 1 3 w1 $end
$upscope $end
$upscope $end
$scope module mux0 $end
$var wire 1 & a $end
$var wire 1 ! b $end
$var wire 1 ) q $end
$var wire 1 % select $end
$var wire 1 4 select_bar $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
14
x3
x2
11
10
0/
x.
1-
1,
0+
0*
x)
bx (
1'
1&
0%
bx $
bx #
0"
x!
$end
#3
03
0)
0!
1.
02
0,
1"
#6
1,
0"
#9
0,
1"
#12
1*
1,
b1 $
b100 #
b0 (
0'
0"
#15
0,
1"
#16
0-
04
1+
1)
1%
#17
1-
0+
b11 $
b1 #
b1 (
0)
0&
#18
14
1,
0%
0"
#21
0,
b101 $
b101 #
b10 (
1&
1"
#24
1,
0"
#26
01
1/
00
0-
04
1+
1)
1%
#27
13
1!
0,
0.
12
1"
#30
1,
0"
#31
11
0/
10
1-
0+
b10 $
b11 (
0)
0&
#33
03
0!
0,
1.
02
1"
#36
1,
14
0"
0%
#38
b101 $
b1 #
b100 (
1&
#39
0-
04
1+
0,
1)
1%
1"
#42
01
1,
02
1/
00
0"
#44
11
0/
10
1-
0+
b110 #
b101 (
0)
0&
#45
0,
1"
#48
1,
0"
#50
14
0%
#51
0,
1"
#54
1,
0"
#55
b100 $
b101 #
b110 (
1&
#57
0,
1"
#60
01
1/
00
0-
1,
04
1+
0"
1)
1%
#63
13
1!
0,
0.
12
1"
#64
1-
0+
b110 $
b1 #
b111 (
0)
0&
#65
0-
14
1+
1)
0%
#66
1,
0"
#69
0,
1"
#71
b10 $
b101 #
b1000 (
1&
#72
1,
0"
#75
0,
1"
#76
04
1%
#78
11
0/
10
1-
0+
1,
b111 $
b1001 (
0)
0&
0"
#81
03
0!
0,
1.
02
1"
#83
14
0%
#84
1,
0"
#87
0,
1"
#90
1,
0"
b1010 (
1&
#92
01
1/
00
0-
04
1+
1)
1%
#93
13
1!
0,
0.
12
1"
#94
1-
0+
0*
1'
#96
11
1,
12
0/
10
0"
#99
03
0!
0,
1.
02
1"
#102
1,
0"
#104
