<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ny.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="test_d2k2.fdo"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1336139488" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1336139487">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1336139488" xil_pn:in_ck="-8580806668884999931" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1336139488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="counter.vhd"/>
      <outfile xil_pn:name="counterset.vhd"/>
      <outfile xil_pn:name="d2k2.vhd"/>
      <outfile xil_pn:name="disp.vhd"/>
      <outfile xil_pn:name="pulse.vhd"/>
      <outfile xil_pn:name="test_counterset.vhd"/>
      <outfile xil_pn:name="test_d2k2.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1336139488" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7603332394781414712" xil_pn:start_ts="1336139488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1336139488" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6823980405329186630" xil_pn:start_ts="1336139488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1336139488" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6614640885169705870" xil_pn:start_ts="1336139488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1336139488" xil_pn:in_ck="-8580806668884999931" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1336139488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="counter.vhd"/>
      <outfile xil_pn:name="counterset.vhd"/>
      <outfile xil_pn:name="d2k2.vhd"/>
      <outfile xil_pn:name="disp.vhd"/>
      <outfile xil_pn:name="pulse.vhd"/>
      <outfile xil_pn:name="test_counterset.vhd"/>
      <outfile xil_pn:name="test_d2k2.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1336139491" xil_pn:in_ck="-8580806668884999931" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="889151390353550919" xil_pn:start_ts="1336139488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="test_d2k2.fdo"/>
    </transform>
  </transforms>

</generated_project>
