<stg><name>Crypto_Pipeline_INTT_PE_LOOP6</name>


<trans_list>

<trans id="671" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:1 %trunc_ln233_9_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln233_9

]]></Node>
<StgValue><ssdm name="trunc_ln233_9_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:2 %trunc_ln233_8_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln233_8

]]></Node>
<StgValue><ssdm name="trunc_ln233_8_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:3 %RAMSel_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel_cast

]]></Node>
<StgValue><ssdm name="RAMSel_cast_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:4 %trunc_ln233_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln233_s

]]></Node>
<StgValue><ssdm name="trunc_ln233_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:5 %hf_11_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %hf_11

]]></Node>
<StgValue><ssdm name="hf_11_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="31">
<![CDATA[
newFuncRoot:6 %hf_11_cast = zext i31 %hf_11_read

]]></Node>
<StgValue><ssdm name="hf_11_cast"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i32 0, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc504.2.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc504.2.0:0 %k_4 = load i32 %k

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc504.2.0:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc504.2.0:2 %icmp_ln237 = icmp_ult  i32 %k_4, i32 %hf_11_cast

]]></Node>
<StgValue><ssdm name="icmp_ln237"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc504.2.0:3 %br_ln237 = br i1 %icmp_ln237, void %for.inc504.2.0.for.cond460.for.cond.cleanup462_crit_edge.2_crit_edge.exitStub, void %for.inc504.2.0.split

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="32">
<![CDATA[
for.inc504.2.0.split:0 %empty = trunc i32 %k_4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="32">
<![CDATA[
for.inc504.2.0.split:1 %empty_136 = trunc i32 %k_4

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc504.2.0.split:4 %add_ln240 = add i12 %empty_136, i12 %trunc_ln233_read

]]></Node>
<StgValue><ssdm name="add_ln240"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc504.2.0.split:26 %mul_ln242 = mul i11 %empty, i11 %trunc_ln233_9_read

]]></Node>
<StgValue><ssdm name="mul_ln242"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc504.2.0.split:31 %switch_ln247 = switch i2 %RAMSel_cast_read, void %arrayidx4809.2.0.case.3, i2 0, void %arrayidx4809.2.0.case.0, i2 1, void %arrayidx4809.2.0.case.1, i2 2, void %arrayidx4809.2.0.case.2

]]></Node>
<StgValue><ssdm name="switch_ln247"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx4809.2.0.exit:0 %or_ln237 = or i32 %k_4, i32 1

]]></Node>
<StgValue><ssdm name="or_ln237"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx4809.2.0.exit:2 %icmp_ln237_1 = icmp_ult  i32 %or_ln237, i32 %hf_11_cast

]]></Node>
<StgValue><ssdm name="icmp_ln237_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx4809.2.0.exit:3 %br_ln237 = br i1 %icmp_ln237_1, void %for.inc504.2.0.for.cond460.for.cond.cleanup462_crit_edge.2_crit_edge.exitStub, void %for.inc504.2.1

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx4809.2.1.exit:0 %or_ln237_2 = or i32 %k_4, i32 2

]]></Node>
<StgValue><ssdm name="or_ln237_2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx4809.2.1.exit:2 %icmp_ln237_2 = icmp_ult  i32 %or_ln237_2, i32 %hf_11_cast

]]></Node>
<StgValue><ssdm name="icmp_ln237_2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx4809.2.1.exit:3 %br_ln237 = br i1 %icmp_ln237_2, void %for.inc504.2.0.for.cond460.for.cond.cleanup462_crit_edge.2_crit_edge.exitStub, void %for.inc504.2.2

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx4809.2.2.exit:0 %or_ln237_4 = or i32 %k_4, i32 3

]]></Node>
<StgValue><ssdm name="or_ln237_4"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx4809.2.2.exit:2 %icmp_ln237_3 = icmp_ult  i32 %or_ln237_4, i32 %hf_11_cast

]]></Node>
<StgValue><ssdm name="icmp_ln237_3"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx4809.2.2.exit:3 %br_ln237 = br i1 %icmp_ln237_3, void %for.inc504.2.0.for.cond460.for.cond.cleanup462_crit_edge.2_crit_edge.exitStub, void %for.inc504.2.3

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx4809.2.3.exit:0 %add_ln237 = add i32 %k_4, i32 4

]]></Node>
<StgValue><ssdm name="add_ln237"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4809.2.3.exit:1 %store_ln237 = store i32 %add_ln237, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4809.2.3.exit:2 %br_ln237 = br void %for.inc504.2.0

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="12">
<![CDATA[
for.inc504.2.0.split:5 %zext_ln240 = zext i12 %add_ln240

]]></Node>
<StgValue><ssdm name="zext_ln240"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.0.split:6 %DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.0.split:7 %DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.0.split:8 %DataRAM_8_addr = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="DataRAM_8_addr"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.0.split:9 %DataRAM_11_addr = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln240

]]></Node>
<StgValue><ssdm name="DataRAM_11_addr"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="12">
<![CDATA[
for.inc504.2.0.split:10 %DataRAM_2_load = load i12 %DataRAM_2_addr

]]></Node>
<StgValue><ssdm name="DataRAM_2_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="12">
<![CDATA[
for.inc504.2.0.split:11 %DataRAM_5_load = load i12 %DataRAM_5_addr

]]></Node>
<StgValue><ssdm name="DataRAM_5_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="12">
<![CDATA[
for.inc504.2.0.split:12 %DataRAM_8_load = load i12 %DataRAM_8_addr

]]></Node>
<StgValue><ssdm name="DataRAM_8_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="12">
<![CDATA[
for.inc504.2.0.split:13 %DataRAM_11_load = load i12 %DataRAM_11_addr

]]></Node>
<StgValue><ssdm name="DataRAM_11_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc504.2.0.split:15 %add_ln241 = add i12 %add_ln240, i12 %trunc_ln233_8_read

]]></Node>
<StgValue><ssdm name="add_ln241"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="12">
<![CDATA[
for.inc504.2.0.split:16 %zext_ln241 = zext i12 %add_ln241

]]></Node>
<StgValue><ssdm name="zext_ln241"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.0.split:17 %DataRAM_2_addr_16 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln241

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr_16"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.0.split:18 %DataRAM_5_addr_16 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln241

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr_16"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.0.split:19 %DataRAM_8_addr_16 = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln241

]]></Node>
<StgValue><ssdm name="DataRAM_8_addr_16"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.0.split:20 %DataRAM_11_addr_16 = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln241

]]></Node>
<StgValue><ssdm name="DataRAM_11_addr_16"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="12">
<![CDATA[
for.inc504.2.0.split:21 %DataRAM_2_load_15 = load i12 %DataRAM_2_addr_16

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_15"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="12">
<![CDATA[
for.inc504.2.0.split:22 %DataRAM_5_load_15 = load i12 %DataRAM_5_addr_16

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_15"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="12">
<![CDATA[
for.inc504.2.0.split:23 %DataRAM_8_load_15 = load i12 %DataRAM_8_addr_16

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_15"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="12">
<![CDATA[
for.inc504.2.0.split:24 %DataRAM_11_load_15 = load i12 %DataRAM_11_addr_16

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_15"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="11">
<![CDATA[
for.inc504.2.0.split:27 %zext_ln242 = zext i11 %mul_ln242

]]></Node>
<StgValue><ssdm name="zext_ln242"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.0.split:28 %INTTTWiddleRAM_2_addr = getelementptr i32 %INTTTWiddleRAM_2, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_2_addr"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="11">
<![CDATA[
for.inc504.2.0.split:29 %tf = load i11 %INTTTWiddleRAM_2_addr

]]></Node>
<StgValue><ssdm name="tf"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc504.2.1:22 %add_ln242 = add i11 %mul_ln242, i11 %trunc_ln233_9_read

]]></Node>
<StgValue><ssdm name="add_ln242"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="11">
<![CDATA[
for.inc504.2.1:23 %zext_ln242_1 = zext i11 %add_ln242

]]></Node>
<StgValue><ssdm name="zext_ln242_1"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.1:24 %INTTTWiddleRAM_2_addr_1 = getelementptr i32 %INTTTWiddleRAM_2, i64 0, i64 %zext_ln242_1

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_2_addr_1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="11">
<![CDATA[
for.inc504.2.1:25 %tf_10 = load i11 %INTTTWiddleRAM_2_addr_1

]]></Node>
<StgValue><ssdm name="tf_10"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc504.2.1:27 %switch_ln247 = switch i2 %RAMSel_cast_read, void %arrayidx4809.2.1.case.3, i2 0, void %arrayidx4809.2.1.case.0, i2 1, void %arrayidx4809.2.1.case.1, i2 2, void %arrayidx4809.2.1.case.2

]]></Node>
<StgValue><ssdm name="switch_ln247"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc504.2.2:22 %add_ln242_1 = add i11 %add_ln242, i11 %trunc_ln233_9_read

]]></Node>
<StgValue><ssdm name="add_ln242_1"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc504.2.2:27 %switch_ln247 = switch i2 %RAMSel_cast_read, void %arrayidx4809.2.2.case.3, i2 0, void %arrayidx4809.2.2.case.0, i2 1, void %arrayidx4809.2.2.case.1, i2 2, void %arrayidx4809.2.2.case.2

]]></Node>
<StgValue><ssdm name="switch_ln247"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="139" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="12">
<![CDATA[
for.inc504.2.0.split:10 %DataRAM_2_load = load i12 %DataRAM_2_addr

]]></Node>
<StgValue><ssdm name="DataRAM_2_load"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="12">
<![CDATA[
for.inc504.2.0.split:11 %DataRAM_5_load = load i12 %DataRAM_5_addr

]]></Node>
<StgValue><ssdm name="DataRAM_5_load"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="12">
<![CDATA[
for.inc504.2.0.split:12 %DataRAM_8_load = load i12 %DataRAM_8_addr

]]></Node>
<StgValue><ssdm name="DataRAM_8_load"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="12">
<![CDATA[
for.inc504.2.0.split:13 %DataRAM_11_load = load i12 %DataRAM_11_addr

]]></Node>
<StgValue><ssdm name="DataRAM_11_load"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="12">
<![CDATA[
for.inc504.2.0.split:21 %DataRAM_2_load_15 = load i12 %DataRAM_2_addr_16

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_15"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="12">
<![CDATA[
for.inc504.2.0.split:22 %DataRAM_5_load_15 = load i12 %DataRAM_5_addr_16

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_15"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="12">
<![CDATA[
for.inc504.2.0.split:23 %DataRAM_8_load_15 = load i12 %DataRAM_8_addr_16

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_15"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="12">
<![CDATA[
for.inc504.2.0.split:24 %DataRAM_11_load_15 = load i12 %DataRAM_11_addr_16

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_15"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="11">
<![CDATA[
for.inc504.2.0.split:29 %tf = load i11 %INTTTWiddleRAM_2_addr

]]></Node>
<StgValue><ssdm name="tf"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="11">
<![CDATA[
for.inc504.2.1:25 %tf_10 = load i11 %INTTTWiddleRAM_2_addr_1

]]></Node>
<StgValue><ssdm name="tf_10"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="11">
<![CDATA[
for.inc504.2.2:23 %zext_ln242_2 = zext i11 %add_ln242_1

]]></Node>
<StgValue><ssdm name="zext_ln242_2"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.2:24 %INTTTWiddleRAM_2_addr_2 = getelementptr i32 %INTTTWiddleRAM_2, i64 0, i64 %zext_ln242_2

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_2_addr_2"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="11">
<![CDATA[
for.inc504.2.2:25 %tf_11 = load i11 %INTTTWiddleRAM_2_addr_2

]]></Node>
<StgValue><ssdm name="tf_11"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc504.2.3:22 %add_ln242_2 = add i11 %add_ln242_1, i11 %trunc_ln233_9_read

]]></Node>
<StgValue><ssdm name="add_ln242_2"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="11">
<![CDATA[
for.inc504.2.3:23 %zext_ln242_3 = zext i11 %add_ln242_2

]]></Node>
<StgValue><ssdm name="zext_ln242_3"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.3:24 %INTTTWiddleRAM_2_addr_3 = getelementptr i32 %INTTTWiddleRAM_2, i64 0, i64 %zext_ln242_3

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_2_addr_3"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="11">
<![CDATA[
for.inc504.2.3:25 %tf_12 = load i11 %INTTTWiddleRAM_2_addr_3

]]></Node>
<StgValue><ssdm name="tf_12"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc504.2.3:27 %switch_ln247 = switch i2 %RAMSel_cast_read, void %arrayidx4809.2.3.case.3, i2 0, void %arrayidx4809.2.3.case.0, i2 1, void %arrayidx4809.2.3.case.1, i2 2, void %arrayidx4809.2.3.case.2

]]></Node>
<StgValue><ssdm name="switch_ln247"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="157" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc504.2.0.split:25 %a2_7 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_15, i32 %DataRAM_5_load_15, i32 %DataRAM_8_load_15, i32 %DataRAM_11_load_15, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="a2_7"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="14" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.0.split:30 %v_5 = call i32 @MUL_MOD, i32 %a2_7, i32 %tf, i2 2

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="11">
<![CDATA[
for.inc504.2.2:25 %tf_11 = load i11 %INTTTWiddleRAM_2_addr_2

]]></Node>
<StgValue><ssdm name="tf_11"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="11">
<![CDATA[
for.inc504.2.3:25 %tf_12 = load i11 %INTTTWiddleRAM_2_addr_3

]]></Node>
<StgValue><ssdm name="tf_12"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="161" st_id="5" stage="13" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.0.split:30 %v_5 = call i32 @MUL_MOD, i32 %a2_7, i32 %tf, i2 2

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="162" st_id="6" stage="12" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.0.split:30 %v_5 = call i32 @MUL_MOD, i32 %a2_7, i32 %tf, i2 2

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="163" st_id="7" stage="11" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.0.split:30 %v_5 = call i32 @MUL_MOD, i32 %a2_7, i32 %tf, i2 2

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="164" st_id="8" stage="10" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.0.split:30 %v_5 = call i32 @MUL_MOD, i32 %a2_7, i32 %tf, i2 2

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="165" st_id="9" stage="9" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.0.split:30 %v_5 = call i32 @MUL_MOD, i32 %a2_7, i32 %tf, i2 2

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="166" st_id="10" stage="8" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.0.split:30 %v_5 = call i32 @MUL_MOD, i32 %a2_7, i32 %tf, i2 2

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="167" st_id="11" stage="7" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.0.split:30 %v_5 = call i32 @MUL_MOD, i32 %a2_7, i32 %tf, i2 2

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="168" st_id="12" stage="6" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.0.split:30 %v_5 = call i32 @MUL_MOD, i32 %a2_7, i32 %tf, i2 2

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="169" st_id="13" stage="5" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.0.split:30 %v_5 = call i32 @MUL_MOD, i32 %a2_7, i32 %tf, i2 2

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="170" st_id="14" stage="4" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.0.split:30 %v_5 = call i32 @MUL_MOD, i32 %a2_7, i32 %tf, i2 2

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="171" st_id="15" stage="3" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.0.split:30 %v_5 = call i32 @MUL_MOD, i32 %a2_7, i32 %tf, i2 2

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="172" st_id="16" stage="2" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.0.split:30 %v_5 = call i32 @MUL_MOD, i32 %a2_7, i32 %tf, i2 2

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="173" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc504.2.0.split:2 %speclooptripcount_ln237 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 268435456, i64 134217728

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln237"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc504.2.0.split:3 %specloopname_ln237 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln237"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc504.2.0.split:14 %u_7 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load, i32 %DataRAM_5_load, i32 %DataRAM_8_load, i32 %DataRAM_11_load, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="u_7"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.0.split:30 %v_5 = call i32 @MUL_MOD, i32 %a2_7, i32 %tf, i2 2

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="177" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.0.case.2:0 %call_ret87 = call i32 @ADD_MOD, i32 %u_7, i32 %v_5, i2 2

]]></Node>
<StgValue><ssdm name="call_ret87"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.0.case.2:2 %call_ret49 = call i32 @SUB_MOD, i32 %u_7, i32 %v_5, i2 2

]]></Node>
<StgValue><ssdm name="call_ret49"/></StgValue>
</operation>

<operation id="179" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.0.case.1:0 %call_ret86 = call i32 @ADD_MOD, i32 %u_7, i32 %v_5, i2 2

]]></Node>
<StgValue><ssdm name="call_ret86"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.0.case.1:2 %call_ret50 = call i32 @SUB_MOD, i32 %u_7, i32 %v_5, i2 2

]]></Node>
<StgValue><ssdm name="call_ret50"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.0.case.0:0 %call_ret85 = call i32 @ADD_MOD, i32 %u_7, i32 %v_5, i2 2

]]></Node>
<StgValue><ssdm name="call_ret85"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.0.case.0:2 %call_ret51 = call i32 @SUB_MOD, i32 %u_7, i32 %v_5, i2 2

]]></Node>
<StgValue><ssdm name="call_ret51"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.0.case.3:0 %call_ret = call i32 @ADD_MOD, i32 %u_7, i32 %v_5, i2 2

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.0.case.3:2 %call_ret48 = call i32 @SUB_MOD, i32 %u_7, i32 %v_5, i2 2

]]></Node>
<StgValue><ssdm name="call_ret48"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="185" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4809.2.0.case.2:1 %store_ln247 = store i32 %call_ret87, i12 %DataRAM_8_addr

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4809.2.0.case.1:1 %store_ln247 = store i32 %call_ret86, i12 %DataRAM_5_addr

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4809.2.0.case.0:1 %store_ln247 = store i32 %call_ret85, i12 %DataRAM_2_addr

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4809.2.0.case.3:1 %store_ln247 = store i32 %call_ret, i12 %DataRAM_11_addr

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="189" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx4809.2.0.case.2:3 %store_ln248 = store i32 %call_ret49, i12 %DataRAM_8_addr_16

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="190" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4809.2.0.case.2:4 %br_ln248 = br void %arrayidx4809.2.0.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="191" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx4809.2.0.case.1:3 %store_ln248 = store i32 %call_ret50, i12 %DataRAM_5_addr_16

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="192" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4809.2.0.case.1:4 %br_ln248 = br void %arrayidx4809.2.0.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="193" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx4809.2.0.case.0:3 %store_ln248 = store i32 %call_ret51, i12 %DataRAM_2_addr_16

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="194" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4809.2.0.case.0:4 %br_ln248 = br void %arrayidx4809.2.0.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx4809.2.0.case.3:3 %store_ln248 = store i32 %call_ret48, i12 %DataRAM_11_addr_16

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="196" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4809.2.0.case.3:4 %br_ln248 = br void %arrayidx4809.2.0.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="197" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx4809.2.0.exit:1 %or_ln237_1 = or i12 %empty_136, i12 1

]]></Node>
<StgValue><ssdm name="or_ln237_1"/></StgValue>
</operation>

<operation id="198" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc504.2.1:0 %add_ln240_1 = add i12 %or_ln237_1, i12 %trunc_ln233_read

]]></Node>
<StgValue><ssdm name="add_ln240_1"/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx4809.2.1.exit:1 %or_ln237_3 = or i12 %empty_136, i12 2

]]></Node>
<StgValue><ssdm name="or_ln237_3"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc504.2.2:0 %add_ln240_2 = add i12 %or_ln237_3, i12 %trunc_ln233_read

]]></Node>
<StgValue><ssdm name="add_ln240_2"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx4809.2.2.exit:1 %or_ln237_5 = or i12 %empty_136, i12 3

]]></Node>
<StgValue><ssdm name="or_ln237_5"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc504.2.3:0 %add_ln240_3 = add i12 %or_ln237_5, i12 %trunc_ln233_read

]]></Node>
<StgValue><ssdm name="add_ln240_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="203" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="12">
<![CDATA[
for.inc504.2.1:1 %zext_ln240_1 = zext i12 %add_ln240_1

]]></Node>
<StgValue><ssdm name="zext_ln240_1"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.1:2 %DataRAM_2_addr_17 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln240_1

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr_17"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.1:3 %DataRAM_5_addr_17 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln240_1

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr_17"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.1:4 %DataRAM_8_addr_17 = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln240_1

]]></Node>
<StgValue><ssdm name="DataRAM_8_addr_17"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.1:5 %DataRAM_11_addr_17 = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln240_1

]]></Node>
<StgValue><ssdm name="DataRAM_11_addr_17"/></StgValue>
</operation>

<operation id="208" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc504.2.1:6 %DataRAM_2_load_16 = load i12 %DataRAM_2_addr_17

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_16"/></StgValue>
</operation>

<operation id="209" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc504.2.1:7 %DataRAM_5_load_16 = load i12 %DataRAM_5_addr_17

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_16"/></StgValue>
</operation>

<operation id="210" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc504.2.1:8 %DataRAM_8_load_16 = load i12 %DataRAM_8_addr_17

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_16"/></StgValue>
</operation>

<operation id="211" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc504.2.1:9 %DataRAM_11_load_16 = load i12 %DataRAM_11_addr_17

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_16"/></StgValue>
</operation>

<operation id="212" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc504.2.1:11 %add_ln241_1 = add i12 %add_ln240_1, i12 %trunc_ln233_8_read

]]></Node>
<StgValue><ssdm name="add_ln241_1"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="12">
<![CDATA[
for.inc504.2.1:12 %zext_ln241_1 = zext i12 %add_ln241_1

]]></Node>
<StgValue><ssdm name="zext_ln241_1"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.1:13 %DataRAM_2_addr_18 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln241_1

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr_18"/></StgValue>
</operation>

<operation id="215" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.1:14 %DataRAM_5_addr_18 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln241_1

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr_18"/></StgValue>
</operation>

<operation id="216" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.1:15 %DataRAM_8_addr_18 = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln241_1

]]></Node>
<StgValue><ssdm name="DataRAM_8_addr_18"/></StgValue>
</operation>

<operation id="217" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.1:16 %DataRAM_11_addr_18 = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln241_1

]]></Node>
<StgValue><ssdm name="DataRAM_11_addr_18"/></StgValue>
</operation>

<operation id="218" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc504.2.1:17 %DataRAM_2_load_17 = load i12 %DataRAM_2_addr_18

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_17"/></StgValue>
</operation>

<operation id="219" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc504.2.1:18 %DataRAM_5_load_17 = load i12 %DataRAM_5_addr_18

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_17"/></StgValue>
</operation>

<operation id="220" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc504.2.1:19 %DataRAM_8_load_17 = load i12 %DataRAM_8_addr_18

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_17"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc504.2.1:20 %DataRAM_11_load_17 = load i12 %DataRAM_11_addr_18

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_17"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="222" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc504.2.1:6 %DataRAM_2_load_16 = load i12 %DataRAM_2_addr_17

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_16"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc504.2.1:7 %DataRAM_5_load_16 = load i12 %DataRAM_5_addr_17

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_16"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc504.2.1:8 %DataRAM_8_load_16 = load i12 %DataRAM_8_addr_17

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_16"/></StgValue>
</operation>

<operation id="225" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc504.2.1:9 %DataRAM_11_load_16 = load i12 %DataRAM_11_addr_17

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_16"/></StgValue>
</operation>

<operation id="226" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc504.2.1:17 %DataRAM_2_load_17 = load i12 %DataRAM_2_addr_18

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_17"/></StgValue>
</operation>

<operation id="227" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc504.2.1:18 %DataRAM_5_load_17 = load i12 %DataRAM_5_addr_18

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_17"/></StgValue>
</operation>

<operation id="228" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc504.2.1:19 %DataRAM_8_load_17 = load i12 %DataRAM_8_addr_18

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_17"/></StgValue>
</operation>

<operation id="229" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc504.2.1:20 %DataRAM_11_load_17 = load i12 %DataRAM_11_addr_18

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_17"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="230" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc504.2.1:21 %a2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_17, i32 %DataRAM_5_load_17, i32 %DataRAM_8_load_17, i32 %DataRAM_11_load_17, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="a2"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="14" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.1:26 %v = call i32 @MUL_MOD, i32 %a2, i32 %tf_10, i2 2

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="232" st_id="24" stage="13" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.1:26 %v = call i32 @MUL_MOD, i32 %a2, i32 %tf_10, i2 2

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="233" st_id="25" stage="12" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.1:26 %v = call i32 @MUL_MOD, i32 %a2, i32 %tf_10, i2 2

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="234" st_id="26" stage="11" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.1:26 %v = call i32 @MUL_MOD, i32 %a2, i32 %tf_10, i2 2

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="235" st_id="27" stage="10" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.1:26 %v = call i32 @MUL_MOD, i32 %a2, i32 %tf_10, i2 2

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="236" st_id="28" stage="9" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.1:26 %v = call i32 @MUL_MOD, i32 %a2, i32 %tf_10, i2 2

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="237" st_id="29" stage="8" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.1:26 %v = call i32 @MUL_MOD, i32 %a2, i32 %tf_10, i2 2

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="238" st_id="30" stage="7" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.1:26 %v = call i32 @MUL_MOD, i32 %a2, i32 %tf_10, i2 2

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="239" st_id="31" stage="6" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.1:26 %v = call i32 @MUL_MOD, i32 %a2, i32 %tf_10, i2 2

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="240" st_id="32" stage="5" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.1:26 %v = call i32 @MUL_MOD, i32 %a2, i32 %tf_10, i2 2

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="241" st_id="33" stage="4" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.1:26 %v = call i32 @MUL_MOD, i32 %a2, i32 %tf_10, i2 2

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="242" st_id="34" stage="3" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.1:26 %v = call i32 @MUL_MOD, i32 %a2, i32 %tf_10, i2 2

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="243" st_id="35" stage="2" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.1:26 %v = call i32 @MUL_MOD, i32 %a2, i32 %tf_10, i2 2

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="244" st_id="36" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc504.2.1:10 %u = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_16, i32 %DataRAM_5_load_16, i32 %DataRAM_8_load_16, i32 %DataRAM_11_load_16, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="245" st_id="36" stage="1" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.1:26 %v = call i32 @MUL_MOD, i32 %a2, i32 %tf_10, i2 2

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="246" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-2"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.1.case.2:0 %call_ret91 = call i32 @ADD_MOD, i32 %u, i32 %v, i2 2

]]></Node>
<StgValue><ssdm name="call_ret91"/></StgValue>
</operation>

<operation id="247" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-2"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.1.case.2:2 %call_ret45 = call i32 @SUB_MOD, i32 %u, i32 %v, i2 2

]]></Node>
<StgValue><ssdm name="call_ret45"/></StgValue>
</operation>

<operation id="248" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.1.case.1:0 %call_ret90 = call i32 @ADD_MOD, i32 %u, i32 %v, i2 2

]]></Node>
<StgValue><ssdm name="call_ret90"/></StgValue>
</operation>

<operation id="249" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.1.case.1:2 %call_ret46 = call i32 @SUB_MOD, i32 %u, i32 %v, i2 2

]]></Node>
<StgValue><ssdm name="call_ret46"/></StgValue>
</operation>

<operation id="250" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="0"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.1.case.0:0 %call_ret89 = call i32 @ADD_MOD, i32 %u, i32 %v, i2 2

]]></Node>
<StgValue><ssdm name="call_ret89"/></StgValue>
</operation>

<operation id="251" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="0"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.1.case.0:2 %call_ret47 = call i32 @SUB_MOD, i32 %u, i32 %v, i2 2

]]></Node>
<StgValue><ssdm name="call_ret47"/></StgValue>
</operation>

<operation id="252" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.1.case.3:0 %call_ret88 = call i32 @ADD_MOD, i32 %u, i32 %v, i2 2

]]></Node>
<StgValue><ssdm name="call_ret88"/></StgValue>
</operation>

<operation id="253" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.1.case.3:2 %call_ret44 = call i32 @SUB_MOD, i32 %u, i32 %v, i2 2

]]></Node>
<StgValue><ssdm name="call_ret44"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="254" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-2"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx4809.2.1.case.2:1 %store_ln247 = store i32 %call_ret91, i12 %DataRAM_8_addr_17

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="255" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx4809.2.1.case.1:1 %store_ln247 = store i32 %call_ret90, i12 %DataRAM_5_addr_17

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="256" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="0"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx4809.2.1.case.0:1 %store_ln247 = store i32 %call_ret89, i12 %DataRAM_2_addr_17

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="257" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx4809.2.1.case.3:1 %store_ln247 = store i32 %call_ret88, i12 %DataRAM_11_addr_17

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="258" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-2"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx4809.2.1.case.2:3 %store_ln248 = store i32 %call_ret45, i12 %DataRAM_8_addr_18

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="259" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-2"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4809.2.1.case.2:4 %br_ln248 = br void %arrayidx4809.2.1.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="260" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx4809.2.1.case.1:3 %store_ln248 = store i32 %call_ret46, i12 %DataRAM_5_addr_18

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="261" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4809.2.1.case.1:4 %br_ln248 = br void %arrayidx4809.2.1.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="262" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="0"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx4809.2.1.case.0:3 %store_ln248 = store i32 %call_ret47, i12 %DataRAM_2_addr_18

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="263" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="0"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4809.2.1.case.0:4 %br_ln248 = br void %arrayidx4809.2.1.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="264" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx4809.2.1.case.3:3 %store_ln248 = store i32 %call_ret44, i12 %DataRAM_11_addr_18

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="265" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-1"/>
<literal name="icmp_ln237_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4809.2.1.case.3:4 %br_ln248 = br void %arrayidx4809.2.1.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="266" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="12">
<![CDATA[
for.inc504.2.2:1 %zext_ln240_2 = zext i12 %add_ln240_2

]]></Node>
<StgValue><ssdm name="zext_ln240_2"/></StgValue>
</operation>

<operation id="267" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.2:2 %DataRAM_2_addr_19 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln240_2

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr_19"/></StgValue>
</operation>

<operation id="268" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.2:3 %DataRAM_5_addr_19 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln240_2

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr_19"/></StgValue>
</operation>

<operation id="269" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.2:4 %DataRAM_8_addr_19 = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln240_2

]]></Node>
<StgValue><ssdm name="DataRAM_8_addr_19"/></StgValue>
</operation>

<operation id="270" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.2:5 %DataRAM_11_addr_19 = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln240_2

]]></Node>
<StgValue><ssdm name="DataRAM_11_addr_19"/></StgValue>
</operation>

<operation id="271" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc504.2.2:6 %DataRAM_2_load_18 = load i12 %DataRAM_2_addr_19

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_18"/></StgValue>
</operation>

<operation id="272" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc504.2.2:7 %DataRAM_5_load_18 = load i12 %DataRAM_5_addr_19

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_18"/></StgValue>
</operation>

<operation id="273" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc504.2.2:8 %DataRAM_8_load_18 = load i12 %DataRAM_8_addr_19

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_18"/></StgValue>
</operation>

<operation id="274" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc504.2.2:9 %DataRAM_11_load_18 = load i12 %DataRAM_11_addr_19

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_18"/></StgValue>
</operation>

<operation id="275" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc504.2.2:11 %add_ln241_2 = add i12 %add_ln240_2, i12 %trunc_ln233_8_read

]]></Node>
<StgValue><ssdm name="add_ln241_2"/></StgValue>
</operation>

<operation id="276" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="12">
<![CDATA[
for.inc504.2.2:12 %zext_ln241_2 = zext i12 %add_ln241_2

]]></Node>
<StgValue><ssdm name="zext_ln241_2"/></StgValue>
</operation>

<operation id="277" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.2:13 %DataRAM_2_addr_20 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln241_2

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr_20"/></StgValue>
</operation>

<operation id="278" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.2:14 %DataRAM_5_addr_20 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln241_2

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr_20"/></StgValue>
</operation>

<operation id="279" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.2:15 %DataRAM_8_addr_20 = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln241_2

]]></Node>
<StgValue><ssdm name="DataRAM_8_addr_20"/></StgValue>
</operation>

<operation id="280" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.2:16 %DataRAM_11_addr_20 = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln241_2

]]></Node>
<StgValue><ssdm name="DataRAM_11_addr_20"/></StgValue>
</operation>

<operation id="281" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc504.2.2:17 %DataRAM_2_load_19 = load i12 %DataRAM_2_addr_20

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_19"/></StgValue>
</operation>

<operation id="282" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc504.2.2:18 %DataRAM_5_load_19 = load i12 %DataRAM_5_addr_20

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_19"/></StgValue>
</operation>

<operation id="283" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc504.2.2:19 %DataRAM_8_load_19 = load i12 %DataRAM_8_addr_20

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_19"/></StgValue>
</operation>

<operation id="284" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc504.2.2:20 %DataRAM_11_load_19 = load i12 %DataRAM_11_addr_20

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_19"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="285" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc504.2.2:6 %DataRAM_2_load_18 = load i12 %DataRAM_2_addr_19

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_18"/></StgValue>
</operation>

<operation id="286" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc504.2.2:7 %DataRAM_5_load_18 = load i12 %DataRAM_5_addr_19

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_18"/></StgValue>
</operation>

<operation id="287" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc504.2.2:8 %DataRAM_8_load_18 = load i12 %DataRAM_8_addr_19

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_18"/></StgValue>
</operation>

<operation id="288" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc504.2.2:9 %DataRAM_11_load_18 = load i12 %DataRAM_11_addr_19

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_18"/></StgValue>
</operation>

<operation id="289" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc504.2.2:17 %DataRAM_2_load_19 = load i12 %DataRAM_2_addr_20

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_19"/></StgValue>
</operation>

<operation id="290" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc504.2.2:18 %DataRAM_5_load_19 = load i12 %DataRAM_5_addr_20

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_19"/></StgValue>
</operation>

<operation id="291" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc504.2.2:19 %DataRAM_8_load_19 = load i12 %DataRAM_8_addr_20

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_19"/></StgValue>
</operation>

<operation id="292" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc504.2.2:20 %DataRAM_11_load_19 = load i12 %DataRAM_11_addr_20

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_19"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="293" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc504.2.2:21 %a2_8 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_19, i32 %DataRAM_5_load_19, i32 %DataRAM_8_load_19, i32 %DataRAM_11_load_19, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="a2_8"/></StgValue>
</operation>

<operation id="294" st_id="42" stage="14" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.2:26 %v_9 = call i32 @MUL_MOD, i32 %a2_8, i32 %tf_11, i2 2

]]></Node>
<StgValue><ssdm name="v_9"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="295" st_id="43" stage="13" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.2:26 %v_9 = call i32 @MUL_MOD, i32 %a2_8, i32 %tf_11, i2 2

]]></Node>
<StgValue><ssdm name="v_9"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="296" st_id="44" stage="12" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.2:26 %v_9 = call i32 @MUL_MOD, i32 %a2_8, i32 %tf_11, i2 2

]]></Node>
<StgValue><ssdm name="v_9"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="297" st_id="45" stage="11" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.2:26 %v_9 = call i32 @MUL_MOD, i32 %a2_8, i32 %tf_11, i2 2

]]></Node>
<StgValue><ssdm name="v_9"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="298" st_id="46" stage="10" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.2:26 %v_9 = call i32 @MUL_MOD, i32 %a2_8, i32 %tf_11, i2 2

]]></Node>
<StgValue><ssdm name="v_9"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="299" st_id="47" stage="9" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.2:26 %v_9 = call i32 @MUL_MOD, i32 %a2_8, i32 %tf_11, i2 2

]]></Node>
<StgValue><ssdm name="v_9"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="300" st_id="48" stage="8" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.2:26 %v_9 = call i32 @MUL_MOD, i32 %a2_8, i32 %tf_11, i2 2

]]></Node>
<StgValue><ssdm name="v_9"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="301" st_id="49" stage="7" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.2:26 %v_9 = call i32 @MUL_MOD, i32 %a2_8, i32 %tf_11, i2 2

]]></Node>
<StgValue><ssdm name="v_9"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="302" st_id="50" stage="6" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.2:26 %v_9 = call i32 @MUL_MOD, i32 %a2_8, i32 %tf_11, i2 2

]]></Node>
<StgValue><ssdm name="v_9"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="303" st_id="51" stage="5" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.2:26 %v_9 = call i32 @MUL_MOD, i32 %a2_8, i32 %tf_11, i2 2

]]></Node>
<StgValue><ssdm name="v_9"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="304" st_id="52" stage="4" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.2:26 %v_9 = call i32 @MUL_MOD, i32 %a2_8, i32 %tf_11, i2 2

]]></Node>
<StgValue><ssdm name="v_9"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="305" st_id="53" stage="3" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.2:26 %v_9 = call i32 @MUL_MOD, i32 %a2_8, i32 %tf_11, i2 2

]]></Node>
<StgValue><ssdm name="v_9"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="306" st_id="54" stage="2" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.2:26 %v_9 = call i32 @MUL_MOD, i32 %a2_8, i32 %tf_11, i2 2

]]></Node>
<StgValue><ssdm name="v_9"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="307" st_id="55" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc504.2.2:10 %u_8 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_18, i32 %DataRAM_5_load_18, i32 %DataRAM_8_load_18, i32 %DataRAM_11_load_18, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="u_8"/></StgValue>
</operation>

<operation id="308" st_id="55" stage="1" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.2:26 %v_9 = call i32 @MUL_MOD, i32 %a2_8, i32 %tf_11, i2 2

]]></Node>
<StgValue><ssdm name="v_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="309" st_id="56" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-2"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.2.case.2:0 %call_ret95 = call i32 @ADD_MOD, i32 %u_8, i32 %v_9, i2 2

]]></Node>
<StgValue><ssdm name="call_ret95"/></StgValue>
</operation>

<operation id="310" st_id="56" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-2"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.2.case.2:2 %call_ret41 = call i32 @SUB_MOD, i32 %u_8, i32 %v_9, i2 2

]]></Node>
<StgValue><ssdm name="call_ret41"/></StgValue>
</operation>

<operation id="311" st_id="56" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.2.case.1:0 %call_ret94 = call i32 @ADD_MOD, i32 %u_8, i32 %v_9, i2 2

]]></Node>
<StgValue><ssdm name="call_ret94"/></StgValue>
</operation>

<operation id="312" st_id="56" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.2.case.1:2 %call_ret42 = call i32 @SUB_MOD, i32 %u_8, i32 %v_9, i2 2

]]></Node>
<StgValue><ssdm name="call_ret42"/></StgValue>
</operation>

<operation id="313" st_id="56" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="0"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.2.case.0:0 %call_ret93 = call i32 @ADD_MOD, i32 %u_8, i32 %v_9, i2 2

]]></Node>
<StgValue><ssdm name="call_ret93"/></StgValue>
</operation>

<operation id="314" st_id="56" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="0"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.2.case.0:2 %call_ret43 = call i32 @SUB_MOD, i32 %u_8, i32 %v_9, i2 2

]]></Node>
<StgValue><ssdm name="call_ret43"/></StgValue>
</operation>

<operation id="315" st_id="56" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.2.case.3:0 %call_ret92 = call i32 @ADD_MOD, i32 %u_8, i32 %v_9, i2 2

]]></Node>
<StgValue><ssdm name="call_ret92"/></StgValue>
</operation>

<operation id="316" st_id="56" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.2.case.3:2 %call_ret40 = call i32 @SUB_MOD, i32 %u_8, i32 %v_9, i2 2

]]></Node>
<StgValue><ssdm name="call_ret40"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="317" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-2"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx4809.2.2.case.2:1 %store_ln247 = store i32 %call_ret95, i12 %DataRAM_8_addr_19

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="318" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx4809.2.2.case.1:1 %store_ln247 = store i32 %call_ret94, i12 %DataRAM_5_addr_19

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="319" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="0"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx4809.2.2.case.0:1 %store_ln247 = store i32 %call_ret93, i12 %DataRAM_2_addr_19

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="320" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx4809.2.2.case.3:1 %store_ln247 = store i32 %call_ret92, i12 %DataRAM_11_addr_19

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="321" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-2"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx4809.2.2.case.2:3 %store_ln248 = store i32 %call_ret41, i12 %DataRAM_8_addr_20

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="322" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-2"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4809.2.2.case.2:4 %br_ln248 = br void %arrayidx4809.2.2.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="323" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx4809.2.2.case.1:3 %store_ln248 = store i32 %call_ret42, i12 %DataRAM_5_addr_20

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="324" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4809.2.2.case.1:4 %br_ln248 = br void %arrayidx4809.2.2.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="325" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="0"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx4809.2.2.case.0:3 %store_ln248 = store i32 %call_ret43, i12 %DataRAM_2_addr_20

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="326" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="0"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4809.2.2.case.0:4 %br_ln248 = br void %arrayidx4809.2.2.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="327" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx4809.2.2.case.3:3 %store_ln248 = store i32 %call_ret40, i12 %DataRAM_11_addr_20

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="328" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4809.2.2.case.3:4 %br_ln248 = br void %arrayidx4809.2.2.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="392" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln237_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln237_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0">
<![CDATA[
for.inc504.2.0.for.cond460.for.cond.cleanup462_crit_edge.2_crit_edge.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="329" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="12">
<![CDATA[
for.inc504.2.3:1 %zext_ln240_3 = zext i12 %add_ln240_3

]]></Node>
<StgValue><ssdm name="zext_ln240_3"/></StgValue>
</operation>

<operation id="330" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.3:2 %DataRAM_2_addr_21 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln240_3

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr_21"/></StgValue>
</operation>

<operation id="331" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.3:3 %DataRAM_5_addr_21 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln240_3

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr_21"/></StgValue>
</operation>

<operation id="332" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.3:4 %DataRAM_8_addr_21 = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln240_3

]]></Node>
<StgValue><ssdm name="DataRAM_8_addr_21"/></StgValue>
</operation>

<operation id="333" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.3:5 %DataRAM_11_addr_21 = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln240_3

]]></Node>
<StgValue><ssdm name="DataRAM_11_addr_21"/></StgValue>
</operation>

<operation id="334" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc504.2.3:6 %DataRAM_2_load_20 = load i12 %DataRAM_2_addr_21

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_20"/></StgValue>
</operation>

<operation id="335" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc504.2.3:7 %DataRAM_5_load_20 = load i12 %DataRAM_5_addr_21

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_20"/></StgValue>
</operation>

<operation id="336" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc504.2.3:8 %DataRAM_8_load_20 = load i12 %DataRAM_8_addr_21

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_20"/></StgValue>
</operation>

<operation id="337" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc504.2.3:9 %DataRAM_11_load_20 = load i12 %DataRAM_11_addr_21

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_20"/></StgValue>
</operation>

<operation id="338" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc504.2.3:11 %add_ln241_3 = add i12 %add_ln240_3, i12 %trunc_ln233_8_read

]]></Node>
<StgValue><ssdm name="add_ln241_3"/></StgValue>
</operation>

<operation id="339" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="12">
<![CDATA[
for.inc504.2.3:12 %zext_ln241_3 = zext i12 %add_ln241_3

]]></Node>
<StgValue><ssdm name="zext_ln241_3"/></StgValue>
</operation>

<operation id="340" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.3:13 %DataRAM_2_addr_22 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln241_3

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr_22"/></StgValue>
</operation>

<operation id="341" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.3:14 %DataRAM_5_addr_22 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln241_3

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr_22"/></StgValue>
</operation>

<operation id="342" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.3:15 %DataRAM_8_addr_22 = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln241_3

]]></Node>
<StgValue><ssdm name="DataRAM_8_addr_22"/></StgValue>
</operation>

<operation id="343" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc504.2.3:16 %DataRAM_11_addr_22 = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln241_3

]]></Node>
<StgValue><ssdm name="DataRAM_11_addr_22"/></StgValue>
</operation>

<operation id="344" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc504.2.3:17 %DataRAM_2_load_21 = load i12 %DataRAM_2_addr_22

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_21"/></StgValue>
</operation>

<operation id="345" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc504.2.3:18 %DataRAM_5_load_21 = load i12 %DataRAM_5_addr_22

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_21"/></StgValue>
</operation>

<operation id="346" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc504.2.3:19 %DataRAM_8_load_21 = load i12 %DataRAM_8_addr_22

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_21"/></StgValue>
</operation>

<operation id="347" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc504.2.3:20 %DataRAM_11_load_21 = load i12 %DataRAM_11_addr_22

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_21"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="348" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc504.2.3:6 %DataRAM_2_load_20 = load i12 %DataRAM_2_addr_21

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_20"/></StgValue>
</operation>

<operation id="349" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc504.2.3:7 %DataRAM_5_load_20 = load i12 %DataRAM_5_addr_21

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_20"/></StgValue>
</operation>

<operation id="350" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc504.2.3:8 %DataRAM_8_load_20 = load i12 %DataRAM_8_addr_21

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_20"/></StgValue>
</operation>

<operation id="351" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc504.2.3:9 %DataRAM_11_load_20 = load i12 %DataRAM_11_addr_21

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_20"/></StgValue>
</operation>

<operation id="352" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc504.2.3:17 %DataRAM_2_load_21 = load i12 %DataRAM_2_addr_22

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_21"/></StgValue>
</operation>

<operation id="353" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc504.2.3:18 %DataRAM_5_load_21 = load i12 %DataRAM_5_addr_22

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_21"/></StgValue>
</operation>

<operation id="354" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc504.2.3:19 %DataRAM_8_load_21 = load i12 %DataRAM_8_addr_22

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_21"/></StgValue>
</operation>

<operation id="355" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc504.2.3:20 %DataRAM_11_load_21 = load i12 %DataRAM_11_addr_22

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_21"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="356" st_id="61" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc504.2.3:21 %a2_9 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_21, i32 %DataRAM_5_load_21, i32 %DataRAM_8_load_21, i32 %DataRAM_11_load_21, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="a2_9"/></StgValue>
</operation>

<operation id="357" st_id="61" stage="14" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.3:26 %v_10 = call i32 @MUL_MOD, i32 %a2_9, i32 %tf_12, i2 2

]]></Node>
<StgValue><ssdm name="v_10"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="358" st_id="62" stage="13" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.3:26 %v_10 = call i32 @MUL_MOD, i32 %a2_9, i32 %tf_12, i2 2

]]></Node>
<StgValue><ssdm name="v_10"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="359" st_id="63" stage="12" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.3:26 %v_10 = call i32 @MUL_MOD, i32 %a2_9, i32 %tf_12, i2 2

]]></Node>
<StgValue><ssdm name="v_10"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="360" st_id="64" stage="11" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.3:26 %v_10 = call i32 @MUL_MOD, i32 %a2_9, i32 %tf_12, i2 2

]]></Node>
<StgValue><ssdm name="v_10"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="361" st_id="65" stage="10" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.3:26 %v_10 = call i32 @MUL_MOD, i32 %a2_9, i32 %tf_12, i2 2

]]></Node>
<StgValue><ssdm name="v_10"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="362" st_id="66" stage="9" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.3:26 %v_10 = call i32 @MUL_MOD, i32 %a2_9, i32 %tf_12, i2 2

]]></Node>
<StgValue><ssdm name="v_10"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="363" st_id="67" stage="8" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.3:26 %v_10 = call i32 @MUL_MOD, i32 %a2_9, i32 %tf_12, i2 2

]]></Node>
<StgValue><ssdm name="v_10"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="364" st_id="68" stage="7" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.3:26 %v_10 = call i32 @MUL_MOD, i32 %a2_9, i32 %tf_12, i2 2

]]></Node>
<StgValue><ssdm name="v_10"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="365" st_id="69" stage="6" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.3:26 %v_10 = call i32 @MUL_MOD, i32 %a2_9, i32 %tf_12, i2 2

]]></Node>
<StgValue><ssdm name="v_10"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="366" st_id="70" stage="5" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.3:26 %v_10 = call i32 @MUL_MOD, i32 %a2_9, i32 %tf_12, i2 2

]]></Node>
<StgValue><ssdm name="v_10"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="367" st_id="71" stage="4" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.3:26 %v_10 = call i32 @MUL_MOD, i32 %a2_9, i32 %tf_12, i2 2

]]></Node>
<StgValue><ssdm name="v_10"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="368" st_id="72" stage="3" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.3:26 %v_10 = call i32 @MUL_MOD, i32 %a2_9, i32 %tf_12, i2 2

]]></Node>
<StgValue><ssdm name="v_10"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="369" st_id="73" stage="2" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.3:26 %v_10 = call i32 @MUL_MOD, i32 %a2_9, i32 %tf_12, i2 2

]]></Node>
<StgValue><ssdm name="v_10"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="370" st_id="74" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc504.2.3:10 %u_9 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_20, i32 %DataRAM_5_load_20, i32 %DataRAM_8_load_20, i32 %DataRAM_11_load_20, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="u_9"/></StgValue>
</operation>

<operation id="371" st_id="74" stage="1" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc504.2.3:26 %v_10 = call i32 @MUL_MOD, i32 %a2_9, i32 %tf_12, i2 2

]]></Node>
<StgValue><ssdm name="v_10"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="372" st_id="75" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-2"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.3.case.2:0 %call_ret99 = call i32 @ADD_MOD, i32 %u_9, i32 %v_10, i2 2

]]></Node>
<StgValue><ssdm name="call_ret99"/></StgValue>
</operation>

<operation id="373" st_id="75" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-2"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.3.case.2:2 %call_ret37 = call i32 @SUB_MOD, i32 %u_9, i32 %v_10, i2 2

]]></Node>
<StgValue><ssdm name="call_ret37"/></StgValue>
</operation>

<operation id="374" st_id="75" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.3.case.1:0 %call_ret98 = call i32 @ADD_MOD, i32 %u_9, i32 %v_10, i2 2

]]></Node>
<StgValue><ssdm name="call_ret98"/></StgValue>
</operation>

<operation id="375" st_id="75" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.3.case.1:2 %call_ret38 = call i32 @SUB_MOD, i32 %u_9, i32 %v_10, i2 2

]]></Node>
<StgValue><ssdm name="call_ret38"/></StgValue>
</operation>

<operation id="376" st_id="75" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="0"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.3.case.0:0 %call_ret97 = call i32 @ADD_MOD, i32 %u_9, i32 %v_10, i2 2

]]></Node>
<StgValue><ssdm name="call_ret97"/></StgValue>
</operation>

<operation id="377" st_id="75" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="0"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.3.case.0:2 %call_ret39 = call i32 @SUB_MOD, i32 %u_9, i32 %v_10, i2 2

]]></Node>
<StgValue><ssdm name="call_ret39"/></StgValue>
</operation>

<operation id="378" st_id="75" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.3.case.3:0 %call_ret96 = call i32 @ADD_MOD, i32 %u_9, i32 %v_10, i2 2

]]></Node>
<StgValue><ssdm name="call_ret96"/></StgValue>
</operation>

<operation id="379" st_id="75" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
arrayidx4809.2.3.case.3:2 %call_ret36 = call i32 @SUB_MOD, i32 %u_9, i32 %v_10, i2 2

]]></Node>
<StgValue><ssdm name="call_ret36"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="380" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-2"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
arrayidx4809.2.3.case.2:1 %store_ln247 = store i32 %call_ret99, i12 %DataRAM_8_addr_21

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="381" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
arrayidx4809.2.3.case.1:1 %store_ln247 = store i32 %call_ret98, i12 %DataRAM_5_addr_21

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="382" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="0"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
arrayidx4809.2.3.case.0:1 %store_ln247 = store i32 %call_ret97, i12 %DataRAM_2_addr_21

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="383" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
<literal name="RAMSel_cast_read" val="-1"/>
<literal name="icmp_ln237_1" val="1"/>
<literal name="icmp_ln237_2" val="1"/>
<literal name="icmp_ln237_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
arrayidx4809.2.3.case.3:1 %store_ln247 = store i32 %call_ret96, i12 %DataRAM_11_addr_21

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="384" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx4809.2.3.case.2:3 %store_ln248 = store i32 %call_ret37, i12 %DataRAM_8_addr_22

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="385" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4809.2.3.case.2:4 %br_ln248 = br void %arrayidx4809.2.3.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="386" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx4809.2.3.case.1:3 %store_ln248 = store i32 %call_ret38, i12 %DataRAM_5_addr_22

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="387" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4809.2.3.case.1:4 %br_ln248 = br void %arrayidx4809.2.3.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="388" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx4809.2.3.case.0:3 %store_ln248 = store i32 %call_ret39, i12 %DataRAM_2_addr_22

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="389" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4809.2.3.case.0:4 %br_ln248 = br void %arrayidx4809.2.3.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="390" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx4809.2.3.case.3:3 %store_ln248 = store i32 %call_ret36, i12 %DataRAM_11_addr_22

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="391" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4809.2.3.case.3:4 %br_ln248 = br void %arrayidx4809.2.3.exit

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
