\
\ @file sec_gtzc1_mpcbb5.fs
\ @brief GTZC1_MPCBB5
\
\ This file is auto-generated from SVD file.
\ DO NOT EDIT MANUALLY.
\

.include ../common.fs

\
\ @brief MPCBB control register
\ Address offset: 0x00
\ Reset value: 0x00000000
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_CR_GLOCK                 \ lock the control register of the MPCBB until next reset
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_CR_INVSECSTATE           \ SRAMx clocks security state
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_CR_SRWILADIS             \ secure read/write illegal access disable


\
\ @brief GTZC1 SRAMz MPCBB configuration lock register
\ Address offset: 0x10
\ Reset value: 0x00000000
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK0          \ SPLCK0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK1          \ SPLCK1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK2          \ SPLCK2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK3          \ SPLCK3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK4          \ SPLCK4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK5          \ SPLCK5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK6          \ SPLCK6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK7          \ SPLCK7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK8          \ SPLCK8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK9          \ SPLCK9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK10         \ SPLCK10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK11         \ SPLCK11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK12         \ SPLCK12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK13         \ SPLCK13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK14         \ SPLCK14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK15         \ SPLCK15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK16         \ SPLCK16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK17         \ SPLCK17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK18         \ SPLCK18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK19         \ SPLCK19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK20         \ SPLCK20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK21         \ SPLCK21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK22         \ SPLCK22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK23         \ SPLCK23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK24         \ SPLCK24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK25         \ SPLCK25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK26         \ SPLCK26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK27         \ SPLCK27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK28         \ SPLCK28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK29         \ SPLCK29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK30         \ SPLCK30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1_SPLCK31         \ SPLCK31


\
\ @brief GTZC1 SRAMz MPCBB configuration lock register 2
\ Address offset: 0x14
\ Reset value: 0x00000000
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK2_SPLCK32         \ SPLCK32
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK2_SPLCK33         \ SPLCK33
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK2_SPLCK34         \ SPLCK34
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK2_SPLCK35         \ SPLCK35
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK2_SPLCK36         \ SPLCK36
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK2_SPLCK37         \ SPLCK37
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK2_SPLCK38         \ SPLCK38
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK2_SPLCK39         \ SPLCK39
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK2_SPLCK40         \ SPLCK40
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK2_SPLCK41         \ SPLCK41
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK2_SPLCK42         \ SPLCK42
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK2_SPLCK43         \ SPLCK43
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK2_SPLCK44         \ SPLCK44
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK2_SPLCK45         \ SPLCK45
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK2_SPLCK46         \ SPLCK46
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK2_SPLCK47         \ SPLCK47
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK2_SPLCK48         \ SPLCK48
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK2_SPLCK49         \ SPLCK49
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK2_SPLCK50         \ SPLCK50
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK2_SPLCK51         \ SPLCK51


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x100
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC0            \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC1            \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC2            \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC3            \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC4            \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC5            \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC6            \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC7            \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC8            \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC9            \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC10           \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC11           \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC12           \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC13           \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC14           \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC15           \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC16           \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC17           \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC18           \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC19           \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC20           \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC21           \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC22           \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC23           \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC24           \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC25           \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC26           \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC27           \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC28           \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC29           \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC30           \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0_SEC31           \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x104
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC0            \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC1            \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC2            \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC3            \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC4            \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC5            \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC6            \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC7            \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC8            \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC9            \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC10           \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC11           \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC12           \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC13           \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC14           \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC15           \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC16           \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC17           \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC18           \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC19           \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC20           \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC21           \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC22           \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC23           \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC24           \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC25           \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC26           \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC27           \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC28           \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC29           \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC30           \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1_SEC31           \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x108
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC0            \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC1            \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC2            \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC3            \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC4            \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC5            \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC6            \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC7            \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC8            \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC9            \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC10           \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC11           \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC12           \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC13           \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC14           \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC15           \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC16           \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC17           \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC18           \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC19           \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC20           \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC21           \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC22           \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC23           \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC24           \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC25           \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC26           \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC27           \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC28           \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC29           \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC30           \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2_SEC31           \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x10C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC0            \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC1            \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC2            \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC3            \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC4            \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC5            \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC6            \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC7            \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC8            \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC9            \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC10           \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC11           \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC12           \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC13           \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC14           \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC15           \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC16           \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC17           \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC18           \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC19           \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC20           \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC21           \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC22           \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC23           \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC24           \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC25           \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC26           \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC27           \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC28           \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC29           \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC30           \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3_SEC31           \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x110
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC0            \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC1            \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC2            \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC3            \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC4            \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC5            \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC6            \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC7            \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC8            \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC9            \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC10           \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC11           \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC12           \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC13           \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC14           \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC15           \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC16           \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC17           \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC18           \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC19           \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC20           \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC21           \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC22           \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC23           \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC24           \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC25           \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC26           \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC27           \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC28           \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC29           \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC30           \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4_SEC31           \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x114
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC0            \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC1            \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC2            \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC3            \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC4            \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC5            \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC6            \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC7            \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC8            \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC9            \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC10           \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC11           \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC12           \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC13           \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC14           \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC15           \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC16           \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC17           \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC18           \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC19           \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC20           \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC21           \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC22           \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC23           \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC24           \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC25           \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC26           \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC27           \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC28           \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC29           \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC30           \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5_SEC31           \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x118
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC0            \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC1            \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC2            \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC3            \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC4            \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC5            \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC6            \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC7            \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC8            \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC9            \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC10           \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC11           \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC12           \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC13           \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC14           \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC15           \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC16           \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC17           \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC18           \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC19           \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC20           \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC21           \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC22           \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC23           \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC24           \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC25           \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC26           \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC27           \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC28           \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC29           \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC30           \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6_SEC31           \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x11C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC0            \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC1            \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC2            \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC3            \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC4            \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC5            \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC6            \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC7            \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC8            \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC9            \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC10           \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC11           \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC12           \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC13           \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC14           \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC15           \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC16           \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC17           \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC18           \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC19           \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC20           \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC21           \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC22           \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC23           \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC24           \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC25           \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC26           \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC27           \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC28           \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC29           \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC30           \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7_SEC31           \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x120
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC0            \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC1            \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC2            \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC3            \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC4            \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC5            \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC6            \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC7            \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC8            \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC9            \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC10           \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC11           \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC12           \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC13           \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC14           \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC15           \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC16           \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC17           \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC18           \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC19           \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC20           \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC21           \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC22           \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC23           \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC24           \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC25           \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC26           \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC27           \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC28           \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC29           \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC30           \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8_SEC31           \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x124
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC0            \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC1            \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC2            \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC3            \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC4            \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC5            \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC6            \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC7            \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC8            \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC9            \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC10           \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC11           \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC12           \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC13           \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC14           \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC15           \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC16           \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC17           \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC18           \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC19           \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC20           \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC21           \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC22           \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC23           \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC24           \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC25           \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC26           \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC27           \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC28           \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC29           \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC30           \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9_SEC31           \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x128
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x12C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x130
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x134
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x138
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x13C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x140
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x144
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x148
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x14C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x150
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x154
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x158
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x15C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x160
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x164
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x168
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x16C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x170
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x174
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x178
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x17C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x180
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x184
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x188
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x18C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x190
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x194
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x198
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x19C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x1A0
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x1A4
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x1A8
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x1AC
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x1B0
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x1B4
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x1B8
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x1BC
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x1C0
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x1C4
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x1C8
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50_SEC31          \ SEC31


\
\ @brief MPCBBx security configuration for super-block x register
\ Address offset: 0x1CC
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC0           \ SEC0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC1           \ SEC1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC2           \ SEC2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC3           \ SEC3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC4           \ SEC4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC5           \ SEC5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC6           \ SEC6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC7           \ SEC7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC8           \ SEC8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC9           \ SEC9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC10          \ SEC10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC11          \ SEC11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC12          \ SEC12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC13          \ SEC13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC14          \ SEC14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC15          \ SEC15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC16          \ SEC16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC17          \ SEC17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC18          \ SEC18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC19          \ SEC19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC20          \ SEC20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC21          \ SEC21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC22          \ SEC22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC23          \ SEC23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC24          \ SEC24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC25          \ SEC25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC26          \ SEC26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC27          \ SEC27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC28          \ SEC28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC29          \ SEC29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC30          \ SEC30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51_SEC31          \ SEC31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x200
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV0          \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV1          \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV2          \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV3          \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV4          \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV5          \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV6          \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV7          \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV8          \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV9          \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV10         \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV11         \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV12         \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV13         \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV14         \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV15         \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV16         \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV17         \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV18         \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV19         \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV20         \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV21         \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV22         \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV23         \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV24         \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV25         \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV26         \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV27         \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV28         \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV29         \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV30         \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0_PRIV31         \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x204
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV0          \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV1          \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV2          \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV3          \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV4          \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV5          \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV6          \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV7          \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV8          \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV9          \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV10         \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV11         \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV12         \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV13         \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV14         \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV15         \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV16         \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV17         \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV18         \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV19         \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV20         \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV21         \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV22         \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV23         \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV24         \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV25         \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV26         \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV27         \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV28         \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV29         \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV30         \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1_PRIV31         \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x208
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV0          \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV1          \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV2          \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV3          \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV4          \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV5          \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV6          \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV7          \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV8          \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV9          \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV10         \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV11         \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV12         \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV13         \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV14         \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV15         \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV16         \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV17         \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV18         \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV19         \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV20         \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV21         \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV22         \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV23         \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV24         \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV25         \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV26         \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV27         \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV28         \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV29         \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV30         \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2_PRIV31         \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x20C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV0          \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV1          \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV2          \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV3          \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV4          \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV5          \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV6          \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV7          \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV8          \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV9          \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV10         \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV11         \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV12         \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV13         \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV14         \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV15         \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV16         \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV17         \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV18         \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV19         \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV20         \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV21         \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV22         \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV23         \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV24         \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV25         \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV26         \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV27         \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV28         \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV29         \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV30         \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3_PRIV31         \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x210
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV0          \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV1          \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV2          \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV3          \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV4          \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV5          \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV6          \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV7          \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV8          \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV9          \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV10         \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV11         \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV12         \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV13         \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV14         \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV15         \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV16         \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV17         \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV18         \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV19         \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV20         \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV21         \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV22         \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV23         \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV24         \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV25         \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV26         \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV27         \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV28         \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV29         \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV30         \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4_PRIV31         \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x214
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV0          \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV1          \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV2          \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV3          \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV4          \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV5          \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV6          \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV7          \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV8          \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV9          \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV10         \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV11         \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV12         \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV13         \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV14         \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV15         \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV16         \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV17         \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV18         \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV19         \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV20         \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV21         \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV22         \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV23         \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV24         \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV25         \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV26         \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV27         \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV28         \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV29         \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV30         \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5_PRIV31         \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x218
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV0          \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV1          \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV2          \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV3          \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV4          \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV5          \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV6          \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV7          \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV8          \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV9          \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV10         \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV11         \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV12         \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV13         \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV14         \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV15         \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV16         \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV17         \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV18         \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV19         \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV20         \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV21         \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV22         \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV23         \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV24         \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV25         \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV26         \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV27         \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV28         \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV29         \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV30         \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6_PRIV31         \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x21C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV0          \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV1          \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV2          \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV3          \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV4          \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV5          \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV6          \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV7          \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV8          \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV9          \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV10         \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV11         \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV12         \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV13         \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV14         \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV15         \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV16         \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV17         \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV18         \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV19         \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV20         \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV21         \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV22         \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV23         \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV24         \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV25         \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV26         \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV27         \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV28         \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV29         \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV30         \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7_PRIV31         \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x220
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV0          \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV1          \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV2          \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV3          \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV4          \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV5          \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV6          \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV7          \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV8          \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV9          \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV10         \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV11         \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV12         \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV13         \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV14         \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV15         \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV16         \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV17         \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV18         \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV19         \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV20         \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV21         \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV22         \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV23         \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV24         \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV25         \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV26         \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV27         \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV28         \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV29         \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV30         \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8_PRIV31         \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x224
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV0          \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV1          \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV2          \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV3          \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV4          \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV5          \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV6          \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV7          \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV8          \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV9          \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV10         \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV11         \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV12         \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV13         \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV14         \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV15         \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV16         \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV17         \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV18         \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV19         \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV20         \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV21         \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV22         \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV23         \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV24         \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV25         \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV26         \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV27         \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV28         \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV29         \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV30         \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9_PRIV31         \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x228
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x22C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x230
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x234
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x238
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x23C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x240
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x244
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x248
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x24C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x250
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x254
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x258
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x25C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x260
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x264
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x268
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x26C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x270
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x274
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x278
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x27C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x280
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x284
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x288
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x28C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x290
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x294
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x298
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x29C
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x2A0
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x2A4
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x2A8
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x2AC
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x2B0
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x2B4
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x2B8
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x2BC
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x2C0
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x2C4
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x2C8
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50_PRIV31        \ PRIV31


\
\ @brief MPCBB privileged configuration for super-block x register
\ Address offset: 0x2CC
\ Reset value: 0xFFFFFFFF
\

$00000001 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV0         \ PRIV0
$00000002 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV1         \ PRIV1
$00000004 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV2         \ PRIV2
$00000008 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV3         \ PRIV3
$00000010 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV4         \ PRIV4
$00000020 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV5         \ PRIV5
$00000040 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV6         \ PRIV6
$00000080 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV7         \ PRIV7
$00000100 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV8         \ PRIV8
$00000200 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV9         \ PRIV9
$00000400 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV10        \ PRIV10
$00000800 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV11        \ PRIV11
$00001000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV12        \ PRIV12
$00002000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV13        \ PRIV13
$00004000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV14        \ PRIV14
$00008000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV15        \ PRIV15
$00010000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV16        \ PRIV16
$00020000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV17        \ PRIV17
$00040000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV18        \ PRIV18
$00080000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV19        \ PRIV19
$00100000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV20        \ PRIV20
$00200000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV21        \ PRIV21
$00400000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV22        \ PRIV22
$00800000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV23        \ PRIV23
$01000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV24        \ PRIV24
$02000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV25        \ PRIV25
$04000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV26        \ PRIV26
$08000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV27        \ PRIV27
$10000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV28        \ PRIV28
$20000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV29        \ PRIV29
$40000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV30        \ PRIV30
$80000000 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51_PRIV31        \ PRIV31


\
\ @brief GTZC1_MPCBB5
\
$50033800 constant SEC_GTZC1_MPCBB5_MPCBB5_CR  \ offset: 0x00 : MPCBB control register
$50033810 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK1  \ offset: 0x10 : GTZC1 SRAMz MPCBB configuration lock register
$50033814 constant SEC_GTZC1_MPCBB5_MPCBB5_CFGLOCK2  \ offset: 0x14 : GTZC1 SRAMz MPCBB configuration lock register 2
$50033900 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR0  \ offset: 0x100 : MPCBBx security configuration for super-block x register
$50033904 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR1  \ offset: 0x104 : MPCBBx security configuration for super-block x register
$50033908 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR2  \ offset: 0x108 : MPCBBx security configuration for super-block x register
$5003390c constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR3  \ offset: 0x10C : MPCBBx security configuration for super-block x register
$50033910 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR4  \ offset: 0x110 : MPCBBx security configuration for super-block x register
$50033914 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR5  \ offset: 0x114 : MPCBBx security configuration for super-block x register
$50033918 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR6  \ offset: 0x118 : MPCBBx security configuration for super-block x register
$5003391c constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR7  \ offset: 0x11C : MPCBBx security configuration for super-block x register
$50033920 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR8  \ offset: 0x120 : MPCBBx security configuration for super-block x register
$50033924 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR9  \ offset: 0x124 : MPCBBx security configuration for super-block x register
$50033928 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR10  \ offset: 0x128 : MPCBBx security configuration for super-block x register
$5003392c constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR11  \ offset: 0x12C : MPCBBx security configuration for super-block x register
$50033930 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR12  \ offset: 0x130 : MPCBBx security configuration for super-block x register
$50033934 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR13  \ offset: 0x134 : MPCBBx security configuration for super-block x register
$50033938 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR14  \ offset: 0x138 : MPCBBx security configuration for super-block x register
$5003393c constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR15  \ offset: 0x13C : MPCBBx security configuration for super-block x register
$50033940 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR16  \ offset: 0x140 : MPCBBx security configuration for super-block x register
$50033944 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR17  \ offset: 0x144 : MPCBBx security configuration for super-block x register
$50033948 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR18  \ offset: 0x148 : MPCBBx security configuration for super-block x register
$5003394c constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR19  \ offset: 0x14C : MPCBBx security configuration for super-block x register
$50033950 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR20  \ offset: 0x150 : MPCBBx security configuration for super-block x register
$50033954 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR21  \ offset: 0x154 : MPCBBx security configuration for super-block x register
$50033958 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR22  \ offset: 0x158 : MPCBBx security configuration for super-block x register
$5003395c constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR23  \ offset: 0x15C : MPCBBx security configuration for super-block x register
$50033960 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR24  \ offset: 0x160 : MPCBBx security configuration for super-block x register
$50033964 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR25  \ offset: 0x164 : MPCBBx security configuration for super-block x register
$50033968 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR26  \ offset: 0x168 : MPCBBx security configuration for super-block x register
$5003396c constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR27  \ offset: 0x16C : MPCBBx security configuration for super-block x register
$50033970 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR28  \ offset: 0x170 : MPCBBx security configuration for super-block x register
$50033974 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR29  \ offset: 0x174 : MPCBBx security configuration for super-block x register
$50033978 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR30  \ offset: 0x178 : MPCBBx security configuration for super-block x register
$5003397c constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR31  \ offset: 0x17C : MPCBBx security configuration for super-block x register
$50033980 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR32  \ offset: 0x180 : MPCBBx security configuration for super-block x register
$50033984 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR33  \ offset: 0x184 : MPCBBx security configuration for super-block x register
$50033988 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR34  \ offset: 0x188 : MPCBBx security configuration for super-block x register
$5003398c constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR35  \ offset: 0x18C : MPCBBx security configuration for super-block x register
$50033990 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR36  \ offset: 0x190 : MPCBBx security configuration for super-block x register
$50033994 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR37  \ offset: 0x194 : MPCBBx security configuration for super-block x register
$50033998 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR38  \ offset: 0x198 : MPCBBx security configuration for super-block x register
$5003399c constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR39  \ offset: 0x19C : MPCBBx security configuration for super-block x register
$500339a0 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR40  \ offset: 0x1A0 : MPCBBx security configuration for super-block x register
$500339a4 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR41  \ offset: 0x1A4 : MPCBBx security configuration for super-block x register
$500339a8 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR42  \ offset: 0x1A8 : MPCBBx security configuration for super-block x register
$500339ac constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR43  \ offset: 0x1AC : MPCBBx security configuration for super-block x register
$500339b0 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR44  \ offset: 0x1B0 : MPCBBx security configuration for super-block x register
$500339b4 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR45  \ offset: 0x1B4 : MPCBBx security configuration for super-block x register
$500339b8 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR46  \ offset: 0x1B8 : MPCBBx security configuration for super-block x register
$500339bc constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR47  \ offset: 0x1BC : MPCBBx security configuration for super-block x register
$500339c0 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR48  \ offset: 0x1C0 : MPCBBx security configuration for super-block x register
$500339c4 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR49  \ offset: 0x1C4 : MPCBBx security configuration for super-block x register
$500339c8 constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR50  \ offset: 0x1C8 : MPCBBx security configuration for super-block x register
$500339cc constant SEC_GTZC1_MPCBB5_MPCBB5_SECCFGR51  \ offset: 0x1CC : MPCBBx security configuration for super-block x register
$50033a00 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR0  \ offset: 0x200 : MPCBB privileged configuration for super-block x register
$50033a04 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR1  \ offset: 0x204 : MPCBB privileged configuration for super-block x register
$50033a08 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR2  \ offset: 0x208 : MPCBB privileged configuration for super-block x register
$50033a0c constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR3  \ offset: 0x20C : MPCBB privileged configuration for super-block x register
$50033a10 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR4  \ offset: 0x210 : MPCBB privileged configuration for super-block x register
$50033a14 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR5  \ offset: 0x214 : MPCBB privileged configuration for super-block x register
$50033a18 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR6  \ offset: 0x218 : MPCBB privileged configuration for super-block x register
$50033a1c constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR7  \ offset: 0x21C : MPCBB privileged configuration for super-block x register
$50033a20 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR8  \ offset: 0x220 : MPCBB privileged configuration for super-block x register
$50033a24 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR9  \ offset: 0x224 : MPCBB privileged configuration for super-block x register
$50033a28 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR10  \ offset: 0x228 : MPCBB privileged configuration for super-block x register
$50033a2c constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR11  \ offset: 0x22C : MPCBB privileged configuration for super-block x register
$50033a30 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR12  \ offset: 0x230 : MPCBB privileged configuration for super-block x register
$50033a34 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR13  \ offset: 0x234 : MPCBB privileged configuration for super-block x register
$50033a38 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR14  \ offset: 0x238 : MPCBB privileged configuration for super-block x register
$50033a3c constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR15  \ offset: 0x23C : MPCBB privileged configuration for super-block x register
$50033a40 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR16  \ offset: 0x240 : MPCBB privileged configuration for super-block x register
$50033a44 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR17  \ offset: 0x244 : MPCBB privileged configuration for super-block x register
$50033a48 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR18  \ offset: 0x248 : MPCBB privileged configuration for super-block x register
$50033a4c constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR19  \ offset: 0x24C : MPCBB privileged configuration for super-block x register
$50033a50 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR20  \ offset: 0x250 : MPCBB privileged configuration for super-block x register
$50033a54 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR21  \ offset: 0x254 : MPCBB privileged configuration for super-block x register
$50033a58 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR22  \ offset: 0x258 : MPCBB privileged configuration for super-block x register
$50033a5c constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR23  \ offset: 0x25C : MPCBB privileged configuration for super-block x register
$50033a60 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR24  \ offset: 0x260 : MPCBB privileged configuration for super-block x register
$50033a64 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR25  \ offset: 0x264 : MPCBB privileged configuration for super-block x register
$50033a68 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR26  \ offset: 0x268 : MPCBB privileged configuration for super-block x register
$50033a6c constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR27  \ offset: 0x26C : MPCBB privileged configuration for super-block x register
$50033a70 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR28  \ offset: 0x270 : MPCBB privileged configuration for super-block x register
$50033a74 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR29  \ offset: 0x274 : MPCBB privileged configuration for super-block x register
$50033a78 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR30  \ offset: 0x278 : MPCBB privileged configuration for super-block x register
$50033a7c constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR31  \ offset: 0x27C : MPCBB privileged configuration for super-block x register
$50033a80 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR32  \ offset: 0x280 : MPCBB privileged configuration for super-block x register
$50033a84 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR33  \ offset: 0x284 : MPCBB privileged configuration for super-block x register
$50033a88 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR34  \ offset: 0x288 : MPCBB privileged configuration for super-block x register
$50033a8c constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR35  \ offset: 0x28C : MPCBB privileged configuration for super-block x register
$50033a90 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR36  \ offset: 0x290 : MPCBB privileged configuration for super-block x register
$50033a94 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR37  \ offset: 0x294 : MPCBB privileged configuration for super-block x register
$50033a98 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR38  \ offset: 0x298 : MPCBB privileged configuration for super-block x register
$50033a9c constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR39  \ offset: 0x29C : MPCBB privileged configuration for super-block x register
$50033aa0 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR40  \ offset: 0x2A0 : MPCBB privileged configuration for super-block x register
$50033aa4 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR41  \ offset: 0x2A4 : MPCBB privileged configuration for super-block x register
$50033aa8 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR42  \ offset: 0x2A8 : MPCBB privileged configuration for super-block x register
$50033aac constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR43  \ offset: 0x2AC : MPCBB privileged configuration for super-block x register
$50033ab0 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR44  \ offset: 0x2B0 : MPCBB privileged configuration for super-block x register
$50033ab4 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR45  \ offset: 0x2B4 : MPCBB privileged configuration for super-block x register
$50033ab8 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR46  \ offset: 0x2B8 : MPCBB privileged configuration for super-block x register
$50033abc constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR47  \ offset: 0x2BC : MPCBB privileged configuration for super-block x register
$50033ac0 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR48  \ offset: 0x2C0 : MPCBB privileged configuration for super-block x register
$50033ac4 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR49  \ offset: 0x2C4 : MPCBB privileged configuration for super-block x register
$50033ac8 constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR50  \ offset: 0x2C8 : MPCBB privileged configuration for super-block x register
$50033acc constant SEC_GTZC1_MPCBB5_MPCBB5_PRIVCFGR51  \ offset: 0x2CC : MPCBB privileged configuration for super-block x register

