
my12.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0002a4c8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001d65c  0802a6c8  0802a6c8  0003a6c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08047d24  08047d24  000606f4  2**0
                  CONTENTS
  4 .ARM          00000008  08047d24  08047d24  00057d24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08047d2c  08047d2c  000606f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08047d2c  08047d2c  00057d2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08047d30  08047d30  00057d30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006f4  20000000  08047d34  00060000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0002fa64  200006f8  08048428  000606f8  2**3
                  ALLOC
 10 ._user_heap_stack 0001e804  2003015c  08048428  0007015c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000606f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00091fe2  00000000  00000000  00060722  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0001373e  00000000  00000000  000f2704  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00053e51  00000000  00000000  00105e42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000037d0  00000000  00000000  00159c98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00009980  00000000  00000000  0015d468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00049d88  00000000  00000000  00166de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00092ba1  00000000  00000000  001b0b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0013a69a  00000000  00000000  00243711  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0037ddab  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000d894  00000000  00000000  0037ddfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200006f8 	.word	0x200006f8
 800021c:	00000000 	.word	0x00000000
 8000220:	0802a6b0 	.word	0x0802a6b0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200006fc 	.word	0x200006fc
 800023c:	0802a6b0 	.word	0x0802a6b0

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
 8000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 8000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 800026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_ldivmod>:
 8000310:	b97b      	cbnz	r3, 8000332 <__aeabi_ldivmod+0x22>
 8000312:	b972      	cbnz	r2, 8000332 <__aeabi_ldivmod+0x22>
 8000314:	2900      	cmp	r1, #0
 8000316:	bfbe      	ittt	lt
 8000318:	2000      	movlt	r0, #0
 800031a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800031e:	e006      	blt.n	800032e <__aeabi_ldivmod+0x1e>
 8000320:	bf08      	it	eq
 8000322:	2800      	cmpeq	r0, #0
 8000324:	bf1c      	itt	ne
 8000326:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800032a:	f04f 30ff 	movne.w	r0, #4294967295
 800032e:	f000 b9bf 	b.w	80006b0 <__aeabi_idiv0>
 8000332:	f1ad 0c08 	sub.w	ip, sp, #8
 8000336:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800033a:	2900      	cmp	r1, #0
 800033c:	db09      	blt.n	8000352 <__aeabi_ldivmod+0x42>
 800033e:	2b00      	cmp	r3, #0
 8000340:	db1a      	blt.n	8000378 <__aeabi_ldivmod+0x68>
 8000342:	f000 f84d 	bl	80003e0 <__udivmoddi4>
 8000346:	f8dd e004 	ldr.w	lr, [sp, #4]
 800034a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034e:	b004      	add	sp, #16
 8000350:	4770      	bx	lr
 8000352:	4240      	negs	r0, r0
 8000354:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000358:	2b00      	cmp	r3, #0
 800035a:	db1b      	blt.n	8000394 <__aeabi_ldivmod+0x84>
 800035c:	f000 f840 	bl	80003e0 <__udivmoddi4>
 8000360:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000364:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000368:	b004      	add	sp, #16
 800036a:	4240      	negs	r0, r0
 800036c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000370:	4252      	negs	r2, r2
 8000372:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000376:	4770      	bx	lr
 8000378:	4252      	negs	r2, r2
 800037a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800037e:	f000 f82f 	bl	80003e0 <__udivmoddi4>
 8000382:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800038a:	b004      	add	sp, #16
 800038c:	4240      	negs	r0, r0
 800038e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000392:	4770      	bx	lr
 8000394:	4252      	negs	r2, r2
 8000396:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800039a:	f000 f821 	bl	80003e0 <__udivmoddi4>
 800039e:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003a6:	b004      	add	sp, #16
 80003a8:	4252      	negs	r2, r2
 80003aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b974 	b.w	80006b0 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	4604      	mov	r4, r0
 80003e8:	468e      	mov	lr, r1
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d14d      	bne.n	800048a <__udivmoddi4+0xaa>
 80003ee:	428a      	cmp	r2, r1
 80003f0:	4694      	mov	ip, r2
 80003f2:	d969      	bls.n	80004c8 <__udivmoddi4+0xe8>
 80003f4:	fab2 f282 	clz	r2, r2
 80003f8:	b152      	cbz	r2, 8000410 <__udivmoddi4+0x30>
 80003fa:	fa01 f302 	lsl.w	r3, r1, r2
 80003fe:	f1c2 0120 	rsb	r1, r2, #32
 8000402:	fa20 f101 	lsr.w	r1, r0, r1
 8000406:	fa0c fc02 	lsl.w	ip, ip, r2
 800040a:	ea41 0e03 	orr.w	lr, r1, r3
 800040e:	4094      	lsls	r4, r2
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	0c21      	lsrs	r1, r4, #16
 8000416:	fbbe f6f8 	udiv	r6, lr, r8
 800041a:	fa1f f78c 	uxth.w	r7, ip
 800041e:	fb08 e316 	mls	r3, r8, r6, lr
 8000422:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000426:	fb06 f107 	mul.w	r1, r6, r7
 800042a:	4299      	cmp	r1, r3
 800042c:	d90a      	bls.n	8000444 <__udivmoddi4+0x64>
 800042e:	eb1c 0303 	adds.w	r3, ip, r3
 8000432:	f106 30ff 	add.w	r0, r6, #4294967295
 8000436:	f080 811f 	bcs.w	8000678 <__udivmoddi4+0x298>
 800043a:	4299      	cmp	r1, r3
 800043c:	f240 811c 	bls.w	8000678 <__udivmoddi4+0x298>
 8000440:	3e02      	subs	r6, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f0f8 	udiv	r0, r3, r8
 800044c:	fb08 3310 	mls	r3, r8, r0, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb00 f707 	mul.w	r7, r0, r7
 8000458:	42a7      	cmp	r7, r4
 800045a:	d90a      	bls.n	8000472 <__udivmoddi4+0x92>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 33ff 	add.w	r3, r0, #4294967295
 8000464:	f080 810a 	bcs.w	800067c <__udivmoddi4+0x29c>
 8000468:	42a7      	cmp	r7, r4
 800046a:	f240 8107 	bls.w	800067c <__udivmoddi4+0x29c>
 800046e:	4464      	add	r4, ip
 8000470:	3802      	subs	r0, #2
 8000472:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000476:	1be4      	subs	r4, r4, r7
 8000478:	2600      	movs	r6, #0
 800047a:	b11d      	cbz	r5, 8000484 <__udivmoddi4+0xa4>
 800047c:	40d4      	lsrs	r4, r2
 800047e:	2300      	movs	r3, #0
 8000480:	e9c5 4300 	strd	r4, r3, [r5]
 8000484:	4631      	mov	r1, r6
 8000486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048a:	428b      	cmp	r3, r1
 800048c:	d909      	bls.n	80004a2 <__udivmoddi4+0xc2>
 800048e:	2d00      	cmp	r5, #0
 8000490:	f000 80ef 	beq.w	8000672 <__udivmoddi4+0x292>
 8000494:	2600      	movs	r6, #0
 8000496:	e9c5 0100 	strd	r0, r1, [r5]
 800049a:	4630      	mov	r0, r6
 800049c:	4631      	mov	r1, r6
 800049e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004a2:	fab3 f683 	clz	r6, r3
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	d14a      	bne.n	8000540 <__udivmoddi4+0x160>
 80004aa:	428b      	cmp	r3, r1
 80004ac:	d302      	bcc.n	80004b4 <__udivmoddi4+0xd4>
 80004ae:	4282      	cmp	r2, r0
 80004b0:	f200 80f9 	bhi.w	80006a6 <__udivmoddi4+0x2c6>
 80004b4:	1a84      	subs	r4, r0, r2
 80004b6:	eb61 0303 	sbc.w	r3, r1, r3
 80004ba:	2001      	movs	r0, #1
 80004bc:	469e      	mov	lr, r3
 80004be:	2d00      	cmp	r5, #0
 80004c0:	d0e0      	beq.n	8000484 <__udivmoddi4+0xa4>
 80004c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80004c6:	e7dd      	b.n	8000484 <__udivmoddi4+0xa4>
 80004c8:	b902      	cbnz	r2, 80004cc <__udivmoddi4+0xec>
 80004ca:	deff      	udf	#255	; 0xff
 80004cc:	fab2 f282 	clz	r2, r2
 80004d0:	2a00      	cmp	r2, #0
 80004d2:	f040 8092 	bne.w	80005fa <__udivmoddi4+0x21a>
 80004d6:	eba1 010c 	sub.w	r1, r1, ip
 80004da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004de:	fa1f fe8c 	uxth.w	lr, ip
 80004e2:	2601      	movs	r6, #1
 80004e4:	0c20      	lsrs	r0, r4, #16
 80004e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ea:	fb07 1113 	mls	r1, r7, r3, r1
 80004ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004f2:	fb0e f003 	mul.w	r0, lr, r3
 80004f6:	4288      	cmp	r0, r1
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x12c>
 80004fa:	eb1c 0101 	adds.w	r1, ip, r1
 80004fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000502:	d202      	bcs.n	800050a <__udivmoddi4+0x12a>
 8000504:	4288      	cmp	r0, r1
 8000506:	f200 80cb 	bhi.w	80006a0 <__udivmoddi4+0x2c0>
 800050a:	4643      	mov	r3, r8
 800050c:	1a09      	subs	r1, r1, r0
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb1 f0f7 	udiv	r0, r1, r7
 8000514:	fb07 1110 	mls	r1, r7, r0, r1
 8000518:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800051c:	fb0e fe00 	mul.w	lr, lr, r0
 8000520:	45a6      	cmp	lr, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x156>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f100 31ff 	add.w	r1, r0, #4294967295
 800052c:	d202      	bcs.n	8000534 <__udivmoddi4+0x154>
 800052e:	45a6      	cmp	lr, r4
 8000530:	f200 80bb 	bhi.w	80006aa <__udivmoddi4+0x2ca>
 8000534:	4608      	mov	r0, r1
 8000536:	eba4 040e 	sub.w	r4, r4, lr
 800053a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800053e:	e79c      	b.n	800047a <__udivmoddi4+0x9a>
 8000540:	f1c6 0720 	rsb	r7, r6, #32
 8000544:	40b3      	lsls	r3, r6
 8000546:	fa22 fc07 	lsr.w	ip, r2, r7
 800054a:	ea4c 0c03 	orr.w	ip, ip, r3
 800054e:	fa20 f407 	lsr.w	r4, r0, r7
 8000552:	fa01 f306 	lsl.w	r3, r1, r6
 8000556:	431c      	orrs	r4, r3
 8000558:	40f9      	lsrs	r1, r7
 800055a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800055e:	fa00 f306 	lsl.w	r3, r0, r6
 8000562:	fbb1 f8f9 	udiv	r8, r1, r9
 8000566:	0c20      	lsrs	r0, r4, #16
 8000568:	fa1f fe8c 	uxth.w	lr, ip
 800056c:	fb09 1118 	mls	r1, r9, r8, r1
 8000570:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000574:	fb08 f00e 	mul.w	r0, r8, lr
 8000578:	4288      	cmp	r0, r1
 800057a:	fa02 f206 	lsl.w	r2, r2, r6
 800057e:	d90b      	bls.n	8000598 <__udivmoddi4+0x1b8>
 8000580:	eb1c 0101 	adds.w	r1, ip, r1
 8000584:	f108 3aff 	add.w	sl, r8, #4294967295
 8000588:	f080 8088 	bcs.w	800069c <__udivmoddi4+0x2bc>
 800058c:	4288      	cmp	r0, r1
 800058e:	f240 8085 	bls.w	800069c <__udivmoddi4+0x2bc>
 8000592:	f1a8 0802 	sub.w	r8, r8, #2
 8000596:	4461      	add	r1, ip
 8000598:	1a09      	subs	r1, r1, r0
 800059a:	b2a4      	uxth	r4, r4
 800059c:	fbb1 f0f9 	udiv	r0, r1, r9
 80005a0:	fb09 1110 	mls	r1, r9, r0, r1
 80005a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80005a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80005ac:	458e      	cmp	lr, r1
 80005ae:	d908      	bls.n	80005c2 <__udivmoddi4+0x1e2>
 80005b0:	eb1c 0101 	adds.w	r1, ip, r1
 80005b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80005b8:	d26c      	bcs.n	8000694 <__udivmoddi4+0x2b4>
 80005ba:	458e      	cmp	lr, r1
 80005bc:	d96a      	bls.n	8000694 <__udivmoddi4+0x2b4>
 80005be:	3802      	subs	r0, #2
 80005c0:	4461      	add	r1, ip
 80005c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80005c6:	fba0 9402 	umull	r9, r4, r0, r2
 80005ca:	eba1 010e 	sub.w	r1, r1, lr
 80005ce:	42a1      	cmp	r1, r4
 80005d0:	46c8      	mov	r8, r9
 80005d2:	46a6      	mov	lr, r4
 80005d4:	d356      	bcc.n	8000684 <__udivmoddi4+0x2a4>
 80005d6:	d053      	beq.n	8000680 <__udivmoddi4+0x2a0>
 80005d8:	b15d      	cbz	r5, 80005f2 <__udivmoddi4+0x212>
 80005da:	ebb3 0208 	subs.w	r2, r3, r8
 80005de:	eb61 010e 	sbc.w	r1, r1, lr
 80005e2:	fa01 f707 	lsl.w	r7, r1, r7
 80005e6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ea:	40f1      	lsrs	r1, r6
 80005ec:	431f      	orrs	r7, r3
 80005ee:	e9c5 7100 	strd	r7, r1, [r5]
 80005f2:	2600      	movs	r6, #0
 80005f4:	4631      	mov	r1, r6
 80005f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	40d8      	lsrs	r0, r3
 8000600:	fa0c fc02 	lsl.w	ip, ip, r2
 8000604:	fa21 f303 	lsr.w	r3, r1, r3
 8000608:	4091      	lsls	r1, r2
 800060a:	4301      	orrs	r1, r0
 800060c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000610:	fa1f fe8c 	uxth.w	lr, ip
 8000614:	fbb3 f0f7 	udiv	r0, r3, r7
 8000618:	fb07 3610 	mls	r6, r7, r0, r3
 800061c:	0c0b      	lsrs	r3, r1, #16
 800061e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000622:	fb00 f60e 	mul.w	r6, r0, lr
 8000626:	429e      	cmp	r6, r3
 8000628:	fa04 f402 	lsl.w	r4, r4, r2
 800062c:	d908      	bls.n	8000640 <__udivmoddi4+0x260>
 800062e:	eb1c 0303 	adds.w	r3, ip, r3
 8000632:	f100 38ff 	add.w	r8, r0, #4294967295
 8000636:	d22f      	bcs.n	8000698 <__udivmoddi4+0x2b8>
 8000638:	429e      	cmp	r6, r3
 800063a:	d92d      	bls.n	8000698 <__udivmoddi4+0x2b8>
 800063c:	3802      	subs	r0, #2
 800063e:	4463      	add	r3, ip
 8000640:	1b9b      	subs	r3, r3, r6
 8000642:	b289      	uxth	r1, r1
 8000644:	fbb3 f6f7 	udiv	r6, r3, r7
 8000648:	fb07 3316 	mls	r3, r7, r6, r3
 800064c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000650:	fb06 f30e 	mul.w	r3, r6, lr
 8000654:	428b      	cmp	r3, r1
 8000656:	d908      	bls.n	800066a <__udivmoddi4+0x28a>
 8000658:	eb1c 0101 	adds.w	r1, ip, r1
 800065c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000660:	d216      	bcs.n	8000690 <__udivmoddi4+0x2b0>
 8000662:	428b      	cmp	r3, r1
 8000664:	d914      	bls.n	8000690 <__udivmoddi4+0x2b0>
 8000666:	3e02      	subs	r6, #2
 8000668:	4461      	add	r1, ip
 800066a:	1ac9      	subs	r1, r1, r3
 800066c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000670:	e738      	b.n	80004e4 <__udivmoddi4+0x104>
 8000672:	462e      	mov	r6, r5
 8000674:	4628      	mov	r0, r5
 8000676:	e705      	b.n	8000484 <__udivmoddi4+0xa4>
 8000678:	4606      	mov	r6, r0
 800067a:	e6e3      	b.n	8000444 <__udivmoddi4+0x64>
 800067c:	4618      	mov	r0, r3
 800067e:	e6f8      	b.n	8000472 <__udivmoddi4+0x92>
 8000680:	454b      	cmp	r3, r9
 8000682:	d2a9      	bcs.n	80005d8 <__udivmoddi4+0x1f8>
 8000684:	ebb9 0802 	subs.w	r8, r9, r2
 8000688:	eb64 0e0c 	sbc.w	lr, r4, ip
 800068c:	3801      	subs	r0, #1
 800068e:	e7a3      	b.n	80005d8 <__udivmoddi4+0x1f8>
 8000690:	4646      	mov	r6, r8
 8000692:	e7ea      	b.n	800066a <__udivmoddi4+0x28a>
 8000694:	4620      	mov	r0, r4
 8000696:	e794      	b.n	80005c2 <__udivmoddi4+0x1e2>
 8000698:	4640      	mov	r0, r8
 800069a:	e7d1      	b.n	8000640 <__udivmoddi4+0x260>
 800069c:	46d0      	mov	r8, sl
 800069e:	e77b      	b.n	8000598 <__udivmoddi4+0x1b8>
 80006a0:	3b02      	subs	r3, #2
 80006a2:	4461      	add	r1, ip
 80006a4:	e732      	b.n	800050c <__udivmoddi4+0x12c>
 80006a6:	4630      	mov	r0, r6
 80006a8:	e709      	b.n	80004be <__udivmoddi4+0xde>
 80006aa:	4464      	add	r4, ip
 80006ac:	3802      	subs	r0, #2
 80006ae:	e742      	b.n	8000536 <__udivmoddi4+0x156>

080006b0 <__aeabi_idiv0>:
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop

080006b4 <ADC_MultiModeDMAConvM0Cplt>:
//	HAL_TIM_Base_Start_IT(&htim5);
}

// these two are the real DMA Conversion complete interrupts
void ADC_MultiModeDMAConvM0Cplt(ADC_HandleTypeDef *hadc) {
	dmabufno = 0;
 80006b4:	4908      	ldr	r1, [pc, #32]	; (80006d8 <ADC_MultiModeDMAConvM0Cplt+0x24>)
 80006b6:	2000      	movs	r0, #0
	timestamp = TIM2->CNT;			// real time
 80006b8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	TIM5->DIER = 0x01;
 80006bc:	4b07      	ldr	r3, [pc, #28]	; (80006dc <ADC_MultiModeDMAConvM0Cplt+0x28>)
void ADC_MultiModeDMAConvM0Cplt(ADC_HandleTypeDef *hadc) {
 80006be:	b410      	push	{r4}
	timestamp = TIM2->CNT;			// real time
 80006c0:	6a54      	ldr	r4, [r2, #36]	; 0x24
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006c2:	2219      	movs	r2, #25
	dmabufno = 0;
 80006c4:	6008      	str	r0, [r1, #0]
	TIM5->DIER = 0x01;
 80006c6:	2101      	movs	r1, #1
	timestamp = TIM2->CNT;			// real time
 80006c8:	4805      	ldr	r0, [pc, #20]	; (80006e0 <ADC_MultiModeDMAConvM0Cplt+0x2c>)
 80006ca:	6004      	str	r4, [r0, #0]
	TIM5->DIER = 0x01;
 80006cc:	60d9      	str	r1, [r3, #12]
	ADC_ConvCpltCallback(hadc);
}
 80006ce:	f85d 4b04 	ldr.w	r4, [sp], #4
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006d2:	601a      	str	r2, [r3, #0]
}
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	20000728 	.word	0x20000728
 80006dc:	40000c00 	.word	0x40000c00
 80006e0:	200007a8 	.word	0x200007a8

080006e4 <ADC_MultiModeDMAConvM1Cplt>:

void ADC_MultiModeDMAConvM1Cplt(ADC_HandleTypeDef *hadc) {

	dmabufno = 1;
 80006e4:	2201      	movs	r2, #1
 80006e6:	4807      	ldr	r0, [pc, #28]	; (8000704 <ADC_MultiModeDMAConvM1Cplt+0x20>)
	timestamp = TIM2->CNT;			// real time
 80006e8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	TIM5->DIER = 0x01;
 80006ec:	4b06      	ldr	r3, [pc, #24]	; (8000708 <ADC_MultiModeDMAConvM1Cplt+0x24>)
void ADC_MultiModeDMAConvM1Cplt(ADC_HandleTypeDef *hadc) {
 80006ee:	b410      	push	{r4}
	timestamp = TIM2->CNT;			// real time
 80006f0:	6a4c      	ldr	r4, [r1, #36]	; 0x24
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006f2:	2119      	movs	r1, #25
	dmabufno = 1;
 80006f4:	6002      	str	r2, [r0, #0]
	timestamp = TIM2->CNT;			// real time
 80006f6:	4805      	ldr	r0, [pc, #20]	; (800070c <ADC_MultiModeDMAConvM1Cplt+0x28>)
 80006f8:	6004      	str	r4, [r0, #0]
	TIM5->DIER = 0x01;
 80006fa:	60da      	str	r2, [r3, #12]
	ADC_ConvCpltCallback(hadc);
}
 80006fc:	f85d 4b04 	ldr.w	r4, [sp], #4
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 8000700:	6019      	str	r1, [r3, #0]
}
 8000702:	4770      	bx	lr
 8000704:	20000728 	.word	0x20000728
 8000708:	40000c00 	.word	0x40000c00
 800070c:	200007a8 	.word	0x200007a8

08000710 <ADC_MultiModeDMAError>:
void ADC_MultiModeDMAError(DMA_HandleTypeDef *hdma) {
 8000710:	4602      	mov	r2, r0
	hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8000712:	2340      	movs	r3, #64	; 0x40
	printf("Multi-mode DMA Error\n");
 8000714:	4807      	ldr	r0, [pc, #28]	; (8000734 <ADC_MultiModeDMAError+0x24>)
void ADC_MultiModeDMAError(DMA_HandleTypeDef *hdma) {
 8000716:	b510      	push	{r4, lr}
	ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;
 8000718:	6b94      	ldr	r4, [r2, #56]	; 0x38
	hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800071a:	6423      	str	r3, [r4, #64]	; 0x40
	hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800071c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800071e:	f043 0304 	orr.w	r3, r3, #4
 8000722:	6463      	str	r3, [r4, #68]	; 0x44
	printf("Multi-mode DMA Error\n");
 8000724:	f026 f832 	bl	802678c <puts>
	HAL_ADC_ErrorCallback(hadc);
 8000728:	4620      	mov	r0, r4
}
 800072a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_ADC_ErrorCallback(hadc);
 800072e:	f008 bfdb 	b.w	80096e8 <HAL_ADC_ErrorCallback>
 8000732:	bf00      	nop
 8000734:	0802a8f4 	.word	0x0802a8f4

08000738 <HAL_ADCEx_MultiModeStart_DBDMA>:
		uint32_t Length) {
 8000738:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800073c:	4605      	mov	r5, r0
 800073e:	4691      	mov	r9, r2
 8000740:	b085      	sub	sp, #20
	__IO uint32_t counter = 0;
 8000742:	2000      	movs	r0, #0
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8000744:	69aa      	ldr	r2, [r5, #24]
		uint32_t Length) {
 8000746:	4688      	mov	r8, r1
 8000748:	461f      	mov	r7, r3
	__IO uint32_t counter = 0;
 800074a:	9003      	str	r0, [sp, #12]
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800074c:	2a01      	cmp	r2, #1
 800074e:	d903      	bls.n	8000758 <HAL_ADCEx_MultiModeStart_DBDMA+0x20>
 8000750:	219b      	movs	r1, #155	; 0x9b
 8000752:	4845      	ldr	r0, [pc, #276]	; (8000868 <HAL_ADCEx_MultiModeStart_DBDMA+0x130>)
 8000754:	f005 f846 	bl	80057e4 <assert_failed>
	assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8000758:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800075a:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 800075e:	d179      	bne.n	8000854 <HAL_ADCEx_MultiModeStart_DBDMA+0x11c>
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8000760:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
 8000764:	2b01      	cmp	r3, #1
 8000766:	d903      	bls.n	8000770 <HAL_ADCEx_MultiModeStart_DBDMA+0x38>
 8000768:	219d      	movs	r1, #157	; 0x9d
 800076a:	483f      	ldr	r0, [pc, #252]	; (8000868 <HAL_ADCEx_MultiModeStart_DBDMA+0x130>)
 800076c:	f005 f83a 	bl	80057e4 <assert_failed>
	__HAL_LOCK(hadc);
 8000770:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8000774:	2b01      	cmp	r3, #1
 8000776:	d072      	beq.n	800085e <HAL_ADCEx_MultiModeStart_DBDMA+0x126>
 8000778:	2301      	movs	r3, #1
	if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON) {
 800077a:	682e      	ldr	r6, [r5, #0]
	__HAL_LOCK(hadc);
 800077c:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
	if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON) {
 8000780:	68b3      	ldr	r3, [r6, #8]
 8000782:	07d9      	lsls	r1, r3, #31
 8000784:	d414      	bmi.n	80007b0 <HAL_ADCEx_MultiModeStart_DBDMA+0x78>
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000786:	4b39      	ldr	r3, [pc, #228]	; (800086c <HAL_ADCEx_MultiModeStart_DBDMA+0x134>)
 8000788:	4a39      	ldr	r2, [pc, #228]	; (8000870 <HAL_ADCEx_MultiModeStart_DBDMA+0x138>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	fba2 2303 	umull	r2, r3, r2, r3
		__HAL_ADC_ENABLE(hadc);
 8000790:	68b2      	ldr	r2, [r6, #8]
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000792:	0c9b      	lsrs	r3, r3, #18
		__HAL_ADC_ENABLE(hadc);
 8000794:	f042 0201 	orr.w	r2, r2, #1
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000798:	eb03 0343 	add.w	r3, r3, r3, lsl #1
		__HAL_ADC_ENABLE(hadc);
 800079c:	60b2      	str	r2, [r6, #8]
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800079e:	9303      	str	r3, [sp, #12]
		while (counter != 0) {
 80007a0:	9b03      	ldr	r3, [sp, #12]
 80007a2:	b12b      	cbz	r3, 80007b0 <HAL_ADCEx_MultiModeStart_DBDMA+0x78>
			counter--;
 80007a4:	9c03      	ldr	r4, [sp, #12]
 80007a6:	3c01      	subs	r4, #1
 80007a8:	9403      	str	r4, [sp, #12]
		while (counter != 0) {
 80007aa:	9803      	ldr	r0, [sp, #12]
 80007ac:	2800      	cmp	r0, #0
 80007ae:	d1f9      	bne.n	80007a4 <HAL_ADCEx_MultiModeStart_DBDMA+0x6c>
	if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON)) {
 80007b0:	68b3      	ldr	r3, [r6, #8]
 80007b2:	07da      	lsls	r2, r3, #31
 80007b4:	d543      	bpl.n	800083e <HAL_ADCEx_MultiModeStart_DBDMA+0x106>
		ADC_STATE_CLR_SET(hadc->State,
 80007b6:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80007b8:	4b2e      	ldr	r3, [pc, #184]	; (8000874 <HAL_ADCEx_MultiModeStart_DBDMA+0x13c>)
 80007ba:	4013      	ands	r3, r2
 80007bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007c0:	642b      	str	r3, [r5, #64]	; 0x40
		if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET) {
 80007c2:	6873      	ldr	r3, [r6, #4]
 80007c4:	055b      	lsls	r3, r3, #21
 80007c6:	d505      	bpl.n	80007d4 <HAL_ADCEx_MultiModeStart_DBDMA+0x9c>
			ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80007c8:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80007ca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80007ce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80007d2:	642b      	str	r3, [r5, #64]	; 0x40
		if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY)) {
 80007d4:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80007d6:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
 80007da:	d039      	beq.n	8000850 <HAL_ADCEx_MultiModeStart_DBDMA+0x118>
			CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80007dc:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80007de:	f023 0306 	bic.w	r3, r3, #6
 80007e2:	646b      	str	r3, [r5, #68]	; 0x44
		hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvM0Cplt;
 80007e4:	6ba8      	ldr	r0, [r5, #56]	; 0x38
		__HAL_UNLOCK(hadc);
 80007e6:	2300      	movs	r3, #0
			ADC->CCR |= ADC_CCR_DDS;
 80007e8:	4a23      	ldr	r2, [pc, #140]	; (8000878 <HAL_ADCEx_MultiModeStart_DBDMA+0x140>)
		__HAL_UNLOCK(hadc);
 80007ea:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
		hadc->DMA_Handle->XferM1HalfCpltCallback = NULL;
 80007ee:	6483      	str	r3, [r0, #72]	; 0x48
		hadc->DMA_Handle->XferHalfCpltCallback = NULL;
 80007f0:	6403      	str	r3, [r0, #64]	; 0x40
		hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvM0Cplt;
 80007f2:	4b22      	ldr	r3, [pc, #136]	; (800087c <HAL_ADCEx_MultiModeStart_DBDMA+0x144>)
 80007f4:	63c3      	str	r3, [r0, #60]	; 0x3c
		hadc->DMA_Handle->XferM1CpltCallback = ADC_MultiModeDMAConvM1Cplt;
 80007f6:	4b22      	ldr	r3, [pc, #136]	; (8000880 <HAL_ADCEx_MultiModeStart_DBDMA+0x148>)
 80007f8:	6443      	str	r3, [r0, #68]	; 0x44
		hadc->DMA_Handle->XferErrorCallback = ADC_MultiModeDMAError;
 80007fa:	4b22      	ldr	r3, [pc, #136]	; (8000884 <HAL_ADCEx_MultiModeStart_DBDMA+0x14c>)
 80007fc:	64c3      	str	r3, [r0, #76]	; 0x4c
		__HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80007fe:	f06f 0302 	mvn.w	r3, #2
 8000802:	6033      	str	r3, [r6, #0]
		__HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000804:	6873      	ldr	r3, [r6, #4]
 8000806:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800080a:	6073      	str	r3, [r6, #4]
		if (hadc->Init.DMAContinuousRequests != DISABLE) {
 800080c:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
 8000810:	b1cb      	cbz	r3, 8000846 <HAL_ADCEx_MultiModeStart_DBDMA+0x10e>
			ADC->CCR |= ADC_CCR_DDS;
 8000812:	6853      	ldr	r3, [r2, #4]
 8000814:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000818:	6053      	str	r3, [r2, #4]
		HAL_DMAEx_MultiBufferStart_IT(hadc->DMA_Handle, (uint32_t) &ADC->CDR, (uint32_t) pData, (uint32_t) pData2,
 800081a:	464b      	mov	r3, r9
 800081c:	4642      	mov	r2, r8
 800081e:	491a      	ldr	r1, [pc, #104]	; (8000888 <HAL_ADCEx_MultiModeStart_DBDMA+0x150>)
 8000820:	9700      	str	r7, [sp, #0]
 8000822:	f00a f8a3 	bl	800a96c <HAL_DMAEx_MultiBufferStart_IT>
		if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) {
 8000826:	682b      	ldr	r3, [r5, #0]
 8000828:	6898      	ldr	r0, [r3, #8]
 800082a:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 800082e:	d106      	bne.n	800083e <HAL_ADCEx_MultiModeStart_DBDMA+0x106>
			hadc->Instance->CR2 |= (uint32_t) ADC_CR2_SWSTART;
 8000830:	689a      	ldr	r2, [r3, #8]
 8000832:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000836:	609a      	str	r2, [r3, #8]
}
 8000838:	b005      	add	sp, #20
 800083a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	return HAL_OK;
 800083e:	2000      	movs	r0, #0
}
 8000840:	b005      	add	sp, #20
 8000842:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			ADC->CCR &= ~ADC_CCR_DDS;
 8000846:	6853      	ldr	r3, [r2, #4]
 8000848:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800084c:	6053      	str	r3, [r2, #4]
 800084e:	e7e4      	b.n	800081a <HAL_ADCEx_MultiModeStart_DBDMA+0xe2>
			ADC_CLEAR_ERRORCODE(hadc);
 8000850:	646b      	str	r3, [r5, #68]	; 0x44
 8000852:	e7c7      	b.n	80007e4 <HAL_ADCEx_MultiModeStart_DBDMA+0xac>
	assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8000854:	219c      	movs	r1, #156	; 0x9c
 8000856:	4804      	ldr	r0, [pc, #16]	; (8000868 <HAL_ADCEx_MultiModeStart_DBDMA+0x130>)
 8000858:	f004 ffc4 	bl	80057e4 <assert_failed>
 800085c:	e780      	b.n	8000760 <HAL_ADCEx_MultiModeStart_DBDMA+0x28>
	__HAL_LOCK(hadc);
 800085e:	2002      	movs	r0, #2
}
 8000860:	b005      	add	sp, #20
 8000862:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000866:	bf00      	nop
 8000868:	0802a90c 	.word	0x0802a90c
 800086c:	200002b8 	.word	0x200002b8
 8000870:	431bde83 	.word	0x431bde83
 8000874:	fffff8fe 	.word	0xfffff8fe
 8000878:	40012300 	.word	0x40012300
 800087c:	080006b5 	.word	0x080006b5
 8000880:	080006e5 	.word	0x080006e5
 8000884:	08000711 	.word	0x08000711
 8000888:	40012308 	.word	0x40012308

0800088c <ADC_Conv_complete>:
	if (dmabufno == 1) {		// second buffer is ready
 800088c:	4b7f      	ldr	r3, [pc, #508]	; (8000a8c <ADC_Conv_complete+0x200>)
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 800088e:	4a80      	ldr	r2, [pc, #512]	; (8000a90 <ADC_Conv_complete+0x204>)
	if (dmabufno == 1) {		// second buffer is ready
 8000890:	681b      	ldr	r3, [r3, #0]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 8000892:	4980      	ldr	r1, [pc, #512]	; (8000a94 <ADC_Conv_complete+0x208>)
	if (dmabufno == 1) {		// second buffer is ready
 8000894:	2b01      	cmp	r3, #1
		buf = &((*pktbuf)[(UDPBUFSIZE / 4)]);
 8000896:	4b80      	ldr	r3, [pc, #512]	; (8000a98 <ADC_Conv_complete+0x20c>)
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 8000898:	4880      	ldr	r0, [pc, #512]	; (8000a9c <ADC_Conv_complete+0x210>)
ADC_Conv_complete() {
 800089a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		buf = &((*pktbuf)[(UDPBUFSIZE / 4)]);
 800089e:	681c      	ldr	r4, [r3, #0]
ADC_Conv_complete() {
 80008a0:	b087      	sub	sp, #28
	(*buf)[3] = timestamp;		// this may not get set until now
 80008a2:	4b7f      	ldr	r3, [pc, #508]	; (8000aa0 <ADC_Conv_complete+0x214>)
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008a4:	7815      	ldrb	r5, [r2, #0]
		buf = &((*pktbuf)[(UDPBUFSIZE / 4)]);
 80008a6:	bf08      	it	eq
 80008a8:	f504 64b8 	addeq.w	r4, r4, #1472	; 0x5c0
	(*buf)[3] = timestamp;		// this may not get set until now
 80008ac:	681b      	ldr	r3, [r3, #0]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008ae:	f8b1 205c 	ldrh.w	r2, [r1, #92]	; 0x5c
	(*buf)[3] = timestamp;		// this may not get set until now
 80008b2:	60e3      	str	r3, [r4, #12]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008b4:	022b      	lsls	r3, r5, #8
 80008b6:	9505      	str	r5, [sp, #20]
	(*buf)[2] = statuspkt.epochsecs; // statuspkt.NavPvt.iTOW;
 80008b8:	460d      	mov	r5, r1
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008be:	4a79      	ldr	r2, [pc, #484]	; (8000aa4 <ADC_Conv_complete+0x218>)
	(*buf)[2] = statuspkt.epochsecs; // statuspkt.NavPvt.iTOW;
 80008c0:	f8d1 108c 	ldr.w	r1, [r1, #140]	; 0x8c
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008c4:	7812      	ldrb	r2, [r2, #0]
	(*buf)[2] = statuspkt.epochsecs; // statuspkt.NavPvt.iTOW;
 80008c6:	60a1      	str	r1, [r4, #8]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008c8:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
 80008cc:	7802      	ldrb	r2, [r0, #0]
	if (sigsend) {		// oops overrun
 80008ce:	f8df 9224 	ldr.w	r9, [pc, #548]	; 8000af4 <ADC_Conv_complete+0x268>
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008d2:	f002 0103 	and.w	r1, r2, #3
 80008d6:	3201      	adds	r2, #1
 80008d8:	430b      	orrs	r3, r1
 80008da:	7002      	strb	r2, [r0, #0]
 80008dc:	6063      	str	r3, [r4, #4]
	if (sigsend) {		// oops overrun
 80008de:	f8d9 3000 	ldr.w	r3, [r9]
 80008e2:	b12b      	cbz	r3, 80008f0 <ADC_Conv_complete+0x64>
		statuspkt.adcudpover++;		// debug adc overruning the udp railgun
 80008e4:	6fab      	ldr	r3, [r5, #120]	; 0x78
 80008e6:	3301      	adds	r3, #1
 80008e8:	67ab      	str	r3, [r5, #120]	; 0x78
		sigsend = 0;		// cancel previous signal
 80008ea:	2300      	movs	r3, #0
 80008ec:	f8c9 3000 	str.w	r3, [r9]
	if (sigsuppress) {
 80008f0:	4b6d      	ldr	r3, [pc, #436]	; (8000aa8 <ADC_Conv_complete+0x21c>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d03c      	beq.n	8000972 <ADC_Conv_complete+0xe6>
		sigsend = 0;
 80008f8:	2300      	movs	r3, #0
 80008fa:	f8c9 3000 	str.w	r3, [r9]
	if (sigsend) {
 80008fe:	f8d9 3000 	ldr.w	r3, [r9]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d02c      	beq.n	8000960 <ADC_Conv_complete+0xd4>
		if (sigprev == 0) {		// no trigger last time, so this is a new event
 8000906:	4b69      	ldr	r3, [pc, #420]	; (8000aac <ADC_Conv_complete+0x220>)
 8000908:	681a      	ldr	r2, [r3, #0]
 800090a:	2a00      	cmp	r2, #0
 800090c:	f000 809d 	beq.w	8000a4a <ADC_Conv_complete+0x1be>
		statuspkt.trigcount++;	//  no of triggered packets detected
 8000910:	4860      	ldr	r0, [pc, #384]	; (8000a94 <ADC_Conv_complete+0x208>)
		sigprev = 1;	// remember this trigger for next packet
 8000912:	2101      	movs	r1, #1
		statuspkt.trigcount++;	//  no of triggered packets detected
 8000914:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
		sigprev = 1;	// remember this trigger for next packet
 8000916:	6019      	str	r1, [r3, #0]
		statuspkt.trigcount++;	//  no of triggered packets detected
 8000918:	440a      	add	r2, r1
		ledhang = 15;		// 15 x 10ms in Idle proc
 800091a:	4b65      	ldr	r3, [pc, #404]	; (8000ab0 <ADC_Conv_complete+0x224>)
 800091c:	210f      	movs	r1, #15
		statuspkt.trigcount++;	//  no of triggered packets detected
 800091e:	67c2      	str	r2, [r0, #124]	; 0x7c
		ledhang = 15;		// 15 x 10ms in Idle proc
 8000920:	6019      	str	r1, [r3, #0]
	if (++samplecnt == 2048) {		// 2k adc bufffers sampled approx 0.5 sec
 8000922:	4a64      	ldr	r2, [pc, #400]	; (8000ab4 <ADC_Conv_complete+0x228>)
 8000924:	6813      	ldr	r3, [r2, #0]
 8000926:	3301      	adds	r3, #1
 8000928:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800092c:	6013      	str	r3, [r2, #0]
 800092e:	d10b      	bne.n	8000948 <ADC_Conv_complete+0xbc>
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 8000930:	4961      	ldr	r1, [pc, #388]	; (8000ab8 <ADC_Conv_complete+0x22c>)
		adcbgbaseacc = 0;
 8000932:	2000      	movs	r0, #0
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 8000934:	4d61      	ldr	r5, [pc, #388]	; (8000abc <ADC_Conv_complete+0x230>)
 8000936:	680b      	ldr	r3, [r1, #0]
		samplecnt = 0;
 8000938:	6010      	str	r0, [r2, #0]
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 800093a:	08db      	lsrs	r3, r3, #3
 800093c:	4c60      	ldr	r4, [pc, #384]	; (8000ac0 <ADC_Conv_complete+0x234>)
		adcbgbaseacc = 0;
 800093e:	6008      	str	r0, [r1, #0]
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 8000940:	fba5 2303 	umull	r2, r3, r5, r3
 8000944:	0b9b      	lsrs	r3, r3, #14
 8000946:	6023      	str	r3, [r4, #0]
	if (xTaskToNotify == NULL) {
 8000948:	4b5e      	ldr	r3, [pc, #376]	; (8000ac4 <ADC_Conv_complete+0x238>)
 800094a:	681a      	ldr	r2, [r3, #0]
 800094c:	2a00      	cmp	r2, #0
 800094e:	f000 8097 	beq.w	8000a80 <ADC_Conv_complete+0x1f4>
	} else if (sigsend) {
 8000952:	f8d9 2000 	ldr.w	r2, [r9]
 8000956:	2a00      	cmp	r2, #0
 8000958:	d17c      	bne.n	8000a54 <ADC_Conv_complete+0x1c8>
}
 800095a:	b007      	add	sp, #28
 800095c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (sigprev) {		// but there was a trigger the last packet
 8000960:	4b52      	ldr	r3, [pc, #328]	; (8000aac <ADC_Conv_complete+0x220>)
 8000962:	681a      	ldr	r2, [r3, #0]
 8000964:	b112      	cbz	r2, 800096c <ADC_Conv_complete+0xe0>
			sendendstatus = 1;		// so tell udpstream to send the end of sequence status packet
 8000966:	4a58      	ldr	r2, [pc, #352]	; (8000ac8 <ADC_Conv_complete+0x23c>)
 8000968:	2101      	movs	r1, #1
 800096a:	7011      	strb	r1, [r2, #0]
		sigprev = 0;
 800096c:	2200      	movs	r2, #0
 800096e:	601a      	str	r2, [r3, #0]
 8000970:	e7d7      	b.n	8000922 <ADC_Conv_complete+0x96>
			if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 8000972:	469c      	mov	ip, r3
 8000974:	4b55      	ldr	r3, [pc, #340]	; (8000acc <ADC_Conv_complete+0x240>)
 8000976:	340e      	adds	r4, #14
 8000978:	f8df 817c 	ldr.w	r8, [pc, #380]	; 8000af8 <ADC_Conv_complete+0x26c>
 800097c:	881b      	ldrh	r3, [r3, #0]
 800097e:	4f54      	ldr	r7, [pc, #336]	; (8000ad0 <ADC_Conv_complete+0x244>)
 8000980:	9302      	str	r3, [sp, #8]
 8000982:	4b54      	ldr	r3, [pc, #336]	; (8000ad4 <ADC_Conv_complete+0x248>)
 8000984:	f8cd c010 	str.w	ip, [sp, #16]
 8000988:	881b      	ldrh	r3, [r3, #0]
				pretrigcnt++;
 800098a:	9400      	str	r4, [sp, #0]
			if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 800098c:	9303      	str	r3, [sp, #12]
 800098e:	4b4a      	ldr	r3, [pc, #296]	; (8000ab8 <ADC_Conv_complete+0x22c>)
 8000990:	681d      	ldr	r5, [r3, #0]
 8000992:	4b51      	ldr	r3, [pc, #324]	; (8000ad8 <ADC_Conv_complete+0x24c>)
 8000994:	6818      	ldr	r0, [r3, #0]
 8000996:	4b51      	ldr	r3, [pc, #324]	; (8000adc <ADC_Conv_complete+0x250>)
 8000998:	681a      	ldr	r2, [r3, #0]
 800099a:	4b51      	ldr	r3, [pc, #324]	; (8000ae0 <ADC_Conv_complete+0x254>)
 800099c:	f9b3 1000 	ldrsh.w	r1, [r3]
 80009a0:	4b50      	ldr	r3, [pc, #320]	; (8000ae4 <ADC_Conv_complete+0x258>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	9301      	str	r3, [sp, #4]
			lastmeanwindiff = abs(meanwindiff);
 80009a6:	2900      	cmp	r1, #0
			thissamp = (*adcbuf16)[i];
 80009a8:	9c00      	ldr	r4, [sp, #0]
			wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 80009aa:	f00c 0a1f 	and.w	sl, ip, #31
			if (sigsend)
 80009ae:	f8d9 b000 	ldr.w	fp, [r9]
			lastmeanwindiff = abs(meanwindiff);
 80009b2:	bfb8      	it	lt
 80009b4:	4249      	neglt	r1, r1
			thissamp = (*adcbuf16)[i];
 80009b6:	f834 3f02 	ldrh.w	r3, [r4, #2]!
		for (i = 0; i < (ADCBUFSIZE >> 1); i++) {	// 2 // scan the buffer content
 80009ba:	f10c 0c01 	add.w	ip, ip, #1
			lastmeanwindiff = abs(meanwindiff);
 80009be:	b28e      	uxth	r6, r1
			if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 80009c0:	9903      	ldr	r1, [sp, #12]
			wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 80009c2:	4418      	add	r0, r3
			adcbgbaseacc += thissamp; // accumulator used to find avg level of signal over long time (for base)
 80009c4:	441d      	add	r5, r3
			if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 80009c6:	eb06 0e01 	add.w	lr, r6, r1
			wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 80009ca:	f838 101a 	ldrh.w	r1, [r8, sl, lsl #1]
			lastsamp[j] = thissamp;			// save last samples
 80009ce:	f828 301a 	strh.w	r3, [r8, sl, lsl #1]
			wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 80009d2:	1a40      	subs	r0, r0, r1
			wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 80009d4:	f857 102a 	ldr.w	r1, [r7, sl, lsl #2]
			thissamp = (*adcbuf16)[i];
 80009d8:	9400      	str	r4, [sp, #0]
			wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 80009da:	1a52      	subs	r2, r2, r1
			thiswindiff = abs(thissamp - winmean);			// find difference from window mean
 80009dc:	f340 114f 	sbfx	r1, r0, #5, #16
			if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 80009e0:	9c02      	ldr	r4, [sp, #8]
			thiswindiff = abs(thissamp - winmean);			// find difference from window mean
 80009e2:	1a5b      	subs	r3, r3, r1
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	bfb8      	it	lt
 80009e8:	425b      	neglt	r3, r3
			wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 80009ea:	441a      	add	r2, r3
			meanwindiff = wdacc >> (WINSHIFT); // sliding mean of window differences
 80009ec:	f342 114f 	sbfx	r1, r2, #5, #16
			if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 80009f0:	ea81 73e1 	eor.w	r3, r1, r1, asr #31
			windiff[j] = meanwindiff;	// store latest window mean of differences
 80009f4:	f847 102a 	str.w	r1, [r7, sl, lsl #2]
			if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 80009f8:	eba3 73e1 	sub.w	r3, r3, r1, asr #31
 80009fc:	b29b      	uxth	r3, r3
 80009fe:	eb03 0a04 	add.w	sl, r3, r4
 8000a02:	45f2      	cmp	sl, lr
 8000a04:	dd04      	ble.n	8000a10 <ADC_Conv_complete+0x184>
				pretrigcnt++;
 8000a06:	9c01      	ldr	r4, [sp, #4]
 8000a08:	3401      	adds	r4, #1
 8000a0a:	9401      	str	r4, [sp, #4]
 8000a0c:	2401      	movs	r4, #1
 8000a0e:	9404      	str	r4, [sp, #16]
			if (abs(meanwindiff) > (lastmeanwindiff + trigthresh)) { // if new mean diff > last mean diff +1
 8000a10:	4573      	cmp	r3, lr
 8000a12:	dd05      	ble.n	8000a20 <ADC_Conv_complete+0x194>
 8000a14:	f1bb 0f00 	cmp.w	fp, #0
 8000a18:	d102      	bne.n	8000a20 <ADC_Conv_complete+0x194>
				sigsend = 1; // the real trigger
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	f8c9 3000 	str.w	r3, [r9]
		for (i = 0; i < (ADCBUFSIZE >> 1); i++) {	// 2 // scan the buffer content
 8000a20:	f5bc 7f36 	cmp.w	ip, #728	; 0x2d8
 8000a24:	d1bf      	bne.n	80009a6 <ADC_Conv_complete+0x11a>
 8000a26:	4b24      	ldr	r3, [pc, #144]	; (8000ab8 <ADC_Conv_complete+0x22c>)
 8000a28:	601d      	str	r5, [r3, #0]
 8000a2a:	4b2b      	ldr	r3, [pc, #172]	; (8000ad8 <ADC_Conv_complete+0x24c>)
 8000a2c:	6018      	str	r0, [r3, #0]
 8000a2e:	4b2b      	ldr	r3, [pc, #172]	; (8000adc <ADC_Conv_complete+0x250>)
 8000a30:	601a      	str	r2, [r3, #0]
 8000a32:	4b2b      	ldr	r3, [pc, #172]	; (8000ae0 <ADC_Conv_complete+0x254>)
 8000a34:	8019      	strh	r1, [r3, #0]
 8000a36:	4b2c      	ldr	r3, [pc, #176]	; (8000ae8 <ADC_Conv_complete+0x25c>)
 8000a38:	801e      	strh	r6, [r3, #0]
 8000a3a:	9b04      	ldr	r3, [sp, #16]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	f43f af5e 	beq.w	80008fe <ADC_Conv_complete+0x72>
 8000a42:	4b28      	ldr	r3, [pc, #160]	; (8000ae4 <ADC_Conv_complete+0x258>)
 8000a44:	9a01      	ldr	r2, [sp, #4]
 8000a46:	601a      	str	r2, [r3, #0]
 8000a48:	e759      	b.n	80008fe <ADC_Conv_complete+0x72>
			++adcbatchid; // start a new adc batch number
 8000a4a:	9a05      	ldr	r2, [sp, #20]
 8000a4c:	4910      	ldr	r1, [pc, #64]	; (8000a90 <ADC_Conv_complete+0x204>)
 8000a4e:	3201      	adds	r2, #1
 8000a50:	700a      	strb	r2, [r1, #0]
 8000a52:	e75d      	b.n	8000910 <ADC_Conv_complete+0x84>
		vTaskNotifyGiveFromISR(xTaskToNotify, &xHigherPriorityTaskWoken);
 8000a54:	4c25      	ldr	r4, [pc, #148]	; (8000aec <ADC_Conv_complete+0x260>)
 8000a56:	6818      	ldr	r0, [r3, #0]
 8000a58:	4621      	mov	r1, r4
 8000a5a:	f017 fc55 	bl	8018308 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000a5e:	6823      	ldr	r3, [r4, #0]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	f43f af7a 	beq.w	800095a <ADC_Conv_complete+0xce>
 8000a66:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8000a6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a6e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8000a72:	f3bf 8f4f 	dsb	sy
 8000a76:	f3bf 8f6f 	isb	sy
}
 8000a7a:	b007      	add	sp, #28
 8000a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		printf("Notify task null\n");
 8000a80:	481b      	ldr	r0, [pc, #108]	; (8000af0 <ADC_Conv_complete+0x264>)
}
 8000a82:	b007      	add	sp, #28
 8000a84:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("Notify task null\n");
 8000a88:	f025 be80 	b.w	802678c <puts>
 8000a8c:	20000728 	.word	0x20000728
 8000a90:	20000714 	.word	0x20000714
 8000a94:	20003034 	.word	0x20003034
 8000a98:	20000784 	.word	0x20000784
 8000a9c:	20000724 	.word	0x20000724
 8000aa0:	200007a8 	.word	0x200007a8
 8000aa4:	2000078c 	.word	0x2000078c
 8000aa8:	200007a0 	.word	0x200007a0
 8000aac:	20000798 	.word	0x20000798
 8000ab0:	2000077c 	.word	0x2000077c
 8000ab4:	20000790 	.word	0x20000790
 8000ab8:	20000718 	.word	0x20000718
 8000abc:	16816817 	.word	0x16816817
 8000ac0:	2000072c 	.word	0x2000072c
 8000ac4:	20000838 	.word	0x20000838
 8000ac8:	20000794 	.word	0x20000794
 8000acc:	20000000 	.word	0x20000000
 8000ad0:	200007b0 	.word	0x200007b0
 8000ad4:	20000002 	.word	0x20000002
 8000ad8:	20000830 	.word	0x20000830
 8000adc:	200007ac 	.word	0x200007ac
 8000ae0:	20000780 	.word	0x20000780
 8000ae4:	20000788 	.word	0x20000788
 8000ae8:	20000738 	.word	0x20000738
 8000aec:	20000834 	.word	0x20000834
 8000af0:	0802a924 	.word	0x0802a924
 8000af4:	2000079c 	.word	0x2000079c
 8000af8:	2000073c 	.word	0x2000073c

08000afc <startadc>:

void startadc() {
 8000afc:	b538      	push	{r3, r4, r5, lr}
	int i, lastbuf = 0;
//	uint16_t *adcbufdum1, *adcbufdum2;		// debug
//	adcbufdum1 = pvPortMalloc(UDPBUFSIZE);	//  dummy buffer
//	adcbufdum2 = pvPortMalloc(UDPBUFSIZE);	//  dummy buffer

	statuspkt.clktrim = 108000000;
 8000afe:	492b      	ldr	r1, [pc, #172]	; (8000bac <startadc+0xb0>)
	statuspkt.adcpktssent = 0;
 8000b00:	2200      	movs	r2, #0
	statuspkt.clktrim = 108000000;
 8000b02:	4b2b      	ldr	r3, [pc, #172]	; (8000bb0 <startadc+0xb4>)

	printf("Starting ADC DMA\n");
 8000b04:	482b      	ldr	r0, [pc, #172]	; (8000bb4 <startadc+0xb8>)
	statuspkt.clktrim = 108000000;
 8000b06:	6599      	str	r1, [r3, #88]	; 0x58
	osDelay(100);
// get some heap for the ADC stream DMA buffer 1
	pktbuf = pvPortMalloc(UDPBUFSIZE * 2);	// two buffers concatenated
 8000b08:	4d2b      	ldr	r5, [pc, #172]	; (8000bb8 <startadc+0xbc>)
	statuspkt.adcpktssent = 0;
 8000b0a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
	printf("Starting ADC DMA\n");
 8000b0e:	f025 fe3d 	bl	802678c <puts>
	osDelay(100);
 8000b12:	2064      	movs	r0, #100	; 0x64
 8000b14:	f015 fd1e 	bl	8016554 <osDelay>
	pktbuf = pvPortMalloc(UDPBUFSIZE * 2);	// two buffers concatenated
 8000b18:	f44f 6038 	mov.w	r0, #2944	; 0xb80
 8000b1c:	f018 f8e4 	bl	8018ce8 <pvPortMalloc>
 8000b20:	6028      	str	r0, [r5, #0]
	if (pktbuf == NULL) {
 8000b22:	2800      	cmp	r0, #0
 8000b24:	d03d      	beq.n	8000ba2 <startadc+0xa6>
		printf("pvPortMalloc returned nil for pktbuf\n");
		for (;;)
			;
	}
	if (((uint32_t) pktbuf & 3) > 0) {
 8000b26:	0783      	lsls	r3, r0, #30
 8000b28:	4604      	mov	r4, r0
 8000b2a:	d128      	bne.n	8000b7e <startadc+0x82>

//	printf("(&(*pktbuf)[0])=0x%x ", &((*pktbuf)[0]));
//	printf("(&(*pktbuf)[UDPBUFSIZE / 4])=0x%x\n", &((*pktbuf)[UDPBUFSIZE / 4]));

	for (i = 0; i < UDPBUFSIZE / 4; i++) {	// fill buffers, 4 bytes at a time
		(*pktbuf)[i] = 0x55555555;
 8000b2c:	f44f 62b8 	mov.w	r2, #1472	; 0x5c0
 8000b30:	2155      	movs	r1, #85	; 0x55
 8000b32:	4620      	mov	r0, r4
 8000b34:	f024 fdf0 	bl	8025718 <memset>
	}
	for (i = UDPBUFSIZE / 4; i < UDPBUFSIZE / 2; i++) {	// fill buffers, 4 bytes at a time
		(*pktbuf)[i] = 0xaaaaaaaa;
 8000b38:	f44f 62b8 	mov.w	r2, #1472	; 0x5c0
 8000b3c:	21aa      	movs	r1, #170	; 0xaa
 8000b3e:	18a0      	adds	r0, r4, r2
 8000b40:	f024 fdea 	bl	8025718 <memset>
	}

	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
	adcbuf2 = &(*pktbuf)[(ADCBUFHEAD / 4) + (ADCBUFSIZE / 4) + (ADCBUFHEAD / 4)];	// leave room in start of 2nd buffer
 8000b44:	f504 62ba 	add.w	r2, r4, #1488	; 0x5d0
 8000b48:	481c      	ldr	r0, [pc, #112]	; (8000bbc <startadc+0xc0>)
	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
 8000b4a:	f104 0110 	add.w	r1, r4, #16
 8000b4e:	4c1c      	ldr	r4, [pc, #112]	; (8000bc0 <startadc+0xc4>)

	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b50:	f44f 7336 	mov.w	r3, #728	; 0x2d8
	adcbuf2 = &(*pktbuf)[(ADCBUFHEAD / 4) + (ADCBUFSIZE / 4) + (ADCBUFHEAD / 4)];	// leave room in start of 2nd buffer
 8000b54:	6002      	str	r2, [r0, #0]
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b56:	481b      	ldr	r0, [pc, #108]	; (8000bc4 <startadc+0xc8>)
	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
 8000b58:	6021      	str	r1, [r4, #0]
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b5a:	f7ff fded 	bl	8000738 <HAL_ADCEx_MultiModeStart_DBDMA>
 8000b5e:	4b1a      	ldr	r3, [pc, #104]	; (8000bc8 <startadc+0xcc>)
 8000b60:	4602      	mov	r2, r0

//	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbufdum1, adcbufdum2, (ADCBUFSIZE / 4));		// DEBUG
//		printf("ADC_MM_Start returned %u\r\n", adcstat);

	if (HAL_ADC_Start(&hadc3) != HAL_OK)
 8000b62:	481a      	ldr	r0, [pc, #104]	; (8000bcc <startadc+0xd0>)
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b64:	701a      	strb	r2, [r3, #0]
	if (HAL_ADC_Start(&hadc3) != HAL_OK)
 8000b66:	f008 fd11 	bl	800958c <HAL_ADC_Start>
 8000b6a:	b9b0      	cbnz	r0, 8000b9a <startadc+0x9e>
		printf("ADC3 failed start\r\n");
	if (HAL_ADC_Start(&hadc2) != HAL_OK)
 8000b6c:	4818      	ldr	r0, [pc, #96]	; (8000bd0 <startadc+0xd4>)
 8000b6e:	f008 fd0d 	bl	800958c <HAL_ADC_Start>
 8000b72:	b970      	cbnz	r0, 8000b92 <startadc+0x96>
		printf("ADC2 failed start\r\n");
	if (HAL_ADC_Start(&hadc1) != HAL_OK)
 8000b74:	4813      	ldr	r0, [pc, #76]	; (8000bc4 <startadc+0xc8>)
 8000b76:	f008 fd09 	bl	800958c <HAL_ADC_Start>
 8000b7a:	b928      	cbnz	r0, 8000b88 <startadc+0x8c>
//			HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);		// red led on

			//	myhexDump ("INITBUFF1---------------------------------------", *adcbuf1, ADCBUFLEN*2);
		}
#endif
}
 8000b7c:	bd38      	pop	{r3, r4, r5, pc}
		printf("******** pvPortMalloc not on word boundary *********\n");
 8000b7e:	4815      	ldr	r0, [pc, #84]	; (8000bd4 <startadc+0xd8>)
 8000b80:	f025 fe04 	bl	802678c <puts>
		(*pktbuf)[i] = 0x55555555;
 8000b84:	682c      	ldr	r4, [r5, #0]
 8000b86:	e7d1      	b.n	8000b2c <startadc+0x30>
		printf("ADC1 failed start\r\n");
 8000b88:	4813      	ldr	r0, [pc, #76]	; (8000bd8 <startadc+0xdc>)
}
 8000b8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		printf("ADC1 failed start\r\n");
 8000b8e:	f025 bdfd 	b.w	802678c <puts>
		printf("ADC2 failed start\r\n");
 8000b92:	4812      	ldr	r0, [pc, #72]	; (8000bdc <startadc+0xe0>)
 8000b94:	f025 fdfa 	bl	802678c <puts>
 8000b98:	e7ec      	b.n	8000b74 <startadc+0x78>
		printf("ADC3 failed start\r\n");
 8000b9a:	4811      	ldr	r0, [pc, #68]	; (8000be0 <startadc+0xe4>)
 8000b9c:	f025 fdf6 	bl	802678c <puts>
 8000ba0:	e7e4      	b.n	8000b6c <startadc+0x70>
		printf("pvPortMalloc returned nil for pktbuf\n");
 8000ba2:	4810      	ldr	r0, [pc, #64]	; (8000be4 <startadc+0xe8>)
 8000ba4:	f025 fdf2 	bl	802678c <puts>
		for (;;)
 8000ba8:	e7fe      	b.n	8000ba8 <startadc+0xac>
 8000baa:	bf00      	nop
 8000bac:	066ff300 	.word	0x066ff300
 8000bb0:	20003034 	.word	0x20003034
 8000bb4:	0802a938 	.word	0x0802a938
 8000bb8:	20000784 	.word	0x20000784
 8000bbc:	20000720 	.word	0x20000720
 8000bc0:	2000071c 	.word	0x2000071c
 8000bc4:	20002194 	.word	0x20002194
 8000bc8:	20000725 	.word	0x20000725
 8000bcc:	20002224 	.word	0x20002224
 8000bd0:	200021dc 	.word	0x200021dc
 8000bd4:	0802a974 	.word	0x0802a974
 8000bd8:	0802a9d4 	.word	0x0802a9d4
 8000bdc:	0802a9c0 	.word	0x0802a9c0
 8000be0:	0802a9ac 	.word	0x0802a9ac
 8000be4:	0802a94c 	.word	0x0802a94c

08000be8 <xcrc32>:
@end deftypefn
*/

unsigned int
xcrc32 (const unsigned char *buf, int len, unsigned int init)
{
 8000be8:	4684      	mov	ip, r0
  unsigned int crc = init;
  while (len--)
 8000bea:	b169      	cbz	r1, 8000c08 <xcrc32+0x20>
 8000bec:	4401      	add	r1, r0
  unsigned int crc = init;
 8000bee:	4610      	mov	r0, r2
 8000bf0:	4a06      	ldr	r2, [pc, #24]	; (8000c0c <xcrc32+0x24>)
    {
      crc = (crc << 8) ^ crc32_table[((crc >> 24) ^ *buf) & 255];
 8000bf2:	f81c 3b01 	ldrb.w	r3, [ip], #1
 8000bf6:	ea83 6310 	eor.w	r3, r3, r0, lsr #24
  while (len--)
 8000bfa:	458c      	cmp	ip, r1
      crc = (crc << 8) ^ crc32_table[((crc >> 24) ^ *buf) & 255];
 8000bfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c00:	ea83 2000 	eor.w	r0, r3, r0, lsl #8
  while (len--)
 8000c04:	d1f5      	bne.n	8000bf2 <xcrc32+0xa>
 8000c06:	4770      	bx	lr
  unsigned int crc = init;
 8000c08:	4610      	mov	r0, r2
      buf++;
    }
  return crc;
}
 8000c0a:	4770      	bx	lr
 8000c0c:	0802a9e8 	.word	0x0802a9e8

08000c10 <stampboot>:
		return (0);
	}
}

// make sure the boot vector points to this running program
void stampboot() {
 8000c10:	b500      	push	{lr}
 8000c12:	b089      	sub	sp, #36	; 0x24
	HAL_StatusTypeDef res;
	FLASH_OBProgramInitTypeDef OBInitStruct;
	uint32_t *newadd, options, addr;

	HAL_FLASHEx_OBGetConfig(&OBInitStruct);
 8000c14:	4668      	mov	r0, sp
 8000c16:	f00b fd35 	bl	800c684 <HAL_FLASHEx_OBGetConfig>

	addr = (uint32_t) stampboot & LOADER_BASE_MEM2; 	// where are we running this code?
 8000c1a:	4b1c      	ldr	r3, [pc, #112]	; (8000c8c <stampboot+0x7c>)
 8000c1c:	f003 6301 	and.w	r3, r3, #135266304	; 0x8100000
	newadd = (addr == LOADER_BASE_MEM1) ? 0x2000 : 0x2040;
 8000c20:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000

	if (OBInitStruct.BootAddr0 != newadd) {
 8000c24:	9b06      	ldr	r3, [sp, #24]
	newadd = (addr == LOADER_BASE_MEM1) ? 0x2000 : 0x2040;
 8000c26:	d01b      	beq.n	8000c60 <stampboot+0x50>
	if (OBInitStruct.BootAddr0 != newadd) {
 8000c28:	f5b3 5f01 	cmp.w	r3, #8256	; 0x2040
 8000c2c:	d015      	beq.n	8000c5a <stampboot+0x4a>
		HAL_FLASH_OB_Unlock();
 8000c2e:	f00b fb45 	bl	800c2bc <HAL_FLASH_OB_Unlock>

		OBInitStruct.BootAddr0 = newadd;	// stamp the running boot address
 8000c32:	f44f 5301 	mov.w	r3, #8256	; 0x2040
		OBInitStruct.BootAddr1 = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;// flip alternate (this is only used if boot pin inverted)
 8000c36:	f44f 5200 	mov.w	r2, #8192	; 0x2000
		OBInitStruct.BootAddr0 = newadd;	// stamp the running boot address
 8000c3a:	9306      	str	r3, [sp, #24]

		OBInitStruct.USERConfig |= FLASH_OPTCR_nDBOOT;		// disable mirrored flash dual boot
		OBInitStruct.USERConfig |= FLASH_OPTCR_nDBANK;
 8000c3c:	9b05      	ldr	r3, [sp, #20]

		res = HAL_FLASHEx_OBProgram(&OBInitStruct);
 8000c3e:	4668      	mov	r0, sp
		OBInitStruct.BootAddr1 = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;// flip alternate (this is only used if boot pin inverted)
 8000c40:	9207      	str	r2, [sp, #28]
		OBInitStruct.USERConfig |= FLASH_OPTCR_nDBANK;
 8000c42:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 8000c46:	9305      	str	r3, [sp, #20]
		res = HAL_FLASHEx_OBProgram(&OBInitStruct);
 8000c48:	f00b fc44 	bl	800c4d4 <HAL_FLASHEx_OBProgram>
		if (res != HAL_OK) {
 8000c4c:	b9c0      	cbnz	r0, 8000c80 <stampboot+0x70>
			printf("stampboot: failed to OBProgram %d\n", res);
		}

		res = HAL_FLASH_OB_Launch();
 8000c4e:	f00b fb51 	bl	800c2f4 <HAL_FLASH_OB_Launch>
		if (res != HAL_OK) {
 8000c52:	b980      	cbnz	r0, 8000c76 <stampboot+0x66>
			printf("stampboot: failed to OBLaunch %d\n", res);
		}
		printf(".......re-stamped boot vector.......\n");
 8000c54:	480e      	ldr	r0, [pc, #56]	; (8000c90 <stampboot+0x80>)
 8000c56:	f025 fd99 	bl	802678c <puts>
	}
}
 8000c5a:	b009      	add	sp, #36	; 0x24
 8000c5c:	f85d fb04 	ldr.w	pc, [sp], #4
	if (OBInitStruct.BootAddr0 != newadd) {
 8000c60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000c64:	d0f9      	beq.n	8000c5a <stampboot+0x4a>
		HAL_FLASH_OB_Unlock();
 8000c66:	f00b fb29 	bl	800c2bc <HAL_FLASH_OB_Unlock>
		OBInitStruct.BootAddr0 = newadd;	// stamp the running boot address
 8000c6a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
		OBInitStruct.BootAddr1 = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;// flip alternate (this is only used if boot pin inverted)
 8000c6e:	f44f 5201 	mov.w	r2, #8256	; 0x2040
		OBInitStruct.BootAddr0 = newadd;	// stamp the running boot address
 8000c72:	9306      	str	r3, [sp, #24]
		OBInitStruct.BootAddr1 = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;// flip alternate (this is only used if boot pin inverted)
 8000c74:	e7e2      	b.n	8000c3c <stampboot+0x2c>
			printf("stampboot: failed to OBLaunch %d\n", res);
 8000c76:	4601      	mov	r1, r0
 8000c78:	4806      	ldr	r0, [pc, #24]	; (8000c94 <stampboot+0x84>)
 8000c7a:	f025 fceb 	bl	8026654 <iprintf>
 8000c7e:	e7e9      	b.n	8000c54 <stampboot+0x44>
			printf("stampboot: failed to OBProgram %d\n", res);
 8000c80:	4601      	mov	r1, r0
 8000c82:	4805      	ldr	r0, [pc, #20]	; (8000c98 <stampboot+0x88>)
 8000c84:	f025 fce6 	bl	8026654 <iprintf>
 8000c88:	e7e1      	b.n	8000c4e <stampboot+0x3e>
 8000c8a:	bf00      	nop
 8000c8c:	08000c11 	.word	0x08000c11
 8000c90:	0802ae30 	.word	0x0802ae30
 8000c94:	0802ae0c 	.word	0x0802ae0c
 8000c98:	0802ade8 	.word	0x0802ade8

08000c9c <printflasherr>:
void printflasherr() {
 8000c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		printf("Flash operation failed: %s error\n", msg);
 8000c9e:	4d1e      	ldr	r5, [pc, #120]	; (8000d18 <printflasherr+0x7c>)
		msg = "Programming alignment";
 8000ca0:	4f1e      	ldr	r7, [pc, #120]	; (8000d1c <printflasherr+0x80>)
		msg = "Erasing Sequence";
 8000ca2:	4e1f      	ldr	r6, [pc, #124]	; (8000d20 <printflasherr+0x84>)
	err = HAL_FLASH_GetError();
 8000ca4:	f00b fb54 	bl	800c350 <HAL_FLASH_GetError>
	switch (err) {
 8000ca8:	1e83      	subs	r3, r0, #2
	err = HAL_FLASH_GetError();
 8000caa:	4604      	mov	r4, r0
	switch (err) {
 8000cac:	2b1e      	cmp	r3, #30
 8000cae:	d811      	bhi.n	8000cd4 <printflasherr+0x38>
 8000cb0:	e8df f003 	tbb	[pc, r3]
 8000cb4:	102f102b 	.word	0x102f102b
 8000cb8:	102d1010 	.word	0x102d1010
 8000cbc:	10101010 	.word	0x10101010
 8000cc0:	10291010 	.word	0x10291010
 8000cc4:	10101010 	.word	0x10101010
 8000cc8:	10101010 	.word	0x10101010
 8000ccc:	10101010 	.word	0x10101010
 8000cd0:	1010      	.short	0x1010
 8000cd2:	1d          	.byte	0x1d
 8000cd3:	00          	.byte	0x00
		sprintf(msg, "Unknown err 0x%0x", err);
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	4913      	ldr	r1, [pc, #76]	; (8000d24 <printflasherr+0x88>)
 8000cd8:	2000      	movs	r0, #0
 8000cda:	f025 fea5 	bl	8026a28 <siprintf>
		printf("Flash failed Unknown err 0x%0x\n", err);
 8000cde:	4621      	mov	r1, r4
 8000ce0:	4811      	ldr	r0, [pc, #68]	; (8000d28 <printflasherr+0x8c>)
 8000ce2:	f025 fcb7 	bl	8026654 <iprintf>
	res = HAL_FLASH_Lock();
 8000ce6:	f00b fadf 	bl	800c2a8 <HAL_FLASH_Lock>
	if (res != HAL_OK) {
 8000cea:	b940      	cbnz	r0, 8000cfe <printflasherr+0x62>
}
 8000cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		msg = "Operation";
 8000cee:	490f      	ldr	r1, [pc, #60]	; (8000d2c <printflasherr+0x90>)
		printf("Flash operation failed: %s error\n", msg);
 8000cf0:	4628      	mov	r0, r5
 8000cf2:	f025 fcaf 	bl	8026654 <iprintf>
	res = HAL_FLASH_Lock();
 8000cf6:	f00b fad7 	bl	800c2a8 <HAL_FLASH_Lock>
	if (res != HAL_OK) {
 8000cfa:	2800      	cmp	r0, #0
 8000cfc:	d0f6      	beq.n	8000cec <printflasherr+0x50>
		printf("LockFlash: failed to lock\n");
 8000cfe:	480c      	ldr	r0, [pc, #48]	; (8000d30 <printflasherr+0x94>)
 8000d00:	f025 fd44 	bl	802678c <puts>
		printflasherr();
 8000d04:	e7ce      	b.n	8000ca4 <printflasherr+0x8>
		msg = "Write Protected";
 8000d06:	490b      	ldr	r1, [pc, #44]	; (8000d34 <printflasherr+0x98>)
		break;
 8000d08:	e7f2      	b.n	8000cf0 <printflasherr+0x54>
		msg = "Erasing Sequence";
 8000d0a:	4631      	mov	r1, r6
 8000d0c:	e7f0      	b.n	8000cf0 <printflasherr+0x54>
		msg = "Programming alignment";
 8000d0e:	4639      	mov	r1, r7
 8000d10:	e7ee      	b.n	8000cf0 <printflasherr+0x54>
	switch (err) {
 8000d12:	4909      	ldr	r1, [pc, #36]	; (8000d38 <printflasherr+0x9c>)
 8000d14:	e7ec      	b.n	8000cf0 <printflasherr+0x54>
 8000d16:	bf00      	nop
 8000d18:	0802aeec 	.word	0x0802aeec
 8000d1c:	0802ae78 	.word	0x0802ae78
 8000d20:	0802ae64 	.word	0x0802ae64
 8000d24:	0802aeb8 	.word	0x0802aeb8
 8000d28:	0802aecc 	.word	0x0802aecc
 8000d2c:	0802ae58 	.word	0x0802ae58
 8000d30:	0802af10 	.word	0x0802af10
 8000d34:	0802ae90 	.word	0x0802ae90
 8000d38:	0802aea0 	.word	0x0802aea0

08000d3c <WriteFlashWord.part.0>:
HAL_StatusTypeDef WriteFlashWord(uint32_t address, uint32_t data) {
 8000d3c:	b570      	push	{r4, r5, r6, lr}
	__HAL_FLASH_ART_DISABLE();
 8000d3e:	4c1a      	ldr	r4, [pc, #104]	; (8000da8 <WriteFlashWord.part.0+0x6c>)
HAL_StatusTypeDef WriteFlashWord(uint32_t address, uint32_t data) {
 8000d40:	4605      	mov	r5, r0
 8000d42:	460e      	mov	r6, r1
	while ((res = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, data) != HAL_OK)) {
 8000d44:	2300      	movs	r3, #0
	__HAL_FLASH_ART_DISABLE();
 8000d46:	6822      	ldr	r2, [r4, #0]
 8000d48:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000d4c:	6022      	str	r2, [r4, #0]
	while ((res = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, data) != HAL_OK)) {
 8000d4e:	460a      	mov	r2, r1
 8000d50:	4601      	mov	r1, r0
 8000d52:	2002      	movs	r0, #2
 8000d54:	f00b fb2e 	bl	800c3b4 <HAL_FLASH_Program>
 8000d58:	b990      	cbnz	r0, 8000d80 <WriteFlashWord.part.0+0x44>
	__HAL_FLASH_ART_RESET();
 8000d5a:	6823      	ldr	r3, [r4, #0]
 8000d5c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d60:	6023      	str	r3, [r4, #0]
	__HAL_FLASH_ART_ENABLE();
 8000d62:	6823      	ldr	r3, [r4, #0]
 8000d64:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d68:	6023      	str	r3, [r4, #0]
	if (*(uint32_t*) address != data) {
 8000d6a:	682b      	ldr	r3, [r5, #0]
 8000d6c:	429e      	cmp	r6, r3
 8000d6e:	d100      	bne.n	8000d72 <WriteFlashWord.part.0+0x36>
}
 8000d70:	bd70      	pop	{r4, r5, r6, pc}
		printf("WriteFlashWord: Failed at 0x%08x with data=%08x, read=0x%08x\n", address, data, *(uint32_t*) address);
 8000d72:	4632      	mov	r2, r6
 8000d74:	4629      	mov	r1, r5
 8000d76:	480d      	ldr	r0, [pc, #52]	; (8000dac <WriteFlashWord.part.0+0x70>)
 8000d78:	f025 fc6c 	bl	8026654 <iprintf>
		return (HAL_ERROR);
 8000d7c:	2001      	movs	r0, #1
}
 8000d7e:	bd70      	pop	{r4, r5, r6, pc}
		printflasherr();		// deleteme
 8000d80:	f7ff ff8c 	bl	8000c9c <printflasherr>
			printflasherr();
 8000d84:	f7ff ff8a 	bl	8000c9c <printflasherr>
			printf("WriteFlashWord: failed write at 0x%0x err=0x%x\n", address, res);
 8000d88:	2201      	movs	r2, #1
 8000d8a:	4629      	mov	r1, r5
 8000d8c:	4808      	ldr	r0, [pc, #32]	; (8000db0 <WriteFlashWord.part.0+0x74>)
 8000d8e:	f025 fc61 	bl	8026654 <iprintf>
			__HAL_FLASH_ART_RESET();
 8000d92:	6823      	ldr	r3, [r4, #0]
	while ((res = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, data) != HAL_OK)) {
 8000d94:	2001      	movs	r0, #1
			__HAL_FLASH_ART_RESET();
 8000d96:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d9a:	6023      	str	r3, [r4, #0]
			__HAL_FLASH_ART_ENABLE();
 8000d9c:	6823      	ldr	r3, [r4, #0]
 8000d9e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000da2:	6023      	str	r3, [r4, #0]
}
 8000da4:	bd70      	pop	{r4, r5, r6, pc}
 8000da6:	bf00      	nop
 8000da8:	40023c00 	.word	0x40023c00
 8000dac:	0802af80 	.word	0x0802af80
 8000db0:	0802af50 	.word	0x0802af50

08000db4 <EraseFlash>:
HAL_StatusTypeDef EraseFlash(void *memptr) {
 8000db4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000db6:	b083      	sub	sp, #12
 8000db8:	4604      	mov	r4, r0
	res = HAL_FLASH_Unlock();
 8000dba:	f00b fa61 	bl	800c280 <HAL_FLASH_Unlock>
	if (res != HAL_OK) {
 8000dbe:	2800      	cmp	r0, #0
 8000dc0:	d14f      	bne.n	8000e62 <EraseFlash+0xae>
	if (((uint32_t) memptr & 0x8100000) == 0x8000000)	// the lower 512K
 8000dc2:	f004 6301 	and.w	r3, r4, #135266304	; 0x8100000
	EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;		// should this be 2???
 8000dc6:	4d34      	ldr	r5, [pc, #208]	; (8000e98 <EraseFlash+0xe4>)
 8000dc8:	2202      	movs	r2, #2
	if (((uint32_t) memptr & 0x8100000) == 0x8000000)	// the lower 512K
 8000dca:	4626      	mov	r6, r4
 8000dcc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
	EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;		// should this be 2???
 8000dd0:	612a      	str	r2, [r5, #16]
	if (((uint32_t) memptr & 0x8100000) == 0x8000000)	// the lower 512K
 8000dd2:	d041      	beq.n	8000e58 <EraseFlash+0xa4>
		EraseInitStruct.Sector = FLASH_SECTOR_8;
 8000dd4:	2308      	movs	r3, #8
 8000dd6:	e9c5 3202 	strd	r3, r2, [r5, #8]
	for (ptr = memptr; ptr < (uint32_t) (memptr + 0x80000); ptr++) {		// 512K
 8000dda:	4930      	ldr	r1, [pc, #192]	; (8000e9c <EraseFlash+0xe8>)
 8000ddc:	1f23      	subs	r3, r4, #4
 8000dde:	4421      	add	r1, r4
 8000de0:	e001      	b.n	8000de6 <EraseFlash+0x32>
 8000de2:	428b      	cmp	r3, r1
 8000de4:	d006      	beq.n	8000df4 <EraseFlash+0x40>
		if (*ptr != 0xffffffff) {
 8000de6:	f853 2f04 	ldr.w	r2, [r3, #4]!
 8000dea:	3201      	adds	r2, #1
 8000dec:	d0f9      	beq.n	8000de2 <EraseFlash+0x2e>
	if ((dirty) && (noterased)) {
 8000dee:	4f2c      	ldr	r7, [pc, #176]	; (8000ea0 <EraseFlash+0xec>)
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	b92b      	cbnz	r3, 8000e00 <EraseFlash+0x4c>
		printf("Flash erase unnecessary\n");
 8000df4:	482b      	ldr	r0, [pc, #172]	; (8000ea4 <EraseFlash+0xf0>)
 8000df6:	f025 fcc9 	bl	802678c <puts>
}
 8000dfa:	2000      	movs	r0, #0
 8000dfc:	b003      	add	sp, #12
 8000dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
		osDelay(1000);
 8000e00:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e04:	f015 fba6 	bl	8016554 <osDelay>
		printf("Erasing Flash for %d sector(s) from %d\n", EraseInitStruct.NbSectors, EraseInitStruct.Sector);
 8000e08:	4827      	ldr	r0, [pc, #156]	; (8000ea8 <EraseFlash+0xf4>)
 8000e0a:	e9d5 2102 	ldrd	r2, r1, [r5, #8]
 8000e0e:	f025 fc21 	bl	8026654 <iprintf>
		EraseInitStruct.Banks = FLASH_BANK_1;
 8000e12:	2200      	movs	r2, #0
 8000e14:	2301      	movs	r3, #1
		res = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8000e16:	a901      	add	r1, sp, #4
 8000e18:	481f      	ldr	r0, [pc, #124]	; (8000e98 <EraseFlash+0xe4>)
		EraseInitStruct.Banks = FLASH_BANK_1;
 8000e1a:	e9c5 2300 	strd	r2, r3, [r5]
		EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000e1e:	2302      	movs	r3, #2
 8000e20:	612b      	str	r3, [r5, #16]
		res = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8000e22:	f00b fc9b 	bl	800c75c <HAL_FLASHEx_Erase>
		if (SectorError != 0xffffffff) {
 8000e26:	9901      	ldr	r1, [sp, #4]
		res = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8000e28:	4605      	mov	r5, r0
		if (SectorError != 0xffffffff) {
 8000e2a:	1c48      	adds	r0, r1, #1
 8000e2c:	d12d      	bne.n	8000e8a <EraseFlash+0xd6>
		if (res != HAL_OK) {
 8000e2e:	bb25      	cbnz	r5, 8000e7a <EraseFlash+0xc6>
			printf("Flash successfully erased\n");
 8000e30:	481e      	ldr	r0, [pc, #120]	; (8000eac <EraseFlash+0xf8>)
 8000e32:	f504 2400 	add.w	r4, r4, #524288	; 0x80000
 8000e36:	f025 fca9 	bl	802678c <puts>
			noterased = 0;
 8000e3a:	603d      	str	r5, [r7, #0]
			for (ptr = memptr; ptr < (uint32_t) (memptr + 0x80000); ptr++) {		// 512K
 8000e3c:	e001      	b.n	8000e42 <EraseFlash+0x8e>
 8000e3e:	42b4      	cmp	r4, r6
 8000e40:	d0db      	beq.n	8000dfa <EraseFlash+0x46>
 8000e42:	4631      	mov	r1, r6
				if (*ptr != 0xffffffff) {
 8000e44:	3604      	adds	r6, #4
 8000e46:	680b      	ldr	r3, [r1, #0]
 8000e48:	3301      	adds	r3, #1
 8000e4a:	d0f8      	beq.n	8000e3e <EraseFlash+0x8a>
				noterased = 1;
 8000e4c:	2301      	movs	r3, #1
				printf("*** ERROR: Flash was erased but bits still dirty at 0x%08x\n",ptr);
 8000e4e:	4818      	ldr	r0, [pc, #96]	; (8000eb0 <EraseFlash+0xfc>)
				noterased = 1;
 8000e50:	603b      	str	r3, [r7, #0]
				printf("*** ERROR: Flash was erased but bits still dirty at 0x%08x\n",ptr);
 8000e52:	f025 fbff 	bl	8026654 <iprintf>
 8000e56:	e7d0      	b.n	8000dfa <EraseFlash+0x46>
		EraseInitStruct.NbSectors = 6;
 8000e58:	2200      	movs	r2, #0
 8000e5a:	2306      	movs	r3, #6
 8000e5c:	e9c5 2302 	strd	r2, r3, [r5, #8]
 8000e60:	e7bb      	b.n	8000dda <EraseFlash+0x26>
		printf("UnlockFlash: failed to unlock 0x%x\n", res);
 8000e62:	4601      	mov	r1, r0
 8000e64:	4813      	ldr	r0, [pc, #76]	; (8000eb4 <EraseFlash+0x100>)
 8000e66:	f025 fbf5 	bl	8026654 <iprintf>
		printflasherr();
 8000e6a:	f7ff ff17 	bl	8000c9c <printflasherr>
		printf("EraseFlash: unlock failed\n");
 8000e6e:	4812      	ldr	r0, [pc, #72]	; (8000eb8 <EraseFlash+0x104>)
 8000e70:	f025 fc8c 	bl	802678c <puts>
		printflasherr();
 8000e74:	f7ff ff12 	bl	8000c9c <printflasherr>
 8000e78:	e7a3      	b.n	8000dc2 <EraseFlash+0xe>
			printf("EraseFlash: failed\n");
 8000e7a:	4810      	ldr	r0, [pc, #64]	; (8000ebc <EraseFlash+0x108>)
 8000e7c:	f025 fc86 	bl	802678c <puts>
			printflasherr();
 8000e80:	f7ff ff0c 	bl	8000c9c <printflasherr>
}
 8000e84:	2000      	movs	r0, #0
 8000e86:	b003      	add	sp, #12
 8000e88:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printf("Flash Erase failed sectorerror 0x%08x\n", SectorError);
 8000e8a:	480d      	ldr	r0, [pc, #52]	; (8000ec0 <EraseFlash+0x10c>)
 8000e8c:	f025 fbe2 	bl	8026654 <iprintf>
		if (res != HAL_OK) {
 8000e90:	2d00      	cmp	r5, #0
 8000e92:	d0cd      	beq.n	8000e30 <EraseFlash+0x7c>
 8000e94:	e7f1      	b.n	8000e7a <EraseFlash+0xc6>
 8000e96:	bf00      	nop
 8000e98:	2000083c 	.word	0x2000083c
 8000e9c:	0007fffc 	.word	0x0007fffc
 8000ea0:	20000008 	.word	0x20000008
 8000ea4:	0802b05c 	.word	0x0802b05c
 8000ea8:	0802afdc 	.word	0x0802afdc
 8000eac:	0802b040 	.word	0x0802b040
 8000eb0:	0802b074 	.word	0x0802b074
 8000eb4:	0802af2c 	.word	0x0802af2c
 8000eb8:	0802afc0 	.word	0x0802afc0
 8000ebc:	0802b02c 	.word	0x0802b02c
 8000ec0:	0802b004 	.word	0x0802b004

08000ec4 <swapboot>:

/// fix up the boot vectors in the option flash
void swapboot() {
 8000ec4:	b500      	push	{lr}
 8000ec6:	b089      	sub	sp, #36	; 0x24
	HAL_StatusTypeDef res;
	FLASH_OBProgramInitTypeDef OBInitStruct;
	uint32_t *newadd, options;

	HAL_FLASHEx_OBGetConfig(&OBInitStruct);
 8000ec8:	4668      	mov	r0, sp
 8000eca:	f00b fbdb 	bl	800c684 <HAL_FLASHEx_OBGetConfig>
	HAL_FLASH_OB_Unlock();
 8000ece:	f00b f9f5 	bl	800c2bc <HAL_FLASH_OB_Unlock>

	// swap boot address (maybe)

	newadd = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;	// toggle boot segment start add
 8000ed2:	9b06      	ldr	r3, [sp, #24]
 8000ed4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000ed8:	d008      	beq.n	8000eec <swapboot+0x28>
	if (*newadd != 0xffffffff) {	// if new area is not an empty region
 8000eda:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	3201      	adds	r2, #1
 8000ee2:	d009      	beq.n	8000ef8 <swapboot+0x34>
		OBInitStruct.BootAddr0 = newadd;	// change boot address
 8000ee4:	9306      	str	r3, [sp, #24]
	}
	OBInitStruct.BootAddr1 = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;// flip alternate (this is only used if boot pin inverted)
 8000ee6:	f44f 5201 	mov.w	r2, #8256	; 0x2040
 8000eea:	e007      	b.n	8000efc <swapboot+0x38>
	if (*newadd != 0xffffffff) {	// if new area is not an empty region
 8000eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eee:	3301      	adds	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <swapboot+0x22>
		OBInitStruct.BootAddr0 = newadd;	// change boot address
 8000ef2:	f44f 5301 	mov.w	r3, #8256	; 0x2040
 8000ef6:	9306      	str	r3, [sp, #24]
	OBInitStruct.BootAddr1 = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;// flip alternate (this is only used if boot pin inverted)
 8000ef8:	f44f 5200 	mov.w	r2, #8192	; 0x2000

	OBInitStruct.USERConfig |= FLASH_OPTCR_nDBOOT;		// disable mirrored flash dual boot
	OBInitStruct.USERConfig |= FLASH_OPTCR_nDBANK;
 8000efc:	9b05      	ldr	r3, [sp, #20]

	res = HAL_FLASHEx_OBProgram(&OBInitStruct);
 8000efe:	4668      	mov	r0, sp
	OBInitStruct.BootAddr1 = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;// flip alternate (this is only used if boot pin inverted)
 8000f00:	9207      	str	r2, [sp, #28]
	OBInitStruct.USERConfig |= FLASH_OPTCR_nDBANK;
 8000f02:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 8000f06:	9305      	str	r3, [sp, #20]
	res = HAL_FLASHEx_OBProgram(&OBInitStruct);
 8000f08:	f00b fae4 	bl	800c4d4 <HAL_FLASHEx_OBProgram>
	if (res != HAL_OK) {
 8000f0c:	b990      	cbnz	r0, 8000f34 <swapboot+0x70>
		printf("swapboot: failed to OBProgram %d\n", res);
	}

	res = HAL_FLASH_OB_Launch();
 8000f0e:	f00b f9f1 	bl	800c2f4 <HAL_FLASH_OB_Launch>
	if (res != HAL_OK) {
 8000f12:	b950      	cbnz	r0, 8000f2a <swapboot+0x66>
		printf("swapboot: failed to OBLaunch %d\n", res);
	}
	printf("swapping boot....\n");
 8000f14:	480a      	ldr	r0, [pc, #40]	; (8000f40 <swapboot+0x7c>)
 8000f16:	f025 fc39 	bl	802678c <puts>
	HAL_FLASH_OB_Lock();
 8000f1a:	f00b f9e1 	bl	800c2e0 <HAL_FLASH_OB_Lock>

	printf("swapboot ran\n");
 8000f1e:	4809      	ldr	r0, [pc, #36]	; (8000f44 <swapboot+0x80>)
 8000f20:	f025 fc34 	bl	802678c <puts>
}
 8000f24:	b009      	add	sp, #36	; 0x24
 8000f26:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("swapboot: failed to OBLaunch %d\n", res);
 8000f2a:	4601      	mov	r1, r0
 8000f2c:	4806      	ldr	r0, [pc, #24]	; (8000f48 <swapboot+0x84>)
 8000f2e:	f025 fb91 	bl	8026654 <iprintf>
 8000f32:	e7ef      	b.n	8000f14 <swapboot+0x50>
		printf("swapboot: failed to OBProgram %d\n", res);
 8000f34:	4601      	mov	r1, r0
 8000f36:	4805      	ldr	r0, [pc, #20]	; (8000f4c <swapboot+0x88>)
 8000f38:	f025 fb8c 	bl	8026654 <iprintf>
 8000f3c:	e7e7      	b.n	8000f0e <swapboot+0x4a>
 8000f3e:	bf00      	nop
 8000f40:	0802b11c 	.word	0x0802b11c
 8000f44:	0802b130 	.word	0x0802b130
 8000f48:	0802b0f8 	.word	0x0802b0f8
 8000f4c:	0802b0d4 	.word	0x0802b0d4

08000f50 <flash_writeword>:
static void* memread() {

}

// write tp flash with data at memptr
int flash_writeword(uint32_t worddata) {
 8000f50:	b538      	push	{r3, r4, r5, lr}
	HAL_StatusTypeDef res;

	if ((res = WriteFlashWord(flash_memptr, worddata)) != 0) {
 8000f52:	4d10      	ldr	r5, [pc, #64]	; (8000f94 <flash_writeword+0x44>)
 8000f54:	682b      	ldr	r3, [r5, #0]
	if (((int) address < FLASH_START_ADDRESS) || ((int) address > (FLASH_END_ADDRESS))) {
 8000f56:	f103 4278 	add.w	r2, r3, #4160749568	; 0xf8000000
 8000f5a:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8000f5e:	d20a      	bcs.n	8000f76 <flash_writeword+0x26>
 8000f60:	4604      	mov	r4, r0
 8000f62:	4601      	mov	r1, r0
 8000f64:	4618      	mov	r0, r3
 8000f66:	f7ff fee9 	bl	8000d3c <WriteFlashWord.part.0>
	if ((res = WriteFlashWord(flash_memptr, worddata)) != 0) {
 8000f6a:	b938      	cbnz	r0, 8000f7c <flash_writeword+0x2c>
		printf("memwrite: WriteFlash error\n");
		return (-1);
	}
	if (*(uint32_t*) flash_memptr != worddata) {
 8000f6c:	6829      	ldr	r1, [r5, #0]
 8000f6e:	680b      	ldr	r3, [r1, #0]
 8000f70:	42a3      	cmp	r3, r4
 8000f72:	d109      	bne.n	8000f88 <flash_writeword+0x38>
		printf("memwrite: Readback error at %08x\n", flash_memptr);
		return (-1);
	}
	return (0);
}
 8000f74:	bd38      	pop	{r3, r4, r5, pc}
		printf("WriteFlash: failed address check\n");
 8000f76:	4808      	ldr	r0, [pc, #32]	; (8000f98 <flash_writeword+0x48>)
 8000f78:	f025 fc08 	bl	802678c <puts>
		printf("memwrite: WriteFlash error\n");
 8000f7c:	4807      	ldr	r0, [pc, #28]	; (8000f9c <flash_writeword+0x4c>)
 8000f7e:	f025 fc05 	bl	802678c <puts>
		return (-1);
 8000f82:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000f86:	bd38      	pop	{r3, r4, r5, pc}
		printf("memwrite: Readback error at %08x\n", flash_memptr);
 8000f88:	4805      	ldr	r0, [pc, #20]	; (8000fa0 <flash_writeword+0x50>)
 8000f8a:	f025 fb63 	bl	8026654 <iprintf>
		return (-1);
 8000f8e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000f92:	bd38      	pop	{r3, r4, r5, pc}
 8000f94:	2000087c 	.word	0x2000087c
 8000f98:	0802b0b0 	.word	0x0802b0b0
 8000f9c:	0802b140 	.word	0x0802b140
 8000fa0:	0802b15c 	.word	0x0802b15c

08000fa4 <flash_memwrite>:

// flash_memwrite - this writes an unspecified block size to Flash (with verification)
// assume mem is pointing at byte array
int flash_memwrite(const uint8_t buf[], size_t size, size_t len, volatile void *mem) {
 8000fa4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	volatile int i, j, k;
	volatile uint32_t data;
	HAL_StatusTypeDef res;
	static int lastbyte = 0;

	flash_filelength += (int) len;
 8000fa8:	4e49      	ldr	r6, [pc, #292]	; (80010d0 <flash_memwrite+0x12c>)
int flash_memwrite(const uint8_t buf[], size_t size, size_t len, volatile void *mem) {
 8000faa:	b085      	sub	sp, #20
//	}
//	printf("\n");
//////////////////////////////////////////////////////
#endif

	if ((!(flash_abort)) && (noterased)) {
 8000fac:	4949      	ldr	r1, [pc, #292]	; (80010d4 <flash_memwrite+0x130>)
int flash_memwrite(const uint8_t buf[], size_t size, size_t len, volatile void *mem) {
 8000fae:	4615      	mov	r5, r2
	flash_filelength += (int) len;
 8000fb0:	6833      	ldr	r3, [r6, #0]
int flash_memwrite(const uint8_t buf[], size_t size, size_t len, volatile void *mem) {
 8000fb2:	4604      	mov	r4, r0
	if ((!(flash_abort)) && (noterased)) {
 8000fb4:	680f      	ldr	r7, [r1, #0]
	flash_filelength += (int) len;
 8000fb6:	4413      	add	r3, r2
 8000fb8:	6033      	str	r3, [r6, #0]
	if ((!(flash_abort)) && (noterased)) {
 8000fba:	b92f      	cbnz	r7, 8000fc8 <flash_memwrite+0x24>
 8000fbc:	f8df 8124 	ldr.w	r8, [pc, #292]	; 80010e4 <flash_memwrite+0x140>
 8000fc0:	f8d8 3000 	ldr.w	r3, [r8]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d179      	bne.n	80010bc <flash_memwrite+0x118>
	}
	if (len % 2 != 0) {
		printf("memwrite: len %d chunk not multiple of 2 at %u\n", len, flash_filelength);
	}
#endif
	if (len == 0) {
 8000fc8:	2d00      	cmp	r5, #0
 8000fca:	d071      	beq.n	80010b0 <flash_memwrite+0x10c>
		printf("memwrite: len %d at %u\n", len, flash_filelength);
	}


	data = 0xffffffff;		// the 32 bit word we will write
 8000fcc:	f04f 33ff 	mov.w	r3, #4294967295

	lastbyte = 0;
	if (q_index > 0) {		// some residual data from last time through here
 8000fd0:	4f41      	ldr	r7, [pc, #260]	; (80010d8 <flash_memwrite+0x134>)
	lastbyte = 0;
 8000fd2:	f8df 8114 	ldr.w	r8, [pc, #276]	; 80010e8 <flash_memwrite+0x144>
	if (q_index > 0) {		// some residual data from last time through here
 8000fd6:	6839      	ldr	r1, [r7, #0]
	data = 0xffffffff;		// the 32 bit word we will write
 8000fd8:	9303      	str	r3, [sp, #12]
	lastbyte = 0;
 8000fda:	2300      	movs	r3, #0
	if (q_index > 0) {		// some residual data from last time through here
 8000fdc:	4299      	cmp	r1, r3
	lastbyte = 0;
 8000fde:	f8c8 3000 	str.w	r3, [r8]
	if (q_index > 0) {		// some residual data from last time through here
 8000fe2:	dd1a      	ble.n	800101a <flash_memwrite+0x76>
		for (i = 0; i < q_index;) {
 8000fe4:	9300      	str	r3, [sp, #0]
 8000fe6:	9b00      	ldr	r3, [sp, #0]
 8000fe8:	4299      	cmp	r1, r3
 8000fea:	dd16      	ble.n	800101a <flash_memwrite+0x76>
 8000fec:	2201      	movs	r2, #1
 8000fee:	4e3b      	ldr	r6, [pc, #236]	; (80010dc <flash_memwrite+0x138>)
			data >>= 8;
 8000ff0:	9b03      	ldr	r3, [sp, #12]
			data |= (q_bytes[i++] << 24);
			lastbyte++;
 8000ff2:	4610      	mov	r0, r2
		for (i = 0; i < q_index;) {
 8000ff4:	3201      	adds	r2, #1
			data >>= 8;
 8000ff6:	0a1b      	lsrs	r3, r3, #8
 8000ff8:	9303      	str	r3, [sp, #12]
			data |= (q_bytes[i++] << 24);
 8000ffa:	9b00      	ldr	r3, [sp, #0]
 8000ffc:	f103 0e01 	add.w	lr, r3, #1
 8001000:	f856 c023 	ldr.w	ip, [r6, r3, lsl #2]
 8001004:	f8cd e000 	str.w	lr, [sp]
 8001008:	9b03      	ldr	r3, [sp, #12]
 800100a:	ea43 630c 	orr.w	r3, r3, ip, lsl #24
 800100e:	9303      	str	r3, [sp, #12]
		for (i = 0; i < q_index;) {
 8001010:	9b00      	ldr	r3, [sp, #0]
 8001012:	4299      	cmp	r1, r3
 8001014:	dcec      	bgt.n	8000ff0 <flash_memwrite+0x4c>
 8001016:	f8c8 0000 	str.w	r0, [r8]
		}
	}

	k = len % 4;		// see if buf fits full into 32 bit words
 800101a:	f005 0303 	and.w	r3, r5, #3

	for (i = 0; (i + q_index) < (len - k);) {		// take full words, avoid read buffer overflow
 800101e:	2600      	movs	r6, #0
	k = len % 4;		// see if buf fits full into 32 bit words
 8001020:	9302      	str	r3, [sp, #8]
	for (i = 0; (i + q_index) < (len - k);) {		// take full words, avoid read buffer overflow
 8001022:	9600      	str	r6, [sp, #0]
 8001024:	9b00      	ldr	r3, [sp, #0]
 8001026:	4419      	add	r1, r3
 8001028:	9b02      	ldr	r3, [sp, #8]
 800102a:	1aeb      	subs	r3, r5, r3
 800102c:	4299      	cmp	r1, r3
 800102e:	d229      	bcs.n	8001084 <flash_memwrite+0xe0>
 8001030:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 80010ec <flash_memwrite+0x148>
		for (j = lastbyte; j < 4; j++) {
 8001034:	f8d8 3000 	ldr.w	r3, [r8]
 8001038:	9301      	str	r3, [sp, #4]
 800103a:	9b01      	ldr	r3, [sp, #4]
 800103c:	2b03      	cmp	r3, #3
 800103e:	dc10      	bgt.n	8001062 <flash_memwrite+0xbe>
			data >>= 8;
 8001040:	9b03      	ldr	r3, [sp, #12]
 8001042:	0a1b      	lsrs	r3, r3, #8
 8001044:	9303      	str	r3, [sp, #12]
			data |= buf[i++] << 24;
 8001046:	9b00      	ldr	r3, [sp, #0]
 8001048:	1c59      	adds	r1, r3, #1
 800104a:	5ce2      	ldrb	r2, [r4, r3]
 800104c:	9100      	str	r1, [sp, #0]
 800104e:	9b03      	ldr	r3, [sp, #12]
 8001050:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001054:	9303      	str	r3, [sp, #12]
		for (j = lastbyte; j < 4; j++) {
 8001056:	9b01      	ldr	r3, [sp, #4]
 8001058:	3301      	adds	r3, #1
 800105a:	9301      	str	r3, [sp, #4]
 800105c:	9b01      	ldr	r3, [sp, #4]
 800105e:	2b03      	cmp	r3, #3
 8001060:	ddee      	ble.n	8001040 <flash_memwrite+0x9c>
		patt += 4;
#endif
		lastbyte = 0;	// no more residual

		//		printf("memptr=%08x, data[%d]=%08x\n", (uint32_t) memptr, i, data);
		flash_writeword(data);
 8001062:	9803      	ldr	r0, [sp, #12]
		lastbyte = 0;	// no more residual
 8001064:	f8c8 6000 	str.w	r6, [r8]
		flash_writeword(data);
 8001068:	f7ff ff72 	bl	8000f50 <flash_writeword>
	for (i = 0; (i + q_index) < (len - k);) {		// take full words, avoid read buffer overflow
 800106c:	9800      	ldr	r0, [sp, #0]
 800106e:	683a      	ldr	r2, [r7, #0]
 8001070:	9b02      	ldr	r3, [sp, #8]

		flash_memptr += 4;
 8001072:	f8d9 1000 	ldr.w	r1, [r9]
	for (i = 0; (i + q_index) < (len - k);) {		// take full words, avoid read buffer overflow
 8001076:	4402      	add	r2, r0
 8001078:	1aeb      	subs	r3, r5, r3
		flash_memptr += 4;
 800107a:	3104      	adds	r1, #4
	for (i = 0; (i + q_index) < (len - k);) {		// take full words, avoid read buffer overflow
 800107c:	429a      	cmp	r2, r3
		flash_memptr += 4;
 800107e:	f8c9 1000 	str.w	r1, [r9]
	for (i = 0; (i + q_index) < (len - k);) {		// take full words, avoid read buffer overflow
 8001082:	d3d7      	bcc.n	8001034 <flash_memwrite+0x90>
	}

	for (q_index = 0; i < len;) {
 8001084:	9b00      	ldr	r3, [sp, #0]
 8001086:	2200      	movs	r2, #0
 8001088:	429d      	cmp	r5, r3
 800108a:	603a      	str	r2, [r7, #0]
 800108c:	d90c      	bls.n	80010a8 <flash_memwrite+0x104>
 800108e:	4913      	ldr	r1, [pc, #76]	; (80010dc <flash_memwrite+0x138>)
 8001090:	2301      	movs	r3, #1
		q_bytes[q_index++] = buf[i++];		// put extra odd bytes in queue
 8001092:	9a00      	ldr	r2, [sp, #0]
 8001094:	1c50      	adds	r0, r2, #1
 8001096:	5ca2      	ldrb	r2, [r4, r2]
 8001098:	603b      	str	r3, [r7, #0]
	for (q_index = 0; i < len;) {
 800109a:	3301      	adds	r3, #1
		q_bytes[q_index++] = buf[i++];		// put extra odd bytes in queue
 800109c:	9000      	str	r0, [sp, #0]
 800109e:	f841 2b04 	str.w	r2, [r1], #4
	for (q_index = 0; i < len;) {
 80010a2:	9a00      	ldr	r2, [sp, #0]
 80010a4:	42aa      	cmp	r2, r5
 80010a6:	d3f4      	bcc.n	8001092 <flash_memwrite+0xee>
	}

///	memptr += len;
//	printf("memwrite: buf=0x%0x, size=%d, size_=%d, memptr=0x%x\n",(uint32_t)buf,size,len,(uint32_t)mem);
	return ((int) len);
}
 80010a8:	4628      	mov	r0, r5
 80010aa:	b005      	add	sp, #20
 80010ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		printf("memwrite: len %d at %u\n", len, flash_filelength);
 80010b0:	6832      	ldr	r2, [r6, #0]
 80010b2:	4629      	mov	r1, r5
 80010b4:	480a      	ldr	r0, [pc, #40]	; (80010e0 <flash_memwrite+0x13c>)
 80010b6:	f025 facd 	bl	8026654 <iprintf>
 80010ba:	e787      	b.n	8000fcc <flash_memwrite+0x28>
		res = EraseFlash(flash_memptr);
 80010bc:	f8df 902c 	ldr.w	r9, [pc, #44]	; 80010ec <flash_memwrite+0x148>
 80010c0:	f8d9 0000 	ldr.w	r0, [r9]
 80010c4:	f7ff fe76 	bl	8000db4 <EraseFlash>
		noterased = 0;
 80010c8:	f8c8 7000 	str.w	r7, [r8]
 80010cc:	e77c      	b.n	8000fc8 <flash_memwrite+0x24>
 80010ce:	bf00      	nop
 80010d0:	20000878 	.word	0x20000878
 80010d4:	20000874 	.word	0x20000874
 80010d8:	20000894 	.word	0x20000894
 80010dc:	20000884 	.word	0x20000884
 80010e0:	0802b180 	.word	0x0802b180
 80010e4:	20000008 	.word	0x20000008
 80010e8:	20000880 	.word	0x20000880
 80010ec:	2000087c 	.word	0x2000087c

080010f0 <memclose>:
	static FLASH_OBProgramInitTypeDef OBInitStruct;
	HAL_StatusTypeDef res;
	int i;

	noterased = 1;		// now assumed dirty
	if (flash_abort) {
 80010f0:	4b4e      	ldr	r3, [pc, #312]	; (800122c <memclose+0x13c>)
	noterased = 1;		// now assumed dirty
 80010f2:	2101      	movs	r1, #1
 80010f4:	4a4e      	ldr	r2, [pc, #312]	; (8001230 <memclose+0x140>)
	if (flash_abort) {
 80010f6:	6818      	ldr	r0, [r3, #0]
	noterased = 1;		// now assumed dirty
 80010f8:	6011      	str	r1, [r2, #0]
	if (flash_abort) {
 80010fa:	2800      	cmp	r0, #0
 80010fc:	d173      	bne.n	80011e6 <memclose+0xf6>
		http_downloading = NOT_LOADING;
		down_total = 0;		// unfreeze main
		return;
	}

	if (q_index > 0) {			// unfinished residual write still needed
 80010fe:	4b4d      	ldr	r3, [pc, #308]	; (8001234 <memclose+0x144>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	2b00      	cmp	r3, #0
void* memclose() {
 8001104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001108:	b084      	sub	sp, #16
	if (q_index > 0) {			// unfinished residual write still needed
 800110a:	dd0b      	ble.n	8001124 <memclose+0x34>
 800110c:	4a4a      	ldr	r2, [pc, #296]	; (8001238 <memclose+0x148>)
 800110e:	f102 0110 	add.w	r1, r2, #16
		residual = 0;
		for (i = 0; i < 4; i++) {
			residual >>= 8;
			residual |= (q_bytes[i] << 24);
 8001112:	f852 3b04 	ldr.w	r3, [r2], #4
 8001116:	061b      	lsls	r3, r3, #24
		for (i = 0; i < 4; i++) {
 8001118:	4291      	cmp	r1, r2
			residual |= (q_bytes[i] << 24);
 800111a:	ea43 2010 	orr.w	r0, r3, r0, lsr #8
		for (i = 0; i < 4; i++) {
 800111e:	d1f8      	bne.n	8001112 <memclose+0x22>
		}
		flash_writeword(residual);
 8001120:	f7ff ff16 	bl	8000f50 <flash_writeword>
	}

	printf("eeprom memclose: flash_load_addr=0x%08x, filelength=%d, flash_memptr=0x%0x total=%d\n", flash_load_address,
 8001124:	4e45      	ldr	r6, [pc, #276]	; (800123c <memclose+0x14c>)
 8001126:	4b46      	ldr	r3, [pc, #280]	; (8001240 <memclose+0x150>)
 8001128:	6832      	ldr	r2, [r6, #0]
 800112a:	4d46      	ldr	r5, [pc, #280]	; (8001244 <memclose+0x154>)
 800112c:	4f46      	ldr	r7, [pc, #280]	; (8001248 <memclose+0x158>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	6839      	ldr	r1, [r7, #0]
 8001132:	9200      	str	r2, [sp, #0]
 8001134:	4845      	ldr	r0, [pc, #276]	; (800124c <memclose+0x15c>)
 8001136:	682a      	ldr	r2, [r5, #0]
 8001138:	f025 fa8c 	bl	8026654 <iprintf>
			flash_filelength, (unsigned int) flash_memptr, down_total);
	osDelay(1000);
 800113c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001140:	f015 fa08 	bl	8016554 <osDelay>
	res = HAL_FLASH_Lock();
 8001144:	f00b f8b0 	bl	800c2a8 <HAL_FLASH_Lock>
	if (res != HAL_OK) {
 8001148:	4604      	mov	r4, r0
 800114a:	2800      	cmp	r0, #0
 800114c:	d152      	bne.n	80011f4 <memclose+0x104>
		printf("eeprom: flash2 failed\n");
		down_total = 0;		// unfreeze main
		return ((void*) 0);
	}

	xcrc = flash_findcrc(flash_load_address, flash_filelength);
 800114e:	682b      	ldr	r3, [r5, #0]

// calculate the crc over a range of memory
uint32_t flash_findcrc(void *base, int length) {
	uint32_t crc, xinit = 0xffffffff;

	crc = xcrc32(base, length, xinit);
 8001150:	f04f 32ff 	mov.w	r2, #4294967295
	xcrc = flash_findcrc(flash_load_address, flash_filelength);
 8001154:	f8d7 8000 	ldr.w	r8, [r7]
	crc = xcrc32(base, length, xinit);
 8001158:	4619      	mov	r1, r3
 800115a:	9303      	str	r3, [sp, #12]
 800115c:	4640      	mov	r0, r8
 800115e:	f7ff fd43 	bl	8000be8 <xcrc32>
 8001162:	4605      	mov	r5, r0
	printf("findcrc: crc=0x%08x, base=0x%08x, len=%d\n", crc, base, length);
 8001164:	9b03      	ldr	r3, [sp, #12]
 8001166:	4642      	mov	r2, r8
 8001168:	4839      	ldr	r0, [pc, #228]	; (8001250 <memclose+0x160>)
 800116a:	4629      	mov	r1, r5
 800116c:	f025 fa72 	bl	8026654 <iprintf>
	if ((dl_filecrc != xcrc) && (dl_filecrc != 0xffffffff)) {
 8001170:	4b38      	ldr	r3, [pc, #224]	; (8001254 <memclose+0x164>)
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	1c53      	adds	r3, r2, #1
 8001176:	d008      	beq.n	800118a <memclose+0x9a>
 8001178:	42aa      	cmp	r2, r5
 800117a:	d006      	beq.n	800118a <memclose+0x9a>
		printf(
 800117c:	4623      	mov	r3, r4
 800117e:	4629      	mov	r1, r5
 8001180:	4835      	ldr	r0, [pc, #212]	; (8001258 <memclose+0x168>)
		down_total = 0;		// unfreeze main
 8001182:	6034      	str	r4, [r6, #0]
		printf(
 8001184:	f025 fa66 	bl	8026654 <iprintf>
 8001188:	e027      	b.n	80011da <memclose+0xea>
		osDelay(5);
 800118a:	2005      	movs	r0, #5
 800118c:	f015 f9e2 	bl	8016554 <osDelay>
		HAL_FLASHEx_OBGetConfig(&OBInitStruct);
 8001190:	4832      	ldr	r0, [pc, #200]	; (800125c <memclose+0x16c>)
 8001192:	f00b fa77 	bl	800c684 <HAL_FLASHEx_OBGetConfig>
		HAL_FLASH_OB_Unlock();
 8001196:	f00b f891 	bl	800c2bc <HAL_FLASH_OB_Unlock>
		OBInitStruct.BootAddr0 = (flash_load_address == LOADER_BASE_MEM1) ? 0x2000 : 0x2040;
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	482f      	ldr	r0, [pc, #188]	; (800125c <memclose+0x16c>)
 800119e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80011a2:	bf0b      	itete	eq
 80011a4:	f44f 5200 	moveq.w	r2, #8192	; 0x2000
 80011a8:	f44f 5201 	movne.w	r2, #8256	; 0x2040
 80011ac:	f44f 5301 	moveq.w	r3, #8256	; 0x2040
 80011b0:	f44f 5300 	movne.w	r3, #8192	; 0x2000
		OBInitStruct.BootAddr1 = (flash_load_address == LOADER_BASE_MEM1) ? 0x2040 : 0x2000;
 80011b4:	e9c0 2306 	strd	r2, r3, [r0, #24]
		res = HAL_FLASHEx_OBProgram(&OBInitStruct);
 80011b8:	f00b f98c 	bl	800c4d4 <HAL_FLASHEx_OBProgram>
		if (res != HAL_OK) {
 80011bc:	bb78      	cbnz	r0, 800121e <memclose+0x12e>
		res = HAL_FLASH_OB_Launch();
 80011be:	f00b f899 	bl	800c2f4 <HAL_FLASH_OB_Launch>
		if (res != HAL_OK) {
 80011c2:	bb28      	cbnz	r0, 8001210 <memclose+0x120>
		HAL_FLASH_OB_Lock();
 80011c4:	f00b f88c 	bl	800c2e0 <HAL_FLASH_OB_Lock>
		printf("New FLASH image loaded; rebooting please wait 45 secs...\n");
 80011c8:	4825      	ldr	r0, [pc, #148]	; (8001260 <memclose+0x170>)
 80011ca:	f025 fadf 	bl	802678c <puts>
		osDelay(50);
 80011ce:	2032      	movs	r0, #50	; 0x32
 80011d0:	f015 f9c0 	bl	8016554 <osDelay>
		rebootme(0);
 80011d4:	2000      	movs	r0, #0
 80011d6:	f002 fd45 	bl	8003c64 <rebootme>
	http_downloading = NOT_LOADING;
 80011da:	4b22      	ldr	r3, [pc, #136]	; (8001264 <memclose+0x174>)
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
}
 80011e0:	b004      	add	sp, #16
 80011e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		flash_abort = 0;
 80011e6:	2200      	movs	r2, #0
		http_downloading = NOT_LOADING;
 80011e8:	481e      	ldr	r0, [pc, #120]	; (8001264 <memclose+0x174>)
		down_total = 0;		// unfreeze main
 80011ea:	4914      	ldr	r1, [pc, #80]	; (800123c <memclose+0x14c>)
		flash_abort = 0;
 80011ec:	601a      	str	r2, [r3, #0]
		http_downloading = NOT_LOADING;
 80011ee:	6002      	str	r2, [r0, #0]
		down_total = 0;		// unfreeze main
 80011f0:	600a      	str	r2, [r1, #0]
}
 80011f2:	4770      	bx	lr
		printf("LockFlash: failed to lock\n");
 80011f4:	481c      	ldr	r0, [pc, #112]	; (8001268 <memclose+0x178>)
 80011f6:	f025 fac9 	bl	802678c <puts>
		printflasherr();
 80011fa:	f7ff fd4f 	bl	8000c9c <printflasherr>
		printf("eeprom: flash2 failed\n");
 80011fe:	481b      	ldr	r0, [pc, #108]	; (800126c <memclose+0x17c>)
 8001200:	f025 fac4 	bl	802678c <puts>
		down_total = 0;		// unfreeze main
 8001204:	2300      	movs	r3, #0
		return ((void*) 0);
 8001206:	4618      	mov	r0, r3
		down_total = 0;		// unfreeze main
 8001208:	6033      	str	r3, [r6, #0]
}
 800120a:	b004      	add	sp, #16
 800120c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			printf("memclose: failed to OBLaunch %d\n", res);
 8001210:	4601      	mov	r1, r0
 8001212:	4817      	ldr	r0, [pc, #92]	; (8001270 <memclose+0x180>)
 8001214:	f025 fa1e 	bl	8026654 <iprintf>
			down_total = 0;		// unfreeze main
 8001218:	2300      	movs	r3, #0
 800121a:	6033      	str	r3, [r6, #0]
 800121c:	e7d2      	b.n	80011c4 <memclose+0xd4>
			printf("memclose: failed to OBProgram %d\n", res);
 800121e:	4601      	mov	r1, r0
 8001220:	4814      	ldr	r0, [pc, #80]	; (8001274 <memclose+0x184>)
 8001222:	f025 fa17 	bl	8026654 <iprintf>
			down_total = 0;		// unfreeze main
 8001226:	2300      	movs	r3, #0
 8001228:	6033      	str	r3, [r6, #0]
 800122a:	e7c8      	b.n	80011be <memclose+0xce>
 800122c:	20000874 	.word	0x20000874
 8001230:	20000008 	.word	0x20000008
 8001234:	20000894 	.word	0x20000894
 8001238:	20000884 	.word	0x20000884
 800123c:	20001690 	.word	0x20001690
 8001240:	2000087c 	.word	0x2000087c
 8001244:	20000878 	.word	0x20000878
 8001248:	20000004 	.word	0x20000004
 800124c:	0802b198 	.word	0x0802b198
 8001250:	0802b2f8 	.word	0x0802b2f8
 8001254:	20000870 	.word	0x20000870
 8001258:	0802b208 	.word	0x0802b208
 800125c:	20000850 	.word	0x20000850
 8001260:	0802b2bc 	.word	0x0802b2bc
 8001264:	200018dc 	.word	0x200018dc
 8001268:	0802af10 	.word	0x0802af10
 800126c:	0802b1f0 	.word	0x0802b1f0
 8001270:	0802b298 	.word	0x0802b298
 8001274:	0802b274 	.word	0x0802b274

08001278 <vApplicationIdleHook>:
	 specified, or call vTaskDelay()). If the application makes use of the
	 vTaskDelete() API function (as this demo application does) then it is also
	 important that vApplicationIdleHook() is permitted to return to its calling
	 function, because it is the responsibility of the idle task to clean up
	 memory allocated by the kernel to any task that has since been deleted. */
}
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop

0800127c <vApplicationStackOverflowHook>:
/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName) {
	/* Run time stack overflow checking is performed if
	 configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
	 called if a stack overflow is detected. */
}
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop

08001280 <vApplicationMallocFailedHook>:
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop

08001284 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001284:	4b05      	ldr	r3, [pc, #20]	; (800129c <vApplicationGetIdleTaskMemory+0x18>)
{
 8001286:	b410      	push	{r4}
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001288:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800128a:	f44f 7380 	mov.w	r3, #256	; 0x100
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800128e:	4c04      	ldr	r4, [pc, #16]	; (80012a0 <vApplicationGetIdleTaskMemory+0x1c>)
 8001290:	600c      	str	r4, [r1, #0]
  /* place for user code */
}
 8001292:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001296:	6013      	str	r3, [r2, #0]
}
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	20000c98 	.word	0x20000c98
 80012a0:	20000898 	.word	0x20000898

080012a4 <vApplicationGetTimerTaskMemory>:
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 80012a4:	4b05      	ldr	r3, [pc, #20]	; (80012bc <vApplicationGetTimerTaskMemory+0x18>)
{
 80012a6:	b410      	push	{r4}
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 80012a8:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80012aa:	f44f 7300 	mov.w	r3, #512	; 0x200
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 80012ae:	4c04      	ldr	r4, [pc, #16]	; (80012c0 <vApplicationGetTimerTaskMemory+0x1c>)
 80012b0:	600c      	str	r4, [r1, #0]
  /* place for user code */
}
 80012b2:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80012b6:	6013      	str	r3, [r2, #0]
}
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	2000154c 	.word	0x2000154c
 80012c0:	20000d4c 	.word	0x20000d4c

080012c4 <httpc_tcp_sent>:
	/* nothing to do here for now */
	LWIP_UNUSED_ARG(arg);
	LWIP_UNUSED_ARG(pcb);
	LWIP_UNUSED_ARG(len);
	return ERR_OK;
}
 80012c4:	2000      	movs	r0, #0
 80012c6:	4770      	bx	lr

080012c8 <RecvHttpHeaderCallback>:
uint32_t http_content_len = 0;
char rxbuffer[540];
char domain_name[30];
err_t error;

err_t RecvHttpHeaderCallback(httpc_state_t *connection, void *arg, struct pbuf *hdr, u16_t hdr_len, u32_t content_len) {
 80012c8:	9a00      	ldr	r2, [sp, #0]
//	for (i = 0; i < hdr_len; i++) {
//		putchar(buf[i]);
//	}
//	printf("\n");
	return ERR_OK;
}
 80012ca:	2000      	movs	r0, #0
	http_content_len = content_len;
 80012cc:	4b01      	ldr	r3, [pc, #4]	; (80012d4 <RecvHttpHeaderCallback+0xc>)
 80012ce:	601a      	str	r2, [r3, #0]
}
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	20001694 	.word	0x20001694

080012d8 <httpc_get_internal_addr>:
static err_t httpc_get_internal_addr(httpc_state_t *req, const ip_addr_t *ipaddr) {
 80012d8:	b570      	push	{r4, r5, r6, lr}
	LWIP_ASSERT("req != NULL", req != NULL);
 80012da:	4604      	mov	r4, r0
static err_t httpc_get_internal_addr(httpc_state_t *req, const ip_addr_t *ipaddr) {
 80012dc:	460d      	mov	r5, r1
	LWIP_ASSERT("req != NULL", req != NULL);
 80012de:	b158      	cbz	r0, 80012f8 <httpc_get_internal_addr+0x20>
	if (&req->remote_addr != ipaddr) {
 80012e0:	1d21      	adds	r1, r4, #4
 80012e2:	42a9      	cmp	r1, r5
 80012e4:	d001      	beq.n	80012ea <httpc_get_internal_addr+0x12>
		req->remote_addr = *ipaddr;
 80012e6:	682b      	ldr	r3, [r5, #0]
 80012e8:	6063      	str	r3, [r4, #4]
	err = altcp_connect(req->pcb, &req->remote_addr, req->remote_port, httpc_tcp_connected);
 80012ea:	8922      	ldrh	r2, [r4, #8]
 80012ec:	6820      	ldr	r0, [r4, #0]
 80012ee:	4b06      	ldr	r3, [pc, #24]	; (8001308 <httpc_get_internal_addr+0x30>)
}
 80012f0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	err = altcp_connect(req->pcb, &req->remote_addr, req->remote_port, httpc_tcp_connected);
 80012f4:	f01b bd9e 	b.w	801ce34 <tcp_connect>
	LWIP_ASSERT("req != NULL", req != NULL);
 80012f8:	4b04      	ldr	r3, [pc, #16]	; (800130c <httpc_get_internal_addr+0x34>)
 80012fa:	f240 1299 	movw	r2, #409	; 0x199
 80012fe:	4904      	ldr	r1, [pc, #16]	; (8001310 <httpc_get_internal_addr+0x38>)
 8001300:	4804      	ldr	r0, [pc, #16]	; (8001314 <httpc_get_internal_addr+0x3c>)
 8001302:	f025 f9a7 	bl	8026654 <iprintf>
 8001306:	e7eb      	b.n	80012e0 <httpc_get_internal_addr+0x8>
 8001308:	08001749 	.word	0x08001749
 800130c:	0802b324 	.word	0x0802b324
 8001310:	0802b340 	.word	0x0802b340
 8001314:	0802b34c 	.word	0x0802b34c

08001318 <httpc_free_state>:
static err_t httpc_free_state(httpc_state_t *req) {
 8001318:	b538      	push	{r3, r4, r5, lr}
 800131a:	4604      	mov	r4, r0
	if (req->request != NULL) {
 800131c:	6900      	ldr	r0, [r0, #16]
 800131e:	b118      	cbz	r0, 8001328 <httpc_free_state+0x10>
		pbuf_free(req->request);
 8001320:	f01b f8ce 	bl	801c4c0 <pbuf_free>
		req->request = NULL;
 8001324:	2300      	movs	r3, #0
 8001326:	6123      	str	r3, [r4, #16]
	if (req->rx_hdrs != NULL) {
 8001328:	6960      	ldr	r0, [r4, #20]
 800132a:	b118      	cbz	r0, 8001334 <httpc_free_state+0x1c>
		pbuf_free(req->rx_hdrs);
 800132c:	f01b f8c8 	bl	801c4c0 <pbuf_free>
		req->rx_hdrs = NULL;
 8001330:	2300      	movs	r3, #0
 8001332:	6163      	str	r3, [r4, #20]
	tpcb = req->pcb;
 8001334:	6825      	ldr	r5, [r4, #0]
	mem_free(req);
 8001336:	4620      	mov	r0, r4
 8001338:	f01a f816 	bl	801b368 <mem_free>
	if (tpcb != NULL) {
 800133c:	b1c5      	cbz	r5, 8001370 <httpc_free_state+0x58>
		altcp_arg(tpcb, NULL);
 800133e:	2100      	movs	r1, #0
 8001340:	4628      	mov	r0, r5
 8001342:	f01b fe7d 	bl	801d040 <tcp_arg>
		altcp_recv(tpcb, NULL);
 8001346:	2100      	movs	r1, #0
 8001348:	4628      	mov	r0, r5
 800134a:	f01b fe7d 	bl	801d048 <tcp_recv>
		altcp_err(tpcb, NULL);
 800134e:	2100      	movs	r1, #0
 8001350:	4628      	mov	r0, r5
 8001352:	f01b feb1 	bl	801d0b8 <tcp_err>
		altcp_poll(tpcb, NULL, 0);
 8001356:	2200      	movs	r2, #0
 8001358:	4628      	mov	r0, r5
 800135a:	4611      	mov	r1, r2
 800135c:	f01b fece 	bl	801d0fc <tcp_poll>
		altcp_sent(tpcb, NULL);
 8001360:	4628      	mov	r0, r5
 8001362:	2100      	movs	r1, #0
 8001364:	f01b fe8c 	bl	801d080 <tcp_sent>
		r = altcp_close(tpcb);
 8001368:	4628      	mov	r0, r5
 800136a:	f01c fd25 	bl	801ddb8 <tcp_close>
		if (r != ERR_OK) {
 800136e:	b908      	cbnz	r0, 8001374 <httpc_free_state+0x5c>
	return ERR_OK;
 8001370:	2000      	movs	r0, #0
}
 8001372:	bd38      	pop	{r3, r4, r5, pc}
			altcp_abort(tpcb);
 8001374:	4628      	mov	r0, r5
 8001376:	f01c fb27 	bl	801d9c8 <tcp_abort>
			return ERR_ABRT;
 800137a:	f06f 000c 	mvn.w	r0, #12
}
 800137e:	bd38      	pop	{r3, r4, r5, pc}

08001380 <HttpClientFileReceiveCallback>:

//	printf("HttpClientPageResultCallback: srv_res=%lu, content bytes=%lu\n", srv_res, rx_content_len);
	returnpage(rxbuffer, down_total, err);
}

int HttpClientFileReceiveCallback(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err) {
 8001380:	b510      	push	{r4, lr}
	char *buf;
	struct pbuf *q;
	int count = 0, tlen = 0, len = 0;

	if (http_downloading == FLASH_LOADING) {
 8001382:	4c08      	ldr	r4, [pc, #32]	; (80013a4 <HttpClientFileReceiveCallback+0x24>)
 8001384:	6824      	ldr	r4, [r4, #0]
 8001386:	2c01      	cmp	r4, #1
 8001388:	d003      	beq.n	8001392 <HttpClientFileReceiveCallback+0x12>
		stm_rx_callback(arg, pcb, p, err);
	} else if (http_downloading == NXT_LOADING) {
 800138a:	2c03      	cmp	r4, #3
 800138c:	d005      	beq.n	800139a <HttpClientFileReceiveCallback+0x1a>
		nxt_rx_callback(arg, pcb, p, err);
	}

	return (0);
}
 800138e:	2000      	movs	r0, #0
 8001390:	bd10      	pop	{r4, pc}
		stm_rx_callback(arg, pcb, p, err);
 8001392:	f000 fdab 	bl	8001eec <stm_rx_callback>
}
 8001396:	2000      	movs	r0, #0
 8001398:	bd10      	pop	{r4, pc}
		nxt_rx_callback(arg, pcb, p, err);
 800139a:	f004 fee5 	bl	8006168 <nxt_rx_callback>
}
 800139e:	2000      	movs	r0, #0
 80013a0:	bd10      	pop	{r4, pc}
 80013a2:	bf00      	nop
 80013a4:	200018dc 	.word	0x200018dc

080013a8 <httpc_create_request_string.constprop.0.isra.0>:
static int httpc_create_request_string(const httpc_connection_t *settings, const char *server_name, int server_port,
 80013a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80013ac:	b084      	sub	sp, #16
 80013ae:	460c      	mov	r4, r1
 80013b0:	461d      	mov	r5, r3
 80013b2:	e9dd 780a 	ldrd	r7, r8, [sp, #40]	; 0x28
	if (settings->use_proxy) {
 80013b6:	b968      	cbnz	r0, 80013d4 <httpc_create_request_string.constprop.0.isra.0+0x2c>
		LWIP_ASSERT("server_name != NULL", server_name != NULL);
 80013b8:	2900      	cmp	r1, #0
 80013ba:	d032      	beq.n	8001422 <httpc_create_request_string.constprop.0.isra.0+0x7a>
		return snprintf(buffer, buffer_size, HTTPC_REQ_11_HOST_FORMAT(uri, server_name));
 80013bc:	4a1d      	ldr	r2, [pc, #116]	; (8001434 <httpc_create_request_string.constprop.0.isra.0+0x8c>)
 80013be:	462b      	mov	r3, r5
 80013c0:	4641      	mov	r1, r8
 80013c2:	4638      	mov	r0, r7
 80013c4:	e9cd 240a 	strd	r2, r4, [sp, #40]	; 0x28
 80013c8:	4a1b      	ldr	r2, [pc, #108]	; (8001438 <httpc_create_request_string.constprop.0.isra.0+0x90>)
}
 80013ca:	b004      	add	sp, #16
 80013cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		return snprintf(buffer, buffer_size, HTTPC_REQ_11_HOST_FORMAT(uri, server_name));
 80013d0:	f025 baf6 	b.w	80269c0 <sniprintf>
		LWIP_ASSERT("server_name != NULL", server_name != NULL);
 80013d4:	4616      	mov	r6, r2
 80013d6:	b1e1      	cbz	r1, 8001412 <httpc_create_request_string.constprop.0.isra.0+0x6a>
		if (server_port != HTTP_DEFAULT_PORT) {
 80013d8:	2e50      	cmp	r6, #80	; 0x50
 80013da:	d00d      	beq.n	80013f8 <httpc_create_request_string.constprop.0.isra.0+0x50>
			return snprintf(buffer, buffer_size,
 80013dc:	4623      	mov	r3, r4
 80013de:	9403      	str	r4, [sp, #12]
 80013e0:	4c14      	ldr	r4, [pc, #80]	; (8001434 <httpc_create_request_string.constprop.0.isra.0+0x8c>)
 80013e2:	4641      	mov	r1, r8
 80013e4:	4a15      	ldr	r2, [pc, #84]	; (800143c <httpc_create_request_string.constprop.0.isra.0+0x94>)
 80013e6:	4638      	mov	r0, r7
 80013e8:	9501      	str	r5, [sp, #4]
 80013ea:	9600      	str	r6, [sp, #0]
 80013ec:	9402      	str	r4, [sp, #8]
 80013ee:	f025 fae7 	bl	80269c0 <sniprintf>
}
 80013f2:	b004      	add	sp, #16
 80013f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return snprintf(buffer, buffer_size, HTTPC_REQ_11_PROXY_FORMAT(server_name, uri, server_name));
 80013f8:	4a0e      	ldr	r2, [pc, #56]	; (8001434 <httpc_create_request_string.constprop.0.isra.0+0x8c>)
 80013fa:	4641      	mov	r1, r8
 80013fc:	4623      	mov	r3, r4
 80013fe:	4638      	mov	r0, r7
 8001400:	9201      	str	r2, [sp, #4]
 8001402:	4a0f      	ldr	r2, [pc, #60]	; (8001440 <httpc_create_request_string.constprop.0.isra.0+0x98>)
 8001404:	9402      	str	r4, [sp, #8]
 8001406:	9500      	str	r5, [sp, #0]
 8001408:	f025 fada 	bl	80269c0 <sniprintf>
}
 800140c:	b004      	add	sp, #16
 800140e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		LWIP_ASSERT("server_name != NULL", server_name != NULL);
 8001412:	4b0c      	ldr	r3, [pc, #48]	; (8001444 <httpc_create_request_string.constprop.0.isra.0+0x9c>)
 8001414:	f240 12db 	movw	r2, #475	; 0x1db
 8001418:	490b      	ldr	r1, [pc, #44]	; (8001448 <httpc_create_request_string.constprop.0.isra.0+0xa0>)
 800141a:	480c      	ldr	r0, [pc, #48]	; (800144c <httpc_create_request_string.constprop.0.isra.0+0xa4>)
 800141c:	f025 f91a 	bl	8026654 <iprintf>
 8001420:	e7da      	b.n	80013d8 <httpc_create_request_string.constprop.0.isra.0+0x30>
		LWIP_ASSERT("server_name != NULL", server_name != NULL);
 8001422:	4b08      	ldr	r3, [pc, #32]	; (8001444 <httpc_create_request_string.constprop.0.isra.0+0x9c>)
 8001424:	f240 12e3 	movw	r2, #483	; 0x1e3
 8001428:	4907      	ldr	r1, [pc, #28]	; (8001448 <httpc_create_request_string.constprop.0.isra.0+0xa0>)
 800142a:	4808      	ldr	r0, [pc, #32]	; (800144c <httpc_create_request_string.constprop.0.isra.0+0xa4>)
 800142c:	f025 f912 	bl	8026654 <iprintf>
 8001430:	e7c4      	b.n	80013bc <httpc_create_request_string.constprop.0.isra.0+0x14>
 8001432:	bf00      	nop
 8001434:	0802b3e4 	.word	0x0802b3e4
 8001438:	0802b474 	.word	0x0802b474
 800143c:	0802b388 	.word	0x0802b388
 8001440:	0802b41c 	.word	0x0802b41c
 8001444:	0802b324 	.word	0x0802b324
 8001448:	0802b374 	.word	0x0802b374
 800144c:	0802b34c 	.word	0x0802b34c

08001450 <httpc_init_connection_common.constprop.0>:
static err_t httpc_init_connection_common(httpc_state_t **connection, const httpc_connection_t *settings,
 8001450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001454:	b085      	sub	sp, #20
 8001456:	460d      	mov	r5, r1
 8001458:	4690      	mov	r8, r2
 800145a:	461e      	mov	r6, r3
 800145c:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 8001460:	9003      	str	r0, [sp, #12]
	LWIP_ASSERT("uri != NULL", uri != NULL);
 8001462:	f1ba 0f00 	cmp.w	sl, #0
 8001466:	d063      	beq.n	8001530 <httpc_init_connection_common.constprop.0+0xe0>
	req_len = httpc_create_request_string(settings, server_name, server_port, uri, use_host, NULL, 0);
 8001468:	f04f 0900 	mov.w	r9, #0
 800146c:	4653      	mov	r3, sl
 800146e:	4632      	mov	r2, r6
 8001470:	4641      	mov	r1, r8
 8001472:	46b3      	mov	fp, r6
 8001474:	e9cd 9900 	strd	r9, r9, [sp]
 8001478:	79a8      	ldrb	r0, [r5, #6]
 800147a:	f7ff ff95 	bl	80013a8 <httpc_create_request_string.constprop.0.isra.0>
	if ((mem_alloc_len < alloc_len) || (req_len + 1 > 0xFFFF)) {
 800147e:	f64f 73fe 	movw	r3, #65534	; 0xfffe
	req_len = httpc_create_request_string(settings, server_name, server_port, uri, use_host, NULL, 0);
 8001482:	4607      	mov	r7, r0
	if ((mem_alloc_len < alloc_len) || (req_len + 1 > 0xFFFF)) {
 8001484:	4298      	cmp	r0, r3
 8001486:	d861      	bhi.n	800154c <httpc_init_connection_common.constprop.0+0xfc>
	req = (httpc_state_t*) mem_malloc((mem_size_t) alloc_len);
 8001488:	2034      	movs	r0, #52	; 0x34
 800148a:	f01a f929 	bl	801b6e0 <mem_malloc>
	if (req == NULL) {
 800148e:	4604      	mov	r4, r0
 8001490:	2800      	cmp	r0, #0
 8001492:	d064      	beq.n	800155e <httpc_init_connection_common.constprop.0+0x10e>
	memset(req, 0, sizeof(httpc_state_t));
 8001494:	4649      	mov	r1, r9
 8001496:	2234      	movs	r2, #52	; 0x34
 8001498:	f024 f93e 	bl	8025718 <memset>
	req->request = pbuf_alloc(PBUF_RAW, (u16_t) (req_len + 1), PBUF_RAM);
 800149c:	4648      	mov	r0, r9
	req->timeout_ticks = HTTPC_POLL_TIMEOUT;
 800149e:	2364      	movs	r3, #100	; 0x64
	req->request = pbuf_alloc(PBUF_RAW, (u16_t) (req_len + 1), PBUF_RAM);
 80014a0:	f107 0901 	add.w	r9, r7, #1
 80014a4:	f44f 7220 	mov.w	r2, #640	; 0x280
 80014a8:	fa1f f189 	uxth.w	r1, r9
	req->timeout_ticks = HTTPC_POLL_TIMEOUT;
 80014ac:	60e3      	str	r3, [r4, #12]
	req->request = pbuf_alloc(PBUF_RAW, (u16_t) (req_len + 1), PBUF_RAM);
 80014ae:	f01a fe35 	bl	801c11c <pbuf_alloc>
 80014b2:	6120      	str	r0, [r4, #16]
	if (req->request == NULL) {
 80014b4:	2800      	cmp	r0, #0
 80014b6:	d043      	beq.n	8001540 <httpc_init_connection_common.constprop.0+0xf0>
	if (req->request->next != NULL) {
 80014b8:	6803      	ldr	r3, [r0, #0]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d140      	bne.n	8001540 <httpc_init_connection_common.constprop.0+0xf0>
	req->hdr_content_len = HTTPC_CONTENT_LEN_INVALID;
 80014be:	f04f 33ff 	mov.w	r3, #4294967295
 80014c2:	62e3      	str	r3, [r4, #44]	; 0x2c
	req->pcb = altcp_new(settings->altcp_allocator);
 80014c4:	f01c fba0 	bl	801dc08 <tcp_new>
 80014c8:	6020      	str	r0, [r4, #0]
	if (req->pcb == NULL) {
 80014ca:	2800      	cmp	r0, #0
 80014cc:	d038      	beq.n	8001540 <httpc_init_connection_common.constprop.0+0xf0>
	req->remote_port = settings->use_proxy ? settings->proxy_port : server_port;
 80014ce:	79ab      	ldrb	r3, [r5, #6]
 80014d0:	bb63      	cbnz	r3, 800152c <httpc_init_connection_common.constprop.0+0xdc>
	altcp_arg(req->pcb, req);
 80014d2:	4621      	mov	r1, r4
	req->remote_port = settings->use_proxy ? settings->proxy_port : server_port;
 80014d4:	8126      	strh	r6, [r4, #8]
	altcp_arg(req->pcb, req);
 80014d6:	f01b fdb3 	bl	801d040 <tcp_arg>
	altcp_recv(req->pcb, httpc_tcp_recv);
 80014da:	4922      	ldr	r1, [pc, #136]	; (8001564 <httpc_init_connection_common.constprop.0+0x114>)
 80014dc:	6820      	ldr	r0, [r4, #0]
 80014de:	f01b fdb3 	bl	801d048 <tcp_recv>
	altcp_err(req->pcb, httpc_tcp_err);
 80014e2:	4921      	ldr	r1, [pc, #132]	; (8001568 <httpc_init_connection_common.constprop.0+0x118>)
 80014e4:	6820      	ldr	r0, [r4, #0]
 80014e6:	f01b fde7 	bl	801d0b8 <tcp_err>
	altcp_poll(req->pcb, httpc_tcp_poll, HTTPC_POLL_INTERVAL);
 80014ea:	2203      	movs	r2, #3
 80014ec:	491f      	ldr	r1, [pc, #124]	; (800156c <httpc_init_connection_common.constprop.0+0x11c>)
 80014ee:	6820      	ldr	r0, [r4, #0]
 80014f0:	f01b fe04 	bl	801d0fc <tcp_poll>
	altcp_sent(req->pcb, httpc_tcp_sent);
 80014f4:	491e      	ldr	r1, [pc, #120]	; (8001570 <httpc_init_connection_common.constprop.0+0x120>)
 80014f6:	6820      	ldr	r0, [r4, #0]
 80014f8:	f01b fdc2 	bl	801d080 <tcp_sent>
	req_len2 = httpc_create_request_string(settings, server_name, server_port, uri, use_host,
 80014fc:	f8cd 9004 	str.w	r9, [sp, #4]
			(char*) req->request->payload, req_len + 1);
 8001500:	6920      	ldr	r0, [r4, #16]
	req_len2 = httpc_create_request_string(settings, server_name, server_port, uri, use_host,
 8001502:	4653      	mov	r3, sl
 8001504:	465a      	mov	r2, fp
 8001506:	4641      	mov	r1, r8
 8001508:	6840      	ldr	r0, [r0, #4]
 800150a:	9000      	str	r0, [sp, #0]
 800150c:	79a8      	ldrb	r0, [r5, #6]
 800150e:	f7ff ff4b 	bl	80013a8 <httpc_create_request_string.constprop.0.isra.0>
	if (req_len2 != req_len) {
 8001512:	4287      	cmp	r7, r0
 8001514:	d11d      	bne.n	8001552 <httpc_init_connection_common.constprop.0+0x102>
	req->recv_fn = recv_fn;
 8001516:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
	return ERR_OK;
 8001518:	2000      	movs	r0, #0
	req->conn_settings = settings;
 800151a:	e9c4 3507 	strd	r3, r5, [r4, #28]
	req->callback_arg = callback_arg;
 800151e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8001520:	6263      	str	r3, [r4, #36]	; 0x24
	*connection = req;
 8001522:	9b03      	ldr	r3, [sp, #12]
 8001524:	601c      	str	r4, [r3, #0]
}
 8001526:	b005      	add	sp, #20
 8001528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	req->remote_port = settings->use_proxy ? settings->proxy_port : server_port;
 800152c:	88ae      	ldrh	r6, [r5, #4]
 800152e:	e7d0      	b.n	80014d2 <httpc_init_connection_common.constprop.0+0x82>
	LWIP_ASSERT("uri != NULL", uri != NULL);
 8001530:	4b10      	ldr	r3, [pc, #64]	; (8001574 <httpc_init_connection_common.constprop.0+0x124>)
 8001532:	f44f 72fb 	mov.w	r2, #502	; 0x1f6
 8001536:	4910      	ldr	r1, [pc, #64]	; (8001578 <httpc_init_connection_common.constprop.0+0x128>)
 8001538:	4810      	ldr	r0, [pc, #64]	; (800157c <httpc_init_connection_common.constprop.0+0x12c>)
 800153a:	f025 f88b 	bl	8026654 <iprintf>
 800153e:	e793      	b.n	8001468 <httpc_init_connection_common.constprop.0+0x18>
		httpc_free_state(req);
 8001540:	4620      	mov	r0, r4
 8001542:	f7ff fee9 	bl	8001318 <httpc_free_state>
		return ERR_MEM;
 8001546:	f04f 30ff 	mov.w	r0, #4294967295
 800154a:	e7ec      	b.n	8001526 <httpc_init_connection_common.constprop.0+0xd6>
		return ERR_VAL;
 800154c:	f06f 0005 	mvn.w	r0, #5
 8001550:	e7e9      	b.n	8001526 <httpc_init_connection_common.constprop.0+0xd6>
		httpc_free_state(req);
 8001552:	4620      	mov	r0, r4
 8001554:	f7ff fee0 	bl	8001318 <httpc_free_state>
		return ERR_VAL;
 8001558:	f06f 0005 	mvn.w	r0, #5
 800155c:	e7e3      	b.n	8001526 <httpc_init_connection_common.constprop.0+0xd6>
		return ERR_MEM;
 800155e:	f04f 30ff 	mov.w	r0, #4294967295
 8001562:	e7e0      	b.n	8001526 <httpc_init_connection_common.constprop.0+0xd6>
 8001564:	080018d9 	.word	0x080018d9
 8001568:	08001615 	.word	0x08001615
 800156c:	0800189d 	.word	0x0800189d
 8001570:	080012c5 	.word	0x080012c5
 8001574:	0802b324 	.word	0x0802b324
 8001578:	0802b4c4 	.word	0x0802b4c4
 800157c:	0802b34c 	.word	0x0802b34c

08001580 <HttpClientPageResultCallback>:
		err_t err) {
 8001580:	b530      	push	{r4, r5, lr}
 8001582:	b083      	sub	sp, #12
 8001584:	f99d 5018 	ldrsb.w	r5, [sp, #24]
	if (httpc_result != HTTPC_RESULT_OK) {
 8001588:	b949      	cbnz	r1, 800159e <HttpClientPageResultCallback+0x1e>
	if (err != ERR_OK) {
 800158a:	b9d5      	cbnz	r5, 80015c2 <HttpClientPageResultCallback+0x42>
 800158c:	4c18      	ldr	r4, [pc, #96]	; (80015f0 <HttpClientPageResultCallback+0x70>)
	returnpage(rxbuffer, down_total, err);
 800158e:	462a      	mov	r2, r5
 8001590:	6821      	ldr	r1, [r4, #0]
 8001592:	4818      	ldr	r0, [pc, #96]	; (80015f4 <HttpClientPageResultCallback+0x74>)
}
 8001594:	b003      	add	sp, #12
 8001596:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	returnpage(rxbuffer, down_total, err);
 800159a:	f007 bc01 	b.w	8008da0 <returnpage>
 800159e:	2909      	cmp	r1, #9
 80015a0:	460c      	mov	r4, r1
	switch (err) {
 80015a2:	d823      	bhi.n	80015ec <HttpClientPageResultCallback+0x6c>
 80015a4:	4b14      	ldr	r3, [pc, #80]	; (80015f8 <HttpClientPageResultCallback+0x78>)
 80015a6:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
	printf("clientresult: %s\n", msg);
 80015aa:	4611      	mov	r1, r2
 80015ac:	4813      	ldr	r0, [pc, #76]	; (80015fc <HttpClientPageResultCallback+0x7c>)
 80015ae:	9201      	str	r2, [sp, #4]
 80015b0:	f025 f850 	bl	8026654 <iprintf>
		printf("HttpClientPageResultCallback: %u: %s\n", httpc_result, clientresult(httpc_result));
 80015b4:	9a01      	ldr	r2, [sp, #4]
 80015b6:	4621      	mov	r1, r4
 80015b8:	4811      	ldr	r0, [pc, #68]	; (8001600 <HttpClientPageResultCallback+0x80>)
 80015ba:	f025 f84b 	bl	8026654 <iprintf>
	if (err != ERR_OK) {
 80015be:	2d00      	cmp	r5, #0
 80015c0:	d0e4      	beq.n	800158c <HttpClientPageResultCallback+0xc>
	if ((err > 0) || (-err >= (err_t) LWIP_ARRAYSIZE(lerr_strerr))) {
 80015c2:	f105 0310 	add.w	r3, r5, #16
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	2b10      	cmp	r3, #16
 80015ca:	d905      	bls.n	80015d8 <HttpClientPageResultCallback+0x58>
		printf("LWIP: Unknown error: total=%d\n", down_total);
 80015cc:	4c08      	ldr	r4, [pc, #32]	; (80015f0 <HttpClientPageResultCallback+0x70>)
 80015ce:	480d      	ldr	r0, [pc, #52]	; (8001604 <HttpClientPageResultCallback+0x84>)
 80015d0:	6821      	ldr	r1, [r4, #0]
 80015d2:	f025 f83f 	bl	8026654 <iprintf>
 80015d6:	e7da      	b.n	800158e <HttpClientPageResultCallback+0xe>
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 80015d8:	4269      	negs	r1, r5
 80015da:	4c05      	ldr	r4, [pc, #20]	; (80015f0 <HttpClientPageResultCallback+0x70>)
 80015dc:	4b0a      	ldr	r3, [pc, #40]	; (8001608 <HttpClientPageResultCallback+0x88>)
 80015de:	6822      	ldr	r2, [r4, #0]
 80015e0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80015e4:	4809      	ldr	r0, [pc, #36]	; (800160c <HttpClientPageResultCallback+0x8c>)
 80015e6:	f025 f835 	bl	8026654 <iprintf>
}
 80015ea:	e7d0      	b.n	800158e <HttpClientPageResultCallback+0xe>
		printf("HttpClientPageResultCallback: %u: %s\n", httpc_result, clientresult(httpc_result));
 80015ec:	4a08      	ldr	r2, [pc, #32]	; (8001610 <HttpClientPageResultCallback+0x90>)
 80015ee:	e7dc      	b.n	80015aa <HttpClientPageResultCallback+0x2a>
 80015f0:	20001690 	.word	0x20001690
 80015f4:	20001698 	.word	0x20001698
 80015f8:	0802b854 	.word	0x0802b854
 80015fc:	0802b4ec 	.word	0x0802b4ec
 8001600:	0802b500 	.word	0x0802b500
 8001604:	0802b528 	.word	0x0802b528
 8001608:	0802b87c 	.word	0x0802b87c
 800160c:	0802b548 	.word	0x0802b548
 8001610:	0802b4d0 	.word	0x0802b4d0

08001614 <httpc_tcp_err>:
static void httpc_tcp_err(void *arg, err_t err) {
 8001614:	b570      	push	{r4, r5, r6, lr}
 8001616:	4604      	mov	r4, r0
 8001618:	b082      	sub	sp, #8
	printf("httpc_tcp_err: %d", err);
 800161a:	480c      	ldr	r0, [pc, #48]	; (800164c <httpc_tcp_err+0x38>)
static void httpc_tcp_err(void *arg, err_t err) {
 800161c:	460d      	mov	r5, r1
	printf("httpc_tcp_err: %d", err);
 800161e:	f025 f819 	bl	8026654 <iprintf>
	if (req != NULL) {
 8001622:	b184      	cbz	r4, 8001646 <httpc_tcp_err+0x32>
		req->pcb = NULL;
 8001624:	2300      	movs	r3, #0
		if (req->conn_settings != NULL) {
 8001626:	6a22      	ldr	r2, [r4, #32]
		req->pcb = NULL;
 8001628:	6023      	str	r3, [r4, #0]
		if (req->conn_settings != NULL) {
 800162a:	b132      	cbz	r2, 800163a <httpc_tcp_err+0x26>
			if (req->conn_settings->result_fn != NULL) {
 800162c:	6896      	ldr	r6, [r2, #8]
 800162e:	b126      	cbz	r6, 800163a <httpc_tcp_err+0x26>
				req->conn_settings->result_fn(req->callback_arg, result, req->rx_content_len, server_response, err);
 8001630:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001632:	2104      	movs	r1, #4
 8001634:	9500      	str	r5, [sp, #0]
 8001636:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001638:	47b0      	blx	r6
		return httpc_free_state(req);
 800163a:	4620      	mov	r0, r4
}
 800163c:	b002      	add	sp, #8
 800163e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return httpc_free_state(req);
 8001642:	f7ff be69 	b.w	8001318 <httpc_free_state>
}
 8001646:	b002      	add	sp, #8
 8001648:	bd70      	pop	{r4, r5, r6, pc}
 800164a:	bf00      	nop
 800164c:	0802b568 	.word	0x0802b568

08001650 <HttpClientFileResultCallback>:
		err_t err) {
 8001650:	b530      	push	{r4, r5, lr}
 8001652:	460c      	mov	r4, r1
 8001654:	b083      	sub	sp, #12
 8001656:	f99d 5018 	ldrsb.w	r5, [sp, #24]
	nxt_sendres();		// upload any residual buffer to the LCD (dont care if this is stm firmware callback)
 800165a:	f004 fd53 	bl	8006104 <nxt_sendres>
	if (httpc_result != HTTPC_RESULT_OK) {
 800165e:	b95c      	cbnz	r4, 8001678 <HttpClientFileResultCallback+0x28>
	if (err != ERR_OK) {
 8001660:	2d00      	cmp	r5, #0
 8001662:	d139      	bne.n	80016d8 <HttpClientFileResultCallback+0x88>
	if (flash_memptr != 0) {
 8001664:	4b1d      	ldr	r3, [pc, #116]	; (80016dc <HttpClientFileResultCallback+0x8c>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	b10b      	cbz	r3, 800166e <HttpClientFileResultCallback+0x1e>
		memclose();
 800166a:	f7ff fd41 	bl	80010f0 <memclose>
	http_downloading = NOT_LOADING;		// whatever the result
 800166e:	4b1c      	ldr	r3, [pc, #112]	; (80016e0 <HttpClientFileResultCallback+0x90>)
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
}
 8001674:	b003      	add	sp, #12
 8001676:	bd30      	pop	{r4, r5, pc}
	switch (err) {
 8001678:	2c09      	cmp	r4, #9
 800167a:	d821      	bhi.n	80016c0 <HttpClientFileResultCallback+0x70>
 800167c:	4b19      	ldr	r3, [pc, #100]	; (80016e4 <HttpClientFileResultCallback+0x94>)
 800167e:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
	printf("clientresult: %s\n", msg);
 8001682:	4611      	mov	r1, r2
 8001684:	4818      	ldr	r0, [pc, #96]	; (80016e8 <HttpClientFileResultCallback+0x98>)
 8001686:	9201      	str	r2, [sp, #4]
 8001688:	f024 ffe4 	bl	8026654 <iprintf>
		printf("HttpClientFileResultCallback: %u: %s\n", httpc_result, clientresult(httpc_result));
 800168c:	4621      	mov	r1, r4
 800168e:	9a01      	ldr	r2, [sp, #4]
 8001690:	4816      	ldr	r0, [pc, #88]	; (80016ec <HttpClientFileResultCallback+0x9c>)
 8001692:	f024 ffdf 	bl	8026654 <iprintf>
		flash_memptr = 0;
 8001696:	4c11      	ldr	r4, [pc, #68]	; (80016dc <HttpClientFileResultCallback+0x8c>)
 8001698:	2100      	movs	r1, #0
		nxt_abort = 1;
 800169a:	4b15      	ldr	r3, [pc, #84]	; (80016f0 <HttpClientFileResultCallback+0xa0>)
 800169c:	2201      	movs	r2, #1
		flash_memptr = 0;
 800169e:	6021      	str	r1, [r4, #0]
		nxt_abort = 1;
 80016a0:	601a      	str	r2, [r3, #0]
	if (err != ERR_OK) {
 80016a2:	2d00      	cmp	r5, #0
 80016a4:	d0e3      	beq.n	800166e <HttpClientFileResultCallback+0x1e>
	if ((err > 0) || (-err >= (err_t) LWIP_ARRAYSIZE(lerr_strerr))) {
 80016a6:	f105 0310 	add.w	r3, r5, #16
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	2b10      	cmp	r3, #16
 80016ae:	d909      	bls.n	80016c4 <HttpClientFileResultCallback+0x74>
		printf("LWIP: Unknown error: total=%d\n", down_total);
 80016b0:	4b10      	ldr	r3, [pc, #64]	; (80016f4 <HttpClientFileResultCallback+0xa4>)
 80016b2:	4811      	ldr	r0, [pc, #68]	; (80016f8 <HttpClientFileResultCallback+0xa8>)
 80016b4:	6819      	ldr	r1, [r3, #0]
 80016b6:	f024 ffcd 	bl	8026654 <iprintf>
		flash_memptr = 0;
 80016ba:	2300      	movs	r3, #0
 80016bc:	6023      	str	r3, [r4, #0]
	if (flash_memptr != 0) {
 80016be:	e7d6      	b.n	800166e <HttpClientFileResultCallback+0x1e>
		printf("HttpClientFileResultCallback: %u: %s\n", httpc_result, clientresult(httpc_result));
 80016c0:	4a0e      	ldr	r2, [pc, #56]	; (80016fc <HttpClientFileResultCallback+0xac>)
 80016c2:	e7de      	b.n	8001682 <HttpClientFileResultCallback+0x32>
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 80016c4:	4269      	negs	r1, r5
 80016c6:	4b0e      	ldr	r3, [pc, #56]	; (8001700 <HttpClientFileResultCallback+0xb0>)
 80016c8:	4a0a      	ldr	r2, [pc, #40]	; (80016f4 <HttpClientFileResultCallback+0xa4>)
 80016ca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80016ce:	6812      	ldr	r2, [r2, #0]
 80016d0:	480c      	ldr	r0, [pc, #48]	; (8001704 <HttpClientFileResultCallback+0xb4>)
 80016d2:	f024 ffbf 	bl	8026654 <iprintf>
}
 80016d6:	e7f0      	b.n	80016ba <HttpClientFileResultCallback+0x6a>
 80016d8:	4c00      	ldr	r4, [pc, #0]	; (80016dc <HttpClientFileResultCallback+0x8c>)
 80016da:	e7e4      	b.n	80016a6 <HttpClientFileResultCallback+0x56>
 80016dc:	2000087c 	.word	0x2000087c
 80016e0:	200018dc 	.word	0x200018dc
 80016e4:	0802b854 	.word	0x0802b854
 80016e8:	0802b4ec 	.word	0x0802b4ec
 80016ec:	0802b57c 	.word	0x0802b57c
 80016f0:	20003120 	.word	0x20003120
 80016f4:	20001690 	.word	0x20001690
 80016f8:	0802b528 	.word	0x0802b528
 80016fc:	0802b4d0 	.word	0x0802b4d0
 8001700:	0802b87c 	.word	0x0802b87c
 8001704:	0802b548 	.word	0x0802b548

08001708 <httpc_dns_found>:
static void httpc_dns_found(const char *hostname, const ip_addr_t *ipaddr, void *arg) {
 8001708:	b530      	push	{r4, r5, lr}
 800170a:	4614      	mov	r4, r2
 800170c:	b083      	sub	sp, #12
	if (ipaddr != NULL) {
 800170e:	b1b1      	cbz	r1, 800173e <httpc_dns_found+0x36>
		err = httpc_get_internal_addr(req, ipaddr);
 8001710:	4610      	mov	r0, r2
 8001712:	f7ff fde1 	bl	80012d8 <httpc_get_internal_addr>
		if (err == ERR_OK) {
 8001716:	b180      	cbz	r0, 800173a <httpc_dns_found+0x32>
		result = HTTPC_RESULT_ERR_CONNECT;
 8001718:	2102      	movs	r1, #2
	if (req != NULL) {
 800171a:	b174      	cbz	r4, 800173a <httpc_dns_found+0x32>
		if (req->conn_settings != NULL) {
 800171c:	6a23      	ldr	r3, [r4, #32]
 800171e:	b133      	cbz	r3, 800172e <httpc_dns_found+0x26>
			if (req->conn_settings->result_fn != NULL) {
 8001720:	689d      	ldr	r5, [r3, #8]
 8001722:	b125      	cbz	r5, 800172e <httpc_dns_found+0x26>
				req->conn_settings->result_fn(req->callback_arg, result, req->rx_content_len, server_response, err);
 8001724:	9000      	str	r0, [sp, #0]
 8001726:	2300      	movs	r3, #0
 8001728:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 800172c:	47a8      	blx	r5
		return httpc_free_state(req);
 800172e:	4620      	mov	r0, r4
}
 8001730:	b003      	add	sp, #12
 8001732:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		return httpc_free_state(req);
 8001736:	f7ff bdef 	b.w	8001318 <httpc_free_state>
}
 800173a:	b003      	add	sp, #12
 800173c:	bd30      	pop	{r4, r5, pc}
		result = HTTPC_RESULT_ERR_HOSTNAME;
 800173e:	2103      	movs	r1, #3
		err = ERR_ARG;
 8001740:	f06f 000f 	mvn.w	r0, #15
 8001744:	e7e9      	b.n	800171a <httpc_dns_found+0x12>
 8001746:	bf00      	nop

08001748 <httpc_tcp_connected>:
	r = altcp_write(req->pcb, req->request->payload, req->request->len - 1, TCP_WRITE_FLAG_COPY);
 8001748:	6901      	ldr	r1, [r0, #16]
 800174a:	2301      	movs	r3, #1
 800174c:	894a      	ldrh	r2, [r1, #10]
 800174e:	6849      	ldr	r1, [r1, #4]
 8001750:	3a01      	subs	r2, #1
static err_t httpc_tcp_connected(void *arg, struct altcp_pcb *pcb, err_t err) {
 8001752:	b570      	push	{r4, r5, r6, lr}
	r = altcp_write(req->pcb, req->request->payload, req->request->len - 1, TCP_WRITE_FLAG_COPY);
 8001754:	b292      	uxth	r2, r2
static err_t httpc_tcp_connected(void *arg, struct altcp_pcb *pcb, err_t err) {
 8001756:	b082      	sub	sp, #8
 8001758:	4604      	mov	r4, r0
	r = altcp_write(req->pcb, req->request->payload, req->request->len - 1, TCP_WRITE_FLAG_COPY);
 800175a:	6800      	ldr	r0, [r0, #0]
 800175c:	f01e fa48 	bl	801fbf0 <tcp_write>
	if (r != ERR_OK) {
 8001760:	4605      	mov	r5, r0
 8001762:	b948      	cbnz	r0, 8001778 <httpc_tcp_connected+0x30>
	pbuf_free(req->request);
 8001764:	6920      	ldr	r0, [r4, #16]
 8001766:	f01a feab 	bl	801c4c0 <pbuf_free>
	altcp_output(req->pcb);
 800176a:	6820      	ldr	r0, [r4, #0]
	req->request = NULL;
 800176c:	6125      	str	r5, [r4, #16]
	altcp_output(req->pcb);
 800176e:	f01f f859 	bl	8020824 <tcp_output>
}
 8001772:	4628      	mov	r0, r5
 8001774:	b002      	add	sp, #8
 8001776:	bd70      	pop	{r4, r5, r6, pc}
		if (req->conn_settings != NULL) {
 8001778:	6a23      	ldr	r3, [r4, #32]
 800177a:	b13b      	cbz	r3, 800178c <httpc_tcp_connected+0x44>
			if (req->conn_settings->result_fn != NULL) {
 800177c:	689e      	ldr	r6, [r3, #8]
 800177e:	b12e      	cbz	r6, 800178c <httpc_tcp_connected+0x44>
				req->conn_settings->result_fn(req->callback_arg, result, req->rx_content_len, server_response, err);
 8001780:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001782:	2300      	movs	r3, #0
 8001784:	9000      	str	r0, [sp, #0]
 8001786:	2107      	movs	r1, #7
 8001788:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800178a:	47b0      	blx	r6
		return httpc_free_state(req);
 800178c:	4620      	mov	r0, r4
}
 800178e:	b002      	add	sp, #8
 8001790:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return httpc_free_state(req);
 8001794:	f7ff bdc0 	b.w	8001318 <httpc_free_state>

08001798 <HttpClientPageReceiveCallback>:

// build a webpage from pbufs
void HttpClientPageReceiveCallback(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err) {
 8001798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800179c:	461c      	mov	r4, r3
	struct pbuf *q;
	int count = 0, tlen = 0, len = 0;

//	printf("HttpClientPageReceiveCallback:\n");

	LWIP_ASSERT("p != NULL", p != NULL);
 800179e:	2a00      	cmp	r2, #0
 80017a0:	d048      	beq.n	8001834 <HttpClientPageReceiveCallback+0x9c>
	if (err != ERR_OK) {
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d14f      	bne.n	8001846 <HttpClientPageReceiveCallback+0xae>
 80017a6:	4688      	mov	r8, r1
 80017a8:	4617      	mov	r7, r2
 80017aa:	4614      	mov	r4, r2
 80017ac:	4d33      	ldr	r5, [pc, #204]	; (800187c <HttpClientPageReceiveCallback+0xe4>)
 80017ae:	4e34      	ldr	r6, [pc, #208]	; (8001880 <HttpClientPageReceiveCallback+0xe8>)
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 80017b0:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 8001898 <HttpClientPageReceiveCallback+0x100>
		count += q->len;
		tlen = q->tot_len;
		len = q->len;

		buf = q->payload;
		for (i = 0; i < q->len; i++) {
 80017b4:	8963      	ldrh	r3, [r4, #10]
		buf = q->payload;
 80017b6:	f8d4 c004 	ldr.w	ip, [r4, #4]
		for (i = 0; i < q->len; i++) {
 80017ba:	b1bb      	cbz	r3, 80017ec <HttpClientPageReceiveCallback+0x54>
 80017bc:	2300      	movs	r3, #0
//			putchar(buf[i]);
			if (down_total < (sizeof(rxbuffer) - 1)) {
 80017be:	f240 211a 	movw	r1, #538	; 0x21a
				rxbuffer[down_total++] = buf[i];		// add recvd page data into buffer
			} else {
				rxbuffer[(sizeof(rxbuffer) - 1)] = 0;
 80017c2:	469e      	mov	lr, r3
 80017c4:	e007      	b.n	80017d6 <HttpClientPageReceiveCallback+0x3e>
				rxbuffer[down_total++] = buf[i];		// add recvd page data into buffer
 80017c6:	602a      	str	r2, [r5, #0]
 80017c8:	f81c 2003 	ldrb.w	r2, [ip, r3]
		for (i = 0; i < q->len; i++) {
 80017cc:	3301      	adds	r3, #1
				rxbuffer[down_total++] = buf[i];		// add recvd page data into buffer
 80017ce:	5432      	strb	r2, [r6, r0]
		for (i = 0; i < q->len; i++) {
 80017d0:	8962      	ldrh	r2, [r4, #10]
 80017d2:	4293      	cmp	r3, r2
 80017d4:	da0a      	bge.n	80017ec <HttpClientPageReceiveCallback+0x54>
			if (down_total < (sizeof(rxbuffer) - 1)) {
 80017d6:	6828      	ldr	r0, [r5, #0]
 80017d8:	4288      	cmp	r0, r1
				rxbuffer[down_total++] = buf[i];		// add recvd page data into buffer
 80017da:	f100 0201 	add.w	r2, r0, #1
			if (down_total < (sizeof(rxbuffer) - 1)) {
 80017de:	d9f2      	bls.n	80017c6 <HttpClientPageReceiveCallback+0x2e>
		for (i = 0; i < q->len; i++) {
 80017e0:	3301      	adds	r3, #1
				rxbuffer[(sizeof(rxbuffer) - 1)] = 0;
 80017e2:	f886 e21b 	strb.w	lr, [r6, #539]	; 0x21b
		for (i = 0; i < q->len; i++) {
 80017e6:	8962      	ldrh	r2, [r4, #10]
 80017e8:	4293      	cmp	r3, r2
 80017ea:	dbf4      	blt.n	80017d6 <HttpClientPageReceiveCallback+0x3e>
			}
		}

		altcp_recved(pcb, p->tot_len);
 80017ec:	8939      	ldrh	r1, [r7, #8]
 80017ee:	4640      	mov	r0, r8
 80017f0:	f01b fae6 	bl	801cdc0 <tcp_recved>
		err = pbuf_free_callback(p);
 80017f4:	4638      	mov	r0, r7
 80017f6:	f017 fc93 	bl	8019120 <pbuf_free_callback>
		if (err != ERR_OK) {
 80017fa:	4682      	mov	sl, r0
 80017fc:	b920      	cbnz	r0, 8001808 <HttpClientPageReceiveCallback+0x70>
	for (q = p; q != NULL; q = q->next) {
 80017fe:	6824      	ldr	r4, [r4, #0]
 8001800:	2c00      	cmp	r4, #0
 8001802:	d1d7      	bne.n	80017b4 <HttpClientPageReceiveCallback+0x1c>
			putchar('!');
			printlwiperr(err);
		}
//		printf("HttpClientPageReceiveCallback: chunk=%d, tlen=%d, len=%d, total=%d\n", count, tlen, len, tlen);
	}
}
 8001804:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			putchar('!');
 8001808:	2021      	movs	r0, #33	; 0x21
 800180a:	f024 ff3b 	bl	8026684 <putchar>
	if ((err > 0) || (-err >= (err_t) LWIP_ARRAYSIZE(lerr_strerr))) {
 800180e:	f10a 0310 	add.w	r3, sl, #16
 8001812:	b2db      	uxtb	r3, r3
 8001814:	2b10      	cmp	r3, #16
 8001816:	d904      	bls.n	8001822 <HttpClientPageReceiveCallback+0x8a>
		printf("LWIP: Unknown error: total=%d\n", down_total);
 8001818:	6829      	ldr	r1, [r5, #0]
 800181a:	481a      	ldr	r0, [pc, #104]	; (8001884 <HttpClientPageReceiveCallback+0xec>)
 800181c:	f024 ff1a 	bl	8026654 <iprintf>
 8001820:	e7ed      	b.n	80017fe <HttpClientPageReceiveCallback+0x66>
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 8001822:	f1ca 0100 	rsb	r1, sl, #0
 8001826:	682a      	ldr	r2, [r5, #0]
 8001828:	4817      	ldr	r0, [pc, #92]	; (8001888 <HttpClientPageReceiveCallback+0xf0>)
 800182a:	f859 3021 	ldr.w	r3, [r9, r1, lsl #2]
 800182e:	f024 ff11 	bl	8026654 <iprintf>
}
 8001832:	e7e4      	b.n	80017fe <HttpClientPageReceiveCallback+0x66>
	LWIP_ASSERT("p != NULL", p != NULL);
 8001834:	4b15      	ldr	r3, [pc, #84]	; (800188c <HttpClientPageReceiveCallback+0xf4>)
 8001836:	f240 421b 	movw	r2, #1051	; 0x41b
 800183a:	4915      	ldr	r1, [pc, #84]	; (8001890 <HttpClientPageReceiveCallback+0xf8>)
 800183c:	4815      	ldr	r0, [pc, #84]	; (8001894 <HttpClientPageReceiveCallback+0xfc>)
 800183e:	f024 ff09 	bl	8026654 <iprintf>
	if (err != ERR_OK) {
 8001842:	2c00      	cmp	r4, #0
 8001844:	d0de      	beq.n	8001804 <HttpClientPageReceiveCallback+0x6c>
		putchar('^');
 8001846:	205e      	movs	r0, #94	; 0x5e
 8001848:	f024 ff1c 	bl	8026684 <putchar>
	if ((err > 0) || (-err >= (err_t) LWIP_ARRAYSIZE(lerr_strerr))) {
 800184c:	f104 0310 	add.w	r3, r4, #16
 8001850:	b2db      	uxtb	r3, r3
 8001852:	2b10      	cmp	r3, #16
 8001854:	d906      	bls.n	8001864 <HttpClientPageReceiveCallback+0xcc>
		printf("LWIP: Unknown error: total=%d\n", down_total);
 8001856:	4b09      	ldr	r3, [pc, #36]	; (800187c <HttpClientPageReceiveCallback+0xe4>)
 8001858:	480a      	ldr	r0, [pc, #40]	; (8001884 <HttpClientPageReceiveCallback+0xec>)
 800185a:	6819      	ldr	r1, [r3, #0]
}
 800185c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		printf("LWIP: Unknown error: total=%d\n", down_total);
 8001860:	f024 bef8 	b.w	8026654 <iprintf>
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 8001864:	4261      	negs	r1, r4
 8001866:	4b0c      	ldr	r3, [pc, #48]	; (8001898 <HttpClientPageReceiveCallback+0x100>)
 8001868:	4a04      	ldr	r2, [pc, #16]	; (800187c <HttpClientPageReceiveCallback+0xe4>)
 800186a:	4807      	ldr	r0, [pc, #28]	; (8001888 <HttpClientPageReceiveCallback+0xf0>)
 800186c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001870:	6812      	ldr	r2, [r2, #0]
}
 8001872:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 8001876:	f024 beed 	b.w	8026654 <iprintf>
 800187a:	bf00      	nop
 800187c:	20001690 	.word	0x20001690
 8001880:	20001698 	.word	0x20001698
 8001884:	0802b528 	.word	0x0802b528
 8001888:	0802b548 	.word	0x0802b548
 800188c:	0802b324 	.word	0x0802b324
 8001890:	08046c58 	.word	0x08046c58
 8001894:	0802b34c 	.word	0x0802b34c
 8001898:	0802b87c 	.word	0x0802b87c

0800189c <httpc_tcp_poll>:
	if (req != NULL) {
 800189c:	b1d0      	cbz	r0, 80018d4 <httpc_tcp_poll+0x38>
		if (req->timeout_ticks) {
 800189e:	68c3      	ldr	r3, [r0, #12]
static err_t httpc_tcp_poll(void *arg, struct altcp_pcb *pcb) {
 80018a0:	b530      	push	{r4, r5, lr}
 80018a2:	4604      	mov	r4, r0
 80018a4:	b083      	sub	sp, #12
		if (req->timeout_ticks) {
 80018a6:	b12b      	cbz	r3, 80018b4 <httpc_tcp_poll+0x18>
			req->timeout_ticks--;
 80018a8:	3b01      	subs	r3, #1
 80018aa:	60c3      	str	r3, [r0, #12]
		if (!req->timeout_ticks) {
 80018ac:	b113      	cbz	r3, 80018b4 <httpc_tcp_poll+0x18>
}
 80018ae:	2000      	movs	r0, #0
 80018b0:	b003      	add	sp, #12
 80018b2:	bd30      	pop	{r4, r5, pc}
		if (req->conn_settings != NULL) {
 80018b4:	6a23      	ldr	r3, [r4, #32]
 80018b6:	b13b      	cbz	r3, 80018c8 <httpc_tcp_poll+0x2c>
			if (req->conn_settings->result_fn != NULL) {
 80018b8:	689d      	ldr	r5, [r3, #8]
 80018ba:	b12d      	cbz	r5, 80018c8 <httpc_tcp_poll+0x2c>
				req->conn_settings->result_fn(req->callback_arg, result, req->rx_content_len, server_response, err);
 80018bc:	2300      	movs	r3, #0
 80018be:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80018c0:	2105      	movs	r1, #5
 80018c2:	9300      	str	r3, [sp, #0]
 80018c4:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80018c6:	47a8      	blx	r5
		return httpc_free_state(req);
 80018c8:	4620      	mov	r0, r4
}
 80018ca:	b003      	add	sp, #12
 80018cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		return httpc_free_state(req);
 80018d0:	f7ff bd22 	b.w	8001318 <httpc_free_state>
}
 80018d4:	2000      	movs	r0, #0
 80018d6:	4770      	bx	lr

080018d8 <httpc_tcp_recv>:
static err_t httpc_tcp_recv(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t r) {
 80018d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018dc:	4604      	mov	r4, r0
 80018de:	b089      	sub	sp, #36	; 0x24
	if (p == NULL) {
 80018e0:	4615      	mov	r5, r2
 80018e2:	2a00      	cmp	r2, #0
 80018e4:	f000 80e2 	beq.w	8001aac <httpc_tcp_recv+0x1d4>
	if (req->parse_state != HTTPC_PARSE_RX_DATA) {
 80018e8:	f890 a030 	ldrb.w	sl, [r0, #48]	; 0x30
 80018ec:	460e      	mov	r6, r1
 80018ee:	461f      	mov	r7, r3
 80018f0:	f1ba 0f02 	cmp.w	sl, #2
 80018f4:	f000 80c8 	beq.w	8001a88 <httpc_tcp_recv+0x1b0>
		if (req->rx_hdrs == NULL) {
 80018f8:	6940      	ldr	r0, [r0, #20]
 80018fa:	b190      	cbz	r0, 8001922 <httpc_tcp_recv+0x4a>
			pbuf_cat(req->rx_hdrs, p);
 80018fc:	4611      	mov	r1, r2
 80018fe:	f01a fe11 	bl	801c524 <pbuf_cat>
		if (req->parse_state == HTTPC_PARSE_WAIT_FIRST_LINE) {
 8001902:	f894 a030 	ldrb.w	sl, [r4, #48]	; 0x30
 8001906:	f1ba 0f00 	cmp.w	sl, #0
 800190a:	d00e      	beq.n	800192a <httpc_tcp_recv+0x52>
		if (req->parse_state == HTTPC_PARSE_WAIT_HEADERS) {
 800190c:	f1ba 0f01 	cmp.w	sl, #1
 8001910:	d06e      	beq.n	80019f0 <httpc_tcp_recv+0x118>
	if ((p != NULL) && (req->parse_state == HTTPC_PARSE_RX_DATA)) {
 8001912:	f1ba 0f02 	cmp.w	sl, #2
 8001916:	f000 80b7 	beq.w	8001a88 <httpc_tcp_recv+0x1b0>
}
 800191a:	2000      	movs	r0, #0
 800191c:	b009      	add	sp, #36	; 0x24
 800191e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			req->rx_hdrs = p;
 8001922:	6162      	str	r2, [r4, #20]
		if (req->parse_state == HTTPC_PARSE_WAIT_FIRST_LINE) {
 8001924:	f1ba 0f00 	cmp.w	sl, #0
 8001928:	d1f0      	bne.n	800190c <httpc_tcp_recv+0x34>
			err_t err = http_parse_response_status(req->rx_hdrs, &req->rx_http_version, &req->rx_status,
 800192a:	f8d4 8014 	ldr.w	r8, [r4, #20]
	if (end1 != 0xFFFF) {
 800192e:	f64f 7bff 	movw	fp, #65535	; 0xffff
	u16_t end1 = pbuf_memfind(p, "\r\n", 2, 0);
 8001932:	4653      	mov	r3, sl
 8001934:	2202      	movs	r2, #2
 8001936:	4989      	ldr	r1, [pc, #548]	; (8001b5c <httpc_tcp_recv+0x284>)
 8001938:	4640      	mov	r0, r8
 800193a:	f01a ffe1 	bl	801c900 <pbuf_memfind>
	if (end1 != 0xFFFF) {
 800193e:	4558      	cmp	r0, fp
	u16_t end1 = pbuf_memfind(p, "\r\n", 2, 0);
 8001940:	9003      	str	r0, [sp, #12]
	if (end1 != 0xFFFF) {
 8001942:	f000 8105 	beq.w	8001b50 <httpc_tcp_recv+0x278>
		space1 = pbuf_memfind(p, " ", 1, 0);
 8001946:	4653      	mov	r3, sl
 8001948:	2201      	movs	r2, #1
 800194a:	4985      	ldr	r1, [pc, #532]	; (8001b60 <httpc_tcp_recv+0x288>)
 800194c:	4640      	mov	r0, r8
 800194e:	f01a ffd7 	bl	801c900 <pbuf_memfind>
		if (space1 != 0xFFFF) {
 8001952:	4558      	cmp	r0, fp
		space1 = pbuf_memfind(p, " ", 1, 0);
 8001954:	4681      	mov	r9, r0
		if (space1 != 0xFFFF) {
 8001956:	f000 80fb 	beq.w	8001b50 <httpc_tcp_recv+0x278>
			if ((pbuf_memcmp(p, 0, "HTTP/", 5) == 0) && (pbuf_get_at(p, 6) == '.')) {
 800195a:	4651      	mov	r1, sl
 800195c:	2305      	movs	r3, #5
 800195e:	4a81      	ldr	r2, [pc, #516]	; (8001b64 <httpc_tcp_recv+0x28c>)
 8001960:	4640      	mov	r0, r8
 8001962:	f01a ff95 	bl	801c890 <pbuf_memcmp>
 8001966:	2800      	cmp	r0, #0
 8001968:	f040 80f2 	bne.w	8001b50 <httpc_tcp_recv+0x278>
 800196c:	2106      	movs	r1, #6
 800196e:	4640      	mov	r0, r8
 8001970:	f01a ff62 	bl	801c838 <pbuf_get_at>
 8001974:	282e      	cmp	r0, #46	; 0x2e
 8001976:	f040 80eb 	bne.w	8001b50 <httpc_tcp_recv+0x278>
				u16_t version = pbuf_get_at(p, 5) - '0';
 800197a:	2105      	movs	r1, #5
 800197c:	4640      	mov	r0, r8
 800197e:	f01a ff5b 	bl	801c838 <pbuf_get_at>
 8001982:	3830      	subs	r0, #48	; 0x30
				version |= pbuf_get_at(p, 7) - '0';
 8001984:	2107      	movs	r1, #7
				u16_t version = pbuf_get_at(p, 5) - '0';
 8001986:	fa1f fa80 	uxth.w	sl, r0
				version |= pbuf_get_at(p, 7) - '0';
 800198a:	4640      	mov	r0, r8
 800198c:	f01a ff54 	bl	801c838 <pbuf_get_at>
 8001990:	3830      	subs	r0, #48	; 0x30
				space2 = pbuf_memfind(p, " ", 1, space1 + 1);
 8001992:	f109 0301 	add.w	r3, r9, #1
 8001996:	2201      	movs	r2, #1
				version |= pbuf_get_at(p, 7) - '0';
 8001998:	ea40 200a 	orr.w	r0, r0, sl, lsl #8
				space2 = pbuf_memfind(p, " ", 1, space1 + 1);
 800199c:	4970      	ldr	r1, [pc, #448]	; (8001b60 <httpc_tcp_recv+0x288>)
 800199e:	b29b      	uxth	r3, r3
				*http_version = version;
 80019a0:	8320      	strh	r0, [r4, #24]
				space2 = pbuf_memfind(p, " ", 1, space1 + 1);
 80019a2:	4640      	mov	r0, r8
 80019a4:	9302      	str	r3, [sp, #8]
 80019a6:	f01a ffab 	bl	801c900 <pbuf_memfind>
				if (space2 != 0xFFFF) {
 80019aa:	4558      	cmp	r0, fp
 80019ac:	9b02      	ldr	r3, [sp, #8]
 80019ae:	f000 80a2 	beq.w	8001af6 <httpc_tcp_recv+0x21e>
					status_num_len = space2 - space1 - 1;
 80019b2:	eba0 0909 	sub.w	r9, r0, r9
 80019b6:	f109 39ff 	add.w	r9, r9, #4294967295
				memset(status_num, 0, sizeof(status_num));
 80019ba:	2200      	movs	r2, #0
				if (pbuf_copy_partial(p, status_num, (u16_t) status_num_len, space1 + 1) == status_num_len) {
 80019bc:	4640      	mov	r0, r8
 80019be:	a904      	add	r1, sp, #16
				memset(status_num, 0, sizeof(status_num));
 80019c0:	f8ad 2018 	strh.w	r2, [sp, #24]
 80019c4:	e9cd 2204 	strd	r2, r2, [sp, #16]
				if (pbuf_copy_partial(p, status_num, (u16_t) status_num_len, space1 + 1) == status_num_len) {
 80019c8:	fa1f f289 	uxth.w	r2, r9
 80019cc:	f01a fe1c 	bl	801c608 <pbuf_copy_partial>
 80019d0:	4581      	cmp	r9, r0
 80019d2:	f040 80bd 	bne.w	8001b50 <httpc_tcp_recv+0x278>
					int status = atoi(status_num);
 80019d6:	a804      	add	r0, sp, #16
 80019d8:	f023 fc18 	bl	802520c <atoi>
					if ((status > 0) && (status <= 0xFFFF)) {
 80019dc:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80019e0:	1e42      	subs	r2, r0, #1
 80019e2:	429a      	cmp	r2, r3
 80019e4:	f200 80b4 	bhi.w	8001b50 <httpc_tcp_recv+0x278>
				req->parse_state = HTTPC_PARSE_WAIT_HEADERS;
 80019e8:	2301      	movs	r3, #1
						*http_status = (u16_t) status;
 80019ea:	8360      	strh	r0, [r4, #26]
				req->parse_state = HTTPC_PARSE_WAIT_HEADERS;
 80019ec:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
			err_t err = http_wait_headers(req->rx_hdrs, &req->hdr_content_len, &total_header_len);
 80019f0:	f8d4 9014 	ldr.w	r9, [r4, #20]
	u16_t end1 = pbuf_memfind(p, "\r\n\r\n", 4, 0);
 80019f4:	2300      	movs	r3, #0
 80019f6:	2204      	movs	r2, #4
 80019f8:	495b      	ldr	r1, [pc, #364]	; (8001b68 <httpc_tcp_recv+0x290>)
 80019fa:	4648      	mov	r0, r9
 80019fc:	f01a ff80 	bl	801c900 <pbuf_memfind>
	if (end1 < (0xFFFF - 2)) {
 8001a00:	f64f 73fc 	movw	r3, #65532	; 0xfffc
	u16_t end1 = pbuf_memfind(p, "\r\n\r\n", 4, 0);
 8001a04:	4680      	mov	r8, r0
	if (end1 < (0xFFFF - 2)) {
 8001a06:	4298      	cmp	r0, r3
 8001a08:	f200 80a5 	bhi.w	8001b56 <httpc_tcp_recv+0x27e>
		*content_length = HTTPC_CONTENT_LEN_INVALID;
 8001a0c:	f04f 33ff 	mov.w	r3, #4294967295
		if (content_len_hdr != 0xFFFF) {
 8001a10:	f64f 7aff 	movw	sl, #65535	; 0xffff
		content_len_hdr = pbuf_memfind(p, "Content-Length: ", 16, 0);
 8001a14:	2210      	movs	r2, #16
 8001a16:	4955      	ldr	r1, [pc, #340]	; (8001b6c <httpc_tcp_recv+0x294>)
		*content_length = HTTPC_CONTENT_LEN_INVALID;
 8001a18:	62e3      	str	r3, [r4, #44]	; 0x2c
		content_len_hdr = pbuf_memfind(p, "Content-Length: ", 16, 0);
 8001a1a:	4648      	mov	r0, r9
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	f01a ff6f 	bl	801c900 <pbuf_memfind>
		if (content_len_hdr != 0xFFFF) {
 8001a22:	4550      	cmp	r0, sl
		content_len_hdr = pbuf_memfind(p, "Content-Length: ", 16, 0);
 8001a24:	4605      	mov	r5, r0
		if (content_len_hdr != 0xFFFF) {
 8001a26:	d16e      	bne.n	8001b06 <httpc_tcp_recv+0x22e>
		*total_header_len = end1 + 4;
 8001a28:	f108 0504 	add.w	r5, r8, #4
				altcp_recved(pcb, total_header_len);
 8001a2c:	4630      	mov	r0, r6
		*total_header_len = end1 + 4;
 8001a2e:	b2ad      	uxth	r5, r5
				altcp_recved(pcb, total_header_len);
 8001a30:	4629      	mov	r1, r5
 8001a32:	f01b f9c5 	bl	801cdc0 <tcp_recved>
				if (req->conn_settings) {
 8001a36:	6a23      	ldr	r3, [r4, #32]
 8001a38:	b1cb      	cbz	r3, 8001a6e <httpc_tcp_recv+0x196>
					if (req->conn_settings->headers_done_fn) {
 8001a3a:	f8d3 800c 	ldr.w	r8, [r3, #12]
 8001a3e:	f1b8 0f00 	cmp.w	r8, #0
 8001a42:	d014      	beq.n	8001a6e <httpc_tcp_recv+0x196>
						err = req->conn_settings->headers_done_fn(req, req->callback_arg, req->rx_hdrs,
 8001a44:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001a46:	4620      	mov	r0, r4
 8001a48:	9300      	str	r3, [sp, #0]
 8001a4a:	462b      	mov	r3, r5
 8001a4c:	6962      	ldr	r2, [r4, #20]
 8001a4e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001a50:	47c0      	blx	r8
						if (err != ERR_OK) {
 8001a52:	b160      	cbz	r0, 8001a6e <httpc_tcp_recv+0x196>
		if (req->conn_settings != NULL) {
 8001a54:	6a23      	ldr	r3, [r4, #32]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d037      	beq.n	8001aca <httpc_tcp_recv+0x1f2>
			if (req->conn_settings->result_fn != NULL) {
 8001a5a:	689d      	ldr	r5, [r3, #8]
 8001a5c:	2d00      	cmp	r5, #0
 8001a5e:	d034      	beq.n	8001aca <httpc_tcp_recv+0x1f2>
				req->conn_settings->result_fn(req->callback_arg, result, req->rx_content_len, server_response, err);
 8001a60:	8b63      	ldrh	r3, [r4, #26]
 8001a62:	2108      	movs	r1, #8
 8001a64:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001a66:	9000      	str	r0, [sp, #0]
 8001a68:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001a6a:	47a8      	blx	r5
 8001a6c:	e02d      	b.n	8001aca <httpc_tcp_recv+0x1f2>
				q = pbuf_free_header(req->rx_hdrs, total_header_len);
 8001a6e:	4629      	mov	r1, r5
 8001a70:	6960      	ldr	r0, [r4, #20]
 8001a72:	f01a fd09 	bl	801c488 <pbuf_free_header>
				req->rx_hdrs = NULL;
 8001a76:	2300      	movs	r3, #0
	if ((p != NULL) && (req->parse_state == HTTPC_PARSE_RX_DATA)) {
 8001a78:	4605      	mov	r5, r0
				req->rx_hdrs = NULL;
 8001a7a:	6163      	str	r3, [r4, #20]
				req->parse_state = HTTPC_PARSE_RX_DATA;
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	if ((p != NULL) && (req->parse_state == HTTPC_PARSE_RX_DATA)) {
 8001a82:	2800      	cmp	r0, #0
 8001a84:	f43f af49 	beq.w	800191a <httpc_tcp_recv+0x42>
		req->rx_content_len += p->tot_len;
 8001a88:	8929      	ldrh	r1, [r5, #8]
 8001a8a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
		if (req->recv_fn != NULL) {
 8001a8c:	f8d4 e01c 	ldr.w	lr, [r4, #28]
		req->rx_content_len += p->tot_len;
 8001a90:	440b      	add	r3, r1
 8001a92:	62a3      	str	r3, [r4, #40]	; 0x28
		if (req->recv_fn != NULL) {
 8001a94:	f1be 0f00 	cmp.w	lr, #0
 8001a98:	d026      	beq.n	8001ae8 <httpc_tcp_recv+0x210>
			return req->recv_fn(req->callback_arg, pcb, p, r);
 8001a9a:	463b      	mov	r3, r7
 8001a9c:	462a      	mov	r2, r5
 8001a9e:	4631      	mov	r1, r6
 8001aa0:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001aa2:	46f4      	mov	ip, lr
}
 8001aa4:	b009      	add	sp, #36	; 0x24
 8001aa6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			return req->recv_fn(req->callback_arg, pcb, p, r);
 8001aaa:	4760      	bx	ip
		if (req->parse_state != HTTPC_PARSE_RX_DATA) {
 8001aac:	f890 3030 	ldrb.w	r3, [r0, #48]	; 0x30
 8001ab0:	2b02      	cmp	r3, #2
 8001ab2:	d010      	beq.n	8001ad6 <httpc_tcp_recv+0x1fe>
			result = HTTPC_RESULT_ERR_CLOSED;
 8001ab4:	2104      	movs	r1, #4
		if (req->conn_settings != NULL) {
 8001ab6:	6a23      	ldr	r3, [r4, #32]
 8001ab8:	b13b      	cbz	r3, 8001aca <httpc_tcp_recv+0x1f2>
			if (req->conn_settings->result_fn != NULL) {
 8001aba:	689d      	ldr	r5, [r3, #8]
 8001abc:	b12d      	cbz	r5, 8001aca <httpc_tcp_recv+0x1f2>
				req->conn_settings->result_fn(req->callback_arg, result, req->rx_content_len, server_response, err);
 8001abe:	2200      	movs	r2, #0
 8001ac0:	8b63      	ldrh	r3, [r4, #26]
 8001ac2:	9200      	str	r2, [sp, #0]
 8001ac4:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 8001ac8:	47a8      	blx	r5
		return httpc_free_state(req);
 8001aca:	4620      	mov	r0, r4
}
 8001acc:	b009      	add	sp, #36	; 0x24
 8001ace:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		return httpc_free_state(req);
 8001ad2:	f7ff bc21 	b.w	8001318 <httpc_free_state>
		} else if ((req->hdr_content_len != HTTPC_CONTENT_LEN_INVALID)
 8001ad6:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8001ad8:	1c4b      	adds	r3, r1, #1
 8001ada:	d012      	beq.n	8001b02 <httpc_tcp_recv+0x22a>
				&& (req->hdr_content_len != req->rx_content_len)) {
 8001adc:	6a85      	ldr	r5, [r0, #40]	; 0x28
			result = HTTPC_RESULT_ERR_CONTENT_LEN;
 8001ade:	42a9      	cmp	r1, r5
 8001ae0:	bf14      	ite	ne
 8001ae2:	2109      	movne	r1, #9
 8001ae4:	2100      	moveq	r1, #0
 8001ae6:	e7e6      	b.n	8001ab6 <httpc_tcp_recv+0x1de>
			altcp_recved(pcb, p->tot_len);
 8001ae8:	4630      	mov	r0, r6
 8001aea:	f01b f969 	bl	801cdc0 <tcp_recved>
			pbuf_free(p);
 8001aee:	4628      	mov	r0, r5
 8001af0:	f01a fce6 	bl	801c4c0 <pbuf_free>
 8001af4:	e711      	b.n	800191a <httpc_tcp_recv+0x42>
					status_num_len = end1 - space1 - 1;
 8001af6:	9a03      	ldr	r2, [sp, #12]
 8001af8:	eba2 0909 	sub.w	r9, r2, r9
 8001afc:	f109 39ff 	add.w	r9, r9, #4294967295
 8001b00:	e75b      	b.n	80019ba <httpc_tcp_recv+0xe2>
			result = HTTPC_RESULT_OK;
 8001b02:	4611      	mov	r1, r2
 8001b04:	e7d7      	b.n	8001ab6 <httpc_tcp_recv+0x1de>
			u16_t content_len_line_end = pbuf_memfind(p, "\r\n", 2, content_len_hdr);
 8001b06:	4603      	mov	r3, r0
 8001b08:	2202      	movs	r2, #2
 8001b0a:	4914      	ldr	r1, [pc, #80]	; (8001b5c <httpc_tcp_recv+0x284>)
 8001b0c:	4648      	mov	r0, r9
 8001b0e:	f01a fef7 	bl	801c900 <pbuf_memfind>
			if (content_len_line_end != 0xFFFF) {
 8001b12:	4550      	cmp	r0, sl
			u16_t content_len_line_end = pbuf_memfind(p, "\r\n", 2, content_len_hdr);
 8001b14:	4603      	mov	r3, r0
			if (content_len_line_end != 0xFFFF) {
 8001b16:	d087      	beq.n	8001a28 <httpc_tcp_recv+0x150>
				u16_t content_len_num_len = (u16_t) (content_len_line_end - content_len_hdr - 16);
 8001b18:	f64f 72f0 	movw	r2, #65520	; 0xfff0
				if (pbuf_copy_partial(p, content_len_num, content_len_num_len, content_len_hdr + 16)
 8001b1c:	4648      	mov	r0, r9
 8001b1e:	a904      	add	r1, sp, #16
				u16_t content_len_num_len = (u16_t) (content_len_line_end - content_len_hdr - 16);
 8001b20:	1b52      	subs	r2, r2, r5
 8001b22:	441a      	add	r2, r3
				if (pbuf_copy_partial(p, content_len_num, content_len_num_len, content_len_hdr + 16)
 8001b24:	f105 0310 	add.w	r3, r5, #16
				u16_t content_len_num_len = (u16_t) (content_len_line_end - content_len_hdr - 16);
 8001b28:	b295      	uxth	r5, r2
				memset(content_len_num, 0, sizeof(content_len_num));
 8001b2a:	2200      	movs	r2, #0
				if (pbuf_copy_partial(p, content_len_num, content_len_num_len, content_len_hdr + 16)
 8001b2c:	b29b      	uxth	r3, r3
				memset(content_len_num, 0, sizeof(content_len_num));
 8001b2e:	e9cd 2204 	strd	r2, r2, [sp, #16]
 8001b32:	e9cd 2206 	strd	r2, r2, [sp, #24]
				if (pbuf_copy_partial(p, content_len_num, content_len_num_len, content_len_hdr + 16)
 8001b36:	462a      	mov	r2, r5
 8001b38:	f01a fd66 	bl	801c608 <pbuf_copy_partial>
 8001b3c:	4285      	cmp	r5, r0
 8001b3e:	f47f af73 	bne.w	8001a28 <httpc_tcp_recv+0x150>
					int len = atoi(content_len_num);
 8001b42:	a804      	add	r0, sp, #16
 8001b44:	f023 fb62 	bl	802520c <atoi>
					if ((len >= 0) && ((u32_t) len < HTTPC_CONTENT_LEN_INVALID)) {
 8001b48:	2800      	cmp	r0, #0
						*content_length = (u32_t) len;
 8001b4a:	bfa8      	it	ge
 8001b4c:	62e0      	strge	r0, [r4, #44]	; 0x2c
			if (err == ERR_OK) {
 8001b4e:	e76b      	b.n	8001a28 <httpc_tcp_recv+0x150>
		if (req->parse_state == HTTPC_PARSE_WAIT_HEADERS) {
 8001b50:	f894 a030 	ldrb.w	sl, [r4, #48]	; 0x30
 8001b54:	e6da      	b.n	800190c <httpc_tcp_recv+0x34>
	if ((p != NULL) && (req->parse_state == HTTPC_PARSE_RX_DATA)) {
 8001b56:	f894 a030 	ldrb.w	sl, [r4, #48]	; 0x30
 8001b5a:	e6da      	b.n	8001912 <httpc_tcp_recv+0x3a>
 8001b5c:	0802b470 	.word	0x0802b470
 8001b60:	0802dd60 	.word	0x0802dd60
 8001b64:	0802b5a4 	.word	0x0802b5a4
 8001b68:	0802b5ac 	.word	0x0802b5ac
 8001b6c:	0802b5b4 	.word	0x0802b5b4

08001b70 <httpc_get_file_dns>:
		altcp_recv_fn recv_fn, void *callback_arg, httpc_state_t **connection) {
 8001b70:	b570      	push	{r4, r5, r6, lr}
 8001b72:	b088      	sub	sp, #32
 8001b74:	9d0c      	ldr	r5, [sp, #48]	; 0x30
	LWIP_ERROR("invalid parameters", (server_name != NULL) && (uri != NULL) && (recv_fn != NULL), return ERR_ARG;);
 8001b76:	2d00      	cmp	r5, #0
 8001b78:	bf18      	it	ne
 8001b7a:	2a00      	cmpne	r2, #0
 8001b7c:	d044      	beq.n	8001c08 <httpc_get_file_dns+0x98>
 8001b7e:	4604      	mov	r4, r0
 8001b80:	2800      	cmp	r0, #0
 8001b82:	d041      	beq.n	8001c08 <httpc_get_file_dns+0x98>
	err = httpc_init_connection(&req, settings, server_name, port, uri, recv_fn, callback_arg);
 8001b84:	4610      	mov	r0, r2
 8001b86:	461e      	mov	r6, r3
	return httpc_init_connection_common(connection, settings, server_name, server_port, uri, recv_fn, callback_arg, 1);
 8001b88:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	9000      	str	r0, [sp, #0]
 8001b8e:	4631      	mov	r1, r6
 8001b90:	a807      	add	r0, sp, #28
 8001b92:	e9cd 5201 	strd	r5, r2, [sp, #4]
 8001b96:	4622      	mov	r2, r4
 8001b98:	f7ff fc5a 	bl	8001450 <httpc_init_connection_common.constprop.0>
	if (err != ERR_OK) {
 8001b9c:	4605      	mov	r5, r0
 8001b9e:	b998      	cbnz	r0, 8001bc8 <httpc_get_file_dns+0x58>
	if (settings->use_proxy) {
 8001ba0:	79b3      	ldrb	r3, [r6, #6]
 8001ba2:	b9a3      	cbnz	r3, 8001bce <httpc_get_file_dns+0x5e>
		err = httpc_get_internal_dns(req, server_name);
 8001ba4:	9e07      	ldr	r6, [sp, #28]
	LWIP_ASSERT("req != NULL", req != NULL);
 8001ba6:	b33e      	cbz	r6, 8001bf8 <httpc_get_file_dns+0x88>
	err = dns_gethostbyname(server_name, &req->remote_addr, httpc_dns_found, req);
 8001ba8:	1d31      	adds	r1, r6, #4
 8001baa:	4633      	mov	r3, r6
 8001bac:	4620      	mov	r0, r4
 8001bae:	4a1b      	ldr	r2, [pc, #108]	; (8001c1c <httpc_get_file_dns+0xac>)
 8001bb0:	9105      	str	r1, [sp, #20]
 8001bb2:	f019 f95d 	bl	801ae70 <dns_gethostbyname>
	if (err == ERR_OK) {
 8001bb6:	9905      	ldr	r1, [sp, #20]
 8001bb8:	4603      	mov	r3, r0
 8001bba:	b1c0      	cbz	r0, 8001bee <httpc_get_file_dns+0x7e>
	} else if (err == ERR_INPROGRESS) {
 8001bbc:	1d42      	adds	r2, r0, #5
 8001bbe:	d00d      	beq.n	8001bdc <httpc_get_file_dns+0x6c>
		httpc_free_state(req);
 8001bc0:	9807      	ldr	r0, [sp, #28]
		return err;
 8001bc2:	461d      	mov	r5, r3
		httpc_free_state(req);
 8001bc4:	f7ff fba8 	bl	8001318 <httpc_free_state>
}
 8001bc8:	4628      	mov	r0, r5
 8001bca:	b008      	add	sp, #32
 8001bcc:	bd70      	pop	{r4, r5, r6, pc}
		err = httpc_get_internal_addr(req, &settings->proxy_addr);
 8001bce:	4631      	mov	r1, r6
 8001bd0:	9807      	ldr	r0, [sp, #28]
 8001bd2:	f7ff fb81 	bl	80012d8 <httpc_get_internal_addr>
 8001bd6:	4603      	mov	r3, r0
	if (err != ERR_OK) {
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d1f1      	bne.n	8001bc0 <httpc_get_file_dns+0x50>
	if (connection != NULL) {
 8001bdc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d0f2      	beq.n	8001bc8 <httpc_get_file_dns+0x58>
		*connection = req;
 8001be2:	9b07      	ldr	r3, [sp, #28]
}
 8001be4:	4628      	mov	r0, r5
		*connection = req;
 8001be6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001be8:	6013      	str	r3, [r2, #0]
}
 8001bea:	b008      	add	sp, #32
 8001bec:	bd70      	pop	{r4, r5, r6, pc}
		err = httpc_get_internal_addr(req, &req->remote_addr);
 8001bee:	4630      	mov	r0, r6
 8001bf0:	f7ff fb72 	bl	80012d8 <httpc_get_internal_addr>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	e7ef      	b.n	8001bd8 <httpc_get_file_dns+0x68>
	LWIP_ASSERT("req != NULL", req != NULL);
 8001bf8:	4b09      	ldr	r3, [pc, #36]	; (8001c20 <httpc_get_file_dns+0xb0>)
 8001bfa:	f240 12c7 	movw	r2, #455	; 0x1c7
 8001bfe:	4909      	ldr	r1, [pc, #36]	; (8001c24 <httpc_get_file_dns+0xb4>)
 8001c00:	4809      	ldr	r0, [pc, #36]	; (8001c28 <httpc_get_file_dns+0xb8>)
 8001c02:	f024 fd27 	bl	8026654 <iprintf>
 8001c06:	e7cf      	b.n	8001ba8 <httpc_get_file_dns+0x38>
	LWIP_ERROR("invalid parameters", (server_name != NULL) && (uri != NULL) && (recv_fn != NULL), return ERR_ARG;);
 8001c08:	4b05      	ldr	r3, [pc, #20]	; (8001c20 <httpc_get_file_dns+0xb0>)
 8001c0a:	f240 2292 	movw	r2, #658	; 0x292
 8001c0e:	4907      	ldr	r1, [pc, #28]	; (8001c2c <httpc_get_file_dns+0xbc>)
 8001c10:	f06f 050f 	mvn.w	r5, #15
 8001c14:	4804      	ldr	r0, [pc, #16]	; (8001c28 <httpc_get_file_dns+0xb8>)
 8001c16:	f024 fd1d 	bl	8026654 <iprintf>
 8001c1a:	e7d5      	b.n	8001bc8 <httpc_get_file_dns+0x58>
 8001c1c:	08001709 	.word	0x08001709
 8001c20:	0802b324 	.word	0x0802b324
 8001c24:	0802b340 	.word	0x0802b340
 8001c28:	0802b34c 	.word	0x0802b34c
 8001c2c:	0802b5c8 	.word	0x0802b5c8

08001c30 <printlwiperr>:
	if ((err > 0) || (-err >= (err_t) LWIP_ARRAYSIZE(lerr_strerr))) {
 8001c30:	f100 0310 	add.w	r3, r0, #16
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b10      	cmp	r3, #16
 8001c38:	d904      	bls.n	8001c44 <printlwiperr+0x14>
		printf("LWIP: Unknown error: total=%d\n", down_total);
 8001c3a:	4b07      	ldr	r3, [pc, #28]	; (8001c58 <printlwiperr+0x28>)
 8001c3c:	4807      	ldr	r0, [pc, #28]	; (8001c5c <printlwiperr+0x2c>)
 8001c3e:	6819      	ldr	r1, [r3, #0]
 8001c40:	f024 bd08 	b.w	8026654 <iprintf>
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 8001c44:	4241      	negs	r1, r0
 8001c46:	4b06      	ldr	r3, [pc, #24]	; (8001c60 <printlwiperr+0x30>)
 8001c48:	4a03      	ldr	r2, [pc, #12]	; (8001c58 <printlwiperr+0x28>)
 8001c4a:	4806      	ldr	r0, [pc, #24]	; (8001c64 <printlwiperr+0x34>)
 8001c4c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001c50:	6812      	ldr	r2, [r2, #0]
 8001c52:	f024 bcff 	b.w	8026654 <iprintf>
 8001c56:	bf00      	nop
 8001c58:	20001690 	.word	0x20001690
 8001c5c:	0802b528 	.word	0x0802b528
 8001c60:	0802b87c 	.word	0x0802b87c
 8001c64:	0802b548 	.word	0x0802b548

08001c68 <http_dlclient>:

// download a file
void http_dlclient(char *filename, char *host, void *flash_memptr) {
 8001c68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	err_t error;

	connection1 = &conn1;	// point to static
 8001c6c:	4b1d      	ldr	r3, [pc, #116]	; (8001ce4 <http_dlclient+0x7c>)
	settings1 = &set1;		// point to static
	memset(settings1, 0, sizeof(set1));
 8001c6e:	2500      	movs	r5, #0
	settings1 = &set1;		// point to static
 8001c70:	4c1d      	ldr	r4, [pc, #116]	; (8001ce8 <http_dlclient+0x80>)
void http_dlclient(char *filename, char *host, void *flash_memptr) {
 8001c72:	b084      	sub	sp, #16
	settings1 = &set1;		// point to static
 8001c74:	4a1d      	ldr	r2, [pc, #116]	; (8001cec <http_dlclient+0x84>)
void http_dlclient(char *filename, char *host, void *flash_memptr) {
 8001c76:	460f      	mov	r7, r1
	connection1 = &conn1;	// point to static
 8001c78:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8001d10 <http_dlclient+0xa8>
void http_dlclient(char *filename, char *host, void *flash_memptr) {
 8001c7c:	4606      	mov	r6, r0
	memset(connection1, 0, sizeof(conn1));
 8001c7e:	4629      	mov	r1, r5
 8001c80:	4618      	mov	r0, r3
	settings1 = &set1;		// point to static
 8001c82:	6014      	str	r4, [r2, #0]
	memset(connection1, 0, sizeof(conn1));
 8001c84:	2234      	movs	r2, #52	; 0x34
	connection1 = &conn1;	// point to static
 8001c86:	f8c8 3000 	str.w	r3, [r8]
	memset(settings1, 0, sizeof(set1));
 8001c8a:	6025      	str	r5, [r4, #0]
 8001c8c:	6065      	str	r5, [r4, #4]
	memset(connection1, 0, sizeof(conn1));
 8001c8e:	f023 fd43 	bl	8025718 <memset>

	settings1->use_proxy = 0;
	settings1->headers_done_fn = RecvHttpHeaderCallback;
 8001c92:	4a17      	ldr	r2, [pc, #92]	; (8001cf0 <http_dlclient+0x88>)
	settings1->result_fn = HttpClientFileResultCallback;

	connection1->timeout_ticks = 1;

	strcpy(domain_name, host);
 8001c94:	4639      	mov	r1, r7
	settings1->result_fn = HttpClientFileResultCallback;
 8001c96:	4f17      	ldr	r7, [pc, #92]	; (8001cf4 <http_dlclient+0x8c>)
	settings1->headers_done_fn = RecvHttpHeaderCallback;
 8001c98:	60e2      	str	r2, [r4, #12]
	connection1->timeout_ticks = 1;
 8001c9a:	2201      	movs	r2, #1
	settings1->result_fn = HttpClientFileResultCallback;
 8001c9c:	60a7      	str	r7, [r4, #8]
	connection1->timeout_ticks = 1;
 8001c9e:	60c2      	str	r2, [r0, #12]
	strcpy(domain_name, host);
 8001ca0:	4815      	ldr	r0, [pc, #84]	; (8001cf8 <http_dlclient+0x90>)
 8001ca2:	f024 ff77 	bl	8026b94 <strcpy>
	strcpy(rxbuffer, filename);
 8001ca6:	4631      	mov	r1, r6
 8001ca8:	4814      	ldr	r0, [pc, #80]	; (8001cfc <http_dlclient+0x94>)
 8001caa:	f024 ff73 	bl	8026b94 <strcpy>

//	printf("http_dlclient: domain=%s, rxbuffer=%s, flash_add=0x%08x\n", domain_name, rxbuffer, flash_memptr);

	down_total = 0;
 8001cae:	4914      	ldr	r1, [pc, #80]	; (8001d00 <http_dlclient+0x98>)
	expectedapage = 0;
	error = httpc_get_file_dns(domain_name, DOWNLOAD_PORT, rxbuffer, settings1, HttpClientFileReceiveCallback,
 8001cb0:	4a14      	ldr	r2, [pc, #80]	; (8001d04 <http_dlclient+0x9c>)
 8001cb2:	4623      	mov	r3, r4
	expectedapage = 0;
 8001cb4:	4814      	ldr	r0, [pc, #80]	; (8001d08 <http_dlclient+0xa0>)
	error = httpc_get_file_dns(domain_name, DOWNLOAD_PORT, rxbuffer, settings1, HttpClientFileReceiveCallback,
 8001cb6:	f8cd 8008 	str.w	r8, [sp, #8]
 8001cba:	9701      	str	r7, [sp, #4]
	down_total = 0;
 8001cbc:	600d      	str	r5, [r1, #0]
	error = httpc_get_file_dns(domain_name, DOWNLOAD_PORT, rxbuffer, settings1, HttpClientFileReceiveCallback,
 8001cbe:	f641 7193 	movw	r1, #8083	; 0x1f93
 8001cc2:	9200      	str	r2, [sp, #0]
	expectedapage = 0;
 8001cc4:	6005      	str	r5, [r0, #0]
	error = httpc_get_file_dns(domain_name, DOWNLOAD_PORT, rxbuffer, settings1, HttpClientFileReceiveCallback,
 8001cc6:	4a0d      	ldr	r2, [pc, #52]	; (8001cfc <http_dlclient+0x94>)
 8001cc8:	480b      	ldr	r0, [pc, #44]	; (8001cf8 <http_dlclient+0x90>)
 8001cca:	f7ff ff51 	bl	8001b70 <httpc_get_file_dns>
			HttpClientFileResultCallback, &connection1);
	if (error != HTTPC_RESULT_OK) {
 8001cce:	b910      	cbnz	r0, 8001cd6 <http_dlclient+0x6e>
		printf("httpc_get_file_dns: returned, err=%d\n", error);
	}
}
 8001cd0:	b004      	add	sp, #16
 8001cd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		printf("httpc_get_file_dns: returned, err=%d\n", error);
 8001cd6:	4601      	mov	r1, r0
 8001cd8:	480c      	ldr	r0, [pc, #48]	; (8001d0c <http_dlclient+0xa4>)
}
 8001cda:	b004      	add	sp, #16
 8001cdc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		printf("httpc_get_file_dns: returned, err=%d\n", error);
 8001ce0:	f024 bcb8 	b.w	8026654 <iprintf>
 8001ce4:	20001600 	.word	0x20001600
 8001ce8:	200018b4 	.word	0x200018b4
 8001cec:	200018d4 	.word	0x200018d4
 8001cf0:	080012c9 	.word	0x080012c9
 8001cf4:	08001651 	.word	0x08001651
 8001cf8:	20001670 	.word	0x20001670
 8001cfc:	20001698 	.word	0x20001698
 8001d00:	20001690 	.word	0x20001690
 8001d04:	08001381 	.word	0x08001381
 8001d08:	200034c0 	.word	0x200034c0
 8001d0c:	0802b5dc 	.word	0x0802b5dc
 8001d10:	20001668 	.word	0x20001668

08001d14 <hc_open>:

// request a webpage
int hc_open(char *servername, char *page, char Postvars, void *returpage) {
 8001d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	err_t error;

	connection2 = &conn2;	// point to static
	settings2 = &set2;		// point to static
	memset(settings2, 0, sizeof(set2));
 8001d18:	2200      	movs	r2, #0
	settings2 = &set2;		// point to static
 8001d1a:	4c28      	ldr	r4, [pc, #160]	; (8001dbc <hc_open+0xa8>)
	connection2 = &conn2;	// point to static
 8001d1c:	4b28      	ldr	r3, [pc, #160]	; (8001dc0 <hc_open+0xac>)
int hc_open(char *servername, char *page, char Postvars, void *returpage) {
 8001d1e:	460d      	mov	r5, r1
	memset(settings2, 0, sizeof(set2));
 8001d20:	6022      	str	r2, [r4, #0]
	memset(connection2, 0, sizeof(conn2));
 8001d22:	4611      	mov	r1, r2
	memset(settings2, 0, sizeof(set2));
 8001d24:	6062      	str	r2, [r4, #4]
int hc_open(char *servername, char *page, char Postvars, void *returpage) {
 8001d26:	4606      	mov	r6, r0
	settings2 = &set2;		// point to static
 8001d28:	4a26      	ldr	r2, [pc, #152]	; (8001dc4 <hc_open+0xb0>)
	memset(connection2, 0, sizeof(conn2));
 8001d2a:	4618      	mov	r0, r3
	connection2 = &conn2;	// point to static
 8001d2c:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8001de8 <hc_open+0xd4>
int hc_open(char *servername, char *page, char Postvars, void *returpage) {
 8001d30:	b084      	sub	sp, #16
	settings2 = &set2;		// point to static
 8001d32:	6014      	str	r4, [r2, #0]
	memset(connection2, 0, sizeof(conn2));
 8001d34:	2234      	movs	r2, #52	; 0x34
	connection2 = &conn2;	// point to static
 8001d36:	f8c8 3000 	str.w	r3, [r8]
	memset(connection2, 0, sizeof(conn2));
 8001d3a:	f023 fced 	bl	8025718 <memset>

	settings2->use_proxy = 0;
	settings2->headers_done_fn = RecvHttpHeaderCallback;
 8001d3e:	4a22      	ldr	r2, [pc, #136]	; (8001dc8 <hc_open+0xb4>)
	settings2->result_fn = HttpClientPageResultCallback;
 8001d40:	4f22      	ldr	r7, [pc, #136]	; (8001dcc <hc_open+0xb8>)
	settings2->headers_done_fn = RecvHttpHeaderCallback;
 8001d42:	60e2      	str	r2, [r4, #12]

	connection2->timeout_ticks = 1;
 8001d44:	2201      	movs	r2, #1
	settings2->result_fn = HttpClientPageResultCallback;
 8001d46:	60a7      	str	r7, [r4, #8]
	connection2->timeout_ticks = 1;
 8001d48:	60c2      	str	r2, [r0, #12]

	if ((isalnum(*servername) || (*servername == '/'))) {
 8001d4a:	4c21      	ldr	r4, [pc, #132]	; (8001dd0 <hc_open+0xbc>)
 8001d4c:	7833      	ldrb	r3, [r6, #0]
 8001d4e:	5ce2      	ldrb	r2, [r4, r3]
 8001d50:	0751      	lsls	r1, r2, #29
 8001d52:	d101      	bne.n	8001d58 <hc_open+0x44>
 8001d54:	2b2f      	cmp	r3, #47	; 0x2f
 8001d56:	d126      	bne.n	8001da6 <hc_open+0x92>
		strcpy(domain_name, servername);
 8001d58:	4631      	mov	r1, r6
 8001d5a:	481e      	ldr	r0, [pc, #120]	; (8001dd4 <hc_open+0xc0>)
 8001d5c:	f024 ff1a 	bl	8026b94 <strcpy>
	} else {
		strcpy(domain_name, SERVER_DESTINATION);
	}

	if ((isalnum(*page) || (*page == '/'))) {
 8001d60:	782b      	ldrb	r3, [r5, #0]
 8001d62:	5ce2      	ldrb	r2, [r4, r3]
 8001d64:	0752      	lsls	r2, r2, #29
 8001d66:	d101      	bne.n	8001d6c <hc_open+0x58>
 8001d68:	2b2f      	cmp	r3, #47	; 0x2f
 8001d6a:	d118      	bne.n	8001d9e <hc_open+0x8a>
		strcpy(rxbuffer, page);			// rxbuffer has url
 8001d6c:	4629      	mov	r1, r5
 8001d6e:	481a      	ldr	r0, [pc, #104]	; (8001dd8 <hc_open+0xc4>)
 8001d70:	f024 ff10 	bl	8026b94 <strcpy>

//	printf("hc_open: domain=%s, rxbuffer=%s\n", domain_name, rxbuffer);

	down_total = 0;
	expectedapage = 1;
	error = httpc_get_file_dns(domain_name, DOWNLOAD_PORT, rxbuffer, settings2, HttpClientPageReceiveCallback,
 8001d74:	4a19      	ldr	r2, [pc, #100]	; (8001ddc <hc_open+0xc8>)
	down_total = 0;
 8001d76:	2400      	movs	r4, #0
 8001d78:	4819      	ldr	r0, [pc, #100]	; (8001de0 <hc_open+0xcc>)
	error = httpc_get_file_dns(domain_name, DOWNLOAD_PORT, rxbuffer, settings2, HttpClientPageReceiveCallback,
 8001d7a:	f641 7193 	movw	r1, #8083	; 0x1f93
 8001d7e:	f8cd 8008 	str.w	r8, [sp, #8]
 8001d82:	4b0e      	ldr	r3, [pc, #56]	; (8001dbc <hc_open+0xa8>)
 8001d84:	e9cd 2700 	strd	r2, r7, [sp]
	down_total = 0;
 8001d88:	6004      	str	r4, [r0, #0]
	expectedapage = 1;
 8001d8a:	2401      	movs	r4, #1
 8001d8c:	4815      	ldr	r0, [pc, #84]	; (8001de4 <hc_open+0xd0>)
	error = httpc_get_file_dns(domain_name, DOWNLOAD_PORT, rxbuffer, settings2, HttpClientPageReceiveCallback,
 8001d8e:	4a12      	ldr	r2, [pc, #72]	; (8001dd8 <hc_open+0xc4>)
	expectedapage = 1;
 8001d90:	6004      	str	r4, [r0, #0]
	error = httpc_get_file_dns(domain_name, DOWNLOAD_PORT, rxbuffer, settings2, HttpClientPageReceiveCallback,
 8001d92:	4810      	ldr	r0, [pc, #64]	; (8001dd4 <hc_open+0xc0>)
 8001d94:	f7ff feec 	bl	8001b70 <httpc_get_file_dns>
			HttpClientPageResultCallback, &connection2);
}
 8001d98:	b004      	add	sp, #16
 8001d9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		strcpy(rxbuffer, "/");
 8001d9e:	4b0e      	ldr	r3, [pc, #56]	; (8001dd8 <hc_open+0xc4>)
 8001da0:	222f      	movs	r2, #47	; 0x2f
 8001da2:	801a      	strh	r2, [r3, #0]
 8001da4:	e7e6      	b.n	8001d74 <hc_open+0x60>
		strcpy(domain_name, SERVER_DESTINATION);
 8001da6:	f8df c044 	ldr.w	ip, [pc, #68]	; 8001dec <hc_open+0xd8>
 8001daa:	4e0a      	ldr	r6, [pc, #40]	; (8001dd4 <hc_open+0xc0>)
 8001dac:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001db0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001db2:	f8dc 3000 	ldr.w	r3, [ip]
 8001db6:	6033      	str	r3, [r6, #0]
 8001db8:	e7d2      	b.n	8001d60 <hc_open+0x4c>
 8001dba:	bf00      	nop
 8001dbc:	200018c4 	.word	0x200018c4
 8001dc0:	20001634 	.word	0x20001634
 8001dc4:	200018d8 	.word	0x200018d8
 8001dc8:	080012c9 	.word	0x080012c9
 8001dcc:	08001581 	.word	0x08001581
 8001dd0:	08047441 	.word	0x08047441
 8001dd4:	20001670 	.word	0x20001670
 8001dd8:	20001698 	.word	0x20001698
 8001ddc:	08001799 	.word	0x08001799
 8001de0:	20001690 	.word	0x20001690
 8001de4:	200034c0 	.word	0x200034c0
 8001de8:	2000166c 	.word	0x2000166c
 8001dec:	0802b604 	.word	0x0802b604

08001df0 <httploader>:
#include "tftp/tftp_loader.h"

int http_downloading = NOT_LOADING;

// attempt to load new firmware
void httploader(char filename[], char host[], uint32_t crc1, uint32_t crc2) {
 8001df0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001df4:	461f      	mov	r7, r3
	volatile uint32_t addr;
	char segment;

	dl_filecrc = 0;

	addr = (uint32_t) httploader & LOADER_BASE_MEM2; 	// where are we running this code?
 8001df6:	4b2e      	ldr	r3, [pc, #184]	; (8001eb0 <httploader+0xc0>)
void httploader(char filename[], char host[], uint32_t crc1, uint32_t crc2) {
 8001df8:	b085      	sub	sp, #20
	dl_filecrc = 0;
 8001dfa:	f8df c0e8 	ldr.w	ip, [pc, #232]	; 8001ee4 <httploader+0xf4>
	addr = (uint32_t) httploader & LOADER_BASE_MEM2; 	// where are we running this code?
 8001dfe:	f003 6301 	and.w	r3, r3, #135266304	; 0x8100000
void httploader(char filename[], char host[], uint32_t crc1, uint32_t crc2) {
 8001e02:	4605      	mov	r5, r0
 8001e04:	460c      	mov	r4, r1
 8001e06:	4616      	mov	r6, r2
	addr = (uint32_t) httploader & LOADER_BASE_MEM2; 	// where are we running this code?
 8001e08:	9303      	str	r3, [sp, #12]
	dl_filecrc = 0;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	f8cc 3000 	str.w	r3, [ip]
	flash_load_address = (addr == LOADER_BASE_MEM1) ? LOADER_BASE_MEM2 : LOADER_BASE_MEM1; // find the other segment
 8001e10:	9b03      	ldr	r3, [sp, #12]
 8001e12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001e16:	d040      	beq.n	8001e9a <httploader+0xaa>
 8001e18:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 8001ee8 <httploader+0xf8>
 8001e1c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000

	switch (flash_load_address) {		// assign a code letter for the load address filename
	case LOADER_BASE_MEM1:
		segment = 'A';
		dl_filecrc = crc1;
		break;
 8001e20:	f04f 0941 	mov.w	r9, #65	; 0x41
		dl_filecrc = crc1;
 8001e24:	f8cc 2000 	str.w	r2, [ip]
	flash_load_address = (addr == LOADER_BASE_MEM1) ? LOADER_BASE_MEM2 : LOADER_BASE_MEM1; // find the other segment
 8001e28:	f8c8 3000 	str.w	r3, [r8]
	default:
		printf("httploader: bad load address\n");
		return;
	}

	http_downloading = FLASH_LOADING;
 8001e2c:	4b21      	ldr	r3, [pc, #132]	; (8001eb4 <httploader+0xc4>)
 8001e2e:	2201      	movs	r2, #1

	writelcdcmd("xstr 5,88,470,48,2,BLACK,RED,0,1,1,\"DOWNLOADING NEW F/W\"");
 8001e30:	4821      	ldr	r0, [pc, #132]	; (8001eb8 <httploader+0xc8>)
	http_downloading = FLASH_LOADING;
 8001e32:	601a      	str	r2, [r3, #0]
	writelcdcmd("xstr 5,88,470,48,2,BLACK,RED,0,1,1,\"DOWNLOADING NEW F/W\"");
 8001e34:	f000 fa38 	bl	80022a8 <writelcdcmd>
	writelcdcmd("xstr 5,136,470,48,2,BLACK,RED,0,1,1,\"DON'T SWITCH OFF...\"");
 8001e38:	4820      	ldr	r0, [pc, #128]	; (8001ebc <httploader+0xcc>)
 8001e3a:	f000 fa35 	bl	80022a8 <writelcdcmd>

	printf("httploader: fliename=%s, host=%s, crc1=%u, crc2=%u\n", filename, host, crc1, crc2);
 8001e3e:	4633      	mov	r3, r6
 8001e40:	4622      	mov	r2, r4
 8001e42:	4629      	mov	r1, r5
 8001e44:	9700      	str	r7, [sp, #0]
 8001e46:	481e      	ldr	r0, [pc, #120]	; (8001ec0 <httploader+0xd0>)
 8001e48:	f024 fc04 	bl	8026654 <iprintf>

	flash_memptr = flash_load_address;
	flash_filelength = 0;

	sprintf(newfilename, "/firmware/%s-%c%02u-%04u.bin", filename, segment, circuitboardpcb, newbuild);
 8001e4c:	481d      	ldr	r0, [pc, #116]	; (8001ec4 <httploader+0xd4>)
	flash_memptr = flash_load_address;
 8001e4e:	4e1e      	ldr	r6, [pc, #120]	; (8001ec8 <httploader+0xd8>)
	sprintf(newfilename, "/firmware/%s-%c%02u-%04u.bin", filename, segment, circuitboardpcb, newbuild);
 8001e50:	462a      	mov	r2, r5
	flash_memptr = flash_load_address;
 8001e52:	f8d8 1000 	ldr.w	r1, [r8]
	sprintf(newfilename, "/firmware/%s-%c%02u-%04u.bin", filename, segment, circuitboardpcb, newbuild);
 8001e56:	464b      	mov	r3, r9
 8001e58:	6800      	ldr	r0, [r0, #0]
	flash_memptr = flash_load_address;
 8001e5a:	6031      	str	r1, [r6, #0]
	sprintf(newfilename, "/firmware/%s-%c%02u-%04u.bin", filename, segment, circuitboardpcb, newbuild);
 8001e5c:	9001      	str	r0, [sp, #4]
 8001e5e:	481b      	ldr	r0, [pc, #108]	; (8001ecc <httploader+0xdc>)
	flash_filelength = 0;
 8001e60:	491b      	ldr	r1, [pc, #108]	; (8001ed0 <httploader+0xe0>)
	sprintf(newfilename, "/firmware/%s-%c%02u-%04u.bin", filename, segment, circuitboardpcb, newbuild);
 8001e62:	6800      	ldr	r0, [r0, #0]
 8001e64:	9000      	str	r0, [sp, #0]
	flash_filelength = 0;
 8001e66:	2000      	movs	r0, #0
 8001e68:	6008      	str	r0, [r1, #0]
	sprintf(newfilename, "/firmware/%s-%c%02u-%04u.bin", filename, segment, circuitboardpcb, newbuild);
 8001e6a:	491a      	ldr	r1, [pc, #104]	; (8001ed4 <httploader+0xe4>)
 8001e6c:	481a      	ldr	r0, [pc, #104]	; (8001ed8 <httploader+0xe8>)
 8001e6e:	f024 fddb 	bl	8026a28 <siprintf>
	printf("Attempting to download new firmware %s to 0x%08x from %s, ******* DO NOT SWITCH OFF ******\n", newfilename,
 8001e72:	4623      	mov	r3, r4
 8001e74:	6832      	ldr	r2, [r6, #0]
 8001e76:	4918      	ldr	r1, [pc, #96]	; (8001ed8 <httploader+0xe8>)
 8001e78:	4818      	ldr	r0, [pc, #96]	; (8001edc <httploader+0xec>)
 8001e7a:	f024 fbeb 	bl	8026654 <iprintf>
			flash_memptr, host);
	writelcdcmd("\\r\\rDownloading new STM firmware....");
 8001e7e:	4818      	ldr	r0, [pc, #96]	; (8001ee0 <httploader+0xf0>)
 8001e80:	f000 fa12 	bl	80022a8 <writelcdcmd>

	http_dlclient(newfilename, host, flash_memptr);
 8001e84:	4814      	ldr	r0, [pc, #80]	; (8001ed8 <httploader+0xe8>)
 8001e86:	6832      	ldr	r2, [r6, #0]
 8001e88:	4621      	mov	r1, r4
 8001e8a:	f7ff feed 	bl	8001c68 <http_dlclient>
	osDelay(5);
 8001e8e:	2005      	movs	r0, #5
}
 8001e90:	b005      	add	sp, #20
 8001e92:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	osDelay(5);
 8001e96:	f014 bb5d 	b.w	8016554 <osDelay>
	flash_load_address = (addr == LOADER_BASE_MEM1) ? LOADER_BASE_MEM2 : LOADER_BASE_MEM1; // find the other segment
 8001e9a:	f8df 804c 	ldr.w	r8, [pc, #76]	; 8001ee8 <httploader+0xf8>
 8001e9e:	f04f 6301 	mov.w	r3, #135266304	; 0x8100000
		break;
 8001ea2:	f04f 0949 	mov.w	r9, #73	; 0x49
		dl_filecrc = crc2;
 8001ea6:	f8cc 7000 	str.w	r7, [ip]
	flash_load_address = (addr == LOADER_BASE_MEM1) ? LOADER_BASE_MEM2 : LOADER_BASE_MEM1; // find the other segment
 8001eaa:	f8c8 3000 	str.w	r3, [r8]
		break;
 8001eae:	e7bd      	b.n	8001e2c <httploader+0x3c>
 8001eb0:	08001df1 	.word	0x08001df1
 8001eb4:	200018dc 	.word	0x200018dc
 8001eb8:	0802b8c0 	.word	0x0802b8c0
 8001ebc:	0802b8fc 	.word	0x0802b8fc
 8001ec0:	0802b938 	.word	0x0802b938
 8001ec4:	20002df8 	.word	0x20002df8
 8001ec8:	2000087c 	.word	0x2000087c
 8001ecc:	20002180 	.word	0x20002180
 8001ed0:	20000878 	.word	0x20000878
 8001ed4:	0802b96c 	.word	0x0802b96c
 8001ed8:	200018e0 	.word	0x200018e0
 8001edc:	0802b98c 	.word	0x0802b98c
 8001ee0:	0802b9e8 	.word	0x0802b9e8
 8001ee4:	20000870 	.word	0x20000870
 8001ee8:	20000004 	.word	0x20000004

08001eec <stm_rx_callback>:

// http callback for stm firmware download
// this gets called for each downloaded chunk received
//
int stm_rx_callback(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err) {
 8001eec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ef0:	461c      	mov	r4, r3
	struct pbuf *q;
	int count = 0, tlen = 0, len = 0;

//	printf("stm_rx_callback:\n");

	LWIP_ASSERT("p != NULL", p != NULL);
 8001ef2:	b362      	cbz	r2, 8001f4e <stm_rx_callback+0x62>
	if (err != ERR_OK) {
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d132      	bne.n	8001f5e <stm_rx_callback+0x72>
 8001ef8:	460f      	mov	r7, r1
 8001efa:	4615      	mov	r5, r2
 8001efc:	4614      	mov	r4, r2
 8001efe:	f8df 809c 	ldr.w	r8, [pc, #156]	; 8001f9c <stm_rx_callback+0xb0>
	for (q = p; q != NULL; q = q->next) {
		count += q->len;
		tlen = q->tot_len;
		len = q->len;

		if ((flash_abort == 0) && (flash_memptr != 0)) { // we need to write this data to flash
 8001f02:	f8df 909c 	ldr.w	r9, [pc, #156]	; 8001fa0 <stm_rx_callback+0xb4>
				flash_memptr = 0;
				printf("Flash Write failed from http client\n");
				return (-1);
			}
		}
		down_total += q->len;
 8001f06:	4e20      	ldr	r6, [pc, #128]	; (8001f88 <stm_rx_callback+0x9c>)
		if ((flash_abort == 0) && (flash_memptr != 0)) { // we need to write this data to flash
 8001f08:	f8d8 b000 	ldr.w	fp, [r8]
		count += q->len;
 8001f0c:	f8b4 a00a 	ldrh.w	sl, [r4, #10]
		if ((flash_abort == 0) && (flash_memptr != 0)) { // we need to write this data to flash
 8001f10:	f1bb 0f00 	cmp.w	fp, #0
 8001f14:	d10b      	bne.n	8001f2e <stm_rx_callback+0x42>
 8001f16:	f8d9 3000 	ldr.w	r3, [r9]
			if (flash_memwrite(q->payload, 1, q->len, flash_memptr) != (size_t) len) {
 8001f1a:	4652      	mov	r2, sl
 8001f1c:	2101      	movs	r1, #1
		if ((flash_abort == 0) && (flash_memptr != 0)) { // we need to write this data to flash
 8001f1e:	b133      	cbz	r3, 8001f2e <stm_rx_callback+0x42>
			if (flash_memwrite(q->payload, 1, q->len, flash_memptr) != (size_t) len) {
 8001f20:	6860      	ldr	r0, [r4, #4]
 8001f22:	f7ff f83f 	bl	8000fa4 <flash_memwrite>
 8001f26:	4582      	cmp	sl, r0
 8001f28:	d121      	bne.n	8001f6e <stm_rx_callback+0x82>
		down_total += q->len;
 8001f2a:	f8b4 a00a 	ldrh.w	sl, [r4, #10]
 8001f2e:	6833      	ldr	r3, [r6, #0]

		altcp_recved(pcb, p->tot_len);
 8001f30:	4638      	mov	r0, r7
 8001f32:	8929      	ldrh	r1, [r5, #8]
		down_total += q->len;
 8001f34:	4453      	add	r3, sl
 8001f36:	6033      	str	r3, [r6, #0]
		altcp_recved(pcb, p->tot_len);
 8001f38:	f01a ff42 	bl	801cdc0 <tcp_recved>
		pbuf_free(p);
 8001f3c:	4628      	mov	r0, r5
 8001f3e:	f01a fabf 	bl	801c4c0 <pbuf_free>
	for (q = p; q != NULL; q = q->next) {
 8001f42:	6824      	ldr	r4, [r4, #0]
 8001f44:	2c00      	cmp	r4, #0
 8001f46:	d1df      	bne.n	8001f08 <stm_rx_callback+0x1c>

//		p = p->next;
//		printf("stm_rx_callback: chunk=%d, tlen=%d, len=%d, total=%d\n", count, tlen, len, tlen);
	}
	return (0);
 8001f48:	2000      	movs	r0, #0
}
 8001f4a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	LWIP_ASSERT("p != NULL", p != NULL);
 8001f4e:	4b0f      	ldr	r3, [pc, #60]	; (8001f8c <stm_rx_callback+0xa0>)
 8001f50:	2254      	movs	r2, #84	; 0x54
 8001f52:	490f      	ldr	r1, [pc, #60]	; (8001f90 <stm_rx_callback+0xa4>)
 8001f54:	480f      	ldr	r0, [pc, #60]	; (8001f94 <stm_rx_callback+0xa8>)
 8001f56:	f024 fb7d 	bl	8026654 <iprintf>
	if (err != ERR_OK) {
 8001f5a:	2c00      	cmp	r4, #0
 8001f5c:	d0f4      	beq.n	8001f48 <stm_rx_callback+0x5c>
		putchar('#');
 8001f5e:	2023      	movs	r0, #35	; 0x23
 8001f60:	f024 fb90 	bl	8026684 <putchar>
		printlwiperr(err);
 8001f64:	4620      	mov	r0, r4
}
 8001f66:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printlwiperr(err);
 8001f6a:	f7ff be61 	b.w	8001c30 <printlwiperr>
				flash_abort = 1;
 8001f6e:	2301      	movs	r3, #1
				printf("Flash Write failed from http client\n");
 8001f70:	4809      	ldr	r0, [pc, #36]	; (8001f98 <stm_rx_callback+0xac>)
				flash_memptr = 0;
 8001f72:	f8c9 b000 	str.w	fp, [r9]
				flash_abort = 1;
 8001f76:	f8c8 3000 	str.w	r3, [r8]
				printf("Flash Write failed from http client\n");
 8001f7a:	f024 fc07 	bl	802678c <puts>
				return (-1);
 8001f7e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001f82:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f86:	bf00      	nop
 8001f88:	20001690 	.word	0x20001690
 8001f8c:	0802ba10 	.word	0x0802ba10
 8001f90:	08046c58 	.word	0x08046c58
 8001f94:	0802b34c 	.word	0x0802b34c
 8001f98:	0802ba2c 	.word	0x0802ba2c
 8001f9c:	20000874 	.word	0x20000874
 8001fa0:	2000087c 	.word	0x2000087c

08001fa4 <wait_armtx>:
// then re-arm the wait flag
// returns -1 on timeout, 0 on okay
int wait_armtx(void) {
	volatile int timeoutcnt;

	timeoutcnt = 0;
 8001fa4:	2300      	movs	r3, #0
int wait_armtx(void) {
 8001fa6:	b510      	push	{r4, lr}
 8001fa8:	b082      	sub	sp, #8
	timeoutcnt = 0;
 8001faa:	9301      	str	r3, [sp, #4]
	while (timeoutcnt < 150) {
 8001fac:	9b01      	ldr	r3, [sp, #4]
 8001fae:	2b95      	cmp	r3, #149	; 0x95
 8001fb0:	dc0d      	bgt.n	8001fce <wait_armtx+0x2a>
 8001fb2:	4c0e      	ldr	r4, [pc, #56]	; (8001fec <wait_armtx+0x48>)
 8001fb4:	e007      	b.n	8001fc6 <wait_armtx+0x22>
		if (txdmadone == 1)		// its ready
			break;
//		printf("UART5 Wait Tx %d\n", timeoutcnt);
		timeoutcnt++;
 8001fb6:	9b01      	ldr	r3, [sp, #4]
 8001fb8:	4403      	add	r3, r0
 8001fba:	9301      	str	r3, [sp, #4]
			volatile int busywait;
			for (busywait = 0; busywait < 100000; busywait++)
				;
		}
#endif
		osDelay(1);		// wait 1ms +
 8001fbc:	f014 faca 	bl	8016554 <osDelay>
	while (timeoutcnt < 150) {
 8001fc0:	9b01      	ldr	r3, [sp, #4]
 8001fc2:	2b95      	cmp	r3, #149	; 0x95
 8001fc4:	dc03      	bgt.n	8001fce <wait_armtx+0x2a>
		osDelay(1);		// wait 1ms +
 8001fc6:	2001      	movs	r0, #1
		if (txdmadone == 1)		// its ready
 8001fc8:	6823      	ldr	r3, [r4, #0]
 8001fca:	4283      	cmp	r3, r0
 8001fcc:	d1f3      	bne.n	8001fb6 <wait_armtx+0x12>
	}

	if (timeoutcnt >= 250) {
 8001fce:	9b01      	ldr	r3, [sp, #4]
 8001fd0:	2bf9      	cmp	r3, #249	; 0xf9
 8001fd2:	dc02      	bgt.n	8001fda <wait_armtx+0x36>
		txdmadone = 1;	// re-arm the flag even though we have a problem
		return (-1);
	}
//	printf("UART5 Tx ARMED\n");

	return (0);
 8001fd4:	2000      	movs	r0, #0
}
 8001fd6:	b002      	add	sp, #8
 8001fd8:	bd10      	pop	{r4, pc}
		printf("UART5 Tx timeout\n");
 8001fda:	4805      	ldr	r0, [pc, #20]	; (8001ff0 <wait_armtx+0x4c>)
 8001fdc:	f024 fbd6 	bl	802678c <puts>
		txdmadone = 1;	// re-arm the flag even though we have a problem
 8001fe0:	4b02      	ldr	r3, [pc, #8]	; (8001fec <wait_armtx+0x48>)
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fe8:	601a      	str	r2, [r3, #0]
		return (-1);
 8001fea:	e7f4      	b.n	8001fd6 <wait_armtx+0x32>
 8001fec:	20002174 	.word	0x20002174
 8001ff0:	0802ba50 	.word	0x0802ba50

08001ff4 <uart5_rxdone>:

// UART 5 Rx DMA complete
void uart5_rxdone() {

//	printf("UART5 Rx Complete\n");
}
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop

08001ff8 <HAL_UART_TxCpltCallback>:

// Transmit completed callback
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
	volatile uint32_t reg;

	if (huart->Instance == UART5) {
 8001ff8:	4b04      	ldr	r3, [pc, #16]	; (800200c <HAL_UART_TxCpltCallback+0x14>)
 8001ffa:	6802      	ldr	r2, [r0, #0]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d000      	beq.n	8002002 <HAL_UART_TxCpltCallback+0xa>
		}

#endif
		txdmadone = 1;		// its finished transmission
	}
}
 8002000:	4770      	bx	lr
		txdmadone = 1;		// its finished transmission
 8002002:	4b03      	ldr	r3, [pc, #12]	; (8002010 <HAL_UART_TxCpltCallback+0x18>)
 8002004:	2201      	movs	r2, #1
 8002006:	601a      	str	r2, [r3, #0]
}
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	40005000 	.word	0x40005000
 8002010:	20002174 	.word	0x20002174

08002014 <lcd_uart_init>:

/////////////////////////////////////////////////////////////////////////////////////////////////////////

void lcd_uart_init(int baud) {
 8002014:	b570      	push	{r4, r5, r6, lr}
#if 0
	HAL_UART_DMAStop(&huart5);
	HAL_UARTEx_DisableStopMode(&huart5);
#endif
#if 1
	HAL_UART_Abort(&huart5);
 8002016:	4c1a      	ldr	r4, [pc, #104]	; (8002080 <lcd_uart_init+0x6c>)
	lcdrxoutidx = 0;		// buffer consumer index
 8002018:	2500      	movs	r5, #0
 800201a:	4b1a      	ldr	r3, [pc, #104]	; (8002084 <lcd_uart_init+0x70>)
void lcd_uart_init(int baud) {
 800201c:	b082      	sub	sp, #8
 800201e:	4606      	mov	r6, r0
	HAL_UART_Abort(&huart5);
 8002020:	4620      	mov	r0, r4
	lcdrxoutidx = 0;		// buffer consumer index
 8002022:	601d      	str	r5, [r3, #0]
	HAL_UART_Abort(&huart5);
 8002024:	f011 f850 	bl	80130c8 <HAL_UART_Abort>
	HAL_UART_DeInit(&huart5);
 8002028:	4620      	mov	r0, r4
 800202a:	f010 ff9b 	bl	8012f64 <HAL_UART_DeInit>
#endif
	huart5.Instance = UART5;
 800202e:	4a16      	ldr	r2, [pc, #88]	; (8002088 <lcd_uart_init+0x74>)
	huart5.Init.BaudRate = baud;
#if 1
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
	huart5.Init.StopBits = UART_STOPBITS_1;
	huart5.Init.Parity = UART_PARITY_NONE;
	huart5.Init.Mode = UART_MODE_TX_RX;
 8002030:	230c      	movs	r3, #12
	huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
	huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
#endif
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 8002032:	4620      	mov	r0, r4
	huart5.Instance = UART5;
 8002034:	e9c4 2600 	strd	r2, r6, [r4]
	huart5.Init.StopBits = UART_STOPBITS_1;
 8002038:	e9c4 5502 	strd	r5, r5, [r4, #8]
	huart5.Init.Mode = UART_MODE_TX_RX;
 800203c:	e9c4 5304 	strd	r5, r3, [r4, #16]
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002040:	e9c4 5506 	strd	r5, r5, [r4, #24]
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002044:	e9c4 5508 	strd	r5, r5, [r4, #32]
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 8002048:	f012 f838 	bl	80140bc <HAL_UART_Init>
 800204c:	b958      	cbnz	r0, 8002066 <lcd_uart_init+0x52>
		printf("lcd_init: Failed to change UART5 baud to %d\n", baud);
	}

#if 1
	stat = HAL_UART_Receive_DMA(&huart5, dmarxbuffer, DMARXBUFSIZE);	// start Rx cyclic DMA
 800204e:	2280      	movs	r2, #128	; 0x80
 8002050:	490e      	ldr	r1, [pc, #56]	; (800208c <lcd_uart_init+0x78>)
 8002052:	480b      	ldr	r0, [pc, #44]	; (8002080 <lcd_uart_init+0x6c>)
 8002054:	f012 fa22 	bl	801449c <HAL_UART_Receive_DMA>
 8002058:	f88d 0007 	strb.w	r0, [sp, #7]
	if (stat != HAL_OK) {
 800205c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002060:	b933      	cbnz	r3, 8002070 <lcd_uart_init+0x5c>
		printf("lcd_uart_init: Err HAL_UART_Receive_DMA uart5 %d\n", stat);
	}
#endif
}
 8002062:	b002      	add	sp, #8
 8002064:	bd70      	pop	{r4, r5, r6, pc}
		printf("lcd_init: Failed to change UART5 baud to %d\n", baud);
 8002066:	4631      	mov	r1, r6
 8002068:	4809      	ldr	r0, [pc, #36]	; (8002090 <lcd_uart_init+0x7c>)
 800206a:	f024 faf3 	bl	8026654 <iprintf>
 800206e:	e7ee      	b.n	800204e <lcd_uart_init+0x3a>
		printf("lcd_uart_init: Err HAL_UART_Receive_DMA uart5 %d\n", stat);
 8002070:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8002074:	4807      	ldr	r0, [pc, #28]	; (8002094 <lcd_uart_init+0x80>)
}
 8002076:	b002      	add	sp, #8
 8002078:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printf("lcd_uart_init: Err HAL_UART_Receive_DMA uart5 %d\n", stat);
 800207c:	f024 baea 	b.w	8026654 <iprintf>
 8002080:	20002bc0 	.word	0x20002bc0
 8002084:	20001b38 	.word	0x20001b38
 8002088:	40005000 	.word	0x40005000
 800208c:	20001970 	.word	0x20001970
 8002090:	0802ba64 	.word	0x0802ba64
 8002094:	0802ba94 	.word	0x0802ba94

08002098 <lcd_reset>:


// send reset command to LCD  (LCD's own init will start it again at 9600)
lcd_reset()
{
 8002098:	b530      	push	{r4, r5, lr}
	HAL_StatusTypeDef stat;
	const unsigned char lcd_reset[] = { "rest\xff\xff\xff" };
 800209a:	4a11      	ldr	r2, [pc, #68]	; (80020e0 <lcd_reset+0x48>)
{
 800209c:	b083      	sub	sp, #12

	txdmadone = 0;	// TX is NOT free
 800209e:	4c11      	ldr	r4, [pc, #68]	; (80020e4 <lcd_reset+0x4c>)
 80020a0:	2500      	movs	r5, #0
	const unsigned char lcd_reset[] = { "rest\xff\xff\xff" };
 80020a2:	466b      	mov	r3, sp
	txdmadone = 0;	// TX is NOT free
 80020a4:	6025      	str	r5, [r4, #0]
	const unsigned char lcd_reset[] = { "rest\xff\xff\xff" };
 80020a6:	e892 0003 	ldmia.w	r2, {r0, r1}
	stat = HAL_UART_Transmit_DMA(&huart5, lcd_reset, sizeof(lcd_reset) - 1);  // current baud
 80020aa:	2207      	movs	r2, #7
	const unsigned char lcd_reset[] = { "rest\xff\xff\xff" };
 80020ac:	e883 0003 	stmia.w	r3, {r0, r1}
	stat = HAL_UART_Transmit_DMA(&huart5, lcd_reset, sizeof(lcd_reset) - 1);  // current baud
 80020b0:	4619      	mov	r1, r3
 80020b2:	480d      	ldr	r0, [pc, #52]	; (80020e8 <lcd_reset+0x50>)
 80020b4:	f010 ffb2 	bl	801301c <HAL_UART_Transmit_DMA>
	if (stat != HAL_OK) {
 80020b8:	b118      	cbz	r0, 80020c2 <lcd_reset+0x2a>
 80020ba:	e00b      	b.n	80020d4 <lcd_reset+0x3c>
		printf("lcd_init: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
	}
	while (!(txdmadone)) {
//		printf("lcd_reset: waiting for txdmadone\n");
		osDelay(1);		// wait for comms to complete
 80020bc:	2001      	movs	r0, #1
 80020be:	f014 fa49 	bl	8016554 <osDelay>
	while (!(txdmadone)) {
 80020c2:	6823      	ldr	r3, [r4, #0]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d0f9      	beq.n	80020bc <lcd_reset+0x24>
	}
	osDelay(500);		// give it time to reset
 80020c8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80020cc:	f014 fa42 	bl	8016554 <osDelay>
}
 80020d0:	b003      	add	sp, #12
 80020d2:	bd30      	pop	{r4, r5, pc}
		printf("lcd_init: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 80020d4:	4601      	mov	r1, r0
 80020d6:	4805      	ldr	r0, [pc, #20]	; (80020ec <lcd_reset+0x54>)
 80020d8:	f024 fabc 	bl	8026654 <iprintf>
 80020dc:	e7f1      	b.n	80020c2 <lcd_reset+0x2a>
 80020de:	bf00      	nop
 80020e0:	0802baf8 	.word	0x0802baf8
 80020e4:	20002174 	.word	0x20002174
 80020e8:	20002bc0 	.word	0x20002bc0
 80020ec:	0802bac8 	.word	0x0802bac8

080020f0 <lcd_baud>:

// send baudrate command to LCD
lcd_baud(int baud) {
 80020f0:	b510      	push	{r4, lr}
 80020f2:	b088      	sub	sp, #32
	HAL_StatusTypeDef stat;
	char str[32];
	int i;

	txdmadone = 0;	// TX is NOT free
 80020f4:	2300      	movs	r3, #0
 80020f6:	4c0d      	ldr	r4, [pc, #52]	; (800212c <lcd_baud+0x3c>)
lcd_baud(int baud) {
 80020f8:	4602      	mov	r2, r0
	sprintf(str,"baud=%u\xff\xff\xff",baud);
 80020fa:	490d      	ldr	r1, [pc, #52]	; (8002130 <lcd_baud+0x40>)
 80020fc:	4668      	mov	r0, sp
	txdmadone = 0;	// TX is NOT free
 80020fe:	6023      	str	r3, [r4, #0]
	sprintf(str,"baud=%u\xff\xff\xff",baud);
 8002100:	f024 fc92 	bl	8026a28 <siprintf>
	i = strlen(str);
 8002104:	4668      	mov	r0, sp
 8002106:	f7fe f8a5 	bl	8000254 <strlen>
 800210a:	4602      	mov	r2, r0

	stat = HAL_UART_Transmit_DMA(&huart5, str, i);		// if leading nulls on tx line
 800210c:	4669      	mov	r1, sp
 800210e:	4809      	ldr	r0, [pc, #36]	; (8002134 <lcd_baud+0x44>)
 8002110:	b292      	uxth	r2, r2
 8002112:	f010 ff83 	bl	801301c <HAL_UART_Transmit_DMA>
	while (!(txdmadone)) {
 8002116:	6823      	ldr	r3, [r4, #0]
 8002118:	b92b      	cbnz	r3, 8002126 <lcd_baud+0x36>
//		printf("lcd_baud: waiting for txdmadone\n");
		osDelay(1);		// wait for comms to complete
 800211a:	2001      	movs	r0, #1
 800211c:	f014 fa1a 	bl	8016554 <osDelay>
	while (!(txdmadone)) {
 8002120:	6823      	ldr	r3, [r4, #0]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d0f9      	beq.n	800211a <lcd_baud+0x2a>
	}
}
 8002126:	b008      	add	sp, #32
 8002128:	bd10      	pop	{r4, pc}
 800212a:	bf00      	nop
 800212c:	20002174 	.word	0x20002174
 8002130:	0802bb00 	.word	0x0802bb00
 8002134:	20002bc0 	.word	0x20002bc0

08002138 <lcd_writeblock>:
	}
	return (stat);
}

// send a binary block to the LCD
int lcd_writeblock(uint8_t *buf, int len) {
 8002138:	b570      	push	{r4, r5, r6, lr}
 800213a:	4605      	mov	r5, r0
 800213c:	460e      	mov	r6, r1
	HAL_StatusTypeDef stat;
	volatile int i;
	uint32_t reg;
	uint8_t by;

	if (wait_armtx() == -1)
 800213e:	f7ff ff31 	bl	8001fa4 <wait_armtx>
 8002142:	4604      	mov	r4, r0
 8002144:	3001      	adds	r0, #1
 8002146:	d009      	beq.n	800215c <lcd_writeblock+0x24>
		return (-1);
//	printf("lcd_writeblock: %d\n", len);
	txdmadone = 0;	// TX in progress
 8002148:	4b08      	ldr	r3, [pc, #32]	; (800216c <lcd_writeblock+0x34>)
 800214a:	2400      	movs	r4, #0

//	myhexDump("NXT:", buf, len);

	stat = HAL_UART_Transmit_DMA(&huart5, buf, len);
 800214c:	b2b2      	uxth	r2, r6
 800214e:	4629      	mov	r1, r5
 8002150:	4807      	ldr	r0, [pc, #28]	; (8002170 <lcd_writeblock+0x38>)
	txdmadone = 0;	// TX in progress
 8002152:	601c      	str	r4, [r3, #0]
	stat = HAL_UART_Transmit_DMA(&huart5, buf, len);
 8002154:	f010 ff62 	bl	801301c <HAL_UART_Transmit_DMA>
	if (stat != HAL_OK) {
		printf("lcd_writeblock: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 8002158:	4604      	mov	r4, r0
	if (stat != HAL_OK) {
 800215a:	b908      	cbnz	r0, 8002160 <lcd_writeblock+0x28>
	}
	return (stat);
}
 800215c:	4620      	mov	r0, r4
 800215e:	bd70      	pop	{r4, r5, r6, pc}
		printf("lcd_writeblock: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 8002160:	4621      	mov	r1, r4
 8002162:	4804      	ldr	r0, [pc, #16]	; (8002174 <lcd_writeblock+0x3c>)
 8002164:	f024 fa76 	bl	8026654 <iprintf>
}
 8002168:	4620      	mov	r0, r4
 800216a:	bd70      	pop	{r4, r5, r6, pc}
 800216c:	20002174 	.word	0x20002174
 8002170:	20002bc0 	.word	0x20002bc0
 8002174:	0802bb0c 	.word	0x0802bb0c

08002178 <lcd_puts>:

// put a null terminated string
int lcd_puts(char *str) {
 8002178:	b530      	push	{r4, r5, lr}
 800217a:	b083      	sub	sp, #12
 800217c:	4604      	mov	r4, r0
	HAL_StatusTypeDef stat;
	volatile int i;
	static char buffer[96];
	uint32_t reg;

	if (wait_armtx() == -1)
 800217e:	f7ff ff11 	bl	8001fa4 <wait_armtx>
 8002182:	4605      	mov	r5, r0
 8002184:	3001      	adds	r0, #1
 8002186:	d01d      	beq.n	80021c4 <lcd_puts+0x4c>
		return (-1);

	i = 0;
 8002188:	2300      	movs	r3, #0
 800218a:	4813      	ldr	r0, [pc, #76]	; (80021d8 <lcd_puts+0x60>)
 800218c:	9301      	str	r3, [sp, #4]
	while (str[i] != '\0') {
 800218e:	9b01      	ldr	r3, [sp, #4]
 8002190:	5ce3      	ldrb	r3, [r4, r3]
 8002192:	b153      	cbz	r3, 80021aa <lcd_puts+0x32>
		buffer[i] = str[i];
 8002194:	9901      	ldr	r1, [sp, #4]
 8002196:	9a01      	ldr	r2, [sp, #4]
		i++;
 8002198:	9b01      	ldr	r3, [sp, #4]
		buffer[i] = str[i];
 800219a:	5c61      	ldrb	r1, [r4, r1]
		i++;
 800219c:	3301      	adds	r3, #1
		buffer[i] = str[i];
 800219e:	5481      	strb	r1, [r0, r2]
		i++;
 80021a0:	9301      	str	r3, [sp, #4]
	while (str[i] != '\0') {
 80021a2:	9b01      	ldr	r3, [sp, #4]
 80021a4:	5ce3      	ldrb	r3, [r4, r3]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d1f4      	bne.n	8002194 <lcd_puts+0x1c>
	}
	buffer[i] = '\0';
 80021aa:	9901      	ldr	r1, [sp, #4]
 80021ac:	2300      	movs	r3, #0
//	printf("lcd_puts: %s\n",buffer);

	txdmadone = 0;	// TX in progress
//	printf("lcd_puts: len=%d, [%s]\n", i, str);

	stat = HAL_UART_Transmit_DMA(&huart5, buffer, i);
 80021ae:	9a01      	ldr	r2, [sp, #4]
	txdmadone = 0;	// TX in progress
 80021b0:	4c0a      	ldr	r4, [pc, #40]	; (80021dc <lcd_puts+0x64>)
	buffer[i] = '\0';
 80021b2:	5443      	strb	r3, [r0, r1]
	stat = HAL_UART_Transmit_DMA(&huart5, buffer, i);
 80021b4:	b292      	uxth	r2, r2
 80021b6:	4908      	ldr	r1, [pc, #32]	; (80021d8 <lcd_puts+0x60>)
 80021b8:	4809      	ldr	r0, [pc, #36]	; (80021e0 <lcd_puts+0x68>)
	txdmadone = 0;	// TX in progress
 80021ba:	6023      	str	r3, [r4, #0]
	stat = HAL_UART_Transmit_DMA(&huart5, buffer, i);
 80021bc:	f010 ff2e 	bl	801301c <HAL_UART_Transmit_DMA>
	if (stat != HAL_OK) {
		printf("lcd_puts: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 80021c0:	4605      	mov	r5, r0
	if (stat != HAL_OK) {
 80021c2:	b910      	cbnz	r0, 80021ca <lcd_puts+0x52>
	}
	return (stat);
}
 80021c4:	4628      	mov	r0, r5
 80021c6:	b003      	add	sp, #12
 80021c8:	bd30      	pop	{r4, r5, pc}
		printf("lcd_puts: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 80021ca:	4629      	mov	r1, r5
 80021cc:	4805      	ldr	r0, [pc, #20]	; (80021e4 <lcd_puts+0x6c>)
 80021ce:	f024 fa41 	bl	8026654 <iprintf>
}
 80021d2:	4628      	mov	r0, r5
 80021d4:	b003      	add	sp, #12
 80021d6:	bd30      	pop	{r4, r5, pc}
 80021d8:	20001910 	.word	0x20001910
 80021dc:	20002174 	.word	0x20002174
 80021e0:	20002bc0 	.word	0x20002bc0
 80021e4:	0802bb40 	.word	0x0802bb40

080021e8 <lcd_rxdma>:

/////////////////////////////////////////////////////////////////////////////////////////////////////////

// get Rx chars if available - non blocking using DMA
// copies all dma rx'd chars into the lcd rx buffer
int lcd_rxdma() {
 80021e8:	b530      	push	{r4, r5, lr}
	HAL_StatusTypeDef stat;
	volatile int count = 0;
 80021ea:	2300      	movs	r3, #0
int lcd_rxdma() {
 80021ec:	b083      	sub	sp, #12
	volatile int dmaindex = 0;

	dmaindex = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 80021ee:	4a17      	ldr	r2, [pc, #92]	; (800224c <lcd_rxdma+0x64>)
	volatile int count = 0;
 80021f0:	9300      	str	r3, [sp, #0]
	volatile int dmaindex = 0;
 80021f2:	9301      	str	r3, [sp, #4]
	dmaindex = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 80021f4:	6953      	ldr	r3, [r2, #20]
 80021f6:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80021fa:	9301      	str	r3, [sp, #4]
	if (dmaindex == 128) {
 80021fc:	9a01      	ldr	r2, [sp, #4]
 80021fe:	2a80      	cmp	r2, #128	; 0x80
 8002200:	d016      	beq.n	8002230 <lcd_rxdma+0x48>
		}
#endif
		dmaindex = 0;	// DMA count-to-go had zero
	}

	while (dmaindex != lcdrxoutidx) {		// dma in index has moved on from lcd rx out index
 8002202:	4d13      	ldr	r5, [pc, #76]	; (8002250 <lcd_rxdma+0x68>)
 8002204:	9a01      	ldr	r2, [sp, #4]
 8002206:	682b      	ldr	r3, [r5, #0]
 8002208:	4293      	cmp	r3, r2
 800220a:	d00e      	beq.n	800222a <lcd_rxdma+0x42>
 800220c:	4c11      	ldr	r4, [pc, #68]	; (8002254 <lcd_rxdma+0x6c>)
 800220e:	4812      	ldr	r0, [pc, #72]	; (8002258 <lcd_rxdma+0x70>)
#if 0
		osDelay(10);
		printf("0x%02x ", dmarxbuffer[lcdrxoutidx]);
#endif
		lcdrxbuffer[lcdrxoutidx] = dmarxbuffer[lcdrxoutidx];	// copy the next char to lcd rx buffer
 8002210:	5cc1      	ldrb	r1, [r0, r3]
		count++;
 8002212:	9a00      	ldr	r2, [sp, #0]
		lcdrxbuffer[lcdrxoutidx] = dmarxbuffer[lcdrxoutidx];	// copy the next char to lcd rx buffer
 8002214:	54e1      	strb	r1, [r4, r3]
	if (++index >= limit)
 8002216:	3301      	adds	r3, #1
		count++;
 8002218:	3201      	adds	r2, #1
		return (0);
 800221a:	2b80      	cmp	r3, #128	; 0x80
		count++;
 800221c:	9200      	str	r2, [sp, #0]
	while (dmaindex != lcdrxoutidx) {		// dma in index has moved on from lcd rx out index
 800221e:	9a01      	ldr	r2, [sp, #4]
		return (0);
 8002220:	bfa8      	it	ge
 8002222:	2300      	movge	r3, #0
	while (dmaindex != lcdrxoutidx) {		// dma in index has moved on from lcd rx out index
 8002224:	429a      	cmp	r2, r3
 8002226:	d1f3      	bne.n	8002210 <lcd_rxdma+0x28>
 8002228:	602b      	str	r3, [r5, #0]
	}
#if 0
	if (count > 0)
		printf("\n");
#endif
	return (count);
 800222a:	9800      	ldr	r0, [sp, #0]
}
 800222c:	b003      	add	sp, #12
 800222e:	bd30      	pop	{r4, r5, pc}
		stat = HAL_UART_Receive_DMA(&huart5, dmarxbuffer, DMARXBUFSIZE);	// restart Rx cyclic DMA
 8002230:	4909      	ldr	r1, [pc, #36]	; (8002258 <lcd_rxdma+0x70>)
 8002232:	480a      	ldr	r0, [pc, #40]	; (800225c <lcd_rxdma+0x74>)
 8002234:	f012 f932 	bl	801449c <HAL_UART_Receive_DMA>
		if (stat != HAL_OK) {
 8002238:	b910      	cbnz	r0, 8002240 <lcd_rxdma+0x58>
		dmaindex = 0;	// DMA count-to-go had zero
 800223a:	2300      	movs	r3, #0
 800223c:	9301      	str	r3, [sp, #4]
 800223e:	e7e0      	b.n	8002202 <lcd_rxdma+0x1a>
			printf("lcd_rxdma: Err HAL_UART_Receive_DMA uart5 %d\n", stat);
 8002240:	4601      	mov	r1, r0
 8002242:	4807      	ldr	r0, [pc, #28]	; (8002260 <lcd_rxdma+0x78>)
 8002244:	f024 fa06 	bl	8026654 <iprintf>
 8002248:	e7f7      	b.n	800223a <lcd_rxdma+0x52>
 800224a:	bf00      	nop
 800224c:	40026000 	.word	0x40026000
 8002250:	20001b38 	.word	0x20001b38
 8002254:	20001ab8 	.word	0x20001ab8
 8002258:	20001970 	.word	0x20001970
 800225c:	20002bc0 	.word	0x20002bc0
 8002260:	0802bb70 	.word	0x0802bb70

08002264 <lcd_getc>:
int lcd_getc() {
	volatile static int lastidx = 0;
	int ch;

	ch = -1;
	if (lastidx != lcdrxoutidx) {		// something there
 8002264:	4a0c      	ldr	r2, [pc, #48]	; (8002298 <lcd_getc+0x34>)
 8002266:	4b0d      	ldr	r3, [pc, #52]	; (800229c <lcd_getc+0x38>)
 8002268:	6811      	ldr	r1, [r2, #0]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4299      	cmp	r1, r3
 800226e:	d00f      	beq.n	8002290 <lcd_getc+0x2c>
		ch = lcdrxbuffer[lastidx];
 8002270:	6810      	ldr	r0, [r2, #0]
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
 8002272:	6813      	ldr	r3, [r2, #0]
		rxtimeout = 100;
 8002274:	490a      	ldr	r1, [pc, #40]	; (80022a0 <lcd_getc+0x3c>)
	if (++index >= limit)
 8002276:	3301      	adds	r3, #1
		return (0);
 8002278:	2b80      	cmp	r3, #128	; 0x80
 800227a:	bfa8      	it	ge
 800227c:	2300      	movge	r3, #0
int lcd_getc() {
 800227e:	b410      	push	{r4}
		ch = lcdrxbuffer[lastidx];
 8002280:	4c08      	ldr	r4, [pc, #32]	; (80022a4 <lcd_getc+0x40>)
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
 8002282:	6013      	str	r3, [r2, #0]
		rxtimeout = 100;
 8002284:	2364      	movs	r3, #100	; 0x64
		ch = lcdrxbuffer[lastidx];
 8002286:	5c20      	ldrb	r0, [r4, r0]
//  printf("lcd_getc() got %02x\n", ch);
	}

	return (ch);
}
 8002288:	f85d 4b04 	ldr.w	r4, [sp], #4
		rxtimeout = 100;
 800228c:	600b      	str	r3, [r1, #0]
}
 800228e:	4770      	bx	lr
	ch = -1;
 8002290:	f04f 30ff 	mov.w	r0, #4294967295
}
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	20001a80 	.word	0x20001a80
 800229c:	20001b38 	.word	0x20001b38
 80022a0:	20001f34 	.word	0x20001f34
 80022a4:	20001ab8 	.word	0x20001ab8

080022a8 <writelcdcmd>:
}

// send a var string to the LCD (len max 255) - can be blocked
// terminate with three 0xff's
// returns 0 if sent
int writelcdcmd(char *str) {
 80022a8:	b510      	push	{r4, lr}
	char i = 0;
	char pkt[96];  //  __attribute__ ((aligned (16)));

	if (lcd_txblocked)
 80022aa:	4c0b      	ldr	r4, [pc, #44]	; (80022d8 <writelcdcmd+0x30>)
int writelcdcmd(char *str) {
 80022ac:	b098      	sub	sp, #96	; 0x60
	if (lcd_txblocked)
 80022ae:	6823      	ldr	r3, [r4, #0]
 80022b0:	b973      	cbnz	r3, 80022d0 <writelcdcmd+0x28>
		return (-1);

	strcpy(pkt, str);
 80022b2:	4601      	mov	r1, r0
 80022b4:	4668      	mov	r0, sp
 80022b6:	f024 fc48 	bl	8026b4a <stpcpy>
	strcat(pkt, "\xff\xff\xff");
 80022ba:	4908      	ldr	r1, [pc, #32]	; (80022dc <writelcdcmd+0x34>)
	strcpy(pkt, str);
 80022bc:	4602      	mov	r2, r0
	if (!(lcd_txblocked))
 80022be:	6823      	ldr	r3, [r4, #0]
	strcat(pkt, "\xff\xff\xff");
 80022c0:	6808      	ldr	r0, [r1, #0]
 80022c2:	6010      	str	r0, [r2, #0]
	if (!(lcd_txblocked))
 80022c4:	b923      	cbnz	r3, 80022d0 <writelcdcmd+0x28>
		return (lcd_puts(pkt));
 80022c6:	4668      	mov	r0, sp
 80022c8:	f7ff ff56 	bl	8002178 <lcd_puts>
	else
		return (-1);
}
 80022cc:	b018      	add	sp, #96	; 0x60
 80022ce:	bd10      	pop	{r4, pc}
		return (-1);
 80022d0:	f04f 30ff 	mov.w	r0, #4294967295
 80022d4:	e7fa      	b.n	80022cc <writelcdcmd+0x24>
 80022d6:	bf00      	nop
 80022d8:	20001a90 	.word	0x20001a90
 80022dc:	0802bafc 	.word	0x0802bafc

080022e0 <lcd_gps.part.0>:
//Application specific display stuff
//
//////////////////////////////////////////////////////////////

// send the GPS coords t2.txt Lat,Lon,Grid  t3.txt Sats
void lcd_gps(void) {
 80022e0:	b570      	push	{r4, r5, r6, lr}
	int sats, col;
	static int vis = 0;

	if (our_currentpage != 0)
		return;
	lat = statuspkt.NavPvt.lat / 10000000.0;
 80022e2:	4d4f      	ldr	r5, [pc, #316]	; (8002420 <lcd_gps.part.0+0x140>)
 80022e4:	ed95 7a08 	vldr	s14, [r5, #32]
	lon = statuspkt.NavPvt.lon / 10000000.0;
 80022e8:	ed95 6a07 	vldr	s12, [r5, #28]
	lat = statuspkt.NavPvt.lat / 10000000.0;
 80022ec:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
	lon = statuspkt.NavPvt.lon / 10000000.0;
 80022f0:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
	lat = statuspkt.NavPvt.lat / 10000000.0;
 80022f4:	ed9f 5b48 	vldr	d5, [pc, #288]	; 8002418 <lcd_gps.part.0+0x138>
void lcd_gps(void) {
 80022f8:	ed2d 8b04 	vpush	{d8-d9}
 80022fc:	b0b4      	sub	sp, #208	; 0xd0
	lon = statuspkt.NavPvt.lon / 10000000.0;
 80022fe:	ee86 8b05 	vdiv.f64	d8, d6, d5
	calcLocator(gridsquare, lat, lon);
 8002302:	a808      	add	r0, sp, #32
	lat = statuspkt.NavPvt.lat / 10000000.0;
 8002304:	ee87 9b05 	vdiv.f64	d9, d7, d5
	calcLocator(gridsquare, lat, lon);
 8002308:	eeb0 1b48 	vmov.f64	d1, d8
 800230c:	eeb0 0b49 	vmov.f64	d0, d9
 8002310:	f003 fa9e 	bl	8005850 <calcLocator>

	if (gpslocked) {
 8002314:	4b43      	ldr	r3, [pc, #268]	; (8002424 <lcd_gps.part.0+0x144>)
 8002316:	7819      	ldrb	r1, [r3, #0]
 8002318:	2900      	cmp	r1, #0
 800231a:	d033      	beq.n	8002384 <lcd_gps.part.0+0xa4>
		sprintf(str, "Lat: %.06f\\rLon: %.06f\\rGrid: %s", lat, lon, gridsquare);
 800231c:	ae0c      	add	r6, sp, #48	; 0x30
 800231e:	a908      	add	r1, sp, #32
	sprintf(str, "%s=\"%s\"", id, string);
 8002320:	ac1c      	add	r4, sp, #112	; 0x70
		sprintf(str, "Lat: %.06f\\rLon: %.06f\\rGrid: %s", lat, lon, gridsquare);
 8002322:	9102      	str	r1, [sp, #8]
 8002324:	4630      	mov	r0, r6
 8002326:	4940      	ldr	r1, [pc, #256]	; (8002428 <lcd_gps.part.0+0x148>)
 8002328:	ec53 2b19 	vmov	r2, r3, d9
 800232c:	ed8d 8b00 	vstr	d8, [sp]
 8002330:	f024 fb7a 	bl	8026a28 <siprintf>
	volatile int result = 0;
 8002334:	2200      	movs	r2, #0
	sprintf(str, "%s=\"%s\"", id, string);
 8002336:	4633      	mov	r3, r6
 8002338:	493c      	ldr	r1, [pc, #240]	; (800242c <lcd_gps.part.0+0x14c>)
	volatile int result = 0;
 800233a:	9204      	str	r2, [sp, #16]
	sprintf(str, "%s=\"%s\"", id, string);
 800233c:	4620      	mov	r0, r4
 800233e:	4a3c      	ldr	r2, [pc, #240]	; (8002430 <lcd_gps.part.0+0x150>)
 8002340:	f024 fb72 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002344:	4620      	mov	r0, r4
 8002346:	f7ff ffaf 	bl	80022a8 <writelcdcmd>
 800234a:	9004      	str	r0, [sp, #16]
	return (result);
 800234c:	9b04      	ldr	r3, [sp, #16]
	} else {
		setlcdtext("t2.txt", "");
	}

	// number of satellites
	sats = statuspkt.NavPvt.numSV;
 800234e:	7eed      	ldrb	r5, [r5, #27]
	sprintf(str, "\\r\\rSats:%u", sats);
 8002350:	4630      	mov	r0, r6
 8002352:	4938      	ldr	r1, [pc, #224]	; (8002434 <lcd_gps.part.0+0x154>)
	sats = statuspkt.NavPvt.numSV;
 8002354:	b2ed      	uxtb	r5, r5
	sprintf(str, "\\r\\rSats:%u", sats);
 8002356:	462a      	mov	r2, r5
 8002358:	f024 fb66 	bl	8026a28 <siprintf>
	volatile int result = 0;
 800235c:	2100      	movs	r1, #0
	sprintf(str, "%s=\"%s\"", id, string);
 800235e:	4633      	mov	r3, r6
 8002360:	4a35      	ldr	r2, [pc, #212]	; (8002438 <lcd_gps.part.0+0x158>)
	volatile int result = 0;
 8002362:	9106      	str	r1, [sp, #24]
	sprintf(str, "%s=\"%s\"", id, string);
 8002364:	4620      	mov	r0, r4
 8002366:	4931      	ldr	r1, [pc, #196]	; (800242c <lcd_gps.part.0+0x14c>)
 8002368:	f024 fb5e 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 800236c:	4620      	mov	r0, r4
 800236e:	f7ff ff9b 	bl	80022a8 <writelcdcmd>
	setlcdtext("t4.txt", str);
	if (sats < 4)
 8002372:	2d03      	cmp	r5, #3
	result = writelcdcmd(str);
 8002374:	9006      	str	r0, [sp, #24]
	return (result);
 8002376:	9b06      	ldr	r3, [sp, #24]
	if (sats < 4)
 8002378:	dd13      	ble.n	80023a2 <lcd_gps.part.0+0xc2>
		col = 0xf800;		// red
	else if (sats < 6)
 800237a:	2d05      	cmp	r5, #5
 800237c:	dc36      	bgt.n	80023ec <lcd_gps.part.0+0x10c>
 800237e:	f24f 63c0 	movw	r3, #63168	; 0xf6c0
 8002382:	e010      	b.n	80023a6 <lcd_gps.part.0+0xc6>
	sprintf(str, "%s=\"%s\"", id, string);
 8002384:	ac1c      	add	r4, sp, #112	; 0x70
 8002386:	4b2d      	ldr	r3, [pc, #180]	; (800243c <lcd_gps.part.0+0x15c>)
 8002388:	4a29      	ldr	r2, [pc, #164]	; (8002430 <lcd_gps.part.0+0x150>)
 800238a:	ae0c      	add	r6, sp, #48	; 0x30
	volatile int result = 0;
 800238c:	9105      	str	r1, [sp, #20]
	sprintf(str, "%s=\"%s\"", id, string);
 800238e:	4620      	mov	r0, r4
 8002390:	4926      	ldr	r1, [pc, #152]	; (800242c <lcd_gps.part.0+0x14c>)
 8002392:	f024 fb49 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002396:	4620      	mov	r0, r4
 8002398:	f7ff ff86 	bl	80022a8 <writelcdcmd>
 800239c:	9005      	str	r0, [sp, #20]
	return (result);
 800239e:	9b05      	ldr	r3, [sp, #20]
 80023a0:	e7d5      	b.n	800234e <lcd_gps.part.0+0x6e>
 80023a2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
	sprintf(buffer, "%s=%lu", id, value);
 80023a6:	4a26      	ldr	r2, [pc, #152]	; (8002440 <lcd_gps.part.0+0x160>)
 80023a8:	4620      	mov	r0, r4
 80023aa:	4926      	ldr	r1, [pc, #152]	; (8002444 <lcd_gps.part.0+0x164>)
 80023ac:	f024 fb3c 	bl	8026a28 <siprintf>
	result = writelcdcmd(buffer);
 80023b0:	4620      	mov	r0, r4
 80023b2:	f7ff ff79 	bl	80022a8 <writelcdcmd>
 80023b6:	9007      	str	r0, [sp, #28]
	if (result == -1) {		// wait for response
 80023b8:	9b07      	ldr	r3, [sp, #28]
 80023ba:	3301      	adds	r3, #1
 80023bc:	d026      	beq.n	800240c <lcd_gps.part.0+0x12c>
		col = 0xf6c0;		// dark yellow
	else
		col = 0xffff;		// white
	setlcdbin("t4.pco", col);

	if (sats < 5) {
 80023be:	2d04      	cmp	r5, #4
	return (result);
 80023c0:	9b07      	ldr	r3, [sp, #28]
	if (sats < 5) {
 80023c2:	dc05      	bgt.n	80023d0 <lcd_gps.part.0+0xf0>
		if (vis++ & 1)
 80023c4:	4a20      	ldr	r2, [pc, #128]	; (8002448 <lcd_gps.part.0+0x168>)
 80023c6:	6813      	ldr	r3, [r2, #0]
 80023c8:	1c59      	adds	r1, r3, #1
 80023ca:	07db      	lsls	r3, r3, #31
 80023cc:	6011      	str	r1, [r2, #0]
 80023ce:	d506      	bpl.n	80023de <lcd_gps.part.0+0xfe>
			writelcdcmd("vis t4,1");
 80023d0:	481e      	ldr	r0, [pc, #120]	; (800244c <lcd_gps.part.0+0x16c>)
 80023d2:	f7ff ff69 	bl	80022a8 <writelcdcmd>
		else
			writelcdcmd("vis t4,0");
	} else
		writelcdcmd("vis t4,1");
}
 80023d6:	b034      	add	sp, #208	; 0xd0
 80023d8:	ecbd 8b04 	vpop	{d8-d9}
 80023dc:	bd70      	pop	{r4, r5, r6, pc}
			writelcdcmd("vis t4,0");
 80023de:	481c      	ldr	r0, [pc, #112]	; (8002450 <lcd_gps.part.0+0x170>)
 80023e0:	f7ff ff62 	bl	80022a8 <writelcdcmd>
}
 80023e4:	b034      	add	sp, #208	; 0xd0
 80023e6:	ecbd 8b04 	vpop	{d8-d9}
 80023ea:	bd70      	pop	{r4, r5, r6, pc}
	sprintf(buffer, "%s=%lu", id, value);
 80023ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023f0:	4a13      	ldr	r2, [pc, #76]	; (8002440 <lcd_gps.part.0+0x160>)
 80023f2:	4914      	ldr	r1, [pc, #80]	; (8002444 <lcd_gps.part.0+0x164>)
 80023f4:	4620      	mov	r0, r4
 80023f6:	f024 fb17 	bl	8026a28 <siprintf>
	result = writelcdcmd(buffer);
 80023fa:	4620      	mov	r0, r4
 80023fc:	f7ff ff54 	bl	80022a8 <writelcdcmd>
 8002400:	9007      	str	r0, [sp, #28]
	if (result == -1) {		// wait for response
 8002402:	9b07      	ldr	r3, [sp, #28]
 8002404:	3301      	adds	r3, #1
 8002406:	d001      	beq.n	800240c <lcd_gps.part.0+0x12c>
	return (result);
 8002408:	9b07      	ldr	r3, [sp, #28]
	if (sats < 5) {
 800240a:	e7e1      	b.n	80023d0 <lcd_gps.part.0+0xf0>
		printf("setlcdbin: Cmd failed\n\r");  // never happens always 0
 800240c:	4811      	ldr	r0, [pc, #68]	; (8002454 <lcd_gps.part.0+0x174>)
 800240e:	f024 f921 	bl	8026654 <iprintf>
 8002412:	e7d4      	b.n	80023be <lcd_gps.part.0+0xde>
 8002414:	f3af 8000 	nop.w
 8002418:	00000000 	.word	0x00000000
 800241c:	416312d0 	.word	0x416312d0
 8002420:	20003034 	.word	0x20003034
 8002424:	200034a0 	.word	0x200034a0
 8002428:	0802bba0 	.word	0x0802bba0
 800242c:	0802bbcc 	.word	0x0802bbcc
 8002430:	0802bbc4 	.word	0x0802bbc4
 8002434:	0802bbd4 	.word	0x0802bbd4
 8002438:	0802bbe0 	.word	0x0802bbe0
 800243c:	0802b5b0 	.word	0x0802b5b0
 8002440:	0802bbe8 	.word	0x0802bbe8
 8002444:	0802bbf0 	.word	0x0802bbf0
 8002448:	20002178 	.word	0x20002178
 800244c:	0802bc10 	.word	0x0802bc10
 8002450:	0802bc1c 	.word	0x0802bc1c
 8002454:	0802bbf8 	.word	0x0802bbf8

08002458 <lcd_clearrxbuf>:
lcd_clearrxbuf() {
 8002458:	b510      	push	{r4, lr}
	lcd_rxdma();			// clear the dma rx buffer
 800245a:	f7ff fec5 	bl	80021e8 <lcd_rxdma>
	if (lastidx != lcdrxoutidx) {		// something there
 800245e:	4a0e      	ldr	r2, [pc, #56]	; (8002498 <lcd_clearrxbuf+0x40>)
 8002460:	490e      	ldr	r1, [pc, #56]	; (800249c <lcd_clearrxbuf+0x44>)
 8002462:	6813      	ldr	r3, [r2, #0]
 8002464:	6809      	ldr	r1, [r1, #0]
 8002466:	428b      	cmp	r3, r1
 8002468:	d014      	beq.n	8002494 <lcd_clearrxbuf+0x3c>
		ch = lcdrxbuffer[lastidx];
 800246a:	6813      	ldr	r3, [r2, #0]
		rxtimeout = 100;
 800246c:	2464      	movs	r4, #100	; 0x64
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
 800246e:	6813      	ldr	r3, [r2, #0]
		rxtimeout = 100;
 8002470:	480b      	ldr	r0, [pc, #44]	; (80024a0 <lcd_clearrxbuf+0x48>)
	if (++index >= limit)
 8002472:	3301      	adds	r3, #1
		rxtimeout = 100;
 8002474:	6004      	str	r4, [r0, #0]
		return (0);
 8002476:	2b80      	cmp	r3, #128	; 0x80
 8002478:	bfa8      	it	ge
 800247a:	2300      	movge	r3, #0
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
 800247c:	6013      	str	r3, [r2, #0]
	while (result != -1) {
 800247e:	e006      	b.n	800248e <lcd_clearrxbuf+0x36>
		ch = lcdrxbuffer[lastidx];
 8002480:	6813      	ldr	r3, [r2, #0]
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
 8002482:	6813      	ldr	r3, [r2, #0]
	if (++index >= limit)
 8002484:	3301      	adds	r3, #1
		return (0);
 8002486:	2b80      	cmp	r3, #128	; 0x80
 8002488:	bfa8      	it	ge
 800248a:	2300      	movge	r3, #0
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
 800248c:	6013      	str	r3, [r2, #0]
	if (lastidx != lcdrxoutidx) {		// something there
 800248e:	6813      	ldr	r3, [r2, #0]
 8002490:	4299      	cmp	r1, r3
 8002492:	d1f5      	bne.n	8002480 <lcd_clearrxbuf+0x28>
}
 8002494:	bd10      	pop	{r4, pc}
 8002496:	bf00      	nop
 8002498:	20001a80 	.word	0x20001a80
 800249c:	20001b38 	.word	0x20001b38
 80024a0:	20001f34 	.word	0x20001f34

080024a4 <isnexpkt>:
int isnexpkt(unsigned char buffer[], uint8_t size) {
 80024a4:	b530      	push	{r4, r5, lr}
	if (lastidx != lcdrxoutidx) {		// something there
 80024a6:	4b33      	ldr	r3, [pc, #204]	; (8002574 <isnexpkt+0xd0>)
int isnexpkt(unsigned char buffer[], uint8_t size) {
 80024a8:	b083      	sub	sp, #12
	if (lastidx != lcdrxoutidx) {		// something there
 80024aa:	4c33      	ldr	r4, [pc, #204]	; (8002578 <isnexpkt+0xd4>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	6822      	ldr	r2, [r4, #0]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d05d      	beq.n	8002570 <isnexpkt+0xcc>
		ch = lcdrxbuffer[lastidx];
 80024b4:	6825      	ldr	r5, [r4, #0]
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
 80024b6:	6823      	ldr	r3, [r4, #0]
		rxtimeout = 100;
 80024b8:	4a30      	ldr	r2, [pc, #192]	; (800257c <isnexpkt+0xd8>)
	if (++index >= limit)
 80024ba:	3301      	adds	r3, #1
		return (0);
 80024bc:	2b80      	cmp	r3, #128	; 0x80
 80024be:	bfa8      	it	ge
 80024c0:	2300      	movge	r3, #0
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
 80024c2:	6023      	str	r3, [r4, #0]
		rxtimeout = 100;
 80024c4:	2364      	movs	r3, #100	; 0x64
		buffer[i++] = ch;
 80024c6:	4c2e      	ldr	r4, [pc, #184]	; (8002580 <isnexpkt+0xdc>)
		rxtimeout = 100;
 80024c8:	6013      	str	r3, [r2, #0]
		ch = lcdrxbuffer[lastidx];
 80024ca:	4b2e      	ldr	r3, [pc, #184]	; (8002584 <isnexpkt+0xe0>)
 80024cc:	5d5b      	ldrb	r3, [r3, r5]
		ch = rawchar & 0xff;
 80024ce:	f88d 3007 	strb.w	r3, [sp, #7]
		buffer[i++] = ch;
 80024d2:	7823      	ldrb	r3, [r4, #0]
 80024d4:	f89d 5007 	ldrb.w	r5, [sp, #7]
 80024d8:	54c5      	strb	r5, [r0, r3]
 80024da:	3301      	adds	r3, #1
		if (http_downloading == NXT_LOADING) {		// LCD is in upload to Nextion mode
 80024dc:	4d2a      	ldr	r5, [pc, #168]	; (8002588 <isnexpkt+0xe4>)
		buffer[i++] = ch;
 80024de:	b2db      	uxtb	r3, r3
		if (http_downloading == NXT_LOADING) {		// LCD is in upload to Nextion mode
 80024e0:	682d      	ldr	r5, [r5, #0]
		buffer[i++] = ch;
 80024e2:	7023      	strb	r3, [r4, #0]
		if (http_downloading == NXT_LOADING) {		// LCD is in upload to Nextion mode
 80024e4:	2d03      	cmp	r5, #3
 80024e6:	d02c      	beq.n	8002542 <isnexpkt+0x9e>
		if (ch == 0xff) {
 80024e8:	f89d 5007 	ldrb.w	r5, [sp, #7]
 80024ec:	2dff      	cmp	r5, #255	; 0xff
 80024ee:	d02e      	beq.n	800254e <isnexpkt+0xaa>
			retcode = ch;	// remember ch prior to 0xff 0xff 0xff
 80024f0:	f89d c007 	ldrb.w	ip, [sp, #7]
 80024f4:	4d25      	ldr	r5, [pc, #148]	; (800258c <isnexpkt+0xe8>)
 80024f6:	f885 c000 	strb.w	ip, [r5]
			termcnt = 0;
 80024fa:	f04f 0c00 	mov.w	ip, #0
 80024fe:	4d24      	ldr	r5, [pc, #144]	; (8002590 <isnexpkt+0xec>)
 8002500:	f885 c000 	strb.w	ip, [r5]
		if (i == size) { // overrun
 8002504:	428b      	cmp	r3, r1
 8002506:	d102      	bne.n	800250e <isnexpkt+0x6a>
			i = 0;
 8002508:	2300      	movs	r3, #0
 800250a:	7023      	strb	r3, [r4, #0]
			termcnt = 0;
 800250c:	702b      	strb	r3, [r5, #0]
	if (rxtimeout > 0)
 800250e:	6813      	ldr	r3, [r2, #0]
 8002510:	b97b      	cbnz	r3, 8002532 <isnexpkt+0x8e>
		termcnt = 0;
 8002512:	2300      	movs	r3, #0
 8002514:	4a1e      	ldr	r2, [pc, #120]	; (8002590 <isnexpkt+0xec>)
		for (i = 0; i < size; buffer[i++] = 0)
 8002516:	4c1a      	ldr	r4, [pc, #104]	; (8002580 <isnexpkt+0xdc>)
		termcnt = 0;
 8002518:	7013      	strb	r3, [r2, #0]
		for (i = 0; i < size; buffer[i++] = 0)
 800251a:	7023      	strb	r3, [r4, #0]
 800251c:	b119      	cbz	r1, 8002526 <isnexpkt+0x82>
 800251e:	460a      	mov	r2, r1
 8002520:	4619      	mov	r1, r3
 8002522:	f023 f8f9 	bl	8025718 <memset>
		i = 0;
 8002526:	2300      	movs	r3, #0
		return (-1);
 8002528:	f04f 30ff 	mov.w	r0, #4294967295
		i = 0;
 800252c:	7023      	strb	r3, [r4, #0]
}
 800252e:	b003      	add	sp, #12
 8002530:	bd30      	pop	{r4, r5, pc}
		rxtimeout--;
 8002532:	3b01      	subs	r3, #1
 8002534:	6013      	str	r3, [r2, #0]
	if (rxtimeout == 0) {
 8002536:	2b00      	cmp	r3, #0
 8002538:	d0eb      	beq.n	8002512 <isnexpkt+0x6e>
	return (-2);  // no char available
 800253a:	f06f 0001 	mvn.w	r0, #1
}
 800253e:	b003      	add	sp, #12
 8002540:	bd30      	pop	{r4, r5, pc}
			if (ch == 0x05) {
 8002542:	f89d 5007 	ldrb.w	r5, [sp, #7]
 8002546:	2d05      	cmp	r5, #5
 8002548:	d1ce      	bne.n	80024e8 <isnexpkt+0x44>
				index = i;
 800254a:	4618      	mov	r0, r3
				return (index);
 800254c:	e7ef      	b.n	800252e <isnexpkt+0x8a>
			termcnt++;
 800254e:	4d10      	ldr	r5, [pc, #64]	; (8002590 <isnexpkt+0xec>)
 8002550:	f895 c000 	ldrb.w	ip, [r5]
 8002554:	f10c 0c01 	add.w	ip, ip, #1
 8002558:	fa5f fc8c 	uxtb.w	ip, ip
			if (termcnt == 3) {
 800255c:	f1bc 0f03 	cmp.w	ip, #3
			termcnt++;
 8002560:	f885 c000 	strb.w	ip, [r5]
			if (termcnt == 3) {
 8002564:	d1ce      	bne.n	8002504 <isnexpkt+0x60>
				i = 0;
 8002566:	2200      	movs	r2, #0
				index = i;
 8002568:	4618      	mov	r0, r3
				i = 0;
 800256a:	7022      	strb	r2, [r4, #0]
				termcnt = 0;
 800256c:	702a      	strb	r2, [r5, #0]
				return (index);
 800256e:	e7de      	b.n	800252e <isnexpkt+0x8a>
 8002570:	4a02      	ldr	r2, [pc, #8]	; (800257c <isnexpkt+0xd8>)
 8002572:	e7cc      	b.n	800250e <isnexpkt+0x6a>
 8002574:	20001b38 	.word	0x20001b38
 8002578:	20001a80 	.word	0x20001a80
 800257c:	20001f34 	.word	0x20001f34
 8002580:	20001a78 	.word	0x20001a78
 8002584:	20001ab8 	.word	0x20001ab8
 8002588:	200018dc 	.word	0x200018dc
 800258c:	20001f30 	.word	0x20001f30
 8002590:	20001f60 	.word	0x20001f60

08002594 <decode_lcdtype>:
	const char next[] = { "NX" };
 8002594:	4a25      	ldr	r2, [pc, #148]	; (800262c <decode_lcdtype+0x98>)
 8002596:	6813      	ldr	r3, [r2, #0]
int decode_lcdtype(char *str) {
 8002598:	b570      	push	{r4, r5, r6, lr}
	const char next[] = { "NX" };
 800259a:	0c1a      	lsrs	r2, r3, #16
int decode_lcdtype(char *str) {
 800259c:	b082      	sub	sp, #8
	nex_model[i] = '\0';
 800259e:	4e24      	ldr	r6, [pc, #144]	; (8002630 <decode_lcdtype+0x9c>)
 80025a0:	2400      	movs	r4, #0
	const char next[] = { "NX" };
 80025a2:	f88d 2006 	strb.w	r2, [sp, #6]
	nex_model[i] = '\0';
 80025a6:	7034      	strb	r4, [r6, #0]
	while ((str[i] != '\0') && (str[i] != 0xff)) {
 80025a8:	7802      	ldrb	r2, [r0, #0]
	const char next[] = { "NX" };
 80025aa:	f8ad 3004 	strh.w	r3, [sp, #4]
	while ((str[i] != '\0') && (str[i] != 0xff)) {
 80025ae:	1e53      	subs	r3, r2, #1
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	2bfd      	cmp	r3, #253	; 0xfd
 80025b4:	d81a      	bhi.n	80025ec <decode_lcdtype+0x58>
 80025b6:	4605      	mov	r5, r0
 80025b8:	4601      	mov	r1, r0
 80025ba:	f04f 0c4e 	mov.w	ip, #78	; 0x4e
 80025be:	f1c0 0e01 	rsb	lr, r0, #1
 80025c2:	e00b      	b.n	80025dc <decode_lcdtype+0x48>
		if (str[i++] == next[j]) {
 80025c4:	f104 0308 	add.w	r3, r4, #8
	while ((str[i] != '\0') && (str[i] != 0xff)) {
 80025c8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
		if (str[i++] == next[j]) {
 80025cc:	eb0d 0c03 	add.w	ip, sp, r3
	while ((str[i] != '\0') && (str[i] != 0xff)) {
 80025d0:	1e53      	subs	r3, r2, #1
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	2bfd      	cmp	r3, #253	; 0xfd
 80025d6:	d809      	bhi.n	80025ec <decode_lcdtype+0x58>
		if (str[i++] == next[j]) {
 80025d8:	f81c cc04 	ldrb.w	ip, [ip, #-4]
 80025dc:	eb0e 0301 	add.w	r3, lr, r1
 80025e0:	4594      	cmp	ip, r2
 80025e2:	4618      	mov	r0, r3
 80025e4:	d1ee      	bne.n	80025c4 <decode_lcdtype+0x30>
			if (j >= 2) {		// found N...X
 80025e6:	b924      	cbnz	r4, 80025f2 <decode_lcdtype+0x5e>
 80025e8:	2401      	movs	r4, #1
 80025ea:	e7eb      	b.n	80025c4 <decode_lcdtype+0x30>
	return (0);
 80025ec:	2000      	movs	r0, #0
}
 80025ee:	b002      	add	sp, #8
 80025f0:	bd70      	pop	{r4, r5, r6, pc}
				nex_model[k++] = 'M';
 80025f2:	f645 024d 	movw	r2, #22605	; 0x584d
 80025f6:	8032      	strh	r2, [r6, #0]
				while ((str[i] != '\0') && (str[i] != 0xff) && (str[i] != ',')) {
 80025f8:	5cea      	ldrb	r2, [r5, r3]
 80025fa:	442b      	add	r3, r5
 80025fc:	1e51      	subs	r1, r2, #1
 80025fe:	b2c9      	uxtb	r1, r1
 8002600:	29fd      	cmp	r1, #253	; 0xfd
 8002602:	d80f      	bhi.n	8002624 <decode_lcdtype+0x90>
 8002604:	2a2c      	cmp	r2, #44	; 0x2c
 8002606:	d00d      	beq.n	8002624 <decode_lcdtype+0x90>
 8002608:	4c0a      	ldr	r4, [pc, #40]	; (8002634 <decode_lcdtype+0xa0>)
 800260a:	e001      	b.n	8002610 <decode_lcdtype+0x7c>
 800260c:	2a2c      	cmp	r2, #44	; 0x2c
 800260e:	d009      	beq.n	8002624 <decode_lcdtype+0x90>
					nex_model[k++] = str[i++];
 8002610:	eb03 000e 	add.w	r0, r3, lr
 8002614:	f804 2f01 	strb.w	r2, [r4, #1]!
				while ((str[i] != '\0') && (str[i] != 0xff) && (str[i] != ',')) {
 8002618:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 800261c:	1e51      	subs	r1, r2, #1
 800261e:	b2c9      	uxtb	r1, r1
 8002620:	29fd      	cmp	r1, #253	; 0xfd
 8002622:	d9f3      	bls.n	800260c <decode_lcdtype+0x78>
				nex_model[i] = '\0';
 8002624:	2300      	movs	r3, #0
 8002626:	5433      	strb	r3, [r6, r0]
}
 8002628:	b002      	add	sp, #8
 800262a:	bd70      	pop	{r4, r5, r6, pc}
 800262c:	0802bc2c 	.word	0x0802bc2c
 8002630:	20001b50 	.word	0x20001b50
 8002634:	20001b51 	.word	0x20001b51

08002638 <lcd_gps>:
	if (our_currentpage != 0)
 8002638:	4b02      	ldr	r3, [pc, #8]	; (8002644 <lcd_gps+0xc>)
 800263a:	781b      	ldrb	r3, [r3, #0]
 800263c:	b103      	cbz	r3, 8002640 <lcd_gps+0x8>
}
 800263e:	4770      	bx	lr
 8002640:	f7ff be4e 	b.w	80022e0 <lcd_gps.part.0>
 8002644:	20001d48 	.word	0x20001d48

08002648 <lcd_time>:

// send the time to t0.txt
void lcd_time() {
	unsigned char str[16];

	localepochtime = epochtime + (time_t) (10 * 60 * 60);		// add ten hours
 8002648:	4a2a      	ldr	r2, [pc, #168]	; (80026f4 <lcd_time+0xac>)
 800264a:	f648 41a0 	movw	r1, #36000	; 0x8ca0
 800264e:	482a      	ldr	r0, [pc, #168]	; (80026f8 <lcd_time+0xb0>)
 8002650:	6813      	ldr	r3, [r2, #0]
 8002652:	6852      	ldr	r2, [r2, #4]
 8002654:	185b      	adds	r3, r3, r1
 8002656:	f142 0200 	adc.w	r2, r2, #0
void lcd_time() {
 800265a:	b530      	push	{r4, r5, lr}
 800265c:	b09f      	sub	sp, #124	; 0x7c
	timeinfo = *localtime(&localepochtime);
 800265e:	4c27      	ldr	r4, [pc, #156]	; (80026fc <lcd_time+0xb4>)
	localepochtime = epochtime + (time_t) (10 * 60 * 60);		// add ten hours
 8002660:	2500      	movs	r5, #0
 8002662:	e9c0 3200 	strd	r3, r2, [r0]
	timeinfo = *localtime(&localepochtime);
 8002666:	f022 fef7 	bl	8025458 <localtime>
 800266a:	4684      	mov	ip, r0
 800266c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8002670:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002672:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8002676:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002678:	f8dc 1000 	ldr.w	r1, [ip]
 800267c:	4623      	mov	r3, r4
	strftime(sbuffer, sizeof(sbuffer), "%H:%M:%S", &timeinfo);
 800267e:	4a20      	ldr	r2, [pc, #128]	; (8002700 <lcd_time+0xb8>)
	timeinfo = *localtime(&localepochtime);
 8002680:	f843 1920 	str.w	r1, [r3], #-32
	strftime(sbuffer, sizeof(sbuffer), "%H:%M:%S", &timeinfo);
 8002684:	2128      	movs	r1, #40	; 0x28
 8002686:	481f      	ldr	r0, [pc, #124]	; (8002704 <lcd_time+0xbc>)
 8002688:	f024 ffc4 	bl	8027614 <strftime>
	sprintf(str, "%s=\"%s\"", id, string);
 800268c:	4b1d      	ldr	r3, [pc, #116]	; (8002704 <lcd_time+0xbc>)
 800268e:	4a1e      	ldr	r2, [pc, #120]	; (8002708 <lcd_time+0xc0>)
 8002690:	a806      	add	r0, sp, #24
 8002692:	491e      	ldr	r1, [pc, #120]	; (800270c <lcd_time+0xc4>)
	volatile int result = 0;
 8002694:	9500      	str	r5, [sp, #0]
	sprintf(str, "%s=\"%s\"", id, string);
 8002696:	f024 f9c7 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 800269a:	a806      	add	r0, sp, #24
 800269c:	f7ff fe04 	bl	80022a8 <writelcdcmd>
	setlcdtext("t0.txt", sbuffer);

	if (gpslocked) {
 80026a0:	4b1b      	ldr	r3, [pc, #108]	; (8002710 <lcd_time+0xc8>)
	result = writelcdcmd(str);
 80026a2:	9000      	str	r0, [sp, #0]
	if (gpslocked) {
 80026a4:	781c      	ldrb	r4, [r3, #0]
	return (result);
 80026a6:	9b00      	ldr	r3, [sp, #0]
	if (gpslocked) {
 80026a8:	b144      	cbz	r4, 80026bc <lcd_time+0x74>
		writelcdcmd("vis t3,0");	// hide warning
 80026aa:	481a      	ldr	r0, [pc, #104]	; (8002714 <lcd_time+0xcc>)
 80026ac:	f7ff fdfc 	bl	80022a8 <writelcdcmd>
		writelcdcmd("vis t1,1");	// show date
 80026b0:	4819      	ldr	r0, [pc, #100]	; (8002718 <lcd_time+0xd0>)
		writelcdcmd("vis t1,0");	// hide date
		sprintf(str, "UNLOCK GPS %d", statuspkt.NavPvt.numSV);
		setlcdtext("t3.txt", str);
		writelcdcmd("vis t3,1");
	}
}
 80026b2:	b01f      	add	sp, #124	; 0x7c
 80026b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		writelcdcmd("vis t1,1");	// show date
 80026b8:	f7ff bdf6 	b.w	80022a8 <writelcdcmd>
		writelcdcmd("vis t1,0");	// hide date
 80026bc:	4817      	ldr	r0, [pc, #92]	; (800271c <lcd_time+0xd4>)
 80026be:	f7ff fdf3 	bl	80022a8 <writelcdcmd>
		sprintf(str, "UNLOCK GPS %d", statuspkt.NavPvt.numSV);
 80026c2:	4b17      	ldr	r3, [pc, #92]	; (8002720 <lcd_time+0xd8>)
 80026c4:	4917      	ldr	r1, [pc, #92]	; (8002724 <lcd_time+0xdc>)
 80026c6:	a802      	add	r0, sp, #8
 80026c8:	7eda      	ldrb	r2, [r3, #27]
 80026ca:	f024 f9ad 	bl	8026a28 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 80026ce:	ab02      	add	r3, sp, #8
 80026d0:	4a15      	ldr	r2, [pc, #84]	; (8002728 <lcd_time+0xe0>)
 80026d2:	a806      	add	r0, sp, #24
 80026d4:	490d      	ldr	r1, [pc, #52]	; (800270c <lcd_time+0xc4>)
	volatile int result = 0;
 80026d6:	9401      	str	r4, [sp, #4]
	sprintf(str, "%s=\"%s\"", id, string);
 80026d8:	f024 f9a6 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 80026dc:	a806      	add	r0, sp, #24
 80026de:	f7ff fde3 	bl	80022a8 <writelcdcmd>
 80026e2:	4603      	mov	r3, r0
		writelcdcmd("vis t3,1");
 80026e4:	4811      	ldr	r0, [pc, #68]	; (800272c <lcd_time+0xe4>)
	result = writelcdcmd(str);
 80026e6:	9301      	str	r3, [sp, #4]
	return (result);
 80026e8:	9b01      	ldr	r3, [sp, #4]
		writelcdcmd("vis t3,1");
 80026ea:	f7ff fddd 	bl	80022a8 <writelcdcmd>
}
 80026ee:	b01f      	add	sp, #124	; 0x7c
 80026f0:	bd30      	pop	{r4, r5, pc}
 80026f2:	bf00      	nop
 80026f4:	20002ee8 	.word	0x20002ee8
 80026f8:	20001b48 	.word	0x20001b48
 80026fc:	20001f64 	.word	0x20001f64
 8002700:	0802bc30 	.word	0x0802bc30
 8002704:	20001f38 	.word	0x20001f38
 8002708:	0802bc3c 	.word	0x0802bc3c
 800270c:	0802bbcc 	.word	0x0802bbcc
 8002710:	200034a0 	.word	0x200034a0
 8002714:	0802bc44 	.word	0x0802bc44
 8002718:	0802bc50 	.word	0x0802bc50
 800271c:	0802bc5c 	.word	0x0802bc5c
 8002720:	20003034 	.word	0x20003034
 8002724:	0802bc68 	.word	0x0802bc68
 8002728:	0802bc78 	.word	0x0802bc78
 800272c:	0802bc80 	.word	0x0802bc80

08002730 <lcd_date>:

// send the date to t1.txt (assumes timeinfo is current)
void lcd_date() {

	lastday = timeinfo.tm_yday;
 8002730:	4b0d      	ldr	r3, [pc, #52]	; (8002768 <lcd_date+0x38>)
 8002732:	490e      	ldr	r1, [pc, #56]	; (800276c <lcd_date+0x3c>)
 8002734:	69d8      	ldr	r0, [r3, #28]
	strftime(sbuffer, sizeof(sbuffer), "%a %e %h %Y ", &timeinfo);
 8002736:	4a0e      	ldr	r2, [pc, #56]	; (8002770 <lcd_date+0x40>)
void lcd_date() {
 8002738:	b510      	push	{r4, lr}
	strftime(sbuffer, sizeof(sbuffer), "%a %e %h %Y ", &timeinfo);
 800273a:	4c0e      	ldr	r4, [pc, #56]	; (8002774 <lcd_date+0x44>)
void lcd_date() {
 800273c:	b09a      	sub	sp, #104	; 0x68
	lastday = timeinfo.tm_yday;
 800273e:	6008      	str	r0, [r1, #0]
	strftime(sbuffer, sizeof(sbuffer), "%a %e %h %Y ", &timeinfo);
 8002740:	2128      	movs	r1, #40	; 0x28
 8002742:	4620      	mov	r0, r4
 8002744:	f024 ff66 	bl	8027614 <strftime>
	volatile int result = 0;
 8002748:	2000      	movs	r0, #0
	sprintf(str, "%s=\"%s\"", id, string);
 800274a:	4623      	mov	r3, r4
 800274c:	4a0a      	ldr	r2, [pc, #40]	; (8002778 <lcd_date+0x48>)
 800274e:	490b      	ldr	r1, [pc, #44]	; (800277c <lcd_date+0x4c>)
	volatile int result = 0;
 8002750:	9001      	str	r0, [sp, #4]
	sprintf(str, "%s=\"%s\"", id, string);
 8002752:	a802      	add	r0, sp, #8
 8002754:	f024 f968 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002758:	a802      	add	r0, sp, #8
 800275a:	f7ff fda5 	bl	80022a8 <writelcdcmd>
 800275e:	9001      	str	r0, [sp, #4]
	return (result);
 8002760:	9b01      	ldr	r3, [sp, #4]
	setlcdtext("t1.txt", sbuffer);
}
 8002762:	b01a      	add	sp, #104	; 0x68
 8002764:	bd10      	pop	{r4, pc}
 8002766:	bf00      	nop
 8002768:	20001f64 	.word	0x20001f64
 800276c:	20001a7c 	.word	0x20001a7c
 8002770:	0802bc8c 	.word	0x0802bc8c
 8002774:	20001f38 	.word	0x20001f38
 8002778:	0802bc9c 	.word	0x0802bc9c
 800277c:	0802bbcc 	.word	0x0802bbcc

08002780 <lcd_showvars>:

// populate the page2 vars
void lcd_showvars() {
 8002780:	b570      	push	{r4, r5, r6, lr}
	unsigned char str[96];
	unsigned long board;
	static uint16_t toggle = 0;

	switch (toggle) {
 8002782:	4c9b      	ldr	r4, [pc, #620]	; (80029f0 <lcd_showvars+0x270>)
void lcd_showvars() {
 8002784:	b0c4      	sub	sp, #272	; 0x110
	switch (toggle) {
 8002786:	8823      	ldrh	r3, [r4, #0]
 8002788:	2b03      	cmp	r3, #3
 800278a:	d827      	bhi.n	80027dc <lcd_showvars+0x5c>
 800278c:	e8df f003 	tbb	[pc, r3]
 8002790:	0228509a 	.word	0x0228509a
		setlcdtext("t5.txt", str);
		toggle = 3;
		break;

	case 3:
		sprintf(str, "Ver %d.%d Build:%d PCB=%d\\rUID=%lx %lx %lx", MAJORVERSION, MINORVERSION, BUILD, circuitboardpcb,
 8002794:	4b97      	ldr	r3, [pc, #604]	; (80029f4 <lcd_showvars+0x274>)
 8002796:	4998      	ldr	r1, [pc, #608]	; (80029f8 <lcd_showvars+0x278>)
 8002798:	f8d3 2428 	ldr.w	r2, [r3, #1064]	; 0x428
 800279c:	6808      	ldr	r0, [r1, #0]
 800279e:	9204      	str	r2, [sp, #16]
 80027a0:	f8d3 2424 	ldr.w	r2, [r3, #1060]	; 0x424
 80027a4:	9203      	str	r2, [sp, #12]
 80027a6:	f242 7233 	movw	r2, #10035	; 0x2733
 80027aa:	f8d3 1420 	ldr.w	r1, [r3, #1056]	; 0x420
 80027ae:	2313      	movs	r3, #19
 80027b0:	e9cd 2000 	strd	r2, r0, [sp]
 80027b4:	2200      	movs	r2, #0
 80027b6:	9102      	str	r1, [sp, #8]
 80027b8:	a814      	add	r0, sp, #80	; 0x50
 80027ba:	4990      	ldr	r1, [pc, #576]	; (80029fc <lcd_showvars+0x27c>)
	volatile int result = 0;
 80027bc:	4615      	mov	r5, r2
		sprintf(str, "Ver %d.%d Build:%d PCB=%d\\rUID=%lx %lx %lx", MAJORVERSION, MINORVERSION, BUILD, circuitboardpcb,
 80027be:	f024 f933 	bl	8026a28 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 80027c2:	ab14      	add	r3, sp, #80	; 0x50
 80027c4:	4a8e      	ldr	r2, [pc, #568]	; (8002a00 <lcd_showvars+0x280>)
 80027c6:	498f      	ldr	r1, [pc, #572]	; (8002a04 <lcd_showvars+0x284>)
 80027c8:	a82c      	add	r0, sp, #176	; 0xb0
	volatile int result = 0;
 80027ca:	9513      	str	r5, [sp, #76]	; 0x4c
	sprintf(str, "%s=\"%s\"", id, string);
 80027cc:	f024 f92c 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 80027d0:	a82c      	add	r0, sp, #176	; 0xb0
 80027d2:	f7ff fd69 	bl	80022a8 <writelcdcmd>
 80027d6:	9013      	str	r0, [sp, #76]	; 0x4c
	return (result);
 80027d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
		STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
//		sprintf(str, "Ver %d.%d, Build:%d\\rUID=%lx %lx %lx", MAJORVERSION, MINORVERSION, BUILD, STM32_UUID[0],
//				STM32_UUID[1], STM32_UUID[2]);
		setlcdtext("t26.txt", str);
		toggle = 0;
 80027da:	8025      	strh	r5, [r4, #0]
		break;
	}
}
 80027dc:	b044      	add	sp, #272	; 0x110
 80027de:	bd70      	pop	{r4, r5, r6, pc}
		sprintf(str, "%d", statuspkt.trigcount);	// trigger count
 80027e0:	4e89      	ldr	r6, [pc, #548]	; (8002a08 <lcd_showvars+0x288>)
	volatile int result = 0;
 80027e2:	2500      	movs	r5, #0
		sprintf(str, "%d", statuspkt.trigcount);	// trigger count
 80027e4:	4989      	ldr	r1, [pc, #548]	; (8002a0c <lcd_showvars+0x28c>)
 80027e6:	a814      	add	r0, sp, #80	; 0x50
 80027e8:	6ff2      	ldr	r2, [r6, #124]	; 0x7c
 80027ea:	f024 f91d 	bl	8026a28 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 80027ee:	ab14      	add	r3, sp, #80	; 0x50
 80027f0:	4a87      	ldr	r2, [pc, #540]	; (8002a10 <lcd_showvars+0x290>)
 80027f2:	a82c      	add	r0, sp, #176	; 0xb0
 80027f4:	4983      	ldr	r1, [pc, #524]	; (8002a04 <lcd_showvars+0x284>)
	volatile int result = 0;
 80027f6:	9512      	str	r5, [sp, #72]	; 0x48
	sprintf(str, "%s=\"%s\"", id, string);
 80027f8:	f024 f916 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 80027fc:	a82c      	add	r0, sp, #176	; 0xb0
 80027fe:	f7ff fd53 	bl	80022a8 <writelcdcmd>
 8002802:	9012      	str	r0, [sp, #72]	; 0x48
	return (result);
 8002804:	9b12      	ldr	r3, [sp, #72]	; 0x48
		sprintf(str, "%d", statuspkt.sysuptime);	// system up time
 8002806:	a814      	add	r0, sp, #80	; 0x50
 8002808:	6e72      	ldr	r2, [r6, #100]	; 0x64
 800280a:	4980      	ldr	r1, [pc, #512]	; (8002a0c <lcd_showvars+0x28c>)
 800280c:	f024 f90c 	bl	8026a28 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8002810:	ab14      	add	r3, sp, #80	; 0x50
 8002812:	4a80      	ldr	r2, [pc, #512]	; (8002a14 <lcd_showvars+0x294>)
 8002814:	a82c      	add	r0, sp, #176	; 0xb0
 8002816:	497b      	ldr	r1, [pc, #492]	; (8002a04 <lcd_showvars+0x284>)
	volatile int result = 0;
 8002818:	9511      	str	r5, [sp, #68]	; 0x44
	sprintf(str, "%s=\"%s\"", id, string);
 800281a:	f024 f905 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 800281e:	a82c      	add	r0, sp, #176	; 0xb0
 8002820:	f7ff fd42 	bl	80022a8 <writelcdcmd>
		toggle = 3;
 8002824:	2303      	movs	r3, #3
	result = writelcdcmd(str);
 8002826:	9011      	str	r0, [sp, #68]	; 0x44
		toggle = 3;
 8002828:	8023      	strh	r3, [r4, #0]
	return (result);
 800282a:	9b11      	ldr	r3, [sp, #68]	; 0x44
}
 800282c:	b044      	add	sp, #272	; 0x110
 800282e:	bd70      	pop	{r4, r5, r6, pc}
		sprintf(str, "%d", statuspkt.NavPvt.numSV);	// satellites
 8002830:	4e75      	ldr	r6, [pc, #468]	; (8002a08 <lcd_showvars+0x288>)
	volatile int result = 0;
 8002832:	2500      	movs	r5, #0
		sprintf(str, "%d", statuspkt.NavPvt.numSV);	// satellites
 8002834:	4975      	ldr	r1, [pc, #468]	; (8002a0c <lcd_showvars+0x28c>)
 8002836:	a814      	add	r0, sp, #80	; 0x50
 8002838:	7ef2      	ldrb	r2, [r6, #27]
 800283a:	f024 f8f5 	bl	8026a28 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 800283e:	ab14      	add	r3, sp, #80	; 0x50
 8002840:	4a75      	ldr	r2, [pc, #468]	; (8002a18 <lcd_showvars+0x298>)
 8002842:	a82c      	add	r0, sp, #176	; 0xb0
 8002844:	496f      	ldr	r1, [pc, #444]	; (8002a04 <lcd_showvars+0x284>)
	volatile int result = 0;
 8002846:	9510      	str	r5, [sp, #64]	; 0x40
	sprintf(str, "%s=\"%s\"", id, string);
 8002848:	f024 f8ee 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 800284c:	a82c      	add	r0, sp, #176	; 0xb0
 800284e:	f7ff fd2b 	bl	80022a8 <writelcdcmd>
 8002852:	9010      	str	r0, [sp, #64]	; 0x40
	return (result);
 8002854:	9b10      	ldr	r3, [sp, #64]	; 0x40
		sprintf(str, "%d", statuspkt.NavPvt.lat);	// latitude
 8002856:	a814      	add	r0, sp, #80	; 0x50
 8002858:	6a32      	ldr	r2, [r6, #32]
 800285a:	496c      	ldr	r1, [pc, #432]	; (8002a0c <lcd_showvars+0x28c>)
 800285c:	f024 f8e4 	bl	8026a28 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8002860:	ab14      	add	r3, sp, #80	; 0x50
 8002862:	4a6e      	ldr	r2, [pc, #440]	; (8002a1c <lcd_showvars+0x29c>)
 8002864:	a82c      	add	r0, sp, #176	; 0xb0
 8002866:	4967      	ldr	r1, [pc, #412]	; (8002a04 <lcd_showvars+0x284>)
	volatile int result = 0;
 8002868:	950f      	str	r5, [sp, #60]	; 0x3c
	sprintf(str, "%s=\"%s\"", id, string);
 800286a:	f024 f8dd 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 800286e:	a82c      	add	r0, sp, #176	; 0xb0
 8002870:	f7ff fd1a 	bl	80022a8 <writelcdcmd>
 8002874:	900f      	str	r0, [sp, #60]	; 0x3c
	return (result);
 8002876:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
		sprintf(str, "%d", statuspkt.NavPvt.lon);	// longtitude
 8002878:	a814      	add	r0, sp, #80	; 0x50
 800287a:	69f2      	ldr	r2, [r6, #28]
 800287c:	4963      	ldr	r1, [pc, #396]	; (8002a0c <lcd_showvars+0x28c>)
 800287e:	f024 f8d3 	bl	8026a28 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8002882:	ab14      	add	r3, sp, #80	; 0x50
 8002884:	4a66      	ldr	r2, [pc, #408]	; (8002a20 <lcd_showvars+0x2a0>)
 8002886:	a82c      	add	r0, sp, #176	; 0xb0
 8002888:	495e      	ldr	r1, [pc, #376]	; (8002a04 <lcd_showvars+0x284>)
	volatile int result = 0;
 800288a:	950e      	str	r5, [sp, #56]	; 0x38
	sprintf(str, "%s=\"%s\"", id, string);
 800288c:	f024 f8cc 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002890:	a82c      	add	r0, sp, #176	; 0xb0
 8002892:	f7ff fd09 	bl	80022a8 <writelcdcmd>
 8002896:	900e      	str	r0, [sp, #56]	; 0x38
	return (result);
 8002898:	9b0e      	ldr	r3, [sp, #56]	; 0x38
		sprintf(str, "%d", statuspkt.NavPvt.height);	// height
 800289a:	a814      	add	r0, sp, #80	; 0x50
 800289c:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800289e:	495b      	ldr	r1, [pc, #364]	; (8002a0c <lcd_showvars+0x28c>)
 80028a0:	f024 f8c2 	bl	8026a28 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 80028a4:	ab14      	add	r3, sp, #80	; 0x50
 80028a6:	4a5f      	ldr	r2, [pc, #380]	; (8002a24 <lcd_showvars+0x2a4>)
 80028a8:	a82c      	add	r0, sp, #176	; 0xb0
 80028aa:	4956      	ldr	r1, [pc, #344]	; (8002a04 <lcd_showvars+0x284>)
	volatile int result = 0;
 80028ac:	950d      	str	r5, [sp, #52]	; 0x34
	sprintf(str, "%s=\"%s\"", id, string);
 80028ae:	f024 f8bb 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 80028b2:	a82c      	add	r0, sp, #176	; 0xb0
 80028b4:	f7ff fcf8 	bl	80022a8 <writelcdcmd>
		toggle = 2;
 80028b8:	2302      	movs	r3, #2
	result = writelcdcmd(str);
 80028ba:	900d      	str	r0, [sp, #52]	; 0x34
		toggle = 2;
 80028bc:	8023      	strh	r3, [r4, #0]
	return (result);
 80028be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
}
 80028c0:	b044      	add	sp, #272	; 0x110
 80028c2:	bd70      	pop	{r4, r5, r6, pc}
		sprintf(str, "%d.%d.%d.%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 80028c4:	4b58      	ldr	r3, [pc, #352]	; (8002a28 <lcd_showvars+0x2a8>)
	volatile int result = 0;
 80028c6:	2500      	movs	r5, #0
		sprintf(str, "%d.%d.%d.%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 80028c8:	a814      	add	r0, sp, #80	; 0x50
		sprintf(str, "%d", statuspkt.uid);
 80028ca:	4e4f      	ldr	r6, [pc, #316]	; (8002a08 <lcd_showvars+0x288>)
		sprintf(str, "%d.%d.%d.%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	0e11      	lsrs	r1, r2, #24
 80028d0:	f3c2 4307 	ubfx	r3, r2, #16, #8
 80028d4:	e9cd 3100 	strd	r3, r1, [sp]
 80028d8:	f3c2 2307 	ubfx	r3, r2, #8, #8
 80028dc:	4953      	ldr	r1, [pc, #332]	; (8002a2c <lcd_showvars+0x2ac>)
 80028de:	b2d2      	uxtb	r2, r2
 80028e0:	f024 f8a2 	bl	8026a28 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 80028e4:	ab14      	add	r3, sp, #80	; 0x50
 80028e6:	4a52      	ldr	r2, [pc, #328]	; (8002a30 <lcd_showvars+0x2b0>)
 80028e8:	a82c      	add	r0, sp, #176	; 0xb0
 80028ea:	4946      	ldr	r1, [pc, #280]	; (8002a04 <lcd_showvars+0x284>)
	volatile int result = 0;
 80028ec:	950c      	str	r5, [sp, #48]	; 0x30
	sprintf(str, "%s=\"%s\"", id, string);
 80028ee:	f024 f89b 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 80028f2:	a82c      	add	r0, sp, #176	; 0xb0
 80028f4:	f7ff fcd8 	bl	80022a8 <writelcdcmd>
 80028f8:	900c      	str	r0, [sp, #48]	; 0x30
	return (result);
 80028fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
		sprintf(str, "%d", statuspkt.uid);
 80028fc:	a814      	add	r0, sp, #80	; 0x50
 80028fe:	f8b6 205c 	ldrh.w	r2, [r6, #92]	; 0x5c
 8002902:	4942      	ldr	r1, [pc, #264]	; (8002a0c <lcd_showvars+0x28c>)
 8002904:	b292      	uxth	r2, r2
 8002906:	f024 f88f 	bl	8026a28 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 800290a:	ab14      	add	r3, sp, #80	; 0x50
 800290c:	4a49      	ldr	r2, [pc, #292]	; (8002a34 <lcd_showvars+0x2b4>)
 800290e:	a82c      	add	r0, sp, #176	; 0xb0
 8002910:	493c      	ldr	r1, [pc, #240]	; (8002a04 <lcd_showvars+0x284>)
	volatile int result = 0;
 8002912:	950b      	str	r5, [sp, #44]	; 0x2c
	sprintf(str, "%s=\"%s\"", id, string);
 8002914:	f024 f888 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002918:	a82c      	add	r0, sp, #176	; 0xb0
 800291a:	f7ff fcc5 	bl	80022a8 <writelcdcmd>
 800291e:	900b      	str	r0, [sp, #44]	; 0x2c
	return (result);
 8002920:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
		sprintf(str, "%d", statuspkt.adcpktssent);
 8002922:	a814      	add	r0, sp, #80	; 0x50
 8002924:	f8b6 205e 	ldrh.w	r2, [r6, #94]	; 0x5e
 8002928:	4938      	ldr	r1, [pc, #224]	; (8002a0c <lcd_showvars+0x28c>)
 800292a:	b292      	uxth	r2, r2
 800292c:	f024 f87c 	bl	8026a28 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8002930:	ab14      	add	r3, sp, #80	; 0x50
 8002932:	4a41      	ldr	r2, [pc, #260]	; (8002a38 <lcd_showvars+0x2b8>)
 8002934:	a82c      	add	r0, sp, #176	; 0xb0
 8002936:	4933      	ldr	r1, [pc, #204]	; (8002a04 <lcd_showvars+0x284>)
	volatile int result = 0;
 8002938:	950a      	str	r5, [sp, #40]	; 0x28
	sprintf(str, "%s=\"%s\"", id, string);
 800293a:	f024 f875 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 800293e:	a82c      	add	r0, sp, #176	; 0xb0
 8002940:	f7ff fcb2 	bl	80022a8 <writelcdcmd>
 8002944:	900a      	str	r0, [sp, #40]	; 0x28
	return (result);
 8002946:	9b0a      	ldr	r3, [sp, #40]	; 0x28
		sprintf(str, "%d", (globaladcavg & 0xfff));  // base
 8002948:	a814      	add	r0, sp, #80	; 0x50
 800294a:	4b3c      	ldr	r3, [pc, #240]	; (8002a3c <lcd_showvars+0x2bc>)
 800294c:	492f      	ldr	r1, [pc, #188]	; (8002a0c <lcd_showvars+0x28c>)
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002954:	f024 f868 	bl	8026a28 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8002958:	ab14      	add	r3, sp, #80	; 0x50
 800295a:	4a39      	ldr	r2, [pc, #228]	; (8002a40 <lcd_showvars+0x2c0>)
 800295c:	a82c      	add	r0, sp, #176	; 0xb0
 800295e:	4929      	ldr	r1, [pc, #164]	; (8002a04 <lcd_showvars+0x284>)
	volatile int result = 0;
 8002960:	9509      	str	r5, [sp, #36]	; 0x24
	sprintf(str, "%s=\"%s\"", id, string);
 8002962:	f024 f861 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002966:	a82c      	add	r0, sp, #176	; 0xb0
 8002968:	f7ff fc9e 	bl	80022a8 <writelcdcmd>
 800296c:	9009      	str	r0, [sp, #36]	; 0x24
	return (result);
 800296e:	9b09      	ldr	r3, [sp, #36]	; 0x24
		sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8002970:	a814      	add	r0, sp, #80	; 0x50
 8002972:	4b34      	ldr	r3, [pc, #208]	; (8002a44 <lcd_showvars+0x2c4>)
 8002974:	4925      	ldr	r1, [pc, #148]	; (8002a0c <lcd_showvars+0x28c>)
 8002976:	f9b3 2000 	ldrsh.w	r2, [r3]
 800297a:	2a00      	cmp	r2, #0
 800297c:	bfb8      	it	lt
 800297e:	4252      	neglt	r2, r2
 8002980:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002984:	f024 f850 	bl	8026a28 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8002988:	ab14      	add	r3, sp, #80	; 0x50
 800298a:	4a2f      	ldr	r2, [pc, #188]	; (8002a48 <lcd_showvars+0x2c8>)
 800298c:	a82c      	add	r0, sp, #176	; 0xb0
 800298e:	491d      	ldr	r1, [pc, #116]	; (8002a04 <lcd_showvars+0x284>)
	volatile int result = 0;
 8002990:	9508      	str	r5, [sp, #32]
	sprintf(str, "%s=\"%s\"", id, string);
 8002992:	f024 f849 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002996:	a82c      	add	r0, sp, #176	; 0xb0
 8002998:	f7ff fc86 	bl	80022a8 <writelcdcmd>
 800299c:	9008      	str	r0, [sp, #32]
	return (result);
 800299e:	9b08      	ldr	r3, [sp, #32]
		sprintf(str, "%d", pgagain);	// gain
 80029a0:	a814      	add	r0, sp, #80	; 0x50
 80029a2:	4b2a      	ldr	r3, [pc, #168]	; (8002a4c <lcd_showvars+0x2cc>)
 80029a4:	4919      	ldr	r1, [pc, #100]	; (8002a0c <lcd_showvars+0x28c>)
 80029a6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80029aa:	f024 f83d 	bl	8026a28 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 80029ae:	ab14      	add	r3, sp, #80	; 0x50
 80029b0:	4a27      	ldr	r2, [pc, #156]	; (8002a50 <lcd_showvars+0x2d0>)
 80029b2:	a82c      	add	r0, sp, #176	; 0xb0
 80029b4:	4913      	ldr	r1, [pc, #76]	; (8002a04 <lcd_showvars+0x284>)
	volatile int result = 0;
 80029b6:	9507      	str	r5, [sp, #28]
	sprintf(str, "%s=\"%s\"", id, string);
 80029b8:	f024 f836 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 80029bc:	a82c      	add	r0, sp, #176	; 0xb0
 80029be:	f7ff fc73 	bl	80022a8 <writelcdcmd>
 80029c2:	9007      	str	r0, [sp, #28]
	return (result);
 80029c4:	9b07      	ldr	r3, [sp, #28]
		sprintf(str, "%d", statuspkt.adcudpover);	// overuns
 80029c6:	a814      	add	r0, sp, #80	; 0x50
 80029c8:	6fb2      	ldr	r2, [r6, #120]	; 0x78
 80029ca:	4910      	ldr	r1, [pc, #64]	; (8002a0c <lcd_showvars+0x28c>)
 80029cc:	f024 f82c 	bl	8026a28 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 80029d0:	ab14      	add	r3, sp, #80	; 0x50
 80029d2:	4a20      	ldr	r2, [pc, #128]	; (8002a54 <lcd_showvars+0x2d4>)
 80029d4:	a82c      	add	r0, sp, #176	; 0xb0
 80029d6:	490b      	ldr	r1, [pc, #44]	; (8002a04 <lcd_showvars+0x284>)
	volatile int result = 0;
 80029d8:	9506      	str	r5, [sp, #24]
	sprintf(str, "%s=\"%s\"", id, string);
 80029da:	f024 f825 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 80029de:	a82c      	add	r0, sp, #176	; 0xb0
 80029e0:	f7ff fc62 	bl	80022a8 <writelcdcmd>
		toggle = 1;
 80029e4:	2301      	movs	r3, #1
	result = writelcdcmd(str);
 80029e6:	9006      	str	r0, [sp, #24]
		toggle = 1;
 80029e8:	8023      	strh	r3, [r4, #0]
	return (result);
 80029ea:	9b06      	ldr	r3, [sp, #24]
}
 80029ec:	b044      	add	sp, #272	; 0x110
 80029ee:	bd70      	pop	{r4, r5, r6, pc}
 80029f0:	20001f88 	.word	0x20001f88
 80029f4:	1ff0f000 	.word	0x1ff0f000
 80029f8:	20002180 	.word	0x20002180
 80029fc:	0802bcf4 	.word	0x0802bcf4
 8002a00:	0802bd20 	.word	0x0802bd20
 8002a04:	0802bbcc 	.word	0x0802bbcc
 8002a08:	20003034 	.word	0x20003034
 8002a0c:	0802bd58 	.word	0x0802bd58
 8002a10:	0802bbe0 	.word	0x0802bbe0
 8002a14:	0802bcec 	.word	0x0802bcec
 8002a18:	0802bc3c 	.word	0x0802bc3c
 8002a1c:	0802bc9c 	.word	0x0802bc9c
 8002a20:	0802bbc4 	.word	0x0802bbc4
 8002a24:	0802bc78 	.word	0x0802bc78
 8002a28:	20002df0 	.word	0x20002df0
 8002a2c:	0802bca4 	.word	0x0802bca4
 8002a30:	0802bcb4 	.word	0x0802bcb4
 8002a34:	0802bcbc 	.word	0x0802bcbc
 8002a38:	0802bcc4 	.word	0x0802bcc4
 8002a3c:	2000072c 	.word	0x2000072c
 8002a40:	0802bccc 	.word	0x0802bccc
 8002a44:	20000780 	.word	0x20000780
 8002a48:	0802bcd4 	.word	0x0802bcd4
 8002a4c:	20003428 	.word	0x20003428
 8002a50:	0802bcdc 	.word	0x0802bcdc
 8002a54:	0802bce4 	.word	0x0802bce4

08002a58 <lcd_trigcharts>:

// display / refresh  the entire trigger and noise chart
void lcd_trigcharts() {
 8002a58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002a5c:	b0a7      	sub	sp, #156	; 0x9c
	volatile int result = 0;
 8002a5e:	2400      	movs	r4, #0
	sprintf(str, "%s=\"%s\"", id, string);
 8002a60:	4b49      	ldr	r3, [pc, #292]	; (8002b88 <lcd_trigcharts+0x130>)
	sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
	setlcdtext("t2.txt", str);

//	writelcdcmd("tsw b2,0");	// disable touch controls
	writelcdcmd("b2.bco=123" /*23275*/);		// dark grey
	buffi = trigindex;
 8002a62:	f44f 75f0 	mov.w	r5, #480	; 0x1e0
	sprintf(str, "%s=\"%s\"", id, string);
 8002a66:	4a49      	ldr	r2, [pc, #292]	; (8002b8c <lcd_trigcharts+0x134>)
 8002a68:	a80e      	add	r0, sp, #56	; 0x38
 8002a6a:	4949      	ldr	r1, [pc, #292]	; (8002b90 <lcd_trigcharts+0x138>)
	volatile int result = 0;
 8002a6c:	9405      	str	r4, [sp, #20]
	sprintf(str, "%s=\"%s\"", id, string);
 8002a6e:	f023 ffdb 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002a72:	a80e      	add	r0, sp, #56	; 0x38
 8002a74:	4f47      	ldr	r7, [pc, #284]	; (8002b94 <lcd_trigcharts+0x13c>)
 8002a76:	f7ff fc17 	bl	80022a8 <writelcdcmd>
 8002a7a:	9005      	str	r0, [sp, #20]
	sprintf(str, "%s=\"%s\"", id, string);
 8002a7c:	4b42      	ldr	r3, [pc, #264]	; (8002b88 <lcd_trigcharts+0x130>)
 8002a7e:	a80e      	add	r0, sp, #56	; 0x38
 8002a80:	4a45      	ldr	r2, [pc, #276]	; (8002b98 <lcd_trigcharts+0x140>)
	return (result);
 8002a82:	9905      	ldr	r1, [sp, #20]
	sprintf(str, "%s=\"%s\"", id, string);
 8002a84:	4942      	ldr	r1, [pc, #264]	; (8002b90 <lcd_trigcharts+0x138>)
	volatile int result = 0;
 8002a86:	9404      	str	r4, [sp, #16]
	sprintf(str, "%s=\"%s\"", id, string);
 8002a88:	f023 ffce 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002a8c:	a80e      	add	r0, sp, #56	; 0x38
	for (i = 0; i < LCDXPIXELS; i++) {
		if (our_currentpage != 2)		// impatient user
			return;
		sprintf(str, "add 2,0,%d", trigvec[buffi]);
 8002a8e:	f8df 9140 	ldr.w	r9, [pc, #320]	; 8002bd0 <lcd_trigcharts+0x178>
	result = writelcdcmd(str);
 8002a92:	f7ff fc09 	bl	80022a8 <writelcdcmd>
 8002a96:	9004      	str	r0, [sp, #16]
	sprintf(str, "%s=\"%s\"", id, string);
 8002a98:	4b40      	ldr	r3, [pc, #256]	; (8002b9c <lcd_trigcharts+0x144>)
 8002a9a:	a80e      	add	r0, sp, #56	; 0x38
 8002a9c:	4a40      	ldr	r2, [pc, #256]	; (8002ba0 <lcd_trigcharts+0x148>)
	return (result);
 8002a9e:	9904      	ldr	r1, [sp, #16]
	sprintf(str, "%s=\"%s\"", id, string);
 8002aa0:	493b      	ldr	r1, [pc, #236]	; (8002b90 <lcd_trigcharts+0x138>)
	volatile int result = 0;
 8002aa2:	9403      	str	r4, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8002aa4:	f023 ffc0 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002aa8:	a80e      	add	r0, sp, #56	; 0x38
		sprintf(str, "add 2,0,%d", trigvec[buffi]);
 8002aaa:	4e3e      	ldr	r6, [pc, #248]	; (8002ba4 <lcd_trigcharts+0x14c>)
	result = writelcdcmd(str);
 8002aac:	f7ff fbfc 	bl	80022a8 <writelcdcmd>
 8002ab0:	9003      	str	r0, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8002ab2:	4b3a      	ldr	r3, [pc, #232]	; (8002b9c <lcd_trigcharts+0x144>)
 8002ab4:	a80e      	add	r0, sp, #56	; 0x38
 8002ab6:	4a3c      	ldr	r2, [pc, #240]	; (8002ba8 <lcd_trigcharts+0x150>)
	return (result);
 8002ab8:	9903      	ldr	r1, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8002aba:	4935      	ldr	r1, [pc, #212]	; (8002b90 <lcd_trigcharts+0x138>)
	volatile int result = 0;
 8002abc:	9402      	str	r4, [sp, #8]
	sprintf(str, "%s=\"%s\"", id, string);
 8002abe:	f023 ffb3 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002ac2:	a80e      	add	r0, sp, #56	; 0x38
		writelcdcmd(str);
		osDelay(15);

		sprintf(str, "add 5,0,%d", noisevec[buffi]);
 8002ac4:	f8df 810c 	ldr.w	r8, [pc, #268]	; 8002bd4 <lcd_trigcharts+0x17c>
	result = writelcdcmd(str);
 8002ac8:	f7ff fbee 	bl	80022a8 <writelcdcmd>
	sprintf(str, "%d", statuspkt.trigcount);	// trigger count
 8002acc:	4b37      	ldr	r3, [pc, #220]	; (8002bac <lcd_trigcharts+0x154>)
	result = writelcdcmd(str);
 8002ace:	9002      	str	r0, [sp, #8]
	sprintf(str, "%d", statuspkt.trigcount);	// trigger count
 8002ad0:	a806      	add	r0, sp, #24
	return (result);
 8002ad2:	9a02      	ldr	r2, [sp, #8]
	sprintf(str, "%d", statuspkt.trigcount);	// trigger count
 8002ad4:	4936      	ldr	r1, [pc, #216]	; (8002bb0 <lcd_trigcharts+0x158>)
 8002ad6:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8002ad8:	f023 ffa6 	bl	8026a28 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8002adc:	ab06      	add	r3, sp, #24
 8002ade:	4a35      	ldr	r2, [pc, #212]	; (8002bb4 <lcd_trigcharts+0x15c>)
 8002ae0:	a80e      	add	r0, sp, #56	; 0x38
 8002ae2:	492b      	ldr	r1, [pc, #172]	; (8002b90 <lcd_trigcharts+0x138>)
	volatile int result = 0;
 8002ae4:	9401      	str	r4, [sp, #4]
	sprintf(str, "%s=\"%s\"", id, string);
 8002ae6:	f023 ff9f 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002aea:	a80e      	add	r0, sp, #56	; 0x38
 8002aec:	f7ff fbdc 	bl	80022a8 <writelcdcmd>
	sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8002af0:	4b31      	ldr	r3, [pc, #196]	; (8002bb8 <lcd_trigcharts+0x160>)
	result = writelcdcmd(str);
 8002af2:	9001      	str	r0, [sp, #4]
	sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8002af4:	a806      	add	r0, sp, #24
 8002af6:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002afa:	492d      	ldr	r1, [pc, #180]	; (8002bb0 <lcd_trigcharts+0x158>)
 8002afc:	2a00      	cmp	r2, #0
	return (result);
 8002afe:	9b01      	ldr	r3, [sp, #4]
	sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8002b00:	bfb8      	it	lt
 8002b02:	4252      	neglt	r2, r2
 8002b04:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002b08:	f023 ff8e 	bl	8026a28 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8002b0c:	ab06      	add	r3, sp, #24
 8002b0e:	4a2b      	ldr	r2, [pc, #172]	; (8002bbc <lcd_trigcharts+0x164>)
 8002b10:	a80e      	add	r0, sp, #56	; 0x38
 8002b12:	491f      	ldr	r1, [pc, #124]	; (8002b90 <lcd_trigcharts+0x138>)
	volatile int result = 0;
 8002b14:	9400      	str	r4, [sp, #0]
	sprintf(str, "%s=\"%s\"", id, string);
 8002b16:	f023 ff87 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002b1a:	a80e      	add	r0, sp, #56	; 0x38
 8002b1c:	f7ff fbc4 	bl	80022a8 <writelcdcmd>
 8002b20:	4603      	mov	r3, r0
	writelcdcmd("b2.bco=123" /*23275*/);		// dark grey
 8002b22:	4827      	ldr	r0, [pc, #156]	; (8002bc0 <lcd_trigcharts+0x168>)
	result = writelcdcmd(str);
 8002b24:	9300      	str	r3, [sp, #0]
	return (result);
 8002b26:	9b00      	ldr	r3, [sp, #0]
	writelcdcmd("b2.bco=123" /*23275*/);		// dark grey
 8002b28:	f7ff fbbe 	bl	80022a8 <writelcdcmd>
	buffi = trigindex;
 8002b2c:	4b25      	ldr	r3, [pc, #148]	; (8002bc4 <lcd_trigcharts+0x16c>)
 8002b2e:	681c      	ldr	r4, [r3, #0]
	for (i = 0; i < LCDXPIXELS; i++) {
 8002b30:	e01c      	b.n	8002b6c <lcd_trigcharts+0x114>
		sprintf(str, "add 2,0,%d", trigvec[buffi]);
 8002b32:	f819 2004 	ldrb.w	r2, [r9, r4]
 8002b36:	f023 ff77 	bl	8026a28 <siprintf>
		writelcdcmd(str);
 8002b3a:	a806      	add	r0, sp, #24
 8002b3c:	f7ff fbb4 	bl	80022a8 <writelcdcmd>
		osDelay(15);
 8002b40:	200f      	movs	r0, #15
 8002b42:	f013 fd07 	bl	8016554 <osDelay>
		sprintf(str, "add 5,0,%d", noisevec[buffi]);
 8002b46:	f818 2004 	ldrb.w	r2, [r8, r4]
 8002b4a:	491f      	ldr	r1, [pc, #124]	; (8002bc8 <lcd_trigcharts+0x170>)
 8002b4c:	a806      	add	r0, sp, #24
 8002b4e:	f023 ff6b 	bl	8026a28 <siprintf>
		writelcdcmd(str);
		osDelay(15);

		buffi++;
 8002b52:	3401      	adds	r4, #1
		writelcdcmd(str);
 8002b54:	a806      	add	r0, sp, #24
 8002b56:	f7ff fba7 	bl	80022a8 <writelcdcmd>
		osDelay(15);
 8002b5a:	200f      	movs	r0, #15
 8002b5c:	f013 fcfa 	bl	8016554 <osDelay>
		if (buffi > LCDXPIXELS)
			buffi = 0;
 8002b60:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
 8002b64:	bfc8      	it	gt
 8002b66:	2400      	movgt	r4, #0
	for (i = 0; i < LCDXPIXELS; i++) {
 8002b68:	3d01      	subs	r5, #1
 8002b6a:	d007      	beq.n	8002b7c <lcd_trigcharts+0x124>
		if (our_currentpage != 2)		// impatient user
 8002b6c:	783b      	ldrb	r3, [r7, #0]
		sprintf(str, "add 2,0,%d", trigvec[buffi]);
 8002b6e:	4631      	mov	r1, r6
 8002b70:	a806      	add	r0, sp, #24
		if (our_currentpage != 2)		// impatient user
 8002b72:	2b02      	cmp	r3, #2
 8002b74:	d0dd      	beq.n	8002b32 <lcd_trigcharts+0xda>
	}
//	writelcdcmd("tsw b2,1");	// enable touch controls
	writelcdcmd("b2.bco=63422");		// normal grey
}
 8002b76:	b027      	add	sp, #156	; 0x9c
 8002b78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	writelcdcmd("b2.bco=63422");		// normal grey
 8002b7c:	4813      	ldr	r0, [pc, #76]	; (8002bcc <lcd_trigcharts+0x174>)
 8002b7e:	f7ff fb93 	bl	80022a8 <writelcdcmd>
}
 8002b82:	b027      	add	sp, #156	; 0x9c
 8002b84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002b88:	0802bd28 	.word	0x0802bd28
 8002b8c:	0802bc78 	.word	0x0802bc78
 8002b90:	0802bbcc 	.word	0x0802bbcc
 8002b94:	20001d48 	.word	0x20001d48
 8002b98:	0802bd34 	.word	0x0802bd34
 8002b9c:	0802bd3c 	.word	0x0802bd3c
 8002ba0:	0802bbe0 	.word	0x0802bbe0
 8002ba4:	0802bd50 	.word	0x0802bd50
 8002ba8:	0802bc9c 	.word	0x0802bc9c
 8002bac:	20003034 	.word	0x20003034
 8002bb0:	0802bd58 	.word	0x0802bd58
 8002bb4:	0802bc3c 	.word	0x0802bc3c
 8002bb8:	20000780 	.word	0x20000780
 8002bbc:	0802bbc4 	.word	0x0802bbc4
 8002bc0:	0802bd44 	.word	0x0802bd44
 8002bc4:	20001f8c 	.word	0x20001f8c
 8002bc8:	0802bd5c 	.word	0x0802bd5c
 8002bcc:	0802bd68 	.word	0x0802bd68
 8002bd0:	20001f90 	.word	0x20001f90
 8002bd4:	20001b68 	.word	0x20001b68

08002bd8 <lcd_trigplot>:

// called at regular intervals to add a point to the display
// update lcd trigger and noise plot memory,
// the page display may not be showing  ( 120 pix height)
void lcd_trigplot() {
 8002bd8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	int val;
	static uint32_t lasttrig;
	unsigned char str[32];

// process the triggers
	val = statuspkt.trigcount - lasttrig;	// difference in trigs since last time
 8002bdc:	4956      	ldr	r1, [pc, #344]	; (8002d38 <lcd_trigplot+0x160>)
void lcd_trigplot() {
 8002bde:	b0a7      	sub	sp, #156	; 0x9c
	val = statuspkt.trigcount - lasttrig;	// difference in trigs since last time
 8002be0:	4d56      	ldr	r5, [pc, #344]	; (8002d3c <lcd_trigplot+0x164>)
 8002be2:	680b      	ldr	r3, [r1, #0]
 8002be4:	6fea      	ldr	r2, [r5, #124]	; 0x7c
	if (val >= 120)
		val = 119;		// max Y
	trigvec[trigindex] = val;

// process the noise
	val = abs(meanwindiff) & 0xfff;
 8002be6:	4e56      	ldr	r6, [pc, #344]	; (8002d40 <lcd_trigplot+0x168>)
	val = statuspkt.trigcount - lasttrig;	// difference in trigs since last time
 8002be8:	1ad2      	subs	r2, r2, r3

	if (val >= 120)
		val = 119;		// max Y
	noisevec[trigindex] = val;

	if (our_currentpage == 2) {		// if currently displaying on LCD
 8002bea:	4856      	ldr	r0, [pc, #344]	; (8002d44 <lcd_trigplot+0x16c>)
	val = abs(meanwindiff) & 0xfff;
 8002bec:	f9b6 3000 	ldrsh.w	r3, [r6]
	val = val * 32;		// scale up: n pixels per trigger
 8002bf0:	0152      	lsls	r2, r2, #5
	lasttrig = statuspkt.trigcount;
 8002bf2:	f8d5 c07c 	ldr.w	ip, [r5, #124]	; 0x7c
	trigvec[trigindex] = val;
 8002bf6:	4c54      	ldr	r4, [pc, #336]	; (8002d48 <lcd_trigplot+0x170>)
 8002bf8:	2a77      	cmp	r2, #119	; 0x77
	if (our_currentpage == 2) {		// if currently displaying on LCD
 8002bfa:	7800      	ldrb	r0, [r0, #0]
	trigvec[trigindex] = val;
 8002bfc:	4f53      	ldr	r7, [pc, #332]	; (8002d4c <lcd_trigplot+0x174>)
 8002bfe:	bfa8      	it	ge
 8002c00:	2277      	movge	r2, #119	; 0x77
	val = abs(meanwindiff) & 0xfff;
 8002c02:	2b00      	cmp	r3, #0
	noisevec[trigindex] = val;
 8002c04:	f8df 8180 	ldr.w	r8, [pc, #384]	; 8002d88 <lcd_trigplot+0x1b0>
	val = abs(meanwindiff) & 0xfff;
 8002c08:	bfb8      	it	lt
 8002c0a:	425b      	neglt	r3, r3
	lasttrig = statuspkt.trigcount;
 8002c0c:	f8c1 c000 	str.w	ip, [r1]
	trigvec[trigindex] = val;
 8002c10:	6821      	ldr	r1, [r4, #0]
	val = abs(meanwindiff) & 0xfff;
 8002c12:	f3c3 030b 	ubfx	r3, r3, #0, #12
	trigvec[trigindex] = val;
 8002c16:	547a      	strb	r2, [r7, r1]
	noisevec[trigindex] = val;
 8002c18:	2b77      	cmp	r3, #119	; 0x77
 8002c1a:	bfa8      	it	ge
 8002c1c:	2377      	movge	r3, #119	; 0x77
	if (our_currentpage == 2) {		// if currently displaying on LCD
 8002c1e:	2802      	cmp	r0, #2
	noisevec[trigindex] = val;
 8002c20:	f808 3001 	strb.w	r3, [r8, r1]
	if (our_currentpage == 2) {		// if currently displaying on LCD
 8002c24:	d00c      	beq.n	8002c40 <lcd_trigplot+0x68>
		// bring chart labels to the front
		writelcdcmd("vis t3,1");
		writelcdcmd("vis t4,1");
	}

	trigindex++;
 8002c26:	3101      	adds	r1, #1
	if (trigindex >= LCDXPIXELS)
 8002c28:	f5b1 7ff0 	cmp.w	r1, #480	; 0x1e0
 8002c2c:	da03      	bge.n	8002c36 <lcd_trigplot+0x5e>
	trigindex++;
 8002c2e:	6021      	str	r1, [r4, #0]
		trigindex = 0;
}
 8002c30:	b027      	add	sp, #156	; 0x9c
 8002c32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		trigindex = 0;
 8002c36:	2300      	movs	r3, #0
 8002c38:	6023      	str	r3, [r4, #0]
}
 8002c3a:	b027      	add	sp, #156	; 0x9c
 8002c3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	volatile int result = 0;
 8002c40:	f04f 0900 	mov.w	r9, #0
	sprintf(str, "%s=\"%s\"", id, string);
 8002c44:	4b42      	ldr	r3, [pc, #264]	; (8002d50 <lcd_trigplot+0x178>)
 8002c46:	4a43      	ldr	r2, [pc, #268]	; (8002d54 <lcd_trigplot+0x17c>)
 8002c48:	a80e      	add	r0, sp, #56	; 0x38
 8002c4a:	4943      	ldr	r1, [pc, #268]	; (8002d58 <lcd_trigplot+0x180>)
	volatile int result = 0;
 8002c4c:	f8cd 9014 	str.w	r9, [sp, #20]
	sprintf(str, "%s=\"%s\"", id, string);
 8002c50:	f023 feea 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002c54:	a80e      	add	r0, sp, #56	; 0x38
 8002c56:	f7ff fb27 	bl	80022a8 <writelcdcmd>
 8002c5a:	9005      	str	r0, [sp, #20]
	return (result);
 8002c5c:	9b05      	ldr	r3, [sp, #20]
	sprintf(str, "%s=\"%s\"", id, string);
 8002c5e:	a80e      	add	r0, sp, #56	; 0x38
 8002c60:	4b3b      	ldr	r3, [pc, #236]	; (8002d50 <lcd_trigplot+0x178>)
 8002c62:	4a3e      	ldr	r2, [pc, #248]	; (8002d5c <lcd_trigplot+0x184>)
 8002c64:	493c      	ldr	r1, [pc, #240]	; (8002d58 <lcd_trigplot+0x180>)
	volatile int result = 0;
 8002c66:	f8cd 9010 	str.w	r9, [sp, #16]
	sprintf(str, "%s=\"%s\"", id, string);
 8002c6a:	f023 fedd 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002c6e:	a80e      	add	r0, sp, #56	; 0x38
 8002c70:	f7ff fb1a 	bl	80022a8 <writelcdcmd>
 8002c74:	9004      	str	r0, [sp, #16]
	return (result);
 8002c76:	9b04      	ldr	r3, [sp, #16]
	sprintf(str, "%s=\"%s\"", id, string);
 8002c78:	a80e      	add	r0, sp, #56	; 0x38
 8002c7a:	4b39      	ldr	r3, [pc, #228]	; (8002d60 <lcd_trigplot+0x188>)
 8002c7c:	4a39      	ldr	r2, [pc, #228]	; (8002d64 <lcd_trigplot+0x18c>)
 8002c7e:	4936      	ldr	r1, [pc, #216]	; (8002d58 <lcd_trigplot+0x180>)
	volatile int result = 0;
 8002c80:	f8cd 900c 	str.w	r9, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8002c84:	f023 fed0 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002c88:	a80e      	add	r0, sp, #56	; 0x38
 8002c8a:	f7ff fb0d 	bl	80022a8 <writelcdcmd>
 8002c8e:	9003      	str	r0, [sp, #12]
	return (result);
 8002c90:	9b03      	ldr	r3, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8002c92:	a80e      	add	r0, sp, #56	; 0x38
 8002c94:	4b32      	ldr	r3, [pc, #200]	; (8002d60 <lcd_trigplot+0x188>)
 8002c96:	4a34      	ldr	r2, [pc, #208]	; (8002d68 <lcd_trigplot+0x190>)
 8002c98:	492f      	ldr	r1, [pc, #188]	; (8002d58 <lcd_trigplot+0x180>)
	volatile int result = 0;
 8002c9a:	f8cd 9008 	str.w	r9, [sp, #8]
	sprintf(str, "%s=\"%s\"", id, string);
 8002c9e:	f023 fec3 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002ca2:	a80e      	add	r0, sp, #56	; 0x38
 8002ca4:	f7ff fb00 	bl	80022a8 <writelcdcmd>
 8002ca8:	9002      	str	r0, [sp, #8]
	return (result);
 8002caa:	9b02      	ldr	r3, [sp, #8]
		sprintf(str, "add 2,0,%d", trigvec[trigindex]);
 8002cac:	a806      	add	r0, sp, #24
 8002cae:	6823      	ldr	r3, [r4, #0]
 8002cb0:	492e      	ldr	r1, [pc, #184]	; (8002d6c <lcd_trigplot+0x194>)
 8002cb2:	5cfa      	ldrb	r2, [r7, r3]
 8002cb4:	f023 feb8 	bl	8026a28 <siprintf>
		writelcdcmd(str);
 8002cb8:	a806      	add	r0, sp, #24
 8002cba:	f7ff faf5 	bl	80022a8 <writelcdcmd>
		sprintf(str, "add 5,0,%d", noisevec[trigindex]);
 8002cbe:	6823      	ldr	r3, [r4, #0]
 8002cc0:	492b      	ldr	r1, [pc, #172]	; (8002d70 <lcd_trigplot+0x198>)
 8002cc2:	a806      	add	r0, sp, #24
 8002cc4:	f818 2003 	ldrb.w	r2, [r8, r3]
 8002cc8:	f023 feae 	bl	8026a28 <siprintf>
		writelcdcmd(str);
 8002ccc:	a806      	add	r0, sp, #24
 8002cce:	f7ff faeb 	bl	80022a8 <writelcdcmd>
		sprintf(str, "%d", statuspkt.trigcount);	// trigger count
 8002cd2:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 8002cd4:	4927      	ldr	r1, [pc, #156]	; (8002d74 <lcd_trigplot+0x19c>)
 8002cd6:	a806      	add	r0, sp, #24
 8002cd8:	f023 fea6 	bl	8026a28 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8002cdc:	ab06      	add	r3, sp, #24
 8002cde:	4a26      	ldr	r2, [pc, #152]	; (8002d78 <lcd_trigplot+0x1a0>)
 8002ce0:	a80e      	add	r0, sp, #56	; 0x38
 8002ce2:	491d      	ldr	r1, [pc, #116]	; (8002d58 <lcd_trigplot+0x180>)
	volatile int result = 0;
 8002ce4:	f8cd 9004 	str.w	r9, [sp, #4]
	sprintf(str, "%s=\"%s\"", id, string);
 8002ce8:	f023 fe9e 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002cec:	a80e      	add	r0, sp, #56	; 0x38
 8002cee:	f7ff fadb 	bl	80022a8 <writelcdcmd>
		sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8002cf2:	f9b6 2000 	ldrsh.w	r2, [r6]
	result = writelcdcmd(str);
 8002cf6:	9001      	str	r0, [sp, #4]
		sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8002cf8:	a806      	add	r0, sp, #24
 8002cfa:	2a00      	cmp	r2, #0
 8002cfc:	491d      	ldr	r1, [pc, #116]	; (8002d74 <lcd_trigplot+0x19c>)
	return (result);
 8002cfe:	9b01      	ldr	r3, [sp, #4]
		sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8002d00:	bfb8      	it	lt
 8002d02:	4252      	neglt	r2, r2
 8002d04:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002d08:	f023 fe8e 	bl	8026a28 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8002d0c:	4912      	ldr	r1, [pc, #72]	; (8002d58 <lcd_trigplot+0x180>)
 8002d0e:	4a1b      	ldr	r2, [pc, #108]	; (8002d7c <lcd_trigplot+0x1a4>)
 8002d10:	ab06      	add	r3, sp, #24
 8002d12:	a80e      	add	r0, sp, #56	; 0x38
	volatile int result = 0;
 8002d14:	f8cd 9000 	str.w	r9, [sp]
	sprintf(str, "%s=\"%s\"", id, string);
 8002d18:	f023 fe86 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002d1c:	a80e      	add	r0, sp, #56	; 0x38
 8002d1e:	f7ff fac3 	bl	80022a8 <writelcdcmd>
 8002d22:	4603      	mov	r3, r0
		writelcdcmd("vis t3,1");
 8002d24:	4816      	ldr	r0, [pc, #88]	; (8002d80 <lcd_trigplot+0x1a8>)
	result = writelcdcmd(str);
 8002d26:	9300      	str	r3, [sp, #0]
	return (result);
 8002d28:	9b00      	ldr	r3, [sp, #0]
		writelcdcmd("vis t3,1");
 8002d2a:	f7ff fabd 	bl	80022a8 <writelcdcmd>
		writelcdcmd("vis t4,1");
 8002d2e:	4815      	ldr	r0, [pc, #84]	; (8002d84 <lcd_trigplot+0x1ac>)
 8002d30:	f7ff faba 	bl	80022a8 <writelcdcmd>
	trigindex++;
 8002d34:	6821      	ldr	r1, [r4, #0]
 8002d36:	e776      	b.n	8002c26 <lcd_trigplot+0x4e>
 8002d38:	20001a84 	.word	0x20001a84
 8002d3c:	20003034 	.word	0x20003034
 8002d40:	20000780 	.word	0x20000780
 8002d44:	20001d48 	.word	0x20001d48
 8002d48:	20001f8c 	.word	0x20001f8c
 8002d4c:	20001f90 	.word	0x20001f90
 8002d50:	0802bd28 	.word	0x0802bd28
 8002d54:	0802bc78 	.word	0x0802bc78
 8002d58:	0802bbcc 	.word	0x0802bbcc
 8002d5c:	0802bd34 	.word	0x0802bd34
 8002d60:	0802bd3c 	.word	0x0802bd3c
 8002d64:	0802bbe0 	.word	0x0802bbe0
 8002d68:	0802bc9c 	.word	0x0802bc9c
 8002d6c:	0802bd50 	.word	0x0802bd50
 8002d70:	0802bd5c 	.word	0x0802bd5c
 8002d74:	0802bd58 	.word	0x0802bd58
 8002d78:	0802bc3c 	.word	0x0802bc3c
 8002d7c:	0802bbc4 	.word	0x0802bbc4
 8002d80:	0802bc80 	.word	0x0802bc80
 8002d84:	0802bc10 	.word	0x0802bc10
 8002d88:	20001b68 	.word	0x20001b68

08002d8c <lcd_presscharts>:

/// PRESSURE //////////////
// display / refresh  the entire pressure chart
void lcd_presscharts() {
 8002d8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d90:	b0a4      	sub	sp, #144	; 0x90
	volatile int result = 0;
 8002d92:	2400      	movs	r4, #0
	sprintf(str, "%s=\"%s\"", id, string);
 8002d94:	4b2c      	ldr	r3, [pc, #176]	; (8002e48 <lcd_presscharts+0xbc>)
	sprintf(str, "%d.%03d kPa", pressure, pressfrac >> 2);	// pressure
	setlcdtext("t0.txt", str);

//	writelcdcmd("tsw b2,1");	// enable touch controls
	writelcdcmd("b2.bco=123");		// normal grey
	buffi = pressindex;
 8002d96:	f44f 75f0 	mov.w	r5, #480	; 0x1e0
	sprintf(str, "%s=\"%s\"", id, string);
 8002d9a:	4a2c      	ldr	r2, [pc, #176]	; (8002e4c <lcd_presscharts+0xc0>)
 8002d9c:	a80c      	add	r0, sp, #48	; 0x30
 8002d9e:	492c      	ldr	r1, [pc, #176]	; (8002e50 <lcd_presscharts+0xc4>)
	volatile int result = 0;
 8002da0:	9403      	str	r4, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8002da2:	f023 fe41 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002da6:	a80c      	add	r0, sp, #48	; 0x30
 8002da8:	4f2a      	ldr	r7, [pc, #168]	; (8002e54 <lcd_presscharts+0xc8>)
 8002daa:	f7ff fa7d 	bl	80022a8 <writelcdcmd>
 8002dae:	9003      	str	r0, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8002db0:	4b25      	ldr	r3, [pc, #148]	; (8002e48 <lcd_presscharts+0xbc>)
 8002db2:	a80c      	add	r0, sp, #48	; 0x30
 8002db4:	4a28      	ldr	r2, [pc, #160]	; (8002e58 <lcd_presscharts+0xcc>)
	return (result);
 8002db6:	9903      	ldr	r1, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8002db8:	4925      	ldr	r1, [pc, #148]	; (8002e50 <lcd_presscharts+0xc4>)
	volatile int result = 0;
 8002dba:	9402      	str	r4, [sp, #8]
	sprintf(str, "%s=\"%s\"", id, string);
 8002dbc:	f023 fe34 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002dc0:	a80c      	add	r0, sp, #48	; 0x30
	for (i = 0; i < LCDXPIXELS; i++) {
		if (our_currentpage != 3)		// impatient user
			return;
		sprintf(str, "add 2,0,%d", pressvec[buffi]);
 8002dc2:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8002e7c <lcd_presscharts+0xf0>
	result = writelcdcmd(str);
 8002dc6:	f7ff fa6f 	bl	80022a8 <writelcdcmd>
	sprintf(str, "%d.%03d kPa", pressure, pressfrac >> 2);	// pressure
 8002dca:	4b24      	ldr	r3, [pc, #144]	; (8002e5c <lcd_presscharts+0xd0>)
 8002dcc:	4a24      	ldr	r2, [pc, #144]	; (8002e60 <lcd_presscharts+0xd4>)
 8002dce:	681b      	ldr	r3, [r3, #0]
	result = writelcdcmd(str);
 8002dd0:	9002      	str	r0, [sp, #8]
	sprintf(str, "%d.%03d kPa", pressure, pressfrac >> 2);	// pressure
 8002dd2:	a804      	add	r0, sp, #16
 8002dd4:	6812      	ldr	r2, [r2, #0]
 8002dd6:	089b      	lsrs	r3, r3, #2
	return (result);
 8002dd8:	9902      	ldr	r1, [sp, #8]
	sprintf(str, "%d.%03d kPa", pressure, pressfrac >> 2);	// pressure
 8002dda:	4922      	ldr	r1, [pc, #136]	; (8002e64 <lcd_presscharts+0xd8>)
 8002ddc:	f023 fe24 	bl	8026a28 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8002de0:	ab04      	add	r3, sp, #16
 8002de2:	4a21      	ldr	r2, [pc, #132]	; (8002e68 <lcd_presscharts+0xdc>)
 8002de4:	a80c      	add	r0, sp, #48	; 0x30
 8002de6:	491a      	ldr	r1, [pc, #104]	; (8002e50 <lcd_presscharts+0xc4>)
	volatile int result = 0;
 8002de8:	9401      	str	r4, [sp, #4]
	sprintf(str, "%s=\"%s\"", id, string);
 8002dea:	f023 fe1d 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002dee:	a80c      	add	r0, sp, #48	; 0x30
		sprintf(str, "add 2,0,%d", pressvec[buffi]);
 8002df0:	4e1e      	ldr	r6, [pc, #120]	; (8002e6c <lcd_presscharts+0xe0>)
	result = writelcdcmd(str);
 8002df2:	f7ff fa59 	bl	80022a8 <writelcdcmd>
 8002df6:	4603      	mov	r3, r0
	writelcdcmd("b2.bco=123");		// normal grey
 8002df8:	481d      	ldr	r0, [pc, #116]	; (8002e70 <lcd_presscharts+0xe4>)
	result = writelcdcmd(str);
 8002dfa:	9301      	str	r3, [sp, #4]
	return (result);
 8002dfc:	9b01      	ldr	r3, [sp, #4]
	writelcdcmd("b2.bco=123");		// normal grey
 8002dfe:	f7ff fa53 	bl	80022a8 <writelcdcmd>
	buffi = pressindex;
 8002e02:	4b1c      	ldr	r3, [pc, #112]	; (8002e74 <lcd_presscharts+0xe8>)
 8002e04:	681c      	ldr	r4, [r3, #0]
	for (i = 0; i < LCDXPIXELS; i++) {
 8002e06:	e010      	b.n	8002e2a <lcd_presscharts+0x9e>
		sprintf(str, "add 2,0,%d", pressvec[buffi]);
 8002e08:	f818 2004 	ldrb.w	r2, [r8, r4]
		writelcdcmd(str);
		osDelay(15);

		buffi++;
 8002e0c:	3401      	adds	r4, #1
		sprintf(str, "add 2,0,%d", pressvec[buffi]);
 8002e0e:	f023 fe0b 	bl	8026a28 <siprintf>
		writelcdcmd(str);
 8002e12:	a804      	add	r0, sp, #16
 8002e14:	f7ff fa48 	bl	80022a8 <writelcdcmd>
		osDelay(15);
 8002e18:	200f      	movs	r0, #15
 8002e1a:	f013 fb9b 	bl	8016554 <osDelay>
		if (buffi > LCDXPIXELS)
			buffi = 0;
 8002e1e:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
 8002e22:	bfc8      	it	gt
 8002e24:	2400      	movgt	r4, #0
	for (i = 0; i < LCDXPIXELS; i++) {
 8002e26:	3d01      	subs	r5, #1
 8002e28:	d007      	beq.n	8002e3a <lcd_presscharts+0xae>
		if (our_currentpage != 3)		// impatient user
 8002e2a:	783b      	ldrb	r3, [r7, #0]
		sprintf(str, "add 2,0,%d", pressvec[buffi]);
 8002e2c:	4631      	mov	r1, r6
 8002e2e:	a804      	add	r0, sp, #16
		if (our_currentpage != 3)		// impatient user
 8002e30:	2b03      	cmp	r3, #3
 8002e32:	d0e9      	beq.n	8002e08 <lcd_presscharts+0x7c>
	}
//	writelcdcmd("tsw b2,0");	// disable touch controls
	writelcdcmd("b2.bco=63422");		// normal grey
}
 8002e34:	b024      	add	sp, #144	; 0x90
 8002e36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	writelcdcmd("b2.bco=63422");		// normal grey
 8002e3a:	480f      	ldr	r0, [pc, #60]	; (8002e78 <lcd_presscharts+0xec>)
 8002e3c:	f7ff fa34 	bl	80022a8 <writelcdcmd>
}
 8002e40:	b024      	add	sp, #144	; 0x90
 8002e42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002e46:	bf00      	nop
 8002e48:	0802bd78 	.word	0x0802bd78
 8002e4c:	0802bc78 	.word	0x0802bc78
 8002e50:	0802bbcc 	.word	0x0802bbcc
 8002e54:	20001d48 	.word	0x20001d48
 8002e58:	0802bd34 	.word	0x0802bd34
 8002e5c:	2000342c 	.word	0x2000342c
 8002e60:	20003430 	.word	0x20003430
 8002e64:	0802bd84 	.word	0x0802bd84
 8002e68:	0802bc3c 	.word	0x0802bc3c
 8002e6c:	0802bd50 	.word	0x0802bd50
 8002e70:	0802bd44 	.word	0x0802bd44
 8002e74:	20001d4c 	.word	0x20001d4c
 8002e78:	0802bd68 	.word	0x0802bd68
 8002e7c:	20001d50 	.word	0x20001d50

08002e80 <lcd_pressplot>:

// called at regular intervals to add a point to the display
// update lcd pressure memory,
// the page display may not be showing  (240 pix height)
void lcd_pressplot() {
 8002e80:	b570      	push	{r4, r5, r6, lr}
	volatile int p, pf, val;
	unsigned char str[32];

	p = pressure;
	pf = pressfrac >> 2;		// frac base was in quarters
 8002e82:	4d31      	ldr	r5, [pc, #196]	; (8002f48 <lcd_pressplot+0xc8>)
void lcd_pressplot() {
 8002e84:	b0a4      	sub	sp, #144	; 0x90
	p = pressure;
 8002e86:	4c31      	ldr	r4, [pc, #196]	; (8002f4c <lcd_pressplot+0xcc>)

	p = pressure * 1000 + pf;
 8002e88:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
	pf = pressfrac >> 2;		// frac base was in quarters
 8002e8c:	682a      	ldr	r2, [r5, #0]
	p = pressure;
 8002e8e:	6821      	ldr	r1, [r4, #0]
	pf = pressfrac >> 2;		// frac base was in quarters
 8002e90:	0892      	lsrs	r2, r2, #2
	if (p < 93000)
 8002e92:	482f      	ldr	r0, [pc, #188]	; (8002f50 <lcd_pressplot+0xd0>)
	p = pressure;
 8002e94:	9100      	str	r1, [sp, #0]
	pf = pressfrac >> 2;		// frac base was in quarters
 8002e96:	9201      	str	r2, [sp, #4]
	p = pressure * 1000 + pf;
 8002e98:	9b01      	ldr	r3, [sp, #4]
 8002e9a:	fb06 3301 	mla	r3, r6, r1, r3
 8002e9e:	9300      	str	r3, [sp, #0]
	if (p < 93000)
 8002ea0:	9b00      	ldr	r3, [sp, #0]
 8002ea2:	4283      	cmp	r3, r0
 8002ea4:	dc01      	bgt.n	8002eaa <lcd_pressplot+0x2a>
		p = 93000;		// 93 HPa
 8002ea6:	4b2b      	ldr	r3, [pc, #172]	; (8002f54 <lcd_pressplot+0xd4>)
 8002ea8:	9300      	str	r3, [sp, #0]
	if (p > 103000)
 8002eaa:	9a00      	ldr	r2, [sp, #0]
 8002eac:	4b2a      	ldr	r3, [pc, #168]	; (8002f58 <lcd_pressplot+0xd8>)
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	dd00      	ble.n	8002eb4 <lcd_pressplot+0x34>
		p - 103000;		// 103 HPa
 8002eb2:	9b00      	ldr	r3, [sp, #0]

	p = p - 93000;
 8002eb4:	9900      	ldr	r1, [sp, #0]
 8002eb6:	4b29      	ldr	r3, [pc, #164]	; (8002f5c <lcd_pressplot+0xdc>)
	val = p / (10000 / 240);		// scale for 240 Y steps on chart
 8002eb8:	4a29      	ldr	r2, [pc, #164]	; (8002f60 <lcd_pressplot+0xe0>)
	p = p - 93000;
 8002eba:	440b      	add	r3, r1
 8002ebc:	9300      	str	r3, [sp, #0]
	val = p / (10000 / 240);		// scale for 240 Y steps on chart
 8002ebe:	9b00      	ldr	r3, [sp, #0]
 8002ec0:	fb82 1203 	smull	r1, r2, r2, r3
 8002ec4:	17db      	asrs	r3, r3, #31
 8002ec6:	ebc3 1322 	rsb	r3, r3, r2, asr #4
 8002eca:	9302      	str	r3, [sp, #8]

//	printf("pressure for LCD %d", val);

//	val = rand() & 0xFF;  // 0 - 255

	if (val < 0)
 8002ecc:	9b02      	ldr	r3, [sp, #8]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	da01      	bge.n	8002ed6 <lcd_pressplot+0x56>
		val = 0;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	9302      	str	r3, [sp, #8]
	if (val >= 240)
 8002ed6:	9b02      	ldr	r3, [sp, #8]
 8002ed8:	2bef      	cmp	r3, #239	; 0xef
 8002eda:	dd01      	ble.n	8002ee0 <lcd_pressplot+0x60>
		val = 239;		// max Y
 8002edc:	23ef      	movs	r3, #239	; 0xef
 8002ede:	9302      	str	r3, [sp, #8]
	pressvec[pressindex] = val;

	if (our_currentpage == 3) {		// if currently displaying on LCD
 8002ee0:	4920      	ldr	r1, [pc, #128]	; (8002f64 <lcd_pressplot+0xe4>)
	pressvec[pressindex] = val;
 8002ee2:	9a02      	ldr	r2, [sp, #8]
 8002ee4:	4e20      	ldr	r6, [pc, #128]	; (8002f68 <lcd_pressplot+0xe8>)
	if (our_currentpage == 3) {		// if currently displaying on LCD
 8002ee6:	7809      	ldrb	r1, [r1, #0]
	pressvec[pressindex] = val;
 8002ee8:	6833      	ldr	r3, [r6, #0]
 8002eea:	4820      	ldr	r0, [pc, #128]	; (8002f6c <lcd_pressplot+0xec>)
	if (our_currentpage == 3) {		// if currently displaying on LCD
 8002eec:	2903      	cmp	r1, #3
	pressvec[pressindex] = val;
 8002eee:	54c2      	strb	r2, [r0, r3]
	if (our_currentpage == 3) {		// if currently displaying on LCD
 8002ef0:	d007      	beq.n	8002f02 <lcd_pressplot+0x82>

		// bring chart labels to the front
		writelcdcmd("vis t3,1");
	}

	pressindex++;
 8002ef2:	3301      	adds	r3, #1
	if (pressindex >= LCDXPIXELS)
 8002ef4:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
		pressindex = 0;
 8002ef8:	bfa8      	it	ge
 8002efa:	2300      	movge	r3, #0
 8002efc:	6033      	str	r3, [r6, #0]
}
 8002efe:	b024      	add	sp, #144	; 0x90
 8002f00:	bd70      	pop	{r4, r5, r6, pc}
		sprintf(str, "add 2,0,%d", pressvec[pressindex]);
 8002f02:	b2d2      	uxtb	r2, r2
 8002f04:	491a      	ldr	r1, [pc, #104]	; (8002f70 <lcd_pressplot+0xf0>)
 8002f06:	a804      	add	r0, sp, #16
 8002f08:	f023 fd8e 	bl	8026a28 <siprintf>
		writelcdcmd(str);
 8002f0c:	a804      	add	r0, sp, #16
 8002f0e:	f7ff f9cb 	bl	80022a8 <writelcdcmd>
		sprintf(str, "%d.%03d kPa", pressure, pressfrac >> 2);	// pressure
 8002f12:	682b      	ldr	r3, [r5, #0]
 8002f14:	6822      	ldr	r2, [r4, #0]
 8002f16:	a804      	add	r0, sp, #16
 8002f18:	089b      	lsrs	r3, r3, #2
 8002f1a:	4916      	ldr	r1, [pc, #88]	; (8002f74 <lcd_pressplot+0xf4>)
 8002f1c:	f023 fd84 	bl	8026a28 <siprintf>
	volatile int result = 0;
 8002f20:	2100      	movs	r1, #0
	sprintf(str, "%s=\"%s\"", id, string);
 8002f22:	ab04      	add	r3, sp, #16
 8002f24:	4a14      	ldr	r2, [pc, #80]	; (8002f78 <lcd_pressplot+0xf8>)
	volatile int result = 0;
 8002f26:	9103      	str	r1, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8002f28:	a80c      	add	r0, sp, #48	; 0x30
 8002f2a:	4914      	ldr	r1, [pc, #80]	; (8002f7c <lcd_pressplot+0xfc>)
 8002f2c:	f023 fd7c 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002f30:	a80c      	add	r0, sp, #48	; 0x30
 8002f32:	f7ff f9b9 	bl	80022a8 <writelcdcmd>
 8002f36:	4603      	mov	r3, r0
		writelcdcmd("vis t3,1");
 8002f38:	4811      	ldr	r0, [pc, #68]	; (8002f80 <lcd_pressplot+0x100>)
	result = writelcdcmd(str);
 8002f3a:	9303      	str	r3, [sp, #12]
	return (result);
 8002f3c:	9b03      	ldr	r3, [sp, #12]
		writelcdcmd("vis t3,1");
 8002f3e:	f7ff f9b3 	bl	80022a8 <writelcdcmd>
	pressindex++;
 8002f42:	6833      	ldr	r3, [r6, #0]
 8002f44:	e7d5      	b.n	8002ef2 <lcd_pressplot+0x72>
 8002f46:	bf00      	nop
 8002f48:	2000342c 	.word	0x2000342c
 8002f4c:	20003430 	.word	0x20003430
 8002f50:	00016b47 	.word	0x00016b47
 8002f54:	00016b48 	.word	0x00016b48
 8002f58:	00019258 	.word	0x00019258
 8002f5c:	fffe94b8 	.word	0xfffe94b8
 8002f60:	63e7063f 	.word	0x63e7063f
 8002f64:	20001d48 	.word	0x20001d48
 8002f68:	20001d4c 	.word	0x20001d4c
 8002f6c:	20001d50 	.word	0x20001d50
 8002f70:	0802bd50 	.word	0x0802bd50
 8002f74:	0802bd84 	.word	0x0802bd84
 8002f78:	0802bc3c 	.word	0x0802bc3c
 8002f7c:	0802bbcc 	.word	0x0802bbcc
 8002f80:	0802bc80 	.word	0x0802bc80

08002f84 <lcd_controls>:

// refresh the entire control page on the lcd
lcd_controls() {
 8002f84:	b510      	push	{r4, lr}
	unsigned char str[48];

	osDelay(100);
 8002f86:	2064      	movs	r0, #100	; 0x64
lcd_controls() {
 8002f88:	b0a8      	sub	sp, #160	; 0xa0
	osDelay(100);
 8002f8a:	f013 fae3 	bl	8016554 <osDelay>
	if (our_currentpage == 4) {		// if currently displaying on LCD
 8002f8e:	4b1f      	ldr	r3, [pc, #124]	; (800300c <lcd_controls+0x88>)
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	2b04      	cmp	r3, #4
 8002f94:	d001      	beq.n	8002f9a <lcd_controls+0x16>
//	sprintf(str,"%s Control Server IP: %lu.%lu.%lu.%lu", SERVER_DESTINATION, ip & 0xff, (ip & 0xff00) >> 8,
//			(ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);
		sprintf(str, "Target UDP host: %s\n", udp_target);
		setlcdtext("t3.txt", str);
	}
}
 8002f96:	b028      	add	sp, #160	; 0xa0
 8002f98:	bd10      	pop	{r4, pc}
	volatile int result = 0;
 8002f9a:	2400      	movs	r4, #0
	sprintf(str, "%s=\"%s\"", id, string);
 8002f9c:	4b1c      	ldr	r3, [pc, #112]	; (8003010 <lcd_controls+0x8c>)
 8002f9e:	4a1d      	ldr	r2, [pc, #116]	; (8003014 <lcd_controls+0x90>)
 8002fa0:	a810      	add	r0, sp, #64	; 0x40
 8002fa2:	491d      	ldr	r1, [pc, #116]	; (8003018 <lcd_controls+0x94>)
	volatile int result = 0;
 8002fa4:	9403      	str	r4, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8002fa6:	f023 fd3f 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002faa:	a810      	add	r0, sp, #64	; 0x40
 8002fac:	f7ff f97c 	bl	80022a8 <writelcdcmd>
 8002fb0:	9003      	str	r0, [sp, #12]
	return (result);
 8002fb2:	9903      	ldr	r1, [sp, #12]
	sprintf(str, "%s=\"%s\"", id, string);
 8002fb4:	a810      	add	r0, sp, #64	; 0x40
 8002fb6:	4b19      	ldr	r3, [pc, #100]	; (800301c <lcd_controls+0x98>)
 8002fb8:	4a19      	ldr	r2, [pc, #100]	; (8003020 <lcd_controls+0x9c>)
 8002fba:	4917      	ldr	r1, [pc, #92]	; (8003018 <lcd_controls+0x94>)
	volatile int result = 0;
 8002fbc:	9402      	str	r4, [sp, #8]
	sprintf(str, "%s=\"%s\"", id, string);
 8002fbe:	f023 fd33 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002fc2:	a810      	add	r0, sp, #64	; 0x40
 8002fc4:	f7ff f970 	bl	80022a8 <writelcdcmd>
 8002fc8:	9002      	str	r0, [sp, #8]
	return (result);
 8002fca:	9902      	ldr	r1, [sp, #8]
	sprintf(str, "%s=\"%s\"", id, string);
 8002fcc:	a810      	add	r0, sp, #64	; 0x40
 8002fce:	4b15      	ldr	r3, [pc, #84]	; (8003024 <lcd_controls+0xa0>)
 8002fd0:	4a15      	ldr	r2, [pc, #84]	; (8003028 <lcd_controls+0xa4>)
 8002fd2:	4911      	ldr	r1, [pc, #68]	; (8003018 <lcd_controls+0x94>)
	volatile int result = 0;
 8002fd4:	9401      	str	r4, [sp, #4]
	sprintf(str, "%s=\"%s\"", id, string);
 8002fd6:	f023 fd27 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002fda:	a810      	add	r0, sp, #64	; 0x40
 8002fdc:	f7ff f964 	bl	80022a8 <writelcdcmd>
		sprintf(str, "Target UDP host: %s\n", udp_target);
 8002fe0:	4a12      	ldr	r2, [pc, #72]	; (800302c <lcd_controls+0xa8>)
	result = writelcdcmd(str);
 8002fe2:	9001      	str	r0, [sp, #4]
		sprintf(str, "Target UDP host: %s\n", udp_target);
 8002fe4:	a804      	add	r0, sp, #16
 8002fe6:	4912      	ldr	r1, [pc, #72]	; (8003030 <lcd_controls+0xac>)
	return (result);
 8002fe8:	9b01      	ldr	r3, [sp, #4]
		sprintf(str, "Target UDP host: %s\n", udp_target);
 8002fea:	f023 fd1d 	bl	8026a28 <siprintf>
	sprintf(str, "%s=\"%s\"", id, string);
 8002fee:	ab04      	add	r3, sp, #16
 8002ff0:	4a10      	ldr	r2, [pc, #64]	; (8003034 <lcd_controls+0xb0>)
 8002ff2:	4909      	ldr	r1, [pc, #36]	; (8003018 <lcd_controls+0x94>)
 8002ff4:	a810      	add	r0, sp, #64	; 0x40
	volatile int result = 0;
 8002ff6:	9400      	str	r4, [sp, #0]
	sprintf(str, "%s=\"%s\"", id, string);
 8002ff8:	f023 fd16 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8002ffc:	a810      	add	r0, sp, #64	; 0x40
 8002ffe:	f7ff f953 	bl	80022a8 <writelcdcmd>
 8003002:	9000      	str	r0, [sp, #0]
	return (result);
 8003004:	9b00      	ldr	r3, [sp, #0]
}
 8003006:	b028      	add	sp, #160	; 0xa0
 8003008:	bd10      	pop	{r4, pc}
 800300a:	bf00      	nop
 800300c:	20001d48 	.word	0x20001d48
 8003010:	0802bd90 	.word	0x0802bd90
 8003014:	0802bc3c 	.word	0x0802bc3c
 8003018:	0802bbcc 	.word	0x0802bbcc
 800301c:	0802bd98 	.word	0x0802bd98
 8003020:	0802bc9c 	.word	0x0802bc9c
 8003024:	0802bda0 	.word	0x0802bda0
 8003028:	0802bbc4 	.word	0x0802bbc4
 800302c:	20003528 	.word	0x20003528
 8003030:	0802bdb0 	.word	0x0802bdb0
 8003034:	0802bc78 	.word	0x0802bc78

08003038 <lcd_pagechange>:
lcd_pagechange(uint8_t newpage) {
 8003038:	b510      	push	{r4, lr}
	if (newpage == our_currentpage)			// we are already on the page the LCD is on
 800303a:	4c23      	ldr	r4, [pc, #140]	; (80030c8 <lcd_pagechange+0x90>)
lcd_pagechange(uint8_t newpage) {
 800303c:	b09a      	sub	sp, #104	; 0x68
	if (newpage == our_currentpage)			// we are already on the page the LCD is on
 800303e:	7823      	ldrb	r3, [r4, #0]
 8003040:	4283      	cmp	r3, r0
 8003042:	d009      	beq.n	8003058 <lcd_pagechange+0x20>
	our_currentpage = newpage;
 8003044:	7020      	strb	r0, [r4, #0]
	switch (newpage) {
 8003046:	2805      	cmp	r0, #5
 8003048:	d83a      	bhi.n	80030c0 <lcd_pagechange+0x88>
 800304a:	e8df f000 	tbb	[pc, r0]
 800304e:	030f      	.short	0x030f
 8003050:	0509332d 	.word	0x0509332d
		lcd_showvars();		// display vars on the lcd
 8003054:	f7ff fb94 	bl	8002780 <lcd_showvars>
	return (our_currentpage);
 8003058:	7820      	ldrb	r0, [r4, #0]
 800305a:	b2c0      	uxtb	r0, r0
}
 800305c:	b01a      	add	sp, #104	; 0x68
 800305e:	bd10      	pop	{r4, pc}
		lcd_controls();
 8003060:	f7ff ff90 	bl	8002f84 <lcd_controls>
	return (our_currentpage);
 8003064:	7820      	ldrb	r0, [r4, #0]
 8003066:	b2c0      	uxtb	r0, r0
}
 8003068:	b01a      	add	sp, #104	; 0x68
 800306a:	bd10      	pop	{r4, pc}
		lcd_time();
 800306c:	f7ff faec 	bl	8002648 <lcd_time>
	lastday = timeinfo.tm_yday;
 8003070:	4b16      	ldr	r3, [pc, #88]	; (80030cc <lcd_pagechange+0x94>)
 8003072:	4917      	ldr	r1, [pc, #92]	; (80030d0 <lcd_pagechange+0x98>)
 8003074:	69d8      	ldr	r0, [r3, #28]
	strftime(sbuffer, sizeof(sbuffer), "%a %e %h %Y ", &timeinfo);
 8003076:	4a17      	ldr	r2, [pc, #92]	; (80030d4 <lcd_pagechange+0x9c>)
	lastday = timeinfo.tm_yday;
 8003078:	6008      	str	r0, [r1, #0]
	strftime(sbuffer, sizeof(sbuffer), "%a %e %h %Y ", &timeinfo);
 800307a:	2128      	movs	r1, #40	; 0x28
 800307c:	4816      	ldr	r0, [pc, #88]	; (80030d8 <lcd_pagechange+0xa0>)
 800307e:	f024 fac9 	bl	8027614 <strftime>
	volatile int result = 0;
 8003082:	2100      	movs	r1, #0
	sprintf(str, "%s=\"%s\"", id, string);
 8003084:	4b14      	ldr	r3, [pc, #80]	; (80030d8 <lcd_pagechange+0xa0>)
 8003086:	a802      	add	r0, sp, #8
 8003088:	4a14      	ldr	r2, [pc, #80]	; (80030dc <lcd_pagechange+0xa4>)
	volatile int result = 0;
 800308a:	9101      	str	r1, [sp, #4]
	sprintf(str, "%s=\"%s\"", id, string);
 800308c:	4914      	ldr	r1, [pc, #80]	; (80030e0 <lcd_pagechange+0xa8>)
 800308e:	f023 fccb 	bl	8026a28 <siprintf>
	result = writelcdcmd(str);
 8003092:	a802      	add	r0, sp, #8
 8003094:	f7ff f908 	bl	80022a8 <writelcdcmd>
 8003098:	9001      	str	r0, [sp, #4]
	return (result);
 800309a:	9b01      	ldr	r3, [sp, #4]
	if (our_currentpage != 0)
 800309c:	7823      	ldrb	r3, [r4, #0]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d1da      	bne.n	8003058 <lcd_pagechange+0x20>
 80030a2:	f7ff f91d 	bl	80022e0 <lcd_gps.part.0>
 80030a6:	e7d7      	b.n	8003058 <lcd_pagechange+0x20>
		lcd_trigcharts();		// display chart
 80030a8:	f7ff fcd6 	bl	8002a58 <lcd_trigcharts>
	return (our_currentpage);
 80030ac:	7820      	ldrb	r0, [r4, #0]
 80030ae:	b2c0      	uxtb	r0, r0
}
 80030b0:	b01a      	add	sp, #104	; 0x68
 80030b2:	bd10      	pop	{r4, pc}
		lcd_presscharts();			// display pressure chart
 80030b4:	f7ff fe6a 	bl	8002d8c <lcd_presscharts>
	return (our_currentpage);
 80030b8:	7820      	ldrb	r0, [r4, #0]
 80030ba:	b2c0      	uxtb	r0, r0
}
 80030bc:	b01a      	add	sp, #104	; 0x68
 80030be:	bd10      	pop	{r4, pc}
		printf("Unknown page number\n");
 80030c0:	4808      	ldr	r0, [pc, #32]	; (80030e4 <lcd_pagechange+0xac>)
 80030c2:	f023 fb63 	bl	802678c <puts>
		break;
 80030c6:	e7c7      	b.n	8003058 <lcd_pagechange+0x20>
 80030c8:	20001d48 	.word	0x20001d48
 80030cc:	20001f64 	.word	0x20001f64
 80030d0:	20001a7c 	.word	0x20001a7c
 80030d4:	0802bc8c 	.word	0x0802bc8c
 80030d8:	20001f38 	.word	0x20001f38
 80030dc:	0802bc9c 	.word	0x0802bc9c
 80030e0:	0802bbcc 	.word	0x0802bbcc
 80030e4:	0802bdc8 	.word	0x0802bdc8

080030e8 <lcd_init>:

// try to set the baud to 230400
// only assumes it could be at 9600 to begin with
lcd_init(int rqbaud) {
 80030e8:	b570      	push	{r4, r5, r6, lr}
	lcduart_error = HAL_UART_ERROR_NONE;
 80030ea:	4d16      	ldr	r5, [pc, #88]	; (8003144 <lcd_init+0x5c>)
 80030ec:	2600      	movs	r6, #0
lcd_init(int rqbaud) {
 80030ee:	4604      	mov	r4, r0
	lcduart_error = HAL_UART_ERROR_NONE;
 80030f0:	602e      	str	r6, [r5, #0]

	lcd_reset();		// command LCD reset at the current baudrate - it should switch to 9600
 80030f2:	f7fe ffd1 	bl	8002098 <lcd_reset>
	lcd_baud(9600);  // command LCD to 9600 from current (unknown) speed
 80030f6:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 80030fa:	f7fe fff9 	bl	80020f0 <lcd_baud>
	lcd_uart_init(9600); // then change our uart baud to match
 80030fe:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8003102:	f7fe ff87 	bl	8002014 <lcd_uart_init>
	lcd_reset();	// command LCD reset at the current baudrate - it should switch to 9600
 8003106:	f7fe ffc7 	bl	8002098 <lcd_reset>
	lcd_baud(9600);  // reset LCD (might be 2nd time or not)
 800310a:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 800310e:	f7fe ffef 	bl	80020f0 <lcd_baud>
	osDelay(600);
 8003112:	f44f 7016 	mov.w	r0, #600	; 0x258
 8003116:	f013 fa1d 	bl	8016554 <osDelay>

	lcd_baud(rqbaud);  //  LCD *should* return in rqbuad baud
 800311a:	4620      	mov	r0, r4
 800311c:	f7fe ffe8 	bl	80020f0 <lcd_baud>
	osDelay(600);
 8003120:	f44f 7016 	mov.w	r0, #600	; 0x258
 8003124:	f013 fa16 	bl	8016554 <osDelay>
	lcd_uart_init(rqbaud); // then change our baud to match
 8003128:	4620      	mov	r0, r4
 800312a:	f7fe ff73 	bl	8002014 <lcd_uart_init>

	osDelay(600);
 800312e:	f44f 7016 	mov.w	r0, #600	; 0x258
 8003132:	f013 fa0f 	bl	8016554 <osDelay>
	lcduart_error = HAL_UART_ERROR_NONE;
 8003136:	602e      	str	r6, [r5, #0]
//	printf("nxt_baud:\n");
	writelcdcmd("page 0");
 8003138:	4803      	ldr	r0, [pc, #12]	; (8003148 <lcd_init+0x60>)
}
 800313a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	writelcdcmd("page 0");
 800313e:	f7ff b8b3 	b.w	80022a8 <writelcdcmd>
 8003142:	bf00      	nop
 8003144:	20001b40 	.word	0x20001b40
 8003148:	0802bddc 	.word	0x0802bddc

0800314c <processnex>:
void processnex() {		// process Nextion - called at regular intervals
 800314c:	b570      	push	{r4, r5, r6, lr}
	switch (lcduart_error) {
 800314e:	4d45      	ldr	r5, [pc, #276]	; (8003264 <processnex+0x118>)
void processnex() {		// process Nextion - called at regular intervals
 8003150:	b08a      	sub	sp, #40	; 0x28
	switch (lcduart_error) {
 8003152:	682b      	ldr	r3, [r5, #0]
 8003154:	2b04      	cmp	r3, #4
 8003156:	d05a      	beq.n	800320e <processnex+0xc2>
 8003158:	2b08      	cmp	r3, #8
 800315a:	d053      	beq.n	8003204 <processnex+0xb8>
 800315c:	2b02      	cmp	r3, #2
 800315e:	d03c      	beq.n	80031da <processnex+0x8e>
 8003160:	4c41      	ldr	r4, [pc, #260]	; (8003268 <processnex+0x11c>)
	lcduart_error = HAL_UART_ERROR_NONE;
 8003162:	2600      	movs	r6, #0
 8003164:	602e      	str	r6, [r5, #0]
	if (lcd_initflag == 1) {		// full init
 8003166:	6823      	ldr	r3, [r4, #0]
 8003168:	2b01      	cmp	r3, #1
 800316a:	d03f      	beq.n	80031ec <processnex+0xa0>
	if (lcd_initflag == 2) {	// wait after giving cmd for lcd to change LCD to fast
 800316c:	6823      	ldr	r3, [r4, #0]
 800316e:	2b02      	cmp	r3, #2
 8003170:	d06c      	beq.n	800324c <processnex+0x100>
	if (lcd_initflag == 3) {	// uart only
 8003172:	6823      	ldr	r3, [r4, #0]
 8003174:	2b03      	cmp	r3, #3
 8003176:	d056      	beq.n	8003226 <processnex+0xda>
	lcd_rxdma();		// get any new characters received
 8003178:	f7ff f836 	bl	80021e8 <lcd_rxdma>
	result = lcd_event_process();	// this can trigger the lcd_reinit flag
 800317c:	f000 f90a 	bl	8003394 <lcd_event_process>
	if (dimtimer > 50000) {
 8003180:	4a3a      	ldr	r2, [pc, #232]	; (800326c <processnex+0x120>)
 8003182:	f24c 3150 	movw	r1, #50000	; 0xc350
	result = lcd_event_process();	// this can trigger the lcd_reinit flag
 8003186:	9000      	str	r0, [sp, #0]
	if (dimtimer > 50000) {
 8003188:	6813      	ldr	r3, [r2, #0]
 800318a:	428b      	cmp	r3, r1
 800318c:	d903      	bls.n	8003196 <processnex+0x4a>
		dimtimer--;
 800318e:	3b01      	subs	r3, #1
 8003190:	6013      	str	r3, [r2, #0]
}
 8003192:	b00a      	add	sp, #40	; 0x28
 8003194:	bd70      	pop	{r4, r5, r6, pc}
		i = lcdbright - (((lcdbright >> 1) + (lcdbright >> 4)));		// - 62.5% dim
 8003196:	4836      	ldr	r0, [pc, #216]	; (8003270 <processnex+0x124>)
		dimtimer = 60000;
 8003198:	f64e 2560 	movw	r5, #60000	; 0xea60
		i = lcdbright - (((lcdbright >> 1) + (lcdbright >> 4)));		// - 62.5% dim
 800319c:	6801      	ldr	r1, [r0, #0]
 800319e:	6804      	ldr	r4, [r0, #0]
 80031a0:	6803      	ldr	r3, [r0, #0]
		dimtimer = 60000;
 80031a2:	6015      	str	r5, [r2, #0]
		i = lcdbright - (((lcdbright >> 1) + (lcdbright >> 4)));		// - 62.5% dim
 80031a4:	111b      	asrs	r3, r3, #4
 80031a6:	eb03 0364 	add.w	r3, r3, r4, asr #1
 80031aa:	1aca      	subs	r2, r1, r3
		if (i < 2)
 80031ac:	2a01      	cmp	r2, #1
 80031ae:	dd35      	ble.n	800321c <processnex+0xd0>
 80031b0:	2a63      	cmp	r2, #99	; 0x63
		i = lcdbright - (((lcdbright >> 1) + (lcdbright >> 4)));		// - 62.5% dim
 80031b2:	4930      	ldr	r1, [pc, #192]	; (8003274 <processnex+0x128>)
 80031b4:	4613      	mov	r3, r2
 80031b6:	bf28      	it	cs
 80031b8:	2363      	movcs	r3, #99	; 0x63
 80031ba:	600a      	str	r2, [r1, #0]
	sprintf(buffer, "%s=%lu", id, value);
 80031bc:	4a2e      	ldr	r2, [pc, #184]	; (8003278 <processnex+0x12c>)
 80031be:	a802      	add	r0, sp, #8
 80031c0:	492e      	ldr	r1, [pc, #184]	; (800327c <processnex+0x130>)
 80031c2:	f023 fc31 	bl	8026a28 <siprintf>
	result = writelcdcmd(buffer);
 80031c6:	a802      	add	r0, sp, #8
 80031c8:	f7ff f86e 	bl	80022a8 <writelcdcmd>
 80031cc:	9001      	str	r0, [sp, #4]
	if (result == -1) {		// wait for response
 80031ce:	9b01      	ldr	r3, [sp, #4]
 80031d0:	3301      	adds	r3, #1
 80031d2:	d043      	beq.n	800325c <processnex+0x110>
	return (result);
 80031d4:	9b01      	ldr	r3, [sp, #4]
}
 80031d6:	b00a      	add	sp, #40	; 0x28
 80031d8:	bd70      	pop	{r4, r5, r6, pc}
		printf("LCD UART NOISE\n");
 80031da:	4c23      	ldr	r4, [pc, #140]	; (8003268 <processnex+0x11c>)
	lcduart_error = HAL_UART_ERROR_NONE;
 80031dc:	2600      	movs	r6, #0
		printf("LCD UART NOISE\n");
 80031de:	4828      	ldr	r0, [pc, #160]	; (8003280 <processnex+0x134>)
 80031e0:	f023 fad4 	bl	802678c <puts>
	lcduart_error = HAL_UART_ERROR_NONE;
 80031e4:	602e      	str	r6, [r5, #0]
	if (lcd_initflag == 1) {		// full init
 80031e6:	6823      	ldr	r3, [r4, #0]
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d1bf      	bne.n	800316c <processnex+0x20>
		printf("processnex: calling lcd_uart_init(9600)\n");
 80031ec:	4825      	ldr	r0, [pc, #148]	; (8003284 <processnex+0x138>)
		lcduart_error = HAL_UART_ERROR_NONE;
 80031ee:	602e      	str	r6, [r5, #0]
		printf("processnex: calling lcd_uart_init(9600)\n");
 80031f0:	f023 facc 	bl	802678c <puts>
		lcd_init(230400);		// try to reset LCD
 80031f4:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 80031f8:	f7ff ff76 	bl	80030e8 <lcd_init>
		lcd_initflag = 2;		// request wait for lcd to process baud speedup command
 80031fc:	2302      	movs	r3, #2
 80031fe:	6023      	str	r3, [r4, #0]
}
 8003200:	b00a      	add	sp, #40	; 0x28
 8003202:	bd70      	pop	{r4, r5, r6, pc}
		printf("LCD UART OVERRUN\n");
 8003204:	4820      	ldr	r0, [pc, #128]	; (8003288 <processnex+0x13c>)
 8003206:	4c18      	ldr	r4, [pc, #96]	; (8003268 <processnex+0x11c>)
 8003208:	f023 fac0 	bl	802678c <puts>
 800320c:	e7a9      	b.n	8003162 <processnex+0x16>
		printf("LCD UART FRAMING\n");
 800320e:	481f      	ldr	r0, [pc, #124]	; (800328c <processnex+0x140>)
 8003210:	f023 fabc 	bl	802678c <puts>
		lcd_initflag = 1;		// assume display has dropped back to 9600
 8003214:	4c14      	ldr	r4, [pc, #80]	; (8003268 <processnex+0x11c>)
 8003216:	2301      	movs	r3, #1
 8003218:	6023      	str	r3, [r4, #0]
		break;
 800321a:	e7a2      	b.n	8003162 <processnex+0x16>
			i = 2;	// prevent black
 800321c:	2202      	movs	r2, #2
 800321e:	4915      	ldr	r1, [pc, #84]	; (8003274 <processnex+0x128>)
 8003220:	4613      	mov	r3, r2
 8003222:	600a      	str	r2, [r1, #0]
 8003224:	e7ca      	b.n	80031bc <processnex+0x70>
		printf("processnex: calling lcd_uart_init(230400)\n");
 8003226:	481a      	ldr	r0, [pc, #104]	; (8003290 <processnex+0x144>)
		lcduart_error = HAL_UART_ERROR_NONE;
 8003228:	602e      	str	r6, [r5, #0]
		printf("processnex: calling lcd_uart_init(230400)\n");
 800322a:	f023 faaf 	bl	802678c <puts>
		lcd_uart_init(230400);
 800322e:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 8003232:	f7fe feef 	bl	8002014 <lcd_uart_init>
		lcd_init(230400);		// try to reset LCD
 8003236:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 800323a:	f7ff ff55 	bl	80030e8 <lcd_init>
		osDelay(100);
 800323e:	2064      	movs	r0, #100	; 0x64
		lcd_initflag = 0;		// done
 8003240:	6026      	str	r6, [r4, #0]
}
 8003242:	b00a      	add	sp, #40	; 0x28
 8003244:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		osDelay(100);
 8003248:	f013 b984 	b.w	8016554 <osDelay>
		osDelay(500);
 800324c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003250:	f013 f980 	bl	8016554 <osDelay>
		lcd_initflag = 3;
 8003254:	2303      	movs	r3, #3
 8003256:	6023      	str	r3, [r4, #0]
}
 8003258:	b00a      	add	sp, #40	; 0x28
 800325a:	bd70      	pop	{r4, r5, r6, pc}
		printf("setlcdbin: Cmd failed\n\r");  // never happens always 0
 800325c:	480d      	ldr	r0, [pc, #52]	; (8003294 <processnex+0x148>)
 800325e:	f023 f9f9 	bl	8026654 <iprintf>
 8003262:	e7b7      	b.n	80031d4 <processnex+0x88>
 8003264:	20001b40 	.word	0x20001b40
 8003268:	20001a8c 	.word	0x20001a8c
 800326c:	2000000c 	.word	0x2000000c
 8003270:	20000018 	.word	0x20000018
 8003274:	20001a74 	.word	0x20001a74
 8003278:	0802bc28 	.word	0x0802bc28
 800327c:	0802bbf0 	.word	0x0802bbf0
 8003280:	0802bde4 	.word	0x0802bde4
 8003284:	0802be1c 	.word	0x0802be1c
 8003288:	0802be08 	.word	0x0802be08
 800328c:	0802bdf4 	.word	0x0802bdf4
 8003290:	0802be44 	.word	0x0802be44
 8003294:	0802bbf8 	.word	0x0802bbf8

08003298 <lcd_getlack>:
uint8_t lcd_getlack() {
 8003298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	while (lcdstatus == 0xff) {
 800329a:	4d12      	ldr	r5, [pc, #72]	; (80032e4 <lcd_getlack+0x4c>)
	processnex();
 800329c:	f7ff ff56 	bl	800314c <processnex>
	while (lcdstatus == 0xff) {
 80032a0:	782b      	ldrb	r3, [r5, #0]
 80032a2:	2bff      	cmp	r3, #255	; 0xff
 80032a4:	d11a      	bne.n	80032dc <lcd_getlack+0x44>
 80032a6:	b2df      	uxtb	r7, r3
 80032a8:	4c0f      	ldr	r4, [pc, #60]	; (80032e8 <lcd_getlack+0x50>)
		if (trys > 1500) {
 80032aa:	f240 56dc 	movw	r6, #1500	; 0x5dc
 80032ae:	e007      	b.n	80032c0 <lcd_getlack+0x28>
		trys++;
 80032b0:	6022      	str	r2, [r4, #0]
		osDelay(1);
 80032b2:	f013 f94f 	bl	8016554 <osDelay>
		processnex();
 80032b6:	f7ff ff49 	bl	800314c <processnex>
	while (lcdstatus == 0xff) {
 80032ba:	782b      	ldrb	r3, [r5, #0]
 80032bc:	2bff      	cmp	r3, #255	; 0xff
 80032be:	d10d      	bne.n	80032dc <lcd_getlack+0x44>
		if (trys > 1500) {
 80032c0:	6823      	ldr	r3, [r4, #0]
		osDelay(1);
 80032c2:	2001      	movs	r0, #1
		if (trys > 1500) {
 80032c4:	42b3      	cmp	r3, r6
		trys++;
 80032c6:	eb03 0200 	add.w	r2, r3, r0
		if (trys > 1500) {
 80032ca:	d9f1      	bls.n	80032b0 <lcd_getlack+0x18>
			printf("getlcdack: Timeout waiting for LCD response\n\r");
 80032cc:	4807      	ldr	r0, [pc, #28]	; (80032ec <lcd_getlack+0x54>)
 80032ce:	f023 f9c1 	bl	8026654 <iprintf>
			trys = 0;
 80032d2:	2300      	movs	r3, #0
}
 80032d4:	4638      	mov	r0, r7
			trys = 0;
 80032d6:	6023      	str	r3, [r4, #0]
			lcdstatus = 0;
 80032d8:	702b      	strb	r3, [r5, #0]
}
 80032da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (lcdstatus);
 80032dc:	782f      	ldrb	r7, [r5, #0]
 80032de:	b2ff      	uxtb	r7, r7
}
 80032e0:	4638      	mov	r0, r7
 80032e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032e4:	20001b3c 	.word	0x20001b3c
 80032e8:	20002170 	.word	0x20002170
 80032ec:	0802be70 	.word	0x0802be70

080032f0 <getlcdpage>:
int getlcdpage(void) {
 80032f0:	b5f0      	push	{r4, r5, r6, r7, lr}
	lcd_txblocked = 1;		// stop others sending to the LCD
 80032f2:	2301      	movs	r3, #1
 80032f4:	4e21      	ldr	r6, [pc, #132]	; (800337c <getlcdpage+0x8c>)
	strcpy(pkt, str);
 80032f6:	4c22      	ldr	r4, [pc, #136]	; (8003380 <getlcdpage+0x90>)
int getlcdpage(void) {
 80032f8:	b09b      	sub	sp, #108	; 0x6c
	osDelay(150);			// wait for Tx queue to clear and hopefully Rx queue
 80032fa:	2096      	movs	r0, #150	; 0x96
	lcd_txblocked = 1;		// stop others sending to the LCD
 80032fc:	6033      	str	r3, [r6, #0]
	strcat(pkt, "\xff\xff\xff");
 80032fe:	4d21      	ldr	r5, [pc, #132]	; (8003384 <getlcdpage+0x94>)
	osDelay(150);			// wait for Tx queue to clear and hopefully Rx queue
 8003300:	f013 f928 	bl	8016554 <osDelay>
	lcdstatus = 0xff;
 8003304:	4b20      	ldr	r3, [pc, #128]	; (8003388 <getlcdpage+0x98>)
 8003306:	22ff      	movs	r2, #255	; 0xff
	strcpy(pkt, str);
 8003308:	e894 0003 	ldmia.w	r4, {r0, r1}
	lcdstatus = 0xff;
 800330c:	701a      	strb	r2, [r3, #0]
	strcpy(pkt, str);
 800330e:	9002      	str	r0, [sp, #8]
	strcat(pkt, "\xff\xff\xff");
 8003310:	6828      	ldr	r0, [r5, #0]
	strcpy(pkt, str);
 8003312:	f8ad 100c 	strh.w	r1, [sp, #12]
	strcat(pkt, "\xff\xff\xff");
 8003316:	f8cd 000e 	str.w	r0, [sp, #14]
	return (lcd_puts(pkt));
 800331a:	a802      	add	r0, sp, #8
 800331c:	f7fe ff2c 	bl	8002178 <lcd_puts>
	result = intwritelcdcmd("sendme");
 8003320:	9001      	str	r0, [sp, #4]
	if (result == -1) {		// send err
 8003322:	9b01      	ldr	r3, [sp, #4]
 8003324:	3301      	adds	r3, #1
 8003326:	d025      	beq.n	8003374 <getlcdpage+0x84>
	result = lcd_getlack();		// wait for a response
 8003328:	f7ff ffb6 	bl	8003298 <lcd_getlack>
 800332c:	9001      	str	r0, [sp, #4]
	while (result == -1) {	// try again
 800332e:	9b01      	ldr	r3, [sp, #4]
 8003330:	3301      	adds	r3, #1
 8003332:	d11a      	bne.n	800336a <getlcdpage+0x7a>
	strcat(pkt, "\xff\xff\xff");
 8003334:	682d      	ldr	r5, [r5, #0]
			printf("getlcdpage2: Cmd failed\n\r");
 8003336:	4f15      	ldr	r7, [pc, #84]	; (800338c <getlcdpage+0x9c>)
 8003338:	e005      	b.n	8003346 <getlcdpage+0x56>
		result = lcd_getlack();		// wait for a response
 800333a:	f7ff ffad 	bl	8003298 <lcd_getlack>
 800333e:	9001      	str	r0, [sp, #4]
	while (result == -1) {	// try again
 8003340:	9b01      	ldr	r3, [sp, #4]
 8003342:	3301      	adds	r3, #1
 8003344:	d111      	bne.n	800336a <getlcdpage+0x7a>
	strcat(pkt, "\xff\xff\xff");
 8003346:	f8cd 500e 	str.w	r5, [sp, #14]
	strcpy(pkt, str);
 800334a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800334e:	9002      	str	r0, [sp, #8]
	return (lcd_puts(pkt));
 8003350:	a802      	add	r0, sp, #8
	strcpy(pkt, str);
 8003352:	f8ad 100c 	strh.w	r1, [sp, #12]
	return (lcd_puts(pkt));
 8003356:	f7fe ff0f 	bl	8002178 <lcd_puts>
		result = intwritelcdcmd("sendme");
 800335a:	9001      	str	r0, [sp, #4]
		if (result == -1) {		// send err
 800335c:	9b01      	ldr	r3, [sp, #4]
 800335e:	3301      	adds	r3, #1
 8003360:	d1eb      	bne.n	800333a <getlcdpage+0x4a>
			printf("getlcdpage2: Cmd failed\n\r");
 8003362:	4638      	mov	r0, r7
 8003364:	f023 f976 	bl	8026654 <iprintf>
 8003368:	e7e7      	b.n	800333a <getlcdpage+0x4a>
	lcd_txblocked = 0;		// allow others sending to the LCD
 800336a:	2300      	movs	r3, #0
 800336c:	6033      	str	r3, [r6, #0]
	return (result);
 800336e:	9801      	ldr	r0, [sp, #4]
}
 8003370:	b01b      	add	sp, #108	; 0x6c
 8003372:	bdf0      	pop	{r4, r5, r6, r7, pc}
		printf("getlcdpage: Cmd failed\n\r");
 8003374:	4806      	ldr	r0, [pc, #24]	; (8003390 <getlcdpage+0xa0>)
 8003376:	f023 f96d 	bl	8026654 <iprintf>
 800337a:	e7d5      	b.n	8003328 <getlcdpage+0x38>
 800337c:	20001a90 	.word	0x20001a90
 8003380:	0802bea0 	.word	0x0802bea0
 8003384:	0802bafc 	.word	0x0802bafc
 8003388:	20001b3c 	.word	0x20001b3c
 800338c:	0802bec4 	.word	0x0802bec4
 8003390:	0802bea8 	.word	0x0802bea8

08003394 <lcd_event_process>:
int lcd_event_process(void) {
 8003394:	b530      	push	{r4, r5, lr}
	result = isnexpkt(eventbuffer, sizeof(eventbuffer));
 8003396:	4c8d      	ldr	r4, [pc, #564]	; (80035cc <lcd_event_process+0x238>)
int lcd_event_process(void) {
 8003398:	b08d      	sub	sp, #52	; 0x34
	result = isnexpkt(eventbuffer, sizeof(eventbuffer));
 800339a:	2160      	movs	r1, #96	; 0x60
 800339c:	4620      	mov	r0, r4
 800339e:	f7ff f881 	bl	80024a4 <isnexpkt>
 80033a2:	9001      	str	r0, [sp, #4]
	if (result <= 0) {
 80033a4:	9b01      	ldr	r3, [sp, #4]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	dd27      	ble.n	80033fa <lcd_event_process+0x66>
		lcdstatus = eventbuffer[0];
 80033aa:	7821      	ldrb	r1, [r4, #0]
 80033ac:	4b88      	ldr	r3, [pc, #544]	; (80035d0 <lcd_event_process+0x23c>)
		if ((eventbuffer[0] >= NEX_SINV) && (eventbuffer[0] <= NEX_SLEN)) {	// a status code packet - eg error
 80033ae:	2923      	cmp	r1, #35	; 0x23
		lcdstatus = eventbuffer[0];
 80033b0:	7019      	strb	r1, [r3, #0]
		if ((eventbuffer[0] >= NEX_SINV) && (eventbuffer[0] <= NEX_SLEN)) {	// a status code packet - eg error
 80033b2:	d91e      	bls.n	80033f2 <lcd_event_process+0x5e>
			switch (eventbuffer[0]) {
 80033b4:	2924      	cmp	r1, #36	; 0x24
 80033b6:	f000 80d5 	beq.w	8003564 <lcd_event_process+0x1d0>
 80033ba:	f1a1 0363 	sub.w	r3, r1, #99	; 0x63
 80033be:	b2da      	uxtb	r2, r3
 80033c0:	2a25      	cmp	r2, #37	; 0x25
 80033c2:	d81d      	bhi.n	8003400 <lcd_event_process+0x6c>
 80033c4:	2b25      	cmp	r3, #37	; 0x25
 80033c6:	d81b      	bhi.n	8003400 <lcd_event_process+0x6c>
 80033c8:	e8df f003 	tbb	[pc, r3]
 80033cc:	6c961aa2 	.word	0x6c961aa2
 80033d0:	1a1a1a1a 	.word	0x1a1a1a1a
 80033d4:	1a1a1a1a 	.word	0x1a1a1a1a
 80033d8:	1aae1a1a 	.word	0x1aae1a1a
 80033dc:	1a1a1a1a 	.word	0x1a1a1a1a
 80033e0:	1a1a1a1a 	.word	0x1a1a1a1a
 80033e4:	1a1a1a1a 	.word	0x1a1a1a1a
 80033e8:	1a1a1a1a 	.word	0x1a1a1a1a
 80033ec:	1a1a1a1a 	.word	0x1a1a1a1a
 80033f0:	671a      	.short	0x671a
			if (eventbuffer[0] != NEX_SOK) {		// returned status from instruction was not OK
 80033f2:	2901      	cmp	r1, #1
 80033f4:	d123      	bne.n	800343e <lcd_event_process+0xaa>
}
 80033f6:	b00d      	add	sp, #52	; 0x34
 80033f8:	bd30      	pop	{r4, r5, pc}
		return (result);		// 0 = nothing found, -1 = timeout, -2=no char
 80033fa:	9801      	ldr	r0, [sp, #4]
}
 80033fc:	b00d      	add	sp, #52	; 0x34
 80033fe:	bd30      	pop	{r4, r5, pc}
				printf("lcd_event_process: unknown response received 0x%x\n", eventbuffer[0]);
 8003400:	4874      	ldr	r0, [pc, #464]	; (80035d4 <lcd_event_process+0x240>)
 8003402:	f023 f927 	bl	8026654 <iprintf>
				i = 0;
 8003406:	2300      	movs	r3, #0
 8003408:	9304      	str	r3, [sp, #16]
				while ((eventbuffer[i] != 0xff) && (i < sizeof(eventbuffer))) {
 800340a:	9b04      	ldr	r3, [sp, #16]
 800340c:	5ce3      	ldrb	r3, [r4, r3]
 800340e:	2bff      	cmp	r3, #255	; 0xff
 8003410:	d00f      	beq.n	8003432 <lcd_event_process+0x9e>
					printf(" 0x%02x", eventbuffer[i++]);
 8003412:	4d71      	ldr	r5, [pc, #452]	; (80035d8 <lcd_event_process+0x244>)
 8003414:	e009      	b.n	800342a <lcd_event_process+0x96>
 8003416:	9b04      	ldr	r3, [sp, #16]
 8003418:	1c5a      	adds	r2, r3, #1
 800341a:	5ce1      	ldrb	r1, [r4, r3]
 800341c:	9204      	str	r2, [sp, #16]
 800341e:	f023 f919 	bl	8026654 <iprintf>
				while ((eventbuffer[i] != 0xff) && (i < sizeof(eventbuffer))) {
 8003422:	9b04      	ldr	r3, [sp, #16]
 8003424:	5ce3      	ldrb	r3, [r4, r3]
 8003426:	2bff      	cmp	r3, #255	; 0xff
 8003428:	d003      	beq.n	8003432 <lcd_event_process+0x9e>
 800342a:	9b04      	ldr	r3, [sp, #16]
					printf(" 0x%02x", eventbuffer[i++]);
 800342c:	4628      	mov	r0, r5
				while ((eventbuffer[i] != 0xff) && (i < sizeof(eventbuffer))) {
 800342e:	2b5f      	cmp	r3, #95	; 0x5f
 8003430:	d9f1      	bls.n	8003416 <lcd_event_process+0x82>
				printf("\n");
 8003432:	200a      	movs	r0, #10
 8003434:	f023 f926 	bl	8026684 <putchar>
				return (-1);
 8003438:	f04f 30ff 	mov.w	r0, #4294967295
 800343c:	e7db      	b.n	80033f6 <lcd_event_process+0x62>
				printf("Nextion reported: ");
 800343e:	4867      	ldr	r0, [pc, #412]	; (80035dc <lcd_event_process+0x248>)
 8003440:	f023 f908 	bl	8026654 <iprintf>
				switch (eventbuffer[0]) {
 8003444:	7821      	ldrb	r1, [r4, #0]
 8003446:	2924      	cmp	r1, #36	; 0x24
 8003448:	f200 8091 	bhi.w	800356e <lcd_event_process+0x1da>
 800344c:	e8df f011 	tbh	[pc, r1, lsl #1]
 8003450:	011d0122 	.word	0x011d0122
 8003454:	008f0118 	.word	0x008f0118
 8003458:	010e008f 	.word	0x010e008f
 800345c:	008f008f 	.word	0x008f008f
 8003460:	008f008f 	.word	0x008f008f
 8003464:	008f008f 	.word	0x008f008f
 8003468:	008f008f 	.word	0x008f008f
 800346c:	008f008f 	.word	0x008f008f
 8003470:	008f008f 	.word	0x008f008f
 8003474:	008f0106 	.word	0x008f0106
 8003478:	008f008f 	.word	0x008f008f
 800347c:	008f008f 	.word	0x008f008f
 8003480:	008f008f 	.word	0x008f008f
 8003484:	008f00fe 	.word	0x008f00fe
 8003488:	008f00f8 	.word	0x008f00f8
 800348c:	008f00f2 	.word	0x008f00f2
 8003490:	008f00ec 	.word	0x008f00ec
 8003494:	00b8008f 	.word	0x00b8008f
 8003498:	00b2      	.short	0x00b2
				printf("Nextion returned 0x88 - Ready!\n");
 800349a:	4851      	ldr	r0, [pc, #324]	; (80035e0 <lcd_event_process+0x24c>)
 800349c:	f023 f976 	bl	802678c <puts>
			return (0);
 80034a0:	2000      	movs	r0, #0
				break;
 80034a2:	e7a8      	b.n	80033f6 <lcd_event_process+0x62>
				setlcddim(lcdbright);
 80034a4:	4b4f      	ldr	r3, [pc, #316]	; (80035e4 <lcd_event_process+0x250>)
	dimtimer = DIMTIME;
 80034a6:	f64e 2160 	movw	r1, #60000	; 0xea60
 80034aa:	4a4f      	ldr	r2, [pc, #316]	; (80035e8 <lcd_event_process+0x254>)
	sprintf(buffer, "%s=%lu", id, value);
 80034ac:	a804      	add	r0, sp, #16
				setlcddim(lcdbright);
 80034ae:	681b      	ldr	r3, [r3, #0]
	dimtimer = DIMTIME;
 80034b0:	6011      	str	r1, [r2, #0]
	sprintf(buffer, "%s=%lu", id, value);
 80034b2:	2b63      	cmp	r3, #99	; 0x63
 80034b4:	4a4d      	ldr	r2, [pc, #308]	; (80035ec <lcd_event_process+0x258>)
 80034b6:	494e      	ldr	r1, [pc, #312]	; (80035f0 <lcd_event_process+0x25c>)
 80034b8:	bf28      	it	cs
 80034ba:	2363      	movcs	r3, #99	; 0x63
 80034bc:	f023 fab4 	bl	8026a28 <siprintf>
	result = writelcdcmd(buffer);
 80034c0:	a804      	add	r0, sp, #16
 80034c2:	f7fe fef1 	bl	80022a8 <writelcdcmd>
 80034c6:	9003      	str	r0, [sp, #12]
	if (result == -1) {		// wait for response
 80034c8:	9b03      	ldr	r3, [sp, #12]
 80034ca:	3301      	adds	r3, #1
 80034cc:	d06e      	beq.n	80035ac <lcd_event_process+0x218>
				if (((lcd_pagechange(eventbuffer[1]) < 0) || (lcd_pagechange(eventbuffer[1]) > 5)))	// page number limits
 80034ce:	7860      	ldrb	r0, [r4, #1]
	return (result);
 80034d0:	9b03      	ldr	r3, [sp, #12]
				if (((lcd_pagechange(eventbuffer[1]) < 0) || (lcd_pagechange(eventbuffer[1]) > 5)))	// page number limits
 80034d2:	f7ff fdb1 	bl	8003038 <lcd_pagechange>
 80034d6:	2800      	cmp	r0, #0
 80034d8:	db05      	blt.n	80034e6 <lcd_event_process+0x152>
 80034da:	7860      	ldrb	r0, [r4, #1]
 80034dc:	f7ff fdac 	bl	8003038 <lcd_pagechange>
 80034e0:	2805      	cmp	r0, #5
 80034e2:	f340 80e0 	ble.w	80036a6 <lcd_event_process+0x312>
					printf("lcd_event_process: invalid page received %d\n", lcd_pagechange(eventbuffer[1]));
 80034e6:	7860      	ldrb	r0, [r4, #1]
 80034e8:	f7ff fda6 	bl	8003038 <lcd_pagechange>
 80034ec:	4601      	mov	r1, r0
 80034ee:	4841      	ldr	r0, [pc, #260]	; (80035f4 <lcd_event_process+0x260>)
 80034f0:	f023 f8b0 	bl	8026654 <iprintf>
			return (0);
 80034f4:	2000      	movs	r0, #0
					printf("lcd_event_process: invalid page received %d\n", lcd_pagechange(eventbuffer[1]));
 80034f6:	e77e      	b.n	80033f6 <lcd_event_process+0x62>
				printf("lcd_event_process: Got Touch event %0x %0x %0x\n", eventbuffer[1], eventbuffer[2],
 80034f8:	78e3      	ldrb	r3, [r4, #3]
 80034fa:	78a2      	ldrb	r2, [r4, #2]
 80034fc:	7861      	ldrb	r1, [r4, #1]
 80034fe:	483e      	ldr	r0, [pc, #248]	; (80035f8 <lcd_event_process+0x264>)
 8003500:	f023 f8a8 	bl	8026654 <iprintf>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 6)) {		// p4 id 6 brightness slider
 8003504:	7863      	ldrb	r3, [r4, #1]
 8003506:	2b04      	cmp	r3, #4
 8003508:	d037      	beq.n	800357a <lcd_event_process+0x1e6>
			return (0);
 800350a:	2000      	movs	r0, #0
}
 800350c:	b00d      	add	sp, #52	; 0x34
 800350e:	bd30      	pop	{r4, r5, pc}
				decode_lcdtype(eventbuffer);
 8003510:	482e      	ldr	r0, [pc, #184]	; (80035cc <lcd_event_process+0x238>)
 8003512:	f7ff f83f 	bl	8002594 <decode_lcdtype>
				if (nex_model[0] != '\0') {
 8003516:	4939      	ldr	r1, [pc, #228]	; (80035fc <lcd_event_process+0x268>)
 8003518:	780b      	ldrb	r3, [r1, #0]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d0f5      	beq.n	800350a <lcd_event_process+0x176>
					printf("Nextion LCD Model: %s\n", nex_model);
 800351e:	4838      	ldr	r0, [pc, #224]	; (8003600 <lcd_event_process+0x26c>)
 8003520:	f023 f898 	bl	8026654 <iprintf>
			return (0);
 8003524:	2000      	movs	r0, #0
 8003526:	e766      	b.n	80033f6 <lcd_event_process+0x62>
	if ((str[0] == 0x71) && (str[5] = 0xff) && (str[6] == 0xff) && (str[7] == 0xff)) {
 8003528:	79a3      	ldrb	r3, [r4, #6]
 800352a:	22ff      	movs	r2, #255	; 0xff
 800352c:	79e1      	ldrb	r1, [r4, #7]
 800352e:	7162      	strb	r2, [r4, #5]
 8003530:	400b      	ands	r3, r1
 8003532:	4293      	cmp	r3, r2
 8003534:	f040 80b4 	bne.w	80036a0 <lcd_event_process+0x30c>
 8003538:	4a24      	ldr	r2, [pc, #144]	; (80035cc <lcd_event_process+0x238>)
	number = 0;
 800353a:	2100      	movs	r1, #0
 800353c:	1d10      	adds	r0, r2, #4
			number = number | (str[i] << 24);
 800353e:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8003542:	061b      	lsls	r3, r3, #24
		for (i = 1; i < 5; i++) {
 8003544:	4290      	cmp	r0, r2
			number = number | (str[i] << 24);
 8003546:	ea43 2121 	orr.w	r1, r3, r1, asr #8
		for (i = 1; i < 5; i++) {
 800354a:	d1f8      	bne.n	800353e <lcd_event_process+0x1aa>
				if (nex_model[0] != '\0') {
 800354c:	4a2b      	ldr	r2, [pc, #172]	; (80035fc <lcd_event_process+0x268>)
				lcd_sys0 = decode_int(eventbuffer);
 800354e:	4b2d      	ldr	r3, [pc, #180]	; (8003604 <lcd_event_process+0x270>)
				if (nex_model[0] != '\0') {
 8003550:	7812      	ldrb	r2, [r2, #0]
				lcd_sys0 = decode_int(eventbuffer);
 8003552:	6019      	str	r1, [r3, #0]
				if (nex_model[0] != '\0') {
 8003554:	2a00      	cmp	r2, #0
 8003556:	d0d8      	beq.n	800350a <lcd_event_process+0x176>
					printf("Nextion LCD's Firmware build: 0x%0x\n", lcd_sys0);
 8003558:	6819      	ldr	r1, [r3, #0]
 800355a:	482b      	ldr	r0, [pc, #172]	; (8003608 <lcd_event_process+0x274>)
 800355c:	f023 f87a 	bl	8026654 <iprintf>
			return (0);
 8003560:	2000      	movs	r0, #0
 8003562:	e748      	b.n	80033f6 <lcd_event_process+0x62>
				printf("Serial Buffer Overflow!\n");
 8003564:	4829      	ldr	r0, [pc, #164]	; (800360c <lcd_event_process+0x278>)
 8003566:	f023 f911 	bl	802678c <puts>
				return (1);
 800356a:	2001      	movs	r0, #1
 800356c:	e743      	b.n	80033f6 <lcd_event_process+0x62>
					printf("Error status 0x%02x\n\r", eventbuffer[0]);
 800356e:	4828      	ldr	r0, [pc, #160]	; (8003610 <lcd_event_process+0x27c>)
 8003570:	f023 f870 	bl	8026654 <iprintf>
				return (-1);		// some kindof error
 8003574:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8003578:	e73d      	b.n	80033f6 <lcd_event_process+0x62>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 6)) {		// p4 id 6 brightness slider
 800357a:	78a3      	ldrb	r3, [r4, #2]
 800357c:	2b06      	cmp	r3, #6
 800357e:	f000 80b1 	beq.w	80036e4 <lcd_event_process+0x350>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 8)) {		// p4 reset button
 8003582:	2b08      	cmp	r3, #8
 8003584:	f000 80d1 	beq.w	800372a <lcd_event_process+0x396>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 2)) {		// p4 sound radio button
 8003588:	2b02      	cmp	r3, #2
 800358a:	f000 809a 	beq.w	80036c2 <lcd_event_process+0x32e>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 3)) {		// p4 LED radio button
 800358e:	2b03      	cmp	r3, #3
 8003590:	d1bb      	bne.n	800350a <lcd_event_process+0x176>
					if (eventbuffer[3] == 1) 		// sound on
 8003592:	78e3      	ldrb	r3, [r4, #3]
 8003594:	4a1f      	ldr	r2, [pc, #124]	; (8003614 <lcd_event_process+0x280>)
 8003596:	f1a3 0301 	sub.w	r3, r3, #1
					printf("LEDS touch\n");
 800359a:	481f      	ldr	r0, [pc, #124]	; (8003618 <lcd_event_process+0x284>)
					if (eventbuffer[3] == 1) 		// sound on
 800359c:	fab3 f383 	clz	r3, r3
 80035a0:	095b      	lsrs	r3, r3, #5
 80035a2:	8013      	strh	r3, [r2, #0]
					printf("LEDS touch\n");
 80035a4:	f023 f8f2 	bl	802678c <puts>
			return (0);
 80035a8:	2000      	movs	r0, #0
 80035aa:	e724      	b.n	80033f6 <lcd_event_process+0x62>
		printf("setlcdbin: Cmd failed\n\r");  // never happens always 0
 80035ac:	481b      	ldr	r0, [pc, #108]	; (800361c <lcd_event_process+0x288>)
 80035ae:	f023 f851 	bl	8026654 <iprintf>
 80035b2:	e78c      	b.n	80034ce <lcd_event_process+0x13a>
					printf("Ser Buffer overflow\n");
 80035b4:	481a      	ldr	r0, [pc, #104]	; (8003620 <lcd_event_process+0x28c>)
 80035b6:	f023 f8e9 	bl	802678c <puts>
				return (-1);		// some kindof error
 80035ba:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 80035be:	e71a      	b.n	80033f6 <lcd_event_process+0x62>
					printf("Variable name too long\n");
 80035c0:	4818      	ldr	r0, [pc, #96]	; (8003624 <lcd_event_process+0x290>)
 80035c2:	f023 f8e3 	bl	802678c <puts>
				return (-1);		// some kindof error
 80035c6:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 80035ca:	e714      	b.n	80033f6 <lcd_event_process+0x62>
 80035cc:	200019f0 	.word	0x200019f0
 80035d0:	20001b3c 	.word	0x20001b3c
 80035d4:	0802c100 	.word	0x0802c100
 80035d8:	0802c134 	.word	0x0802c134
 80035dc:	0802bee0 	.word	0x0802bee0
 80035e0:	0802c058 	.word	0x0802c058
 80035e4:	20000018 	.word	0x20000018
 80035e8:	2000000c 	.word	0x2000000c
 80035ec:	0802bc28 	.word	0x0802bc28
 80035f0:	0802bbf0 	.word	0x0802bbf0
 80035f4:	0802c0d0 	.word	0x0802c0d0
 80035f8:	0802c078 	.word	0x0802c078
 80035fc:	20001b50 	.word	0x20001b50
 8003600:	0802c018 	.word	0x0802c018
 8003604:	20000014 	.word	0x20000014
 8003608:	0802c030 	.word	0x0802c030
 800360c:	0802c000 	.word	0x0802c000
 8003610:	0802bfe8 	.word	0x0802bfe8
 8003614:	200002ac 	.word	0x200002ac
 8003618:	0802c0c4 	.word	0x0802c0c4
 800361c:	0802bbf8 	.word	0x0802bbf8
 8003620:	0802bf30 	.word	0x0802bf30
 8003624:	0802bf18 	.word	0x0802bf18
					printf("Invalid escape char\n");
 8003628:	4849      	ldr	r0, [pc, #292]	; (8003750 <lcd_event_process+0x3bc>)
 800362a:	f023 f8af 	bl	802678c <puts>
				return (-1);		// some kindof error
 800362e:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8003632:	e6e0      	b.n	80033f6 <lcd_event_process+0x62>
					printf("Invalid number of parameters\n");
 8003634:	4847      	ldr	r0, [pc, #284]	; (8003754 <lcd_event_process+0x3c0>)
 8003636:	f023 f8a9 	bl	802678c <puts>
				return (-1);		// some kindof error
 800363a:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 800363e:	e6da      	b.n	80033f6 <lcd_event_process+0x62>
					printf("Attribute assignment failed\n");
 8003640:	4845      	ldr	r0, [pc, #276]	; (8003758 <lcd_event_process+0x3c4>)
 8003642:	f023 f8a3 	bl	802678c <puts>
				return (-1);		// some kindof error
 8003646:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 800364a:	e6d4      	b.n	80033f6 <lcd_event_process+0x62>
					printf("Invalid variable\n");		// so we might be on the wrong LCD page?
 800364c:	4843      	ldr	r0, [pc, #268]	; (800375c <lcd_event_process+0x3c8>)
 800364e:	f023 f89d 	bl	802678c <puts>
					getlcdpage();				// no point in waiting for result to come in the rx queue
 8003652:	f7ff fe4d 	bl	80032f0 <getlcdpage>
				return (-1);		// some kindof error
 8003656:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 800365a:	e6cc      	b.n	80033f6 <lcd_event_process+0x62>
					printf("Invalid waveform ID\n");
 800365c:	4840      	ldr	r0, [pc, #256]	; (8003760 <lcd_event_process+0x3cc>)
 800365e:	f023 f895 	bl	802678c <puts>
					getlcdpage();				// no point in waiting for result to come in the rx queue
 8003662:	f7ff fe45 	bl	80032f0 <getlcdpage>
				return (-1);		// some kindof error
 8003666:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 800366a:	e6c4      	b.n	80033f6 <lcd_event_process+0x62>
					if (http_downloading == NXT_LOADING) {	// return code 0x05 is good - block rcv'd
 800366c:	4b3d      	ldr	r3, [pc, #244]	; (8003764 <lcd_event_process+0x3d0>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	2b03      	cmp	r3, #3
 8003672:	d121      	bne.n	80036b8 <lcd_event_process+0x324>
						nxt_blocksacked++;
 8003674:	4a3c      	ldr	r2, [pc, #240]	; (8003768 <lcd_event_process+0x3d4>)
					return (0);
 8003676:	2000      	movs	r0, #0
						nxt_blocksacked++;
 8003678:	6813      	ldr	r3, [r2, #0]
 800367a:	3301      	adds	r3, #1
 800367c:	6013      	str	r3, [r2, #0]
 800367e:	e6ba      	b.n	80033f6 <lcd_event_process+0x62>
					printf("Invalid Component ID\n");
 8003680:	483a      	ldr	r0, [pc, #232]	; (800376c <lcd_event_process+0x3d8>)
 8003682:	f023 f883 	bl	802678c <puts>
					return (0);
 8003686:	2000      	movs	r0, #0
 8003688:	e6b5      	b.n	80033f6 <lcd_event_process+0x62>
					printf("Successful execution\n");
 800368a:	4839      	ldr	r0, [pc, #228]	; (8003770 <lcd_event_process+0x3dc>)
 800368c:	f023 f87e 	bl	802678c <puts>
					return (0);
 8003690:	2000      	movs	r0, #0
 8003692:	e6b0      	b.n	80033f6 <lcd_event_process+0x62>
					printf("Invalid command\n");
 8003694:	4837      	ldr	r0, [pc, #220]	; (8003774 <lcd_event_process+0x3e0>)
 8003696:	f023 f879 	bl	802678c <puts>
				return (-1);		// some kindof error
 800369a:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 800369e:	e6aa      	b.n	80033f6 <lcd_event_process+0x62>
		return (0xffffffff);
 80036a0:	f04f 31ff 	mov.w	r1, #4294967295
 80036a4:	e752      	b.n	800354c <lcd_event_process+0x1b8>
					lcd_currentpage = lcd_pagechange(eventbuffer[1]);
 80036a6:	7860      	ldrb	r0, [r4, #1]
 80036a8:	f7ff fcc6 	bl	8003038 <lcd_pagechange>
 80036ac:	4603      	mov	r3, r0
 80036ae:	4a32      	ldr	r2, [pc, #200]	; (8003778 <lcd_event_process+0x3e4>)
			return (0);
 80036b0:	2000      	movs	r0, #0
					lcd_currentpage = lcd_pagechange(eventbuffer[1]);
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	7013      	strb	r3, [r2, #0]
 80036b6:	e69e      	b.n	80033f6 <lcd_event_process+0x62>
						printf("NXT Error 0x05\n");
 80036b8:	4830      	ldr	r0, [pc, #192]	; (800377c <lcd_event_process+0x3e8>)
 80036ba:	f023 f867 	bl	802678c <puts>
					return (0);
 80036be:	2000      	movs	r0, #0
 80036c0:	e699      	b.n	80033f6 <lcd_event_process+0x62>
					if (eventbuffer[3] == 1) 		// sound on
 80036c2:	78e3      	ldrb	r3, [r4, #3]
 80036c4:	4a2e      	ldr	r2, [pc, #184]	; (8003780 <lcd_event_process+0x3ec>)
 80036c6:	f1a3 0301 	sub.w	r3, r3, #1
					printf("Sound touch\n");
 80036ca:	482e      	ldr	r0, [pc, #184]	; (8003784 <lcd_event_process+0x3f0>)
					if (eventbuffer[3] == 1) 		// sound on
 80036cc:	fab3 f383 	clz	r3, r3
 80036d0:	095b      	lsrs	r3, r3, #5
 80036d2:	8013      	strh	r3, [r2, #0]
					printf("Sound touch\n");
 80036d4:	f023 f85a 	bl	802678c <puts>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 3)) {		// p4 LED radio button
 80036d8:	7863      	ldrb	r3, [r4, #1]
 80036da:	2b04      	cmp	r3, #4
 80036dc:	f47f af15 	bne.w	800350a <lcd_event_process+0x176>
 80036e0:	78a3      	ldrb	r3, [r4, #2]
 80036e2:	e754      	b.n	800358e <lcd_event_process+0x1fa>
					lcdbright = eventbuffer[3];
 80036e4:	4b28      	ldr	r3, [pc, #160]	; (8003788 <lcd_event_process+0x3f4>)
 80036e6:	78e2      	ldrb	r2, [r4, #3]
 80036e8:	601a      	str	r2, [r3, #0]
					if (lcdbright < 14)
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	2a0d      	cmp	r2, #13
 80036ee:	dc01      	bgt.n	80036f4 <lcd_event_process+0x360>
						lcdbright = 14;		// prevent black
 80036f0:	220e      	movs	r2, #14
 80036f2:	601a      	str	r2, [r3, #0]
					setlcddim(lcdbright);
 80036f4:	681b      	ldr	r3, [r3, #0]
	dimtimer = DIMTIME;
 80036f6:	f64e 2160 	movw	r1, #60000	; 0xea60
 80036fa:	4a24      	ldr	r2, [pc, #144]	; (800378c <lcd_event_process+0x3f8>)
	sprintf(buffer, "%s=%lu", id, value);
 80036fc:	a804      	add	r0, sp, #16
 80036fe:	2b63      	cmp	r3, #99	; 0x63
	dimtimer = DIMTIME;
 8003700:	6011      	str	r1, [r2, #0]
	sprintf(buffer, "%s=%lu", id, value);
 8003702:	bf28      	it	cs
 8003704:	2363      	movcs	r3, #99	; 0x63
 8003706:	4a22      	ldr	r2, [pc, #136]	; (8003790 <lcd_event_process+0x3fc>)
 8003708:	4922      	ldr	r1, [pc, #136]	; (8003794 <lcd_event_process+0x400>)
 800370a:	f023 f98d 	bl	8026a28 <siprintf>
	result = writelcdcmd(buffer);
 800370e:	a804      	add	r0, sp, #16
 8003710:	f7fe fdca 	bl	80022a8 <writelcdcmd>
 8003714:	9002      	str	r0, [sp, #8]
	if (result == -1) {		// wait for response
 8003716:	9b02      	ldr	r3, [sp, #8]
 8003718:	3301      	adds	r3, #1
 800371a:	d014      	beq.n	8003746 <lcd_event_process+0x3b2>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 8)) {		// p4 reset button
 800371c:	7863      	ldrb	r3, [r4, #1]
	return (result);
 800371e:	9a02      	ldr	r2, [sp, #8]
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 8)) {		// p4 reset button
 8003720:	2b04      	cmp	r3, #4
 8003722:	f47f aef2 	bne.w	800350a <lcd_event_process+0x176>
 8003726:	78a3      	ldrb	r3, [r4, #2]
 8003728:	e72b      	b.n	8003582 <lcd_event_process+0x1ee>
					printf("Reboot touch\n");
 800372a:	481b      	ldr	r0, [pc, #108]	; (8003798 <lcd_event_process+0x404>)
 800372c:	f023 f82e 	bl	802678c <puts>
					osDelay(100);
 8003730:	2064      	movs	r0, #100	; 0x64
 8003732:	f012 ff0f 	bl	8016554 <osDelay>
					rebootme();
 8003736:	f000 fa95 	bl	8003c64 <rebootme>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 2)) {		// p4 sound radio button
 800373a:	7863      	ldrb	r3, [r4, #1]
 800373c:	2b04      	cmp	r3, #4
 800373e:	f47f aee4 	bne.w	800350a <lcd_event_process+0x176>
 8003742:	78a3      	ldrb	r3, [r4, #2]
 8003744:	e720      	b.n	8003588 <lcd_event_process+0x1f4>
		printf("setlcdbin: Cmd failed\n\r");  // never happens always 0
 8003746:	4815      	ldr	r0, [pc, #84]	; (800379c <lcd_event_process+0x408>)
 8003748:	f022 ff84 	bl	8026654 <iprintf>
 800374c:	e7e6      	b.n	800371c <lcd_event_process+0x388>
 800374e:	bf00      	nop
 8003750:	0802bf64 	.word	0x0802bf64
 8003754:	0802bf44 	.word	0x0802bf44
 8003758:	0802bf78 	.word	0x0802bf78
 800375c:	0802bf04 	.word	0x0802bf04
 8003760:	0802bf94 	.word	0x0802bf94
 8003764:	200018dc 	.word	0x200018dc
 8003768:	20003124 	.word	0x20003124
 800376c:	0802bfc0 	.word	0x0802bfc0
 8003770:	0802bfa8 	.word	0x0802bfa8
 8003774:	0802bef4 	.word	0x0802bef4
 8003778:	20001a88 	.word	0x20001a88
 800377c:	0802bfd8 	.word	0x0802bfd8
 8003780:	200002b2 	.word	0x200002b2
 8003784:	0802c0b8 	.word	0x0802c0b8
 8003788:	20000018 	.word	0x20000018
 800378c:	2000000c 	.word	0x2000000c
 8003790:	0802bc28 	.word	0x0802bc28
 8003794:	0802bbf0 	.word	0x0802bbf0
 8003798:	0802c0a8 	.word	0x0802c0a8
 800379c:	0802bbf8 	.word	0x0802bbf8

080037a0 <lcd_getid>:
int lcd_getid(void) {
 80037a0:	b510      	push	{r4, lr}
	lcd_txblocked = 0;
 80037a2:	2300      	movs	r3, #0
 80037a4:	4c11      	ldr	r4, [pc, #68]	; (80037ec <lcd_getid+0x4c>)
int lcd_getid(void) {
 80037a6:	b098      	sub	sp, #96	; 0x60
	lcd_txblocked = 0;
 80037a8:	6023      	str	r3, [r4, #0]
	lcd_clearrxbuf();
 80037aa:	f7fe fe55 	bl	8002458 <lcd_clearrxbuf>
	strcpy(pkt, str);
 80037ae:	4b10      	ldr	r3, [pc, #64]	; (80037f0 <lcd_getid+0x50>)
	lcdstatus = 0xff;
 80037b0:	20ff      	movs	r0, #255	; 0xff
 80037b2:	4910      	ldr	r1, [pc, #64]	; (80037f4 <lcd_getid+0x54>)
	strcat(pkt, "\xff\xff\xff");
 80037b4:	4a10      	ldr	r2, [pc, #64]	; (80037f8 <lcd_getid+0x58>)
	lcdstatus = 0xff;
 80037b6:	7008      	strb	r0, [r1, #0]
	strcpy(pkt, str);
 80037b8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80037bc:	9000      	str	r0, [sp, #0]
 80037be:	0c0b      	lsrs	r3, r1, #16
	strcat(pkt, "\xff\xff\xff");
 80037c0:	6810      	ldr	r0, [r2, #0]
	strcpy(pkt, str);
 80037c2:	f8ad 1004 	strh.w	r1, [sp, #4]
	strcat(pkt, "\xff\xff\xff");
 80037c6:	f8cd 0007 	str.w	r0, [sp, #7]
	return (lcd_puts(pkt));
 80037ca:	4668      	mov	r0, sp
	strcpy(pkt, str);
 80037cc:	f88d 3006 	strb.w	r3, [sp, #6]
	return (lcd_puts(pkt));
 80037d0:	f7fe fcd2 	bl	8002178 <lcd_puts>
	if (result == -1) {		// send err
 80037d4:	3001      	adds	r0, #1
 80037d6:	d005      	beq.n	80037e4 <lcd_getid+0x44>
	result = lcd_getlack();		// wait for a response
 80037d8:	f7ff fd5e 	bl	8003298 <lcd_getlack>
	lcd_txblocked = 0;		// allow others sending to the LCD
 80037dc:	2300      	movs	r3, #0
 80037de:	6023      	str	r3, [r4, #0]
}
 80037e0:	b018      	add	sp, #96	; 0x60
 80037e2:	bd10      	pop	{r4, pc}
		printf("getid: Cmd failed\n\r");
 80037e4:	4805      	ldr	r0, [pc, #20]	; (80037fc <lcd_getid+0x5c>)
 80037e6:	f022 ff35 	bl	8026654 <iprintf>
 80037ea:	e7f5      	b.n	80037d8 <lcd_getid+0x38>
 80037ec:	20001a90 	.word	0x20001a90
 80037f0:	0802c13c 	.word	0x0802c13c
 80037f4:	20001b3c 	.word	0x20001b3c
 80037f8:	0802bafc 	.word	0x0802bafc
 80037fc:	0802c144 	.word	0x0802c144

08003800 <lcd_putsys0>:
void lcd_putsys0(uint32_t value) {
 8003800:	b530      	push	{r4, r5, lr}
	lcd_txblocked = 1;
 8003802:	2301      	movs	r3, #1
void lcd_putsys0(uint32_t value) {
 8003804:	b087      	sub	sp, #28
	lcd_txblocked = 1;
 8003806:	4c0b      	ldr	r4, [pc, #44]	; (8003834 <lcd_putsys0+0x34>)
	lcd_txblocked = 0;
 8003808:	2500      	movs	r5, #0
void lcd_putsys0(uint32_t value) {
 800380a:	9001      	str	r0, [sp, #4]
	lcd_txblocked = 1;
 800380c:	6023      	str	r3, [r4, #0]
	lcd_clearrxbuf();
 800380e:	f7fe fe23 	bl	8002458 <lcd_clearrxbuf>
	lcdstatus = 0xff;
 8003812:	4b09      	ldr	r3, [pc, #36]	; (8003838 <lcd_putsys0+0x38>)
 8003814:	21ff      	movs	r1, #255	; 0xff
	sprintf(cmd, "sys0=0x%08x", value);
 8003816:	9a01      	ldr	r2, [sp, #4]
 8003818:	a802      	add	r0, sp, #8
	lcdstatus = 0xff;
 800381a:	7019      	strb	r1, [r3, #0]
	sprintf(cmd, "sys0=0x%08x", value);
 800381c:	4907      	ldr	r1, [pc, #28]	; (800383c <lcd_putsys0+0x3c>)
 800381e:	f023 f903 	bl	8026a28 <siprintf>
	writelcdcmd(cmd);
 8003822:	a802      	add	r0, sp, #8
	lcd_txblocked = 0;
 8003824:	6025      	str	r5, [r4, #0]
	writelcdcmd(cmd);
 8003826:	f7fe fd3f 	bl	80022a8 <writelcdcmd>
	result = lcd_getlack();		// wait for a response (none expected)
 800382a:	f7ff fd35 	bl	8003298 <lcd_getlack>
	lcd_txblocked = 0;		// allow others sending to the LCD
 800382e:	6025      	str	r5, [r4, #0]
}
 8003830:	b007      	add	sp, #28
 8003832:	bd30      	pop	{r4, r5, pc}
 8003834:	20001a90 	.word	0x20001a90
 8003838:	20001b3c 	.word	0x20001b3c
 800383c:	0802c17c 	.word	0x0802c17c

08003840 <lcd_startdl>:
void lcd_startdl(int filesize) {
 8003840:	b530      	push	{r4, r5, lr}
	lcd_txblocked = 1;
 8003842:	4c0c      	ldr	r4, [pc, #48]	; (8003874 <lcd_startdl+0x34>)
void lcd_startdl(int filesize) {
 8003844:	b08b      	sub	sp, #44	; 0x2c
	lcd_txblocked = 1;
 8003846:	2501      	movs	r5, #1
void lcd_startdl(int filesize) {
 8003848:	9001      	str	r0, [sp, #4]
	lcd_txblocked = 1;
 800384a:	6025      	str	r5, [r4, #0]
	lcd_clearrxbuf();
 800384c:	f7fe fe04 	bl	8002458 <lcd_clearrxbuf>
	lcdstatus = 0xff;
 8003850:	4b09      	ldr	r3, [pc, #36]	; (8003878 <lcd_startdl+0x38>)
 8003852:	21ff      	movs	r1, #255	; 0xff
	sprintf(cmd, "whmi-wri %i,230400,0", filesize);
 8003854:	9a01      	ldr	r2, [sp, #4]
 8003856:	a802      	add	r0, sp, #8
	lcdstatus = 0xff;
 8003858:	7019      	strb	r1, [r3, #0]
	sprintf(cmd, "whmi-wri %i,230400,0", filesize);
 800385a:	4908      	ldr	r1, [pc, #32]	; (800387c <lcd_startdl+0x3c>)
 800385c:	f023 f8e4 	bl	8026a28 <siprintf>
	lcd_txblocked = 0;
 8003860:	2300      	movs	r3, #0
	writelcdcmd(cmd);
 8003862:	a802      	add	r0, sp, #8
	lcd_txblocked = 0;
 8003864:	6023      	str	r3, [r4, #0]
	writelcdcmd(cmd);
 8003866:	f7fe fd1f 	bl	80022a8 <writelcdcmd>
	result = lcd_getlack();		// wait for a response
 800386a:	f7ff fd15 	bl	8003298 <lcd_getlack>
	lcd_txblocked = 1;		// keep LCD sending blocked
 800386e:	6025      	str	r5, [r4, #0]
}
 8003870:	b00b      	add	sp, #44	; 0x2c
 8003872:	bd30      	pop	{r4, r5, pc}
 8003874:	20001a90 	.word	0x20001a90
 8003878:	20001b3c 	.word	0x20001b3c
 800387c:	0802c188 	.word	0x0802c188

08003880 <lcd_starting>:


// display starting up items
lcd_starting() {
 8003880:	b530      	push	{r4, r5, lr}
 8003882:	b097      	sub	sp, #92	; 0x5c
	static int i = 0;
	char str[82] = { "empty" };

		strcpy(str, "xstr 5,44,470,32,3,BLACK,WHITE,0,1,1,\"Starting");
		switch (i & 3) {
 8003884:	4d2f      	ldr	r5, [pc, #188]	; (8003944 <lcd_starting+0xc4>)
	char str[82] = { "empty" };
 8003886:	224c      	movs	r2, #76	; 0x4c
 8003888:	2100      	movs	r1, #0
 800388a:	f10d 000a 	add.w	r0, sp, #10
		strcpy(str, "xstr 5,44,470,32,3,BLACK,WHITE,0,1,1,\"Starting");
 800388e:	4c2e      	ldr	r4, [pc, #184]	; (8003948 <lcd_starting+0xc8>)
	char str[82] = { "empty" };
 8003890:	f021 ff42 	bl	8025718 <memset>
		switch (i & 3) {
 8003894:	682b      	ldr	r3, [r5, #0]
		strcpy(str, "xstr 5,44,470,32,3,BLACK,WHITE,0,1,1,\"Starting");
 8003896:	f10d 0c04 	add.w	ip, sp, #4
		switch (i & 3) {
 800389a:	f003 0e03 	and.w	lr, r3, #3
		strcpy(str, "xstr 5,44,470,32,3,BLACK,WHITE,0,1,1,\"Starting");
 800389e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038a0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80038a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038a6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80038aa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
		switch (i & 3) {
 80038ae:	f1be 0f02 	cmp.w	lr, #2
		strcpy(str, "xstr 5,44,470,32,3,BLACK,WHITE,0,1,1,\"Starting");
 80038b2:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
 80038b6:	f82c 3b02 	strh.w	r3, [ip], #2
 80038ba:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80038be:	f88c 3000 	strb.w	r3, [ip]
		switch (i & 3) {
 80038c2:	d034      	beq.n	800392e <lcd_starting+0xae>
 80038c4:	f1be 0f03 	cmp.w	lr, #3
 80038c8:	d026      	beq.n	8003918 <lcd_starting+0x98>
 80038ca:	f1be 0f01 	cmp.w	lr, #1
 80038ce:	d01b      	beq.n	8003908 <lcd_starting+0x88>
		case 0:
			writelcdcmd(strcat(str, ".\""));
 80038d0:	4b1e      	ldr	r3, [pc, #120]	; (800394c <lcd_starting+0xcc>)
 80038d2:	a801      	add	r0, sp, #4
 80038d4:	881a      	ldrh	r2, [r3, #0]
 80038d6:	789b      	ldrb	r3, [r3, #2]
 80038d8:	f8ad 2032 	strh.w	r2, [sp, #50]	; 0x32
 80038dc:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 80038e0:	f7fe fce2 	bl	80022a8 <writelcdcmd>
			break;
		case 3:
			writelcdcmd(strcat(str, "....\""));
			break;
		}
		i++;
 80038e4:	682b      	ldr	r3, [r5, #0]
		osDelay(250);
 80038e6:	20fa      	movs	r0, #250	; 0xfa
		i++;
 80038e8:	3301      	adds	r3, #1
 80038ea:	602b      	str	r3, [r5, #0]
		osDelay(250);
 80038ec:	f012 fe32 	bl	8016554 <osDelay>

		if (!(netif_is_link_up(&gnetif))) {
 80038f0:	4b17      	ldr	r3, [pc, #92]	; (8003950 <lcd_starting+0xd0>)
 80038f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038f6:	075b      	lsls	r3, r3, #29
 80038f8:	d501      	bpl.n	80038fe <lcd_starting+0x7e>
	writelcdcmd("ref 0");		// refresh screen

	lcduart_error = HAL_UART_ERROR_NONE;
	writelcdcmd("page 0");
#endif
}
 80038fa:	b017      	add	sp, #92	; 0x5c
 80038fc:	bd30      	pop	{r4, r5, pc}
			writelcdcmd("xstr 5,88,470,48,2,BLACK,RED,0,1,1,\"NETWORK UNPLUGGED??\"");
 80038fe:	4815      	ldr	r0, [pc, #84]	; (8003954 <lcd_starting+0xd4>)
 8003900:	f7fe fcd2 	bl	80022a8 <writelcdcmd>
}
 8003904:	b017      	add	sp, #92	; 0x5c
 8003906:	bd30      	pop	{r4, r5, pc}
			writelcdcmd(strcat(str, "..\""));
 8003908:	4b13      	ldr	r3, [pc, #76]	; (8003958 <lcd_starting+0xd8>)
 800390a:	6818      	ldr	r0, [r3, #0]
 800390c:	f8cd 0032 	str.w	r0, [sp, #50]	; 0x32
 8003910:	a801      	add	r0, sp, #4
 8003912:	f7fe fcc9 	bl	80022a8 <writelcdcmd>
			break;
 8003916:	e7e5      	b.n	80038e4 <lcd_starting+0x64>
			writelcdcmd(strcat(str, "....\""));
 8003918:	4b10      	ldr	r3, [pc, #64]	; (800395c <lcd_starting+0xdc>)
 800391a:	6818      	ldr	r0, [r3, #0]
 800391c:	889b      	ldrh	r3, [r3, #4]
 800391e:	f8cd 0032 	str.w	r0, [sp, #50]	; 0x32
 8003922:	a801      	add	r0, sp, #4
 8003924:	f8ad 3036 	strh.w	r3, [sp, #54]	; 0x36
 8003928:	f7fe fcbe 	bl	80022a8 <writelcdcmd>
			break;
 800392c:	e7da      	b.n	80038e4 <lcd_starting+0x64>
			writelcdcmd(strcat(str, "...\""));
 800392e:	4b0c      	ldr	r3, [pc, #48]	; (8003960 <lcd_starting+0xe0>)
 8003930:	6818      	ldr	r0, [r3, #0]
 8003932:	791b      	ldrb	r3, [r3, #4]
 8003934:	f8cd 0032 	str.w	r0, [sp, #50]	; 0x32
 8003938:	a801      	add	r0, sp, #4
 800393a:	f88d 3036 	strb.w	r3, [sp, #54]	; 0x36
 800393e:	f7fe fcb3 	bl	80022a8 <writelcdcmd>
			break;
 8003942:	e7cf      	b.n	80038e4 <lcd_starting+0x64>
 8003944:	20001a70 	.word	0x20001a70
 8003948:	0802c1a0 	.word	0x0802c1a0
 800394c:	0802c1d0 	.word	0x0802c1d0
 8003950:	20003594 	.word	0x20003594
 8003954:	0802c1e8 	.word	0x0802c1e8
 8003958:	0802c1d4 	.word	0x0802c1d4
 800395c:	0802c1e0 	.word	0x0802c1e0
 8003960:	0802c1d8 	.word	0x0802c1d8

08003964 <init_nextion>:


init_nextion() {
	int i;
	char str[82] = { "empty" };
 8003964:	4b37      	ldr	r3, [pc, #220]	; (8003a44 <init_nextion+0xe0>)
 8003966:	224c      	movs	r2, #76	; 0x4c
init_nextion() {
 8003968:	b570      	push	{r4, r5, r6, lr}
	char str[82] = { "empty" };
 800396a:	e893 0003 	ldmia.w	r3, {r0, r1}
init_nextion() {
 800396e:	b0b0      	sub	sp, #192	; 0xc0

	lcduart_error = HAL_UART_ERROR_NONE;
 8003970:	2400      	movs	r4, #0
 8003972:	4e35      	ldr	r6, [pc, #212]	; (8003a48 <init_nextion+0xe4>)
	char str[82] = { "empty" };
 8003974:	9003      	str	r0, [sp, #12]
 8003976:	f10d 0012 	add.w	r0, sp, #18
 800397a:	f8ad 1010 	strh.w	r1, [sp, #16]
 800397e:	4621      	mov	r1, r4
 8003980:	f021 feca 	bl	8025718 <memset>

	lcd_init(230400);
 8003984:	f44f 3061 	mov.w	r0, #230400	; 0x38400
	osDelay(300);
	lcd_txblocked = 0;
 8003988:	4d30      	ldr	r5, [pc, #192]	; (8003a4c <init_nextion+0xe8>)
	lcduart_error = HAL_UART_ERROR_NONE;
 800398a:	6034      	str	r4, [r6, #0]
	lcd_init(230400);
 800398c:	f7ff fbac 	bl	80030e8 <lcd_init>
	osDelay(300);
 8003990:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003994:	f012 fdde 	bl	8016554 <osDelay>
	writelcdcmd("cls BLACK");
 8003998:	482d      	ldr	r0, [pc, #180]	; (8003a50 <init_nextion+0xec>)
	lcd_txblocked = 0;
 800399a:	602c      	str	r4, [r5, #0]
	writelcdcmd("cls BLACK");
 800399c:	f7fe fc84 	bl	80022a8 <writelcdcmd>
	osDelay(300);
 80039a0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80039a4:	f012 fdd6 	bl	8016554 <osDelay>
	sprintf(str, "xstr 5,10,470,32,3,BLACK,WHITE,0,1,1,\"Ver %d.%d Build:%d\"", MAJORVERSION, MINORVERSION,
 80039a8:	f242 7333 	movw	r3, #10035	; 0x2733
 80039ac:	4622      	mov	r2, r4
 80039ae:	4929      	ldr	r1, [pc, #164]	; (8003a54 <init_nextion+0xf0>)
 80039b0:	9300      	str	r3, [sp, #0]
 80039b2:	a803      	add	r0, sp, #12
 80039b4:	2313      	movs	r3, #19
 80039b6:	f023 f837 	bl	8026a28 <siprintf>
	BUILD);
	lcduart_error = HAL_UART_ERROR_NONE;
	writelcdcmd(str);
 80039ba:	a803      	add	r0, sp, #12
	lcduart_error = HAL_UART_ERROR_NONE;
 80039bc:	6034      	str	r4, [r6, #0]
	writelcdcmd(str);
 80039be:	f7fe fc73 	bl	80022a8 <writelcdcmd>
	lcduart_error = HAL_UART_ERROR_NONE;

	osDelay(500);
 80039c2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
	lcduart_error = HAL_UART_ERROR_NONE;
 80039c6:	6034      	str	r4, [r6, #0]
	osDelay(500);
 80039c8:	f012 fdc4 	bl	8016554 <osDelay>
	lcd_txblocked = 0;
 80039cc:	602c      	str	r4, [r5, #0]
	lcd_clearrxbuf();
 80039ce:	f7fe fd43 	bl	8002458 <lcd_clearrxbuf>
	lcdstatus = 0xff;
 80039d2:	4c21      	ldr	r4, [pc, #132]	; (8003a58 <init_nextion+0xf4>)
	strcpy(pkt, str);
 80039d4:	4b21      	ldr	r3, [pc, #132]	; (8003a5c <init_nextion+0xf8>)
	lcdstatus = 0xff;
 80039d6:	21ff      	movs	r1, #255	; 0xff
	strcat(pkt, "\xff\xff\xff");
 80039d8:	4a21      	ldr	r2, [pc, #132]	; (8003a60 <init_nextion+0xfc>)
	lcdstatus = 0xff;
 80039da:	7021      	strb	r1, [r4, #0]
	strcpy(pkt, str);
 80039dc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80039e0:	9018      	str	r0, [sp, #96]	; 0x60
 80039e2:	0c0b      	lsrs	r3, r1, #16
	strcat(pkt, "\xff\xff\xff");
 80039e4:	6810      	ldr	r0, [r2, #0]
	strcpy(pkt, str);
 80039e6:	f8ad 1064 	strh.w	r1, [sp, #100]	; 0x64
	strcat(pkt, "\xff\xff\xff");
 80039ea:	f8cd 0067 	str.w	r0, [sp, #103]	; 0x67
	return (lcd_puts(pkt));
 80039ee:	a818      	add	r0, sp, #96	; 0x60
	strcpy(pkt, str);
 80039f0:	f88d 3066 	strb.w	r3, [sp, #102]	; 0x66
	return (lcd_puts(pkt));
 80039f4:	f7fe fbc0 	bl	8002178 <lcd_puts>
	if (result == -1) {		// send err
 80039f8:	3001      	adds	r0, #1
 80039fa:	d01a      	beq.n	8003a32 <init_nextion+0xce>
	lcd_txblocked = 0;		// allow others sending to the LCD
 80039fc:	2600      	movs	r6, #0
	result = lcd_getlack();		// wait for a response
 80039fe:	f7ff fc4b 	bl	8003298 <lcd_getlack>
	lcd_txblocked = 0;		// allow others sending to the LCD
 8003a02:	602e      	str	r6, [r5, #0]
	lcd_getid();		// in the background
	processnex();
 8003a04:	f7ff fba2 	bl	800314c <processnex>

	osDelay(100);
 8003a08:	2064      	movs	r0, #100	; 0x64
 8003a0a:	f012 fda3 	bl	8016554 <osDelay>
	lcd_txblocked = 0;
 8003a0e:	602e      	str	r6, [r5, #0]
	lcd_clearrxbuf();
 8003a10:	f7fe fd22 	bl	8002458 <lcd_clearrxbuf>
	lcdstatus = 0xff;
 8003a14:	23ff      	movs	r3, #255	; 0xff
	result = writelcdcmd("get sys0");
 8003a16:	4813      	ldr	r0, [pc, #76]	; (8003a64 <init_nextion+0x100>)
	lcdstatus = 0xff;
 8003a18:	7023      	strb	r3, [r4, #0]
	result = writelcdcmd("get sys0");
 8003a1a:	f7fe fc45 	bl	80022a8 <writelcdcmd>
	if (result == -1) {		// send err
 8003a1e:	3001      	adds	r0, #1
 8003a20:	d00b      	beq.n	8003a3a <init_nextion+0xd6>
	result = lcd_getlack();		// wait for a response
 8003a22:	f7ff fc39 	bl	8003298 <lcd_getlack>
	lcd_txblocked = 0;		// allow others sending to the LCD
 8003a26:	2300      	movs	r3, #0
 8003a28:	602b      	str	r3, [r5, #0]
	lcd_getsys0();
	processnex();
 8003a2a:	f7ff fb8f 	bl	800314c <processnex>

}
 8003a2e:	b030      	add	sp, #192	; 0xc0
 8003a30:	bd70      	pop	{r4, r5, r6, pc}
		printf("getid: Cmd failed\n\r");
 8003a32:	480d      	ldr	r0, [pc, #52]	; (8003a68 <init_nextion+0x104>)
 8003a34:	f022 fe0e 	bl	8026654 <iprintf>
 8003a38:	e7e0      	b.n	80039fc <init_nextion+0x98>
		printf("getsys0: Cmd failed\n\r");
 8003a3a:	480c      	ldr	r0, [pc, #48]	; (8003a6c <init_nextion+0x108>)
 8003a3c:	f022 fe0a 	bl	8026654 <iprintf>
 8003a40:	e7ef      	b.n	8003a22 <init_nextion+0xbe>
 8003a42:	bf00      	nop
 8003a44:	0802a6c8 	.word	0x0802a6c8
 8003a48:	20001b40 	.word	0x20001b40
 8003a4c:	20001a90 	.word	0x20001a90
 8003a50:	0802c224 	.word	0x0802c224
 8003a54:	0802c230 	.word	0x0802c230
 8003a58:	20001b3c 	.word	0x20001b3c
 8003a5c:	0802c13c 	.word	0x0802c13c
 8003a60:	0802bafc 	.word	0x0802bafc
 8003a64:	0802c158 	.word	0x0802c158
 8003a68:	0802c144 	.word	0x0802c144
 8003a6c:	0802c164 	.word	0x0802c164

08003a70 <MX_NVIC_Init>:

/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void) {
 8003a70:	b508      	push	{r3, lr}
	/* USART2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART2_IRQn, 7, 0);
 8003a72:	2200      	movs	r2, #0
 8003a74:	2107      	movs	r1, #7
 8003a76:	2026      	movs	r0, #38	; 0x26
 8003a78:	f006 f85c 	bl	8009b34 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003a7c:	2026      	movs	r0, #38	; 0x26
 8003a7e:	f006 f8a3 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
	/* USART6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART6_IRQn, 6, 0);
 8003a82:	2200      	movs	r2, #0
 8003a84:	2106      	movs	r1, #6
 8003a86:	2047      	movs	r0, #71	; 0x47
 8003a88:	f006 f854 	bl	8009b34 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003a8c:	2047      	movs	r0, #71	; 0x47
 8003a8e:	f006 f89b 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
	/* ADC_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(ADC_IRQn, 6, 0);
 8003a92:	2200      	movs	r2, #0
 8003a94:	2106      	movs	r1, #6
 8003a96:	2012      	movs	r0, #18
 8003a98:	f006 f84c 	bl	8009b34 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003a9c:	2012      	movs	r0, #18
 8003a9e:	f006 f893 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
	/* EXTI15_10_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	2106      	movs	r1, #6
 8003aa6:	2028      	movs	r0, #40	; 0x28
 8003aa8:	f006 f844 	bl	8009b34 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003aac:	2028      	movs	r0, #40	; 0x28
 8003aae:	f006 f88b 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
	/* TIM8_TRG_COM_TIM14_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 1, 0);
 8003ab2:	202d      	movs	r0, #45	; 0x2d
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	2101      	movs	r1, #1
 8003ab8:	f006 f83c 	bl	8009b34 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8003abc:	202d      	movs	r0, #45	; 0x2d
}
 8003abe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8003ac2:	f006 b881 	b.w	8009bc8 <HAL_NVIC_EnableIRQ>
 8003ac6:	bf00      	nop

08003ac8 <netif_status_callbk_fn>:
	}
}

void netif_status_callbk_fn(struct netif *netif) {

	printf("netif_status changed\n");
 8003ac8:	4801      	ldr	r0, [pc, #4]	; (8003ad0 <netif_status_callbk_fn+0x8>)
 8003aca:	f022 be5f 	b.w	802678c <puts>
 8003ace:	bf00      	nop
 8003ad0:	0802c280 	.word	0x0802c280

08003ad4 <Callback01>:
}

/* Callback01 function */
void Callback01(void const *argument) {
	/* USER CODE BEGIN Callback01 */
	printf("Callback01\n");
 8003ad4:	4801      	ldr	r0, [pc, #4]	; (8003adc <Callback01+0x8>)
 8003ad6:	f022 be59 	b.w	802678c <puts>
 8003ada:	bf00      	nop
 8003adc:	0802c298 	.word	0x0802c298

08003ae0 <_write>:
	if (file == 1) {
 8003ae0:	2801      	cmp	r0, #1
int _write(int file, char *ptr, int len) {
 8003ae2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ae4:	460c      	mov	r4, r1
 8003ae6:	4617      	mov	r7, r2
	if (file == 1) {
 8003ae8:	d00e      	beq.n	8003b08 <_write+0x28>
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8003aea:	2a00      	cmp	r2, #0
 8003aec:	dd0a      	ble.n	8003b04 <_write+0x24>
 8003aee:	188e      	adds	r6, r1, r2
			HAL_UART_Transmit(&huart5, (uint8_t*) *ptr++, 1, 10);
 8003af0:	4d0b      	ldr	r5, [pc, #44]	; (8003b20 <_write+0x40>)
 8003af2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003af6:	230a      	movs	r3, #10
 8003af8:	2201      	movs	r2, #1
 8003afa:	4628      	mov	r0, r5
 8003afc:	f010 fa36 	bl	8013f6c <HAL_UART_Transmit>
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8003b00:	42a6      	cmp	r6, r4
 8003b02:	d1f6      	bne.n	8003af2 <_write+0x12>
}
 8003b04:	4638      	mov	r0, r7
 8003b06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8003b08:	2a00      	cmp	r2, #0
 8003b0a:	ddfb      	ble.n	8003b04 <_write+0x24>
 8003b0c:	188d      	adds	r5, r1, r2
			__io_putchar(*ptr++);
 8003b0e:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003b12:	f001 fe69 	bl	80057e8 <__io_putchar>
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8003b16:	42ac      	cmp	r4, r5
 8003b18:	d1f9      	bne.n	8003b0e <_write+0x2e>
}
 8003b1a:	4638      	mov	r0, r7
 8003b1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	20002bc0 	.word	0x20002bc0

08003b24 <crc_rom>:
	if ((unsigned long) MX_NVIC_Init < 0x8100000) {
 8003b24:	4b10      	ldr	r3, [pc, #64]	; (8003b68 <crc_rom+0x44>)
	length = (uint32_t) &__fini_array_end - (uint32_t) base + ((uint32_t) &_edata - (uint32_t) &_sdata);
 8003b26:	4811      	ldr	r0, [pc, #68]	; (8003b6c <crc_rom+0x48>)
	if ((unsigned long) MX_NVIC_Init < 0x8100000) {
 8003b28:	f1b3 6f01 	cmp.w	r3, #135266304	; 0x8100000
	length = (uint32_t) &__fini_array_end - (uint32_t) base + ((uint32_t) &_edata - (uint32_t) &_sdata);
 8003b2c:	4b10      	ldr	r3, [pc, #64]	; (8003b70 <crc_rom+0x4c>)
 8003b2e:	4a11      	ldr	r2, [pc, #68]	; (8003b74 <crc_rom+0x50>)
 8003b30:	4403      	add	r3, r0
	if ((unsigned long) MX_NVIC_Init < 0x8100000) {
 8003b32:	bf2c      	ite	cs
 8003b34:	f04f 6101 	movcs.w	r1, #135266304	; 0x8100000
 8003b38:	f04f 6100 	movcc.w	r1, #134217728	; 0x8000000
	length = (uint32_t) &__fini_array_end - (uint32_t) base + ((uint32_t) &_edata - (uint32_t) &_sdata);
 8003b3c:	1a9b      	subs	r3, r3, r2
	romcrc = xcrc32(base, length, xinit);
 8003b3e:	f04f 32ff 	mov.w	r2, #4294967295
crc_rom() {
 8003b42:	b510      	push	{r4, lr}
	length = (uint32_t) &__fini_array_end - (uint32_t) base + ((uint32_t) &_edata - (uint32_t) &_sdata);
 8003b44:	1a5b      	subs	r3, r3, r1
		base = 0x8000000;
 8003b46:	460c      	mov	r4, r1
crc_rom() {
 8003b48:	b082      	sub	sp, #8
	romcrc = xcrc32(base, length, xinit);
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	4620      	mov	r0, r4
 8003b4e:	9301      	str	r3, [sp, #4]
 8003b50:	f7fd f84a 	bl	8000be8 <xcrc32>
	printf("         CRC=0x%08x, base=0x%08x, len=%d\n", romcrc, base, length);
 8003b54:	9b01      	ldr	r3, [sp, #4]
	romcrc = xcrc32(base, length, xinit);
 8003b56:	4601      	mov	r1, r0
	printf("         CRC=0x%08x, base=0x%08x, len=%d\n", romcrc, base, length);
 8003b58:	4622      	mov	r2, r4
 8003b5a:	4807      	ldr	r0, [pc, #28]	; (8003b78 <crc_rom+0x54>)
}
 8003b5c:	b002      	add	sp, #8
 8003b5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	printf("         CRC=0x%08x, base=0x%08x, len=%d\n", romcrc, base, length);
 8003b62:	f022 bd77 	b.w	8026654 <iprintf>
 8003b66:	bf00      	nop
 8003b68:	08003a71 	.word	0x08003a71
 8003b6c:	200006f4 	.word	0x200006f4
 8003b70:	08047d34 	.word	0x08047d34
 8003b74:	20000000 	.word	0x20000000
 8003b78:	0802c2a4 	.word	0x0802c2a4

08003b7c <err_leds>:
err_leds(int why) {
 8003b7c:	b500      	push	{lr}
			HAL_GPIO_TogglePin(GPIOD, LED_D5_Pin);
 8003b7e:	4e37      	ldr	r6, [pc, #220]	; (8003c5c <err_leds+0xe0>)
err_leds(int why) {
 8003b80:	b083      	sub	sp, #12
		for (i = 0; i < 3500000; i++)
 8003b82:	4d37      	ldr	r5, [pc, #220]	; (8003c60 <err_leds+0xe4>)
 8003b84:	1e44      	subs	r4, r0, #1
		switch (why) {
 8003b86:	2c07      	cmp	r4, #7
 8003b88:	d80f      	bhi.n	8003baa <err_leds+0x2e>
 8003b8a:	e8df f004 	tbb	[pc, r4]
 8003b8e:	5c51      	.short	0x5c51
 8003b90:	25303b46 	.word	0x25303b46
 8003b94:	041a      	.short	0x041a
			HAL_GPIO_TogglePin(GPIOD, LED_D5_Pin);
 8003b96:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003b9a:	4630      	mov	r0, r6
 8003b9c:	f009 f90e 	bl	800cdbc <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8003ba0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003ba4:	4630      	mov	r0, r6
 8003ba6:	f009 f909 	bl	800cdbc <HAL_GPIO_TogglePin>
		for (i = 0; i < 3500000; i++)
 8003baa:	2300      	movs	r3, #0
 8003bac:	9301      	str	r3, [sp, #4]
 8003bae:	9b01      	ldr	r3, [sp, #4]
 8003bb0:	42ab      	cmp	r3, r5
 8003bb2:	dae8      	bge.n	8003b86 <err_leds+0xa>
 8003bb4:	9b01      	ldr	r3, [sp, #4]
 8003bb6:	3301      	adds	r3, #1
 8003bb8:	9301      	str	r3, [sp, #4]
 8003bba:	9b01      	ldr	r3, [sp, #4]
 8003bbc:	42ab      	cmp	r3, r5
 8003bbe:	dbf9      	blt.n	8003bb4 <err_leds+0x38>
 8003bc0:	e7e1      	b.n	8003b86 <err_leds+0xa>
			HAL_GPIO_TogglePin(GPIOD, LED_D4_Pin);
 8003bc2:	4630      	mov	r0, r6
 8003bc4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003bc8:	f009 f8f8 	bl	800cdbc <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D5_Pin);
 8003bcc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003bd0:	4630      	mov	r0, r6
 8003bd2:	f009 f8f3 	bl	800cdbc <HAL_GPIO_TogglePin>
			break;
 8003bd6:	e7e8      	b.n	8003baa <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 8003bd8:	4630      	mov	r0, r6
 8003bda:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003bde:	f009 f8ed 	bl	800cdbc <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D4_Pin);
 8003be2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003be6:	4630      	mov	r0, r6
 8003be8:	f009 f8e8 	bl	800cdbc <HAL_GPIO_TogglePin>
			break;
 8003bec:	e7dd      	b.n	8003baa <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 8003bee:	4630      	mov	r0, r6
 8003bf0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003bf4:	f009 f8e2 	bl	800cdbc <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D4_Pin);
 8003bf8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003bfc:	4630      	mov	r0, r6
 8003bfe:	f009 f8dd 	bl	800cdbc <HAL_GPIO_TogglePin>
			break;
 8003c02:	e7d2      	b.n	8003baa <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 8003c04:	4630      	mov	r0, r6
 8003c06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c0a:	f009 f8d7 	bl	800cdbc <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 8003c0e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003c12:	4630      	mov	r0, r6
 8003c14:	f009 f8d2 	bl	800cdbc <HAL_GPIO_TogglePin>
			break;
 8003c18:	e7c7      	b.n	8003baa <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8003c1a:	4630      	mov	r0, r6
 8003c1c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003c20:	f009 f8cc 	bl	800cdbc <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D4_Pin);
 8003c24:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003c28:	4630      	mov	r0, r6
 8003c2a:	f009 f8c7 	bl	800cdbc <HAL_GPIO_TogglePin>
			break;
 8003c2e:	e7bc      	b.n	8003baa <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8003c30:	4630      	mov	r0, r6
 8003c32:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003c36:	f009 f8c1 	bl	800cdbc <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 8003c3a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c3e:	4630      	mov	r0, r6
 8003c40:	f009 f8bc 	bl	800cdbc <HAL_GPIO_TogglePin>
			break;
 8003c44:	e7b1      	b.n	8003baa <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8003c46:	4630      	mov	r0, r6
 8003c48:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003c4c:	f009 f8b6 	bl	800cdbc <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 8003c50:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003c54:	4630      	mov	r0, r6
 8003c56:	f009 f8b1 	bl	800cdbc <HAL_GPIO_TogglePin>
			break;
 8003c5a:	e7a6      	b.n	8003baa <err_leds+0x2e>
 8003c5c:	40020c00 	.word	0x40020c00
 8003c60:	003567e0 	.word	0x003567e0

08003c64 <rebootme>:
void rebootme(int why) {
 8003c64:	b508      	push	{r3, lr}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003c66:	b672      	cpsid	i
		err_leds(why);
 8003c68:	f7ff ff88 	bl	8003b7c <err_leds>

08003c6c <netif_link_callbk_fn>:
	if (netif->flags & NETIF_FLAG_LINK_UP) {
 8003c6c:	f890 1035 	ldrb.w	r1, [r0, #53]	; 0x35
 8003c70:	074a      	lsls	r2, r1, #29
 8003c72:	d502      	bpl.n	8003c7a <netif_link_callbk_fn+0xe>
		printf("netif_link UP, flags=0x%02x\n", netif->flags);
 8003c74:	4809      	ldr	r0, [pc, #36]	; (8003c9c <netif_link_callbk_fn+0x30>)
 8003c76:	f022 bced 	b.w	8026654 <iprintf>
void netif_link_callbk_fn(struct netif *netif) {
 8003c7a:	b510      	push	{r4, lr}
 8003c7c:	4604      	mov	r4, r0
		printf("netif_link DOWN, flags=0x%02x\n", netif->flags);
 8003c7e:	4808      	ldr	r0, [pc, #32]	; (8003ca0 <netif_link_callbk_fn+0x34>)
 8003c80:	f022 fce8 	bl	8026654 <iprintf>
		if (!(netif_is_link_up(netif))) {
 8003c84:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8003c88:	075b      	lsls	r3, r3, #29
 8003c8a:	d500      	bpl.n	8003c8e <netif_link_callbk_fn+0x22>
}
 8003c8c:	bd10      	pop	{r4, pc}
			printf("LAN interface appears disconnected, rebooting...\n");
 8003c8e:	4805      	ldr	r0, [pc, #20]	; (8003ca4 <netif_link_callbk_fn+0x38>)
 8003c90:	f022 fd7c 	bl	802678c <puts>
			rebootme(1);
 8003c94:	2001      	movs	r0, #1
 8003c96:	f7ff ffe5 	bl	8003c64 <rebootme>
 8003c9a:	bf00      	nop
 8003c9c:	0802c2d0 	.word	0x0802c2d0
 8003ca0:	0802c2f0 	.word	0x0802c2f0
 8003ca4:	0802c310 	.word	0x0802c310

08003ca8 <StarLPTask>:
	char str[82] = { "empty" };
 8003ca8:	4b4f      	ldr	r3, [pc, #316]	; (8003de8 <StarLPTask+0x140>)
 8003caa:	224c      	movs	r2, #76	; 0x4c
void StarLPTask(void const *argument) {
 8003cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	char str[82] = { "empty" };
 8003cb0:	e893 0003 	ldmia.w	r3, {r0, r1}
void StarLPTask(void const *argument) {
 8003cb4:	b09f      	sub	sp, #124	; 0x7c
	statuspkt.adcudpover = 0;		// debug use count overruns
 8003cb6:	f8df 9180 	ldr.w	r9, [pc, #384]	; 8003e38 <StarLPTask+0x190>
	consolerxq = xQueueCreate(80, sizeof(unsigned char));		// set up a console rx buffer
 8003cba:	4f4c      	ldr	r7, [pc, #304]	; (8003dec <StarLPTask+0x144>)
	char str[82] = { "empty" };
 8003cbc:	9009      	str	r0, [sp, #36]	; 0x24
 8003cbe:	f10d 002a 	add.w	r0, sp, #42	; 0x2a
 8003cc2:	f8ad 1028 	strh.w	r1, [sp, #40]	; 0x28
 8003cc6:	2100      	movs	r1, #0
 8003cc8:	f021 fd26 	bl	8025718 <memset>
	statuspkt.adcudpover = 0;		// debug use count overruns
 8003ccc:	2200      	movs	r2, #0
	consolerxq = xQueueCreate(80, sizeof(unsigned char));		// set up a console rx buffer
 8003cce:	2101      	movs	r1, #1
 8003cd0:	2050      	movs	r0, #80	; 0x50
	statuspkt.adcudpover = 0;		// debug use count overruns
 8003cd2:	f8c9 2078 	str.w	r2, [r9, #120]	; 0x78
	statuspkt.trigcount = 0;		// debug use adc trigger count
 8003cd6:	f8c9 207c 	str.w	r2, [r9, #124]	; 0x7c
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
 8003cda:	f8c9 2080 	str.w	r2, [r9, #128]	; 0x80
	consolerxq = xQueueCreate(80, sizeof(unsigned char));		// set up a console rx buffer
 8003cde:	f012 ff31 	bl	8016b44 <xQueueGenericCreate>
 8003ce2:	6038      	str	r0, [r7, #0]
	if (consolerxq == NULL) {
 8003ce4:	2800      	cmp	r0, #0
 8003ce6:	f000 840d 	beq.w	8004504 <StarLPTask+0x85c>
	strcpy(udp_target, SERVER_DESTINATION);
 8003cea:	4c41      	ldr	r4, [pc, #260]	; (8003df0 <StarLPTask+0x148>)
 8003cec:	4e41      	ldr	r6, [pc, #260]	; (8003df4 <StarLPTask+0x14c>)
	if (http_downloading) {		// don't go further
 8003cee:	4d42      	ldr	r5, [pc, #264]	; (8003df8 <StarLPTask+0x150>)
	strcpy(udp_target, SERVER_DESTINATION);
 8003cf0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003cf2:	6030      	str	r0, [r6, #0]
 8003cf4:	6820      	ldr	r0, [r4, #0]
 8003cf6:	60f3      	str	r3, [r6, #12]
 8003cf8:	6071      	str	r1, [r6, #4]
 8003cfa:	60b2      	str	r2, [r6, #8]
	HAL_UART_Receive_IT(&huart2, &con_ch, 1);
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	493f      	ldr	r1, [pc, #252]	; (8003dfc <StarLPTask+0x154>)
	strcpy(udp_target, SERVER_DESTINATION);
 8003d00:	6130      	str	r0, [r6, #16]
	HAL_UART_Receive_IT(&huart2, &con_ch, 1);
 8003d02:	483f      	ldr	r0, [pc, #252]	; (8003e00 <StarLPTask+0x158>)
 8003d04:	f010 fb50 	bl	80143a8 <HAL_UART_Receive_IT>
	osDelay(10);
 8003d08:	200a      	movs	r0, #10
 8003d0a:	f012 fc23 	bl	8016554 <osDelay>
	if (http_downloading) {		// don't go further
 8003d0e:	682b      	ldr	r3, [r5, #0]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	f040 8390 	bne.w	8004436 <StarLPTask+0x78e>
	while (main_init_done == 0)	 {
 8003d16:	4c3b      	ldr	r4, [pc, #236]	; (8003e04 <StarLPTask+0x15c>)
 8003d18:	6823      	ldr	r3, [r4, #0]
 8003d1a:	b943      	cbnz	r3, 8003d2e <StarLPTask+0x86>
		HAL_IWDG_Refresh(&hiwdg);
 8003d1c:	4d3a      	ldr	r5, [pc, #232]	; (8003e08 <StarLPTask+0x160>)
		lcd_starting();
 8003d1e:	f7ff fdaf 	bl	8003880 <lcd_starting>
		HAL_IWDG_Refresh(&hiwdg);
 8003d22:	4628      	mov	r0, r5
 8003d24:	f009 feb4 	bl	800da90 <HAL_IWDG_Refresh>
	while (main_init_done == 0)	 {
 8003d28:	6823      	ldr	r3, [r4, #0]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d0f7      	beq.n	8003d1e <StarLPTask+0x76>
	int last3min = 0;
 8003d2e:	2300      	movs	r3, #0
	writelcdcmd("page 0");		// redraw page0
 8003d30:	4836      	ldr	r0, [pc, #216]	; (8003e0c <StarLPTask+0x164>)
 8003d32:	f8df b108 	ldr.w	fp, [pc, #264]	; 8003e3c <StarLPTask+0x194>
	int last3min = 0;
 8003d36:	461e      	mov	r6, r3
 8003d38:	9307      	str	r3, [sp, #28]
	writelcdcmd("page 0");		// redraw page0
 8003d3a:	f7fe fab5 	bl	80022a8 <writelcdcmd>
	HAL_TIM_Base_Start(&htim7);	// start audio synth sampling interval timer
 8003d3e:	4834      	ldr	r0, [pc, #208]	; (8003e10 <StarLPTask+0x168>)
 8003d40:	f00c fca0 	bl	8010684 <HAL_TIM_Base_Start>
	lptask_init_done = 1;		// this lp task has done its initialisation
 8003d44:	46b2      	mov	sl, r6
 8003d46:	4b33      	ldr	r3, [pc, #204]	; (8003e14 <StarLPTask+0x16c>)
 8003d48:	2201      	movs	r2, #1
	gainchanged = 0;
 8003d4a:	9606      	str	r6, [sp, #24]
	lptask_init_done = 1;		// this lp task has done its initialisation
 8003d4c:	601a      	str	r2, [r3, #0]
		HAL_IWDG_Refresh(&hiwdg);							// refresh the hardware watchdog reset system timer
 8003d4e:	482e      	ldr	r0, [pc, #184]	; (8003e08 <StarLPTask+0x160>)
		tenmstimer++;
 8003d50:	3601      	adds	r6, #1
		HAL_IWDG_Refresh(&hiwdg);							// refresh the hardware watchdog reset system timer
 8003d52:	f009 fe9d 	bl	800da90 <HAL_IWDG_Refresh>
		osDelay(10);		// 10mSec
 8003d56:	200a      	movs	r0, #10
 8003d58:	f012 fbfc 	bl	8016554 <osDelay>
		globaladcnoise = abs(meanwindiff);
 8003d5c:	4b2e      	ldr	r3, [pc, #184]	; (8003e18 <StarLPTask+0x170>)
 8003d5e:	4a2f      	ldr	r2, [pc, #188]	; (8003e1c <StarLPTask+0x174>)
		tenmstimer++;
 8003d60:	b2b6      	uxth	r6, r6
		globaladcnoise = abs(meanwindiff);
 8003d62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	bfb8      	it	lt
 8003d6a:	425b      	neglt	r3, r3
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	6013      	str	r3, [r2, #0]
		pretrigthresh = 4 + (globaladcnoise >> 7);		// set the pretrigger level
 8003d70:	09db      	lsrs	r3, r3, #7
 8003d72:	4a2b      	ldr	r2, [pc, #172]	; (8003e20 <StarLPTask+0x178>)
 8003d74:	3304      	adds	r3, #4
 8003d76:	8013      	strh	r3, [r2, #0]
		if (sigsuppress) {
 8003d78:	4a2a      	ldr	r2, [pc, #168]	; (8003e24 <StarLPTask+0x17c>)
 8003d7a:	6813      	ldr	r3, [r2, #0]
 8003d7c:	b10b      	cbz	r3, 8003d82 <StarLPTask+0xda>
			sigsuppress--;		// decrement trigger suppression counter
 8003d7e:	3b01      	subs	r3, #1
 8003d80:	6013      	str	r3, [r2, #0]
				agc = (agc) ? 0 : 1;
 8003d82:	4d29      	ldr	r5, [pc, #164]	; (8003e28 <StarLPTask+0x180>)
				printf("AGC is ");
 8003d84:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8003e40 <StarLPTask+0x198>
		while (xQueueReceive(consolerxq, &inch, 0)) {
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f10d 0123 	add.w	r1, sp, #35	; 0x23
 8003d8e:	6838      	ldr	r0, [r7, #0]
 8003d90:	f013 f8dc 	bl	8016f4c <xQueueReceive>
 8003d94:	2800      	cmp	r0, #0
 8003d96:	d055      	beq.n	8003e44 <StarLPTask+0x19c>
			if (inch == 0x03) {		// control C
 8003d98:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
 8003d9c:	2803      	cmp	r0, #3
 8003d9e:	d011      	beq.n	8003dc4 <StarLPTask+0x11c>
			if ((isdigit(inch)) && (agc == 0)) {
 8003da0:	4b22      	ldr	r3, [pc, #136]	; (8003e2c <StarLPTask+0x184>)
 8003da2:	5cc3      	ldrb	r3, [r0, r3]
 8003da4:	075b      	lsls	r3, r3, #29
 8003da6:	d501      	bpl.n	8003dac <StarLPTask+0x104>
 8003da8:	882b      	ldrh	r3, [r5, #0]
 8003daa:	b113      	cbz	r3, 8003db2 <StarLPTask+0x10a>
				__io_putchar(inch); // putchar(inch);	// echo console rx to tx
 8003dac:	f001 fd1c 	bl	80057e8 <__io_putchar>
 8003db0:	e7ea      	b.n	8003d88 <StarLPTask+0xe0>
				setpgagain(inch - '0');
 8003db2:	3830      	subs	r0, #48	; 0x30
 8003db4:	f002 fd6c 	bl	8006890 <setpgagain>
				printf("Manually setting PGA gain to %c\n", inch);
 8003db8:	f89d 1023 	ldrb.w	r1, [sp, #35]	; 0x23
 8003dbc:	481c      	ldr	r0, [pc, #112]	; (8003e30 <StarLPTask+0x188>)
 8003dbe:	f022 fc49 	bl	8026654 <iprintf>
 8003dc2:	e7e1      	b.n	8003d88 <StarLPTask+0xe0>
				agc = (agc) ? 0 : 1;
 8003dc4:	882b      	ldrh	r3, [r5, #0]
				printf("AGC is ");
 8003dc6:	4640      	mov	r0, r8
				agc = (agc) ? 0 : 1;
 8003dc8:	fab3 f383 	clz	r3, r3
 8003dcc:	095b      	lsrs	r3, r3, #5
 8003dce:	802b      	strh	r3, [r5, #0]
				printf("AGC is ");
 8003dd0:	f022 fc40 	bl	8026654 <iprintf>
				if (agc)
 8003dd4:	882b      	ldrh	r3, [r5, #0]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	f000 8121 	beq.w	800401e <StarLPTask+0x376>
					printf("ON\n");
 8003ddc:	4815      	ldr	r0, [pc, #84]	; (8003e34 <StarLPTask+0x18c>)
 8003dde:	f022 fcd5 	bl	802678c <puts>
			if ((isdigit(inch)) && (agc == 0)) {
 8003de2:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
 8003de6:	e7db      	b.n	8003da0 <StarLPTask+0xf8>
 8003de8:	0802a71c 	.word	0x0802a71c
 8003dec:	20002188 	.word	0x20002188
 8003df0:	0802b604 	.word	0x0802b604
 8003df4:	20003528 	.word	0x20003528
 8003df8:	200018dc 	.word	0x200018dc
 8003dfc:	20002184 	.word	0x20002184
 8003e00:	20002a34 	.word	0x20002a34
 8003e04:	20002de0 	.word	0x20002de0
 8003e08:	20002688 	.word	0x20002688
 8003e0c:	0802bddc 	.word	0x0802bddc
 8003e10:	200029e8 	.word	0x200029e8
 8003e14:	20002ddc 	.word	0x20002ddc
 8003e18:	20000780 	.word	0x20000780
 8003e1c:	20000730 	.word	0x20000730
 8003e20:	20000000 	.word	0x20000000
 8003e24:	200007a0 	.word	0x200007a0
 8003e28:	2000004c 	.word	0x2000004c
 8003e2c:	08047441 	.word	0x08047441
 8003e30:	0802c384 	.word	0x0802c384
 8003e34:	0802c37c 	.word	0x0802c37c
 8003e38:	20003034 	.word	0x20003034
 8003e3c:	20002e10 	.word	0x20002e10
 8003e40:	0802c374 	.word	0x0802c374
		if (!(ledsenabled)) {
 8003e44:	4ba6      	ldr	r3, [pc, #664]	; (80040e0 <StarLPTask+0x438>)
 8003e46:	4604      	mov	r4, r0
 8003e48:	881b      	ldrh	r3, [r3, #0]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	f000 80ed 	beq.w	800402a <StarLPTask+0x382>
		} else if (ledhang) {	// trigger led
 8003e50:	4aa4      	ldr	r2, [pc, #656]	; (80040e4 <StarLPTask+0x43c>)
 8003e52:	6813      	ldr	r3, [r2, #0]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f000 80e8 	beq.w	800402a <StarLPTask+0x382>
			ledhang--;
 8003e5a:	3b01      	subs	r3, #1
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 8003e5c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003e60:	48a1      	ldr	r0, [pc, #644]	; (80040e8 <StarLPTask+0x440>)
			ledhang--;
 8003e62:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 8003e64:	2201      	movs	r2, #1
 8003e66:	f008 ff8f 	bl	800cd88 <HAL_GPIO_WritePin>
		if (trigs != statuspkt.trigcount) {		// another tigger(s) has occured
 8003e6a:	f8d9 207c 	ldr.w	r2, [r9, #124]	; 0x7c
 8003e6e:	f8db 3000 	ldr.w	r3, [fp]
 8003e72:	429a      	cmp	r2, r3
 8003e74:	f040 80e6 	bne.w	8004044 <StarLPTask+0x39c>
		processnex();		// process Nextion
 8003e78:	f7ff f968 	bl	800314c <processnex>
		if ((tenmstimer + 3) % 10 == 0) {
 8003e7c:	4a9b      	ldr	r2, [pc, #620]	; (80040ec <StarLPTask+0x444>)
 8003e7e:	1cf3      	adds	r3, r6, #3
 8003e80:	fb02 f303 	mul.w	r3, r2, r3
 8003e84:	4a9a      	ldr	r2, [pc, #616]	; (80040f0 <StarLPTask+0x448>)
 8003e86:	ebb2 0f73 	cmp.w	r2, r3, ror #1
 8003e8a:	d31e      	bcc.n	8003eca <StarLPTask+0x222>
			if (statuspkt.trigcount > (25 + jabtrigcnt)) { // spamming: > 25 packets sent in about 100mS
 8003e8c:	4c99      	ldr	r4, [pc, #612]	; (80040f4 <StarLPTask+0x44c>)
 8003e8e:	f8d9 107c 	ldr.w	r1, [r9, #124]	; 0x7c
 8003e92:	6823      	ldr	r3, [r4, #0]
 8003e94:	f103 0219 	add.w	r2, r3, #25
 8003e98:	4291      	cmp	r1, r2
 8003e9a:	f200 821f 	bhi.w	80042dc <StarLPTask+0x634>
				if (jabbertimeout) {
 8003e9e:	4a96      	ldr	r2, [pc, #600]	; (80040f8 <StarLPTask+0x450>)
 8003ea0:	6813      	ldr	r3, [r2, #0]
 8003ea2:	b10b      	cbz	r3, 8003ea8 <StarLPTask+0x200>
					jabbertimeout--;		// de-arm count
 8003ea4:	3b01      	subs	r3, #1
 8003ea6:	6013      	str	r3, [r2, #0]
				jabtrigcnt = statuspkt.trigcount;
 8003ea8:	f8d9 307c 	ldr.w	r3, [r9, #124]	; 0x7c
 8003eac:	6023      	str	r3, [r4, #0]
			if (gainchanged == 0) {		// gain not just changed
 8003eae:	9b06      	ldr	r3, [sp, #24]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	f000 8235 	beq.w	8004320 <StarLPTask+0x678>
			if ((!(lcd_initflag)) && (lastsec != onesectimer) && (lcd_currentpage == 0)) {
 8003eb6:	4b91      	ldr	r3, [pc, #580]	; (80040fc <StarLPTask+0x454>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	f000 81e5 	beq.w	800428a <StarLPTask+0x5e2>
 8003ec0:	4b8f      	ldr	r3, [pc, #572]	; (8004100 <StarLPTask+0x458>)
			} else if (lcd_currentpage == 1) {
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	f000 8280 	beq.w	80043ca <StarLPTask+0x722>
				lcd_showvars();
 8003eca:	4a8e      	ldr	r2, [pc, #568]	; (8004104 <StarLPTask+0x45c>)
		if ((tenmstimer + 11) % 100 == 0) {		// every second
 8003ecc:	f106 030b 	add.w	r3, r6, #11
				lcd_showvars();
 8003ed0:	fb02 f303 	mul.w	r3, r2, r3
		if ((tenmstimer + 11) % 100 == 0) {		// every second
 8003ed4:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8003ed8:	3a01      	subs	r2, #1
 8003eda:	ebb2 0fb3 	cmp.w	r2, r3, ror #2
 8003ede:	f080 80f1 	bcs.w	80040c4 <StarLPTask+0x41c>
			lcd_trigplot();		// update lcd trigger and noise plots
 8003ee2:	4a88      	ldr	r2, [pc, #544]	; (8004104 <StarLPTask+0x45c>)
		if ((tenmstimer + 50) % 100 == 0) {		// every second	- offset
 8003ee4:	f106 0332 	add.w	r3, r6, #50	; 0x32
			lcd_trigplot();		// update lcd trigger and noise plots
 8003ee8:	fb02 f303 	mul.w	r3, r2, r3
		if ((tenmstimer + 50) % 100 == 0) {		// every second	- offset
 8003eec:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8003ef0:	3a01      	subs	r2, #1
 8003ef2:	ebb2 0fb3 	cmp.w	r2, r3, ror #2
 8003ef6:	f080 80e2 	bcs.w	80040be <StarLPTask+0x416>
			lcd_gps();		// display the GPS on the LCD page 0
 8003efa:	4a83      	ldr	r2, [pc, #524]	; (8004108 <StarLPTask+0x460>)
		if ((tenmstimer + 27) % 1000 == 0) {		// every 10 seconds
 8003efc:	f106 031b 	add.w	r3, r6, #27
			lcd_gps();		// display the GPS on the LCD page 0
 8003f00:	fb02 f303 	mul.w	r3, r2, r3
		if ((tenmstimer + 27) % 1000 == 0) {		// every 10 seconds
 8003f04:	4a81      	ldr	r2, [pc, #516]	; (800410c <StarLPTask+0x464>)
 8003f06:	ebb2 0ff3 	cmp.w	r2, r3, ror #3
 8003f0a:	d31a      	bcc.n	8003f42 <StarLPTask+0x29a>
			if (agc) {
 8003f0c:	4b80      	ldr	r3, [pc, #512]	; (8004110 <StarLPTask+0x468>)
 8003f0e:	881b      	ldrh	r3, [r3, #0]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	f000 81b8 	beq.w	8004286 <StarLPTask+0x5de>
				trigsin10sec = trigs - prevtrigs;
 8003f16:	4c7f      	ldr	r4, [pc, #508]	; (8004114 <StarLPTask+0x46c>)
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 8003f18:	4d7f      	ldr	r5, [pc, #508]	; (8004118 <StarLPTask+0x470>)
				trigsin10sec = trigs - prevtrigs;
 8003f1a:	f8db 2000 	ldr.w	r2, [fp]
 8003f1e:	6823      	ldr	r3, [r4, #0]
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 8003f20:	8829      	ldrh	r1, [r5, #0]
				trigsin10sec = trigs - prevtrigs;
 8003f22:	f8df 8258 	ldr.w	r8, [pc, #600]	; 800417c <StarLPTask+0x4d4>
 8003f26:	1ad3      	subs	r3, r2, r3
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 8003f28:	2905      	cmp	r1, #5
				trigsin10sec = trigs - prevtrigs;
 8003f2a:	f8c8 3000 	str.w	r3, [r8]
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 8003f2e:	d802      	bhi.n	8003f36 <StarLPTask+0x28e>
					if (trigsin10sec < MINTRIGS10S)
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	f240 8276 	bls.w	8004422 <StarLPTask+0x77a>
				if (trigsin10sec > MAXTRIGS10S)
 8003f36:	2b0a      	cmp	r3, #10
 8003f38:	f200 824a 	bhi.w	80043d0 <StarLPTask+0x728>
			gainchanged = 0;
 8003f3c:	2300      	movs	r3, #0
				prevtrigs = trigs;
 8003f3e:	6022      	str	r2, [r4, #0]
			gainchanged = 0;
 8003f40:	9306      	str	r3, [sp, #24]
		if ((tenmstimer + 44) > 3000) {		// reset timer after 30 seconds
 8003f42:	f640 338c 	movw	r3, #2956	; 0xb8c
 8003f46:	429e      	cmp	r6, r3
 8003f48:	d945      	bls.n	8003fd6 <StarLPTask+0x32e>
			if (gpsgood == 0) {	// gps is not talking to us
 8003f4a:	4c74      	ldr	r4, [pc, #464]	; (800411c <StarLPTask+0x474>)
 8003f4c:	6823      	ldr	r3, [r4, #0]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	f000 81f9 	beq.w	8004346 <StarLPTask+0x69e>
				gpsbadcount = 0;
 8003f54:	4b72      	ldr	r3, [pc, #456]	; (8004120 <StarLPTask+0x478>)
 8003f56:	2200      	movs	r2, #0
 8003f58:	601a      	str	r2, [r3, #0]
			if (psensor == MPL115A2) {
 8003f5a:	4b72      	ldr	r3, [pc, #456]	; (8004124 <StarLPTask+0x47c>)
			gpsgood = 0;			// reset the good flag
 8003f5c:	2200      	movs	r2, #0
			if (psensor == MPL115A2) {
 8003f5e:	681b      	ldr	r3, [r3, #0]
			gpsgood = 0;			// reset the good flag
 8003f60:	6022      	str	r2, [r4, #0]
			if (psensor == MPL115A2) {
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	f000 8228 	beq.w	80043b8 <StarLPTask+0x710>
			} else if (psensor == MPL3115A2) {
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	f000 8247 	beq.w	80043fc <StarLPTask+0x754>
			printf("ID:%lu/(%d) %d:%d:%d:%d ", statuspkt.uid, BUILDNO, myip & 0xFF, (myip & 0xFF00) >> 8,
 8003f6e:	4b6e      	ldr	r3, [pc, #440]	; (8004128 <StarLPTask+0x480>)
			tenmstimer = 0;
 8003f70:	2600      	movs	r6, #0
			printf("ID:%lu/(%d) %d:%d:%d:%d ", statuspkt.uid, BUILDNO, myip & 0xFF, (myip & 0xFF00) >> 8,
 8003f72:	f8b9 105c 	ldrh.w	r1, [r9, #92]	; 0x5c
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	b289      	uxth	r1, r1
 8003f7a:	486c      	ldr	r0, [pc, #432]	; (800412c <StarLPTask+0x484>)
 8003f7c:	0e1a      	lsrs	r2, r3, #24
 8003f7e:	9202      	str	r2, [sp, #8]
 8003f80:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8003f84:	9201      	str	r2, [sp, #4]
 8003f86:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	9200      	str	r2, [sp, #0]
 8003f8e:	f242 7233 	movw	r2, #10035	; 0x2733
 8003f92:	f022 fb5f 	bl	8026654 <iprintf>
			printf("triggers:%04d, gain:0x%02x, noise:%03d, thresh:%02d, press:%03d.%03d, temp:%02d.%03d, time:%s\n",
 8003f96:	4b66      	ldr	r3, [pc, #408]	; (8004130 <StarLPTask+0x488>)
 8003f98:	4a66      	ldr	r2, [pc, #408]	; (8004134 <StarLPTask+0x48c>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f8db 1000 	ldr.w	r1, [fp]
 8003fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8003fa4:	4864      	ldr	r0, [pc, #400]	; (8004138 <StarLPTask+0x490>)
 8003fa6:	099b      	lsrs	r3, r3, #6
 8003fa8:	9304      	str	r3, [sp, #16]
 8003faa:	4b64      	ldr	r3, [pc, #400]	; (800413c <StarLPTask+0x494>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	089b      	lsrs	r3, r3, #2
 8003fb0:	9302      	str	r3, [sp, #8]
 8003fb2:	4b63      	ldr	r3, [pc, #396]	; (8004140 <StarLPTask+0x498>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	9303      	str	r3, [sp, #12]
 8003fb8:	4b62      	ldr	r3, [pc, #392]	; (8004144 <StarLPTask+0x49c>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	9301      	str	r3, [sp, #4]
 8003fbe:	4b56      	ldr	r3, [pc, #344]	; (8004118 <StarLPTask+0x470>)
 8003fc0:	881b      	ldrh	r3, [r3, #0]
 8003fc2:	9300      	str	r3, [sp, #0]
 8003fc4:	4b60      	ldr	r3, [pc, #384]	; (8004148 <StarLPTask+0x4a0>)
 8003fc6:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003fca:	4b60      	ldr	r3, [pc, #384]	; (800414c <StarLPTask+0x4a4>)
 8003fcc:	9305      	str	r3, [sp, #20]
 8003fce:	4b60      	ldr	r3, [pc, #384]	; (8004150 <StarLPTask+0x4a8>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f022 fb3f 	bl	8026654 <iprintf>
		if (((onesectimer + 21) % 180 == 0) && (last3min != onesectimer)) {
 8003fd6:	f10a 0315 	add.w	r3, sl, #21
 8003fda:	4a5e      	ldr	r2, [pc, #376]	; (8004154 <StarLPTask+0x4ac>)
 8003fdc:	b29b      	uxth	r3, r3
 8003fde:	fb02 f303 	mul.w	r3, r2, r3
 8003fe2:	4a5d      	ldr	r2, [pc, #372]	; (8004158 <StarLPTask+0x4b0>)
 8003fe4:	ebb2 0fb3 	cmp.w	r2, r3, ror #2
 8003fe8:	d30b      	bcc.n	8004002 <StarLPTask+0x35a>
 8003fea:	9b07      	ldr	r3, [sp, #28]
 8003fec:	459a      	cmp	sl, r3
 8003fee:	d008      	beq.n	8004002 <StarLPTask+0x35a>
			if (boosttrys > 0)	// timer for boost gain oscillating
 8003ff0:	4a5a      	ldr	r2, [pc, #360]	; (800415c <StarLPTask+0x4b4>)
 8003ff2:	8813      	ldrh	r3, [r2, #0]
 8003ff4:	b10b      	cbz	r3, 8003ffa <StarLPTask+0x352>
				boosttrys--;
 8003ff6:	3b01      	subs	r3, #1
 8003ff8:	8013      	strh	r3, [r2, #0]
			lcd_pressplot();	// add a point to the pressure plot
 8003ffa:	f7fe ff41 	bl	8002e80 <lcd_pressplot>
 8003ffe:	f8cd a01c 	str.w	sl, [sp, #28]
		if (onesectimer > 900) {			// 15 mins
 8004002:	f240 3385 	movw	r3, #901	; 0x385
 8004006:	459a      	cmp	sl, r3
 8004008:	f47f aea1 	bne.w	8003d4e <StarLPTask+0xa6>
			requestapisn();			//update s/n and udp target (reboot on fail)
 800400c:	f005 f8d8 	bl	80091c0 <requestapisn>
			if (lcdupneeded()) {
 8004010:	f002 fa2c 	bl	800646c <lcdupneeded>
 8004014:	2800      	cmp	r0, #0
 8004016:	f040 8219 	bne.w	800444c <StarLPTask+0x7a4>
			onesectimer = 0;
 800401a:	4682      	mov	sl, r0
 800401c:	e697      	b.n	8003d4e <StarLPTask+0xa6>
					printf("OFF\n");
 800401e:	4850      	ldr	r0, [pc, #320]	; (8004160 <StarLPTask+0x4b8>)
 8004020:	f022 fbb4 	bl	802678c <puts>
			if ((isdigit(inch)) && (agc == 0)) {
 8004024:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
 8004028:	e6ba      	b.n	8003da0 <StarLPTask+0xf8>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_RESET);	// Splat D5 led off
 800402a:	2200      	movs	r2, #0
 800402c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004030:	482d      	ldr	r0, [pc, #180]	; (80040e8 <StarLPTask+0x440>)
 8004032:	f008 fea9 	bl	800cd88 <HAL_GPIO_WritePin>
		if (trigs != statuspkt.trigcount) {		// another tigger(s) has occured
 8004036:	f8d9 207c 	ldr.w	r2, [r9, #124]	; 0x7c
 800403a:	f8db 3000 	ldr.w	r3, [fp]
 800403e:	429a      	cmp	r2, r3
 8004040:	f43f af1a 	beq.w	8003e78 <StarLPTask+0x1d0>
			if (soundenabled) {
 8004044:	4b47      	ldr	r3, [pc, #284]	; (8004164 <StarLPTask+0x4bc>)
			trigs = statuspkt.trigcount;
 8004046:	f8d9 207c 	ldr.w	r2, [r9, #124]	; 0x7c
			if (soundenabled) {
 800404a:	881b      	ldrh	r3, [r3, #0]
			trigs = statuspkt.trigcount;
 800404c:	f8cb 2000 	str.w	r2, [fp]
			if (soundenabled) {
 8004050:	2b00      	cmp	r3, #0
 8004052:	f040 818c 	bne.w	800436e <StarLPTask+0x6c6>
 8004056:	4d44      	ldr	r5, [pc, #272]	; (8004168 <StarLPTask+0x4c0>)
				printf("sem wait 1a\n");
 8004058:	f8df 8124 	ldr.w	r8, [pc, #292]	; 8004180 <StarLPTask+0x4d8>
 800405c:	e002      	b.n	8004064 <StarLPTask+0x3bc>
 800405e:	4640      	mov	r0, r8
 8004060:	f022 fb94 	bl	802678c <puts>
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 8004064:	2101      	movs	r1, #1
 8004066:	6828      	ldr	r0, [r5, #0]
 8004068:	f013 f838 	bl	80170dc <xQueueSemaphoreTake>
 800406c:	2801      	cmp	r0, #1
 800406e:	d1f6      	bne.n	800405e <StarLPTask+0x3b6>
			strcpy(str, ctime(&epochtime));		// ctime
 8004070:	f10d 0824 	add.w	r8, sp, #36	; 0x24
 8004074:	483d      	ldr	r0, [pc, #244]	; (800416c <StarLPTask+0x4c4>)
 8004076:	f021 f8cd 	bl	8025214 <ctime>
 800407a:	4601      	mov	r1, r0
 800407c:	4640      	mov	r0, r8
 800407e:	f022 fd64 	bl	8026b4a <stpcpy>
			i = 0;
 8004082:	2300      	movs	r3, #0
			while (i < strlen(str)) {
 8004084:	eba0 0008 	sub.w	r0, r0, r8
 8004088:	4939      	ldr	r1, [pc, #228]	; (8004170 <StarLPTask+0x4c8>)
 800408a:	e008      	b.n	800409e <StarLPTask+0x3f6>
				if ((str[i] != '\n') && (str[i] != '\r'))
 800408c:	f818 2003 	ldrb.w	r2, [r8, r3]
 8004090:	2a0a      	cmp	r2, #10
 8004092:	d003      	beq.n	800409c <StarLPTask+0x3f4>
 8004094:	2a0d      	cmp	r2, #13
 8004096:	d001      	beq.n	800409c <StarLPTask+0x3f4>
					trigtimestr[n++] = str[i];
 8004098:	550a      	strb	r2, [r1, r4]
 800409a:	3401      	adds	r4, #1
				i++;
 800409c:	3301      	adds	r3, #1
			while (i < strlen(str)) {
 800409e:	4283      	cmp	r3, r0
 80040a0:	d3f4      	bcc.n	800408c <StarLPTask+0x3e4>
			trigtimestr[n] = '\0';
 80040a2:	2300      	movs	r3, #0
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 80040a4:	6828      	ldr	r0, [r5, #0]
			trigtimestr[n] = '\0';
 80040a6:	550b      	strb	r3, [r1, r4]
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 80040a8:	461a      	mov	r2, r3
 80040aa:	4619      	mov	r1, r3
 80040ac:	f012 fd7c 	bl	8016ba8 <xQueueGenericSend>
 80040b0:	2801      	cmp	r0, #1
 80040b2:	f43f aee1 	beq.w	8003e78 <StarLPTask+0x1d0>
				printf("semaphore 1a release failed\n");
 80040b6:	482f      	ldr	r0, [pc, #188]	; (8004174 <StarLPTask+0x4cc>)
 80040b8:	f022 fb68 	bl	802678c <puts>
 80040bc:	e6dc      	b.n	8003e78 <StarLPTask+0x1d0>
			lcd_gps();		// display the GPS on the LCD page 0
 80040be:	f7fe fabb 	bl	8002638 <lcd_gps>
 80040c2:	e71a      	b.n	8003efa <StarLPTask+0x252>
			if (ledsenabled)
 80040c4:	4b06      	ldr	r3, [pc, #24]	; (80040e0 <StarLPTask+0x438>)
				HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 80040c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80040ca:	4807      	ldr	r0, [pc, #28]	; (80040e8 <StarLPTask+0x440>)
			if (ledsenabled)
 80040cc:	881a      	ldrh	r2, [r3, #0]
 80040ce:	2a00      	cmp	r2, #0
 80040d0:	f000 8166 	beq.w	80043a0 <StarLPTask+0x6f8>
				HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 80040d4:	f008 fe72 	bl	800cdbc <HAL_GPIO_TogglePin>
 80040d8:	4d23      	ldr	r5, [pc, #140]	; (8004168 <StarLPTask+0x4c0>)
				printf("sem wait 1b\n");
 80040da:	4c27      	ldr	r4, [pc, #156]	; (8004178 <StarLPTask+0x4d0>)
 80040dc:	e055      	b.n	800418a <StarLPTask+0x4e2>
 80040de:	bf00      	nop
 80040e0:	200002ac 	.word	0x200002ac
 80040e4:	2000077c 	.word	0x2000077c
 80040e8:	40020c00 	.word	0x40020c00
 80040ec:	cccccccd 	.word	0xcccccccd
 80040f0:	19999999 	.word	0x19999999
 80040f4:	20002dd0 	.word	0x20002dd0
 80040f8:	20000734 	.word	0x20000734
 80040fc:	20001a8c 	.word	0x20001a8c
 8004100:	20001a88 	.word	0x20001a88
 8004104:	c28f5c29 	.word	0xc28f5c29
 8004108:	26e978d5 	.word	0x26e978d5
 800410c:	00418937 	.word	0x00418937
 8004110:	2000004c 	.word	0x2000004c
 8004114:	20002dfc 	.word	0x20002dfc
 8004118:	20000002 	.word	0x20000002
 800411c:	20002ef4 	.word	0x20002ef4
 8004120:	20002190 	.word	0x20002190
 8004124:	20003434 	.word	0x20003434
 8004128:	20002df0 	.word	0x20002df0
 800412c:	0802c594 	.word	0x0802c594
 8004130:	2000343c 	.word	0x2000343c
 8004134:	10624dd3 	.word	0x10624dd3
 8004138:	0802c5b0 	.word	0x0802c5b0
 800413c:	2000342c 	.word	0x2000342c
 8004140:	20003438 	.word	0x20003438
 8004144:	20003430 	.word	0x20003430
 8004148:	20003428 	.word	0x20003428
 800414c:	20000090 	.word	0x20000090
 8004150:	20000730 	.word	0x20000730
 8004154:	a4fa4fa5 	.word	0xa4fa4fa5
 8004158:	016c16c1 	.word	0x016c16c1
 800415c:	200033a8 	.word	0x200033a8
 8004160:	0802c380 	.word	0x0802c380
 8004164:	200002b2 	.word	0x200002b2
 8004168:	20002e08 	.word	0x20002e08
 800416c:	20002ee8 	.word	0x20002ee8
 8004170:	20000278 	.word	0x20000278
 8004174:	0802c3b4 	.word	0x0802c3b4
 8004178:	0802c3e0 	.word	0x0802c3e0
 800417c:	20002e14 	.word	0x20002e14
 8004180:	0802c3a8 	.word	0x0802c3a8
 8004184:	4620      	mov	r0, r4
 8004186:	f022 fb01 	bl	802678c <puts>
			while (!(xSemaphoreTake(
 800418a:	2101      	movs	r1, #1
 800418c:	6828      	ldr	r0, [r5, #0]
 800418e:	f012 ffa5 	bl	80170dc <xQueueSemaphoreTake>
 8004192:	2801      	cmp	r0, #1
 8004194:	d1f6      	bne.n	8004184 <StarLPTask+0x4dc>
			strcpy(str, ctime(&epochtime));
 8004196:	48b0      	ldr	r0, [pc, #704]	; (8004458 <StarLPTask+0x7b0>)
 8004198:	f021 f83c 	bl	8025214 <ctime>
 800419c:	aa09      	add	r2, sp, #36	; 0x24
 800419e:	4601      	mov	r1, r0
 80041a0:	4610      	mov	r0, r2
 80041a2:	f022 fcd2 	bl	8026b4a <stpcpy>
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 80041a6:	aa09      	add	r2, sp, #36	; 0x24
			sprintf(nowtimestr, "\"%s\"", str);
 80041a8:	49ac      	ldr	r1, [pc, #688]	; (800445c <StarLPTask+0x7b4>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 80041aa:	1a80      	subs	r0, r0, r2
 80041ac:	f100 0378 	add.w	r3, r0, #120	; 0x78
 80041b0:	eb0d 0003 	add.w	r0, sp, r3
 80041b4:	2300      	movs	r3, #0
 80041b6:	f800 3c55 	strb.w	r3, [r0, #-85]
			sprintf(nowtimestr, "\"%s\"", str);
 80041ba:	48a9      	ldr	r0, [pc, #676]	; (8004460 <StarLPTask+0x7b8>)
 80041bc:	f022 fc34 	bl	8026a28 <siprintf>
			sprintf(tempstr, "%d.%d", temperature, tempfrac);
 80041c0:	4ba8      	ldr	r3, [pc, #672]	; (8004464 <StarLPTask+0x7bc>)
 80041c2:	4aa9      	ldr	r2, [pc, #676]	; (8004468 <StarLPTask+0x7c0>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	6812      	ldr	r2, [r2, #0]
 80041c8:	49a8      	ldr	r1, [pc, #672]	; (800446c <StarLPTask+0x7c4>)
 80041ca:	48a9      	ldr	r0, [pc, #676]	; (8004470 <StarLPTask+0x7c8>)
 80041cc:	f022 fc2c 	bl	8026a28 <siprintf>
			sprintf(pressstr, "%d.%d", pressure, pressfrac);
 80041d0:	4ba8      	ldr	r3, [pc, #672]	; (8004474 <StarLPTask+0x7cc>)
 80041d2:	4aa9      	ldr	r2, [pc, #676]	; (8004478 <StarLPTask+0x7d0>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	6812      	ldr	r2, [r2, #0]
 80041d8:	49a4      	ldr	r1, [pc, #656]	; (800446c <StarLPTask+0x7c4>)
 80041da:	48a8      	ldr	r0, [pc, #672]	; (800447c <StarLPTask+0x7d4>)
 80041dc:	f022 fc24 	bl	8026a28 <siprintf>
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 80041e0:	4ba7      	ldr	r3, [pc, #668]	; (8004480 <StarLPTask+0x7d8>)
			sprintf(statstr,
 80041e2:	f8d9 2064 	ldr.w	r2, [r9, #100]	; 0x64
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 80041e6:	f9b3 3000 	ldrsh.w	r3, [r3]
			sprintf(statstr,
 80041ea:	49a6      	ldr	r1, [pc, #664]	; (8004484 <StarLPTask+0x7dc>)
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 80041ec:	2b00      	cmp	r3, #0
			sprintf(statstr,
 80041ee:	48a6      	ldr	r0, [pc, #664]	; (8004488 <StarLPTask+0x7e0>)
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 80041f0:	bfb8      	it	lt
 80041f2:	425b      	neglt	r3, r3
			sprintf(statstr,
 80041f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041f8:	9301      	str	r3, [sp, #4]
 80041fa:	4ba4      	ldr	r3, [pc, #656]	; (800448c <StarLPTask+0x7e4>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004202:	9302      	str	r3, [sp, #8]
 8004204:	4ba2      	ldr	r3, [pc, #648]	; (8004490 <StarLPTask+0x7e8>)
 8004206:	881b      	ldrh	r3, [r3, #0]
 8004208:	9303      	str	r3, [sp, #12]
 800420a:	f8d9 307c 	ldr.w	r3, [r9, #124]	; 0x7c
 800420e:	9300      	str	r3, [sp, #0]
 8004210:	4ba0      	ldr	r3, [pc, #640]	; (8004494 <StarLPTask+0x7ec>)
 8004212:	f022 fc09 	bl	8026a28 <siprintf>
			if (gpslocked) {
 8004216:	4ba0      	ldr	r3, [pc, #640]	; (8004498 <StarLPTask+0x7f0>)
 8004218:	781b      	ldrb	r3, [r3, #0]
 800421a:	2b00      	cmp	r3, #0
 800421c:	f000 80b1 	beq.w	8004382 <StarLPTask+0x6da>
				sprintf(gpsstr, "\"Locked: %d Sats<br>Lon: %d<br>Lat: %d\"", statuspkt.NavPvt.numSV,
 8004220:	f899 201b 	ldrb.w	r2, [r9, #27]
 8004224:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004228:	f8d9 1020 	ldr.w	r1, [r9, #32]
 800422c:	489b      	ldr	r0, [pc, #620]	; (800449c <StarLPTask+0x7f4>)
 800422e:	9100      	str	r1, [sp, #0]
 8004230:	499b      	ldr	r1, [pc, #620]	; (80044a0 <StarLPTask+0x7f8>)
 8004232:	f022 fbf9 	bl	8026a28 <siprintf>
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 8004236:	2300      	movs	r3, #0
 8004238:	6828      	ldr	r0, [r5, #0]
 800423a:	461a      	mov	r2, r3
 800423c:	4619      	mov	r1, r3
 800423e:	f012 fcb3 	bl	8016ba8 <xQueueGenericSend>
 8004242:	2801      	cmp	r0, #1
 8004244:	d002      	beq.n	800424c <StarLPTask+0x5a4>
				printf("semaphore 1b release failed\n");
 8004246:	4897      	ldr	r0, [pc, #604]	; (80044a4 <StarLPTask+0x7fc>)
 8004248:	f022 faa0 	bl	802678c <puts>
			onesectimer++;
 800424c:	f10a 0301 	add.w	r3, sl, #1
				printf("sem wait 1c\n");
 8004250:	4c95      	ldr	r4, [pc, #596]	; (80044a8 <StarLPTask+0x800>)
			onesectimer++;
 8004252:	fa1f fa83 	uxth.w	sl, r3
			while (!(xSemaphoreTake(ssicontentHandle,
 8004256:	e002      	b.n	800425e <StarLPTask+0x5b6>
				printf("sem wait 1c\n");
 8004258:	4620      	mov	r0, r4
 800425a:	f022 fa97 	bl	802678c <puts>
			while (!(xSemaphoreTake(ssicontentHandle,
 800425e:	2119      	movs	r1, #25
 8004260:	6828      	ldr	r0, [r5, #0]
 8004262:	f012 ff3b 	bl	80170dc <xQueueSemaphoreTake>
 8004266:	2801      	cmp	r0, #1
 8004268:	d1f6      	bne.n	8004258 <StarLPTask+0x5b0>
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {	// give the ssi generation semaphore
 800426a:	2300      	movs	r3, #0
 800426c:	6828      	ldr	r0, [r5, #0]
 800426e:	461a      	mov	r2, r3
 8004270:	4619      	mov	r1, r3
 8004272:	f012 fc99 	bl	8016ba8 <xQueueGenericSend>
 8004276:	2801      	cmp	r0, #1
 8004278:	d002      	beq.n	8004280 <StarLPTask+0x5d8>
				printf("semaphore 1c release failed\n");
 800427a:	488c      	ldr	r0, [pc, #560]	; (80044ac <StarLPTask+0x804>)
 800427c:	f022 fa86 	bl	802678c <puts>
			lcd_trigplot();		// update lcd trigger and noise plots
 8004280:	f7fe fcaa 	bl	8002bd8 <lcd_trigplot>
 8004284:	e62d      	b.n	8003ee2 <StarLPTask+0x23a>
			gainchanged = 0;
 8004286:	9306      	str	r3, [sp, #24]
 8004288:	e65b      	b.n	8003f42 <StarLPTask+0x29a>
			if ((!(lcd_initflag)) && (lastsec != onesectimer) && (lcd_currentpage == 0)) {
 800428a:	4c89      	ldr	r4, [pc, #548]	; (80044b0 <StarLPTask+0x808>)
 800428c:	8823      	ldrh	r3, [r4, #0]
 800428e:	4553      	cmp	r3, sl
 8004290:	4b88      	ldr	r3, [pc, #544]	; (80044b4 <StarLPTask+0x80c>)
 8004292:	f43f ae16 	beq.w	8003ec2 <StarLPTask+0x21a>
 8004296:	781a      	ldrb	r2, [r3, #0]
 8004298:	2a00      	cmp	r2, #0
 800429a:	f47f ae12 	bne.w	8003ec2 <StarLPTask+0x21a>
				timeinfo = *localtime(&localepochtime);
 800429e:	4886      	ldr	r0, [pc, #536]	; (80044b8 <StarLPTask+0x810>)
 80042a0:	f021 f8da 	bl	8025458 <localtime>
 80042a4:	4d85      	ldr	r5, [pc, #532]	; (80044bc <StarLPTask+0x814>)
 80042a6:	4684      	mov	ip, r0
 80042a8:	46ae      	mov	lr, r5
 80042aa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80042ae:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80042b2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80042b6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80042ba:	f8dc 3000 	ldr.w	r3, [ip]
				lastsec = onesectimer;
 80042be:	f8a4 a000 	strh.w	sl, [r4]
				timeinfo = *localtime(&localepochtime);
 80042c2:	f8ce 3000 	str.w	r3, [lr]
				lcd_time();		// display the clock on the LCD page 0
 80042c6:	f7fe f9bf 	bl	8002648 <lcd_time>
				if (timeinfo.tm_yday != lastday) {
 80042ca:	4b7d      	ldr	r3, [pc, #500]	; (80044c0 <StarLPTask+0x818>)
 80042cc:	69ea      	ldr	r2, [r5, #28]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	429a      	cmp	r2, r3
 80042d2:	f43f adfa 	beq.w	8003eca <StarLPTask+0x222>
					lcd_date();
 80042d6:	f7fe fa2b 	bl	8002730 <lcd_date>
 80042da:	e5f6      	b.n	8003eca <StarLPTask+0x222>
				statuspkt.jabcnt++;
 80042dc:	f8b9 2086 	ldrh.w	r2, [r9, #134]	; 0x86
				printf("Jabbering: %d\n", statuspkt.trigcount - jabtrigcnt);
 80042e0:	4878      	ldr	r0, [pc, #480]	; (80044c4 <StarLPTask+0x81c>)
				statuspkt.jabcnt++;
 80042e2:	3201      	adds	r2, #1
 80042e4:	b292      	uxth	r2, r2
 80042e6:	f8a9 2086 	strh.w	r2, [r9, #134]	; 0x86
				jabbertimeout = 1;		// 100mS seconds pause
 80042ea:	2201      	movs	r2, #1
				printf("Jabbering: %d\n", statuspkt.trigcount - jabtrigcnt);
 80042ec:	f8d9 107c 	ldr.w	r1, [r9, #124]	; 0x7c
 80042f0:	1ac9      	subs	r1, r1, r3
				jabbertimeout = 1;		// 100mS seconds pause
 80042f2:	4b75      	ldr	r3, [pc, #468]	; (80044c8 <StarLPTask+0x820>)
 80042f4:	601a      	str	r2, [r3, #0]
				printf("Jabbering: %d\n", statuspkt.trigcount - jabtrigcnt);
 80042f6:	f022 f9ad 	bl	8026654 <iprintf>
				if (pgagain == 0) {		// gain is at zero (gain 1)
 80042fa:	4b74      	ldr	r3, [pc, #464]	; (80044cc <StarLPTask+0x824>)
 80042fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004300:	b93b      	cbnz	r3, 8004312 <StarLPTask+0x66a>
					if (trigthresh < 4095)
 8004302:	4a63      	ldr	r2, [pc, #396]	; (8004490 <StarLPTask+0x7e8>)
 8004304:	f640 71fe 	movw	r1, #4094	; 0xffe
 8004308:	8813      	ldrh	r3, [r2, #0]
 800430a:	428b      	cmp	r3, r1
 800430c:	d801      	bhi.n	8004312 <StarLPTask+0x66a>
						trigthresh++;
 800430e:	3301      	adds	r3, #1
 8004310:	8013      	strh	r3, [r2, #0]
				if (agc) {
 8004312:	4b6f      	ldr	r3, [pc, #444]	; (80044d0 <StarLPTask+0x828>)
 8004314:	881b      	ldrh	r3, [r3, #0]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d179      	bne.n	800440e <StarLPTask+0x766>
				jabtrigcnt = statuspkt.trigcount;
 800431a:	f8d9 307c 	ldr.w	r3, [r9, #124]	; 0x7c
 800431e:	6023      	str	r3, [r4, #0]
				n = pretrigcnt - lastpretrigcnt;		// count pretriggers
 8004320:	4b6c      	ldr	r3, [pc, #432]	; (80044d4 <StarLPTask+0x82c>)
 8004322:	4a6d      	ldr	r2, [pc, #436]	; (80044d8 <StarLPTask+0x830>)
 8004324:	6819      	ldr	r1, [r3, #0]
 8004326:	6813      	ldr	r3, [r2, #0]
 8004328:	1acb      	subs	r3, r1, r3
				if (n > 5) {				// too many triggers in 100mS
 800432a:	2b05      	cmp	r3, #5
 800432c:	dd3b      	ble.n	80043a6 <StarLPTask+0x6fe>
					if (trigthresh < 4095)
 800432e:	4858      	ldr	r0, [pc, #352]	; (8004490 <StarLPTask+0x7e8>)
 8004330:	f640 74fe 	movw	r4, #4094	; 0xffe
 8004334:	8803      	ldrh	r3, [r0, #0]
 8004336:	42a3      	cmp	r3, r4
 8004338:	d801      	bhi.n	800433e <StarLPTask+0x696>
						trigthresh++;
 800433a:	3301      	adds	r3, #1
 800433c:	8003      	strh	r3, [r0, #0]
				lastpretrigcnt = pretrigcnt;	// (dont worry about 2^32 wrap)
 800433e:	2300      	movs	r3, #0
 8004340:	6011      	str	r1, [r2, #0]
 8004342:	9306      	str	r3, [sp, #24]
 8004344:	e5b7      	b.n	8003eb6 <StarLPTask+0x20e>
				printf("GPS serial comms problem?\n");
 8004346:	4865      	ldr	r0, [pc, #404]	; (80044dc <StarLPTask+0x834>)
 8004348:	f022 fa20 	bl	802678c <puts>
				if (gpsbadcount++ > 9) {
 800434c:	4a64      	ldr	r2, [pc, #400]	; (80044e0 <StarLPTask+0x838>)
 800434e:	6813      	ldr	r3, [r2, #0]
 8004350:	1c59      	adds	r1, r3, #1
 8004352:	2b09      	cmp	r3, #9
 8004354:	6011      	str	r1, [r2, #0]
 8004356:	f77f ae00 	ble.w	8003f5a <StarLPTask+0x2b2>
					printf("GPS bad - rebooting...\n");
 800435a:	4862      	ldr	r0, [pc, #392]	; (80044e4 <StarLPTask+0x83c>)
 800435c:	f022 fa16 	bl	802678c <puts>
					osDelay(3000);
 8004360:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8004364:	f012 f8f6 	bl	8016554 <osDelay>
					rebootme(5);
 8004368:	2005      	movs	r0, #5
 800436a:	f7ff fc7b 	bl	8003c64 <rebootme>
				HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 800436e:	2308      	movs	r3, #8
 8004370:	4a5d      	ldr	r2, [pc, #372]	; (80044e8 <StarLPTask+0x840>)
 8004372:	2100      	movs	r1, #0
 8004374:	485d      	ldr	r0, [pc, #372]	; (80044ec <StarLPTask+0x844>)
 8004376:	9300      	str	r3, [sp, #0]
 8004378:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800437c:	f005 fd32 	bl	8009de4 <HAL_DAC_Start_DMA>
 8004380:	e669      	b.n	8004056 <StarLPTask+0x3ae>
				strcpy(gpsstr, "\"<font color=red>**Lost GPS**<\/font>\"");  // for http
 8004382:	f8df c17c 	ldr.w	ip, [pc, #380]	; 8004500 <StarLPTask+0x858>
 8004386:	4c45      	ldr	r4, [pc, #276]	; (800449c <StarLPTask+0x7f4>)
 8004388:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800438c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800438e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8004392:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004394:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8004398:	f844 0b04 	str.w	r0, [r4], #4
 800439c:	8021      	strh	r1, [r4, #0]
 800439e:	e74a      	b.n	8004236 <StarLPTask+0x58e>
				HAL_GPIO_WritePin(GPIOD, LED_D2_Pin, GPIO_PIN_RESET);
 80043a0:	f008 fcf2 	bl	800cd88 <HAL_GPIO_WritePin>
 80043a4:	e698      	b.n	80040d8 <StarLPTask+0x430>
				if (n == 0) {		// no triggers in last 100mS
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d1c9      	bne.n	800433e <StarLPTask+0x696>
					if (trigthresh > MINTRIGTHRES)	// dont permit trigthresh < minimum
 80043aa:	4839      	ldr	r0, [pc, #228]	; (8004490 <StarLPTask+0x7e8>)
 80043ac:	8803      	ldrh	r3, [r0, #0]
 80043ae:	2b03      	cmp	r3, #3
 80043b0:	d9c5      	bls.n	800433e <StarLPTask+0x696>
						trigthresh--;
 80043b2:	3b01      	subs	r3, #1
 80043b4:	8003      	strh	r3, [r0, #0]
 80043b6:	e7c2      	b.n	800433e <StarLPTask+0x696>
				if (getpressure115() != HAL_OK) {
 80043b8:	f002 fb7c 	bl	8006ab4 <getpressure115>
 80043bc:	2800      	cmp	r0, #0
 80043be:	f43f add6 	beq.w	8003f6e <StarLPTask+0x2c6>
					printf("MPL115A2 error\n\r");
 80043c2:	484b      	ldr	r0, [pc, #300]	; (80044f0 <StarLPTask+0x848>)
 80043c4:	f022 f946 	bl	8026654 <iprintf>
 80043c8:	e5d1      	b.n	8003f6e <StarLPTask+0x2c6>
				lcd_showvars();
 80043ca:	f7fe f9d9 	bl	8002780 <lcd_showvars>
 80043ce:	e57c      	b.n	8003eca <StarLPTask+0x222>
					gainchanged = bumppga(-1);
 80043d0:	f04f 30ff 	mov.w	r0, #4294967295
 80043d4:	f002 fb28 	bl	8006a28 <bumppga>
 80043d8:	b203      	sxth	r3, r0
 80043da:	9306      	str	r3, [sp, #24]
				prevtrigs = trigs;
 80043dc:	f8db 3000 	ldr.w	r3, [fp]
 80043e0:	6023      	str	r3, [r4, #0]
				if (gainchanged > 0) {	// increased gain
 80043e2:	9b06      	ldr	r3, [sp, #24]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	f77f adac 	ble.w	8003f42 <StarLPTask+0x29a>
					if (trigthresh < (4095 - 10))
 80043ea:	882b      	ldrh	r3, [r5, #0]
 80043ec:	f640 72f4 	movw	r2, #4084	; 0xff4
 80043f0:	4293      	cmp	r3, r2
 80043f2:	f63f ada6 	bhi.w	8003f42 <StarLPTask+0x29a>
						trigthresh += 5;
 80043f6:	3305      	adds	r3, #5
 80043f8:	802b      	strh	r3, [r5, #0]
 80043fa:	e5a2      	b.n	8003f42 <StarLPTask+0x29a>
				if (getpressure3115() != HAL_OK) {
 80043fc:	f002 fc08 	bl	8006c10 <getpressure3115>
 8004400:	2800      	cmp	r0, #0
 8004402:	f43f adb4 	beq.w	8003f6e <StarLPTask+0x2c6>
					printf("MPL3115A2 error\n\r");
 8004406:	483b      	ldr	r0, [pc, #236]	; (80044f4 <StarLPTask+0x84c>)
 8004408:	f022 f924 	bl	8026654 <iprintf>
 800440c:	e5af      	b.n	8003f6e <StarLPTask+0x2c6>
					gainchanged = bumppga(-1);	// decrease gain
 800440e:	f04f 30ff 	mov.w	r0, #4294967295
 8004412:	f002 fb09 	bl	8006a28 <bumppga>
 8004416:	b203      	sxth	r3, r0
 8004418:	9306      	str	r3, [sp, #24]
				jabtrigcnt = statuspkt.trigcount;
 800441a:	f8d9 307c 	ldr.w	r3, [r9, #124]	; 0x7c
 800441e:	6023      	str	r3, [r4, #0]
 8004420:	e545      	b.n	8003eae <StarLPTask+0x206>
						gainchanged = bumppga(1);
 8004422:	2001      	movs	r0, #1
 8004424:	f002 fb00 	bl	8006a28 <bumppga>
				if (trigsin10sec > MAXTRIGS10S)
 8004428:	f8d8 3000 	ldr.w	r3, [r8]
 800442c:	2b0a      	cmp	r3, #10
 800442e:	d8cf      	bhi.n	80043d0 <StarLPTask+0x728>
						gainchanged = bumppga(1);
 8004430:	b203      	sxth	r3, r0
 8004432:	9306      	str	r3, [sp, #24]
 8004434:	e7d2      	b.n	80043dc <StarLPTask+0x734>
			HAL_IWDG_Refresh(&hiwdg);
 8004436:	4c30      	ldr	r4, [pc, #192]	; (80044f8 <StarLPTask+0x850>)
			osDelay(10);
 8004438:	200a      	movs	r0, #10
 800443a:	f012 f88b 	bl	8016554 <osDelay>
			HAL_IWDG_Refresh(&hiwdg);
 800443e:	4620      	mov	r0, r4
 8004440:	f009 fb26 	bl	800da90 <HAL_IWDG_Refresh>
		while (http_downloading)  {
 8004444:	682b      	ldr	r3, [r5, #0]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d1f6      	bne.n	8004438 <StarLPTask+0x790>
 800444a:	e464      	b.n	8003d16 <StarLPTask+0x6e>
				printf("LCD update required, wait for reboot and download..\n");
 800444c:	482b      	ldr	r0, [pc, #172]	; (80044fc <StarLPTask+0x854>)
 800444e:	f022 f99d 	bl	802678c <puts>
				rebootme(0);
 8004452:	2000      	movs	r0, #0
 8004454:	f7ff fc06 	bl	8003c64 <rebootme>
 8004458:	20002ee8 	.word	0x20002ee8
 800445c:	0802c3ec 	.word	0x0802c3ec
 8004460:	20000090 	.word	0x20000090
 8004464:	2000343c 	.word	0x2000343c
 8004468:	20003438 	.word	0x20003438
 800446c:	0802c3f4 	.word	0x0802c3f4
 8004470:	2000026c 	.word	0x2000026c
 8004474:	2000342c 	.word	0x2000342c
 8004478:	20003430 	.word	0x20003430
 800447c:	200000b0 	.word	0x200000b0
 8004480:	20000780 	.word	0x20000780
 8004484:	0802c3fc 	.word	0x0802c3fc
 8004488:	20000164 	.word	0x20000164
 800448c:	2000072c 	.word	0x2000072c
 8004490:	20000002 	.word	0x20000002
 8004494:	20000278 	.word	0x20000278
 8004498:	200034a0 	.word	0x200034a0
 800449c:	20000050 	.word	0x20000050
 80044a0:	0802c4a4 	.word	0x0802c4a4
 80044a4:	0802c4f4 	.word	0x0802c4f4
 80044a8:	0802c510 	.word	0x0802c510
 80044ac:	0802c51c 	.word	0x0802c51c
 80044b0:	20000010 	.word	0x20000010
 80044b4:	20001a88 	.word	0x20001a88
 80044b8:	20001b48 	.word	0x20001b48
 80044bc:	20001f64 	.word	0x20001f64
 80044c0:	20001a7c 	.word	0x20001a7c
 80044c4:	0802c3d0 	.word	0x0802c3d0
 80044c8:	20000734 	.word	0x20000734
 80044cc:	20003428 	.word	0x20003428
 80044d0:	2000004c 	.word	0x2000004c
 80044d4:	20000788 	.word	0x20000788
 80044d8:	20002dd8 	.word	0x20002dd8
 80044dc:	0802c538 	.word	0x0802c538
 80044e0:	20002190 	.word	0x20002190
 80044e4:	0802c554 	.word	0x0802c554
 80044e8:	0802c954 	.word	0x0802c954
 80044ec:	20002290 	.word	0x20002290
 80044f0:	0802c56c 	.word	0x0802c56c
 80044f4:	0802c580 	.word	0x0802c580
 80044f8:	20002688 	.word	0x20002688
 80044fc:	0802c610 	.word	0x0802c610
 8004500:	0802c4cc 	.word	0x0802c4cc
 8004504:	4604      	mov	r4, r0
		printf("Console Rx Queue not created... rebooting...\n");
 8004506:	4803      	ldr	r0, [pc, #12]	; (8004514 <StarLPTask+0x86c>)
 8004508:	f022 f940 	bl	802678c <puts>
		rebootme(0);
 800450c:	4620      	mov	r0, r4
 800450e:	f7ff fba9 	bl	8003c64 <rebootme>
 8004512:	bf00      	nop
 8004514:	0802c344 	.word	0x0802c344

08004518 <HAL_DAC_ConvCpltCallbackCh1>:
	HAL_DAC_Stop_DMA(hdac, DAC_CHANNEL_1);
 8004518:	2100      	movs	r1, #0
 800451a:	f005 bcff 	b.w	8009f1c <HAL_DAC_Stop_DMA>
 800451e:	bf00      	nop

08004520 <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) { // every second 1 pps (on external signal)
 8004520:	b538      	push	{r3, r4, r5, lr}
	if (htim->Instance == TIM2) {
 8004522:	6803      	ldr	r3, [r0, #0]
 8004524:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004528:	d003      	beq.n	8004532 <HAL_TIM_IC_CaptureCallback+0x12>
	} else if (htim->Instance == TIM4) {
 800452a:	4a15      	ldr	r2, [pc, #84]	; (8004580 <HAL_TIM_IC_CaptureCallback+0x60>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d021      	beq.n	8004574 <HAL_TIM_IC_CaptureCallback+0x54>
}
 8004530:	bd38      	pop	{r3, r4, r5, pc}
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8004532:	4c14      	ldr	r4, [pc, #80]	; (8004584 <HAL_TIM_IC_CaptureCallback+0x64>)
 8004534:	4b14      	ldr	r3, [pc, #80]	; (8004588 <HAL_TIM_IC_CaptureCallback+0x68>)
 8004536:	7ba1      	ldrb	r1, [r4, #14]
		if (!(ledsenabled)) {
 8004538:	4a14      	ldr	r2, [pc, #80]	; (800458c <HAL_TIM_IC_CaptureCallback+0x6c>)
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 800453a:	3101      	adds	r1, #1
 800453c:	4814      	ldr	r0, [pc, #80]	; (8004590 <HAL_TIM_IC_CaptureCallback+0x70>)
		if (!(ledsenabled)) {
 800453e:	8812      	ldrh	r2, [r2, #0]
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8004540:	fba3 5301 	umull	r5, r3, r3, r1
 8004544:	095b      	lsrs	r3, r3, #5
 8004546:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 800454a:	eba1 0383 	sub.w	r3, r1, r3, lsl #2
			HAL_GPIO_WritePin(GPIOD, LED_D1_Pin, GPIO_PIN_RESET);
 800454e:	f44f 6100 	mov.w	r1, #2048	; 0x800
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8004552:	7003      	strb	r3, [r0, #0]
			HAL_GPIO_WritePin(GPIOD, LED_D1_Pin, GPIO_PIN_RESET);
 8004554:	480f      	ldr	r0, [pc, #60]	; (8004594 <HAL_TIM_IC_CaptureCallback+0x74>)
		if (!(ledsenabled)) {
 8004556:	b152      	cbz	r2, 800456e <HAL_TIM_IC_CaptureCallback+0x4e>
			HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8004558:	f008 fc30 	bl	800cdbc <HAL_GPIO_TogglePin>
		diff = lastcap;
 800455c:	4d0e      	ldr	r5, [pc, #56]	; (8004598 <HAL_TIM_IC_CaptureCallback+0x78>)
		statuspkt.clktrim = movavg(diff);
 800455e:	6828      	ldr	r0, [r5, #0]
 8004560:	f001 f960 	bl	8005824 <movavg>
		lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 8004564:	4b0d      	ldr	r3, [pc, #52]	; (800459c <HAL_TIM_IC_CaptureCallback+0x7c>)
		statuspkt.clktrim = movavg(diff);
 8004566:	65a0      	str	r0, [r4, #88]	; 0x58
		lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	602b      	str	r3, [r5, #0]
}
 800456c:	bd38      	pop	{r3, r4, r5, pc}
			HAL_GPIO_WritePin(GPIOD, LED_D1_Pin, GPIO_PIN_RESET);
 800456e:	f008 fc0b 	bl	800cd88 <HAL_GPIO_WritePin>
 8004572:	e7f3      	b.n	800455c <HAL_TIM_IC_CaptureCallback+0x3c>
		printf("Timer4 callback\n");
 8004574:	480a      	ldr	r0, [pc, #40]	; (80045a0 <HAL_TIM_IC_CaptureCallback+0x80>)
}
 8004576:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		printf("Timer4 callback\n");
 800457a:	f022 b907 	b.w	802678c <puts>
 800457e:	bf00      	nop
 8004580:	40000800 	.word	0x40000800
 8004584:	20003034 	.word	0x20003034
 8004588:	88888889 	.word	0x88888889
 800458c:	200002ac 	.word	0x200002ac
 8004590:	2000078c 	.word	0x2000078c
 8004594:	40020c00 	.word	0x40020c00
 8004598:	20002dd4 	.word	0x20002dd4
 800459c:	200007a4 	.word	0x200007a4
 80045a0:	0802c644 	.word	0x0802c644

080045a4 <getboardpcb>:
void getboardpcb() {
 80045a4:	b508      	push	{r3, lr}
	if ((HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET)) {// floats high on SPLAT1, so this must be a lightningboard
 80045a6:	2101      	movs	r1, #1
 80045a8:	4804      	ldr	r0, [pc, #16]	; (80045bc <getboardpcb+0x18>)
 80045aa:	f008 fbdb 	bl	800cd64 <HAL_GPIO_ReadPin>
		circuitboardpcb = SPLATBOARD1;		// assumed
 80045ae:	2800      	cmp	r0, #0
 80045b0:	4b03      	ldr	r3, [pc, #12]	; (80045c0 <getboardpcb+0x1c>)
 80045b2:	bf0c      	ite	eq
 80045b4:	2216      	moveq	r2, #22
 80045b6:	220b      	movne	r2, #11
 80045b8:	601a      	str	r2, [r3, #0]
}
 80045ba:	bd08      	pop	{r3, pc}
 80045bc:	40020800 	.word	0x40020800
 80045c0:	20002180 	.word	0x20002180

080045c4 <uart2_rxdone>:
void uart2_rxdone() {
 80045c4:	b508      	push	{r3, lr}
	xQueueSendToBackFromISR(consolerxq, &con_ch, NULL);
 80045c6:	4807      	ldr	r0, [pc, #28]	; (80045e4 <uart2_rxdone+0x20>)
 80045c8:	2300      	movs	r3, #0
 80045ca:	4907      	ldr	r1, [pc, #28]	; (80045e8 <uart2_rxdone+0x24>)
 80045cc:	461a      	mov	r2, r3
 80045ce:	6800      	ldr	r0, [r0, #0]
 80045d0:	f012 fbea 	bl	8016da8 <xQueueGenericSendFromISR>
	HAL_UART_Receive_IT(&huart2, &con_ch, 1);
 80045d4:	2201      	movs	r2, #1
 80045d6:	4904      	ldr	r1, [pc, #16]	; (80045e8 <uart2_rxdone+0x24>)
 80045d8:	4804      	ldr	r0, [pc, #16]	; (80045ec <uart2_rxdone+0x28>)
}
 80045da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_UART_Receive_IT(&huart2, &con_ch, 1);
 80045de:	f00f bee3 	b.w	80143a8 <HAL_UART_Receive_IT>
 80045e2:	bf00      	nop
 80045e4:	20002188 	.word	0x20002188
 80045e8:	20002184 	.word	0x20002184
 80045ec:	20002a34 	.word	0x20002a34

080045f0 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
	/* USER CODE BEGIN Callback 0 */

#ifdef configGENERATE_RUN_TIME_STATS

	if (htim->Instance == TIM14) {				// TIM14 used for RTOS profiling
 80045f0:	4a25      	ldr	r2, [pc, #148]	; (8004688 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80045f2:	6803      	ldr	r3, [r0, #0]
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d029      	beq.n	800464c <HAL_TIM_PeriodElapsedCallback+0x5c>
		rtos_debug_timer++;
		return;
	}
#endif

	if (htim->Instance == TIM5) {// TIM5 interrupt is used as hook to run ADC_Conv_complete() at a lower IRQ  priority than dmacomplete
 80045f8:	4a24      	ldr	r2, [pc, #144]	; (800468c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d02d      	beq.n	800465a <HAL_TIM_PeriodElapsedCallback+0x6a>
//		printf("T5\n");
		ADC_Conv_complete();			// It is a one-shot
		return;
	}

	if (htim->Instance == TIM2) {
 80045fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004602:	d02c      	beq.n	800465e <HAL_TIM_PeriodElapsedCallback+0x6e>
		printf("T2P PeriodElapsedCallback %lu %lu\n", t2cap[0], statuspkt.clktrim);
		return;
	}
	if (htim->Instance == TIM3) {
 8004604:	4a22      	ldr	r2, [pc, #136]	; (8004690 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d030      	beq.n	800466c <HAL_TIM_PeriodElapsedCallback+0x7c>
		printf("T3 PeriodElapsedCallback\n");
		return;
	}

	if (htim->Instance == TIM6) { // 1 second (internally timed, not compensated by GPS)
 800460a:	4a22      	ldr	r2, [pc, #136]	; (8004694 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d005      	beq.n	800461c <HAL_TIM_PeriodElapsedCallback+0x2c>
		}
		return;
	}

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM12) {
 8004610:	4a21      	ldr	r2, [pc, #132]	; (8004698 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d01f      	beq.n	8004656 <HAL_TIM_PeriodElapsedCallback+0x66>
		HAL_IncTick();
	}
	/* USER CODE BEGIN Callback 1 */
	else {
		printf("Unknown Timer Period Elapsed callback\n");
 8004616:	4821      	ldr	r0, [pc, #132]	; (800469c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8004618:	f022 b8b8 	b.w	802678c <puts>
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800461c:	b510      	push	{r4, lr}
		t1sec++;
 800461e:	4920      	ldr	r1, [pc, #128]	; (80046a0 <HAL_TIM_PeriodElapsedCallback+0xb0>)
		statuspkt.sysuptime++;
 8004620:	4c20      	ldr	r4, [pc, #128]	; (80046a4 <HAL_TIM_PeriodElapsedCallback+0xb4>)
		t1sec++;
 8004622:	680a      	ldr	r2, [r1, #0]
		statuspkt.sysuptime++;
 8004624:	6e63      	ldr	r3, [r4, #100]	; 0x64
		if (netup)
 8004626:	4820      	ldr	r0, [pc, #128]	; (80046a8 <HAL_TIM_PeriodElapsedCallback+0xb8>)
		t1sec++;
 8004628:	3201      	adds	r2, #1
		statuspkt.sysuptime++;
 800462a:	3301      	adds	r3, #1
		if (netup)
 800462c:	7800      	ldrb	r0, [r0, #0]
		t1sec++;
 800462e:	600a      	str	r2, [r1, #0]
		statuspkt.sysuptime++;
 8004630:	6663      	str	r3, [r4, #100]	; 0x64
		if (netup)
 8004632:	b110      	cbz	r0, 800463a <HAL_TIM_PeriodElapsedCallback+0x4a>
			statuspkt.netuptime++;
 8004634:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8004636:	3301      	adds	r3, #1
 8004638:	66a3      	str	r3, [r4, #104]	; 0x68
		if (gpslocked) {
 800463a:	4b1c      	ldr	r3, [pc, #112]	; (80046ac <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800463c:	781b      	ldrb	r3, [r3, #0]
 800463e:	b9c3      	cbnz	r3, 8004672 <HAL_TIM_PeriodElapsedCallback+0x82>
			epochvalid = 0;
 8004640:	4a1b      	ldr	r2, [pc, #108]	; (80046b0 <HAL_TIM_PeriodElapsedCallback+0xc0>)
			statuspkt.gpsuptime = 0;	// gps uptime is zero
 8004642:	66e3      	str	r3, [r4, #108]	; 0x6c
			epochvalid = 0;
 8004644:	7013      	strb	r3, [r2, #0]
			statuspkt.epochsecs = 0;	// make epoch time obviously wrong
 8004646:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
	}
	/* USER CODE END Callback 1 */
}
 800464a:	bd10      	pop	{r4, pc}
		rtos_debug_timer++;
 800464c:	4a19      	ldr	r2, [pc, #100]	; (80046b4 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800464e:	6813      	ldr	r3, [r2, #0]
 8004650:	3301      	adds	r3, #1
 8004652:	6013      	str	r3, [r2, #0]
		return;
 8004654:	4770      	bx	lr
		HAL_IncTick();
 8004656:	f004 be09 	b.w	800926c <HAL_IncTick>
		ADC_Conv_complete();			// It is a one-shot
 800465a:	f7fc b917 	b.w	800088c <ADC_Conv_complete>
		printf("T2P PeriodElapsedCallback %lu %lu\n", t2cap[0], statuspkt.clktrim);
 800465e:	4a11      	ldr	r2, [pc, #68]	; (80046a4 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8004660:	4b15      	ldr	r3, [pc, #84]	; (80046b8 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8004662:	4816      	ldr	r0, [pc, #88]	; (80046bc <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8004664:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004666:	6819      	ldr	r1, [r3, #0]
 8004668:	f021 bff4 	b.w	8026654 <iprintf>
		printf("T3 PeriodElapsedCallback\n");
 800466c:	4814      	ldr	r0, [pc, #80]	; (80046c0 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800466e:	f022 b88d 	b.w	802678c <puts>
			statuspkt.gpsuptime++;
 8004672:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8004674:	3301      	adds	r3, #1
 8004676:	66e3      	str	r3, [r4, #108]	; 0x6c
				statuspkt.epochsecs = calcepoch32();
 8004678:	f001 f94e 	bl	8005918 <calcepoch32>
				epochvalid = 1;
 800467c:	4b0c      	ldr	r3, [pc, #48]	; (80046b0 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800467e:	2201      	movs	r2, #1
				statuspkt.epochsecs = calcepoch32();
 8004680:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
				epochvalid = 1;
 8004684:	701a      	strb	r2, [r3, #0]
}
 8004686:	bd10      	pop	{r4, pc}
 8004688:	40002000 	.word	0x40002000
 800468c:	40000c00 	.word	0x40000c00
 8004690:	40000400 	.word	0x40000400
 8004694:	40001000 	.word	0x40001000
 8004698:	40001800 	.word	0x40001800
 800469c:	0802c6e4 	.word	0x0802c6e4
 80046a0:	20002e0c 	.word	0x20002e0c
 80046a4:	20003034 	.word	0x20003034
 80046a8:	20000782 	.word	0x20000782
 80046ac:	200034a0 	.word	0x200034a0
 80046b0:	20003498 	.word	0x20003498
 80046b4:	20002e00 	.word	0x20002e00
 80046b8:	200007a4 	.word	0x200007a4
 80046bc:	0802c6a4 	.word	0x0802c6a4
 80046c0:	0802c6c8 	.word	0x0802c6c8

080046c4 <Error_Handler>:
 */
void Error_Handler(void) {
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1) {
		printf("HAL error (main.c 2343)\n");
 80046c4:	4c02      	ldr	r4, [pc, #8]	; (80046d0 <Error_Handler+0xc>)
void Error_Handler(void) {
 80046c6:	b508      	push	{r3, lr}
		printf("HAL error (main.c 2343)\n");
 80046c8:	4620      	mov	r0, r4
 80046ca:	f022 f85f 	bl	802678c <puts>
	while (1) {
 80046ce:	e7fb      	b.n	80046c8 <Error_Handler+0x4>
 80046d0:	0802c70c 	.word	0x0802c70c

080046d4 <SystemClock_Config>:
void SystemClock_Config(void) {
 80046d4:	b530      	push	{r4, r5, lr}
 80046d6:	b095      	sub	sp, #84	; 0x54
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80046d8:	2234      	movs	r2, #52	; 0x34
 80046da:	2100      	movs	r1, #0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80046dc:	2402      	movs	r4, #2
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80046de:	a807      	add	r0, sp, #28
 80046e0:	f021 f81a 	bl	8025718 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80046e4:	2300      	movs	r3, #0
 80046e6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80046ea:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80046ee:	9306      	str	r3, [sp, #24]
	HAL_PWR_EnableBkUpAccess();
 80046f0:	f009 ff5e 	bl	800e5b0 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_PWR_CLK_ENABLE();
 80046f4:	4a20      	ldr	r2, [pc, #128]	; (8004778 <SystemClock_Config+0xa4>)
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80046f6:	a807      	add	r0, sp, #28
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80046f8:	4b20      	ldr	r3, [pc, #128]	; (800477c <SystemClock_Config+0xa8>)
	__HAL_RCC_PWR_CLK_ENABLE();
 80046fa:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80046fc:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8004700:	6411      	str	r1, [r2, #64]	; 0x40
 8004702:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004704:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8004708:	9200      	str	r2, [sp, #0]
 800470a:	9a00      	ldr	r2, [sp, #0]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8004712:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE;
 8004714:	2209      	movs	r2, #9
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004716:	681b      	ldr	r3, [r3, #0]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004718:	940d      	str	r4, [sp, #52]	; 0x34
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800471a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800471e:	9411      	str	r4, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLR = 2;
 8004720:	9413      	str	r4, [sp, #76]	; 0x4c
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004722:	9301      	str	r3, [sp, #4]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004724:	f44f 3380 	mov.w	r3, #65536	; 0x10000
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004728:	9901      	ldr	r1, [sp, #4]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800472a:	e9cd 2307 	strd	r2, r3, [sp, #28]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800472e:	2201      	movs	r2, #1
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004730:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004734:	920c      	str	r2, [sp, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLN = 216;
 8004736:	2204      	movs	r2, #4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004738:	930e      	str	r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLN = 216;
 800473a:	23d8      	movs	r3, #216	; 0xd8
 800473c:	e9cd 230f 	strd	r2, r3, [sp, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLQ = 6;
 8004740:	2306      	movs	r3, #6
 8004742:	9312      	str	r3, [sp, #72]	; 0x48
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8004744:	f009 ff76 	bl	800e634 <HAL_RCC_OscConfig>
 8004748:	b9a0      	cbnz	r0, 8004774 <SystemClock_Config+0xa0>
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 800474a:	f009 ff39 	bl	800e5c0 <HAL_PWREx_EnableOverDrive>
 800474e:	4603      	mov	r3, r0
 8004750:	b980      	cbnz	r0, 8004774 <SystemClock_Config+0xa0>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004752:	220f      	movs	r2, #15
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004754:	f44f 55a0 	mov.w	r5, #5120	; 0x1400
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK) {
 8004758:	a802      	add	r0, sp, #8
 800475a:	2107      	movs	r1, #7
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800475c:	e9cd 2402 	strd	r2, r4, [sp, #8]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004760:	f44f 5280 	mov.w	r2, #4096	; 0x1000
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004764:	e9cd 3504 	strd	r3, r5, [sp, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004768:	9206      	str	r2, [sp, #24]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK) {
 800476a:	f00a fa39 	bl	800ebe0 <HAL_RCC_ClockConfig>
 800476e:	b908      	cbnz	r0, 8004774 <SystemClock_Config+0xa0>
}
 8004770:	b015      	add	sp, #84	; 0x54
 8004772:	bd30      	pop	{r4, r5, pc}
		Error_Handler();
 8004774:	f7ff ffa6 	bl	80046c4 <Error_Handler>
 8004778:	40023800 	.word	0x40023800
 800477c:	40007000 	.word	0x40007000

08004780 <PeriphCommonClock_Config>:
void PeriphCommonClock_Config(void) {
 8004780:	b510      	push	{r4, lr}
 8004782:	b0a4      	sub	sp, #144	; 0x90
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 8004784:	228c      	movs	r2, #140	; 0x8c
 8004786:	2100      	movs	r1, #0
	PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8004788:	2403      	movs	r4, #3
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 800478a:	a801      	add	r0, sp, #4
 800478c:	f020 ffc4 	bl	8025718 <memset>
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8004790:	22c0      	movs	r2, #192	; 0xc0
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8004792:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8004796:	2302      	movs	r3, #2
	PeriphClkInitStruct.PLLSAIDivQ = 1;
 8004798:	2101      	movs	r1, #1
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 800479a:	9205      	str	r2, [sp, #20]
	PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 800479c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80047a0:	9000      	str	r0, [sp, #0]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 80047a2:	4668      	mov	r0, sp
	PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 80047a4:	9408      	str	r4, [sp, #32]
	PeriphClkInitStruct.PLLSAIDivQ = 1;
 80047a6:	910a      	str	r1, [sp, #40]	; 0x28
	PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 80047a8:	921f      	str	r2, [sp, #124]	; 0x7c
	PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80047aa:	e9cd 3306 	strd	r3, r3, [sp, #24]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 80047ae:	f00a fb7d 	bl	800eeac <HAL_RCCEx_PeriphCLKConfig>
 80047b2:	b908      	cbnz	r0, 80047b8 <PeriphCommonClock_Config+0x38>
}
 80047b4:	b024      	add	sp, #144	; 0x90
 80047b6:	bd10      	pop	{r4, pc}
		Error_Handler();
 80047b8:	f7ff ff84 	bl	80046c4 <Error_Handler>

080047bc <main>:
int main(void) {
 80047bc:	b580      	push	{r7, lr}
 80047be:	b0dc      	sub	sp, #368	; 0x170
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{

	__ASM volatile ("dsb 0xF":::"memory");
 80047c0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80047c4:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80047c8:	4bc2      	ldr	r3, [pc, #776]	; (8004ad4 <main+0x318>)
 80047ca:	2400      	movs	r4, #0
 80047cc:	f8c3 4250 	str.w	r4, [r3, #592]	; 0x250
	__ASM volatile ("dsb 0xF":::"memory");
 80047d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80047d4:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80047d8:	695a      	ldr	r2, [r3, #20]
 80047da:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80047de:	615a      	str	r2, [r3, #20]
	__ASM volatile ("dsb 0xF":::"memory");
 80047e0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80047e4:	f3bf 8f6f 	isb	sy
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80047e8:	4dbb      	ldr	r5, [pc, #748]	; (8004ad8 <main+0x31c>)
	HAL_Init();
 80047ea:	f004 fd2d 	bl	8009248 <HAL_Init>
	SystemClock_Config();
 80047ee:	f7ff ff71 	bl	80046d4 <SystemClock_Config>
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80047f2:	2703      	movs	r7, #3
	PeriphCommonClock_Config();
 80047f4:	f7ff ffc4 	bl	8004780 <PeriphCommonClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80047f8:	9459      	str	r4, [sp, #356]	; 0x164
	HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 80047fa:	4622      	mov	r2, r4
 80047fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004800:	48b6      	ldr	r0, [pc, #728]	; (8004adc <main+0x320>)
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004802:	f44f 1888 	mov.w	r8, #1114112	; 0x110000
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004806:	2601      	movs	r6, #1
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004808:	f04f 0902 	mov.w	r9, #2
	GPIO_InitStruct.Pin = probe1_Pin;
 800480c:	f44f 7a00 	mov.w	sl, #512	; 0x200
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8004810:	e9cd 4455 	strd	r4, r4, [sp, #340]	; 0x154
 8004814:	e9cd 4457 	strd	r4, r4, [sp, #348]	; 0x15c
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8004818:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800481a:	f043 0310 	orr.w	r3, r3, #16
 800481e:	632b      	str	r3, [r5, #48]	; 0x30
 8004820:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004822:	f003 0310 	and.w	r3, r3, #16
 8004826:	9303      	str	r3, [sp, #12]
 8004828:	9b03      	ldr	r3, [sp, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800482a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800482c:	f043 0304 	orr.w	r3, r3, #4
 8004830:	632b      	str	r3, [r5, #48]	; 0x30
 8004832:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004834:	f003 0304 	and.w	r3, r3, #4
 8004838:	9304      	str	r3, [sp, #16]
 800483a:	9b04      	ldr	r3, [sp, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800483c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800483e:	f043 0320 	orr.w	r3, r3, #32
 8004842:	632b      	str	r3, [r5, #48]	; 0x30
 8004844:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004846:	f003 0320 	and.w	r3, r3, #32
 800484a:	9305      	str	r3, [sp, #20]
 800484c:	9b05      	ldr	r3, [sp, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800484e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004850:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004854:	632b      	str	r3, [r5, #48]	; 0x30
 8004856:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004858:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800485c:	9306      	str	r3, [sp, #24]
 800485e:	9b06      	ldr	r3, [sp, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8004860:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004862:	f043 0301 	orr.w	r3, r3, #1
 8004866:	632b      	str	r3, [r5, #48]	; 0x30
 8004868:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800486a:	f003 0301 	and.w	r3, r3, #1
 800486e:	9307      	str	r3, [sp, #28]
 8004870:	9b07      	ldr	r3, [sp, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004872:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004874:	f043 0302 	orr.w	r3, r3, #2
 8004878:	632b      	str	r3, [r5, #48]	; 0x30
 800487a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800487c:	f003 0302 	and.w	r3, r3, #2
 8004880:	9308      	str	r3, [sp, #32]
 8004882:	9b08      	ldr	r3, [sp, #32]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8004884:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004886:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800488a:	632b      	str	r3, [r5, #48]	; 0x30
 800488c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800488e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004892:	9309      	str	r3, [sp, #36]	; 0x24
 8004894:	9b09      	ldr	r3, [sp, #36]	; 0x24
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8004896:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004898:	f043 0308 	orr.w	r3, r3, #8
 800489c:	632b      	str	r3, [r5, #48]	; 0x30
 800489e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80048a0:	f003 0308 	and.w	r3, r3, #8
 80048a4:	930a      	str	r3, [sp, #40]	; 0x28
 80048a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 80048a8:	f008 fa6e 	bl	800cd88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | GPIO_PIN_11 | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 80048ac:	4622      	mov	r2, r4
 80048ae:	f644 0181 	movw	r1, #18561	; 0x4881
 80048b2:	488b      	ldr	r0, [pc, #556]	; (8004ae0 <main+0x324>)
 80048b4:	f008 fa68 	bl	800cd88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, XBEE_DTR_Pin | GPIO_PIN_12 | LP_FILT_Pin | GPIO_PIN_15, GPIO_PIN_RESET);
 80048b8:	4622      	mov	r2, r4
 80048ba:	f44f 4154 	mov.w	r1, #54272	; 0xd400
 80048be:	4889      	ldr	r0, [pc, #548]	; (8004ae4 <main+0x328>)
 80048c0:	f008 fa62 	bl	800cd88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, LED_D1_Pin | LED_D2_Pin | LED_D3_Pin | LED_D4_Pin | LED_D5_Pin, GPIO_PIN_SET);
 80048c4:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 80048c8:	4887      	ldr	r0, [pc, #540]	; (8004ae8 <main+0x32c>)
 80048ca:	2201      	movs	r2, #1
 80048cc:	f008 fa5c 	bl	800cd88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin | USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80048d0:	4622      	mov	r2, r4
 80048d2:	2144      	movs	r1, #68	; 0x44
 80048d4:	4885      	ldr	r0, [pc, #532]	; (8004aec <main+0x330>)
 80048d6:	f008 fa57 	bl	800cd88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(probe2_GPIO_Port, probe2_Pin, GPIO_PIN_RESET);
 80048da:	4622      	mov	r2, r4
 80048dc:	2102      	movs	r1, #2
 80048de:	4882      	ldr	r0, [pc, #520]	; (8004ae8 <main+0x32c>)
 80048e0:	f008 fa52 	bl	800cd88 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_11 | GPIO_PIN_13;
 80048e4:	f642 1388 	movw	r3, #10632	; 0x2988
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80048e8:	a955      	add	r1, sp, #340	; 0x154
 80048ea:	487e      	ldr	r0, [pc, #504]	; (8004ae4 <main+0x328>)
	GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_11 | GPIO_PIN_13;
 80048ec:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048ee:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80048f2:	f007 ff9d 	bl	800c830 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = USER_Btn_Pin;
 80048f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80048fa:	a955      	add	r1, sp, #340	; 0x154
 80048fc:	487c      	ldr	r0, [pc, #496]	; (8004af0 <main+0x334>)
	GPIO_InitStruct.Pin = USER_Btn_Pin;
 80048fe:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004900:	f8cd 8158 	str.w	r8, [sp, #344]	; 0x158
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004904:	9457      	str	r4, [sp, #348]	; 0x15c
	HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8004906:	f007 ff93 	bl	800c830 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_10 | GPIO_PIN_11
 800490a:	f643 533c 	movw	r3, #15676	; 0x3d3c
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800490e:	a955      	add	r1, sp, #340	; 0x154
 8004910:	4872      	ldr	r0, [pc, #456]	; (8004adc <main+0x320>)
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_10 | GPIO_PIN_11
 8004912:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004914:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004918:	f007 ff8a 	bl	800c830 <HAL_GPIO_Init>
	HAL_GPIO_Init(probe1_GPIO_Port, &GPIO_InitStruct);
 800491c:	a955      	add	r1, sp, #340	; 0x154
 800491e:	486f      	ldr	r0, [pc, #444]	; (8004adc <main+0x320>)
	GPIO_InitStruct.Pin = probe1_Pin;
 8004920:	f8cd a154 	str.w	sl, [sp, #340]	; 0x154
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004924:	f8cd 9160 	str.w	r9, [sp, #352]	; 0x160
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004928:	e9cd 6656 	strd	r6, r6, [sp, #344]	; 0x158
	HAL_GPIO_Init(probe1_GPIO_Port, &GPIO_InitStruct);
 800492c:	f007 ff80 	bl	800c830 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004930:	a955      	add	r1, sp, #340	; 0x154
 8004932:	486f      	ldr	r0, [pc, #444]	; (8004af0 <main+0x334>)
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004934:	9657      	str	r6, [sp, #348]	; 0x15c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004936:	e9cd 6455 	strd	r6, r4, [sp, #340]	; 0x154
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800493a:	f007 ff79 	bl	800c830 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800493e:	2340      	movs	r3, #64	; 0x40
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004940:	a955      	add	r1, sp, #340	; 0x154
 8004942:	486c      	ldr	r0, [pc, #432]	; (8004af4 <main+0x338>)
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004944:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004946:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800494a:	f007 ff71 	bl	800c830 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = LD1_Pin | GPIO_PIN_11 | LD3_Pin | LD2_Pin;
 800494e:	f644 0381 	movw	r3, #18561	; 0x4881
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004952:	a955      	add	r1, sp, #340	; 0x154
 8004954:	4862      	ldr	r0, [pc, #392]	; (8004ae0 <main+0x324>)
	GPIO_InitStruct.Pin = LD1_Pin | GPIO_PIN_11 | LD3_Pin | LD2_Pin;
 8004956:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004958:	9458      	str	r4, [sp, #352]	; 0x160
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800495a:	e9cd 6456 	strd	r6, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800495e:	f007 ff67 	bl	800c830 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_5;
 8004962:	2322      	movs	r3, #34	; 0x22
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004964:	a955      	add	r1, sp, #340	; 0x154
 8004966:	485e      	ldr	r0, [pc, #376]	; (8004ae0 <main+0x324>)
	GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_5;
 8004968:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800496a:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800496e:	f007 ff5f 	bl	800c830 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_10
 8004972:	f24d 533b 	movw	r3, #54587	; 0xd53b
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004976:	a955      	add	r1, sp, #340	; 0x154
 8004978:	485c      	ldr	r0, [pc, #368]	; (8004aec <main+0x330>)
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_10
 800497a:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800497c:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004980:	f007 ff56 	bl	800c830 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004984:	a955      	add	r1, sp, #340	; 0x154
 8004986:	4857      	ldr	r0, [pc, #348]	; (8004ae4 <main+0x328>)
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004988:	9457      	str	r4, [sp, #348]	; 0x15c
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800498a:	e9cd a855 	strd	sl, r8, [sp, #340]	; 0x154
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800498e:	f007 ff4f 	bl	800c830 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = XBEE_DTR_Pin | GPIO_PIN_12 | LP_FILT_Pin | GPIO_PIN_15;
 8004992:	f44f 4354 	mov.w	r3, #54272	; 0xd400
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004996:	a955      	add	r1, sp, #340	; 0x154
 8004998:	4852      	ldr	r0, [pc, #328]	; (8004ae4 <main+0x328>)
	GPIO_InitStruct.Pin = XBEE_DTR_Pin | GPIO_PIN_12 | LP_FILT_Pin | GPIO_PIN_15;
 800499a:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800499c:	f04f 0880 	mov.w	r8, #128	; 0x80
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049a0:	9458      	str	r4, [sp, #352]	; 0x160
	GPIO_InitStruct.Alternate = GPIO_AF12_MDIOS;
 80049a2:	f04f 0a0c 	mov.w	sl, #12
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049a6:	e9cd 6456 	strd	r6, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80049aa:	f007 ff41 	bl	800c830 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_7;
 80049ae:	f240 4385 	movw	r3, #1157	; 0x485
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80049b2:	a955      	add	r1, sp, #340	; 0x154
 80049b4:	484c      	ldr	r0, [pc, #304]	; (8004ae8 <main+0x32c>)
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_7;
 80049b6:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049b8:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80049bc:	f007 ff38 	bl	800c830 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = LED_D1_Pin | LED_D2_Pin | LED_D3_Pin | LED_D4_Pin | LED_D5_Pin;
 80049c0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80049c4:	a955      	add	r1, sp, #340	; 0x154
 80049c6:	4848      	ldr	r0, [pc, #288]	; (8004ae8 <main+0x32c>)
	GPIO_InitStruct.Pin = LED_D1_Pin | LED_D2_Pin | LED_D3_Pin | LED_D4_Pin | LED_D5_Pin;
 80049c8:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049ca:	9458      	str	r4, [sp, #352]	; 0x160
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049cc:	e9cd 6456 	strd	r6, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80049d0:	f007 ff2e 	bl	800c830 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = CS_PGA_Pin | USB_PowerSwitchOn_Pin;
 80049d4:	2344      	movs	r3, #68	; 0x44
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80049d6:	a955      	add	r1, sp, #340	; 0x154
 80049d8:	4844      	ldr	r0, [pc, #272]	; (8004aec <main+0x330>)
	GPIO_InitStruct.Pin = CS_PGA_Pin | USB_PowerSwitchOn_Pin;
 80049da:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049dc:	9458      	str	r4, [sp, #352]	; 0x160
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049de:	e9cd 6456 	strd	r6, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80049e2:	f007 ff25 	bl	800c830 <HAL_GPIO_Init>
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80049e6:	a955      	add	r1, sp, #340	; 0x154
 80049e8:	4840      	ldr	r0, [pc, #256]	; (8004aec <main+0x330>)
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80049ea:	f8cd 8154 	str.w	r8, [sp, #340]	; 0x154
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049ee:	e9cd 4456 	strd	r4, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80049f2:	f007 ff1d 	bl	800c830 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 80049f6:	f44f 7340 	mov.w	r3, #768	; 0x300
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80049fa:	a955      	add	r1, sp, #340	; 0x154
 80049fc:	483c      	ldr	r0, [pc, #240]	; (8004af0 <main+0x334>)
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 80049fe:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a00:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a04:	f007 ff14 	bl	800c830 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004a08:	f44f 6380 	mov.w	r3, #1024	; 0x400
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a0c:	a955      	add	r1, sp, #340	; 0x154
 8004a0e:	4839      	ldr	r0, [pc, #228]	; (8004af4 <main+0x338>)
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004a10:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a12:	9758      	str	r7, [sp, #352]	; 0x160
	GPIO_InitStruct.Alternate = GPIO_AF12_MDIOS;
 8004a14:	f8cd a164 	str.w	sl, [sp, #356]	; 0x164
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a18:	e9cd 9456 	strd	r9, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a1c:	f007 ff08 	bl	800c830 <HAL_GPIO_Init>
	HAL_GPIO_Init(probe2_GPIO_Port, &GPIO_InitStruct);
 8004a20:	a955      	add	r1, sp, #340	; 0x154
 8004a22:	4831      	ldr	r0, [pc, #196]	; (8004ae8 <main+0x32c>)
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a24:	e9cd 9655 	strd	r9, r6, [sp, #340]	; 0x154
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004a28:	e9cd 6957 	strd	r6, r9, [sp, #348]	; 0x15c
	HAL_GPIO_Init(probe2_GPIO_Port, &GPIO_InitStruct);
 8004a2c:	f007 ff00 	bl	800c830 <HAL_GPIO_Init>
	__HAL_RCC_DMA1_CLK_ENABLE();
 8004a30:	6b2b      	ldr	r3, [r5, #48]	; 0x30
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 3, 0);
 8004a32:	4639      	mov	r1, r7
 8004a34:	4622      	mov	r2, r4
	__HAL_RCC_DMA1_CLK_ENABLE();
 8004a36:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 3, 0);
 8004a3a:	200b      	movs	r0, #11
	__HAL_RCC_DMA1_CLK_ENABLE();
 8004a3c:	632b      	str	r3, [r5, #48]	; 0x30
 8004a3e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004a40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a44:	9301      	str	r3, [sp, #4]
 8004a46:	9b01      	ldr	r3, [sp, #4]
	__HAL_RCC_DMA2_CLK_ENABLE();
 8004a48:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004a4a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004a4e:	632b      	str	r3, [r5, #48]	; 0x30
 8004a50:	6b2b      	ldr	r3, [r5, #48]	; 0x30
	huart2.Init.BaudRate = 115200;
 8004a52:	4d29      	ldr	r5, [pc, #164]	; (8004af8 <main+0x33c>)
	__HAL_RCC_DMA2_CLK_ENABLE();
 8004a54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a58:	9302      	str	r3, [sp, #8]
 8004a5a:	9b02      	ldr	r3, [sp, #8]
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 3, 0);
 8004a5c:	f005 f86a 	bl	8009b34 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8004a60:	200b      	movs	r0, #11
 8004a62:	f005 f8b1 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 6, 0);
 8004a66:	4622      	mov	r2, r4
 8004a68:	2106      	movs	r1, #6
 8004a6a:	4650      	mov	r0, sl
 8004a6c:	f005 f862 	bl	8009b34 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8004a70:	4650      	mov	r0, sl
 8004a72:	f005 f8a9 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 6, 0);
 8004a76:	4622      	mov	r2, r4
 8004a78:	2106      	movs	r1, #6
 8004a7a:	2010      	movs	r0, #16
 8004a7c:	f005 f85a 	bl	8009b34 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8004a80:	2010      	movs	r0, #16
 8004a82:	f005 f8a1 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 3, 0);
 8004a86:	4622      	mov	r2, r4
 8004a88:	4639      	mov	r1, r7
 8004a8a:	2011      	movs	r0, #17
 8004a8c:	f005 f852 	bl	8009b34 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8004a90:	2011      	movs	r0, #17
 8004a92:	f005 f899 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 3, 0);
 8004a96:	4622      	mov	r2, r4
 8004a98:	4639      	mov	r1, r7
 8004a9a:	202f      	movs	r0, #47	; 0x2f
 8004a9c:	f005 f84a 	bl	8009b34 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8004aa0:	202f      	movs	r0, #47	; 0x2f
 8004aa2:	f005 f891 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 6, 0);
 8004aa6:	4622      	mov	r2, r4
 8004aa8:	2106      	movs	r1, #6
 8004aaa:	2039      	movs	r0, #57	; 0x39
 8004aac:	f005 f842 	bl	8009b34 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8004ab0:	2039      	movs	r0, #57	; 0x39
 8004ab2:	f005 f889 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 2, 0);
 8004ab6:	4622      	mov	r2, r4
 8004ab8:	4649      	mov	r1, r9
 8004aba:	203c      	movs	r0, #60	; 0x3c
 8004abc:	f005 f83a 	bl	8009b34 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8004ac0:	203c      	movs	r0, #60	; 0x3c
 8004ac2:	f005 f881 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 3, 0);
 8004ac6:	4622      	mov	r2, r4
 8004ac8:	4639      	mov	r1, r7
 8004aca:	2045      	movs	r0, #69	; 0x45
 8004acc:	f005 f832 	bl	8009b34 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8004ad0:	2045      	movs	r0, #69	; 0x45
 8004ad2:	e013      	b.n	8004afc <main+0x340>
 8004ad4:	e000ed00 	.word	0xe000ed00
 8004ad8:	40023800 	.word	0x40023800
 8004adc:	40021400 	.word	0x40021400
 8004ae0:	40020400 	.word	0x40020400
 8004ae4:	40021000 	.word	0x40021000
 8004ae8:	40020c00 	.word	0x40020c00
 8004aec:	40021800 	.word	0x40021800
 8004af0:	40020800 	.word	0x40020800
 8004af4:	40020000 	.word	0x40020000
 8004af8:	40004400 	.word	0x40004400
 8004afc:	f005 f864 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
	huart2.Instance = USART2;
 8004b00:	48bd      	ldr	r0, [pc, #756]	; (8004df8 <main+0x63c>)
	huart2.Init.BaudRate = 115200;
 8004b02:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
	if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK) {
 8004b06:	4622      	mov	r2, r4
 8004b08:	4621      	mov	r1, r4
	huart2.Init.Mode = UART_MODE_TX_RX;
 8004b0a:	f8c0 a014 	str.w	sl, [r0, #20]
	huart2.Init.Parity = UART_PARITY_NONE;
 8004b0e:	6104      	str	r4, [r0, #16]
	huart2.Init.BaudRate = 115200;
 8004b10:	e9c0 5300 	strd	r5, r3, [r0]
	if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK) {
 8004b14:	4623      	mov	r3, r4
	huart2.Init.StopBits = UART_STOPBITS_1;
 8004b16:	e9c0 4402 	strd	r4, r4, [r0, #8]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b1a:	e9c0 4406 	strd	r4, r4, [r0, #24]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004b1e:	e9c0 4408 	strd	r4, r4, [r0, #32]
	if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK) {
 8004b22:	f00f fce3 	bl	80144ec <HAL_RS485Ex_Init>
 8004b26:	2800      	cmp	r0, #0
 8004b28:	f040 844a 	bne.w	80053c0 <main+0xc04>
	hadc1.Instance = ADC1;
 8004b2c:	4cb3      	ldr	r4, [pc, #716]	; (8004dfc <main+0x640>)
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004b2e:	f44f 3580 	mov.w	r5, #65536	; 0x10000
 8004b32:	4bb3      	ldr	r3, [pc, #716]	; (8004e00 <main+0x644>)
	ADC_MultiModeTypeDef multimode = { 0 };
 8004b34:	9022      	str	r0, [sp, #136]	; 0x88
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8004b36:	9045      	str	r0, [sp, #276]	; 0x114
 8004b38:	9048      	str	r0, [sp, #288]	; 0x120
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004b3a:	60a0      	str	r0, [r4, #8]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004b3c:	6120      	str	r0, [r4, #16]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004b3e:	f884 0020 	strb.w	r0, [r4, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004b42:	62e0      	str	r0, [r4, #44]	; 0x2c
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004b44:	60e0      	str	r0, [r4, #12]
	hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8004b46:	6160      	str	r0, [r4, #20]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8004b48:	61a6      	str	r6, [r4, #24]
	hadc1.Init.NbrOfConversion = 1;
 8004b4a:	61e6      	str	r6, [r4, #28]
	hadc1.Init.DMAContinuousRequests = ENABLE;
 8004b4c:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004b50:	e9c4 3500 	strd	r3, r5, [r4]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004b54:	4bab      	ldr	r3, [pc, #684]	; (8004e04 <main+0x648>)
	ADC_MultiModeTypeDef multimode = { 0 };
 8004b56:	e9cd 0023 	strd	r0, r0, [sp, #140]	; 0x8c
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8004b5a:	e9cd 0046 	strd	r0, r0, [sp, #280]	; 0x118
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8004b5e:	4620      	mov	r0, r4
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004b60:	62a3      	str	r3, [r4, #40]	; 0x28
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8004b62:	f004 fba7 	bl	80092b4 <HAL_ADC_Init>
 8004b66:	2800      	cmp	r0, #0
 8004b68:	f040 842a 	bne.w	80053c0 <main+0xc04>
	multimode.DMAAccessMode = ADC_DMAACCESSMODE_2;
 8004b6c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
	multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_5CYCLES;
 8004b70:	9024      	str	r0, [sp, #144]	; 0x90
	multimode.DMAAccessMode = ADC_DMAACCESSMODE_2;
 8004b72:	2017      	movs	r0, #23
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 8004b74:	a922      	add	r1, sp, #136	; 0x88
	multimode.DMAAccessMode = ADC_DMAACCESSMODE_2;
 8004b76:	e9cd 0322 	strd	r0, r3, [sp, #136]	; 0x88
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 8004b7a:	4620      	mov	r0, r4
 8004b7c:	f004 ff5a 	bl	8009a34 <HAL_ADCEx_MultiModeConfigChannel>
 8004b80:	2800      	cmp	r0, #0
 8004b82:	f040 841d 	bne.w	80053c0 <main+0xc04>
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8004b86:	9047      	str	r0, [sp, #284]	; 0x11c
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8004b88:	a945      	add	r1, sp, #276	; 0x114
 8004b8a:	4620      	mov	r0, r4
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8004b8c:	e9cd 7645 	strd	r7, r6, [sp, #276]	; 0x114
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8004b90:	f004 fe5c 	bl	800984c <HAL_ADC_ConfigChannel>
 8004b94:	2800      	cmp	r0, #0
 8004b96:	f040 8413 	bne.w	80053c0 <main+0xc04>
	hadc2.Instance = ADC2;
 8004b9a:	4c9b      	ldr	r4, [pc, #620]	; (8004e08 <main+0x64c>)
 8004b9c:	4b9b      	ldr	r3, [pc, #620]	; (8004e0c <main+0x650>)
	hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004b9e:	6120      	str	r0, [r4, #16]
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 8004ba0:	f884 0020 	strb.w	r0, [r4, #32]
	hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004ba4:	60e0      	str	r0, [r4, #12]
	hadc2.Init.DMAContinuousRequests = DISABLE;
 8004ba6:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
	hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8004baa:	6160      	str	r0, [r4, #20]
	hadc2.Init.ContinuousConvMode = ENABLE;
 8004bac:	61a6      	str	r6, [r4, #24]
	hadc2.Init.NbrOfConversion = 1;
 8004bae:	61e6      	str	r6, [r4, #28]
	hadc2.Instance = ADC2;
 8004bb0:	6023      	str	r3, [r4, #0]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8004bb2:	e9cd 0041 	strd	r0, r0, [sp, #260]	; 0x104
 8004bb6:	e9cd 0043 	strd	r0, r0, [sp, #268]	; 0x10c
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8004bba:	e9c4 5001 	strd	r5, r0, [r4, #4]
	if (HAL_ADC_Init(&hadc2) != HAL_OK) {
 8004bbe:	4620      	mov	r0, r4
 8004bc0:	f004 fb78 	bl	80092b4 <HAL_ADC_Init>
 8004bc4:	2800      	cmp	r0, #0
 8004bc6:	f040 83fb 	bne.w	80053c0 <main+0xc04>
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8004bca:	9043      	str	r0, [sp, #268]	; 0x10c
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) {
 8004bcc:	a941      	add	r1, sp, #260	; 0x104
 8004bce:	4620      	mov	r0, r4
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8004bd0:	e9cd 7641 	strd	r7, r6, [sp, #260]	; 0x104
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) {
 8004bd4:	f004 fe3a 	bl	800984c <HAL_ADC_ConfigChannel>
 8004bd8:	2800      	cmp	r0, #0
 8004bda:	f040 83f1 	bne.w	80053c0 <main+0xc04>
	hadc3.Instance = ADC3;
 8004bde:	4c8c      	ldr	r4, [pc, #560]	; (8004e10 <main+0x654>)
 8004be0:	4b8c      	ldr	r3, [pc, #560]	; (8004e14 <main+0x658>)
	hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004be2:	6120      	str	r0, [r4, #16]
	hadc3.Init.DiscontinuousConvMode = DISABLE;
 8004be4:	f884 0020 	strb.w	r0, [r4, #32]
	hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004be8:	60e0      	str	r0, [r4, #12]
	hadc3.Init.DMAContinuousRequests = DISABLE;
 8004bea:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
	hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8004bee:	6160      	str	r0, [r4, #20]
	hadc3.Init.ContinuousConvMode = ENABLE;
 8004bf0:	61a6      	str	r6, [r4, #24]
	hadc3.Init.NbrOfConversion = 1;
 8004bf2:	61e6      	str	r6, [r4, #28]
	hadc3.Instance = ADC3;
 8004bf4:	6023      	str	r3, [r4, #0]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8004bf6:	e9cd 003d 	strd	r0, r0, [sp, #244]	; 0xf4
 8004bfa:	e9cd 003f 	strd	r0, r0, [sp, #252]	; 0xfc
	hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8004bfe:	e9c4 5001 	strd	r5, r0, [r4, #4]
	if (HAL_ADC_Init(&hadc3) != HAL_OK) {
 8004c02:	4620      	mov	r0, r4
 8004c04:	f004 fb56 	bl	80092b4 <HAL_ADC_Init>
 8004c08:	2800      	cmp	r0, #0
 8004c0a:	f040 83d9 	bne.w	80053c0 <main+0xc04>
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8004c0e:	903f      	str	r0, [sp, #252]	; 0xfc
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK) {
 8004c10:	a93d      	add	r1, sp, #244	; 0xf4
 8004c12:	4620      	mov	r0, r4
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8004c14:	e9cd 763d 	strd	r7, r6, [sp, #244]	; 0xf4
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK) {
 8004c18:	f004 fe18 	bl	800984c <HAL_ADC_ConfigChannel>
 8004c1c:	2800      	cmp	r0, #0
 8004c1e:	f040 83cf 	bne.w	80053c0 <main+0xc04>
	hrng.Instance = RNG;
 8004c22:	487d      	ldr	r0, [pc, #500]	; (8004e18 <main+0x65c>)
 8004c24:	4b7d      	ldr	r3, [pc, #500]	; (8004e1c <main+0x660>)
 8004c26:	6003      	str	r3, [r0, #0]
	if (HAL_RNG_Init(&hrng) != HAL_OK) {
 8004c28:	f00a fe20 	bl	800f86c <HAL_RNG_Init>
 8004c2c:	2800      	cmp	r0, #0
 8004c2e:	f040 83c7 	bne.w	80053c0 <main+0xc04>
	htim6.Instance = TIM6;
 8004c32:	4b7b      	ldr	r3, [pc, #492]	; (8004e20 <main+0x664>)
	htim6.Init.Prescaler = 10800;
 8004c34:	f642 2230 	movw	r2, #10800	; 0x2a30
 8004c38:	497a      	ldr	r1, [pc, #488]	; (8004e24 <main+0x668>)
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004c3a:	9021      	str	r0, [sp, #132]	; 0x84
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c3c:	6098      	str	r0, [r3, #8]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004c3e:	f8c3 8018 	str.w	r8, [r3, #24]
	htim6.Init.Prescaler = 10800;
 8004c42:	e9c3 1200 	strd	r1, r2, [r3]
	htim6.Init.Period = 10000;
 8004c46:	f242 7210 	movw	r2, #10000	; 0x2710
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004c4a:	e9cd 001f 	strd	r0, r0, [sp, #124]	; 0x7c
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK) {
 8004c4e:	4618      	mov	r0, r3
	htim6.Init.Period = 10000;
 8004c50:	60da      	str	r2, [r3, #12]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK) {
 8004c52:	f00c fbfb 	bl	801144c <HAL_TIM_Base_Init>
 8004c56:	2800      	cmp	r0, #0
 8004c58:	f040 83b2 	bne.w	80053c0 <main+0xc04>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8004c5c:	2310      	movs	r3, #16
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK) {
 8004c5e:	a91f      	add	r1, sp, #124	; 0x7c
 8004c60:	486f      	ldr	r0, [pc, #444]	; (8004e20 <main+0x664>)
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8004c62:	931f      	str	r3, [sp, #124]	; 0x7c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c64:	2300      	movs	r3, #0
 8004c66:	9321      	str	r3, [sp, #132]	; 0x84
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK) {
 8004c68:	f00e f85a 	bl	8012d20 <HAL_TIMEx_MasterConfigSynchronization>
 8004c6c:	2800      	cmp	r0, #0
 8004c6e:	f040 83a7 	bne.w	80053c0 <main+0xc04>
	htim3.Instance = TIM3;
 8004c72:	4c6d      	ldr	r4, [pc, #436]	; (8004e28 <main+0x66c>)
	htim3.Init.Prescaler = 10800;
 8004c74:	f642 2330 	movw	r3, #10800	; 0x2a30
 8004c78:	f8df a1d0 	ldr.w	sl, [pc, #464]	; 8004e4c <main+0x690>
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004c7c:	2780      	movs	r7, #128	; 0x80
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8004c7e:	9039      	str	r0, [sp, #228]	; 0xe4
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8004c80:	905b      	str	r0, [sp, #364]	; 0x16c
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8004c82:	903c      	str	r0, [sp, #240]	; 0xf0
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c84:	60a0      	str	r0, [r4, #8]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004c86:	6120      	str	r0, [r4, #16]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004c88:	901c      	str	r0, [sp, #112]	; 0x70
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004c8a:	61a7      	str	r7, [r4, #24]
	htim3.Init.Prescaler = 10800;
 8004c8c:	e9c4 a300 	strd	sl, r3, [r4]
	htim3.Init.Period = 10000;
 8004c90:	f242 7310 	movw	r3, #10000	; 0x2710
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8004c94:	e9cd 0055 	strd	r0, r0, [sp, #340]	; 0x154
 8004c98:	e9cd 0057 	strd	r0, r0, [sp, #348]	; 0x15c
 8004c9c:	e9cd 0059 	strd	r0, r0, [sp, #356]	; 0x164
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8004ca0:	e9cd 003a 	strd	r0, r0, [sp, #232]	; 0xe8
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004ca4:	e9cd 001d 	strd	r0, r0, [sp, #116]	; 0x74
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8004ca8:	4620      	mov	r0, r4
	htim3.Init.Period = 10000;
 8004caa:	60e3      	str	r3, [r4, #12]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8004cac:	f00c fbce 	bl	801144c <HAL_TIM_Base_Init>
 8004cb0:	2800      	cmp	r0, #0
 8004cb2:	f040 8385 	bne.w	80053c0 <main+0xc04>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004cb6:	f44f 5680 	mov.w	r6, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8004cba:	a939      	add	r1, sp, #228	; 0xe4
 8004cbc:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004cbe:	9639      	str	r6, [sp, #228]	; 0xe4
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8004cc0:	f00b fe5a 	bl	8010978 <HAL_TIM_ConfigClockSource>
 8004cc4:	2800      	cmp	r0, #0
 8004cc6:	f040 837b 	bne.w	80053c0 <main+0xc04>
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8004cca:	4620      	mov	r0, r4
 8004ccc:	f00c fd5a 	bl	8011784 <HAL_TIM_PWM_Init>
 8004cd0:	2800      	cmp	r0, #0
 8004cd2:	f040 8375 	bne.w	80053c0 <main+0xc04>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004cd6:	901c      	str	r0, [sp, #112]	; 0x70
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK) {
 8004cd8:	a91c      	add	r1, sp, #112	; 0x70
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004cda:	901e      	str	r0, [sp, #120]	; 0x78
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK) {
 8004cdc:	4620      	mov	r0, r4
 8004cde:	f00e f81f 	bl	8012d20 <HAL_TIMEx_MasterConfigSynchronization>
 8004ce2:	2800      	cmp	r0, #0
 8004ce4:	f040 836c 	bne.w	80053c0 <main+0xc04>
	sConfigOC.Pulse = 10;
 8004ce8:	230a      	movs	r3, #10
 8004cea:	f04f 0960 	mov.w	r9, #96	; 0x60
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004cee:	9057      	str	r0, [sp, #348]	; 0x15c
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8004cf0:	2204      	movs	r2, #4
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004cf2:	9059      	str	r0, [sp, #356]	; 0x164
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8004cf4:	a955      	add	r1, sp, #340	; 0x154
 8004cf6:	4620      	mov	r0, r4
	sConfigOC.Pulse = 10;
 8004cf8:	e9cd 9355 	strd	r9, r3, [sp, #340]	; 0x154
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8004cfc:	f00d f8c0 	bl	8011e80 <HAL_TIM_PWM_ConfigChannel>
 8004d00:	4605      	mov	r5, r0
 8004d02:	2800      	cmp	r0, #0
 8004d04:	f040 835c 	bne.w	80053c0 <main+0xc04>
	HAL_TIM_MspPostInit(&htim3);
 8004d08:	4620      	mov	r0, r4
	htim7.Instance = TIM7;
 8004d0a:	4c48      	ldr	r4, [pc, #288]	; (8004e2c <main+0x670>)
	HAL_TIM_MspPostInit(&htim3);
 8004d0c:	f002 fe76 	bl	80079fc <HAL_TIM_MspPostInit>
	htim7.Instance = TIM7;
 8004d10:	4b47      	ldr	r3, [pc, #284]	; (8004e30 <main+0x674>)
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK) {
 8004d12:	4620      	mov	r0, r4
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004d14:	61a7      	str	r7, [r4, #24]
	htim7.Instance = TIM7;
 8004d16:	6023      	str	r3, [r4, #0]
	htim7.Init.Period = 9600;
 8004d18:	f44f 5316 	mov.w	r3, #9600	; 0x2580
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004d1c:	951b      	str	r5, [sp, #108]	; 0x6c
	htim7.Init.Period = 9600;
 8004d1e:	60e3      	str	r3, [r4, #12]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d20:	e9c4 5501 	strd	r5, r5, [r4, #4]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004d24:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK) {
 8004d28:	f00c fb90 	bl	801144c <HAL_TIM_Base_Init>
 8004d2c:	2800      	cmp	r0, #0
 8004d2e:	f040 8347 	bne.w	80053c0 <main+0xc04>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004d32:	2320      	movs	r3, #32
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004d34:	901b      	str	r0, [sp, #108]	; 0x6c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK) {
 8004d36:	a919      	add	r1, sp, #100	; 0x64
 8004d38:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004d3a:	9319      	str	r3, [sp, #100]	; 0x64
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK) {
 8004d3c:	f00d fff0 	bl	8012d20 <HAL_TIMEx_MasterConfigSynchronization>
 8004d40:	2800      	cmp	r0, #0
 8004d42:	f040 833d 	bne.w	80053c0 <main+0xc04>
	htim1.Instance = TIM1;
 8004d46:	4c3b      	ldr	r4, [pc, #236]	; (8004e34 <main+0x678>)
 8004d48:	4b3b      	ldr	r3, [pc, #236]	; (8004e38 <main+0x67c>)
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004d4a:	61a0      	str	r0, [r4, #24]
	htim1.Instance = TIM1;
 8004d4c:	6023      	str	r3, [r4, #0]
	htim1.Init.Period = 65535;
 8004d4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004d52:	9018      	str	r0, [sp, #96]	; 0x60
	htim1.Init.Period = 65535;
 8004d54:	60e3      	str	r3, [r4, #12]
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8004d56:	e9cd 0035 	strd	r0, r0, [sp, #212]	; 0xd4
 8004d5a:	e9cd 0037 	strd	r0, r0, [sp, #220]	; 0xdc
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d5e:	e9c4 0001 	strd	r0, r0, [r4, #4]
	htim1.Init.RepetitionCounter = 0;
 8004d62:	e9c4 0004 	strd	r0, r0, [r4, #16]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004d66:	e9cd 0016 	strd	r0, r0, [sp, #88]	; 0x58
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8004d6a:	4620      	mov	r0, r4
 8004d6c:	f00c fb6e 	bl	801144c <HAL_TIM_Base_Init>
 8004d70:	2800      	cmp	r0, #0
 8004d72:	f040 8325 	bne.w	80053c0 <main+0xc04>
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8004d76:	a935      	add	r1, sp, #212	; 0xd4
 8004d78:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004d7a:	9635      	str	r6, [sp, #212]	; 0xd4
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8004d7c:	f00b fdfc 	bl	8010978 <HAL_TIM_ConfigClockSource>
 8004d80:	2800      	cmp	r0, #0
 8004d82:	f040 831d 	bne.w	80053c0 <main+0xc04>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004d86:	2300      	movs	r3, #0
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) {
 8004d88:	a916      	add	r1, sp, #88	; 0x58
 8004d8a:	4620      	mov	r0, r4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004d8c:	9318      	str	r3, [sp, #96]	; 0x60
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004d8e:	e9cd 3316 	strd	r3, r3, [sp, #88]	; 0x58
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) {
 8004d92:	f00d ffc5 	bl	8012d20 <HAL_TIMEx_MasterConfigSynchronization>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2800      	cmp	r0, #0
 8004d9a:	f040 8311 	bne.w	80053c0 <main+0xc04>
	hcrc.Instance = CRC;
 8004d9e:	4827      	ldr	r0, [pc, #156]	; (8004e3c <main+0x680>)
	hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8004da0:	2601      	movs	r6, #1
	hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8004da2:	8083      	strh	r3, [r0, #4]
	hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8004da4:	6206      	str	r6, [r0, #32]
	hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8004da6:	e9c0 3305 	strd	r3, r3, [r0, #20]
	hcrc.Instance = CRC;
 8004daa:	4b25      	ldr	r3, [pc, #148]	; (8004e40 <main+0x684>)
 8004dac:	6003      	str	r3, [r0, #0]
	if (HAL_CRC_Init(&hcrc) != HAL_OK) {
 8004dae:	f004 ff39 	bl	8009c24 <HAL_CRC_Init>
 8004db2:	2800      	cmp	r0, #0
 8004db4:	f040 8304 	bne.w	80053c0 <main+0xc04>
	htim2.Instance = TIM2;
 8004db8:	4c22      	ldr	r4, [pc, #136]	; (8004e44 <main+0x688>)
 8004dba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8004dbe:	902d      	str	r0, [sp, #180]	; 0xb4
	TIM_SlaveConfigTypeDef sSlaveConfig = { 0 };
 8004dc0:	ad49      	add	r5, sp, #292	; 0x124
	htim2.Instance = TIM2;
 8004dc2:	6023      	str	r3, [r4, #0]
	htim2.Init.Period = 4000000000;
 8004dc4:	4b20      	ldr	r3, [pc, #128]	; (8004e48 <main+0x68c>)
	TIM_SlaveConfigTypeDef sSlaveConfig = { 0 };
 8004dc6:	9049      	str	r0, [sp, #292]	; 0x124
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 8004dc8:	9031      	str	r0, [sp, #196]	; 0xc4
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8004dca:	9030      	str	r0, [sp, #192]	; 0xc0
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 8004dcc:	9034      	str	r0, [sp, #208]	; 0xd0
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004dce:	6120      	str	r0, [r4, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004dd0:	61a0      	str	r0, [r4, #24]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004dd2:	9015      	str	r0, [sp, #84]	; 0x54
	htim2.Init.Period = 4000000000;
 8004dd4:	60e3      	str	r3, [r4, #12]
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8004dd6:	e9cd 002e 	strd	r0, r0, [sp, #184]	; 0xb8
	TIM_SlaveConfigTypeDef sSlaveConfig = { 0 };
 8004dda:	e9cd 004a 	strd	r0, r0, [sp, #296]	; 0x128
 8004dde:	e9cd 004c 	strd	r0, r0, [sp, #304]	; 0x130
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 8004de2:	e9cd 0032 	strd	r0, r0, [sp, #200]	; 0xc8
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004de6:	e9c4 0001 	strd	r0, r0, [r4, #4]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004dea:	e9cd 0013 	strd	r0, r0, [sp, #76]	; 0x4c
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8004dee:	4620      	mov	r0, r4
 8004df0:	f00c fb2c 	bl	801144c <HAL_TIM_Base_Init>
 8004df4:	e02c      	b.n	8004e50 <main+0x694>
 8004df6:	bf00      	nop
 8004df8:	20002a34 	.word	0x20002a34
 8004dfc:	20002194 	.word	0x20002194
 8004e00:	40012000 	.word	0x40012000
 8004e04:	0f000001 	.word	0x0f000001
 8004e08:	200021dc 	.word	0x200021dc
 8004e0c:	40012100 	.word	0x40012100
 8004e10:	20002224 	.word	0x20002224
 8004e14:	40012200 	.word	0x40012200
 8004e18:	20002698 	.word	0x20002698
 8004e1c:	50060800 	.word	0x50060800
 8004e20:	2000299c 	.word	0x2000299c
 8004e24:	40001000 	.word	0x40001000
 8004e28:	200028b8 	.word	0x200028b8
 8004e2c:	200029e8 	.word	0x200029e8
 8004e30:	40001400 	.word	0x40001400
 8004e34:	200027d4 	.word	0x200027d4
 8004e38:	40010000 	.word	0x40010000
 8004e3c:	2000226c 	.word	0x2000226c
 8004e40:	40023000 	.word	0x40023000
 8004e44:	2000286c 	.word	0x2000286c
 8004e48:	ee6b2800 	.word	0xee6b2800
 8004e4c:	40000400 	.word	0x40000400
 8004e50:	2800      	cmp	r0, #0
 8004e52:	f040 82b5 	bne.w	80053c0 <main+0xc04>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004e56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8004e5a:	a92d      	add	r1, sp, #180	; 0xb4
 8004e5c:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004e5e:	932d      	str	r3, [sp, #180]	; 0xb4
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8004e60:	f00b fd8a 	bl	8010978 <HAL_TIM_ConfigClockSource>
 8004e64:	2800      	cmp	r0, #0
 8004e66:	f040 82ab 	bne.w	80053c0 <main+0xc04>
	if (HAL_TIM_IC_Init(&htim2) != HAL_OK) {
 8004e6a:	4620      	mov	r0, r4
 8004e6c:	f00c fd58 	bl	8011920 <HAL_TIM_IC_Init>
 8004e70:	2800      	cmp	r0, #0
 8004e72:	f040 82a5 	bne.w	80053c0 <main+0xc04>
	sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8004e76:	2704      	movs	r7, #4
 8004e78:	2350      	movs	r3, #80	; 0x50
	sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8004e7a:	904b      	str	r0, [sp, #300]	; 0x12c
	if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK) {
 8004e7c:	4629      	mov	r1, r5
	sSlaveConfig.TriggerFilter = 0;
 8004e7e:	904d      	str	r0, [sp, #308]	; 0x134
	if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK) {
 8004e80:	4620      	mov	r0, r4
	sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8004e82:	e9cd 7349 	strd	r7, r3, [sp, #292]	; 0x124
	if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK) {
 8004e86:	f00c f851 	bl	8010f2c <HAL_TIM_SlaveConfigSynchro>
 8004e8a:	2800      	cmp	r0, #0
 8004e8c:	f040 8298 	bne.w	80053c0 <main+0xc04>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004e90:	9013      	str	r0, [sp, #76]	; 0x4c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 8004e92:	a913      	add	r1, sp, #76	; 0x4c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004e94:	9015      	str	r0, [sp, #84]	; 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 8004e96:	4620      	mov	r0, r4
 8004e98:	f00d ff42 	bl	8012d20 <HAL_TIMEx_MasterConfigSynchronization>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	2800      	cmp	r0, #0
 8004ea0:	f040 828e 	bne.w	80053c0 <main+0xc04>
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 8004ea4:	a931      	add	r1, sp, #196	; 0xc4
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004ea6:	e9cd 0631 	strd	r0, r6, [sp, #196]	; 0xc4
	sConfigIC.ICFilter = 0;
 8004eaa:	e9cd 0033 	strd	r0, r0, [sp, #204]	; 0xcc
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 8004eae:	4620      	mov	r0, r4
 8004eb0:	f00d fa06 	bl	80122c0 <HAL_TIM_IC_ConfigChannel>
 8004eb4:	2800      	cmp	r0, #0
 8004eb6:	f040 8283 	bne.w	80053c0 <main+0xc04>
	sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8004eba:	2302      	movs	r3, #2
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK) {
 8004ebc:	463a      	mov	r2, r7
 8004ebe:	a931      	add	r1, sp, #196	; 0xc4
 8004ec0:	4620      	mov	r0, r4
	sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8004ec2:	9332      	str	r3, [sp, #200]	; 0xc8
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK) {
 8004ec4:	f00d f9fc 	bl	80122c0 <HAL_TIM_IC_ConfigChannel>
 8004ec8:	2800      	cmp	r0, #0
 8004eca:	f040 8279 	bne.w	80053c0 <main+0xc04>
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK) {
 8004ece:	a931      	add	r1, sp, #196	; 0xc4
 8004ed0:	4620      	mov	r0, r4
 8004ed2:	2208      	movs	r2, #8
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004ed4:	9632      	str	r6, [sp, #200]	; 0xc8
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK) {
 8004ed6:	f00d f9f3 	bl	80122c0 <HAL_TIM_IC_ConfigChannel>
 8004eda:	2800      	cmp	r0, #0
 8004edc:	f040 8270 	bne.w	80053c0 <main+0xc04>
	huart6.Instance = USART6;
 8004ee0:	48c1      	ldr	r0, [pc, #772]	; (80051e8 <main+0xa2c>)
	huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8004ee2:	2300      	movs	r3, #0
	huart6.Init.BaudRate = 9600;
 8004ee4:	f44f 5816 	mov.w	r8, #9600	; 0x2580
	huart6.Init.Mode = UART_MODE_TX_RX;
 8004ee8:	260c      	movs	r6, #12
	huart6.Init.Parity = UART_PARITY_NONE;
 8004eea:	6103      	str	r3, [r0, #16]
	huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004eec:	6203      	str	r3, [r0, #32]
	huart6.Init.Mode = UART_MODE_TX_RX;
 8004eee:	6146      	str	r6, [r0, #20]
	huart6.Init.StopBits = UART_STOPBITS_1;
 8004ef0:	e9c0 3302 	strd	r3, r3, [r0, #8]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004ef4:	e9c0 3306 	strd	r3, r3, [r0, #24]
	huart6.Init.BaudRate = 9600;
 8004ef8:	4bbc      	ldr	r3, [pc, #752]	; (80051ec <main+0xa30>)
 8004efa:	e9c0 3800 	strd	r3, r8, [r0]
	huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8004efe:	2310      	movs	r3, #16
 8004f00:	6243      	str	r3, [r0, #36]	; 0x24
	huart6.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8004f02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004f06:	6383      	str	r3, [r0, #56]	; 0x38
	if (HAL_UART_Init(&huart6) != HAL_OK) {
 8004f08:	f00f f8d8 	bl	80140bc <HAL_UART_Init>
 8004f0c:	2800      	cmp	r0, #0
 8004f0e:	f040 8257 	bne.w	80053c0 <main+0xc04>
	hdac.Instance = DAC;
 8004f12:	4cb7      	ldr	r4, [pc, #732]	; (80051f0 <main+0xa34>)
 8004f14:	4bb7      	ldr	r3, [pc, #732]	; (80051f4 <main+0xa38>)
	DAC_ChannelConfTypeDef sConfig = { 0 };
 8004f16:	e9cd 000b 	strd	r0, r0, [sp, #44]	; 0x2c
	if (HAL_DAC_Init(&hdac) != HAL_OK) {
 8004f1a:	4620      	mov	r0, r4
	hdac.Instance = DAC;
 8004f1c:	6023      	str	r3, [r4, #0]
	if (HAL_DAC_Init(&hdac) != HAL_OK) {
 8004f1e:	f004 ff3d 	bl	8009d9c <HAL_DAC_Init>
 8004f22:	4602      	mov	r2, r0
 8004f24:	2800      	cmp	r0, #0
 8004f26:	f040 824b 	bne.w	80053c0 <main+0xc04>
	sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 8004f2a:	2314      	movs	r3, #20
	if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK) {
 8004f2c:	4620      	mov	r0, r4
 8004f2e:	a90b      	add	r1, sp, #44	; 0x2c
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8004f30:	920c      	str	r2, [sp, #48]	; 0x30
	sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 8004f32:	930b      	str	r3, [sp, #44]	; 0x2c
	if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK) {
 8004f34:	f005 f88e 	bl	800a054 <HAL_DAC_ConfigChannel>
 8004f38:	4607      	mov	r7, r0
 8004f3a:	2800      	cmp	r0, #0
 8004f3c:	f040 8240 	bne.w	80053c0 <main+0xc04>
	MX_FATFS_Init();
 8004f40:	f010 f930 	bl	80151a4 <MX_FATFS_Init>
	hi2c1.Instance = I2C1;
 8004f44:	4cac      	ldr	r4, [pc, #688]	; (80051f8 <main+0xa3c>)
 8004f46:	4bad      	ldr	r3, [pc, #692]	; (80051fc <main+0xa40>)
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8004f48:	4620      	mov	r0, r4
	hi2c1.Init.OwnAddress1 = 0;
 8004f4a:	60a7      	str	r7, [r4, #8]
	hi2c1.Instance = I2C1;
 8004f4c:	6023      	str	r3, [r4, #0]
	hi2c1.Init.Timing = 0x20404768;
 8004f4e:	f1a3 53fe 	sub.w	r3, r3, #532676608	; 0x1fc00000
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004f52:	6227      	str	r7, [r4, #32]
	hi2c1.Init.Timing = 0x20404768;
 8004f54:	f6a3 4398 	subw	r3, r3, #3224	; 0xc98
 8004f58:	6063      	str	r3, [r4, #4]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004f5a:	2301      	movs	r3, #1
	hi2c1.Init.OwnAddress2 = 0;
 8004f5c:	e9c4 7704 	strd	r7, r7, [r4, #16]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004f60:	e9c4 7706 	strd	r7, r7, [r4, #24]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004f64:	60e3      	str	r3, [r4, #12]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8004f66:	f008 f943 	bl	800d1f0 <HAL_I2C_Init>
 8004f6a:	4601      	mov	r1, r0
 8004f6c:	2800      	cmp	r0, #0
 8004f6e:	f040 8227 	bne.w	80053c0 <main+0xc04>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK) {
 8004f72:	4620      	mov	r0, r4
 8004f74:	f008 fc94 	bl	800d8a0 <HAL_I2CEx_ConfigAnalogFilter>
 8004f78:	4601      	mov	r1, r0
 8004f7a:	2800      	cmp	r0, #0
 8004f7c:	f040 8220 	bne.w	80053c0 <main+0xc04>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8004f80:	4620      	mov	r0, r4
 8004f82:	f008 fcdf 	bl	800d944 <HAL_I2CEx_ConfigDigitalFilter>
 8004f86:	4603      	mov	r3, r0
 8004f88:	2800      	cmp	r0, #0
 8004f8a:	f040 8219 	bne.w	80053c0 <main+0xc04>
	huart4.Instance = UART4;
 8004f8e:	489c      	ldr	r0, [pc, #624]	; (8005200 <main+0xa44>)
	huart4.Init.BaudRate = 115200;
 8004f90:	f44f 37e1 	mov.w	r7, #115200	; 0x1c200
	huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8004f94:	f44f 7440 	mov.w	r4, #768	; 0x300
	huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004f98:	6243      	str	r3, [r0, #36]	; 0x24
	huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8004f9a:	6184      	str	r4, [r0, #24]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8004f9c:	e9c0 3302 	strd	r3, r3, [r0, #8]
	huart4.Init.Mode = UART_MODE_TX_RX;
 8004fa0:	e9c0 3604 	strd	r3, r6, [r0, #16]
	huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004fa4:	e9c0 3307 	strd	r3, r3, [r0, #28]
	huart4.Init.BaudRate = 115200;
 8004fa8:	4b96      	ldr	r3, [pc, #600]	; (8005204 <main+0xa48>)
 8004faa:	e9c0 3700 	strd	r3, r7, [r0]
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 8004fae:	f00f f885 	bl	80140bc <HAL_UART_Init>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	2800      	cmp	r0, #0
 8004fb6:	f040 8203 	bne.w	80053c0 <main+0xc04>
	huart5.Instance = UART5;
 8004fba:	4893      	ldr	r0, [pc, #588]	; (8005208 <main+0xa4c>)
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8004fbc:	e9c0 8301 	strd	r8, r3, [r0, #4]
	huart5.Init.Parity = UART_PARITY_NONE;
 8004fc0:	e9c0 3303 	strd	r3, r3, [r0, #12]
	huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004fc4:	e9c0 6305 	strd	r6, r3, [r0, #20]
	huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004fc8:	e9c0 3307 	strd	r3, r3, [r0, #28]
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004fcc:	6243      	str	r3, [r0, #36]	; 0x24
	huart5.Instance = UART5;
 8004fce:	4b8f      	ldr	r3, [pc, #572]	; (800520c <main+0xa50>)
 8004fd0:	6003      	str	r3, [r0, #0]
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 8004fd2:	f00f f873 	bl	80140bc <HAL_UART_Init>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	2800      	cmp	r0, #0
 8004fda:	f040 81f1 	bne.w	80053c0 <main+0xc04>
	huart3.Instance = USART3;
 8004fde:	488c      	ldr	r0, [pc, #560]	; (8005210 <main+0xa54>)
	if (HAL_MultiProcessor_Init(&huart3, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK) {
 8004fe0:	4611      	mov	r1, r2
	huart3.Instance = USART3;
 8004fe2:	4b8c      	ldr	r3, [pc, #560]	; (8005214 <main+0xa58>)
	huart3.Init.BaudRate = 115200;
 8004fe4:	6047      	str	r7, [r0, #4]
	huart3.Instance = USART3;
 8004fe6:	6003      	str	r3, [r0, #0]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8004fe8:	6146      	str	r6, [r0, #20]
	huart3.Init.Parity = UART_PARITY_NONE;
 8004fea:	6102      	str	r2, [r0, #16]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8004fec:	e9c0 2202 	strd	r2, r2, [r0, #8]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004ff0:	e9c0 2206 	strd	r2, r2, [r0, #24]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004ff4:	e9c0 2208 	strd	r2, r2, [r0, #32]
	if (HAL_MultiProcessor_Init(&huart3, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK) {
 8004ff8:	f00f f90e 	bl	8014218 <HAL_MultiProcessor_Init>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	2800      	cmp	r0, #0
 8005000:	f040 81de 	bne.w	80053c0 <main+0xc04>
	hspi4.Instance = SPI4;
 8005004:	4884      	ldr	r0, [pc, #528]	; (8005218 <main+0xa5c>)
	hspi4.Init.Mode = SPI_MODE_MASTER;
 8005006:	4a85      	ldr	r2, [pc, #532]	; (800521c <main+0xa60>)
	hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005008:	6303      	str	r3, [r0, #48]	; 0x30
	hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800500a:	e9c0 3402 	strd	r3, r4, [r0, #8]
	hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 800500e:	e9c0 3304 	strd	r3, r3, [r0, #16]
	hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005012:	e9c0 3307 	strd	r3, r3, [r0, #28]
	hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005016:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
	hspi4.Init.Mode = SPI_MODE_MASTER;
 800501a:	f44f 7382 	mov.w	r3, #260	; 0x104
 800501e:	e9c0 2300 	strd	r2, r3, [r0]
	hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8005022:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005026:	6183      	str	r3, [r0, #24]
	hspi4.Init.CRCPolynomial = 7;
 8005028:	2307      	movs	r3, #7
 800502a:	62c3      	str	r3, [r0, #44]	; 0x2c
	hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800502c:	2308      	movs	r3, #8
 800502e:	6343      	str	r3, [r0, #52]	; 0x34
	if (HAL_SPI_Init(&hspi4) != HAL_OK) {
 8005030:	f00a fd52 	bl	800fad8 <HAL_SPI_Init>
 8005034:	2800      	cmp	r0, #0
 8005036:	f040 81c3 	bne.w	80053c0 <main+0xc04>
	hspi3.Instance = SPI3;
 800503a:	4879      	ldr	r0, [pc, #484]	; (8005220 <main+0xa64>)
	hspi3.Init.Mode = SPI_MODE_SLAVE;
 800503c:	2300      	movs	r3, #0
	hspi3.Init.NSS = SPI_NSS_SOFT;
 800503e:	f44f 7600 	mov.w	r6, #512	; 0x200
	hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005042:	6283      	str	r3, [r0, #40]	; 0x28
	hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8005044:	60c4      	str	r4, [r0, #12]
	hspi3.Init.CRCPolynomial = 7;
 8005046:	2407      	movs	r4, #7
	hspi3.Init.NSS = SPI_NSS_SOFT;
 8005048:	6186      	str	r6, [r0, #24]
	hspi3.Init.CRCPolynomial = 7;
 800504a:	62c4      	str	r4, [r0, #44]	; 0x2c
	hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800504c:	e9c0 3301 	strd	r3, r3, [r0, #4]
	hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005050:	e9c0 3304 	strd	r3, r3, [r0, #16]
	hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8005054:	e9c0 3308 	strd	r3, r3, [r0, #32]
	hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8005058:	e9c0 330c 	strd	r3, r3, [r0, #48]	; 0x30
	hspi3.Instance = SPI3;
 800505c:	4b71      	ldr	r3, [pc, #452]	; (8005224 <main+0xa68>)
 800505e:	6003      	str	r3, [r0, #0]
	if (HAL_SPI_Init(&hspi3) != HAL_OK) {
 8005060:	f00a fd3a 	bl	800fad8 <HAL_SPI_Init>
 8005064:	4603      	mov	r3, r0
 8005066:	2800      	cmp	r0, #0
 8005068:	f040 81aa 	bne.w	80053c0 <main+0xc04>
	hspi2.Instance = SPI2;
 800506c:	486e      	ldr	r0, [pc, #440]	; (8005228 <main+0xa6c>)
	hspi2.Init.Mode = SPI_MODE_MASTER;
 800506e:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 8005258 <main+0xa9c>
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8005072:	6083      	str	r3, [r0, #8]
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005074:	6283      	str	r3, [r0, #40]	; 0x28
	hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005076:	6303      	str	r3, [r0, #48]	; 0x30
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8005078:	6186      	str	r6, [r0, #24]
	hspi2.Init.CRCPolynomial = 7;
 800507a:	62c4      	str	r4, [r0, #44]	; 0x2c
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800507c:	e9c0 3304 	strd	r3, r3, [r0, #16]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8005080:	e9c0 3308 	strd	r3, r3, [r0, #32]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8005084:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005088:	e9c0 8300 	strd	r8, r3, [r0]
	hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 800508c:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8005090:	60c3      	str	r3, [r0, #12]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8005092:	2338      	movs	r3, #56	; 0x38
 8005094:	61c3      	str	r3, [r0, #28]
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005096:	2308      	movs	r3, #8
 8005098:	6343      	str	r3, [r0, #52]	; 0x34
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 800509a:	f00a fd1d 	bl	800fad8 <HAL_SPI_Init>
 800509e:	2800      	cmp	r0, #0
 80050a0:	f040 818e 	bne.w	80053c0 <main+0xc04>
	hi2c4.Instance = I2C4;
 80050a4:	4c61      	ldr	r4, [pc, #388]	; (800522c <main+0xa70>)
	hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80050a6:	2601      	movs	r6, #1
	hi2c4.Init.Timing = 0x20404768;
 80050a8:	4b61      	ldr	r3, [pc, #388]	; (8005230 <main+0xa74>)
 80050aa:	4f62      	ldr	r7, [pc, #392]	; (8005234 <main+0xa78>)
	hi2c4.Init.OwnAddress1 = 0;
 80050ac:	60a0      	str	r0, [r4, #8]
	hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80050ae:	6220      	str	r0, [r4, #32]
	hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80050b0:	60e6      	str	r6, [r4, #12]
	hi2c4.Init.OwnAddress2 = 0;
 80050b2:	e9c4 0004 	strd	r0, r0, [r4, #16]
	hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80050b6:	e9c4 0006 	strd	r0, r0, [r4, #24]
	if (HAL_I2C_Init(&hi2c4) != HAL_OK) {
 80050ba:	4620      	mov	r0, r4
	hi2c4.Init.Timing = 0x20404768;
 80050bc:	e9c4 3700 	strd	r3, r7, [r4]
	if (HAL_I2C_Init(&hi2c4) != HAL_OK) {
 80050c0:	f008 f896 	bl	800d1f0 <HAL_I2C_Init>
 80050c4:	4601      	mov	r1, r0
 80050c6:	2800      	cmp	r0, #0
 80050c8:	f040 817a 	bne.w	80053c0 <main+0xc04>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK) {
 80050cc:	4620      	mov	r0, r4
 80050ce:	f008 fbe7 	bl	800d8a0 <HAL_I2CEx_ConfigAnalogFilter>
 80050d2:	4601      	mov	r1, r0
 80050d4:	2800      	cmp	r0, #0
 80050d6:	f040 8173 	bne.w	80053c0 <main+0xc04>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK) {
 80050da:	4620      	mov	r0, r4
 80050dc:	f008 fc32 	bl	800d944 <HAL_I2CEx_ConfigDigitalFilter>
 80050e0:	2800      	cmp	r0, #0
 80050e2:	f040 816d 	bne.w	80053c0 <main+0xc04>
	hi2c2.Instance = I2C2;
 80050e6:	4c54      	ldr	r4, [pc, #336]	; (8005238 <main+0xa7c>)
 80050e8:	4b54      	ldr	r3, [pc, #336]	; (800523c <main+0xa80>)
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80050ea:	6220      	str	r0, [r4, #32]
	hi2c2.Init.Timing = 0x20404768;
 80050ec:	6067      	str	r7, [r4, #4]
	hi2c2.Instance = I2C2;
 80050ee:	6023      	str	r3, [r4, #0]
	hi2c2.Init.OwnAddress1 = 0;
 80050f0:	e9c4 0602 	strd	r0, r6, [r4, #8]
	hi2c2.Init.OwnAddress2 = 0;
 80050f4:	e9c4 0004 	strd	r0, r0, [r4, #16]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80050f8:	e9c4 0006 	strd	r0, r0, [r4, #24]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 80050fc:	4620      	mov	r0, r4
 80050fe:	f008 f877 	bl	800d1f0 <HAL_I2C_Init>
 8005102:	4601      	mov	r1, r0
 8005104:	2800      	cmp	r0, #0
 8005106:	f040 815b 	bne.w	80053c0 <main+0xc04>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK) {
 800510a:	4620      	mov	r0, r4
 800510c:	f008 fbc8 	bl	800d8a0 <HAL_I2CEx_ConfigAnalogFilter>
 8005110:	4601      	mov	r1, r0
 8005112:	2800      	cmp	r0, #0
 8005114:	f040 8154 	bne.w	80053c0 <main+0xc04>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK) {
 8005118:	4620      	mov	r0, r4
 800511a:	f008 fc13 	bl	800d944 <HAL_I2CEx_ConfigDigitalFilter>
 800511e:	2800      	cmp	r0, #0
 8005120:	f040 814e 	bne.w	80053c0 <main+0xc04>
	htim4.Instance = TIM4;
 8005124:	4c46      	ldr	r4, [pc, #280]	; (8005240 <main+0xa84>)
 8005126:	4b47      	ldr	r3, [pc, #284]	; (8005244 <main+0xa88>)
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8005128:	9029      	str	r0, [sp, #164]	; 0xa4
	htim4.Instance = TIM4;
 800512a:	6023      	str	r3, [r4, #0]
	htim4.Init.Period = 1100;
 800512c:	f240 434c 	movw	r3, #1100	; 0x44c
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8005130:	904e      	str	r0, [sp, #312]	; 0x138
	htim4.Init.Period = 1100;
 8005132:	60e3      	str	r3, [r4, #12]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005134:	2380      	movs	r3, #128	; 0x80
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8005136:	902c      	str	r0, [sp, #176]	; 0xb0
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005138:	6120      	str	r0, [r4, #16]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800513a:	9012      	str	r0, [sp, #72]	; 0x48
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800513c:	61a3      	str	r3, [r4, #24]
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800513e:	e9cd 002a 	strd	r0, r0, [sp, #168]	; 0xa8
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8005142:	e9cd 004f 	strd	r0, r0, [sp, #316]	; 0x13c
 8005146:	e9cd 0051 	strd	r0, r0, [sp, #324]	; 0x144
 800514a:	e9cd 0053 	strd	r0, r0, [sp, #332]	; 0x14c
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800514e:	e9c4 0001 	strd	r0, r0, [r4, #4]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8005152:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8005156:	4620      	mov	r0, r4
 8005158:	f00c f978 	bl	801144c <HAL_TIM_Base_Init>
 800515c:	2800      	cmp	r0, #0
 800515e:	f040 812f 	bne.w	80053c0 <main+0xc04>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005162:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 8005166:	a929      	add	r1, sp, #164	; 0xa4
 8005168:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800516a:	9329      	str	r3, [sp, #164]	; 0xa4
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 800516c:	f00b fc04 	bl	8010978 <HAL_TIM_ConfigClockSource>
 8005170:	2800      	cmp	r0, #0
 8005172:	f040 8125 	bne.w	80053c0 <main+0xc04>
	if (HAL_TIM_OC_Init(&htim4) != HAL_OK) {
 8005176:	4620      	mov	r0, r4
 8005178:	f00c fa36 	bl	80115e8 <HAL_TIM_OC_Init>
 800517c:	2800      	cmp	r0, #0
 800517e:	f040 811f 	bne.w	80053c0 <main+0xc04>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8005182:	2430      	movs	r4, #48	; 0x30
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005184:	9012      	str	r0, [sp, #72]	; 0x48
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK) {
 8005186:	a910      	add	r1, sp, #64	; 0x40
 8005188:	482d      	ldr	r0, [pc, #180]	; (8005240 <main+0xa84>)
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 800518a:	9410      	str	r4, [sp, #64]	; 0x40
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK) {
 800518c:	f00d fdc8 	bl	8012d20 <HAL_TIMEx_MasterConfigSynchronization>
 8005190:	2800      	cmp	r0, #0
 8005192:	f040 8115 	bne.w	80053c0 <main+0xc04>
	sConfigOC.Pulse = 550;
 8005196:	f240 2326 	movw	r3, #550	; 0x226
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800519a:	9050      	str	r0, [sp, #320]	; 0x140
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800519c:	9052      	str	r0, [sp, #328]	; 0x148
	if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 800519e:	2208      	movs	r2, #8
 80051a0:	a94e      	add	r1, sp, #312	; 0x138
 80051a2:	4827      	ldr	r0, [pc, #156]	; (8005240 <main+0xa84>)
	sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80051a4:	944e      	str	r4, [sp, #312]	; 0x138
	sConfigOC.Pulse = 550;
 80051a6:	934f      	str	r3, [sp, #316]	; 0x13c
	if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 80051a8:	f00c fcec 	bl	8011b84 <HAL_TIM_OC_ConfigChannel>
 80051ac:	2800      	cmp	r0, #0
 80051ae:	f040 8107 	bne.w	80053c0 <main+0xc04>
	HAL_TIM_MspPostInit(&htim4);
 80051b2:	4823      	ldr	r0, [pc, #140]	; (8005240 <main+0xa84>)
 80051b4:	f002 fc22 	bl	80079fc <HAL_TIM_MspPostInit>
	hiwdg.Instance = IWDG;
 80051b8:	4823      	ldr	r0, [pc, #140]	; (8005248 <main+0xa8c>)
	hiwdg.Init.Window = 4095;
 80051ba:	f640 73ff 	movw	r3, #4095	; 0xfff
	hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 80051be:	4f23      	ldr	r7, [pc, #140]	; (800524c <main+0xa90>)
	hiwdg.Init.Reload = 4095;
 80051c0:	e9c0 3302 	strd	r3, r3, [r0, #8]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 80051c4:	2306      	movs	r3, #6
 80051c6:	e9c0 7300 	strd	r7, r3, [r0]
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK) {
 80051ca:	f008 fc0b 	bl	800d9e4 <HAL_IWDG_Init>
 80051ce:	4603      	mov	r3, r0
 80051d0:	2800      	cmp	r0, #0
 80051d2:	f040 80f5 	bne.w	80053c0 <main+0xc04>
	htim14.Instance = TIM14;
 80051d6:	481e      	ldr	r0, [pc, #120]	; (8005250 <main+0xa94>)
	htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051d8:	e9c0 3301 	strd	r3, r3, [r0, #4]
	htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80051dc:	6103      	str	r3, [r0, #16]
	htim14.Instance = TIM14;
 80051de:	4b1d      	ldr	r3, [pc, #116]	; (8005254 <main+0xa98>)
 80051e0:	6003      	str	r3, [r0, #0]
	htim14.Init.Period = 10800;
 80051e2:	f642 2330 	movw	r3, #10800	; 0x2a30
 80051e6:	e039      	b.n	800525c <main+0xaa0>
 80051e8:	20002c44 	.word	0x20002c44
 80051ec:	40011400 	.word	0x40011400
 80051f0:	20002290 	.word	0x20002290
 80051f4:	40007400 	.word	0x40007400
 80051f8:	200025a4 	.word	0x200025a4
 80051fc:	40005400 	.word	0x40005400
 8005200:	20002b3c 	.word	0x20002b3c
 8005204:	40004c00 	.word	0x40004c00
 8005208:	20002bc0 	.word	0x20002bc0
 800520c:	40005000 	.word	0x40005000
 8005210:	20002ab8 	.word	0x20002ab8
 8005214:	40004800 	.word	0x40004800
 8005218:	20002770 	.word	0x20002770
 800521c:	40013400 	.word	0x40013400
 8005220:	2000270c 	.word	0x2000270c
 8005224:	40003c00 	.word	0x40003c00
 8005228:	200026a8 	.word	0x200026a8
 800522c:	2000263c 	.word	0x2000263c
 8005230:	40006000 	.word	0x40006000
 8005234:	20404768 	.word	0x20404768
 8005238:	200025f0 	.word	0x200025f0
 800523c:	40005800 	.word	0x40005800
 8005240:	20002904 	.word	0x20002904
 8005244:	40000800 	.word	0x40000800
 8005248:	20002688 	.word	0x20002688
 800524c:	40003000 	.word	0x40003000
 8005250:	20002820 	.word	0x20002820
 8005254:	40002000 	.word	0x40002000
 8005258:	40003800 	.word	0x40003800
 800525c:	60c3      	str	r3, [r0, #12]
	htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800525e:	2380      	movs	r3, #128	; 0x80
 8005260:	6183      	str	r3, [r0, #24]
	if (HAL_TIM_Base_Init(&htim14) != HAL_OK) {
 8005262:	f00c f8f3 	bl	801144c <HAL_TIM_Base_Init>
 8005266:	2800      	cmp	r0, #0
 8005268:	f040 80aa 	bne.w	80053c0 <main+0xc04>
	htim5.Instance = TIM5;
 800526c:	4f55      	ldr	r7, [pc, #340]	; (80053c4 <main+0xc08>)
	htim5.Init.Period = 4;
 800526e:	2610      	movs	r6, #16
	htim5.Instance = TIM5;
 8005270:	f8df 9184 	ldr.w	r9, [pc, #388]	; 80053f8 <main+0xc3c>
	htim5.Init.Period = 4;
 8005274:	f04f 0804 	mov.w	r8, #4
	htim5.Init.Prescaler = 0;
 8005278:	6078      	str	r0, [r7, #4]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800527a:	6138      	str	r0, [r7, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800527c:	61b8      	str	r0, [r7, #24]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800527e:	900f      	str	r0, [sp, #60]	; 0x3c
	htim5.Instance = TIM5;
 8005280:	f8c7 9000 	str.w	r9, [r7]
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8005284:	e9cd 0025 	strd	r0, r0, [sp, #148]	; 0x94
 8005288:	e9cd 0027 	strd	r0, r0, [sp, #156]	; 0x9c
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800528c:	e9cd 000d 	strd	r0, r0, [sp, #52]	; 0x34
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK) {
 8005290:	4638      	mov	r0, r7
	htim5.Init.Period = 4;
 8005292:	e9c7 6802 	strd	r6, r8, [r7, #8]
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK) {
 8005296:	f00c f8d9 	bl	801144c <HAL_TIM_Base_Init>
 800529a:	2800      	cmp	r0, #0
 800529c:	f040 8090 	bne.w	80053c0 <main+0xc04>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80052a0:	f44f 5480 	mov.w	r4, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK) {
 80052a4:	a925      	add	r1, sp, #148	; 0x94
 80052a6:	4638      	mov	r0, r7
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80052a8:	9425      	str	r4, [sp, #148]	; 0x94
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK) {
 80052aa:	f00b fb65 	bl	8010978 <HAL_TIM_ConfigClockSource>
 80052ae:	4603      	mov	r3, r0
 80052b0:	2800      	cmp	r0, #0
 80052b2:	f040 8085 	bne.w	80053c0 <main+0xc04>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK) {
 80052b6:	4638      	mov	r0, r7
 80052b8:	a90d      	add	r1, sp, #52	; 0x34
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80052ba:	930d      	str	r3, [sp, #52]	; 0x34
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80052bc:	930f      	str	r3, [sp, #60]	; 0x3c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK) {
 80052be:	f00d fd2f 	bl	8012d20 <HAL_TIMEx_MasterConfigSynchronization>
 80052c2:	4603      	mov	r3, r0
 80052c4:	2800      	cmp	r0, #0
 80052c6:	d17b      	bne.n	80053c0 <main+0xc04>
	TIM5->CR1 |= (1 << 3);		// one pulse mode
 80052c8:	f8d9 2000 	ldr.w	r2, [r9]
	huart8.Instance = UART8;
 80052cc:	483e      	ldr	r0, [pc, #248]	; (80053c8 <main+0xc0c>)
	TIM5->CR1 |= (1 << 3);		// one pulse mode
 80052ce:	f042 0208 	orr.w	r2, r2, #8
	huart8.Init.BaudRate = 9600;
 80052d2:	493e      	ldr	r1, [pc, #248]	; (80053cc <main+0xc10>)
	TIM5->CR1 |= (1 << 3);		// one pulse mode
 80052d4:	f8c9 2000 	str.w	r2, [r9]
	huart8.Init.Parity = UART_PARITY_NONE;
 80052d8:	6103      	str	r3, [r0, #16]
	huart8.Init.Mode = UART_MODE_RX;
 80052da:	f8c0 8014 	str.w	r8, [r0, #20]
	huart8.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80052de:	6384      	str	r4, [r0, #56]	; 0x38
	huart8.Init.StopBits = UART_STOPBITS_1;
 80052e0:	e9c0 3302 	strd	r3, r3, [r0, #8]
	huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 80052e4:	e9c0 3306 	strd	r3, r3, [r0, #24]
	huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 80052e8:	e9c0 3608 	strd	r3, r6, [r0, #32]
	huart8.Init.BaudRate = 9600;
 80052ec:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80052f0:	e9c0 1300 	strd	r1, r3, [r0]
	if (HAL_UART_Init(&huart8) != HAL_OK) {
 80052f4:	f00e fee2 	bl	80140bc <HAL_UART_Init>
 80052f8:	4603      	mov	r3, r0
 80052fa:	2800      	cmp	r0, #0
 80052fc:	d160      	bne.n	80053c0 <main+0xc04>
	huart7.Instance = UART7;
 80052fe:	4834      	ldr	r0, [pc, #208]	; (80053d0 <main+0xc14>)
	huart7.Init.BaudRate = 115200;
 8005300:	4a34      	ldr	r2, [pc, #208]	; (80053d4 <main+0xc18>)
	huart7.Init.Parity = UART_PARITY_NONE;
 8005302:	6103      	str	r3, [r0, #16]
	huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005304:	6203      	str	r3, [r0, #32]
	huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8005306:	6246      	str	r6, [r0, #36]	; 0x24
	huart7.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8005308:	6384      	str	r4, [r0, #56]	; 0x38
	huart7.Init.StopBits = UART_STOPBITS_1;
 800530a:	e9c0 3302 	strd	r3, r3, [r0, #8]
	huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 800530e:	e9c0 3306 	strd	r3, r3, [r0, #24]
	huart7.Init.BaudRate = 115200;
 8005312:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8005316:	e9c0 2300 	strd	r2, r3, [r0]
	huart7.Init.Mode = UART_MODE_TX_RX;
 800531a:	230c      	movs	r3, #12
 800531c:	6143      	str	r3, [r0, #20]
	if (HAL_UART_Init(&huart7) != HAL_OK) {
 800531e:	f00e fecd 	bl	80140bc <HAL_UART_Init>
 8005322:	2800      	cmp	r0, #0
 8005324:	d14c      	bne.n	80053c0 <main+0xc04>
	osMutexDef(myMutex01);
 8005326:	2600      	movs	r6, #0
	MX_NVIC_Init();
 8005328:	f7fe fba2 	bl	8003a70 <MX_NVIC_Init>
	myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 800532c:	a83d      	add	r0, sp, #244	; 0xf4
	osMessageQDef(myQueue01, 256, uint16_t);
 800532e:	4c2a      	ldr	r4, [pc, #168]	; (80053d8 <main+0xc1c>)
	osMutexDef(myMutex01);
 8005330:	e9cd 663d 	strd	r6, r6, [sp, #244]	; 0xf4
	myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 8005334:	f011 f938 	bl	80165a8 <osMutexCreate>
 8005338:	4b28      	ldr	r3, [pc, #160]	; (80053dc <main+0xc20>)
 800533a:	4602      	mov	r2, r0
	ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 800533c:	2101      	movs	r1, #1
 800533e:	a841      	add	r0, sp, #260	; 0x104
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 8005340:	f104 0710 	add.w	r7, r4, #16
	myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 8005344:	601a      	str	r2, [r3, #0]
	osSemaphoreDef(ssicontent);
 8005346:	e9cd 6641 	strd	r6, r6, [sp, #260]	; 0x104
	ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 800534a:	f011 f989 	bl	8016660 <osSemaphoreCreate>
 800534e:	4b24      	ldr	r3, [pc, #144]	; (80053e0 <main+0xc24>)
 8005350:	4602      	mov	r2, r0
	myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8005352:	2101      	movs	r1, #1
 8005354:	a845      	add	r0, sp, #276	; 0x114
	osTimerDef(myTimer01, Callback01);
 8005356:	9646      	str	r6, [sp, #280]	; 0x118
	ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8005358:	601a      	str	r2, [r3, #0]
	myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 800535a:	4632      	mov	r2, r6
	osTimerDef(myTimer01, Callback01);
 800535c:	4b21      	ldr	r3, [pc, #132]	; (80053e4 <main+0xc28>)
 800535e:	9345      	str	r3, [sp, #276]	; 0x114
	myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8005360:	f011 f900 	bl	8016564 <osTimerCreate>
 8005364:	4b20      	ldr	r3, [pc, #128]	; (80053e8 <main+0xc2c>)
 8005366:	6018      	str	r0, [r3, #0]
	osMessageQDef(myQueue01, 256, uint16_t);
 8005368:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800536c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 8005370:	4631      	mov	r1, r6
 8005372:	4628      	mov	r0, r5
 8005374:	f011 f9ee 	bl	8016754 <osMessageCreate>
 8005378:	4b1c      	ldr	r3, [pc, #112]	; (80053ec <main+0xc30>)
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 800537a:	ad4e      	add	r5, sp, #312	; 0x138
	osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 2048);
 800537c:	342c      	adds	r4, #44	; 0x2c
	myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 800537e:	6018      	str	r0, [r3, #0]
	cycleleds();
 8005380:	f001 fa14 	bl	80067ac <cycleleds>
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 8005384:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8005386:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005388:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 800538c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8005390:	4631      	mov	r1, r6
 8005392:	a84e      	add	r0, sp, #312	; 0x138
 8005394:	f011 f8ac 	bl	80164f0 <osThreadCreate>
 8005398:	4b15      	ldr	r3, [pc, #84]	; (80053f0 <main+0xc34>)
	osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 2048);
 800539a:	ad55      	add	r5, sp, #340	; 0x154
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800539c:	6018      	str	r0, [r3, #0]
	osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 2048);
 800539e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80053a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80053a2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80053a6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	LPTaskHandle = osThreadCreate(osThread(LPTask), NULL);
 80053aa:	4631      	mov	r1, r6
 80053ac:	a855      	add	r0, sp, #340	; 0x154
 80053ae:	f011 f89f 	bl	80164f0 <osThreadCreate>
 80053b2:	4b10      	ldr	r3, [pc, #64]	; (80053f4 <main+0xc38>)
 80053b4:	6018      	str	r0, [r3, #0]
	vTaskSuspend(LPTaskHandle);			// don't allow it to autostart
 80053b6:	f012 fa59 	bl	801786c <vTaskSuspend>
	osKernelStart();
 80053ba:	f011 f88b 	bl	80164d4 <osKernelStart>
	while (1) {
 80053be:	e7fe      	b.n	80053be <main+0xc02>
		Error_Handler();
 80053c0:	f7ff f980 	bl	80046c4 <Error_Handler>
 80053c4:	20002950 	.word	0x20002950
 80053c8:	20002d4c 	.word	0x20002d4c
 80053cc:	40007c00 	.word	0x40007c00
 80053d0:	20002cc8 	.word	0x20002cc8
 80053d4:	40007800 	.word	0x40007800
 80053d8:	0802a770 	.word	0x0802a770
 80053dc:	20002de4 	.word	0x20002de4
 80053e0:	20002e08 	.word	0x20002e08
 80053e4:	08003ad5 	.word	0x08003ad5
 80053e8:	20002dec 	.word	0x20002dec
 80053ec:	20002de8 	.word	0x20002de8
 80053f0:	2000218c 	.word	0x2000218c
 80053f4:	2000217c 	.word	0x2000217c
 80053f8:	40000c00 	.word	0x40000c00

080053fc <StartDefaultTask>:
void StartDefaultTask(void const *argument) {
 80053fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005400:	b087      	sub	sp, #28
	MX_USB_DEVICE_Init();
 8005402:	f01f fc6f 	bl	8024ce4 <MX_USB_DEVICE_Init>
	MX_LWIP_Init();
 8005406:	f00f fef1 	bl	80151ec <MX_LWIP_Init>
	if ((i = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)) == GPIO_PIN_SET) {		// blue button on stm board
 800540a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800540e:	48bd      	ldr	r0, [pc, #756]	; (8005704 <StartDefaultTask+0x308>)
 8005410:	f007 fca8 	bl	800cd64 <HAL_GPIO_ReadPin>
 8005414:	2801      	cmp	r0, #1
 8005416:	f000 814c 	beq.w	80056b2 <StartDefaultTask+0x2b6>
		stampboot();	// make sure this runing program is in the boot vector (debug can avoid it)
 800541a:	f7fb fbf9 	bl	8000c10 <stampboot>
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d, PCB=%d\n", STM32_UUID[0], STM32_UUID[1],
 800541e:	4dba      	ldr	r5, [pc, #744]	; (8005708 <StartDefaultTask+0x30c>)
	getboardpcb();		// find our daughterboard
 8005420:	f7ff f8c0 	bl	80045a4 <getboardpcb>
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d, PCB=%d\n", STM32_UUID[0], STM32_UUID[1],
 8005424:	f8df 839c 	ldr.w	r8, [pc, #924]	; 80057c4 <StartDefaultTask+0x3c8>
 8005428:	2713      	movs	r7, #19
	printf("%s----------------------------------------------------------------------------\n", str);
 800542a:	49b8      	ldr	r1, [pc, #736]	; (800570c <StartDefaultTask+0x310>)
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d, PCB=%d\n", STM32_UUID[0], STM32_UUID[1],
 800542c:	f242 7633 	movw	r6, #10035	; 0x2733
	printf("%s----------------------------------------------------------------------------\n", str);
 8005430:	48b7      	ldr	r0, [pc, #732]	; (8005710 <StartDefaultTask+0x314>)
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d, PCB=%d\n", STM32_UUID[0], STM32_UUID[1],
 8005432:	2400      	movs	r4, #0
	printf("%s----------------------------------------------------------------------------\n", str);
 8005434:	f021 f90e 	bl	8026654 <iprintf>
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d, PCB=%d\n", STM32_UUID[0], STM32_UUID[1],
 8005438:	f8d8 0000 	ldr.w	r0, [r8]
 800543c:	f505 6184 	add.w	r1, r5, #1056	; 0x420
 8005440:	c90e      	ldmia	r1, {r1, r2, r3}
 8005442:	9003      	str	r0, [sp, #12]
 8005444:	9400      	str	r4, [sp, #0]
 8005446:	48b3      	ldr	r0, [pc, #716]	; (8005714 <StartDefaultTask+0x318>)
 8005448:	e9cd 7601 	strd	r7, r6, [sp, #4]
 800544c:	f021 f902 	bl	8026654 <iprintf>
	crc_rom();
 8005450:	f7fe fb68 	bl	8003b24 <crc_rom>
	printf("%s----------------------------------------------------------------------------\n", str);
 8005454:	49b0      	ldr	r1, [pc, #704]	; (8005718 <StartDefaultTask+0x31c>)
 8005456:	48ae      	ldr	r0, [pc, #696]	; (8005710 <StartDefaultTask+0x314>)
 8005458:	f021 f8fc 	bl	8026654 <iprintf>
	cycleleds();
 800545c:	f001 f9a6 	bl	80067ac <cycleleds>
	init_nextion();			// initilise the LCD display
 8005460:	f7fe fa80 	bl	8003964 <init_nextion>
	if (!(netif_is_link_up(&gnetif))) {
 8005464:	4bad      	ldr	r3, [pc, #692]	; (800571c <StartDefaultTask+0x320>)
 8005466:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800546a:	075b      	lsls	r3, r3, #29
 800546c:	d41e      	bmi.n	80054ac <StartDefaultTask+0xb0>
		printf("LAN interface appears disconnected\n\r");
 800546e:	48ac      	ldr	r0, [pc, #688]	; (8005720 <StartDefaultTask+0x324>)
 8005470:	2432      	movs	r4, #50	; 0x32
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 8005472:	4dac      	ldr	r5, [pc, #688]	; (8005724 <StartDefaultTask+0x328>)
		printf("LAN interface appears disconnected\n\r");
 8005474:	f021 f8ee 	bl	8026654 <iprintf>
			osDelay(50);
 8005478:	2032      	movs	r0, #50	; 0x32
 800547a:	f011 f86b 	bl	8016554 <osDelay>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 800547e:	2201      	movs	r2, #1
 8005480:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005484:	4628      	mov	r0, r5
 8005486:	f007 fc7f 	bl	800cd88 <HAL_GPIO_WritePin>
			osDelay(50);
 800548a:	2032      	movs	r0, #50	; 0x32
 800548c:	f011 f862 	bl	8016554 <osDelay>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_RESET);	// Splat D5 led off
 8005490:	2200      	movs	r2, #0
 8005492:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005496:	4628      	mov	r0, r5
 8005498:	f007 fc76 	bl	800cd88 <HAL_GPIO_WritePin>
		for (i = 0; i < 50; i++) {
 800549c:	3c01      	subs	r4, #1
 800549e:	d1eb      	bne.n	8005478 <StartDefaultTask+0x7c>
		printf("************* REBOOTING **************\n");
 80054a0:	48a1      	ldr	r0, [pc, #644]	; (8005728 <StartDefaultTask+0x32c>)
 80054a2:	f021 f973 	bl	802678c <puts>
		rebootme(0);
 80054a6:	4620      	mov	r0, r4
 80054a8:	f7fe fbdc 	bl	8003c64 <rebootme>
	netif = netif_default;
 80054ac:	4b9f      	ldr	r3, [pc, #636]	; (800572c <StartDefaultTask+0x330>)
 80054ae:	f8df 9318 	ldr.w	r9, [pc, #792]	; 80057c8 <StartDefaultTask+0x3cc>
 80054b2:	6818      	ldr	r0, [r3, #0]
	globalfreeze = 0;		// Allow UDP streaming
 80054b4:	4b9e      	ldr	r3, [pc, #632]	; (8005730 <StartDefaultTask+0x334>)
	netif_set_link_callback(netif, netif_link_callbk_fn);
 80054b6:	499f      	ldr	r1, [pc, #636]	; (8005734 <StartDefaultTask+0x338>)
	globalfreeze = 0;		// Allow UDP streaming
 80054b8:	601c      	str	r4, [r3, #0]
	netif = netif_default;
 80054ba:	f8c9 0000 	str.w	r0, [r9]
	netif_set_link_callback(netif, netif_link_callbk_fn);
 80054be:	f016 fcd5 	bl	801be6c <netif_set_link_callback>
	netif_set_status_callback(netif, netif_status_callbk_fn);
 80054c2:	499d      	ldr	r1, [pc, #628]	; (8005738 <StartDefaultTask+0x33c>)
 80054c4:	f8d9 0000 	ldr.w	r0, [r9]
 80054c8:	f016 fc8c 	bl	801bde4 <netif_set_status_callback>
	statuspkt.uid = 0xFEED;		// 16 bits - this value gets replaced by data from the server
 80054cc:	4b9b      	ldr	r3, [pc, #620]	; (800573c <StartDefaultTask+0x340>)
 80054ce:	f64f 62ed 	movw	r2, #65261	; 0xfeed
	statuspkt.bconf |= (circuitboardpcb << 8);
 80054d2:	f8d8 0000 	ldr.w	r0, [r8]
	statuspkt.uid = 0xFEED;		// 16 bits - this value gets replaced by data from the server
 80054d6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
	statuspkt.adctrigoff = TRIG_THRES;
 80054da:	2264      	movs	r2, #100	; 0x64
	statuspkt.majorversion = MAJORVERSION;
 80054dc:	f883 4070 	strb.w	r4, [r3, #112]	; 0x70
	statuspkt.minorversion = MINORVERSION;
 80054e0:	f883 7071 	strb.w	r7, [r3, #113]	; 0x71
	statuspkt.build = BUILDNO;		// from build 10028 onwards
 80054e4:	f8a3 6084 	strh.w	r6, [r3, #132]	; 0x84
	statuspkt.udppknum = 0;
 80054e8:	601c      	str	r4, [r3, #0]
	statuspkt.sysuptime = 0;
 80054ea:	665c      	str	r4, [r3, #100]	; 0x64
	statuspkt.netuptime = 0;
 80054ec:	669c      	str	r4, [r3, #104]	; 0x68
	statuspkt.gpsuptime = 0;
 80054ee:	66dc      	str	r4, [r3, #108]	; 0x6c
	statuspkt.adcpktssent = 0;
 80054f0:	f8a3 405e 	strh.w	r4, [r3, #94]	; 0x5e
	statuspkt.adctrigoff = TRIG_THRES;
 80054f4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	statuspkt.adcudpover = 0;		// debug use count overruns
 80054f8:	679c      	str	r4, [r3, #120]	; 0x78
	statuspkt.trigcount = 0;		// debug use adc trigger count
 80054fa:	67dc      	str	r4, [r3, #124]	; 0x7c
	statuspkt.udpsent = 0;		// debug use adc udp sample packet sent count
 80054fc:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
	statuspkt.bconf = 0;
 8005500:	f8c3 4090 	str.w	r4, [r3, #144]	; 0x90
	statuspkt.bconf |= 0x01;	// splat board version 1
 8005504:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005508:	f041 0101 	orr.w	r1, r1, #1
 800550c:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
	statuspkt.bconf |= (circuitboardpcb << 8);
 8005510:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 8005514:	498a      	ldr	r1, [pc, #552]	; (8005740 <StartDefaultTask+0x344>)
	statuspkt.bconf |= (circuitboardpcb << 8);
 8005516:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 800551a:	488a      	ldr	r0, [pc, #552]	; (8005744 <StartDefaultTask+0x348>)
	statuspkt.bconf |= (circuitboardpcb << 8);
 800551c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	STM32_UUID[0], STM32_UUID[1], STM32_UUID[2], statuspkt.uid, statuspkt.majorversion, statuspkt.minorversion,
 8005520:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8005524:	b292      	uxth	r2, r2
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 8005526:	9201      	str	r2, [sp, #4]
	STM32_UUID[0], STM32_UUID[1], STM32_UUID[2], statuspkt.uid, statuspkt.majorversion, statuspkt.minorversion,
 8005528:	f893 2070 	ldrb.w	r2, [r3, #112]	; 0x70
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 800552c:	9202      	str	r2, [sp, #8]
	STM32_UUID[0], STM32_UUID[1], STM32_UUID[2], statuspkt.uid, statuspkt.majorversion, statuspkt.minorversion,
 800552e:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
	t2cap[0] = 44444444;
 8005532:	4a85      	ldr	r2, [pc, #532]	; (8005748 <StartDefaultTask+0x34c>)
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 8005534:	9303      	str	r3, [sp, #12]
	t2cap[0] = 44444444;
 8005536:	4b85      	ldr	r3, [pc, #532]	; (800574c <StartDefaultTask+0x350>)
 8005538:	601a      	str	r2, [r3, #0]
	newbuild = BUILDNO;				// init to the same
 800553a:	4b85      	ldr	r3, [pc, #532]	; (8005750 <StartDefaultTask+0x354>)
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 800553c:	4a85      	ldr	r2, [pc, #532]	; (8005754 <StartDefaultTask+0x358>)
	newbuild = BUILDNO;				// init to the same
 800553e:	601e      	str	r6, [r3, #0]
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 8005540:	4b85      	ldr	r3, [pc, #532]	; (8005758 <StartDefaultTask+0x35c>)
 8005542:	e9cd 3204 	strd	r3, r2, [sp, #16]
 8005546:	f8d5 3428 	ldr.w	r3, [r5, #1064]	; 0x428
 800554a:	9300      	str	r3, [sp, #0]
 800554c:	f8d5 3424 	ldr.w	r3, [r5, #1060]	; 0x424
 8005550:	f8d5 2420 	ldr.w	r2, [r5, #1056]	; 0x420
 8005554:	f021 fa68 	bl	8026a28 <siprintf>
	initsplat();
 8005558:	f001 fdda 	bl	8007110 <initsplat>
	stat = setupneo();
 800555c:	f000 fb10 	bl	8005b80 <setupneo>
	if (stat != HAL_OK) {
 8005560:	2800      	cmp	r0, #0
 8005562:	f040 80a9 	bne.w	80056b8 <StartDefaultTask+0x2bc>
	printf("Setting up timers\n");
 8005566:	487d      	ldr	r0, [pc, #500]	; (800575c <StartDefaultTask+0x360>)
 8005568:	f021 f910 	bl	802678c <puts>
	if ( xSemaphoreGive(ssicontentHandle) != pdTRUE) {	// give the ssi generation semaphore
 800556c:	2300      	movs	r3, #0
 800556e:	487c      	ldr	r0, [pc, #496]	; (8005760 <StartDefaultTask+0x364>)
 8005570:	461a      	mov	r2, r3
 8005572:	4619      	mov	r1, r3
 8005574:	6800      	ldr	r0, [r0, #0]
 8005576:	f011 fb17 	bl	8016ba8 <xQueueGenericSend>
	HAL_TIM_Base_Start_IT(&htim6);		// basic packet timestamp 32 bits
 800557a:	487a      	ldr	r0, [pc, #488]	; (8005764 <StartDefaultTask+0x368>)
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);		// precision uS timer
 800557c:	4c7a      	ldr	r4, [pc, #488]	; (8005768 <StartDefaultTask+0x36c>)
	HAL_TIM_Base_Start_IT(&htim6);		// basic packet timestamp 32 bits
 800557e:	f00b f939 	bl	80107f4 <HAL_TIM_Base_Start_IT>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);		// precision uS timer
 8005582:	2200      	movs	r2, #0
 8005584:	6820      	ldr	r0, [r4, #0]
 8005586:	4611      	mov	r1, r2
 8005588:	f00d f85e 	bl	8012648 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);		// precision uS timer
 800558c:	2200      	movs	r2, #0
 800558e:	2104      	movs	r1, #4
 8005590:	6820      	ldr	r0, [r4, #0]
 8005592:	f00d f859 	bl	8012648 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_4, TIM_CCx_DISABLE);		// precision uS timer
 8005596:	2200      	movs	r2, #0
 8005598:	210c      	movs	r1, #12
 800559a:	6820      	ldr	r0, [r4, #0]
 800559c:	f00d f854 	bl	8012648 <TIM_CCxChannelCmd>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_1);		// precision uS timer
 80055a0:	2100      	movs	r1, #0
 80055a2:	4620      	mov	r0, r4
 80055a4:	f00d fa9e 	bl	8012ae4 <HAL_TIM_IC_Stop_DMA>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_2);		// precision uS timer
 80055a8:	2104      	movs	r1, #4
 80055aa:	4620      	mov	r0, r4
 80055ac:	f00d fa9a 	bl	8012ae4 <HAL_TIM_IC_Stop_DMA>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_4);		// precision uS timer
 80055b0:	210c      	movs	r1, #12
 80055b2:	4620      	mov	r0, r4
 80055b4:	f00d fa96 	bl	8012ae4 <HAL_TIM_IC_Stop_DMA>
	if ((err = HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_3, t2cap, (sizeof(t2cap) / 4))) != HAL_OK) {
 80055b8:	2301      	movs	r3, #1
 80055ba:	4a64      	ldr	r2, [pc, #400]	; (800574c <StartDefaultTask+0x350>)
 80055bc:	2108      	movs	r1, #8
 80055be:	4620      	mov	r0, r4
 80055c0:	f00d f8a0 	bl	8012704 <HAL_TIM_IC_Start_DMA>
 80055c4:	b128      	cbz	r0, 80055d2 <StartDefaultTask+0x1d6>
		printf("TIM_Base_Start_DMA err %i", err);
 80055c6:	4601      	mov	r1, r0
 80055c8:	4868      	ldr	r0, [pc, #416]	; (800576c <StartDefaultTask+0x370>)
 80055ca:	f021 f843 	bl	8026654 <iprintf>
		Error_Handler();
 80055ce:	f7ff f879 	bl	80046c4 <Error_Handler>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);	// capture precision timer
 80055d2:	6820      	ldr	r0, [r4, #0]
 80055d4:	2201      	movs	r2, #1
 80055d6:	2108      	movs	r1, #8
	myip = ip.addr;
 80055d8:	4c65      	ldr	r4, [pc, #404]	; (8005770 <StartDefaultTask+0x374>)
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);	// capture precision timer
 80055da:	f00d f835 	bl	8012648 <TIM_CCxChannelCmd>
	dhcp = netif_dhcp_data(netif);		// do not call this too early
 80055de:	f8d9 3000 	ldr.w	r3, [r9]
	ip = dhcp->offered_ip_addr;
 80055e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055e4:	69db      	ldr	r3, [r3, #28]
	myip = ip.addr;
 80055e6:	6023      	str	r3, [r4, #0]
	if (myip == 0) {
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d069      	beq.n	80056c0 <StartDefaultTask+0x2c4>
	printf("*****************************************\n");
 80055ec:	4861      	ldr	r0, [pc, #388]	; (8005774 <StartDefaultTask+0x378>)
 80055ee:	f021 f8cd 	bl	802678c <puts>
	printf("This unit's IP address is %d:%d:%d:%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 80055f2:	6821      	ldr	r1, [r4, #0]
 80055f4:	4860      	ldr	r0, [pc, #384]	; (8005778 <StartDefaultTask+0x37c>)
 80055f6:	0e0a      	lsrs	r2, r1, #24
 80055f8:	f3c1 4307 	ubfx	r3, r1, #16, #8
	if (http_downloading) {
 80055fc:	4c5f      	ldr	r4, [pc, #380]	; (800577c <StartDefaultTask+0x380>)
	printf("This unit's IP address is %d:%d:%d:%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 80055fe:	9200      	str	r2, [sp, #0]
 8005600:	f3c1 2207 	ubfx	r2, r1, #8, #8
 8005604:	b2c9      	uxtb	r1, r1
 8005606:	f021 f825 	bl	8026654 <iprintf>
	printf("*****************************************\n");
 800560a:	485a      	ldr	r0, [pc, #360]	; (8005774 <StartDefaultTask+0x378>)
 800560c:	f021 f8be 	bl	802678c <puts>
	HAL_IWDG_Refresh(&hiwdg);						// refresh the hardware watchdog reset system timer
 8005610:	485b      	ldr	r0, [pc, #364]	; (8005780 <StartDefaultTask+0x384>)
 8005612:	f008 fa3d 	bl	800da90 <HAL_IWDG_Refresh>
	initialapisn();									// get initial s/n and UDP target from http server; reboots if fails
 8005616:	f003 fd4d 	bl	80090b4 <initialapisn>
	osDelay(3000);		// wait for server to populate us (ZZZ)
 800561a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800561e:	f010 ff99 	bl	8016554 <osDelay>
	if (http_downloading) {
 8005622:	6823      	ldr	r3, [r4, #0]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d154      	bne.n	80056d2 <StartDefaultTask+0x2d6>
	nxt_update();		// check if LCD needs updating
 8005628:	f000 ff44 	bl	80064b4 <nxt_update>
	if (http_downloading) {
 800562c:	6823      	ldr	r3, [r4, #0]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d163      	bne.n	80056fa <StartDefaultTask+0x2fe>
	osDelay(3000);		// wait for server to respond
 8005632:	f640 30b8 	movw	r0, #3000	; 0xbb8
	uip = locateudp();
 8005636:	4d53      	ldr	r5, [pc, #332]	; (8005784 <StartDefaultTask+0x388>)
	osDelay(3000);		// wait for server to respond
 8005638:	f010 ff8c 	bl	8016554 <osDelay>
	vTaskResume(LPTaskHandle);		// allow it to start
 800563c:	4b52      	ldr	r3, [pc, #328]	; (8005788 <StartDefaultTask+0x38c>)
	while (lptask_init_done == 0)
 800563e:	4c53      	ldr	r4, [pc, #332]	; (800578c <StartDefaultTask+0x390>)
	vTaskResume(LPTaskHandle);		// allow it to start
 8005640:	6818      	ldr	r0, [r3, #0]
 8005642:	f012 f9a3 	bl	801798c <vTaskResume>
	printf("Starting httpd web server\n");
 8005646:	4852      	ldr	r0, [pc, #328]	; (8005790 <StartDefaultTask+0x394>)
 8005648:	f021 f8a0 	bl	802678c <puts>
	httpd_init();		// start the www server
 800564c:	f014 fe7c 	bl	801a348 <httpd_init>
	init_httpd_ssi();	// set up the embedded tag handler
 8005650:	f003 fb34 	bl	8008cbc <init_httpd_ssi>
	printf("Warming up the sonic phaser\n");
 8005654:	484f      	ldr	r0, [pc, #316]	; (8005794 <StartDefaultTask+0x398>)
 8005656:	f021 f899 	bl	802678c <puts>
	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 800565a:	2008      	movs	r0, #8
 800565c:	4a4e      	ldr	r2, [pc, #312]	; (8005798 <StartDefaultTask+0x39c>)
 800565e:	2100      	movs	r1, #0
 8005660:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8005664:	9000      	str	r0, [sp, #0]
 8005666:	484d      	ldr	r0, [pc, #308]	; (800579c <StartDefaultTask+0x3a0>)
 8005668:	f004 fbbc 	bl	8009de4 <HAL_DAC_Start_DMA>
	HAL_TIM_Base_Start(&htim7);	// fast interval DAC timer sample rate
 800566c:	484c      	ldr	r0, [pc, #304]	; (80057a0 <StartDefaultTask+0x3a4>)
 800566e:	f00b f809 	bl	8010684 <HAL_TIM_Base_Start>
	xTaskToNotify = xTaskGetCurrentTaskHandle();
 8005672:	f012 fcc9 	bl	8018008 <xTaskGetCurrentTaskHandle>
 8005676:	4b4b      	ldr	r3, [pc, #300]	; (80057a4 <StartDefaultTask+0x3a8>)
 8005678:	6018      	str	r0, [r3, #0]
	uip = locateudp();
 800567a:	f002 ffd3 	bl	8008624 <locateudp>
	main_init_done = 1; // let lptask now main has initialised
 800567e:	4b4a      	ldr	r3, [pc, #296]	; (80057a8 <StartDefaultTask+0x3ac>)
 8005680:	2201      	movs	r2, #1
	uip = locateudp();
 8005682:	6028      	str	r0, [r5, #0]
	printf("Waiting for lptask to start\n");
 8005684:	4849      	ldr	r0, [pc, #292]	; (80057ac <StartDefaultTask+0x3b0>)
	main_init_done = 1; // let lptask now main has initialised
 8005686:	601a      	str	r2, [r3, #0]
	printf("Waiting for lptask to start\n");
 8005688:	f021 f880 	bl	802678c <puts>
	while (lptask_init_done == 0)
 800568c:	6823      	ldr	r3, [r4, #0]
 800568e:	b92b      	cbnz	r3, 800569c <StartDefaultTask+0x2a0>
		osDelay(100); // hold off starting udp railgun until LPtask has initalised
 8005690:	2064      	movs	r0, #100	; 0x64
 8005692:	f010 ff5f 	bl	8016554 <osDelay>
	while (lptask_init_done == 0)
 8005696:	6823      	ldr	r3, [r4, #0]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d0f9      	beq.n	8005690 <StartDefaultTask+0x294>
	startadc();		// start the ADC DMA loop
 800569c:	f7fb fa2e 	bl	8000afc <startadc>
		startudp(uip);	// should never return
 80056a0:	6828      	ldr	r0, [r5, #0]
 80056a2:	f002 fff5 	bl	8008690 <startudp>
		printf("UDP stream exited!!!\n\r");
 80056a6:	4842      	ldr	r0, [pc, #264]	; (80057b0 <StartDefaultTask+0x3b4>)
 80056a8:	f020 ffd4 	bl	8026654 <iprintf>
		rebootme(4);
 80056ac:	2004      	movs	r0, #4
 80056ae:	f7fe fad9 	bl	8003c64 <rebootme>
		swapboot();	//  swap the boot vector
 80056b2:	f7fb fc07 	bl	8000ec4 <swapboot>
 80056b6:	e6b2      	b.n	800541e <StartDefaultTask+0x22>
		printf("Neo7 setup returned HAL error\n\r");	// but don't reboot
 80056b8:	483e      	ldr	r0, [pc, #248]	; (80057b4 <StartDefaultTask+0x3b8>)
 80056ba:	f020 ffcb 	bl	8026654 <iprintf>
 80056be:	e752      	b.n	8005566 <StartDefaultTask+0x16a>
		printf("***** DHCP Failed ******\n");
 80056c0:	483d      	ldr	r0, [pc, #244]	; (80057b8 <StartDefaultTask+0x3bc>)
 80056c2:	f021 f863 	bl	802678c <puts>
		osDelay(200);
 80056c6:	20c8      	movs	r0, #200	; 0xc8
 80056c8:	f010 ff44 	bl	8016554 <osDelay>
		rebootme(1);
 80056cc:	2001      	movs	r0, #1
 80056ce:	f7fe fac9 	bl	8003c64 <rebootme>
		printf("STM Downloading...\n");
 80056d2:	483a      	ldr	r0, [pc, #232]	; (80057bc <StartDefaultTask+0x3c0>)
			HAL_IWDG_Refresh(&hiwdg);
 80056d4:	4d2a      	ldr	r5, [pc, #168]	; (8005780 <StartDefaultTask+0x384>)
		printf("STM Downloading...\n");
 80056d6:	f021 f859 	bl	802678c <puts>
		while (http_downloading) {
 80056da:	e006      	b.n	80056ea <StartDefaultTask+0x2ee>
			HAL_IWDG_Refresh(&hiwdg);
 80056dc:	4628      	mov	r0, r5
 80056de:	f008 f9d7 	bl	800da90 <HAL_IWDG_Refresh>
			osDelay(1000);
 80056e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80056e6:	f010 ff35 	bl	8016554 <osDelay>
		while (http_downloading) {
 80056ea:	6823      	ldr	r3, [r4, #0]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d1f5      	bne.n	80056dc <StartDefaultTask+0x2e0>
		osDelay(5000);		// allow time for it to get to reboot if its going to
 80056f0:	f241 3088 	movw	r0, #5000	; 0x1388
 80056f4:	f010 ff2e 	bl	8016554 <osDelay>
 80056f8:	e796      	b.n	8005628 <StartDefaultTask+0x22c>
		printf("LCD Downloading...\n");
 80056fa:	4831      	ldr	r0, [pc, #196]	; (80057c0 <StartDefaultTask+0x3c4>)
			HAL_IWDG_Refresh(&hiwdg);
 80056fc:	4d20      	ldr	r5, [pc, #128]	; (8005780 <StartDefaultTask+0x384>)
		printf("LCD Downloading...\n");
 80056fe:	f021 f845 	bl	802678c <puts>
		while (http_downloading) {
 8005702:	e06a      	b.n	80057da <StartDefaultTask+0x3de>
 8005704:	40020800 	.word	0x40020800
 8005708:	1ff0f000 	.word	0x1ff0f000
 800570c:	0802c724 	.word	0x0802c724
 8005710:	0802c654 	.word	0x0802c654
 8005714:	0802c728 	.word	0x0802c728
 8005718:	0802b5b0 	.word	0x0802b5b0
 800571c:	20003594 	.word	0x20003594
 8005720:	0802c768 	.word	0x0802c768
 8005724:	40020c00 	.word	0x40020c00
 8005728:	0802c790 	.word	0x0802c790
 800572c:	2002e484 	.word	0x2002e484
 8005730:	2000349c 	.word	0x2000349c
 8005734:	08003c6d 	.word	0x08003c6d
 8005738:	08003ac9 	.word	0x08003ac9
 800573c:	20003034 	.word	0x20003034
 8005740:	0802c7b8 	.word	0x0802c7b8
 8005744:	200000c0 	.word	0x200000c0
 8005748:	02a62b1c 	.word	0x02a62b1c
 800574c:	200007a4 	.word	0x200007a4
 8005750:	20002df8 	.word	0x20002df8
 8005754:	200034ac 	.word	0x200034ac
 8005758:	20003528 	.word	0x20003528
 800575c:	0802c820 	.word	0x0802c820
 8005760:	20002e08 	.word	0x20002e08
 8005764:	2000299c 	.word	0x2000299c
 8005768:	2000286c 	.word	0x2000286c
 800576c:	0802c834 	.word	0x0802c834
 8005770:	20002df0 	.word	0x20002df0
 8005774:	0802c86c 	.word	0x0802c86c
 8005778:	0802c898 	.word	0x0802c898
 800577c:	200018dc 	.word	0x200018dc
 8005780:	20002688 	.word	0x20002688
 8005784:	20002e18 	.word	0x20002e18
 8005788:	2000217c 	.word	0x2000217c
 800578c:	20002ddc 	.word	0x20002ddc
 8005790:	0802c8d4 	.word	0x0802c8d4
 8005794:	0802c8f0 	.word	0x0802c8f0
 8005798:	0802c954 	.word	0x0802c954
 800579c:	20002290 	.word	0x20002290
 80057a0:	200029e8 	.word	0x200029e8
 80057a4:	20000838 	.word	0x20000838
 80057a8:	20002de0 	.word	0x20002de0
 80057ac:	0802c90c 	.word	0x0802c90c
 80057b0:	0802c93c 	.word	0x0802c93c
 80057b4:	0802c800 	.word	0x0802c800
 80057b8:	0802c850 	.word	0x0802c850
 80057bc:	0802c8c0 	.word	0x0802c8c0
 80057c0:	0802c928 	.word	0x0802c928
 80057c4:	20002180 	.word	0x20002180
 80057c8:	20002df4 	.word	0x20002df4
			HAL_IWDG_Refresh(&hiwdg);
 80057cc:	4628      	mov	r0, r5
 80057ce:	f008 f95f 	bl	800da90 <HAL_IWDG_Refresh>
			osDelay(1000);
 80057d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80057d6:	f010 febd 	bl	8016554 <osDelay>
		while (http_downloading) {
 80057da:	6823      	ldr	r3, [r4, #0]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d1f5      	bne.n	80057cc <StartDefaultTask+0x3d0>
 80057e0:	e727      	b.n	8005632 <StartDefaultTask+0x236>
 80057e2:	bf00      	nop

080057e4 <assert_failed>:
void assert_failed(uint8_t *file, uint32_t line) {
	/* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
	/* USER CODE END 6 */
}
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop

080057e8 <__io_putchar>:
/**
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
PUTCHAR_PROTOTYPE {
 80057e8:	b500      	push	{lr}
	/* Place your implementation of fputc here */
	/* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
	{
		if (ch == '\n')
 80057ea:	280a      	cmp	r0, #10
PUTCHAR_PROTOTYPE {
 80057ec:	b083      	sub	sp, #12
 80057ee:	9001      	str	r0, [sp, #4]
		if (ch == '\n')
 80057f0:	d009      	beq.n	8005806 <__io_putchar+0x1e>
			HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
		else
		HAL_UART_Transmit(&huart2, &ch, 1, 10);
 80057f2:	230a      	movs	r3, #10
 80057f4:	2201      	movs	r2, #1
 80057f6:	a901      	add	r1, sp, #4
 80057f8:	4808      	ldr	r0, [pc, #32]	; (800581c <__io_putchar+0x34>)
 80057fa:	f00e fbb7 	bl	8013f6c <HAL_UART_Transmit>

	return ch;
	}
}
 80057fe:	9801      	ldr	r0, [sp, #4]
 8005800:	b003      	add	sp, #12
 8005802:	f85d fb04 	ldr.w	pc, [sp], #4
			HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
 8005806:	4603      	mov	r3, r0
 8005808:	2202      	movs	r2, #2
 800580a:	4905      	ldr	r1, [pc, #20]	; (8005820 <__io_putchar+0x38>)
 800580c:	4803      	ldr	r0, [pc, #12]	; (800581c <__io_putchar+0x34>)
 800580e:	f00e fbad 	bl	8013f6c <HAL_UART_Transmit>
}
 8005812:	9801      	ldr	r0, [sp, #4]
 8005814:	b003      	add	sp, #12
 8005816:	f85d fb04 	ldr.w	pc, [sp], #4
 800581a:	bf00      	nop
 800581c:	20002a34 	.word	0x20002a34
 8005820:	0802b470 	.word	0x0802b470

08005824 <movavg>:
}


// moving avg, used by:-
// clktrim
uint32_t movavg(uint32_t new) {
 8005824:	b410      	push	{r4}
 8005826:	4c08      	ldr	r4, [pc, #32]	; (8005848 <movavg+0x24>)
	static uint32_t data[16] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
	int i;
	uint32_t sum = 0;
 8005828:	2100      	movs	r1, #0
 800582a:	4623      	mov	r3, r4
 800582c:	f104 0c3c 	add.w	ip, r4, #60	; 0x3c

	for (i = 0; i < 15; i++) {
		data[i] = data[i + 1];		// old data is low index
 8005830:	685a      	ldr	r2, [r3, #4]
 8005832:	f843 2b04 	str.w	r2, [r3], #4
	for (i = 0; i < 15; i++) {
 8005836:	4563      	cmp	r3, ip
		sum += data[i];
 8005838:	4411      	add	r1, r2
	for (i = 0; i < 15; i++) {
 800583a:	d1f9      	bne.n	8005830 <movavg+0xc>
	}
	data[15] = new;		// new data at the end
	sum += new;
 800583c:	4401      	add	r1, r0
	data[15] = new;		// new data at the end
 800583e:	63e0      	str	r0, [r4, #60]	; 0x3c

	return (sum >> 4);
}
 8005840:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005844:	0908      	lsrs	r0, r1, #4
 8005846:	4770      	bx	lr
 8005848:	20002e1c 	.word	0x20002e1c
 800584c:	ffffffff 	.word	0xffffffff

08005850 <calcLocator>:
void calcLocator(char *dst, double lat, double lon) {
  int o1, o2, o3;
  int a1, a2, a3;
  double remainder;
  // longitude
  remainder = lon + 180.0;
 8005850:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8005908 <calcLocator+0xb8>
  o1 = (int)(remainder / 20.0);
 8005854:	eeb3 2b04 	vmov.f64	d2, #52	; 0x41a00000  20.0
  dst[1] = (char)a1 + 'A';
  dst[2] = (char)o2 + '0';
  dst[3] = (char)a2 + '0';
  dst[4] = (char)o3 + 'A';
  dst[5] = (char)a3 + 'A';
  dst[6] = (char)0;
 8005858:	2300      	movs	r3, #0
  a1 = (int)(remainder / 10.0);
 800585a:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
  remainder = lon + 180.0;
 800585e:	ee31 1b07 	vadd.f64	d1, d1, d7
  dst[6] = (char)0;
 8005862:	7183      	strb	r3, [r0, #6]
  o2 = (int)(remainder / 2.0);
 8005864:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
  remainder = remainder - 2.0 * (double)o2;
 8005868:	eeb0 3b00 	vmov.f64	d3, #0	; 0x40000000  2.0
  o3 = (int)(12.0 * remainder);
 800586c:	eeb2 4b08 	vmov.f64	d4, #40	; 0x41400000  12.0
  remainder = lat + 90.0;
 8005870:	ed9f 6b27 	vldr	d6, [pc, #156]	; 8005910 <calcLocator+0xc0>
void calcLocator(char *dst, double lat, double lon) {
 8005874:	ed2d 8b02 	vpush	{d8}
  remainder = lat + 90.0;
 8005878:	ee30 0b06 	vadd.f64	d0, d0, d6
  o1 = (int)(remainder / 20.0);
 800587c:	ee81 6b02 	vdiv.f64	d6, d1, d2
 8005880:	eebd 6bc6 	vcvt.s32.f64	s12, d6
  remainder = remainder - (double)o1 * 20.0;
 8005884:	eeb8 8bc6 	vcvt.f64.s32	d8, s12
  dst[0] = (char)o1 + 'A';
 8005888:	ee16 3a10 	vmov	r3, s12
  a1 = (int)(remainder / 10.0);
 800588c:	ee80 6b05 	vdiv.f64	d6, d0, d5
  dst[0] = (char)o1 + 'A';
 8005890:	3341      	adds	r3, #65	; 0x41
 8005892:	7003      	strb	r3, [r0, #0]
  remainder = remainder - (double)o1 * 20.0;
 8005894:	eea8 1b42 	vfms.f64	d1, d8, d2
}
 8005898:	ecbd 8b02 	vpop	{d8}
  o2 = (int)(remainder / 2.0);
 800589c:	ee21 7b07 	vmul.f64	d7, d1, d7
 80058a0:	eebd 7bc7 	vcvt.s32.f64	s14, d7
  remainder = remainder - 2.0 * (double)o2;
 80058a4:	eeb8 2bc7 	vcvt.f64.s32	d2, s14
  dst[2] = (char)o2 + '0';
 80058a8:	ee17 3a10 	vmov	r3, s14
  a3 = (int)(24.0 * remainder);
 80058ac:	eeb3 7b08 	vmov.f64	d7, #56	; 0x41c00000  24.0
  dst[2] = (char)o2 + '0';
 80058b0:	3330      	adds	r3, #48	; 0x30
  remainder = remainder - 2.0 * (double)o2;
 80058b2:	eea2 1b43 	vfms.f64	d1, d2, d3
  dst[2] = (char)o2 + '0';
 80058b6:	7083      	strb	r3, [r0, #2]
  a1 = (int)(remainder / 10.0);
 80058b8:	eebd 6bc6 	vcvt.s32.f64	s12, d6
  dst[1] = (char)a1 + 'A';
 80058bc:	ee16 3a10 	vmov	r3, s12
  o3 = (int)(12.0 * remainder);
 80058c0:	ee21 1b04 	vmul.f64	d1, d1, d4
  dst[1] = (char)a1 + 'A';
 80058c4:	3341      	adds	r3, #65	; 0x41
 80058c6:	7043      	strb	r3, [r0, #1]
  remainder = remainder - (double)a1 * 10.0;
 80058c8:	eeb8 4bc6 	vcvt.f64.s32	d4, s12
 80058cc:	eea4 0b45 	vfms.f64	d0, d4, d5
  o3 = (int)(12.0 * remainder);
 80058d0:	eebd 1bc1 	vcvt.s32.f64	s2, d1
  dst[4] = (char)o3 + 'A';
 80058d4:	ee11 3a10 	vmov	r3, s2
 80058d8:	3341      	adds	r3, #65	; 0x41
  a2 = (int)(remainder);
 80058da:	eefd 6bc0 	vcvt.s32.f64	s13, d0
  dst[4] = (char)o3 + 'A';
 80058de:	7103      	strb	r3, [r0, #4]
  remainder = remainder - (double)a2;
 80058e0:	eeb8 5be6 	vcvt.f64.s32	d5, s13
  dst[3] = (char)a2 + '0';
 80058e4:	ee16 3a90 	vmov	r3, s13
 80058e8:	3330      	adds	r3, #48	; 0x30
  remainder = remainder - (double)a2;
 80058ea:	ee30 0b45 	vsub.f64	d0, d0, d5
  dst[3] = (char)a2 + '0';
 80058ee:	70c3      	strb	r3, [r0, #3]
  a3 = (int)(24.0 * remainder);
 80058f0:	ee20 0b07 	vmul.f64	d0, d0, d7
 80058f4:	eebd 0bc0 	vcvt.s32.f64	s0, d0
  dst[5] = (char)a3 + 'A';
 80058f8:	ee10 3a10 	vmov	r3, s0
 80058fc:	3341      	adds	r3, #65	; 0x41
 80058fe:	7143      	strb	r3, [r0, #5]
}
 8005900:	4770      	bx	lr
 8005902:	bf00      	nop
 8005904:	f3af 8000 	nop.w
 8005908:	00000000 	.word	0x00000000
 800590c:	40668000 	.word	0x40668000
 8005910:	00000000 	.word	0x00000000
 8005914:	40568000 	.word	0x40568000

08005918 <calcepoch32>:
}
#endif

#if 1	// new version below
struct tm* getgpstime() {
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8005918:	4b0f      	ldr	r3, [pc, #60]	; (8005958 <calcepoch32+0x40>)
 800591a:	4810      	ldr	r0, [pc, #64]	; (800595c <calcepoch32+0x44>)
 800591c:	891a      	ldrh	r2, [r3, #8]
	return (&now);
}

// calculate epoch seconds from 1970 to now using GPS date time fields (32 bit unsigned, not 64 bit time_t as used by the library)
// the number of seconds that have elapsed since January 1, 1970 (midnight UTC/GMT), not counting leap seconds
uint32_t calcepoch32() {
 800591e:	b510      	push	{r4, lr}
	now.tm_isdst = -1;        // Is DST on? 1 = yes, 0 = no, -1 = unknown
 8005920:	f04f 34ff 	mov.w	r4, #4294967295
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 8005924:	7a99      	ldrb	r1, [r3, #10]
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8005926:	b292      	uxth	r2, r2
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 8005928:	4421      	add	r1, r4
	now.tm_isdst = -1;        // Is DST on? 1 = yes, 0 = no, -1 = unknown
 800592a:	6204      	str	r4, [r0, #32]
	now.tm_year = statuspkt.NavPvt.year - 1900;
 800592c:	f2a2 726c 	subw	r2, r2, #1900	; 0x76c
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 8005930:	6101      	str	r1, [r0, #16]
	now.tm_mday = statuspkt.NavPvt.day;          // Day of the month
 8005932:	7ad9      	ldrb	r1, [r3, #11]
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8005934:	6142      	str	r2, [r0, #20]
	now.tm_mday = statuspkt.NavPvt.day;          // Day of the month
 8005936:	60c1      	str	r1, [r0, #12]
	now.tm_hour = statuspkt.NavPvt.hour;
 8005938:	7b19      	ldrb	r1, [r3, #12]
	now.tm_min = statuspkt.NavPvt.min;
 800593a:	7b5a      	ldrb	r2, [r3, #13]
	now.tm_sec = statuspkt.NavPvt.sec;
 800593c:	7b9b      	ldrb	r3, [r3, #14]
	now.tm_min = statuspkt.NavPvt.min;
 800593e:	e9c0 2101 	strd	r2, r1, [r0, #4]
	now.tm_sec = statuspkt.NavPvt.sec;
 8005942:	6003      	str	r3, [r0, #0]

	epochtime = mktime(getgpstime());
 8005944:	f01f ffc8 	bl	80258d8 <mktime>
 8005948:	4a05      	ldr	r2, [pc, #20]	; (8005960 <calcepoch32+0x48>)
 800594a:	4603      	mov	r3, r0
	return (uint32_t) (epochtime + (time_t) (10 * 60 * 60));		// add ten hours
#else
    return (uint32_t)(epochtime);
#endif

}
 800594c:	f648 40a0 	movw	r0, #36000	; 0x8ca0
	epochtime = mktime(getgpstime());
 8005950:	e9c2 3100 	strd	r3, r1, [r2]
}
 8005954:	4418      	add	r0, r3
 8005956:	bd10      	pop	{r4, pc}
 8005958:	20003034 	.word	0x20003034
 800595c:	20003008 	.word	0x20003008
 8005960:	20002ee8 	.word	0x20002ee8

08005964 <printPacket>:
		9600L,
//4800L,
		};

// Function, printing packet to the PC's serial in hexadecimal form
void printPacket(byte *msg, byte *packet, byte len) {
 8005964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005968:	b082      	sub	sp, #8
	char temp[3];
	static int cnt = 0;

	for (byte i = 0; i < len; i++) {
 800596a:	b33a      	cbz	r2, 80059bc <printPacket+0x58>
 800596c:	4607      	mov	r7, r0
 800596e:	4616      	mov	r6, r2
 8005970:	1e4d      	subs	r5, r1, #1
 8005972:	2400      	movs	r4, #0
		if (i % 16 == 0) {
			printf("\n\r%d %s:", cnt++, msg);
 8005974:	f8df a054 	ldr.w	sl, [pc, #84]	; 80059cc <printPacket+0x68>
 8005978:	f8df 9054 	ldr.w	r9, [pc, #84]	; 80059d0 <printPacket+0x6c>
		} else {
			printf(" ");
		}
		sprintf(temp, "%.2X", packet[i]);
 800597c:	f8df 8054 	ldr.w	r8, [pc, #84]	; 80059d4 <printPacket+0x70>
 8005980:	e013      	b.n	80059aa <printPacket+0x46>
			printf("\n\r%d %s:", cnt++, msg);
 8005982:	f8da 1000 	ldr.w	r1, [sl]
 8005986:	1c4b      	adds	r3, r1, #1
 8005988:	f8ca 3000 	str.w	r3, [sl]
 800598c:	f020 fe62 	bl	8026654 <iprintf>
	for (byte i = 0; i < len; i++) {
 8005990:	3401      	adds	r4, #1
		sprintf(temp, "%.2X", packet[i]);
 8005992:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8005996:	4641      	mov	r1, r8
 8005998:	a801      	add	r0, sp, #4
	for (byte i = 0; i < len; i++) {
 800599a:	b2e4      	uxtb	r4, r4
		sprintf(temp, "%.2X", packet[i]);
 800599c:	f021 f844 	bl	8026a28 <siprintf>
		printf(temp);
 80059a0:	a801      	add	r0, sp, #4
 80059a2:	f020 fe57 	bl	8026654 <iprintf>
	for (byte i = 0; i < len; i++) {
 80059a6:	42a6      	cmp	r6, r4
 80059a8:	d008      	beq.n	80059bc <printPacket+0x58>
		if (i % 16 == 0) {
 80059aa:	f014 0f0f 	tst.w	r4, #15
			printf("\n\r%d %s:", cnt++, msg);
 80059ae:	463a      	mov	r2, r7
 80059b0:	4648      	mov	r0, r9
		if (i % 16 == 0) {
 80059b2:	d0e6      	beq.n	8005982 <printPacket+0x1e>
			printf(" ");
 80059b4:	2020      	movs	r0, #32
 80059b6:	f020 fe65 	bl	8026684 <putchar>
 80059ba:	e7e9      	b.n	8005990 <printPacket+0x2c>
	}
	printf("\n\r");
 80059bc:	4802      	ldr	r0, [pc, #8]	; (80059c8 <printPacket+0x64>)
 80059be:	f020 fe49 	bl	8026654 <iprintf>
}
 80059c2:	b002      	add	sp, #8
 80059c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059c8:	0802c950 	.word	0x0802c950
 80059cc:	20002ee0 	.word	0x20002ee0
 80059d0:	0802d054 	.word	0x0802d054
 80059d4:	0802d060 	.word	0x0802d060

080059d8 <disableNmea>:
	printf("Checking for Neo GPS...\n");
	sendPacket(packet, sizeof(packet));
}

// Function, sending set of packets to the receiver to disable NMEA messages
void disableNmea() {
 80059d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	// Array of two bytes for CFG-MSG packets payload
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 80059dc:	f8df c09c 	ldr.w	ip, [pc, #156]	; 8005a7c <disableNmea+0xa4>
void disableNmea() {
 80059e0:	b08f      	sub	sp, #60	; 0x3c
		for (byte j = 0; j < sizeof(*messages); j++) {
			packet[payloadOffset + j] = messages[i][j];
		}

		// Set checksum bytes to the null
		packet[packetSize - 2] = 0x00;
 80059e2:	2600      	movs	r6, #0
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 80059e4:	4f24      	ldr	r7, [pc, #144]	; (8005a78 <disableNmea+0xa0>)
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 80059e6:	f10d 0e10 	add.w	lr, sp, #16
	byte packet[] = { 0xB5, // sync char 1
 80059ea:	f10d 0904 	add.w	r9, sp, #4
 80059ee:	ad04      	add	r5, sp, #16
 80059f0:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 80059f4:	f10d 040d 	add.w	r4, sp, #13
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 80059f8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80059fc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8005a00:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8005a04:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8005a08:	e89c 0003 	ldmia.w	ip, {r0, r1}
	byte packet[] = { 0xB5, // sync char 1
 8005a0c:	f10c 0308 	add.w	r3, ip, #8
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 8005a10:	e88e 0003 	stmia.w	lr, {r0, r1}
	byte packet[] = { 0xB5, // sync char 1
 8005a14:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005a18:	e8a9 0003 	stmia.w	r9!, {r0, r1}
 8005a1c:	f829 2b02 	strh.w	r2, [r9], #2
 8005a20:	0c12      	lsrs	r2, r2, #16
 8005a22:	f889 2000 	strb.w	r2, [r9]
		packet[packetSize - 1] = 0x00;
 8005a26:	f04f 0e00 	mov.w	lr, #0
			packet[payloadOffset + j] = messages[i][j];
 8005a2a:	7829      	ldrb	r1, [r5, #0]
 8005a2c:	786a      	ldrb	r2, [r5, #1]
 8005a2e:	f10d 0306 	add.w	r3, sp, #6
		packet[packetSize - 1] = 0x00;
 8005a32:	46f4      	mov	ip, lr
			packet[payloadOffset + j] = messages[i][j];
 8005a34:	f88d 100a 	strb.w	r1, [sp, #10]
 8005a38:	f88d 200b 	strb.w	r2, [sp, #11]
		packet[packetSize - 2] = 0x00;
 8005a3c:	f88d 600d 	strb.w	r6, [sp, #13]
		packet[packetSize - 1] = 0x00;
 8005a40:	f88d 600e 	strb.w	r6, [sp, #14]

		// Calculate checksum over the packet buffer excluding sync (first two)
		// and checksum chars (last two)
		for (byte j = 0; j < packetSize - 4; j++) {
			packet[packetSize - 2] += packet[2 + j];
 8005a44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a48:	4494      	add	ip, r2
		for (byte j = 0; j < packetSize - 4; j++) {
 8005a4a:	429c      	cmp	r4, r3
			packet[packetSize - 2] += packet[2 + j];
 8005a4c:	fa5f fc8c 	uxtb.w	ip, ip
			packet[packetSize - 1] += packet[packetSize - 2];
 8005a50:	44e6      	add	lr, ip
 8005a52:	fa5f fe8e 	uxtb.w	lr, lr
		for (byte j = 0; j < packetSize - 4; j++) {
 8005a56:	d1f5      	bne.n	8005a44 <disableNmea+0x6c>
	for (byte i = 0; i < sizeof(messages) / sizeof(*messages); i++) {
 8005a58:	3502      	adds	r5, #2
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8005a5a:	2364      	movs	r3, #100	; 0x64
 8005a5c:	220b      	movs	r2, #11
 8005a5e:	a901      	add	r1, sp, #4
 8005a60:	4638      	mov	r0, r7
 8005a62:	f88d c00d 	strb.w	ip, [sp, #13]
 8005a66:	f88d e00e 	strb.w	lr, [sp, #14]
 8005a6a:	f00e fa7f 	bl	8013f6c <HAL_UART_Transmit>
	for (byte i = 0; i < sizeof(messages) / sizeof(*messages); i++) {
 8005a6e:	4545      	cmp	r5, r8
 8005a70:	d1d9      	bne.n	8005a26 <disableNmea+0x4e>
		}

		sendPacket(packet, packetSize);
	}
}
 8005a72:	b00f      	add	sp, #60	; 0x3c
 8005a74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005a78:	20002f7c 	.word	0x20002f7c
 8005a7c:	0802a7d8 	.word	0x0802a7d8

08005a80 <isGoodChecksum>:

bool isGoodChecksum(int len) {
	unsigned char CK_A = 0;
	unsigned char CK_B = 0;

	for (int i = 2; i < (2 + 4 + len); i++)		// skip sync bytes
 8005a80:	1cc3      	adds	r3, r0, #3
bool isGoodChecksum(int len) {
 8005a82:	b500      	push	{lr}
	for (int i = 2; i < (2 + 4 + len); i++)		// skip sync bytes
 8005a84:	db1c      	blt.n	8005ac0 <isGoodChecksum+0x40>
 8005a86:	4910      	ldr	r1, [pc, #64]	; (8005ac8 <isGoodChecksum+0x48>)
	unsigned char CK_B = 0;
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f101 0e04 	add.w	lr, r1, #4
	unsigned char CK_A = 0;
 8005a8e:	4613      	mov	r3, r2
 8005a90:	4486      	add	lr, r0
			{
		CK_A = CK_A + PACKETstore[i];
 8005a92:	f811 cf01 	ldrb.w	ip, [r1, #1]!
 8005a96:	4463      	add	r3, ip
	for (int i = 2; i < (2 + 4 + len); i++)		// skip sync bytes
 8005a98:	4571      	cmp	r1, lr
		CK_A = CK_A + PACKETstore[i];
 8005a9a:	b2db      	uxtb	r3, r3
		CK_B = CK_B + CK_A;
 8005a9c:	441a      	add	r2, r3
 8005a9e:	b2d2      	uxtb	r2, r2
	for (int i = 2; i < (2 + 4 + len); i++)		// skip sync bytes
 8005aa0:	d1f7      	bne.n	8005a92 <isGoodChecksum+0x12>
	}
	return ((CK_A == PACKETstore[len + 6]) && (CK_B == PACKETstore[len + 7]));
 8005aa2:	490a      	ldr	r1, [pc, #40]	; (8005acc <isGoodChecksum+0x4c>)
 8005aa4:	4408      	add	r0, r1
 8005aa6:	7981      	ldrb	r1, [r0, #6]
 8005aa8:	4299      	cmp	r1, r3
 8005aaa:	d002      	beq.n	8005ab2 <isGoodChecksum+0x32>
 8005aac:	2000      	movs	r0, #0
}
 8005aae:	f85d fb04 	ldr.w	pc, [sp], #4
	return ((CK_A == PACKETstore[len + 6]) && (CK_B == PACKETstore[len + 7]));
 8005ab2:	79c0      	ldrb	r0, [r0, #7]
 8005ab4:	1a80      	subs	r0, r0, r2
 8005ab6:	fab0 f080 	clz	r0, r0
 8005aba:	0940      	lsrs	r0, r0, #5
}
 8005abc:	f85d fb04 	ldr.w	pc, [sp], #4
	unsigned char CK_B = 0;
 8005ac0:	2200      	movs	r2, #0
	unsigned char CK_A = 0;
 8005ac2:	4613      	mov	r3, r2
 8005ac4:	e7ed      	b.n	8005aa2 <isGoodChecksum+0x22>
 8005ac6:	bf00      	nop
 8005ac8:	20002e61 	.word	0x20002e61
 8005acc:	20002e60 	.word	0x20002e60

08005ad0 <IsPacketReady>:

// start/complete filling in the current packet
int IsPacketReady(unsigned char c) {
 8005ad0:	b570      	push	{r4, r5, r6, lr}
	// get current position in packet
	unsigned char p = UbxGpsv.carriagePosition;
 8005ad2:	4c25      	ldr	r4, [pc, #148]	; (8005b68 <IsPacketReady+0x98>)
 8005ad4:	78e3      	ldrb	r3, [r4, #3]
	static volatile int len = 0;

	if (p < 4)     // this looks for PVT messages
 8005ad6:	2b03      	cmp	r3, #3
 8005ad8:	d814      	bhi.n	8005b04 <IsPacketReady+0x34>
			{
		// are we starting a packet?
		if ((c == UBXGPS_HEADER[p]) || (c == UBXGPS_HEADER2[p])) {
 8005ada:	4a24      	ldr	r2, [pc, #144]	; (8005b6c <IsPacketReady+0x9c>)
 8005adc:	4619      	mov	r1, r3
 8005ade:	5cd2      	ldrb	r2, [r2, r3]
 8005ae0:	4282      	cmp	r2, r0
 8005ae2:	d00a      	beq.n	8005afa <IsPacketReady+0x2a>
 8005ae4:	4a22      	ldr	r2, [pc, #136]	; (8005b70 <IsPacketReady+0xa0>)
 8005ae6:	5cd2      	ldrb	r2, [r2, r3]
 8005ae8:	4282      	cmp	r2, r0
 8005aea:	d006      	beq.n	8005afa <IsPacketReady+0x2a>
			PACKETstore[p++] = c;
		} else {
			p = 0;
			len = 0;
 8005aec:	2200      	movs	r2, #0
 8005aee:	4921      	ldr	r1, [pc, #132]	; (8005b74 <IsPacketReady+0xa4>)
			p = 0;
 8005af0:	4613      	mov	r3, r2
			len = 0;
 8005af2:	600a      	str	r2, [r1, #0]
				}
			}
		}
	}
	UbxGpsv.carriagePosition = p;
	return 0;
 8005af4:	2000      	movs	r0, #0
	UbxGpsv.carriagePosition = p;
 8005af6:	70e3      	strb	r3, [r4, #3]
}
 8005af8:	bd70      	pop	{r4, r5, r6, pc}
			PACKETstore[p++] = c;
 8005afa:	3301      	adds	r3, #1
 8005afc:	4a1e      	ldr	r2, [pc, #120]	; (8005b78 <IsPacketReady+0xa8>)
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	5450      	strb	r0, [r2, r1]
 8005b02:	e7f7      	b.n	8005af4 <IsPacketReady+0x24>
		if (p < 6) {
 8005b04:	2b05      	cmp	r3, #5
 8005b06:	d917      	bls.n	8005b38 <IsPacketReady+0x68>
		if (p == 6) {
 8005b08:	2b06      	cmp	r3, #6
 8005b0a:	d01b      	beq.n	8005b44 <IsPacketReady+0x74>
 8005b0c:	4d19      	ldr	r5, [pc, #100]	; (8005b74 <IsPacketReady+0xa4>)
		if (p < (2 + 4 + len + 2)) {
 8005b0e:	682a      	ldr	r2, [r5, #0]
 8005b10:	4619      	mov	r1, r3
 8005b12:	3207      	adds	r2, #7
 8005b14:	429a      	cmp	r2, r3
 8005b16:	dbed      	blt.n	8005af4 <IsPacketReady+0x24>
			PACKETstore[p++] = c;
 8005b18:	3301      	adds	r3, #1
			if (p == (2 + 4 + len + 2)) {
 8005b1a:	682a      	ldr	r2, [r5, #0]
			PACKETstore[p++] = c;
 8005b1c:	4e16      	ldr	r6, [pc, #88]	; (8005b78 <IsPacketReady+0xa8>)
 8005b1e:	b2db      	uxtb	r3, r3
			if (p == (2 + 4 + len + 2)) {
 8005b20:	3208      	adds	r2, #8
			PACKETstore[p++] = c;
 8005b22:	5470      	strb	r0, [r6, r1]
			if (p == (2 + 4 + len + 2)) {
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d1e5      	bne.n	8005af4 <IsPacketReady+0x24>
				UbxGpsv.carriagePosition = p;
 8005b28:	2300      	movs	r3, #0
				if (isGoodChecksum(len)) {
 8005b2a:	6828      	ldr	r0, [r5, #0]
				UbxGpsv.carriagePosition = p;
 8005b2c:	70e3      	strb	r3, [r4, #3]
				if (isGoodChecksum(len)) {
 8005b2e:	f7ff ffa7 	bl	8005a80 <isGoodChecksum>
 8005b32:	b998      	cbnz	r0, 8005b5c <IsPacketReady+0x8c>
				p = 0;
 8005b34:	4603      	mov	r3, r0
 8005b36:	e7dd      	b.n	8005af4 <IsPacketReady+0x24>
			PACKETstore[p++] = c;
 8005b38:	490f      	ldr	r1, [pc, #60]	; (8005b78 <IsPacketReady+0xa8>)
 8005b3a:	1c5a      	adds	r2, r3, #1
 8005b3c:	54c8      	strb	r0, [r1, r3]
			return (0);
 8005b3e:	2000      	movs	r0, #0
			UbxGpsv.carriagePosition = p;
 8005b40:	70e2      	strb	r2, [r4, #3]
}
 8005b42:	bd70      	pop	{r4, r5, r6, pc}
			len = PACKETstore[4] + (PACKETstore[5] * 256);
 8005b44:	490c      	ldr	r1, [pc, #48]	; (8005b78 <IsPacketReady+0xa8>)
 8005b46:	794d      	ldrb	r5, [r1, #5]
 8005b48:	790a      	ldrb	r2, [r1, #4]
 8005b4a:	eb02 2205 	add.w	r2, r2, r5, lsl #8
 8005b4e:	4d09      	ldr	r5, [pc, #36]	; (8005b74 <IsPacketReady+0xa4>)
 8005b50:	602a      	str	r2, [r5, #0]
			if (len >= sizeof(PACKETstore)) {	// oversize
 8005b52:	682a      	ldr	r2, [r5, #0]
 8005b54:	2a7f      	cmp	r2, #127	; 0x7f
 8005b56:	d9da      	bls.n	8005b0e <IsPacketReady+0x3e>
				return 0;
 8005b58:	2000      	movs	r0, #0
}
 8005b5a:	bd70      	pop	{r4, r5, r6, pc}
					gpsgood = 1;
 8005b5c:	4b07      	ldr	r3, [pc, #28]	; (8005b7c <IsPacketReady+0xac>)
 8005b5e:	2201      	movs	r2, #1
					return len;
 8005b60:	6828      	ldr	r0, [r5, #0]
					gpsgood = 1;
 8005b62:	601a      	str	r2, [r3, #0]
}
 8005b64:	bd70      	pop	{r4, r5, r6, pc}
 8005b66:	bf00      	nop
 8005b68:	20000298 	.word	0x20000298
 8005b6c:	0802d250 	.word	0x0802d250
 8005b70:	0802d254 	.word	0x0802d254
 8005b74:	20003000 	.word	0x20003000
 8005b78:	20002e60 	.word	0x20002e60
 8005b7c:	20002ef4 	.word	0x20002ef4

08005b80 <setupneo>:

		fastdelay_ms(100); // Little delay before flushing
	}
#endif

	if (circuitboardpcb == LIGHTNINGBOARD2) {
 8005b80:	4b74      	ldr	r3, [pc, #464]	; (8005d54 <setupneo+0x1d4>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	2b16      	cmp	r3, #22
HAL_StatusTypeDef setupneo() {
 8005b86:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b88:	b08d      	sub	sp, #52	; 0x34
	if (circuitboardpcb == LIGHTNINGBOARD2) {
 8005b8a:	f000 80ba 	beq.w	8005d02 <setupneo+0x182>
		gpsuarttx = huart7;
		GPSUARTRX = UART8;
	}
	else			// Splat1 or Lightningboard 1 prototype
	{
		gpsuartrx = huart6;
 8005b8e:	2284      	movs	r2, #132	; 0x84
 8005b90:	4971      	ldr	r1, [pc, #452]	; (8005d58 <setupneo+0x1d8>)
 8005b92:	4872      	ldr	r0, [pc, #456]	; (8005d5c <setupneo+0x1dc>)
 8005b94:	f01f fd98 	bl	80256c8 <memcpy>
		gpsuarttx = huart6;
 8005b98:	2284      	movs	r2, #132	; 0x84
 8005b9a:	496f      	ldr	r1, [pc, #444]	; (8005d58 <setupneo+0x1d8>)
 8005b9c:	4870      	ldr	r0, [pc, #448]	; (8005d60 <setupneo+0x1e0>)
 8005b9e:	f01f fd93 	bl	80256c8 <memcpy>
		GPSUARTRX = USART6;
 8005ba2:	4b70      	ldr	r3, [pc, #448]	; (8005d64 <setupneo+0x1e4>)
 8005ba4:	4a70      	ldr	r2, [pc, #448]	; (8005d68 <setupneo+0x1e8>)
 8005ba6:	601a      	str	r2, [r3, #0]
	 * @note   When the UART parity is enabled (PCE = 1), the received data contain
	 *         the parity bit (MSB position).
	 * @retval HAL status
	 */

	stat = HAL_UART_Receive_DMA(&gpsuartrx, rxdatabuf, 1);
 8005ba8:	2201      	movs	r2, #1
 8005baa:	4970      	ldr	r1, [pc, #448]	; (8005d6c <setupneo+0x1ec>)
 8005bac:	486b      	ldr	r0, [pc, #428]	; (8005d5c <setupneo+0x1dc>)
 8005bae:	f00e fc75 	bl	801449c <HAL_UART_Receive_DMA>

	if (stat != HAL_OK) {
 8005bb2:	4607      	mov	r7, r0
 8005bb4:	2800      	cmp	r0, #0
 8005bb6:	f040 809d 	bne.w	8005cf4 <setupneo+0x174>
		return (stat);
	}

	// Disabling NMEA messages by sending appropriate packets
//		printf("Disabling NMEA messages...\n\r");
	disableNmea();
 8005bba:	f7ff ff0d 	bl	80059d8 <disableNmea>
	osDelay(500);
 8005bbe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005bc2:	f010 fcc7 	bl	8016554 <osDelay>
	const byte packet[] = { 0xB5, 0x62, 0x0A, 0x04, 0x00, 0x00, 0x0E, 0x34 };  // MON_VER get receiver/software version
 8005bc6:	4b6a      	ldr	r3, [pc, #424]	; (8005d70 <setupneo+0x1f0>)
 8005bc8:	ae01      	add	r6, sp, #4
 8005bca:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8005bce:	4d69      	ldr	r5, [pc, #420]	; (8005d74 <setupneo+0x1f4>)
 8005bd0:	e893 0003 	ldmia.w	r3, {r0, r1}
 8005bd4:	e886 0003 	stmia.w	r6, {r0, r1}
	printf("Checking for Neo GPS...\n");
 8005bd8:	4867      	ldr	r0, [pc, #412]	; (8005d78 <setupneo+0x1f8>)
 8005bda:	f020 fdd7 	bl	802678c <puts>
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8005bde:	2364      	movs	r3, #100	; 0x64
 8005be0:	2208      	movs	r2, #8
 8005be2:	4631      	mov	r1, r6
 8005be4:	485e      	ldr	r0, [pc, #376]	; (8005d60 <setupneo+0x1e0>)
 8005be6:	f00e f9c1 	bl	8013f6c <HAL_UART_Transmit>

	// is there a device - what is it running?
	askneo_ver();
	i = 0;
	while ((i < 1000 ) && (neoispresent == 0)) {
 8005bea:	e004      	b.n	8005bf6 <setupneo+0x76>
		i++;
		osDelay(1);
 8005bec:	f010 fcb2 	bl	8016554 <osDelay>
	while ((i < 1000 ) && (neoispresent == 0)) {
 8005bf0:	3c01      	subs	r4, #1
 8005bf2:	f000 80a5 	beq.w	8005d40 <setupneo+0x1c0>
 8005bf6:	682b      	ldr	r3, [r5, #0]
		osDelay(1);
 8005bf8:	2001      	movs	r0, #1
	while ((i < 1000 ) && (neoispresent == 0)) {
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d0f6      	beq.n	8005bec <setupneo+0x6c>
	byte packet[] = { 0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF,
 8005bfe:	4c5f      	ldr	r4, [pc, #380]	; (8005d7c <setupneo+0x1fc>)
 8005c00:	46b4      	mov	ip, r6
	byte packet[] = { 0xB5, // sync char 1
 8005c02:	4635      	mov	r5, r6
	byte packet[] = { 0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF,
 8005c04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005c06:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8005c0a:	e894 0003 	ldmia.w	r4, {r0, r1}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8005c0e:	2364      	movs	r3, #100	; 0x64
 8005c10:	2215      	movs	r2, #21
	byte packet[] = { 0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF,
 8005c12:	f84c 0b04 	str.w	r0, [ip], #4
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8005c16:	4852      	ldr	r0, [pc, #328]	; (8005d60 <setupneo+0x1e0>)
	byte packet[] = { 0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF,
 8005c18:	f88c 1000 	strb.w	r1, [ip]
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8005c1c:	4631      	mov	r1, r6
 8005c1e:	f00e f9a5 	bl	8013f6c <HAL_UART_Transmit>
		osDelay(200);
		rebootme(2);
	}

	restoreDefaults();
	osDelay(1500);
 8005c22:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8005c26:	f010 fc95 	bl	8016554 <osDelay>

	// 	Set reporting frequency to 1 Sec
	printf("NEO: Changing receiving frequency to 1 Sec...\n\r");
 8005c2a:	4855      	ldr	r0, [pc, #340]	; (8005d80 <setupneo+0x200>)
 8005c2c:	f020 fd12 	bl	8026654 <iprintf>
	byte packet[] = { 0xB5, // sync char 1
 8005c30:	f104 0360 	add.w	r3, r4, #96	; 0x60
 8005c34:	46b4      	mov	ip, r6
 8005c36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005c38:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8005c3c:	4631      	mov	r1, r6
	byte packet[] = { 0xB5, // sync char 1
 8005c3e:	f8ac 3000 	strh.w	r3, [ip]
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8005c42:	220e      	movs	r2, #14
 8005c44:	2364      	movs	r3, #100	; 0x64
 8005c46:	4846      	ldr	r0, [pc, #280]	; (8005d60 <setupneo+0x1e0>)
 8005c48:	f00e f990 	bl	8013f6c <HAL_UART_Transmit>

	changeFrequency();
	osDelay(500);
 8005c4c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005c50:	f010 fc80 	bl	8016554 <osDelay>

	//rx();		// debugging

	// Disabling unnecessary channels like SBAS or QZSS
	printf("NEO: Disabling unnecessary channels...\r\n");
 8005c54:	484b      	ldr	r0, [pc, #300]	; (8005d84 <setupneo+0x204>)
 8005c56:	f020 fd99 	bl	802678c <puts>
	byte packet[] = { 0xB5, // sync char 1
 8005c5a:	f104 0c70 	add.w	ip, r4, #112	; 0x70
 8005c5e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8005c62:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005c64:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8005c68:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005c6a:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8005c6e:	2364      	movs	r3, #100	; 0x64
	byte packet[] = { 0xB5, // sync char 1
 8005c70:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8005c74:	4631      	mov	r1, r6
 8005c76:	222c      	movs	r2, #44	; 0x2c
 8005c78:	4839      	ldr	r0, [pc, #228]	; (8005d60 <setupneo+0x1e0>)
 8005c7a:	f00e f977 	bl	8013f6c <HAL_UART_Transmit>
	disableUnnecessaryChannels();
	osDelay(500);
 8005c7e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005c82:	f010 fc67 	bl	8016554 <osDelay>

	// Enabling NAV-PVT messages
	printf("NEO: Enabling NAV-PVT messages...\n\r");
 8005c86:	4840      	ldr	r0, [pc, #256]	; (8005d88 <setupneo+0x208>)
 8005c88:	f020 fce4 	bl	8026654 <iprintf>
	byte packet[] = { 0xB5, // sync char 1
 8005c8c:	f104 029c 	add.w	r2, r4, #156	; 0x9c
 8005c90:	46b4      	mov	ip, r6
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8005c92:	2364      	movs	r3, #100	; 0x64
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 8005c94:	34a8      	adds	r4, #168	; 0xa8
	byte packet[] = { 0xB5, // sync char 1
 8005c96:	ca07      	ldmia	r2, {r0, r1, r2}
 8005c98:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 8005c9c:	f82c 2b02 	strh.w	r2, [ip], #2
 8005ca0:	0c12      	lsrs	r2, r2, #16
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8005ca2:	4631      	mov	r1, r6
 8005ca4:	482e      	ldr	r0, [pc, #184]	; (8005d60 <setupneo+0x1e0>)
	byte packet[] = { 0xB5, // sync char 1
 8005ca6:	f88c 2000 	strb.w	r2, [ip]
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8005caa:	220b      	movs	r2, #11
 8005cac:	f00e f95e 	bl	8013f6c <HAL_UART_Transmit>
	enableNavPvt();
	osDelay(500);
 8005cb0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005cb4:	f010 fc4e 	bl	8016554 <osDelay>
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 8005cb8:	46b4      	mov	ip, r6
 8005cba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005cbc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8005cc0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005cc2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8005cc6:	e894 0003 	ldmia.w	r4, {r0, r1}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8005cca:	2364      	movs	r3, #100	; 0x64
 8005ccc:	2228      	movs	r2, #40	; 0x28
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 8005cce:	e885 0003 	stmia.w	r5, {r0, r1}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8005cd2:	4631      	mov	r1, r6
 8005cd4:	4822      	ldr	r0, [pc, #136]	; (8005d60 <setupneo+0x1e0>)
 8005cd6:	f00e f949 	bl	8013f6c <HAL_UART_Transmit>

// Enable Time pulse
	enableNaTP5();
	osDelay(500);
 8005cda:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005cde:	f010 fc39 	bl	8016554 <osDelay>

	statuspkt.NavPvt.flags = 0;		// make sure gps not showing as locked
 8005ce2:	4b2a      	ldr	r3, [pc, #168]	; (8005d8c <setupneo+0x20c>)
 8005ce4:	2200      	movs	r2, #0
	printf("NEO: Auto-configuration is complete\n\r");
 8005ce6:	482a      	ldr	r0, [pc, #168]	; (8005d90 <setupneo+0x210>)
	statuspkt.NavPvt.flags = 0;		// make sure gps not showing as locked
 8005ce8:	765a      	strb	r2, [r3, #25]
	printf("NEO: Auto-configuration is complete\n\r");
 8005cea:	f020 fcb3 	bl	8026654 <iprintf>
		printf("Err HAL_UART_Receive_DMA2 %d usart6/8\n", stat);
	}
#endif
//		fastdelay_ms(100); // Little delay before flushing
	return (stat);
}
 8005cee:	4638      	mov	r0, r7
 8005cf0:	b00d      	add	sp, #52	; 0x34
 8005cf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		printf("Err HAL_UART_Receive_DMA1 %d usart6/8\n", stat);
 8005cf4:	4601      	mov	r1, r0
 8005cf6:	4827      	ldr	r0, [pc, #156]	; (8005d94 <setupneo+0x214>)
 8005cf8:	f020 fcac 	bl	8026654 <iprintf>
}
 8005cfc:	4638      	mov	r0, r7
 8005cfe:	b00d      	add	sp, #52	; 0x34
 8005d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
		HAL_UART_Abort_IT(&huart7);
 8005d02:	4c25      	ldr	r4, [pc, #148]	; (8005d98 <setupneo+0x218>)
 8005d04:	4620      	mov	r0, r4
 8005d06:	f00d fac5 	bl	8013294 <HAL_UART_Abort_IT>
		HAL_UART_DeInit(&huart7);
 8005d0a:	4620      	mov	r0, r4
 8005d0c:	f00d f92a 	bl	8012f64 <HAL_UART_DeInit>
		huart7.Init.BaudRate = 9600;
 8005d10:	f44f 5316 	mov.w	r3, #9600	; 0x2580
		if (HAL_UART_Init(&huart7) != HAL_OK)		// UART7 is console with Splat2, GPS with LB1A,B AKA LB2
 8005d14:	4620      	mov	r0, r4
		huart7.Init.BaudRate = 9600;
 8005d16:	6063      	str	r3, [r4, #4]
		if (HAL_UART_Init(&huart7) != HAL_OK)		// UART7 is console with Splat2, GPS with LB1A,B AKA LB2
 8005d18:	f00e f9d0 	bl	80140bc <HAL_UART_Init>
 8005d1c:	b968      	cbnz	r0, 8005d3a <setupneo+0x1ba>
		gpsuartrx = huart8;
 8005d1e:	2284      	movs	r2, #132	; 0x84
 8005d20:	491e      	ldr	r1, [pc, #120]	; (8005d9c <setupneo+0x21c>)
 8005d22:	480e      	ldr	r0, [pc, #56]	; (8005d5c <setupneo+0x1dc>)
 8005d24:	f01f fcd0 	bl	80256c8 <memcpy>
		gpsuarttx = huart7;
 8005d28:	2284      	movs	r2, #132	; 0x84
 8005d2a:	491b      	ldr	r1, [pc, #108]	; (8005d98 <setupneo+0x218>)
 8005d2c:	480c      	ldr	r0, [pc, #48]	; (8005d60 <setupneo+0x1e0>)
 8005d2e:	f01f fccb 	bl	80256c8 <memcpy>
		GPSUARTRX = UART8;
 8005d32:	4b0c      	ldr	r3, [pc, #48]	; (8005d64 <setupneo+0x1e4>)
 8005d34:	4a1a      	ldr	r2, [pc, #104]	; (8005da0 <setupneo+0x220>)
 8005d36:	601a      	str	r2, [r3, #0]
 8005d38:	e736      	b.n	8005ba8 <setupneo+0x28>
			Error_Handler();
 8005d3a:	f7fe fcc3 	bl	80046c4 <Error_Handler>
 8005d3e:	e7ee      	b.n	8005d1e <setupneo+0x19e>
		printf("***** Neo7m is not responding.....rebooting\n");
 8005d40:	4818      	ldr	r0, [pc, #96]	; (8005da4 <setupneo+0x224>)
 8005d42:	f020 fd23 	bl	802678c <puts>
		osDelay(200);
 8005d46:	20c8      	movs	r0, #200	; 0xc8
 8005d48:	f010 fc04 	bl	8016554 <osDelay>
		rebootme(2);
 8005d4c:	2002      	movs	r0, #2
 8005d4e:	f7fd ff89 	bl	8003c64 <rebootme>
 8005d52:	e754      	b.n	8005bfe <setupneo+0x7e>
 8005d54:	20002180 	.word	0x20002180
 8005d58:	20002c44 	.word	0x20002c44
 8005d5c:	20002ef8 	.word	0x20002ef8
 8005d60:	20002f7c 	.word	0x20002f7c
 8005d64:	20002e5c 	.word	0x20002e5c
 8005d68:	40011400 	.word	0x40011400
 8005d6c:	2000302c 	.word	0x2000302c
 8005d70:	0802a7d0 	.word	0x0802a7d0
 8005d74:	20003004 	.word	0x20003004
 8005d78:	0802d068 	.word	0x0802d068
 8005d7c:	0802a7b8 	.word	0x0802a7b8
 8005d80:	0802d0a8 	.word	0x0802d0a8
 8005d84:	0802d0d8 	.word	0x0802d0d8
 8005d88:	0802d100 	.word	0x0802d100
 8005d8c:	20003034 	.word	0x20003034
 8005d90:	0802d124 	.word	0x0802d124
 8005d94:	0802d080 	.word	0x0802d080
 8005d98:	20002cc8 	.word	0x20002cc8
 8005d9c:	20002d4c 	.word	0x20002d4c
 8005da0:	40007c00 	.word	0x40007c00
 8005da4:	0802d14c 	.word	0x0802d14c

08005da8 <HAL_UART_RxCpltCallback>:
//	unsigned char data;
	volatile HAL_StatusTypeDef stat;
	int len;

//	printf("USART6 RxCpl");
	if (huart->Instance == GPSUARTRX) { //our UART
 8005da8:	4a2a      	ldr	r2, [pc, #168]	; (8005e54 <HAL_UART_RxCpltCallback+0xac>)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8005daa:	b538      	push	{r3, r4, r5, lr}
	if (huart->Instance == GPSUARTRX) { //our UART
 8005dac:	6812      	ldr	r2, [r2, #0]
 8005dae:	6803      	ldr	r3, [r0, #0]
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d011      	beq.n	8005dd8 <HAL_UART_RxCpltCallback+0x30>
			}
		}
		return;
	}

	if (huart->Instance == UART5) {
 8005db4:	4a28      	ldr	r2, [pc, #160]	; (8005e58 <HAL_UART_RxCpltCallback+0xb0>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d024      	beq.n	8005e04 <HAL_UART_RxCpltCallback+0x5c>
		uart5_rxdone();
		return;
	}

	if (huart->Instance == USART6) {
 8005dba:	4a28      	ldr	r2, [pc, #160]	; (8005e5c <HAL_UART_RxCpltCallback+0xb4>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d025      	beq.n	8005e0c <HAL_UART_RxCpltCallback+0x64>
		uart6_rxdone();
		return;
	}

	if (huart->Instance == USART2) {
 8005dc0:	4a27      	ldr	r2, [pc, #156]	; (8005e60 <HAL_UART_RxCpltCallback+0xb8>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d004      	beq.n	8005dd0 <HAL_UART_RxCpltCallback+0x28>
		uart2_rxdone();
		return;
	}

	printf("USART unknown uart int\n");
 8005dc6:	4827      	ldr	r0, [pc, #156]	; (8005e64 <HAL_UART_RxCpltCallback+0xbc>)
}
 8005dc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	printf("USART unknown uart int\n");
 8005dcc:	f020 bcde 	b.w	802678c <puts>
}
 8005dd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		uart2_rxdone();
 8005dd4:	f7fe bbf6 	b.w	80045c4 <uart2_rxdone>
		data = rxdatabuf[0];
 8005dd8:	4923      	ldr	r1, [pc, #140]	; (8005e68 <HAL_UART_RxCpltCallback+0xc0>)
		flag = 1;
 8005dda:	2401      	movs	r4, #1
		data = rxdatabuf[0];
 8005ddc:	4b23      	ldr	r3, [pc, #140]	; (8005e6c <HAL_UART_RxCpltCallback+0xc4>)
		flag = 1;
 8005dde:	4a24      	ldr	r2, [pc, #144]	; (8005e70 <HAL_UART_RxCpltCallback+0xc8>)
		data = rxdatabuf[0];
 8005de0:	7808      	ldrb	r0, [r1, #0]
		flag = 1;
 8005de2:	6014      	str	r4, [r2, #0]
		data = rxdatabuf[0];
 8005de4:	7018      	strb	r0, [r3, #0]
		if ((len = IsPacketReady(data)) > 0) {
 8005de6:	f7ff fe73 	bl	8005ad0 <IsPacketReady>
 8005dea:	2800      	cmp	r0, #0
 8005dec:	dd1c      	ble.n	8005e28 <HAL_UART_RxCpltCallback+0x80>
			switch (len) {
 8005dee:	2854      	cmp	r0, #84	; 0x54
 8005df0:	d01b      	beq.n	8005e2a <HAL_UART_RxCpltCallback+0x82>
 8005df2:	2864      	cmp	r0, #100	; 0x64
 8005df4:	d00e      	beq.n	8005e14 <HAL_UART_RxCpltCallback+0x6c>
				printPacket("***** GPS: Unknown pkt Rx", PACKETstore, len);
 8005df6:	b2c2      	uxtb	r2, r0
 8005df8:	491e      	ldr	r1, [pc, #120]	; (8005e74 <HAL_UART_RxCpltCallback+0xcc>)
 8005dfa:	481f      	ldr	r0, [pc, #124]	; (8005e78 <HAL_UART_RxCpltCallback+0xd0>)
}
 8005dfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				printPacket("***** GPS: Unknown pkt Rx", PACKETstore, len);
 8005e00:	f7ff bdb0 	b.w	8005964 <printPacket>
}
 8005e04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		uart5_rxdone();
 8005e08:	f7fc b8f4 	b.w	8001ff4 <uart5_rxdone>
}
 8005e0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		uart6_rxdone();
 8005e10:	f001 b874 	b.w	8006efc <uart6_rxdone>
				printf("NEO Reports versions: sw=%s, hw=%s, ext=%s\n", &PACKETstore[6], &PACKETstore[36],
 8005e14:	4b19      	ldr	r3, [pc, #100]	; (8005e7c <HAL_UART_RxCpltCallback+0xd4>)
 8005e16:	481a      	ldr	r0, [pc, #104]	; (8005e80 <HAL_UART_RxCpltCallback+0xd8>)
 8005e18:	f1a3 020a 	sub.w	r2, r3, #10
 8005e1c:	f1a3 0128 	sub.w	r1, r3, #40	; 0x28
 8005e20:	f020 fc18 	bl	8026654 <iprintf>
				neoispresent = 1;
 8005e24:	4b17      	ldr	r3, [pc, #92]	; (8005e84 <HAL_UART_RxCpltCallback+0xdc>)
 8005e26:	601c      	str	r4, [r3, #0]
}
 8005e28:	bd38      	pop	{r3, r4, r5, pc}
					*((char*) (&(statuspkt.NavPvt)) + (i - offset)) = PACKETstore[i]; // copy into global struct
 8005e2a:	4d17      	ldr	r5, [pc, #92]	; (8005e88 <HAL_UART_RxCpltCallback+0xe0>)
 8005e2c:	224e      	movs	r2, #78	; 0x4e
 8005e2e:	4917      	ldr	r1, [pc, #92]	; (8005e8c <HAL_UART_RxCpltCallback+0xe4>)
 8005e30:	1d28      	adds	r0, r5, #4
 8005e32:	f01f fc49 	bl	80256c8 <memcpy>
				statuspkt.epochsecs = calcepoch32(); // should not be needed if our 1 sec timer was accurate, also dbg desyncs this
 8005e36:	f7ff fd6f 	bl	8005918 <calcepoch32>
 8005e3a:	f8c5 008c 	str.w	r0, [r5, #140]	; 0x8c
				if (statuspkt.NavPvt.flags & 1) { // locked
 8005e3e:	7e6b      	ldrb	r3, [r5, #25]
 8005e40:	f013 0301 	ands.w	r3, r3, #1
 8005e44:	d002      	beq.n	8005e4c <HAL_UART_RxCpltCallback+0xa4>
					gpslocked = 1;
 8005e46:	4b12      	ldr	r3, [pc, #72]	; (8005e90 <HAL_UART_RxCpltCallback+0xe8>)
 8005e48:	701c      	strb	r4, [r3, #0]
}
 8005e4a:	bd38      	pop	{r3, r4, r5, pc}
					gpslocked = 0;
 8005e4c:	4a10      	ldr	r2, [pc, #64]	; (8005e90 <HAL_UART_RxCpltCallback+0xe8>)
 8005e4e:	7013      	strb	r3, [r2, #0]
}
 8005e50:	bd38      	pop	{r3, r4, r5, pc}
 8005e52:	bf00      	nop
 8005e54:	20002e5c 	.word	0x20002e5c
 8005e58:	40005000 	.word	0x40005000
 8005e5c:	40011400 	.word	0x40011400
 8005e60:	40004400 	.word	0x40004400
 8005e64:	0802d1c0 	.word	0x0802d1c0
 8005e68:	2000302c 	.word	0x2000302c
 8005e6c:	20002ee4 	.word	0x20002ee4
 8005e70:	20002ef0 	.word	0x20002ef0
 8005e74:	20002e60 	.word	0x20002e60
 8005e78:	0802d1a4 	.word	0x0802d1a4
 8005e7c:	20002e8e 	.word	0x20002e8e
 8005e80:	0802d178 	.word	0x0802d178
 8005e84:	20003004 	.word	0x20003004
 8005e88:	20003034 	.word	0x20003034
 8005e8c:	20002e66 	.word	0x20002e66
 8005e90:	200034a0 	.word	0x200034a0

08005e94 <HAL_UART_ErrorCallback>:
	__HAL_UART_CLEAR_FEFLAG(huart);
	__HAL_UART_CLEAR_NEFLAG(huart);
	__HAL_UART_CLEAR_OREFLAG(huart);
	__HAL_UART_CLEAR_PEFLAG(huart);

	if (huart->Instance == GPSUARTRX) { 		// GPS  UART
 8005e94:	4926      	ldr	r1, [pc, #152]	; (8005f30 <HAL_UART_ErrorCallback+0x9c>)
	__HAL_UART_CLEAR_FEFLAG(huart);
 8005e96:	2202      	movs	r2, #2
HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8005e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (huart->Instance == GPSUARTRX) { 		// GPS  UART
 8005e9a:	6809      	ldr	r1, [r1, #0]
	__HAL_UART_CLEAR_NEFLAG(huart);
 8005e9c:	2704      	movs	r7, #4
	__HAL_UART_CLEAR_FEFLAG(huart);
 8005e9e:	6803      	ldr	r3, [r0, #0]
	__HAL_UART_CLEAR_OREFLAG(huart);
 8005ea0:	2608      	movs	r6, #8
	__HAL_UART_CLEAR_PEFLAG(huart);
 8005ea2:	2501      	movs	r5, #1
HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8005ea4:	4604      	mov	r4, r0
	if (huart->Instance == GPSUARTRX) { 		// GPS  UART
 8005ea6:	428b      	cmp	r3, r1
	__HAL_UART_CLEAR_FEFLAG(huart);
 8005ea8:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_NEFLAG(huart);
 8005eaa:	621f      	str	r7, [r3, #32]
	__HAL_UART_CLEAR_OREFLAG(huart);
 8005eac:	621e      	str	r6, [r3, #32]
	__HAL_UART_CLEAR_PEFLAG(huart);
 8005eae:	621d      	str	r5, [r3, #32]
	if (huart->Instance == GPSUARTRX) { 		// GPS  UART
 8005eb0:	d02b      	beq.n	8005f0a <HAL_UART_ErrorCallback+0x76>
		}

		return;
	}

	if (huart->Instance == UART5) { 			//LCD UART
 8005eb2:	4920      	ldr	r1, [pc, #128]	; (8005f34 <HAL_UART_ErrorCallback+0xa0>)
 8005eb4:	428b      	cmp	r3, r1
 8005eb6:	d00f      	beq.n	8005ed8 <HAL_UART_ErrorCallback+0x44>
				UART5->ICR = USART_ICR_FECF;
		}
		return;
	}

	if (huart->Instance == USART6) { 			//ESP UART
 8005eb8:	491f      	ldr	r1, [pc, #124]	; (8005f38 <HAL_UART_ErrorCallback+0xa4>)
 8005eba:	428b      	cmp	r3, r1
 8005ebc:	d000      	beq.n	8005ec0 <HAL_UART_ErrorCallback+0x2c>
#define  HAL_UART_ERROR_NE         ((uint32_t)0x00000002U)    /*!< Noise error         */
#define  HAL_UART_ERROR_FE         ((uint32_t)0x00000004U)    /*!< frame error         */
#define  HAL_UART_ERROR_ORE        ((uint32_t)0x00000008U)    /*!< Overrun error       */
#define  HAL_UART_ERROR_DMA        ((uint32_t)0x00000010U)    /*!< DMA transfer error  */
#endif
}
 8005ebe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		error = huart->ErrorCode;
 8005ec0:	f8d0 1080 	ldr.w	r1, [r0, #128]	; 0x80
		printf("HAL_UART_ErrorCallback: USART6 error=0x%x\n", error);
 8005ec4:	481d      	ldr	r0, [pc, #116]	; (8005f3c <HAL_UART_ErrorCallback+0xa8>)
 8005ec6:	f020 fbc5 	bl	8026654 <iprintf>
		__HAL_UART_CLEAR_FEFLAG(huart);
 8005eca:	6823      	ldr	r3, [r4, #0]
 8005ecc:	2202      	movs	r2, #2
 8005ece:	621a      	str	r2, [r3, #32]
		__HAL_UART_CLEAR_NEFLAG(huart);
 8005ed0:	621f      	str	r7, [r3, #32]
		__HAL_UART_CLEAR_OREFLAG(huart);
 8005ed2:	621e      	str	r6, [r3, #32]
		__HAL_UART_CLEAR_PEFLAG(huart);
 8005ed4:	621d      	str	r5, [r3, #32]
}
 8005ed6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (!(lcd_initflag)) {
 8005ed8:	4a19      	ldr	r2, [pc, #100]	; (8005f40 <HAL_UART_ErrorCallback+0xac>)
 8005eda:	6812      	ldr	r2, [r2, #0]
 8005edc:	2a00      	cmp	r2, #0
 8005ede:	d1ee      	bne.n	8005ebe <HAL_UART_ErrorCallback+0x2a>
			lcduart_error = huart->ErrorCode;
 8005ee0:	f8d0 1080 	ldr.w	r1, [r0, #128]	; 0x80
 8005ee4:	4a17      	ldr	r2, [pc, #92]	; (8005f44 <HAL_UART_ErrorCallback+0xb0>)
 8005ee6:	6011      	str	r1, [r2, #0]
			if (UART5->ISR & USART_ISR_ORE) // Overrun Error
 8005ee8:	69da      	ldr	r2, [r3, #28]
 8005eea:	0710      	lsls	r0, r2, #28
 8005eec:	d500      	bpl.n	8005ef0 <HAL_UART_ErrorCallback+0x5c>
				UART5->ICR = USART_ICR_ORECF;
 8005eee:	621e      	str	r6, [r3, #32]
			if (UART5->ISR & USART_ISR_NE) // Noise Error
 8005ef0:	4b10      	ldr	r3, [pc, #64]	; (8005f34 <HAL_UART_ErrorCallback+0xa0>)
 8005ef2:	69da      	ldr	r2, [r3, #28]
 8005ef4:	0751      	lsls	r1, r2, #29
 8005ef6:	d501      	bpl.n	8005efc <HAL_UART_ErrorCallback+0x68>
				UART5->ICR = USART_ICR_NCF;
 8005ef8:	2204      	movs	r2, #4
 8005efa:	621a      	str	r2, [r3, #32]
			if (UART5->ISR & USART_ISR_FE) // Framing Error
 8005efc:	4b0d      	ldr	r3, [pc, #52]	; (8005f34 <HAL_UART_ErrorCallback+0xa0>)
 8005efe:	69da      	ldr	r2, [r3, #28]
 8005f00:	0792      	lsls	r2, r2, #30
 8005f02:	d5dc      	bpl.n	8005ebe <HAL_UART_ErrorCallback+0x2a>
				UART5->ICR = USART_ICR_FECF;
 8005f04:	2202      	movs	r2, #2
 8005f06:	621a      	str	r2, [r3, #32]
}
 8005f08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("GPS UART_Err Callback %0lx, ", huart->ErrorCode);
 8005f0a:	f8d0 1080 	ldr.w	r1, [r0, #128]	; 0x80
 8005f0e:	480e      	ldr	r0, [pc, #56]	; (8005f48 <HAL_UART_ErrorCallback+0xb4>)
 8005f10:	f020 fba0 	bl	8026654 <iprintf>
		stat = HAL_UART_Receive_DMA(&gpsuartrx, rxdatabuf, 1);
 8005f14:	462a      	mov	r2, r5
 8005f16:	490d      	ldr	r1, [pc, #52]	; (8005f4c <HAL_UART_ErrorCallback+0xb8>)
 8005f18:	480d      	ldr	r0, [pc, #52]	; (8005f50 <HAL_UART_ErrorCallback+0xbc>)
 8005f1a:	f00e fabf 	bl	801449c <HAL_UART_Receive_DMA>
		if ((stat != HAL_OK) && (stat != HAL_BUSY)) {
 8005f1e:	f010 0ffd 	tst.w	r0, #253	; 0xfd
 8005f22:	d0cc      	beq.n	8005ebe <HAL_UART_ErrorCallback+0x2a>
			printf("Err HAL_UART_Receive_DMA usart6/8 stat=%d\n", stat);
 8005f24:	4601      	mov	r1, r0
 8005f26:	480b      	ldr	r0, [pc, #44]	; (8005f54 <HAL_UART_ErrorCallback+0xc0>)
}
 8005f28:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			printf("Err HAL_UART_Receive_DMA usart6/8 stat=%d\n", stat);
 8005f2c:	f020 bb92 	b.w	8026654 <iprintf>
 8005f30:	20002e5c 	.word	0x20002e5c
 8005f34:	40005000 	.word	0x40005000
 8005f38:	40011400 	.word	0x40011400
 8005f3c:	0802d224 	.word	0x0802d224
 8005f40:	20001a8c 	.word	0x20001a8c
 8005f44:	20001b40 	.word	0x20001b40
 8005f48:	0802d1d8 	.word	0x0802d1d8
 8005f4c:	2000302c 	.word	0x2000302c
 8005f50:	20002ef8 	.word	0x20002ef8
 8005f54:	0802d1f8 	.word	0x0802d1f8

08005f58 <decnxtmodel>:
static int residual = 0;	// left over unsent to LCD bytes when block size overflowed
static int bytesinblocksent = 0; 		// byte count into current block
static char nxtbuffer[NXDL_BUFF_SIZE];
int nxt_abort = 0;			// 1 == abort

int decnxtmodel(char *nex_model) {
 8005f58:	b510      	push	{r4, lr}
	char lcdmod;

	lcdmod = 'Z';

	if (!(strncmp(nex_model, "MX4832T035", 10))) {
 8005f5a:	220a      	movs	r2, #10
 8005f5c:	4918      	ldr	r1, [pc, #96]	; (8005fc0 <decnxtmodel+0x68>)
int decnxtmodel(char *nex_model) {
 8005f5e:	4604      	mov	r4, r0
	if (!(strncmp(nex_model, "MX4832T035", 10))) {
 8005f60:	f021 fb5a 	bl	8027618 <strncmp>
 8005f64:	b138      	cbz	r0, 8005f76 <decnxtmodel+0x1e>
		lcdmod = 'A';
	} else if (!(strncmp(nex_model, "MX4832F035", 10))) {
 8005f66:	220a      	movs	r2, #10
 8005f68:	4916      	ldr	r1, [pc, #88]	; (8005fc4 <decnxtmodel+0x6c>)
 8005f6a:	4620      	mov	r0, r4
 8005f6c:	f021 fb54 	bl	8027618 <strncmp>
 8005f70:	b918      	cbnz	r0, 8005f7a <decnxtmodel+0x22>
 8005f72:	2042      	movs	r0, #66	; 0x42
		lcdmod = 'E';
	} else if (!(strncmp(nex_model, "MX3224F028", 10))) {
		lcdmod = 'F';
	}
	return (lcdmod);
}
 8005f74:	bd10      	pop	{r4, pc}
 8005f76:	2041      	movs	r0, #65	; 0x41
 8005f78:	bd10      	pop	{r4, pc}
	} else if (!(strncmp(nex_model, "MX4832K035", 10))) {
 8005f7a:	220a      	movs	r2, #10
 8005f7c:	4912      	ldr	r1, [pc, #72]	; (8005fc8 <decnxtmodel+0x70>)
 8005f7e:	4620      	mov	r0, r4
 8005f80:	f021 fb4a 	bl	8027618 <strncmp>
 8005f84:	b168      	cbz	r0, 8005fa2 <decnxtmodel+0x4a>
	} else if (!(strncmp(nex_model, "MX4024K032", 10))) {
 8005f86:	220a      	movs	r2, #10
 8005f88:	4910      	ldr	r1, [pc, #64]	; (8005fcc <decnxtmodel+0x74>)
 8005f8a:	4620      	mov	r0, r4
 8005f8c:	f021 fb44 	bl	8027618 <strncmp>
 8005f90:	b148      	cbz	r0, 8005fa6 <decnxtmodel+0x4e>
	} else if (!(strncmp(nex_model, "MX4024T032", 10))) {
 8005f92:	220a      	movs	r2, #10
 8005f94:	490e      	ldr	r1, [pc, #56]	; (8005fd0 <decnxtmodel+0x78>)
 8005f96:	4620      	mov	r0, r4
 8005f98:	f021 fb3e 	bl	8027618 <strncmp>
 8005f9c:	b928      	cbnz	r0, 8005faa <decnxtmodel+0x52>
 8005f9e:	2045      	movs	r0, #69	; 0x45
}
 8005fa0:	bd10      	pop	{r4, pc}
 8005fa2:	2043      	movs	r0, #67	; 0x43
 8005fa4:	bd10      	pop	{r4, pc}
 8005fa6:	2044      	movs	r0, #68	; 0x44
 8005fa8:	bd10      	pop	{r4, pc}
	} else if (!(strncmp(nex_model, "MX3224F028", 10))) {
 8005faa:	220a      	movs	r2, #10
 8005fac:	4909      	ldr	r1, [pc, #36]	; (8005fd4 <decnxtmodel+0x7c>)
 8005fae:	4620      	mov	r0, r4
 8005fb0:	f021 fb32 	bl	8027618 <strncmp>
 8005fb4:	2800      	cmp	r0, #0
 8005fb6:	bf14      	ite	ne
 8005fb8:	205a      	movne	r0, #90	; 0x5a
 8005fba:	2046      	moveq	r0, #70	; 0x46
}
 8005fbc:	bd10      	pop	{r4, pc}
 8005fbe:	bf00      	nop
 8005fc0:	0802d258 	.word	0x0802d258
 8005fc4:	0802d264 	.word	0x0802d264
 8005fc8:	0802d270 	.word	0x0802d270
 8005fcc:	0802d27c 	.word	0x0802d27c
 8005fd0:	0802d288 	.word	0x0802d288
 8005fd4:	0802d294 	.word	0x0802d294

08005fd8 <nxt_loader>:
	int i;
	char lcdmod;

//	printf("nextionloader:  fliename=%s, host=%s, len=%u\n", filename, host, nxtfilesize);

	if ((nxtfilesize == 0) || (nxtfilesize == -1)) {
 8005fd8:	1e53      	subs	r3, r2, #1
 8005fda:	3303      	adds	r3, #3
int nxt_loader(char filename[], char host[], uint32_t nxtfilesize) {
 8005fdc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005fe0:	b083      	sub	sp, #12
	if ((nxtfilesize == 0) || (nxtfilesize == -1)) {
 8005fe2:	d86d      	bhi.n	80060c0 <nxt_loader+0xe8>

		printf("nxt_loader: nxt file length was bad\n");
		return (-1);
	}

	if (filename[0] == 0) {
 8005fe4:	7803      	ldrb	r3, [r0, #0]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d064      	beq.n	80060b4 <nxt_loader+0xdc>

		printf("nxt_loader: nxt file name was bad\n");
		return (-1);
	}

	if (host[0] == 0) {
 8005fea:	780b      	ldrb	r3, [r1, #0]
 8005fec:	460f      	mov	r7, r1
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d05a      	beq.n	80060a8 <nxt_loader+0xd0>

		printf("nxt_loader: nxt host name was bad\n");
		return (-1);
	}

	lcdmod = decnxtmodel(nex_model);
 8005ff2:	4836      	ldr	r0, [pc, #216]	; (80060cc <nxt_loader+0xf4>)
 8005ff4:	4690      	mov	r8, r2

	http_downloading = NXT_PRELOADING;		// mode == getting ready for nextion download
 8005ff6:	4d36      	ldr	r5, [pc, #216]	; (80060d0 <nxt_loader+0xf8>)
	lcdmod = decnxtmodel(nex_model);
 8005ff8:	f7ff ffae 	bl	8005f58 <decnxtmodel>
	http_downloading = NXT_PRELOADING;		// mode == getting ready for nextion download
 8005ffc:	2202      	movs	r2, #2
	sprintf(newfilename, "/firmware/%s-%c%u.tft", lcdfile, lcdmod, srvlcdbld);
 8005ffe:	b2c3      	uxtb	r3, r0
 8006000:	4934      	ldr	r1, [pc, #208]	; (80060d4 <nxt_loader+0xfc>)
	printf("Attempting to download Nextion firmware %s from %s, ******* DO NOT SWITCH OFF ******\n", newfilename, host);
	osDelay(100);

	nxt_abort = 0;
	nxt_blocksacked = 0;
	http_dlclient(newfilename, host, (void*) 0);		// start the download
 8006002:	f640 34b8 	movw	r4, #3000	; 0xbb8
	http_downloading = NXT_PRELOADING;		// mode == getting ready for nextion download
 8006006:	602a      	str	r2, [r5, #0]
	sprintf(newfilename, "/firmware/%s-%c%u.tft", lcdfile, lcdmod, srvlcdbld);
 8006008:	4a33      	ldr	r2, [pc, #204]	; (80060d8 <nxt_loader+0x100>)
 800600a:	4834      	ldr	r0, [pc, #208]	; (80060dc <nxt_loader+0x104>)
 800600c:	6812      	ldr	r2, [r2, #0]
	nxt_abort = 0;
 800600e:	4e34      	ldr	r6, [pc, #208]	; (80060e0 <nxt_loader+0x108>)
	sprintf(newfilename, "/firmware/%s-%c%u.tft", lcdfile, lcdmod, srvlcdbld);
 8006010:	9200      	str	r2, [sp, #0]
 8006012:	4a34      	ldr	r2, [pc, #208]	; (80060e4 <nxt_loader+0x10c>)
 8006014:	f020 fd08 	bl	8026a28 <siprintf>
	printf("Attempting to download Nextion firmware %s from %s, ******* DO NOT SWITCH OFF ******\n", newfilename, host);
 8006018:	463a      	mov	r2, r7
 800601a:	4930      	ldr	r1, [pc, #192]	; (80060dc <nxt_loader+0x104>)
 800601c:	4832      	ldr	r0, [pc, #200]	; (80060e8 <nxt_loader+0x110>)
 800601e:	f020 fb19 	bl	8026654 <iprintf>
	osDelay(100);
 8006022:	2064      	movs	r0, #100	; 0x64
 8006024:	f010 fa96 	bl	8016554 <osDelay>
	nxt_blocksacked = 0;
 8006028:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 8006100 <nxt_loader+0x128>
	nxt_abort = 0;
 800602c:	2200      	movs	r2, #0
	http_dlclient(newfilename, host, (void*) 0);		// start the download
 800602e:	4639      	mov	r1, r7
 8006030:	482a      	ldr	r0, [pc, #168]	; (80060dc <nxt_loader+0x104>)
	nxt_abort = 0;
 8006032:	6032      	str	r2, [r6, #0]
	nxt_blocksacked = 0;
 8006034:	f8c9 2000 	str.w	r2, [r9]
	http_dlclient(newfilename, host, (void*) 0);		// start the download
 8006038:	f7fb fe16 	bl	8001c68 <http_dlclient>

	for (i = 0; i < 3000; i++) {
 800603c:	e003      	b.n	8006046 <nxt_loader+0x6e>
		osDelay(1);
		if ((http_downloading != NXT_PRELOADING) || (nxt_abort)) {
 800603e:	6833      	ldr	r3, [r6, #0]
 8006040:	bb53      	cbnz	r3, 8006098 <nxt_loader+0xc0>
	for (i = 0; i < 3000; i++) {
 8006042:	3c01      	subs	r4, #1
 8006044:	d008      	beq.n	8006058 <nxt_loader+0x80>
		osDelay(1);
 8006046:	2001      	movs	r0, #1
 8006048:	f010 fa84 	bl	8016554 <osDelay>
		if ((http_downloading != NXT_PRELOADING) || (nxt_abort)) {
 800604c:	682b      	ldr	r3, [r5, #0]
 800604e:	2b02      	cmp	r3, #2
 8006050:	d0f5      	beq.n	800603e <nxt_loader+0x66>
			break;
		}		// see if file downloader returned an error before starting LCD upload
	}
	if ((nxt_abort) || (http_downloading == NOT_LOADING)) {
 8006052:	6832      	ldr	r2, [r6, #0]
 8006054:	bb02      	cbnz	r2, 8006098 <nxt_loader+0xc0>
 8006056:	b1fb      	cbz	r3, 8006098 <nxt_loader+0xc0>
		printf("nxt_loader: Server aborted before sending NXT file\n");
		http_downloading = NOT_LOADING;
		return (-1);
	}
	http_downloading = NXT_LOADING;
 8006058:	2303      	movs	r3, #3
	lcd_startdl(nxtfilesize);	// put LCD into its download new user firmware mode
 800605a:	4640      	mov	r0, r8
	http_downloading = NXT_LOADING;
 800605c:	602b      	str	r3, [r5, #0]
	lcd_startdl(nxtfilesize);	// put LCD into its download new user firmware mode
 800605e:	f7fd fbef 	bl	8003840 <lcd_startdl>
	osDelay(600);				// wait > half a second for LCD to Ack
 8006062:	f44f 7016 	mov.w	r0, #600	; 0x258
 8006066:	f010 fa75 	bl	8016554 <osDelay>
	if (nxt_blocksacked) {		// LCD acks the start, its now in DL mode
 800606a:	f8d9 4000 	ldr.w	r4, [r9]
 800606e:	b93c      	cbnz	r4, 8006080 <nxt_loader+0xa8>
		nxt_blocksacked = 0;		// reset counter
		http_dlclient(newfilename, host, (void*) 0);
	} else {
		http_downloading = NOT_LOADING;
		printf("nextionloader: Nextion download not acked start\n");
 8006070:	481e      	ldr	r0, [pc, #120]	; (80060ec <nxt_loader+0x114>)
		http_downloading = NOT_LOADING;
 8006072:	602c      	str	r4, [r5, #0]
		printf("nextionloader: Nextion download not acked start\n");
 8006074:	f020 fb8a 	bl	802678c <puts>

	// wait for transfer to complete
	// unblock http client

	return (0);
}
 8006078:	4620      	mov	r0, r4
 800607a:	b003      	add	sp, #12
 800607c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		nxt_blocksacked = 0;		// reset counter
 8006080:	2200      	movs	r2, #0
		http_dlclient(newfilename, host, (void*) 0);
 8006082:	4639      	mov	r1, r7
 8006084:	4815      	ldr	r0, [pc, #84]	; (80060dc <nxt_loader+0x104>)
	return (0);
 8006086:	4614      	mov	r4, r2
		nxt_blocksacked = 0;		// reset counter
 8006088:	f8c9 2000 	str.w	r2, [r9]
		http_dlclient(newfilename, host, (void*) 0);
 800608c:	f7fb fdec 	bl	8001c68 <http_dlclient>
}
 8006090:	4620      	mov	r0, r4
 8006092:	b003      	add	sp, #12
 8006094:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		printf("nxt_loader: Server aborted before sending NXT file\n");
 8006098:	4815      	ldr	r0, [pc, #84]	; (80060f0 <nxt_loader+0x118>)
		return (-1);
 800609a:	f04f 34ff 	mov.w	r4, #4294967295
		printf("nxt_loader: Server aborted before sending NXT file\n");
 800609e:	f020 fb75 	bl	802678c <puts>
		http_downloading = NOT_LOADING;
 80060a2:	2300      	movs	r3, #0
 80060a4:	602b      	str	r3, [r5, #0]
		return (-1);
 80060a6:	e7e7      	b.n	8006078 <nxt_loader+0xa0>
		printf("nxt_loader: nxt host name was bad\n");
 80060a8:	4812      	ldr	r0, [pc, #72]	; (80060f4 <nxt_loader+0x11c>)
		return (-1);
 80060aa:	f04f 34ff 	mov.w	r4, #4294967295
		printf("nxt_loader: nxt host name was bad\n");
 80060ae:	f020 fb6d 	bl	802678c <puts>
		return (-1);
 80060b2:	e7e1      	b.n	8006078 <nxt_loader+0xa0>
		printf("nxt_loader: nxt file name was bad\n");
 80060b4:	4810      	ldr	r0, [pc, #64]	; (80060f8 <nxt_loader+0x120>)
		return (-1);
 80060b6:	f04f 34ff 	mov.w	r4, #4294967295
		printf("nxt_loader: nxt file name was bad\n");
 80060ba:	f020 fb67 	bl	802678c <puts>
		return (-1);
 80060be:	e7db      	b.n	8006078 <nxt_loader+0xa0>
		printf("nxt_loader: nxt file length was bad\n");
 80060c0:	480e      	ldr	r0, [pc, #56]	; (80060fc <nxt_loader+0x124>)
		return (-1);
 80060c2:	f04f 34ff 	mov.w	r4, #4294967295
		printf("nxt_loader: nxt file length was bad\n");
 80060c6:	f020 fb61 	bl	802678c <puts>
		return (-1);
 80060ca:	e7d5      	b.n	8006078 <nxt_loader+0xa0>
 80060cc:	20001b50 	.word	0x20001b50
 80060d0:	200018dc 	.word	0x200018dc
 80060d4:	0802d30c 	.word	0x0802d30c
 80060d8:	20002e04 	.word	0x20002e04
 80060dc:	200030d8 	.word	0x200030d8
 80060e0:	20003120 	.word	0x20003120
 80060e4:	20001a94 	.word	0x20001a94
 80060e8:	0802d324 	.word	0x0802d324
 80060ec:	0802d3b0 	.word	0x0802d3b0
 80060f0:	0802d37c 	.word	0x0802d37c
 80060f4:	0802d2e8 	.word	0x0802d2e8
 80060f8:	0802d2c4 	.word	0x0802d2c4
 80060fc:	0802d2a0 	.word	0x0802d2a0
 8006100:	20003124 	.word	0x20003124

08006104 <nxt_sendres>:

// send residual buffer to the LCD
// gets called from rx_callback and from rx_complete
int nxt_sendres() {
 8006104:	b570      	push	{r4, r5, r6, lr}
	int res = 0;

	if ((residual) && (nxt_abort == 0)) {				// residual data from last call to send first
 8006106:	4d13      	ldr	r5, [pc, #76]	; (8006154 <nxt_sendres+0x50>)
 8006108:	682c      	ldr	r4, [r5, #0]
 800610a:	b11c      	cbz	r4, 8006114 <nxt_sendres+0x10>
 800610c:	4e12      	ldr	r6, [pc, #72]	; (8006158 <nxt_sendres+0x54>)
 800610e:	6833      	ldr	r3, [r6, #0]
 8006110:	b123      	cbz	r3, 800611c <nxt_sendres+0x18>
	int res = 0;
 8006112:	2400      	movs	r4, #0
		} else {
			while (txdmadone == 0)		// tx in progress
				osDelay(1);
		}
	}
	residual = 0;
 8006114:	2300      	movs	r3, #0
	return (res);
}
 8006116:	4620      	mov	r0, r4
	residual = 0;
 8006118:	602b      	str	r3, [r5, #0]
}
 800611a:	bd70      	pop	{r4, r5, r6, pc}
		if ((res = lcd_writeblock(nxtbuffer, residual)) == -1) {
 800611c:	4621      	mov	r1, r4
 800611e:	480f      	ldr	r0, [pc, #60]	; (800615c <nxt_sendres+0x58>)
 8006120:	f7fc f80a 	bl	8002138 <lcd_writeblock>
 8006124:	1c43      	adds	r3, r0, #1
 8006126:	4604      	mov	r4, r0
 8006128:	d00d      	beq.n	8006146 <nxt_sendres+0x42>
			while (txdmadone == 0)		// tx in progress
 800612a:	4e0d      	ldr	r6, [pc, #52]	; (8006160 <nxt_sendres+0x5c>)
 800612c:	6833      	ldr	r3, [r6, #0]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d1f0      	bne.n	8006114 <nxt_sendres+0x10>
				osDelay(1);
 8006132:	2001      	movs	r0, #1
 8006134:	f010 fa0e 	bl	8016554 <osDelay>
			while (txdmadone == 0)		// tx in progress
 8006138:	6833      	ldr	r3, [r6, #0]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d0f9      	beq.n	8006132 <nxt_sendres+0x2e>
	residual = 0;
 800613e:	2300      	movs	r3, #0
}
 8006140:	4620      	mov	r0, r4
	residual = 0;
 8006142:	602b      	str	r3, [r5, #0]
}
 8006144:	bd70      	pop	{r4, r5, r6, pc}
			printf("nxt_sendres: failed\n");
 8006146:	4807      	ldr	r0, [pc, #28]	; (8006164 <nxt_sendres+0x60>)
 8006148:	f020 fb20 	bl	802678c <puts>
			nxt_abort = 1;
 800614c:	2301      	movs	r3, #1
 800614e:	6033      	str	r3, [r6, #0]
 8006150:	e7e0      	b.n	8006114 <nxt_sendres+0x10>
 8006152:	bf00      	nop
 8006154:	20003384 	.word	0x20003384
 8006158:	20003120 	.word	0x20003120
 800615c:	20003128 	.word	0x20003128
 8006160:	20002174 	.word	0x20002174
 8006164:	0802d3e0 	.word	0x0802d3e0

08006168 <nxt_rx_callback>:
//#define lcd_writeblock(nxtbuffer, residual) printf("%d ",residual)

// http callback for Nextion firmware download
// this gets called for each downloaded chunk received
//
int nxt_rx_callback(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err) {
 8006168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	char *buf;
	struct pbuf *q;
	volatile int i, pktlen, res, tlen = 0, len = 0, ch;
 800616c:	2000      	movs	r0, #0
int nxt_rx_callback(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err) {
 800616e:	461c      	mov	r4, r3
	static int blockssent = 0;
	static int qlentot = 0, tot_sent = 0;

//	printf("nxt_rx_callback:\n");

	LWIP_ASSERT("p != NULL", p != NULL);
 8006170:	4690      	mov	r8, r2
int nxt_rx_callback(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err) {
 8006172:	ed2d 8b02 	vpush	{d8}
 8006176:	b089      	sub	sp, #36	; 0x24
 8006178:	ee08 1a10 	vmov	s16, r1
	volatile int i, pktlen, res, tlen = 0, len = 0, ch;
 800617c:	9005      	str	r0, [sp, #20]
 800617e:	9006      	str	r0, [sp, #24]
	LWIP_ASSERT("p != NULL", p != NULL);
 8006180:	2a00      	cmp	r2, #0
 8006182:	f000 80f0 	beq.w	8006366 <nxt_rx_callback+0x1fe>
	if (err != ERR_OK) {
 8006186:	2c00      	cmp	r4, #0
 8006188:	f040 80e2 	bne.w	8006350 <nxt_rx_callback+0x1e8>
		return;
	}

//	printf("nxt_rx_callback1: nxt_abort=%d, blockssent=%d, nxt_blocksacked=%d, q->len=%d\n", nxt_abort, blockssent,	nxt_blocksacked, p->len);

	if (nxt_abort) {
 800618c:	f8df b268 	ldr.w	fp, [pc, #616]	; 80063f8 <nxt_rx_callback+0x290>
 8006190:	f8db 3000 	ldr.w	r3, [fp]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d152      	bne.n	800623e <nxt_rx_callback+0xd6>
		http_downloading = NOT_LOADING;
	}

	if (http_downloading == NXT_PRELOADING) {
 8006198:	4b86      	ldr	r3, [pc, #536]	; (80063b4 <nxt_rx_callback+0x24c>)
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	2a02      	cmp	r2, #2
 800619e:	d101      	bne.n	80061a4 <nxt_rx_callback+0x3c>
		http_downloading = NXT_LOADING;
 80061a0:	2203      	movs	r2, #3
 80061a2:	601a      	str	r2, [r3, #0]
	}

	i = 0;
 80061a4:	2300      	movs	r3, #0
 80061a6:	9302      	str	r3, [sp, #8]

	for (q = p; q != NULL; q = q->next) {
 80061a8:	f1b8 0f00 	cmp.w	r8, #0
 80061ac:	f000 80bb 	beq.w	8006326 <nxt_rx_callback+0x1be>
 80061b0:	4b81      	ldr	r3, [pc, #516]	; (80063b8 <nxt_rx_callback+0x250>)
 80061b2:	4644      	mov	r4, r8
 80061b4:	f8df 9244 	ldr.w	r9, [pc, #580]	; 80063fc <nxt_rx_callback+0x294>
 80061b8:	4d80      	ldr	r5, [pc, #512]	; (80063bc <nxt_rx_callback+0x254>)
 80061ba:	f1c3 0a02 	rsb	sl, r3, #2
 80061be:	4e80      	ldr	r6, [pc, #512]	; (80063c0 <nxt_rx_callback+0x258>)
 80061c0:	e023      	b.n	800620a <nxt_rx_callback+0xa2>
			if (nxt_sendres() == -1) {	// send residual (if any)
				return (-1);		// abort will now be set
			}
		}

		pktlen = q->len;
 80061c2:	9303      	str	r3, [sp, #12]

		if ((pktlen + bytesinblocksent) > 4096) {	// will we will overflow the 4096 boundary?
 80061c4:	6832      	ldr	r2, [r6, #0]
 80061c6:	9b03      	ldr	r3, [sp, #12]
 80061c8:	4413      	add	r3, r2
 80061ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061ce:	f300 8084 	bgt.w	80062da <nxt_rx_callback+0x172>
			for (i = len; i < pktlen; i++) {		// copy the extra bytes we cant send into a buffer
				nxtbuffer[residual++] = buf[i];		// keep the rest back until next time
			}

		} else {
			len = pktlen;		// just try to send what we have got
 80061d2:	9b03      	ldr	r3, [sp, #12]
 80061d4:	9306      	str	r3, [sp, #24]
		}

		tot_sent += len;
 80061d6:	682b      	ldr	r3, [r5, #0]
 80061d8:	9a06      	ldr	r2, [sp, #24]
 80061da:	4413      	add	r3, r2
		if (nxt_abort == 0) {
 80061dc:	f8db 2000 	ldr.w	r2, [fp]
		tot_sent += len;
 80061e0:	602b      	str	r3, [r5, #0]
		if (nxt_abort == 0) {
 80061e2:	2a00      	cmp	r2, #0
 80061e4:	d02e      	beq.n	8006244 <nxt_rx_callback+0xdc>
				blockssent++;
			}
		}

//		printf("nxt_rx_5: blk=%d, down_total=%d, tot_sent=%d, qlentot=%d\n", blockssent, down_total, tot_sent, qlentot);
		down_total += q->len;		// downloaded but not necessarily all sent to lcd
 80061e6:	4a77      	ldr	r2, [pc, #476]	; (80063c4 <nxt_rx_callback+0x25c>)
		altcp_recved(pcb, p->tot_len);
 80061e8:	ee18 0a10 	vmov	r0, s16
		down_total += q->len;		// downloaded but not necessarily all sent to lcd
 80061ec:	8963      	ldrh	r3, [r4, #10]
 80061ee:	6817      	ldr	r7, [r2, #0]
		altcp_recved(pcb, p->tot_len);
 80061f0:	f8b8 1008 	ldrh.w	r1, [r8, #8]
		down_total += q->len;		// downloaded but not necessarily all sent to lcd
 80061f4:	443b      	add	r3, r7
 80061f6:	6013      	str	r3, [r2, #0]
		altcp_recved(pcb, p->tot_len);
 80061f8:	f016 fde2 	bl	801cdc0 <tcp_recved>
		pbuf_free(p);
 80061fc:	4640      	mov	r0, r8
 80061fe:	f016 f95f 	bl	801c4c0 <pbuf_free>
	for (q = p; q != NULL; q = q->next) {
 8006202:	6824      	ldr	r4, [r4, #0]
 8006204:	2c00      	cmp	r4, #0
 8006206:	f000 808e 	beq.w	8006326 <nxt_rx_callback+0x1be>
		qlentot += q->len;
 800620a:	8963      	ldrh	r3, [r4, #10]
 800620c:	f8d9 2000 	ldr.w	r2, [r9]
 8006210:	441a      	add	r2, r3
 8006212:	f8c9 2000 	str.w	r2, [r9]
		tlen = q->tot_len;
 8006216:	8922      	ldrh	r2, [r4, #8]
 8006218:	9205      	str	r2, [sp, #20]
		if (residual > 0) {
 800621a:	4a6b      	ldr	r2, [pc, #428]	; (80063c8 <nxt_rx_callback+0x260>)
		len = q->len;
 800621c:	9306      	str	r3, [sp, #24]
		if (residual > 0) {
 800621e:	6812      	ldr	r2, [r2, #0]
 8006220:	2a00      	cmp	r2, #0
 8006222:	ddce      	ble.n	80061c2 <nxt_rx_callback+0x5a>
			tot_sent += residual;
 8006224:	682b      	ldr	r3, [r5, #0]
 8006226:	4413      	add	r3, r2
 8006228:	602b      	str	r3, [r5, #0]
			bytesinblocksent += residual;
 800622a:	6833      	ldr	r3, [r6, #0]
 800622c:	4413      	add	r3, r2
 800622e:	6033      	str	r3, [r6, #0]
			if (nxt_sendres() == -1) {	// send residual (if any)
 8006230:	f7ff ff68 	bl	8006104 <nxt_sendres>
 8006234:	1c42      	adds	r2, r0, #1
 8006236:	f000 809d 	beq.w	8006374 <nxt_rx_callback+0x20c>
		pktlen = q->len;
 800623a:	8963      	ldrh	r3, [r4, #10]
 800623c:	e7c1      	b.n	80061c2 <nxt_rx_callback+0x5a>
		http_downloading = NOT_LOADING;
 800623e:	4b5d      	ldr	r3, [pc, #372]	; (80063b4 <nxt_rx_callback+0x24c>)
 8006240:	601c      	str	r4, [r3, #0]
	if (http_downloading == NXT_PRELOADING) {
 8006242:	e7af      	b.n	80061a4 <nxt_rx_callback+0x3c>
			if ((res = lcd_writeblock(q->payload, len) == -1)) {
 8006244:	9906      	ldr	r1, [sp, #24]
 8006246:	6860      	ldr	r0, [r4, #4]
 8006248:	f7fb ff76 	bl	8002138 <lcd_writeblock>
 800624c:	1c43      	adds	r3, r0, #1
 800624e:	bf0c      	ite	eq
 8006250:	2301      	moveq	r3, #1
 8006252:	2300      	movne	r3, #0
 8006254:	9304      	str	r3, [sp, #16]
 8006256:	d103      	bne.n	8006260 <nxt_rx_callback+0xf8>
 8006258:	e093      	b.n	8006382 <nxt_rx_callback+0x21a>
				osDelay(1);
 800625a:	2001      	movs	r0, #1
 800625c:	f010 f97a 	bl	8016554 <osDelay>
			while (txdmadone == 0)		// tx in progress
 8006260:	4b5a      	ldr	r3, [pc, #360]	; (80063cc <nxt_rx_callback+0x264>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d0f8      	beq.n	800625a <nxt_rx_callback+0xf2>
			bytesinblocksent += len;
 8006268:	6832      	ldr	r2, [r6, #0]
 800626a:	9b06      	ldr	r3, [sp, #24]
 800626c:	4413      	add	r3, r2
			if (bytesinblocksent > 4096) {
 800626e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
			bytesinblocksent += len;
 8006272:	6033      	str	r3, [r6, #0]
			if (bytesinblocksent > 4096) {
 8006274:	dc52      	bgt.n	800631c <nxt_rx_callback+0x1b4>
			if (bytesinblocksent == 4096) {
 8006276:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800627a:	d1b4      	bne.n	80061e6 <nxt_rx_callback+0x7e>
				lcd_rxdma();		// get any new characters received
 800627c:	f7fb ffb4 	bl	80021e8 <lcd_rxdma>
				for (i = 0; i < 2000; i++) {
 8006280:	2300      	movs	r3, #0
 8006282:	9302      	str	r3, [sp, #8]
 8006284:	9b02      	ldr	r3, [sp, #8]
 8006286:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800628a:	db07      	blt.n	800629c <nxt_rx_callback+0x134>
 800628c:	e052      	b.n	8006334 <nxt_rx_callback+0x1cc>
 800628e:	9b02      	ldr	r3, [sp, #8]
 8006290:	3301      	adds	r3, #1
 8006292:	9302      	str	r3, [sp, #8]
 8006294:	9b02      	ldr	r3, [sp, #8]
 8006296:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800629a:	da4b      	bge.n	8006334 <nxt_rx_callback+0x1cc>
					ch = lcd_getc();
 800629c:	f7fb ffe2 	bl	8002264 <lcd_getc>
 80062a0:	4603      	mov	r3, r0
							printf("Not Ack, was %d\n", ch);		// ignore it otherwise
 80062a2:	484b      	ldr	r0, [pc, #300]	; (80063d0 <nxt_rx_callback+0x268>)
					ch = lcd_getc();
 80062a4:	9307      	str	r3, [sp, #28]
					if (ch >= 0) {
 80062a6:	9b07      	ldr	r3, [sp, #28]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	db05      	blt.n	80062b8 <nxt_rx_callback+0x150>
						if (ch == 0x05) {
 80062ac:	9b07      	ldr	r3, [sp, #28]
 80062ae:	2b05      	cmp	r3, #5
 80062b0:	d040      	beq.n	8006334 <nxt_rx_callback+0x1cc>
							printf("Not Ack, was %d\n", ch);		// ignore it otherwise
 80062b2:	9907      	ldr	r1, [sp, #28]
 80062b4:	f020 f9ce 	bl	8026654 <iprintf>
					osDelay(1);
 80062b8:	2001      	movs	r0, #1
 80062ba:	f010 f94b 	bl	8016554 <osDelay>
					lcd_rxdma();		// get any new characters received
 80062be:	f7fb ff93 	bl	80021e8 <lcd_rxdma>
					if (i == 1999) {
 80062c2:	9a02      	ldr	r2, [sp, #8]
 80062c4:	f240 73cf 	movw	r3, #1999	; 0x7cf
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d1e0      	bne.n	800628e <nxt_rx_callback+0x126>
						printf("MISSED ACK\n");
 80062cc:	4841      	ldr	r0, [pc, #260]	; (80063d4 <nxt_rx_callback+0x26c>)
 80062ce:	f020 fa5d 	bl	802678c <puts>
						ch = -1;
 80062d2:	f04f 33ff 	mov.w	r3, #4294967295
 80062d6:	9307      	str	r3, [sp, #28]
 80062d8:	e7d9      	b.n	800628e <nxt_rx_callback+0x126>
			len = 4096 - bytesinblocksent;		// we only have to send len this time
 80062da:	f5c2 5280 	rsb	r2, r2, #4096	; 0x1000
			buf = q->payload;
 80062de:	6860      	ldr	r0, [r4, #4]
			len = 4096 - bytesinblocksent;		// we only have to send len this time
 80062e0:	9206      	str	r2, [sp, #24]
			for (i = len; i < pktlen; i++) {		// copy the extra bytes we cant send into a buffer
 80062e2:	9b06      	ldr	r3, [sp, #24]
 80062e4:	9302      	str	r3, [sp, #8]
 80062e6:	9a02      	ldr	r2, [sp, #8]
 80062e8:	9b03      	ldr	r3, [sp, #12]
 80062ea:	429a      	cmp	r2, r3
 80062ec:	f6bf af73 	bge.w	80061d6 <nxt_rx_callback+0x6e>
 80062f0:	4b35      	ldr	r3, [pc, #212]	; (80063c8 <nxt_rx_callback+0x260>)
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	4b30      	ldr	r3, [pc, #192]	; (80063b8 <nxt_rx_callback+0x250>)
 80062f6:	3a01      	subs	r2, #1
 80062f8:	441a      	add	r2, r3
				nxtbuffer[residual++] = buf[i];		// keep the rest back until next time
 80062fa:	9b02      	ldr	r3, [sp, #8]
 80062fc:	eb0a 0c02 	add.w	ip, sl, r2
 8006300:	5cc1      	ldrb	r1, [r0, r3]
			for (i = len; i < pktlen; i++) {		// copy the extra bytes we cant send into a buffer
 8006302:	9b02      	ldr	r3, [sp, #8]
				nxtbuffer[residual++] = buf[i];		// keep the rest back until next time
 8006304:	f802 1f01 	strb.w	r1, [r2, #1]!
			for (i = len; i < pktlen; i++) {		// copy the extra bytes we cant send into a buffer
 8006308:	3301      	adds	r3, #1
 800630a:	9302      	str	r3, [sp, #8]
 800630c:	9902      	ldr	r1, [sp, #8]
 800630e:	9b03      	ldr	r3, [sp, #12]
 8006310:	4299      	cmp	r1, r3
 8006312:	dbf2      	blt.n	80062fa <nxt_rx_callback+0x192>
 8006314:	4b2c      	ldr	r3, [pc, #176]	; (80063c8 <nxt_rx_callback+0x260>)
 8006316:	f8c3 c000 	str.w	ip, [r3]
 800631a:	e75c      	b.n	80061d6 <nxt_rx_callback+0x6e>
				printf("BLOCK OVERRUN\n");
 800631c:	482e      	ldr	r0, [pc, #184]	; (80063d8 <nxt_rx_callback+0x270>)
 800631e:	f020 fa35 	bl	802678c <puts>
			if (bytesinblocksent == 4096) {
 8006322:	6833      	ldr	r3, [r6, #0]
 8006324:	e7a7      	b.n	8006276 <nxt_rx_callback+0x10e>
	}
//		p = p->next;
//		printf("nxt_rx_4: len=%d, tot=%d qlentot=%d\n",  len, down_total, qlentot);
	return (0);
 8006326:	2200      	movs	r2, #0
}
 8006328:	4610      	mov	r0, r2
 800632a:	b009      	add	sp, #36	; 0x24
 800632c:	ecbd 8b02 	vpop	{d8}
 8006330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (ch < 0) {		// error
 8006334:	9b07      	ldr	r3, [sp, #28]
 8006336:	2b00      	cmp	r3, #0
 8006338:	db31      	blt.n	800639e <nxt_rx_callback+0x236>
					nxt_blocksacked++;
 800633a:	4928      	ldr	r1, [pc, #160]	; (80063dc <nxt_rx_callback+0x274>)
				bytesinblocksent = 0;		// start new block
 800633c:	2300      	movs	r3, #0
				blockssent++;
 800633e:	4a28      	ldr	r2, [pc, #160]	; (80063e0 <nxt_rx_callback+0x278>)
				bytesinblocksent = 0;		// start new block
 8006340:	6033      	str	r3, [r6, #0]
					nxt_blocksacked++;
 8006342:	680b      	ldr	r3, [r1, #0]
 8006344:	3301      	adds	r3, #1
 8006346:	600b      	str	r3, [r1, #0]
				blockssent++;
 8006348:	6813      	ldr	r3, [r2, #0]
 800634a:	3301      	adds	r3, #1
 800634c:	6013      	str	r3, [r2, #0]
 800634e:	e74a      	b.n	80061e6 <nxt_rx_callback+0x7e>
		putchar('@');
 8006350:	2040      	movs	r0, #64	; 0x40
 8006352:	f020 f997 	bl	8026684 <putchar>
		printlwiperr(err);
 8006356:	4620      	mov	r0, r4
}
 8006358:	b009      	add	sp, #36	; 0x24
 800635a:	ecbd 8b02 	vpop	{d8}
 800635e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printlwiperr(err);
 8006362:	f7fb bc65 	b.w	8001c30 <printlwiperr>
	LWIP_ASSERT("p != NULL", p != NULL);
 8006366:	4b1f      	ldr	r3, [pc, #124]	; (80063e4 <nxt_rx_callback+0x27c>)
 8006368:	22a3      	movs	r2, #163	; 0xa3
 800636a:	491f      	ldr	r1, [pc, #124]	; (80063e8 <nxt_rx_callback+0x280>)
 800636c:	481f      	ldr	r0, [pc, #124]	; (80063ec <nxt_rx_callback+0x284>)
 800636e:	f020 f971 	bl	8026654 <iprintf>
 8006372:	e708      	b.n	8006186 <nxt_rx_callback+0x1e>
 8006374:	4602      	mov	r2, r0
}
 8006376:	4610      	mov	r0, r2
 8006378:	b009      	add	sp, #36	; 0x24
 800637a:	ecbd 8b02 	vpop	{d8}
 800637e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				printf("NXT Write1 failed from http client\n");
 8006382:	9001      	str	r0, [sp, #4]
 8006384:	481a      	ldr	r0, [pc, #104]	; (80063f0 <nxt_rx_callback+0x288>)
 8006386:	f020 fa01 	bl	802678c <puts>
				return (-1);
 800638a:	9a01      	ldr	r2, [sp, #4]
				nxt_abort = 1;
 800638c:	2301      	movs	r3, #1
}
 800638e:	4610      	mov	r0, r2
				nxt_abort = 1;
 8006390:	f8cb 3000 	str.w	r3, [fp]
}
 8006394:	b009      	add	sp, #36	; 0x24
 8006396:	ecbd 8b02 	vpop	{d8}
 800639a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					return (-1);
 800639e:	f04f 32ff 	mov.w	r2, #4294967295
					nxt_abort = 1;
 80063a2:	2301      	movs	r3, #1
					printf("ABORT ERR ON ACK\n");
 80063a4:	4813      	ldr	r0, [pc, #76]	; (80063f4 <nxt_rx_callback+0x28c>)
					return (-1);
 80063a6:	9201      	str	r2, [sp, #4]
					nxt_abort = 1;
 80063a8:	f8cb 3000 	str.w	r3, [fp]
					printf("ABORT ERR ON ACK\n");
 80063ac:	f020 f9ee 	bl	802678c <puts>
					return (-1);
 80063b0:	9a01      	ldr	r2, [sp, #4]
 80063b2:	e7b9      	b.n	8006328 <nxt_rx_callback+0x1c0>
 80063b4:	200018dc 	.word	0x200018dc
 80063b8:	20003128 	.word	0x20003128
 80063bc:	20003388 	.word	0x20003388
 80063c0:	200030d4 	.word	0x200030d4
 80063c4:	20001690 	.word	0x20001690
 80063c8:	20003384 	.word	0x20003384
 80063cc:	20002174 	.word	0x20002174
 80063d0:	0802d444 	.word	0x0802d444
 80063d4:	0802d458 	.word	0x0802d458
 80063d8:	0802d434 	.word	0x0802d434
 80063dc:	20003124 	.word	0x20003124
 80063e0:	200030d0 	.word	0x200030d0
 80063e4:	0802d3f4 	.word	0x0802d3f4
 80063e8:	08046c58 	.word	0x08046c58
 80063ec:	0802b34c 	.word	0x0802b34c
 80063f0:	0802d410 	.word	0x0802d410
 80063f4:	0802d464 	.word	0x0802d464
 80063f8:	20003120 	.word	0x20003120
 80063fc:	20003380 	.word	0x20003380

08006400 <nxt_check>:

// Get Nextion version and see if we are current
int nxt_check() {
 8006400:	b510      	push	{r4, lr}
	int res;

	if (nex_model[0] == '\0') {
 8006402:	4c16      	ldr	r4, [pc, #88]	; (800645c <nxt_check+0x5c>)
 8006404:	7823      	ldrb	r3, [r4, #0]
 8006406:	b14b      	cbz	r3, 800641c <nxt_check+0x1c>
		if (nex_model[0] == '\0')
			return (-1);
	}

// find LCD sys0 value
	if ((lcd_sys0 & 0xffff == 0) || ((lcd_sys0 & 0xffff) == 0xffff)) {
 8006408:	4a15      	ldr	r2, [pc, #84]	; (8006460 <nxt_check+0x60>)
 800640a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800640e:	6813      	ldr	r3, [r2, #0]
 8006410:	6813      	ldr	r3, [r2, #0]
 8006412:	b29b      	uxth	r3, r3
 8006414:	428b      	cmp	r3, r1
 8006416:	d01b      	beq.n	8006450 <nxt_check+0x50>
		printf("LCD's stored buildno was invalid\n");
		return (-2);
	}
	return (lcd_sys0);
 8006418:	6810      	ldr	r0, [r2, #0]
}
 800641a:	bd10      	pop	{r4, pc}
		lcd_init(9600);  // reset LCD to 9600 from current (unknown) speed
 800641c:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8006420:	f7fc fe62 	bl	80030e8 <lcd_init>
		lcd_getid();	// try again to read its model number etc
 8006424:	f7fd f9bc 	bl	80037a0 <lcd_getid>
		printf("nxt_check: Trying to reset the LCD\n");
 8006428:	480e      	ldr	r0, [pc, #56]	; (8006464 <nxt_check+0x64>)
 800642a:	f020 f9af 	bl	802678c <puts>
		osDelay(1500);
 800642e:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8006432:	f010 f88f 	bl	8016554 <osDelay>
		lcd_init(230400);  // reset LCD to normal speed
 8006436:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 800643a:	f7fc fe55 	bl	80030e8 <lcd_init>
		osDelay(100);
 800643e:	2064      	movs	r0, #100	; 0x64
 8006440:	f010 f888 	bl	8016554 <osDelay>
		if (nex_model[0] == '\0')
 8006444:	7823      	ldrb	r3, [r4, #0]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d1de      	bne.n	8006408 <nxt_check+0x8>
			return (-1);
 800644a:	f04f 30ff 	mov.w	r0, #4294967295
}
 800644e:	bd10      	pop	{r4, pc}
		printf("LCD's stored buildno was invalid\n");
 8006450:	4805      	ldr	r0, [pc, #20]	; (8006468 <nxt_check+0x68>)
 8006452:	f020 f99b 	bl	802678c <puts>
		return (-2);
 8006456:	f06f 0001 	mvn.w	r0, #1
}
 800645a:	bd10      	pop	{r4, pc}
 800645c:	20001b50 	.word	0x20001b50
 8006460:	20000014 	.word	0x20000014
 8006464:	0802d478 	.word	0x0802d478
 8006468:	0802d49c 	.word	0x0802d49c

0800646c <lcdupneeded>:

int lcdupneeded() {
	if (srvlcdbld) {		// not 0 from the server
 800646c:	4b0c      	ldr	r3, [pc, #48]	; (80064a0 <lcdupneeded+0x34>)
int lcdupneeded() {
 800646e:	b510      	push	{r4, lr}
	if (srvlcdbld) {		// not 0 from the server
 8006470:	681c      	ldr	r4, [r3, #0]
 8006472:	b184      	cbz	r4, 8006496 <lcdupneeded+0x2a>
		if ((lcd_sys0 & 0xffff) != srvlcdbld) 	{ // this LCD doesent match the build presented by the server
 8006474:	4a0b      	ldr	r2, [pc, #44]	; (80064a4 <lcdupneeded+0x38>)
 8006476:	6813      	ldr	r3, [r2, #0]
 8006478:	b29b      	uxth	r3, r3
 800647a:	429c      	cmp	r4, r3
 800647c:	d006      	beq.n	800648c <lcdupneeded+0x20>
			printf("LCD server build %d, lcd has %d\n",srvlcdbld,lcd_sys0);
 800647e:	6812      	ldr	r2, [r2, #0]
 8006480:	4621      	mov	r1, r4
 8006482:	4809      	ldr	r0, [pc, #36]	; (80064a8 <lcdupneeded+0x3c>)
 8006484:	f020 f8e6 	bl	8026654 <iprintf>
			return (1);
 8006488:	2001      	movs	r0, #1
		printf("LCD firmware matched\n");
	} else {
		printf("LCD firmware match bypassed\n");
	}
	return (0);
}
 800648a:	bd10      	pop	{r4, pc}
		printf("LCD firmware matched\n");
 800648c:	4807      	ldr	r0, [pc, #28]	; (80064ac <lcdupneeded+0x40>)
 800648e:	f020 f97d 	bl	802678c <puts>
	return (0);
 8006492:	2000      	movs	r0, #0
}
 8006494:	bd10      	pop	{r4, pc}
		printf("LCD firmware match bypassed\n");
 8006496:	4806      	ldr	r0, [pc, #24]	; (80064b0 <lcdupneeded+0x44>)
 8006498:	f020 f978 	bl	802678c <puts>
	return (0);
 800649c:	4620      	mov	r0, r4
}
 800649e:	bd10      	pop	{r4, pc}
 80064a0:	20002e04 	.word	0x20002e04
 80064a4:	20000014 	.word	0x20000014
 80064a8:	0802d4c0 	.word	0x0802d4c0
 80064ac:	0802d4e4 	.word	0x0802d4e4
 80064b0:	0802d4fc 	.word	0x0802d4fc

080064b4 <nxt_update>:

///  Check if LCD needs updating and update it if so
nxt_update() {
 80064b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t lcdbld;
	int i;


	if (nxt_check() == -1) {		// we could not identify LCD
 80064b6:	f7ff ffa3 	bl	8006400 <nxt_check>
 80064ba:	3001      	adds	r0, #1
 80064bc:	d04e      	beq.n	800655c <nxt_update+0xa8>
		printf("nxt_update: LCD not identified\n");
	} else {
		if (srvlcdbld == -2) {		// LCD user firmware might be corrupted
 80064be:	4c2c      	ldr	r4, [pc, #176]	; (8006570 <nxt_update+0xbc>)
 80064c0:	6821      	ldr	r1, [r4, #0]
 80064c2:	1c8b      	adds	r3, r1, #2
 80064c4:	d04f      	beq.n	8006566 <nxt_update+0xb2>
	if (srvlcdbld) {		// not 0 from the server
 80064c6:	2900      	cmp	r1, #0
 80064c8:	d044      	beq.n	8006554 <nxt_update+0xa0>
		if ((lcd_sys0 & 0xffff) != srvlcdbld) 	{ // this LCD doesent match the build presented by the server
 80064ca:	4a2a      	ldr	r2, [pc, #168]	; (8006574 <nxt_update+0xc0>)
 80064cc:	6813      	ldr	r3, [r2, #0]
 80064ce:	b29b      	uxth	r3, r3
 80064d0:	4299      	cmp	r1, r3
 80064d2:	d106      	bne.n	80064e2 <nxt_update+0x2e>
		printf("LCD firmware matched\n");
 80064d4:	4828      	ldr	r0, [pc, #160]	; (8006578 <nxt_update+0xc4>)
 80064d6:	f020 f959 	bl	802678c <puts>
				osDelay(400);
				lcd_putsys0(srvlcdbld);//  write back this new lcd build ver (NON VOLATILE IN LCD) twice for luck
			}
			lcd_txblocked = 0;		// unblock LCD sending blocked
		} else {
			http_downloading = NOT_LOADING;
 80064da:	4b28      	ldr	r3, [pc, #160]	; (800657c <nxt_update+0xc8>)
 80064dc:	2200      	movs	r2, #0
 80064de:	601a      	str	r2, [r3, #0]
		}
	}
}
 80064e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			printf("LCD server build %d, lcd has %d\n",srvlcdbld,lcd_sys0);
 80064e2:	6812      	ldr	r2, [r2, #0]
 80064e4:	4826      	ldr	r0, [pc, #152]	; (8006580 <nxt_update+0xcc>)
 80064e6:	f020 f8b5 	bl	8026654 <iprintf>
			if (nxt_loader(lcdfile, loaderhost, lcdlen) == 0) {		// valid source file
 80064ea:	4b26      	ldr	r3, [pc, #152]	; (8006584 <nxt_update+0xd0>)
 80064ec:	4926      	ldr	r1, [pc, #152]	; (8006588 <nxt_update+0xd4>)
 80064ee:	4827      	ldr	r0, [pc, #156]	; (800658c <nxt_update+0xd8>)
 80064f0:	681a      	ldr	r2, [r3, #0]
 80064f2:	f7ff fd71 	bl	8005fd8 <nxt_loader>
 80064f6:	bb48      	cbnz	r0, 800654c <nxt_update+0x98>
				while ((http_downloading) && (nxt_abort == 0)) {
 80064f8:	4d20      	ldr	r5, [pc, #128]	; (800657c <nxt_update+0xc8>)
 80064fa:	682b      	ldr	r3, [r5, #0]
 80064fc:	b16b      	cbz	r3, 800651a <nxt_update+0x66>
 80064fe:	4f24      	ldr	r7, [pc, #144]	; (8006590 <nxt_update+0xdc>)
					HAL_IWDG_Refresh(&hiwdg);
 8006500:	4e24      	ldr	r6, [pc, #144]	; (8006594 <nxt_update+0xe0>)
 8006502:	e006      	b.n	8006512 <nxt_update+0x5e>
 8006504:	f007 fac4 	bl	800da90 <HAL_IWDG_Refresh>
					osDelay(5);
 8006508:	2005      	movs	r0, #5
 800650a:	f010 f823 	bl	8016554 <osDelay>
				while ((http_downloading) && (nxt_abort == 0)) {
 800650e:	682b      	ldr	r3, [r5, #0]
 8006510:	b11b      	cbz	r3, 800651a <nxt_update+0x66>
 8006512:	683b      	ldr	r3, [r7, #0]
					HAL_IWDG_Refresh(&hiwdg);
 8006514:	4630      	mov	r0, r6
				while ((http_downloading) && (nxt_abort == 0)) {
 8006516:	2b00      	cmp	r3, #0
 8006518:	d0f4      	beq.n	8006504 <nxt_update+0x50>
				osDelay(2000);
 800651a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800651e:	f010 f819 	bl	8016554 <osDelay>
				printf("Attempting LCD re-sync\n");
 8006522:	481d      	ldr	r0, [pc, #116]	; (8006598 <nxt_update+0xe4>)
 8006524:	f020 f932 	bl	802678c <puts>
				lcd_init(230400);	// resync hardware
 8006528:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 800652c:	f7fc fddc 	bl	80030e8 <lcd_init>
				osDelay(400);
 8006530:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8006534:	f010 f80e 	bl	8016554 <osDelay>
				lcd_putsys0(srvlcdbld);//  write back this new lcd build ver (NON VOLATILE IN LCD)
 8006538:	6820      	ldr	r0, [r4, #0]
 800653a:	f7fd f961 	bl	8003800 <lcd_putsys0>
				osDelay(400);
 800653e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8006542:	f010 f807 	bl	8016554 <osDelay>
				lcd_putsys0(srvlcdbld);//  write back this new lcd build ver (NON VOLATILE IN LCD) twice for luck
 8006546:	6820      	ldr	r0, [r4, #0]
 8006548:	f7fd f95a 	bl	8003800 <lcd_putsys0>
			lcd_txblocked = 0;		// unblock LCD sending blocked
 800654c:	4b13      	ldr	r3, [pc, #76]	; (800659c <nxt_update+0xe8>)
 800654e:	2200      	movs	r2, #0
 8006550:	601a      	str	r2, [r3, #0]
}
 8006552:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("LCD firmware match bypassed\n");
 8006554:	4812      	ldr	r0, [pc, #72]	; (80065a0 <nxt_update+0xec>)
 8006556:	f020 f919 	bl	802678c <puts>
 800655a:	e7be      	b.n	80064da <nxt_update+0x26>
		printf("nxt_update: LCD not identified\n");
 800655c:	4811      	ldr	r0, [pc, #68]	; (80065a4 <nxt_update+0xf0>)
}
 800655e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		printf("nxt_update: LCD not identified\n");
 8006562:	f020 b913 	b.w	802678c <puts>
			printf("LCD firmware corrupted?\n");
 8006566:	4810      	ldr	r0, [pc, #64]	; (80065a8 <nxt_update+0xf4>)
 8006568:	f020 f910 	bl	802678c <puts>
	if (srvlcdbld) {		// not 0 from the server
 800656c:	6821      	ldr	r1, [r4, #0]
 800656e:	e7aa      	b.n	80064c6 <nxt_update+0x12>
 8006570:	20002e04 	.word	0x20002e04
 8006574:	20000014 	.word	0x20000014
 8006578:	0802d4e4 	.word	0x0802d4e4
 800657c:	200018dc 	.word	0x200018dc
 8006580:	0802d4c0 	.word	0x0802d4c0
 8006584:	20001ab4 	.word	0x20001ab4
 8006588:	2000001c 	.word	0x2000001c
 800658c:	20001a94 	.word	0x20001a94
 8006590:	20003120 	.word	0x20003120
 8006594:	20002688 	.word	0x20002688
 8006598:	0802d550 	.word	0x0802d550
 800659c:	20001a90 	.word	0x20001a90
 80065a0:	0802d4fc 	.word	0x0802d4fc
 80065a4:	0802d518 	.word	0x0802d518
 80065a8:	0802d538 	.word	0x0802d538
 80065ac:	ffffffff 	.word	0xffffffff

080065b0 <getpressure115.part.0>:
		printf("I2C HAL returned error 1\n\r");
	}
}

// MPL115 low precision pressure sensor, uses floating point, crashes!!
HAL_StatusTypeDef getpressure115(void) {
 80065b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80065b4:	ed2d 8b02 	vpush	{d8}
 80065b8:	b08f      	sub	sp, #60	; 0x3c
	if (result != HAL_OK) {
		printf("I2C MPL115 HAL returned error 7\n\r");
		return (result);
	}

	osDelay(4);		// conversion time max 3mS
 80065ba:	2004      	movs	r0, #4

	for (i = 0; i < 4; i++) {
 80065bc:	2500      	movs	r5, #0
		result = HAL_I2C_Mem_Read(&hi2c1, (0x60 << 1) | 1, i, 1, &data[i], 1, 1000);	// rd pressure and temp regs
 80065be:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
 80065c2:	ae0c      	add	r6, sp, #48	; 0x30
 80065c4:	4f6e      	ldr	r7, [pc, #440]	; (8006780 <getpressure115.part.0+0x1d0>)
		if (result != HAL_OK) {
			printf("I2C MPL115 HAL returned error %d\n\r", result);
 80065c6:	f8df 91e0 	ldr.w	r9, [pc, #480]	; 80067a8 <getpressure115.part.0+0x1f8>
	osDelay(4);		// conversion time max 3mS
 80065ca:	f00f ffc3 	bl	8016554 <osDelay>
		result = HAL_I2C_Mem_Read(&hi2c1, (0x60 << 1) | 1, i, 1, &data[i], 1, 1000);	// rd pressure and temp regs
 80065ce:	2301      	movs	r3, #1
 80065d0:	9600      	str	r6, [sp, #0]
 80065d2:	b2aa      	uxth	r2, r5
 80065d4:	21c1      	movs	r1, #193	; 0xc1
 80065d6:	4638      	mov	r0, r7
	for (i = 0; i < 4; i++) {
 80065d8:	3601      	adds	r6, #1
		result = HAL_I2C_Mem_Read(&hi2c1, (0x60 << 1) | 1, i, 1, &data[i], 1, 1000);	// rd pressure and temp regs
 80065da:	e9cd 3801 	strd	r3, r8, [sp, #4]
 80065de:	f007 f86d 	bl	800d6bc <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 80065e2:	4604      	mov	r4, r0
 80065e4:	2800      	cmp	r0, #0
 80065e6:	f040 80a6 	bne.w	8006736 <getpressure115.part.0+0x186>
	for (i = 0; i < 4; i++) {
 80065ea:	3501      	adds	r5, #1
 80065ec:	2d04      	cmp	r5, #4
 80065ee:	d1ee      	bne.n	80065ce <getpressure115.part.0+0x1e>
		printf(" %hx", dat);
	}
	printf("\n");
#endif

	pr = (data[0] * 256 + data[1]) >> 6;
 80065f0:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
	tr = (data[2] * 256 + data[3]) >> 6;
 80065f4:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
	pr = (data[0] * 256 + data[1]) >> 6;
 80065f8:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
	tr = (data[2] * 256 + data[3]) >> 6;
 80065fc:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
	pr = (data[0] * 256 + data[1]) >> 6;
 8006600:	eb02 2200 	add.w	r2, r2, r0, lsl #8
	t = tr;
	p = pr;

// Pcomp = a0 + (b1 + c12 x Tadc) x Padc + b2 x Tadc

	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8006604:	485f      	ldr	r0, [pc, #380]	; (8006784 <getpressure115.part.0+0x1d4>)
	tr = (data[2] * 256 + data[3]) >> 6;
 8006606:	eb03 2301 	add.w	r3, r3, r1, lsl #8
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 800660a:	495f      	ldr	r1, [pc, #380]	; (8006788 <getpressure115.part.0+0x1d8>)
	pr = (data[0] * 256 + data[1]) >> 6;
 800660c:	0992      	lsrs	r2, r2, #6
	t = tr;
 800660e:	099c      	lsrs	r4, r3, #6
	p = pr;
 8006610:	ee07 2a90 	vmov	s15, r2
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8006614:	4a5d      	ldr	r2, [pc, #372]	; (800678c <getpressure115.part.0+0x1dc>)
	t = tr;
 8006616:	ee02 4a10 	vmov	s4, r4
	tr = (data[2] * 256 + data[3]) >> 6;
 800661a:	119d      	asrs	r5, r3, #6
	p = pr;
 800661c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
			}
#endif
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
//	printf("statuspkt.temppress temp=%f, press=%f\n\r", (float) ((statuspkt.temppress >> 20)) / 16.0,
//			(float) ((statuspkt.temppress & 0x000FFFFF) / 4000.0));
	return (HAL_OK);
 8006620:	2400      	movs	r4, #0
	t = tr;
 8006622:	eeb8 2b42 	vcvt.f64.u32	d2, s4
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8006626:	ed90 1b00 	vldr	d1, [r0]
	t = tr;
 800662a:	ed8d 2b08 	vstr	d2, [sp, #32]
	p = pr;
 800662e:	ed8d 7b06 	vstr	d7, [sp, #24]
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8006632:	ed9d 7b08 	vldr	d7, [sp, #32]
 8006636:	ed91 4b00 	vldr	d4, [r1]
 800663a:	4955      	ldr	r1, [pc, #340]	; (8006790 <getpressure115.part.0+0x1e0>)
	ffrac = modf(p, &n);
 800663c:	a80a      	add	r0, sp, #40	; 0x28
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 800663e:	eea1 4b07 	vfma.f64	d4, d1, d7
 8006642:	ed91 6b00 	vldr	d6, [r1]
 8006646:	ed9d 8b06 	vldr	d8, [sp, #24]
 800664a:	ed92 0b00 	vldr	d0, [r2]
 800664e:	eeb0 7b46 	vmov.f64	d7, d6
 8006652:	ed9d 2b08 	vldr	d2, [sp, #32]
 8006656:	eea4 7b08 	vfma.f64	d7, d4, d8
	p = (p * ((115.0 - 50.0) / 1023.0)) + 50.0;
 800665a:	ed9f 3b3d 	vldr	d3, [pc, #244]	; 8006750 <getpressure115.part.0+0x1a0>
 800665e:	ed9f 5b3e 	vldr	d5, [pc, #248]	; 8006758 <getpressure115.part.0+0x1a8>
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8006662:	eea0 7b02 	vfma.f64	d7, d0, d2
 8006666:	ed8d 7b06 	vstr	d7, [sp, #24]
	p = (p * ((115.0 - 50.0) / 1023.0)) + 50.0;
 800666a:	ed9d 6b06 	vldr	d6, [sp, #24]
 800666e:	eea6 5b03 	vfma.f64	d5, d6, d3
 8006672:	ed8d 5b06 	vstr	d5, [sp, #24]
	ffrac = modf(p, &n);
 8006676:	ed9d 0b06 	vldr	d0, [sp, #24]
 800667a:	f020 f937 	bl	80268ec <modf>
	t = tr * -0.1706 + 112.27; //C
 800667e:	ee07 5a90 	vmov	s15, r5
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 8006682:	4944      	ldr	r1, [pc, #272]	; (8006794 <getpressure115.part.0+0x1e4>)
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8006684:	eeb3 1b00 	vmov.f64	d1, #48	; 0x41800000  16.0
	t = tr * -0.1706 + 112.27; //C
 8006688:	eeb8 7be7 	vcvt.f64.s32	d7, s15
	pressure = (uint32_t) n;
 800668c:	4b42      	ldr	r3, [pc, #264]	; (8006798 <getpressure115.part.0+0x1e8>)
	tempfrac = tempfrac * 100;	// now 10,000
 800668e:	2264      	movs	r2, #100	; 0x64
 8006690:	4842      	ldr	r0, [pc, #264]	; (800679c <getpressure115.part.0+0x1ec>)
	t = tr * -0.1706 + 112.27; //C
 8006692:	ed9f 2b33 	vldr	d2, [pc, #204]	; 8006760 <getpressure115.part.0+0x1b0>
 8006696:	ed9f 6b34 	vldr	d6, [pc, #208]	; 8006768 <getpressure115.part.0+0x1b8>
	ffrac = modf(p, &n);
 800669a:	ed8d 0b04 	vstr	d0, [sp, #16]
	pressure = (uint32_t) n;
 800669e:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 80066a2:	ed9f 3b33 	vldr	d3, [pc, #204]	; 8006770 <getpressure115.part.0+0x1c0>
 80066a6:	ed9d 4b04 	vldr	d4, [sp, #16]
	t = tr * -0.1706 + 112.27; //C
 80066aa:	eea7 6b02 	vfma.f64	d6, d7, d2
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 80066ae:	ee24 4b03 	vmul.f64	d4, d4, d3
	pressure = (uint32_t) n;
 80066b2:	eebc 5bc5 	vcvt.u32.f64	s10, d5
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80066b6:	ed9f 2b30 	vldr	d2, [pc, #192]	; 8006778 <getpressure115.part.0+0x1c8>
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 80066ba:	eebc 4bc4 	vcvt.u32.f64	s8, d4
	pressure = (uint32_t) n;
 80066be:	ed83 5a00 	vstr	s10, [r3]
	temperature = t;
 80066c2:	4b37      	ldr	r3, [pc, #220]	; (80067a0 <getpressure115.part.0+0x1f0>)
	t = tr * -0.1706 + 112.27; //C
 80066c4:	ed8d 6b08 	vstr	d6, [sp, #32]
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 80066c8:	ed81 4a00 	vstr	s8, [r1]
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80066cc:	4935      	ldr	r1, [pc, #212]	; (80067a4 <getpressure115.part.0+0x1f4>)
	temperature = t;
 80066ce:	ed9d 4b08 	vldr	d4, [sp, #32]
	tempfrac = (t - temperature) * 100;
 80066d2:	ed9d 6b08 	vldr	d6, [sp, #32]
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80066d6:	ed9d 5b08 	vldr	d5, [sp, #32]
	temperature = t;
 80066da:	eebc 4bc4 	vcvt.u32.f64	s8, d4
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80066de:	ed9d 7b06 	vldr	d7, [sp, #24]
 80066e2:	ee25 5b01 	vmul.f64	d5, d5, d1
	temperature = t;
 80066e6:	ed83 4a00 	vstr	s8, [r3]
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80066ea:	ee27 7b02 	vmul.f64	d7, d7, d2
	tempfrac = (t - temperature) * 100;
 80066ee:	eeb8 2b44 	vcvt.f64.u32	d2, s8
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80066f2:	feb8 5b45 	vrinta.f64	d5, d5
	tempfrac = (t - temperature) * 100;
 80066f6:	ee36 6b42 	vsub.f64	d6, d6, d2
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80066fa:	feb8 7b47 	vrinta.f64	d7, d7
 80066fe:	eebc 7bc7 	vcvt.u32.f64	s14, d7
	tempfrac = (t - temperature) * 100;
 8006702:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006706:	eebc 6bc6 	vcvt.u32.f64	s12, d6
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 800670a:	eefc 6bc5 	vcvt.u32.f64	s13, d5
	tempfrac = tempfrac * 100;	// now 10,000
 800670e:	ee16 3a10 	vmov	r3, s12
 8006712:	fb02 f303 	mul.w	r3, r2, r3
 8006716:	461a      	mov	r2, r3
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8006718:	ee16 3a90 	vmov	r3, s13
	tempfrac = tempfrac * 100;	// now 10,000
 800671c:	6002      	str	r2, [r0, #0]
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 800671e:	ee17 2a10 	vmov	r2, s14
}
 8006722:	4620      	mov	r0, r4
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8006724:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
 8006728:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800672c:	b00f      	add	sp, #60	; 0x3c
 800672e:	ecbd 8b02 	vpop	{d8}
 8006732:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			printf("I2C MPL115 HAL returned error %d\n\r", result);
 8006736:	4648      	mov	r0, r9
 8006738:	4621      	mov	r1, r4
 800673a:	f01f ff8b 	bl	8026654 <iprintf>
			if (i == 3)
 800673e:	2d03      	cmp	r5, #3
 8006740:	f47f af53 	bne.w	80065ea <getpressure115.part.0+0x3a>
}
 8006744:	4620      	mov	r0, r4
 8006746:	b00f      	add	sp, #60	; 0x3c
 8006748:	ecbd 8b02 	vpop	{d8}
 800674c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006750:	04411044 	.word	0x04411044
 8006754:	3fb04411 	.word	0x3fb04411
 8006758:	00000000 	.word	0x00000000
 800675c:	40490000 	.word	0x40490000
 8006760:	86594af5 	.word	0x86594af5
 8006764:	bfc5d638 	.word	0xbfc5d638
 8006768:	ae147ae1 	.word	0xae147ae1
 800676c:	405c1147 	.word	0x405c1147
 8006770:	00000000 	.word	0x00000000
 8006774:	40590000 	.word	0x40590000
 8006778:	00000000 	.word	0x00000000
 800677c:	40af4000 	.word	0x40af4000
 8006780:	200025a4 	.word	0x200025a4
 8006784:	200033b0 	.word	0x200033b0
 8006788:	20003398 	.word	0x20003398
 800678c:	200033a0 	.word	0x200033a0
 8006790:	20003390 	.word	0x20003390
 8006794:	2000342c 	.word	0x2000342c
 8006798:	20003430 	.word	0x20003430
 800679c:	2000343c 	.word	0x2000343c
 80067a0:	20003438 	.word	0x20003438
 80067a4:	20003034 	.word	0x20003034
 80067a8:	0802d568 	.word	0x0802d568

080067ac <cycleleds>:
void cycleleds(void) {
 80067ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067b0:	b084      	sub	sp, #16
	const uint16_t pattern[] = {
 80067b2:	4a35      	ldr	r2, [pc, #212]	; (8006888 <cycleleds+0xdc>)
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 80067b4:	2700      	movs	r7, #0
 80067b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 800688c <cycleleds+0xe0>
 80067ba:	ac01      	add	r4, sp, #4
 80067bc:	f10d 050e 	add.w	r5, sp, #14
	const uint16_t pattern[] = {
 80067c0:	ca07      	ldmia	r2, {r0, r1, r2}
 80067c2:	4623      	mov	r3, r4
 80067c4:	4626      	mov	r6, r4
 80067c6:	c303      	stmia	r3!, {r0, r1}
 80067c8:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 80067ca:	2200      	movs	r2, #0
 80067cc:	f836 1b02 	ldrh.w	r1, [r6], #2
 80067d0:	4640      	mov	r0, r8
 80067d2:	f006 fad9 	bl	800cd88 <HAL_GPIO_WritePin>
		for (delay = 0; delay < 0x400000; delay++)
 80067d6:	9700      	str	r7, [sp, #0]
 80067d8:	9b00      	ldr	r3, [sp, #0]
 80067da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80067de:	da06      	bge.n	80067ee <cycleleds+0x42>
 80067e0:	9b00      	ldr	r3, [sp, #0]
 80067e2:	3301      	adds	r3, #1
 80067e4:	9300      	str	r3, [sp, #0]
 80067e6:	9b00      	ldr	r3, [sp, #0]
 80067e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80067ec:	dbf8      	blt.n	80067e0 <cycleleds+0x34>
	for (i = 0; i < 5; i++) {
 80067ee:	42ae      	cmp	r6, r5
 80067f0:	d1eb      	bne.n	80067ca <cycleleds+0x1e>
	for (delay = 0; delay < 0xC00000; delay++)
 80067f2:	2300      	movs	r3, #0
 80067f4:	9300      	str	r3, [sp, #0]
 80067f6:	9b00      	ldr	r3, [sp, #0]
 80067f8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80067fc:	da06      	bge.n	800680c <cycleleds+0x60>
 80067fe:	9b00      	ldr	r3, [sp, #0]
 8006800:	3301      	adds	r3, #1
 8006802:	9300      	str	r3, [sp, #0]
 8006804:	9b00      	ldr	r3, [sp, #0]
 8006806:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800680a:	dbf8      	blt.n	80067fe <cycleleds+0x52>
	const uint16_t pattern[] = {
 800680c:	4626      	mov	r6, r4
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_SET);
 800680e:	f8df 807c 	ldr.w	r8, [pc, #124]	; 800688c <cycleleds+0xe0>
		for (delay = 0; delay < 0x400000; delay++)
 8006812:	2700      	movs	r7, #0
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_SET);
 8006814:	2201      	movs	r2, #1
 8006816:	f836 1b02 	ldrh.w	r1, [r6], #2
 800681a:	4640      	mov	r0, r8
 800681c:	f006 fab4 	bl	800cd88 <HAL_GPIO_WritePin>
		for (delay = 0; delay < 0x400000; delay++)
 8006820:	9700      	str	r7, [sp, #0]
 8006822:	9b00      	ldr	r3, [sp, #0]
 8006824:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006828:	da06      	bge.n	8006838 <cycleleds+0x8c>
 800682a:	9b00      	ldr	r3, [sp, #0]
 800682c:	3301      	adds	r3, #1
 800682e:	9300      	str	r3, [sp, #0]
 8006830:	9b00      	ldr	r3, [sp, #0]
 8006832:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006836:	dbf8      	blt.n	800682a <cycleleds+0x7e>
	for (i = 0; i < 5; i++) {
 8006838:	42ae      	cmp	r6, r5
 800683a:	d1eb      	bne.n	8006814 <cycleleds+0x68>
	for (delay = 0; delay < 0xC00000; delay++)
 800683c:	2300      	movs	r3, #0
 800683e:	9300      	str	r3, [sp, #0]
 8006840:	9b00      	ldr	r3, [sp, #0]
 8006842:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006846:	da06      	bge.n	8006856 <cycleleds+0xaa>
 8006848:	9b00      	ldr	r3, [sp, #0]
 800684a:	3301      	adds	r3, #1
 800684c:	9300      	str	r3, [sp, #0]
 800684e:	9b00      	ldr	r3, [sp, #0]
 8006850:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006854:	dbf8      	blt.n	8006848 <cycleleds+0x9c>
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8006856:	2700      	movs	r7, #0
 8006858:	4e0c      	ldr	r6, [pc, #48]	; (800688c <cycleleds+0xe0>)
 800685a:	2200      	movs	r2, #0
 800685c:	f834 1b02 	ldrh.w	r1, [r4], #2
 8006860:	4630      	mov	r0, r6
 8006862:	f006 fa91 	bl	800cd88 <HAL_GPIO_WritePin>
		for (delay = 0; delay < 0x400000; delay++)
 8006866:	9700      	str	r7, [sp, #0]
 8006868:	9b00      	ldr	r3, [sp, #0]
 800686a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800686e:	da06      	bge.n	800687e <cycleleds+0xd2>
 8006870:	9b00      	ldr	r3, [sp, #0]
 8006872:	3301      	adds	r3, #1
 8006874:	9300      	str	r3, [sp, #0]
 8006876:	9b00      	ldr	r3, [sp, #0]
 8006878:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800687c:	dbf8      	blt.n	8006870 <cycleleds+0xc4>
	for (i = 0; i < 5; i++) {
 800687e:	42ac      	cmp	r4, r5
 8006880:	d1eb      	bne.n	800685a <cycleleds+0xae>
}
 8006882:	b004      	add	sp, #16
 8006884:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006888:	0802a898 	.word	0x0802a898
 800688c:	40020c00 	.word	0x40020c00

08006890 <setpgagain>:
void setpgagain(int gain) {		// this takes gain 0..9
 8006890:	b510      	push	{r4, lr}
 8006892:	4604      	mov	r4, r0
 8006894:	b082      	sub	sp, #8
	osDelay(5);
 8006896:	2005      	movs	r0, #5
 8006898:	f00f fe5c 	bl	8016554 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 800689c:	2201      	movs	r2, #1
 800689e:	2104      	movs	r1, #4
 80068a0:	482e      	ldr	r0, [pc, #184]	; (800695c <setpgagain+0xcc>)
 80068a2:	f006 fa71 	bl	800cd88 <HAL_GPIO_WritePin>
	osDelay(5);
 80068a6:	2005      	movs	r0, #5
 80068a8:	f00f fe54 	bl	8016554 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 80068ac:	2200      	movs	r2, #0
 80068ae:	2104      	movs	r1, #4
 80068b0:	482a      	ldr	r0, [pc, #168]	; (800695c <setpgagain+0xcc>)
 80068b2:	f006 fa69 	bl	800cd88 <HAL_GPIO_WritePin>
	osDelay(5);
 80068b6:	2005      	movs	r0, #5
 80068b8:	f00f fe4c 	bl	8016554 <osDelay>
	pgacmd[0] = 0x4000 | (pgaset[gain]);		// write to gain register
 80068bc:	4928      	ldr	r1, [pc, #160]	; (8006960 <setpgagain+0xd0>)
	if ((stat = HAL_SPI_Transmit(&hspi2, &pgacmd[0], 1, 1000)) != HAL_OK) {	// select gain
 80068be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80068c2:	2201      	movs	r2, #1
	pgacmd[0] = 0x4000 | (pgaset[gain]);		// write to gain register
 80068c4:	5d09      	ldrb	r1, [r1, r4]
	if ((stat = HAL_SPI_Transmit(&hspi2, &pgacmd[0], 1, 1000)) != HAL_OK) {	// select gain
 80068c6:	4827      	ldr	r0, [pc, #156]	; (8006964 <setpgagain+0xd4>)
	pgacmd[0] = 0x4000 | (pgaset[gain]);		// write to gain register
 80068c8:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 80068cc:	f8ad 1004 	strh.w	r1, [sp, #4]
	if ((stat = HAL_SPI_Transmit(&hspi2, &pgacmd[0], 1, 1000)) != HAL_OK) {	// select gain
 80068d0:	a901      	add	r1, sp, #4
 80068d2:	f009 fa5f 	bl	800fd94 <HAL_SPI_Transmit>
 80068d6:	bba0      	cbnz	r0, 8006942 <setpgagain+0xb2>
	osDelay(5);
 80068d8:	2005      	movs	r0, #5
 80068da:	f00f fe3b 	bl	8016554 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 80068de:	2201      	movs	r2, #1
 80068e0:	2104      	movs	r1, #4
 80068e2:	481e      	ldr	r0, [pc, #120]	; (800695c <setpgagain+0xcc>)
 80068e4:	f006 fa50 	bl	800cd88 <HAL_GPIO_WritePin>
	osDelay(5);
 80068e8:	2005      	movs	r0, #5
 80068ea:	f00f fe33 	bl	8016554 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 80068ee:	481b      	ldr	r0, [pc, #108]	; (800695c <setpgagain+0xcc>)
 80068f0:	2200      	movs	r2, #0
 80068f2:	2104      	movs	r1, #4
 80068f4:	f006 fa48 	bl	800cd88 <HAL_GPIO_WritePin>
	osDelay(5);
 80068f8:	2005      	movs	r0, #5
 80068fa:	f00f fe2b 	bl	8016554 <osDelay>
	if (gain > 6) {		// might be a DC jump
 80068fe:	2c06      	cmp	r4, #6
 8006900:	dd1c      	ble.n	800693c <setpgagain+0xac>
		sigsuppress = 8;		// prevent trigger for a while
 8006902:	4b19      	ldr	r3, [pc, #100]	; (8006968 <setpgagain+0xd8>)
 8006904:	2208      	movs	r2, #8
	if (gain > 7) {
 8006906:	2c07      	cmp	r4, #7
		sigsuppress = 8;		// prevent trigger for a while
 8006908:	601a      	str	r2, [r3, #0]
	if (gain > 7) {
 800690a:	d017      	beq.n	800693c <setpgagain+0xac>
		pgacmd[0] = 0x4101;			// write to channel reg select ch1
 800690c:	f244 1001 	movw	r0, #16641	; 0x4101
 8006910:	f8ad 0004 	strh.w	r0, [sp, #4]
	if ((stat = HAL_SPI_Transmit(&hspi2, &pgacmd[0], 1, 1000)) != HAL_OK) {	// write it out
 8006914:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006918:	2201      	movs	r2, #1
 800691a:	a901      	add	r1, sp, #4
 800691c:	4811      	ldr	r0, [pc, #68]	; (8006964 <setpgagain+0xd4>)
 800691e:	f009 fa39 	bl	800fd94 <HAL_SPI_Transmit>
 8006922:	b9a8      	cbnz	r0, 8006950 <setpgagain+0xc0>
	osDelay(5);
 8006924:	2005      	movs	r0, #5
 8006926:	f00f fe15 	bl	8016554 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PG
 800692a:	2201      	movs	r2, #1
 800692c:	2104      	movs	r1, #4
 800692e:	480b      	ldr	r0, [pc, #44]	; (800695c <setpgagain+0xcc>)
 8006930:	f006 fa2a 	bl	800cd88 <HAL_GPIO_WritePin>
	pgagain = gain;		// update global gain
 8006934:	4b0d      	ldr	r3, [pc, #52]	; (800696c <setpgagain+0xdc>)
 8006936:	801c      	strh	r4, [r3, #0]
}
 8006938:	b002      	add	sp, #8
 800693a:	bd10      	pop	{r4, pc}
		pgacmd[0] = 0x4100;		// write to channel reg select ch0
 800693c:	f44f 4082 	mov.w	r0, #16640	; 0x4100
 8006940:	e7e6      	b.n	8006910 <setpgagain+0x80>
		printf("setpgagain: SPI Error1: %d pgacmd[0]=0x%0x\n", stat, pgacmd[0]);
 8006942:	4601      	mov	r1, r0
 8006944:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8006948:	4809      	ldr	r0, [pc, #36]	; (8006970 <setpgagain+0xe0>)
 800694a:	f01f fe83 	bl	8026654 <iprintf>
 800694e:	e7c3      	b.n	80068d8 <setpgagain+0x48>
		printf("setpgagain: SPI Error2: %d\n", stat);
 8006950:	4601      	mov	r1, r0
 8006952:	4808      	ldr	r0, [pc, #32]	; (8006974 <setpgagain+0xe4>)
 8006954:	f01f fe7e 	bl	8026654 <iprintf>
 8006958:	e7e4      	b.n	8006924 <setpgagain+0x94>
 800695a:	bf00      	nop
 800695c:	40021800 	.word	0x40021800
 8006960:	0802d9ac 	.word	0x0802d9ac
 8006964:	200026a8 	.word	0x200026a8
 8006968:	200007a0 	.word	0x200007a0
 800696c:	20003428 	.word	0x20003428
 8006970:	0802d58c 	.word	0x0802d58c
 8006974:	0802d5b8 	.word	0x0802d5b8

08006978 <initpga>:
int initpga() {
 8006978:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 800697a:	2201      	movs	r2, #1
int initpga() {
 800697c:	b082      	sub	sp, #8
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 800697e:	2104      	movs	r1, #4
 8006980:	4826      	ldr	r0, [pc, #152]	; (8006a1c <initpga+0xa4>)
 8006982:	f006 fa01 	bl	800cd88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// reset the PGA seq
 8006986:	2200      	movs	r2, #0
 8006988:	2104      	movs	r1, #4
 800698a:	4824      	ldr	r0, [pc, #144]	; (8006a1c <initpga+0xa4>)
 800698c:	f006 f9fc 	bl	800cd88 <HAL_GPIO_WritePin>
	osDelay(50);
 8006990:	2032      	movs	r0, #50	; 0x32
 8006992:	f00f fddf 	bl	8016554 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 8006996:	2201      	movs	r2, #1
 8006998:	2104      	movs	r1, #4
 800699a:	4820      	ldr	r0, [pc, #128]	; (8006a1c <initpga+0xa4>)
 800699c:	f006 f9f4 	bl	800cd88 <HAL_GPIO_WritePin>
	osDelay(5);
 80069a0:	2005      	movs	r0, #5
 80069a2:	f00f fdd7 	bl	8016554 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 80069a6:	2200      	movs	r2, #0
 80069a8:	2104      	movs	r1, #4
 80069aa:	481c      	ldr	r0, [pc, #112]	; (8006a1c <initpga+0xa4>)
 80069ac:	f006 f9ec 	bl	800cd88 <HAL_GPIO_WritePin>
	if ((stat = HAL_SPI_Transmit(&hspi2, (uint16_t[] ) { 0 }, 1, 1000)) != HAL_OK) {	// nop cmd
 80069b0:	2000      	movs	r0, #0
 80069b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80069b6:	2201      	movs	r2, #1
 80069b8:	f8ad 0004 	strh.w	r0, [sp, #4]
 80069bc:	a901      	add	r1, sp, #4
 80069be:	4818      	ldr	r0, [pc, #96]	; (8006a20 <initpga+0xa8>)
 80069c0:	f009 f9e8 	bl	800fd94 <HAL_SPI_Transmit>
 80069c4:	4604      	mov	r4, r0
 80069c6:	bb08      	cbnz	r0, 8006a0c <initpga+0x94>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PG
 80069c8:	2104      	movs	r1, #4
 80069ca:	2201      	movs	r2, #1
 80069cc:	4813      	ldr	r0, [pc, #76]	; (8006a1c <initpga+0xa4>)
 80069ce:	f006 f9db 	bl	800cd88 <HAL_GPIO_WritePin>
	osDelay(5);
 80069d2:	2005      	movs	r0, #5
 80069d4:	f00f fdbe 	bl	8016554 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 80069d8:	4622      	mov	r2, r4
 80069da:	2104      	movs	r1, #4
 80069dc:	480f      	ldr	r0, [pc, #60]	; (8006a1c <initpga+0xa4>)
 80069de:	f006 f9d3 	bl	800cd88 <HAL_GPIO_WritePin>
	if ((stat = HAL_SPI_Transmit(&hspi2, (uint16_t[] ) { 0x4100 }, 1, 1000)) != HAL_OK) {	// set the channel to ch0
 80069e2:	f44f 4482 	mov.w	r4, #16640	; 0x4100
	osDelay(5);
 80069e6:	2005      	movs	r0, #5
 80069e8:	f00f fdb4 	bl	8016554 <osDelay>
	if ((stat = HAL_SPI_Transmit(&hspi2, (uint16_t[] ) { 0x4100 }, 1, 1000)) != HAL_OK) {	// set the channel to ch0
 80069ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80069f0:	2201      	movs	r2, #1
 80069f2:	a901      	add	r1, sp, #4
 80069f4:	480a      	ldr	r0, [pc, #40]	; (8006a20 <initpga+0xa8>)
 80069f6:	f8ad 4004 	strh.w	r4, [sp, #4]
 80069fa:	f009 f9cb 	bl	800fd94 <HAL_SPI_Transmit>
 80069fe:	4604      	mov	r4, r0
 8006a00:	b920      	cbnz	r0, 8006a0c <initpga+0x94>
	setpgagain(0);			// 0 == gain of 1x
 8006a02:	f7ff ff45 	bl	8006890 <setpgagain>
	return (0);
 8006a06:	4620      	mov	r0, r4
}
 8006a08:	b002      	add	sp, #8
 8006a0a:	bd10      	pop	{r4, pc}
		printf("initpga: SPI error 2: %d\n\r", stat);
 8006a0c:	4621      	mov	r1, r4
 8006a0e:	4805      	ldr	r0, [pc, #20]	; (8006a24 <initpga+0xac>)
 8006a10:	f01f fe20 	bl	8026654 <iprintf>
		return (1);
 8006a14:	2001      	movs	r0, #1
}
 8006a16:	b002      	add	sp, #8
 8006a18:	bd10      	pop	{r4, pc}
 8006a1a:	bf00      	nop
 8006a1c:	40021800 	.word	0x40021800
 8006a20:	200026a8 	.word	0x200026a8
 8006a24:	0802d5d4 	.word	0x0802d5d4

08006a28 <bumppga>:
int bumppga(int i) {
 8006a28:	b530      	push	{r4, r5, lr}
	gain = pgagain;
 8006a2a:	4d1f      	ldr	r5, [pc, #124]	; (8006aa8 <bumppga+0x80>)
int bumppga(int i) {
 8006a2c:	b083      	sub	sp, #12
 8006a2e:	4604      	mov	r4, r0
	gain = pgagain;
 8006a30:	f9b5 1000 	ldrsh.w	r1, [r5]
	if ((pgagain > 9) || (pgagain < 0)) {
 8006a34:	b28b      	uxth	r3, r1
	gain = pgagain;
 8006a36:	9101      	str	r1, [sp, #4]
	if ((pgagain > 9) || (pgagain < 0)) {
 8006a38:	2b09      	cmp	r3, #9
 8006a3a:	d827      	bhi.n	8006a8c <bumppga+0x64>
	if (circuitboardpcb == SPLATBOARD1) {		/// this doesn't have the boost function
 8006a3c:	4b1b      	ldr	r3, [pc, #108]	; (8006aac <bumppga+0x84>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	2b0b      	cmp	r3, #11
 8006a42:	d00c      	beq.n	8006a5e <bumppga+0x36>
		if (!(((gain <= 0) && (i < 0)) || ((gain >= 9) && (i > 0)))) {	// there is room to change
 8006a44:	2c00      	cmp	r4, #0
 8006a46:	9b01      	ldr	r3, [sp, #4]
 8006a48:	da01      	bge.n	8006a4e <bumppga+0x26>
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	dd04      	ble.n	8006a58 <bumppga+0x30>
 8006a4e:	2c00      	cmp	r4, #0
 8006a50:	9b01      	ldr	r3, [sp, #4]
 8006a52:	dd12      	ble.n	8006a7a <bumppga+0x52>
 8006a54:	2b08      	cmp	r3, #8
 8006a56:	dd10      	ble.n	8006a7a <bumppga+0x52>
	return (0);
 8006a58:	2000      	movs	r0, #0
}
 8006a5a:	b003      	add	sp, #12
 8006a5c:	bd30      	pop	{r4, r5, pc}
		if (pgagain > 7) {
 8006a5e:	2907      	cmp	r1, #7
 8006a60:	dd01      	ble.n	8006a66 <bumppga+0x3e>
			pgagain = 7;			// reached max gain
 8006a62:	2307      	movs	r3, #7
 8006a64:	802b      	strh	r3, [r5, #0]
		if (!(((gain <= 0) && (i < 0)) || ((gain >= 7) && (i > 0)))) {	// there is room to change
 8006a66:	2c00      	cmp	r4, #0
 8006a68:	9b01      	ldr	r3, [sp, #4]
 8006a6a:	da01      	bge.n	8006a70 <bumppga+0x48>
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	ddf3      	ble.n	8006a58 <bumppga+0x30>
 8006a70:	9b01      	ldr	r3, [sp, #4]
 8006a72:	2b06      	cmp	r3, #6
 8006a74:	dd01      	ble.n	8006a7a <bumppga+0x52>
 8006a76:	2c00      	cmp	r4, #0
 8006a78:	dcee      	bgt.n	8006a58 <bumppga+0x30>
			gain = gain + i;
 8006a7a:	9b01      	ldr	r3, [sp, #4]
 8006a7c:	4423      	add	r3, r4
 8006a7e:	9301      	str	r3, [sp, #4]
			setpgagain(gain);
 8006a80:	9801      	ldr	r0, [sp, #4]
 8006a82:	f7ff ff05 	bl	8006890 <setpgagain>
			return (i);
 8006a86:	4620      	mov	r0, r4
}
 8006a88:	b003      	add	sp, #12
 8006a8a:	bd30      	pop	{r4, r5, pc}
		printf("bumppga: invalid gain %d\n", pgagain);
 8006a8c:	4808      	ldr	r0, [pc, #32]	; (8006ab0 <bumppga+0x88>)
 8006a8e:	f01f fde1 	bl	8026654 <iprintf>
	if (circuitboardpcb == SPLATBOARD1) {		/// this doesn't have the boost function
 8006a92:	4b06      	ldr	r3, [pc, #24]	; (8006aac <bumppga+0x84>)
		pgagain = 0;
 8006a94:	2200      	movs	r2, #0
	if (circuitboardpcb == SPLATBOARD1) {		/// this doesn't have the boost function
 8006a96:	681b      	ldr	r3, [r3, #0]
		pgagain = 0;
 8006a98:	802a      	strh	r2, [r5, #0]
	if (circuitboardpcb == SPLATBOARD1) {		/// this doesn't have the boost function
 8006a9a:	2b0b      	cmp	r3, #11
 8006a9c:	d0e3      	beq.n	8006a66 <bumppga+0x3e>
		if (!(((gain <= 0) && (i < 0)) || ((gain >= 9) && (i > 0)))) {	// there is room to change
 8006a9e:	2c00      	cmp	r4, #0
 8006aa0:	9b01      	ldr	r3, [sp, #4]
 8006aa2:	dbd2      	blt.n	8006a4a <bumppga+0x22>
 8006aa4:	e7d3      	b.n	8006a4e <bumppga+0x26>
 8006aa6:	bf00      	nop
 8006aa8:	20003428 	.word	0x20003428
 8006aac:	20002180 	.word	0x20002180
 8006ab0:	0802d5f0 	.word	0x0802d5f0

08006ab4 <getpressure115>:
HAL_StatusTypeDef getpressure115(void) {
 8006ab4:	b510      	push	{r4, lr}
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 8006ab6:	2012      	movs	r0, #18
HAL_StatusTypeDef getpressure115(void) {
 8006ab8:	b084      	sub	sp, #16
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 8006aba:	2100      	movs	r1, #0
 8006abc:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8006ac0:	f88d 000c 	strb.w	r0, [sp, #12]
 8006ac4:	2302      	movs	r3, #2
 8006ac6:	f88d 100d 	strb.w	r1, [sp, #13]
 8006aca:	aa03      	add	r2, sp, #12
 8006acc:	21c0      	movs	r1, #192	; 0xc0
 8006ace:	4809      	ldr	r0, [pc, #36]	; (8006af4 <getpressure115+0x40>)
 8006ad0:	9400      	str	r4, [sp, #0]
 8006ad2:	f006 fc5f 	bl	800d394 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8006ad6:	b928      	cbnz	r0, 8006ae4 <getpressure115+0x30>
 8006ad8:	f7ff fd6a 	bl	80065b0 <getpressure115.part.0>
 8006adc:	4604      	mov	r4, r0
}
 8006ade:	4620      	mov	r0, r4
 8006ae0:	b004      	add	sp, #16
 8006ae2:	bd10      	pop	{r4, pc}
 8006ae4:	4604      	mov	r4, r0
		printf("I2C MPL115 HAL returned error 7\n\r");
 8006ae6:	4804      	ldr	r0, [pc, #16]	; (8006af8 <getpressure115+0x44>)
 8006ae8:	f01f fdb4 	bl	8026654 <iprintf>
}
 8006aec:	4620      	mov	r0, r4
 8006aee:	b004      	add	sp, #16
 8006af0:	bd10      	pop	{r4, pc}
 8006af2:	bf00      	nop
 8006af4:	200025a4 	.word	0x200025a4
 8006af8:	0802d628 	.word	0x0802d628

08006afc <initpressure115>:

// the cheap pressure sensor
HAL_StatusTypeDef initpressure115(void) {
 8006afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b00:	b088      	sub	sp, #32
	const uint8_t testcoef[] = {0x3E, 0xCE, 0xb3, 0xF9, 0xC5, 0x17, 0x33, 0xC8};
#endif
	int i;

	for (i = 0; i < 8; i++)
		data[i] = 0x5A;
 8006b02:	f04f 335a 	mov.w	r3, #1515870810	; 0x5a5a5a5a
//	if (HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x04 }, 1, 1000) != HAL_OK) {	// CMD Read Coefficient data byte 1 High byte = 0x04
//		printf("I2C 115 HAL returned error 5\n\r");
//	}

	for (i = 0; i < 8; i++) {
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i + 4, 1, &data[i], 1, 1000);	// rd coeficients reg
 8006b06:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8006b0a:	f04f 0801 	mov.w	r8, #1
		data[i] = 0x5A;
 8006b0e:	ac06      	add	r4, sp, #24
 8006b10:	f10d 0a20 	add.w	sl, sp, #32
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i + 4, 1, &data[i], 1, 1000);	// rd coeficients reg
 8006b14:	4f36      	ldr	r7, [pc, #216]	; (8006bf0 <initpressure115+0xf4>)
 8006b16:	f1c4 0904 	rsb	r9, r4, #4
		data[i] = 0x5A;
 8006b1a:	e9cd 3306 	strd	r3, r3, [sp, #24]
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i + 4, 1, &data[i], 1, 1000);	// rd coeficients reg
 8006b1e:	eb09 0204 	add.w	r2, r9, r4
 8006b22:	2301      	movs	r3, #1
 8006b24:	9400      	str	r4, [sp, #0]
 8006b26:	21c0      	movs	r1, #192	; 0xc0
 8006b28:	b292      	uxth	r2, r2
 8006b2a:	4638      	mov	r0, r7
 8006b2c:	441c      	add	r4, r3
 8006b2e:	e9cd 8601 	strd	r8, r6, [sp, #4]
 8006b32:	f006 fdc3 	bl	800d6bc <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 8006b36:	4605      	mov	r5, r0
 8006b38:	2800      	cmp	r0, #0
 8006b3a:	d141      	bne.n	8006bc0 <initpressure115+0xc4>
	for (i = 0; i < 8; i++) {
 8006b3c:	45a2      	cmp	sl, r4
 8006b3e:	d1ee      	bne.n	8006b1e <initpressure115+0x22>
	for (i = 0; i < 8; i++) {
		printf(" %x", data[i]);
	}
#endif

	if (data[0] == 0x5a) {
 8006b40:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8006b44:	2b5a      	cmp	r3, #90	; 0x5a
 8006b46:	d04a      	beq.n	8006bde <initpressure115+0xe2>
		printf("Splat1-2 MPL115A2 I2C not present?\n\r");
		return (HAL_ERROR);		// expected a changed reading - is device present?
	}

	a0co = (data[0] << 8) | data[1];
	b1co = (data[2] << 8) | data[3];
 8006b48:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8006b4c:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8006b50:	badb      	revsh	r3, r3
 8006b52:	f8bd 101a 	ldrh.w	r1, [sp, #26]

//a0co = 0x3ECE ; b1co = 0xB3F9; b2co = 0xC517; c12co = 0x33C8;  // force fixed coeficients

//	printf("\na0co=%hx, b1co=%hx, b2co=%hx, c12co=%hx\n", a0co, b1co, b2co, c12co);

	a0 = (double) a0co / 8;
 8006b56:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 8006b5a:	bad2      	revsh	r2, r2
	b1 = (double) b1co / 8192;
	b2 = (double) b2co / 16384;
	c12 = (double) c12co;
 8006b5c:	109b      	asrs	r3, r3, #2
 8006b5e:	bac9      	revsh	r1, r1
	a0 = (double) a0co / 8;
 8006b60:	bac0      	revsh	r0, r0
	b2 = (double) b2co / 16384;
 8006b62:	ee06 2a10 	vmov	s12, r2
 8006b66:	eeba 6bc9 	vcvt.f64.s32	d6, d6, #14
	c12 /= (double) 4194304.0;
 8006b6a:	ee07 3a10 	vmov	s14, r3
 8006b6e:	eeba 7bc5 	vcvt.f64.s32	d7, d7, #22
 8006b72:	4a20      	ldr	r2, [pc, #128]	; (8006bf4 <initpressure115+0xf8>)
	b1 = (double) b1co / 8192;
 8006b74:	ee05 1a10 	vmov	s10, r1
 8006b78:	eeba 5be9 	vcvt.f64.s32	d5, d5, #13
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 8006b7c:	9600      	str	r6, [sp, #0]
	a0 = (double) a0co / 8;
 8006b7e:	ee04 0a10 	vmov	s8, r0
 8006b82:	eeba 4bee 	vcvt.f64.s32	d4, d4, #3
 8006b86:	4b1c      	ldr	r3, [pc, #112]	; (8006bf8 <initpressure115+0xfc>)
	b1 = (double) b1co / 8192;
 8006b88:	481c      	ldr	r0, [pc, #112]	; (8006bfc <initpressure115+0x100>)
	b2 = (double) b2co / 16384;
 8006b8a:	491d      	ldr	r1, [pc, #116]	; (8006c00 <initpressure115+0x104>)
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 8006b8c:	f88d 5015 	strb.w	r5, [sp, #21]
	c12 /= (double) 4194304.0;
 8006b90:	ed82 7b00 	vstr	d7, [r2]
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 8006b94:	2212      	movs	r2, #18
	a0 = (double) a0co / 8;
 8006b96:	ed83 4b00 	vstr	d4, [r3]
	b1 = (double) b1co / 8192;
 8006b9a:	ed80 5b00 	vstr	d5, [r0]
	b2 = (double) b2co / 16384;
 8006b9e:	ed81 6b00 	vstr	d6, [r1]
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 8006ba2:	f88d 2014 	strb.w	r2, [sp, #20]
 8006ba6:	2302      	movs	r3, #2
 8006ba8:	aa05      	add	r2, sp, #20
 8006baa:	21c0      	movs	r1, #192	; 0xc0
 8006bac:	4810      	ldr	r0, [pc, #64]	; (8006bf0 <initpressure115+0xf4>)
 8006bae:	f006 fbf1 	bl	800d394 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8006bb2:	b968      	cbnz	r0, 8006bd0 <initpressure115+0xd4>
 8006bb4:	f7ff fcfc 	bl	80065b0 <getpressure115.part.0>

//	printf("a0=%f, b1=%f, b2=%f, c12=%f\n", a0, b1, b2, c12);
	getpressure115();
	return (HAL_OK);
}
 8006bb8:	4628      	mov	r0, r5
 8006bba:	b008      	add	sp, #32
 8006bbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("Splat1-2 MPL115A2 I2C HAL returned error %d\n\r", result);
 8006bc0:	4601      	mov	r1, r0
 8006bc2:	4810      	ldr	r0, [pc, #64]	; (8006c04 <initpressure115+0x108>)
 8006bc4:	f01f fd46 	bl	8026654 <iprintf>
}
 8006bc8:	4628      	mov	r0, r5
 8006bca:	b008      	add	sp, #32
 8006bcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		printf("I2C MPL115 HAL returned error 7\n\r");
 8006bd0:	480d      	ldr	r0, [pc, #52]	; (8006c08 <initpressure115+0x10c>)
 8006bd2:	f01f fd3f 	bl	8026654 <iprintf>
}
 8006bd6:	4628      	mov	r0, r5
 8006bd8:	b008      	add	sp, #32
 8006bda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		return (HAL_ERROR);		// expected a changed reading - is device present?
 8006bde:	2501      	movs	r5, #1
		printf("Splat1-2 MPL115A2 I2C not present?\n\r");
 8006be0:	480a      	ldr	r0, [pc, #40]	; (8006c0c <initpressure115+0x110>)
 8006be2:	f01f fd37 	bl	8026654 <iprintf>
}
 8006be6:	4628      	mov	r0, r5
 8006be8:	b008      	add	sp, #32
 8006bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bee:	bf00      	nop
 8006bf0:	200025a4 	.word	0x200025a4
 8006bf4:	200033b0 	.word	0x200033b0
 8006bf8:	20003390 	.word	0x20003390
 8006bfc:	20003398 	.word	0x20003398
 8006c00:	200033a0 	.word	0x200033a0
 8006c04:	0802d64c 	.word	0x0802d64c
 8006c08:	0802d628 	.word	0x0802d628
 8006c0c:	0802d67c 	.word	0x0802d67c

08006c10 <getpressure3115>:
//////////////////////////////////////////////
//
// get the pressure and put in globals Sensor MPL3115A2
//
//////////////////////////////////////////////
HAL_StatusTypeDef getpressure3115(void) {
 8006c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c14:	b08c      	sub	sp, #48	; 0x30
	HAL_StatusTypeDef result;
	volatile uint32_t p, t;
//	double ffp, ffn, ffrac;
	volatile uint32_t ifp, ifn, ifrac;

	data[0] = 0x55;
 8006c16:	2355      	movs	r3, #85	; 0x55
	for (trys = 0; trys < 4; trys++) {
 8006c18:	2500      	movs	r5, #0
		osDelay(10);
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8006c1a:	4f46      	ldr	r7, [pc, #280]	; (8006d34 <getpressure3115+0x124>)
 8006c1c:	ae08      	add	r6, sp, #32
		if (result != HAL_OK) {
			printf("Splat1-1 I2C HAL returned error %d\n\r", result);
 8006c1e:	f8df 8134 	ldr.w	r8, [pc, #308]	; 8006d54 <getpressure3115+0x144>
	data[0] = 0x55;
 8006c22:	f88d 3020 	strb.w	r3, [sp, #32]
		osDelay(10);
 8006c26:	200a      	movs	r0, #10
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8006c28:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
		osDelay(10);
 8006c2c:	f00f fc92 	bl	8016554 <osDelay>
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8006c30:	2301      	movs	r3, #1
 8006c32:	2200      	movs	r2, #0
 8006c34:	21c0      	movs	r1, #192	; 0xc0
 8006c36:	4638      	mov	r0, r7
 8006c38:	9600      	str	r6, [sp, #0]
 8006c3a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006c3e:	f006 fd3d 	bl	800d6bc <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 8006c42:	4604      	mov	r4, r0
 8006c44:	2800      	cmp	r0, #0
 8006c46:	d163      	bne.n	8006d10 <getpressure3115+0x100>
			if (trys == 3)
				return (result);
		} // no HAL error
		if (data[0] & 0x08)
 8006c48:	f89d 3020 	ldrb.w	r3, [sp, #32]
	for (trys = 0; trys < 4; trys++) {
 8006c4c:	3501      	adds	r5, #1
		if (data[0] & 0x08)
 8006c4e:	071b      	lsls	r3, r3, #28
 8006c50:	d401      	bmi.n	8006c56 <getpressure3115+0x46>
	for (trys = 0; trys < 4; trys++) {
 8006c52:	2d04      	cmp	r5, #4
 8006c54:	d1e7      	bne.n	8006c26 <getpressure3115+0x16>
 8006c56:	2501      	movs	r5, #1
 8006c58:	af0a      	add	r7, sp, #40	; 0x28
			break;		// data is ready
	} // for
//		printf("Press stat: 0x%0x\n", data[0]);

	for (i = 1; i < 6; i++) {
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8006c5a:	f44f 7a7a 	mov.w	sl, #1000	; 0x3e8
 8006c5e:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 8006d34 <getpressure3115+0x124>
 8006c62:	46a9      	mov	r9, r5
 8006c64:	b2aa      	uxth	r2, r5
 8006c66:	2301      	movs	r3, #1
 8006c68:	21c0      	movs	r1, #192	; 0xc0
 8006c6a:	4640      	mov	r0, r8
 8006c6c:	9600      	str	r6, [sp, #0]
	for (i = 1; i < 6; i++) {
 8006c6e:	3501      	adds	r5, #1
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8006c70:	e9cd 9a01 	strd	r9, sl, [sp, #4]
 8006c74:	f006 fd22 	bl	800d6bc <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 8006c78:	4604      	mov	r4, r0
 8006c7a:	2800      	cmp	r0, #0
 8006c7c:	d152      	bne.n	8006d24 <getpressure3115+0x114>
			printf("Splat1-2 I2C HAL returned error %d\n\r", result);
			return (result);
		}
		dataout[i - 1] = data[0];
 8006c7e:	f89d 3020 	ldrb.w	r3, [sp, #32]
	for (i = 1; i < 6; i++) {
 8006c82:	2d06      	cmp	r5, #6
		dataout[i - 1] = data[0];
 8006c84:	f807 3b01 	strb.w	r3, [r7], #1
	for (i = 1; i < 6; i++) {
 8006c88:	d1ec      	bne.n	8006c64 <getpressure3115+0x54>
//				printf("[0x%02x] ", data[0]);
	}  // for

	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8006c8a:	f89d 1029 	ldrb.w	r1, [sp, #41]	; 0x29
 8006c8e:	f89d 0028 	ldrb.w	r0, [sp, #40]	; 0x28
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8006c92:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8006c96:	0209      	lsls	r1, r1, #8
 8006c98:	f89d 202a 	ldrb.w	r2, [sp, #42]	; 0x2a
 8006c9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8006ca0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006ca4:	f89d 002b 	ldrb.w	r0, [sp, #43]	; 0x2b
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8006ca8:	430a      	orrs	r2, r1

	statuspkt.temppress = t << 20 | p;								// update status packet
 8006caa:	4923      	ldr	r1, [pc, #140]	; (8006d38 <getpressure3115+0x128>)
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8006cac:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8006cb0:	0912      	lsrs	r2, r2, #4
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8006cb2:	111b      	asrs	r3, r3, #4
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8006cb4:	9204      	str	r2, [sp, #16]
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8006cb6:	9305      	str	r3, [sp, #20]
	statuspkt.temppress = t << 20 | p;								// update status packet
 8006cb8:	9805      	ldr	r0, [sp, #20]
 8006cba:	9a04      	ldr	r2, [sp, #16]
#else

#endif

	// convert quarterpascals to kilopascals
	ifn = p / 4000;		// kilopascals
 8006cbc:	4b1f      	ldr	r3, [pc, #124]	; (8006d3c <getpressure3115+0x12c>)
	statuspkt.temppress = t << 20 | p;								// update status packet
 8006cbe:	ea42 5200 	orr.w	r2, r2, r0, lsl #20
 8006cc2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
	ifrac = (p % 4000);		// fractions of a kilopascal
 8006cc6:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
	ifn = p / 4000;		// kilopascals
 8006cca:	9a04      	ldr	r2, [sp, #16]
 8006ccc:	fba3 0202 	umull	r0, r2, r3, r2
 8006cd0:	0a12      	lsrs	r2, r2, #8
 8006cd2:	9206      	str	r2, [sp, #24]
	ifrac = (p % 4000);		// fractions of a kilopascal
 8006cd4:	9a04      	ldr	r2, [sp, #16]
 8006cd6:	fba3 0302 	umull	r0, r3, r3, r2

//	ifn = ifn >> 2;		// kilopascals
//	ifrac = ifrac >> 2;	// fractions of a kilo pascal

	pressure = ifn;
	pressfrac = ifrac;  // eg frac 101.03 = frac 3, 101.52 = 52
 8006cda:	4819      	ldr	r0, [pc, #100]	; (8006d40 <getpressure3115+0x130>)
	ifrac = (p % 4000);		// fractions of a kilopascal
 8006cdc:	0a1b      	lsrs	r3, r3, #8
 8006cde:	fb01 2313 	mls	r3, r1, r3, r2
	pressure = ifn;
 8006ce2:	4a18      	ldr	r2, [pc, #96]	; (8006d44 <getpressure3115+0x134>)

	temperature = t >> 4;
	tempfrac = (t & 0x0F) * 625 * 100;
 8006ce4:	f24f 4124 	movw	r1, #62500	; 0xf424
	ifrac = (p % 4000);		// fractions of a kilopascal
 8006ce8:	9307      	str	r3, [sp, #28]
	pressure = ifn;
 8006cea:	9b06      	ldr	r3, [sp, #24]
 8006cec:	6013      	str	r3, [r2, #0]
	pressfrac = ifrac;  // eg frac 101.03 = frac 3, 101.52 = 52
 8006cee:	9b07      	ldr	r3, [sp, #28]
	temperature = t >> 4;
 8006cf0:	9a05      	ldr	r2, [sp, #20]
	pressfrac = ifrac;  // eg frac 101.03 = frac 3, 101.52 = 52
 8006cf2:	6003      	str	r3, [r0, #0]
	tempfrac = (t & 0x0F) * 625 * 100;
 8006cf4:	9b05      	ldr	r3, [sp, #20]
	temperature = t >> 4;
 8006cf6:	0912      	lsrs	r2, r2, #4
 8006cf8:	4813      	ldr	r0, [pc, #76]	; (8006d48 <getpressure3115+0x138>)
	tempfrac = (t & 0x0F) * 625 * 100;
 8006cfa:	f003 030f 	and.w	r3, r3, #15
	temperature = t >> 4;
 8006cfe:	6002      	str	r2, [r0, #0]
			(float) ((statuspkt.temppress & 0x000FFFFF) / 4000.0));
	}
#endif

	return (result);
}
 8006d00:	4620      	mov	r0, r4
	tempfrac = (t & 0x0F) * 625 * 100;
 8006d02:	4a12      	ldr	r2, [pc, #72]	; (8006d4c <getpressure3115+0x13c>)
 8006d04:	fb01 f303 	mul.w	r3, r1, r3
 8006d08:	6013      	str	r3, [r2, #0]
}
 8006d0a:	b00c      	add	sp, #48	; 0x30
 8006d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("Splat1-1 I2C HAL returned error %d\n\r", result);
 8006d10:	4601      	mov	r1, r0
 8006d12:	4640      	mov	r0, r8
 8006d14:	f01f fc9e 	bl	8026654 <iprintf>
			if (trys == 3)
 8006d18:	2d03      	cmp	r5, #3
 8006d1a:	d195      	bne.n	8006c48 <getpressure3115+0x38>
}
 8006d1c:	4620      	mov	r0, r4
 8006d1e:	b00c      	add	sp, #48	; 0x30
 8006d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("Splat1-2 I2C HAL returned error %d\n\r", result);
 8006d24:	4601      	mov	r1, r0
 8006d26:	480a      	ldr	r0, [pc, #40]	; (8006d50 <getpressure3115+0x140>)
 8006d28:	f01f fc94 	bl	8026654 <iprintf>
}
 8006d2c:	4620      	mov	r0, r4
 8006d2e:	b00c      	add	sp, #48	; 0x30
 8006d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d34:	200025a4 	.word	0x200025a4
 8006d38:	20003034 	.word	0x20003034
 8006d3c:	10624dd3 	.word	0x10624dd3
 8006d40:	2000342c 	.word	0x2000342c
 8006d44:	20003430 	.word	0x20003430
 8006d48:	20003438 	.word	0x20003438
 8006d4c:	2000343c 	.word	0x2000343c
 8006d50:	0802d6cc 	.word	0x0802d6cc
 8006d54:	0802d6a4 	.word	0x0802d6a4

08006d58 <initpressure3115>:

HAL_StatusTypeDef initpressure3115(void)	// returns 1 on bad MPL3115, 0 on good.
{
 8006d58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d5a:	b08b      	sub	sp, #44	; 0x2c
	int i, step;
	uint8_t data[8];
	HAL_StatusTypeDef result;

	result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0x0c, 1, &data[0], 1, 1000); // rd who am i register
 8006d5c:	2501      	movs	r5, #1
 8006d5e:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8006d62:	220c      	movs	r2, #12
 8006d64:	a908      	add	r1, sp, #32
 8006d66:	462b      	mov	r3, r5
 8006d68:	4832      	ldr	r0, [pc, #200]	; (8006e34 <initpressure3115+0xdc>)
 8006d6a:	9100      	str	r1, [sp, #0]
 8006d6c:	21c0      	movs	r1, #192	; 0xc0
 8006d6e:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8006d72:	f006 fca3 	bl	800d6bc <HAL_I2C_Mem_Read>
	if (result != HAL_OK) {
 8006d76:	2800      	cmp	r0, #0
 8006d78:	d145      	bne.n	8006e06 <initpressure3115+0xae>
		printf("I2C HAL returned error 1\n\r");
		return (result);
	}
	if (data[0] != 0xc4)		// not the default MPL3115 ID
 8006d7a:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8006d7e:	2bc4      	cmp	r3, #196	; 0xc4
 8006d80:	d003      	beq.n	8006d8a <initpressure3115+0x32>
		return (HAL_ERROR);
 8006d82:	462c      	mov	r4, r5
	if (result != HAL_OK) {
		printf("MPL3115A2 getpressure failed\n\r");
	}

	return (result);
}
 8006d84:	4620      	mov	r0, r4
 8006d86:	b00b      	add	sp, #44	; 0x2c
 8006d88:	bdf0      	pop	{r4, r5, r6, r7, pc}
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x26, 0x38 }, 2, 1000);
 8006d8a:	4f2b      	ldr	r7, [pc, #172]	; (8006e38 <initpressure3115+0xe0>)
 8006d8c:	aa05      	add	r2, sp, #20
 8006d8e:	21c0      	movs	r1, #192	; 0xc0
 8006d90:	4828      	ldr	r0, [pc, #160]	; (8006e34 <initpressure3115+0xdc>)
 8006d92:	89bb      	ldrh	r3, [r7, #12]
 8006d94:	9600      	str	r6, [sp, #0]
 8006d96:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006d9a:	2302      	movs	r3, #2
 8006d9c:	f006 fafa 	bl	800d394 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8006da0:	4604      	mov	r4, r0
 8006da2:	2800      	cmp	r0, #0
 8006da4:	d136      	bne.n	8006e14 <initpressure3115+0xbc>
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x13, 0x07 }, 2, 1000); // enbl data flags pressure sense
 8006da6:	8a3b      	ldrh	r3, [r7, #16]
 8006da8:	aa06      	add	r2, sp, #24
 8006daa:	21c0      	movs	r1, #192	; 0xc0
 8006dac:	4821      	ldr	r0, [pc, #132]	; (8006e34 <initpressure3115+0xdc>)
 8006dae:	f8ad 3018 	strh.w	r3, [sp, #24]
 8006db2:	2302      	movs	r3, #2
 8006db4:	9600      	str	r6, [sp, #0]
 8006db6:	f006 faed 	bl	800d394 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8006dba:	4604      	mov	r4, r0
 8006dbc:	bb70      	cbnz	r0, 8006e1c <initpressure3115+0xc4>
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x26, 0x39 }, 2, 1000); // set active pressure sense
 8006dbe:	8aba      	ldrh	r2, [r7, #20]
 8006dc0:	2302      	movs	r3, #2
 8006dc2:	21c0      	movs	r1, #192	; 0xc0
 8006dc4:	481b      	ldr	r0, [pc, #108]	; (8006e34 <initpressure3115+0xdc>)
 8006dc6:	f8ad 201c 	strh.w	r2, [sp, #28]
 8006dca:	aa07      	add	r2, sp, #28
 8006dcc:	9600      	str	r6, [sp, #0]
 8006dce:	f006 fae1 	bl	800d394 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8006dd2:	4604      	mov	r4, r0
 8006dd4:	bb50      	cbnz	r0, 8006e2c <initpressure3115+0xd4>
	result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 1, 1, &data[0], 1, 1000); // rd msb of press reg to clear ready flags in SR
 8006dd6:	ac08      	add	r4, sp, #32
	osDelay(100);	// allow chip to start up sampling
 8006dd8:	2064      	movs	r0, #100	; 0x64
 8006dda:	f00f fbbb 	bl	8016554 <osDelay>
	result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 1, 1, &data[0], 1, 1000); // rd msb of press reg to clear ready flags in SR
 8006dde:	462b      	mov	r3, r5
 8006de0:	9400      	str	r4, [sp, #0]
 8006de2:	462a      	mov	r2, r5
 8006de4:	21c0      	movs	r1, #192	; 0xc0
 8006de6:	4813      	ldr	r0, [pc, #76]	; (8006e34 <initpressure3115+0xdc>)
 8006de8:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8006dec:	f006 fc66 	bl	800d6bc <HAL_I2C_Mem_Read>
	if (result != HAL_OK) {
 8006df0:	4604      	mov	r4, r0
 8006df2:	b9b8      	cbnz	r0, 8006e24 <initpressure3115+0xcc>
	result = getpressure3115();
 8006df4:	f7ff ff0c 	bl	8006c10 <getpressure3115>
	if (result != HAL_OK) {
 8006df8:	4604      	mov	r4, r0
 8006dfa:	2800      	cmp	r0, #0
 8006dfc:	d0c2      	beq.n	8006d84 <initpressure3115+0x2c>
		printf("MPL3115A2 getpressure failed\n\r");
 8006dfe:	480f      	ldr	r0, [pc, #60]	; (8006e3c <initpressure3115+0xe4>)
 8006e00:	f01f fc28 	bl	8026654 <iprintf>
 8006e04:	e7be      	b.n	8006d84 <initpressure3115+0x2c>
 8006e06:	4604      	mov	r4, r0
		printf("I2C HAL returned error 1\n\r");
 8006e08:	480d      	ldr	r0, [pc, #52]	; (8006e40 <initpressure3115+0xe8>)
 8006e0a:	f01f fc23 	bl	8026654 <iprintf>
}
 8006e0e:	4620      	mov	r0, r4
 8006e10:	b00b      	add	sp, #44	; 0x2c
 8006e12:	bdf0      	pop	{r4, r5, r6, r7, pc}
		printf("I2C HAL returned error 2b\n\r");
 8006e14:	480b      	ldr	r0, [pc, #44]	; (8006e44 <initpressure3115+0xec>)
 8006e16:	f01f fc1d 	bl	8026654 <iprintf>
		return (result);
 8006e1a:	e7b3      	b.n	8006d84 <initpressure3115+0x2c>
		printf("I2C HAL returned error 3\n\r");
 8006e1c:	480a      	ldr	r0, [pc, #40]	; (8006e48 <initpressure3115+0xf0>)
 8006e1e:	f01f fc19 	bl	8026654 <iprintf>
		return (result);
 8006e22:	e7af      	b.n	8006d84 <initpressure3115+0x2c>
		printf("I2C HAL returned error 5\n\r");
 8006e24:	4809      	ldr	r0, [pc, #36]	; (8006e4c <initpressure3115+0xf4>)
 8006e26:	f01f fc15 	bl	8026654 <iprintf>
		return (result);
 8006e2a:	e7ab      	b.n	8006d84 <initpressure3115+0x2c>
		printf("I2C HAL returned error 4\n\r");
 8006e2c:	4808      	ldr	r0, [pc, #32]	; (8006e50 <initpressure3115+0xf8>)
 8006e2e:	f01f fc11 	bl	8026654 <iprintf>
		return (result);
 8006e32:	e7a7      	b.n	8006d84 <initpressure3115+0x2c>
 8006e34:	200025a4 	.word	0x200025a4
 8006e38:	0802a898 	.word	0x0802a898
 8006e3c:	0802d764 	.word	0x0802d764
 8006e40:	0802d60c 	.word	0x0802d60c
 8006e44:	0802d6f4 	.word	0x0802d6f4
 8006e48:	0802d710 	.word	0x0802d710
 8006e4c:	0802d748 	.word	0x0802d748
 8006e50:	0802d72c 	.word	0x0802d72c

08006e54 <init_esp>:
////////////////////////////////////////////////////////////////////////////
char espch, esprxdatabuf[96];
static int esprxindex = 0;
static int espoutindex = 0;

void init_esp() {
 8006e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	HAL_StatusTypeDef stat;
	int waitforoutput;

	printf("init_esp32_c3_13\n");
 8006e58:	4820      	ldr	r0, [pc, #128]	; (8006edc <init_esp+0x88>)
 8006e5a:	f01f fc97 	bl	802678c <puts>
	stat = HAL_UART_Receive_DMA(&huart6, &espch, 1);		// set up RX
 8006e5e:	2201      	movs	r2, #1
 8006e60:	491f      	ldr	r1, [pc, #124]	; (8006ee0 <init_esp+0x8c>)
 8006e62:	4820      	ldr	r0, [pc, #128]	; (8006ee4 <init_esp+0x90>)
 8006e64:	f00d fb1a 	bl	801449c <HAL_UART_Receive_DMA>
	if (stat != HAL_OK) {
 8006e68:	bb98      	cbnz	r0, 8006ed2 <init_esp+0x7e>
		printf("init_esp: huart6 error\n");
	}

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_RESET);		// put ESP into reset
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006e70:	481d      	ldr	r0, [pc, #116]	; (8006ee8 <init_esp+0x94>)
	osDelay(20);
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_SET);		// make sure ESP reset is high (i.e. ESP run)
 8006e72:	f44f 67fa 	mov.w	r7, #2000	; 0x7d0
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_RESET);		// put ESP into reset
 8006e76:	f005 ff87 	bl	800cd88 <HAL_GPIO_WritePin>
	osDelay(20);
 8006e7a:	4c1c      	ldr	r4, [pc, #112]	; (8006eec <init_esp+0x98>)
 8006e7c:	2014      	movs	r0, #20
 8006e7e:	4d1c      	ldr	r5, [pc, #112]	; (8006ef0 <init_esp+0x9c>)
	}
}

void printfromesp() {
	while (espoutindex != esprxindex) {
		putchar(esprxdatabuf[espoutindex++]);
 8006e80:	4e1c      	ldr	r6, [pc, #112]	; (8006ef4 <init_esp+0xa0>)
		if (espoutindex > sizeof(esprxdatabuf))
			espoutindex = 0;
 8006e82:	f04f 0800 	mov.w	r8, #0
	osDelay(20);
 8006e86:	f00f fb65 	bl	8016554 <osDelay>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_SET);		// make sure ESP reset is high (i.e. ESP run)
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006e90:	4815      	ldr	r0, [pc, #84]	; (8006ee8 <init_esp+0x94>)
 8006e92:	f005 ff79 	bl	800cd88 <HAL_GPIO_WritePin>
	while (espoutindex != esprxindex) {
 8006e96:	6823      	ldr	r3, [r4, #0]
 8006e98:	e006      	b.n	8006ea8 <init_esp+0x54>
		putchar(esprxdatabuf[espoutindex++]);
 8006e9a:	5cf0      	ldrb	r0, [r6, r3]
 8006e9c:	6021      	str	r1, [r4, #0]
 8006e9e:	f01f fbf1 	bl	8026684 <putchar>
		if (espoutindex > sizeof(esprxdatabuf))
 8006ea2:	6823      	ldr	r3, [r4, #0]
 8006ea4:	2b60      	cmp	r3, #96	; 0x60
 8006ea6:	d810      	bhi.n	8006eca <init_esp+0x76>
	while (espoutindex != esprxindex) {
 8006ea8:	682a      	ldr	r2, [r5, #0]
		putchar(esprxdatabuf[espoutindex++]);
 8006eaa:	1c59      	adds	r1, r3, #1
	while (espoutindex != esprxindex) {
 8006eac:	429a      	cmp	r2, r3
 8006eae:	d1f4      	bne.n	8006e9a <init_esp+0x46>
		osDelay(1);
 8006eb0:	2001      	movs	r0, #1
 8006eb2:	f00f fb4f 	bl	8016554 <osDelay>
	for (waitforoutput = 0; waitforoutput < 2000; waitforoutput++) {
 8006eb6:	3f01      	subs	r7, #1
 8006eb8:	d1ed      	bne.n	8006e96 <init_esp+0x42>
	osDelay(200);	// wait for prnt to finish
 8006eba:	20c8      	movs	r0, #200	; 0xc8
 8006ebc:	f00f fb4a 	bl	8016554 <osDelay>
	printf("\n");
 8006ec0:	200a      	movs	r0, #10
}
 8006ec2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	printf("\n");
 8006ec6:	f01f bbdd 	b.w	8026684 <putchar>
			espoutindex = 0;
 8006eca:	2300      	movs	r3, #0
 8006ecc:	f8c4 8000 	str.w	r8, [r4]
 8006ed0:	e7ea      	b.n	8006ea8 <init_esp+0x54>
		printf("init_esp: huart6 error\n");
 8006ed2:	4809      	ldr	r0, [pc, #36]	; (8006ef8 <init_esp+0xa4>)
 8006ed4:	f01f fc5a 	bl	802678c <puts>
 8006ed8:	e7c7      	b.n	8006e6a <init_esp+0x16>
 8006eda:	bf00      	nop
 8006edc:	0802d784 	.word	0x0802d784
 8006ee0:	200033b8 	.word	0x200033b8
 8006ee4:	20002c44 	.word	0x20002c44
 8006ee8:	40021000 	.word	0x40021000
 8006eec:	200033bc 	.word	0x200033bc
 8006ef0:	20003420 	.word	0x20003420
 8006ef4:	200033c0 	.word	0x200033c0
 8006ef8:	0802d798 	.word	0x0802d798

08006efc <uart6_rxdone>:
uart6_rxdone() {
 8006efc:	b538      	push	{r3, r4, r5, lr}
	i = esprxindex;
 8006efe:	4c0b      	ldr	r4, [pc, #44]	; (8006f2c <uart6_rxdone+0x30>)
	esprxdatabuf[esprxindex++] = espch;
 8006f00:	4b0b      	ldr	r3, [pc, #44]	; (8006f30 <uart6_rxdone+0x34>)
	i = esprxindex;
 8006f02:	6825      	ldr	r5, [r4, #0]
	esprxdatabuf[esprxindex++] = espch;
 8006f04:	7819      	ldrb	r1, [r3, #0]
 8006f06:	1c6b      	adds	r3, r5, #1
 8006f08:	4a0a      	ldr	r2, [pc, #40]	; (8006f34 <uart6_rxdone+0x38>)
	if (esprxindex >= sizeof(esprxdatabuf))
 8006f0a:	2b5f      	cmp	r3, #95	; 0x5f
	esprxdatabuf[esprxindex++] = espch;
 8006f0c:	5551      	strb	r1, [r2, r5]
 8006f0e:	6023      	str	r3, [r4, #0]
	if (esprxindex >= sizeof(esprxdatabuf))
 8006f10:	d902      	bls.n	8006f18 <uart6_rxdone+0x1c>
		esprxindex = 0;
 8006f12:	2200      	movs	r2, #0
 8006f14:	4613      	mov	r3, r2
 8006f16:	6022      	str	r2, [r4, #0]
	if (esprxindex == espoutindex) {	// overrun
 8006f18:	4a07      	ldr	r2, [pc, #28]	; (8006f38 <uart6_rxdone+0x3c>)
 8006f1a:	6812      	ldr	r2, [r2, #0]
 8006f1c:	429a      	cmp	r2, r3
 8006f1e:	d000      	beq.n	8006f22 <uart6_rxdone+0x26>
}
 8006f20:	bd38      	pop	{r3, r4, r5, pc}
		printf("*** ESP RX overrun......\n");
 8006f22:	4806      	ldr	r0, [pc, #24]	; (8006f3c <uart6_rxdone+0x40>)
 8006f24:	f01f fc32 	bl	802678c <puts>
		esprxindex = i;
 8006f28:	6025      	str	r5, [r4, #0]
}
 8006f2a:	bd38      	pop	{r3, r4, r5, pc}
 8006f2c:	20003420 	.word	0x20003420
 8006f30:	200033b8 	.word	0x200033b8
 8006f34:	200033c0 	.word	0x200033c0
 8006f38:	200033bc 	.word	0x200033bc
 8006f3c:	0802d7b0 	.word	0x0802d7b0

08006f40 <esp_cmd>:
void esp_cmd(unsigned char *buffer) {
 8006f40:	b510      	push	{r4, lr}
 8006f42:	b086      	sub	sp, #24
 8006f44:	4601      	mov	r1, r0
	strcpy(txbuf, buffer);
 8006f46:	ac02      	add	r4, sp, #8
 8006f48:	4620      	mov	r0, r4
 8006f4a:	f01f fdfe 	bl	8026b4a <stpcpy>
	strcat(txbuf, "\r\n");
 8006f4e:	4b0d      	ldr	r3, [pc, #52]	; (8006f84 <esp_cmd+0x44>)
 8006f50:	8819      	ldrh	r1, [r3, #0]
 8006f52:	789a      	ldrb	r2, [r3, #2]
 8006f54:	1b03      	subs	r3, r0, r4
 8006f56:	8001      	strh	r1, [r0, #0]
	printf("Sending ESP: %s\n", txbuf);
 8006f58:	4621      	mov	r1, r4
	len = strlen(txbuf);
 8006f5a:	3302      	adds	r3, #2
	strcat(txbuf, "\r\n");
 8006f5c:	7082      	strb	r2, [r0, #2]
	printf("Sending ESP: %s\n", txbuf);
 8006f5e:	480a      	ldr	r0, [pc, #40]	; (8006f88 <esp_cmd+0x48>)
	len = strlen(txbuf);
 8006f60:	9301      	str	r3, [sp, #4]
	printf("Sending ESP: %s\n", txbuf);
 8006f62:	f01f fb77 	bl	8026654 <iprintf>
	stat = HAL_UART_Transmit_DMA(&huart6, &txbuf[0], len);	// send the command
 8006f66:	9a01      	ldr	r2, [sp, #4]
 8006f68:	4621      	mov	r1, r4
 8006f6a:	4808      	ldr	r0, [pc, #32]	; (8006f8c <esp_cmd+0x4c>)
 8006f6c:	b292      	uxth	r2, r2
 8006f6e:	f00c f855 	bl	801301c <HAL_UART_Transmit_DMA>
	if (stat != HAL_OK) {
 8006f72:	b908      	cbnz	r0, 8006f78 <esp_cmd+0x38>
}
 8006f74:	b006      	add	sp, #24
 8006f76:	bd10      	pop	{r4, pc}
		printf("esp_cmd: Tx uart6 error 0x%0x\n", stat);
 8006f78:	4601      	mov	r1, r0
 8006f7a:	4805      	ldr	r0, [pc, #20]	; (8006f90 <esp_cmd+0x50>)
 8006f7c:	f01f fb6a 	bl	8026654 <iprintf>
}
 8006f80:	b006      	add	sp, #24
 8006f82:	bd10      	pop	{r4, pc}
 8006f84:	0802b470 	.word	0x0802b470
 8006f88:	0802d7cc 	.word	0x0802d7cc
 8006f8c:	20002c44 	.word	0x20002c44
 8006f90:	0802d7e0 	.word	0x0802d7e0

08006f94 <test_esp>:
void test_esp() {
 8006f94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	printf("Testing if ESP responds to command:-\n");
 8006f98:	4813      	ldr	r0, [pc, #76]	; (8006fe8 <test_esp+0x54>)
	esp_cmd(getstatus);	// send the command
 8006f9a:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
	printf("Testing if ESP responds to command:-\n");
 8006f9e:	f01f fbf5 	bl	802678c <puts>
	osDelay(200);
 8006fa2:	4c12      	ldr	r4, [pc, #72]	; (8006fec <test_esp+0x58>)
 8006fa4:	20c8      	movs	r0, #200	; 0xc8
 8006fa6:	4d12      	ldr	r5, [pc, #72]	; (8006ff0 <test_esp+0x5c>)
		putchar(esprxdatabuf[espoutindex++]);
 8006fa8:	4e12      	ldr	r6, [pc, #72]	; (8006ff4 <test_esp+0x60>)
			espoutindex = 0;
 8006faa:	f04f 0800 	mov.w	r8, #0
	osDelay(200);
 8006fae:	f00f fad1 	bl	8016554 <osDelay>
	esp_cmd(getstatus);	// send the command
 8006fb2:	4811      	ldr	r0, [pc, #68]	; (8006ff8 <test_esp+0x64>)
 8006fb4:	f7ff ffc4 	bl	8006f40 <esp_cmd>
	while (espoutindex != esprxindex) {
 8006fb8:	6823      	ldr	r3, [r4, #0]
 8006fba:	e006      	b.n	8006fca <test_esp+0x36>
		putchar(esprxdatabuf[espoutindex++]);
 8006fbc:	5cf0      	ldrb	r0, [r6, r3]
 8006fbe:	6021      	str	r1, [r4, #0]
 8006fc0:	f01f fb60 	bl	8026684 <putchar>
		if (espoutindex > sizeof(esprxdatabuf))
 8006fc4:	6823      	ldr	r3, [r4, #0]
 8006fc6:	2b60      	cmp	r3, #96	; 0x60
 8006fc8:	d80a      	bhi.n	8006fe0 <test_esp+0x4c>
	while (espoutindex != esprxindex) {
 8006fca:	682a      	ldr	r2, [r5, #0]
		putchar(esprxdatabuf[espoutindex++]);
 8006fcc:	1c59      	adds	r1, r3, #1
	while (espoutindex != esprxindex) {
 8006fce:	429a      	cmp	r2, r3
 8006fd0:	d1f4      	bne.n	8006fbc <test_esp+0x28>
		osDelay(1);
 8006fd2:	2001      	movs	r0, #1
 8006fd4:	f00f fabe 	bl	8016554 <osDelay>
	for (waitforoutput = 0; waitforoutput < 1000; waitforoutput++) {
 8006fd8:	3f01      	subs	r7, #1
 8006fda:	d1ed      	bne.n	8006fb8 <test_esp+0x24>
}
 8006fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			espoutindex = 0;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	f8c4 8000 	str.w	r8, [r4]
 8006fe6:	e7f0      	b.n	8006fca <test_esp+0x36>
 8006fe8:	0802d800 	.word	0x0802d800
 8006fec:	200033bc 	.word	0x200033bc
 8006ff0:	20003420 	.word	0x20003420
 8006ff4:	200033c0 	.word	0x200033c0
 8006ff8:	200002a4 	.word	0x200002a4

08006ffc <init_ds2485>:
//  DS2485 1 wire bus controller
////////////////////////////////////////////////////////////////////////////

extern I2C_HandleTypeDef hi2c1;

void init_ds2485(void) {
 8006ffc:	b510      	push	{r4, lr}
	int i;
	HAL_StatusTypeDef stat;

//HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)

	printf("init_ds2485\n");
 8006ffe:	4818      	ldr	r0, [pc, #96]	; (8007060 <init_ds2485+0x64>)
void init_ds2485(void) {
 8007000:	b086      	sub	sp, #24
	printf("init_ds2485\n");
 8007002:	f01f fbc3 	bl	802678c <puts>

	data[0] = 0xAA;		// Read status cmd
	data[1] = 0x01;		// cmd len
 8007006:	2201      	movs	r2, #1
	data[2] = 0x01;		// for man id
	if ((stat = HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000)) != HAL_OK) {	// DS2485
 8007008:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	data[0] = 0xAA;		// Read status cmd
 800700c:	21aa      	movs	r1, #170	; 0xaa
	data[1] = 0x01;		// cmd len
 800700e:	f88d 2009 	strb.w	r2, [sp, #9]
	if ((stat = HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000)) != HAL_OK) {	// DS2485
 8007012:	2303      	movs	r3, #3
 8007014:	9000      	str	r0, [sp, #0]
	data[0] = 0xAA;		// Read status cmd
 8007016:	f88d 1008 	strb.w	r1, [sp, #8]
	if ((stat = HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000)) != HAL_OK) {	// DS2485
 800701a:	2180      	movs	r1, #128	; 0x80
	data[2] = 0x01;		// for man id
 800701c:	f88d 200a 	strb.w	r2, [sp, #10]
	if ((stat = HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000)) != HAL_OK) {	// DS2485
 8007020:	aa02      	add	r2, sp, #8
 8007022:	4810      	ldr	r0, [pc, #64]	; (8007064 <init_ds2485+0x68>)
 8007024:	f006 f9b6 	bl	800d394 <HAL_I2C_Master_Transmit>
 8007028:	b9a8      	cbnz	r0, 8007056 <init_ds2485+0x5a>
		printf("I2C ds2485 HAL returned error %d\n\r", stat);
	}

	osDelay(10);
 800702a:	200a      	movs	r0, #10
	}

//	HAL_StatusTypeDef HAL_I2C_Mem_Read	(I2C_HandleTypeDef * hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t * pData, uint16_t	Size, uint32_t Timeout)

	for (i = 0; i < 1; i++) {
		stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], 4, 1000);	// read ack + len + 1 bytes data
 800702c:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
	osDelay(10);
 8007030:	f00f fa90 	bl	8016554 <osDelay>
		data[i] = 0xA5 + i;
 8007034:	20a5      	movs	r0, #165	; 0xa5
		stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], 4, 1000);	// read ack + len + 1 bytes data
 8007036:	2181      	movs	r1, #129	; 0x81
 8007038:	2304      	movs	r3, #4
		data[i] = 0xA5 + i;
 800703a:	f88d 0008 	strb.w	r0, [sp, #8]
		stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], 4, 1000);	// read ack + len + 1 bytes data
 800703e:	aa02      	add	r2, sp, #8
 8007040:	4808      	ldr	r0, [pc, #32]	; (8007064 <init_ds2485+0x68>)
 8007042:	9400      	str	r4, [sp, #0]
 8007044:	f006 fa6e 	bl	800d524 <HAL_I2C_Master_Receive>
		if (stat != HAL_OK) {
 8007048:	4601      	mov	r1, r0
 800704a:	b110      	cbz	r0, 8007052 <init_ds2485+0x56>
			printf("I2C ds2485 HAL returned error %d\n\r", stat);
 800704c:	4806      	ldr	r0, [pc, #24]	; (8007068 <init_ds2485+0x6c>)
 800704e:	f01f fb01 	bl	8026654 <iprintf>
	printf("init_ds2485: read status manid[0] = 0x%02x\n", data[0]);
	printf("init_ds2485: read status manid[1] = 0x%02x\n", data[1]);
	printf("init_ds2485: read status manid[2] = 0x%02x\n", data[2]);
	printf("init_ds2485: read status manid[3] = 0x%02x\n", data[3]);
#endif
}
 8007052:	b006      	add	sp, #24
 8007054:	bd10      	pop	{r4, pc}
		printf("I2C ds2485 HAL returned error %d\n\r", stat);
 8007056:	4601      	mov	r1, r0
 8007058:	4803      	ldr	r0, [pc, #12]	; (8007068 <init_ds2485+0x6c>)
 800705a:	f01f fafb 	bl	8026654 <iprintf>
 800705e:	e7e4      	b.n	800702a <init_ds2485+0x2e>
 8007060:	0802d828 	.word	0x0802d828
 8007064:	200025a4 	.word	0x200025a4
 8007068:	0802d834 	.word	0x0802d834

0800706c <readp_ds2485>:

// read protection status
void readp_ds2485(int b) {
 800706c:	b570      	push	{r4, r5, r6, lr}
 800706e:	4604      	mov	r4, r0
 8007070:	b086      	sub	sp, #24
	int i;
	HAL_StatusTypeDef stat;

//HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)

	printf("read protection ds2485\n");
 8007072:	4821      	ldr	r0, [pc, #132]	; (80070f8 <readp_ds2485+0x8c>)
 8007074:	f01f fb8a 	bl	802678c <puts>

	data[0] = 0xAA;		// Read status cmd
	data[1] = 0x1;		// cmd len
 8007078:	2201      	movs	r2, #1
	data[2] = 0x00;		// cmd: for protection status
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000) != HAL_OK) {	// DS2485
 800707a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	data[0] = 0xAA;		// Read status cmd
 800707e:	21aa      	movs	r1, #170	; 0xaa
	data[1] = 0x1;		// cmd len
 8007080:	f88d 200d 	strb.w	r2, [sp, #13]
	data[2] = 0x00;		// cmd: for protection status
 8007084:	2200      	movs	r2, #0
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000) != HAL_OK) {	// DS2485
 8007086:	9300      	str	r3, [sp, #0]
 8007088:	2303      	movs	r3, #3
	data[0] = 0xAA;		// Read status cmd
 800708a:	f88d 100c 	strb.w	r1, [sp, #12]
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000) != HAL_OK) {	// DS2485
 800708e:	2180      	movs	r1, #128	; 0x80
	data[2] = 0x00;		// cmd: for protection status
 8007090:	f88d 200e 	strb.w	r2, [sp, #14]
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000) != HAL_OK) {	// DS2485
 8007094:	aa03      	add	r2, sp, #12
 8007096:	4819      	ldr	r0, [pc, #100]	; (80070fc <readp_ds2485+0x90>)
 8007098:	f006 f97c 	bl	800d394 <HAL_I2C_Master_Transmit>
 800709c:	bb18      	cbnz	r0, 80070e6 <readp_ds2485+0x7a>
		printf("I2C ds2485 tx returned error 1\n\r");
	}

	osDelay(30);
 800709e:	201e      	movs	r0, #30
// HAL_StatusTypeDef HAL_I2C_Master_Receive (I2C_HandleTypeDef * hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
	for (i = 0; i < 1; i++) {
		data[i] = 0x5A + i;
	}

	stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], b, 1000);	// read ack + len + 6 bytes data
 80070a0:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
	osDelay(30);
 80070a4:	f00f fa56 	bl	8016554 <osDelay>
		data[i] = 0x5A + i;
 80070a8:	205a      	movs	r0, #90	; 0x5a
	stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], b, 1000);	// read ack + len + 6 bytes data
 80070aa:	b2a3      	uxth	r3, r4
 80070ac:	aa03      	add	r2, sp, #12
		data[i] = 0x5A + i;
 80070ae:	f88d 000c 	strb.w	r0, [sp, #12]
	stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], b, 1000);	// read ack + len + 6 bytes data
 80070b2:	2181      	movs	r1, #129	; 0x81
 80070b4:	4811      	ldr	r0, [pc, #68]	; (80070fc <readp_ds2485+0x90>)
 80070b6:	9500      	str	r5, [sp, #0]
 80070b8:	f006 fa34 	bl	800d524 <HAL_I2C_Master_Receive>
//		stat = HAL_I2C_Mem_Read(&hi2c1, ((0x40 << 1) | 1), 0x55, 1, &data[i], b, 1000);	// read 7 byte
	if (stat != HAL_OK) {
 80070bc:	b9b8      	cbnz	r0, 80070ee <readp_ds2485+0x82>
		printf("I2C ds2485 rx  returned error %d\n\r", stat);
	}

	printf("init_ds2485: read status protection= ");
 80070be:	4810      	ldr	r0, [pc, #64]	; (8007100 <readp_ds2485+0x94>)
 80070c0:	f10d 040b 	add.w	r4, sp, #11
 80070c4:	f10d 0613 	add.w	r6, sp, #19
	for (i = 0; i < 8; i++) {
		printf("0x%02x ", data[i]);
 80070c8:	4d0e      	ldr	r5, [pc, #56]	; (8007104 <readp_ds2485+0x98>)
	printf("init_ds2485: read status protection= ");
 80070ca:	f01f fac3 	bl	8026654 <iprintf>
		printf("0x%02x ", data[i]);
 80070ce:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 80070d2:	4628      	mov	r0, r5
 80070d4:	f01f fabe 	bl	8026654 <iprintf>
	for (i = 0; i < 8; i++) {
 80070d8:	42b4      	cmp	r4, r6
 80070da:	d1f8      	bne.n	80070ce <readp_ds2485+0x62>
	}
	printf("\n");
 80070dc:	200a      	movs	r0, #10
 80070de:	f01f fad1 	bl	8026684 <putchar>
}
 80070e2:	b006      	add	sp, #24
 80070e4:	bd70      	pop	{r4, r5, r6, pc}
		printf("I2C ds2485 tx returned error 1\n\r");
 80070e6:	4808      	ldr	r0, [pc, #32]	; (8007108 <readp_ds2485+0x9c>)
 80070e8:	f01f fab4 	bl	8026654 <iprintf>
 80070ec:	e7d7      	b.n	800709e <readp_ds2485+0x32>
		printf("I2C ds2485 rx  returned error %d\n\r", stat);
 80070ee:	4601      	mov	r1, r0
 80070f0:	4806      	ldr	r0, [pc, #24]	; (800710c <readp_ds2485+0xa0>)
 80070f2:	f01f faaf 	bl	8026654 <iprintf>
 80070f6:	e7e2      	b.n	80070be <readp_ds2485+0x52>
 80070f8:	0802d858 	.word	0x0802d858
 80070fc:	200025a4 	.word	0x200025a4
 8007100:	0802d8b8 	.word	0x0802d8b8
 8007104:	0802d8e0 	.word	0x0802d8e0
 8007108:	0802d870 	.word	0x0802d870
 800710c:	0802d894 	.word	0x0802d894

08007110 <initsplat>:
//////////////////////////////////////////////
//
// Initialise the splat board
//
//////////////////////////////////////////////
void initsplat(void) {
 8007110:	b530      	push	{r4, r5, lr}
	int i, j, k;

	if (circuitboardpcb == SPLATBOARD1) {		// only SPLAT1 has Muxes
 8007112:	4c46      	ldr	r4, [pc, #280]	; (800722c <initsplat+0x11c>)
void initsplat(void) {
 8007114:	b083      	sub	sp, #12
	if (circuitboardpcb == SPLATBOARD1) {		// only SPLAT1 has Muxes
 8007116:	6823      	ldr	r3, [r4, #0]
 8007118:	2b0b      	cmp	r3, #11
 800711a:	d064      	beq.n	80071e6 <initsplat+0xd6>
		printf("Initsplat: Dual Mux\n\r");
		initdualmux();
		osDelay(500);
	}
	printf("Initsplat: Programmable Gain Amp\n");
 800711c:	4844      	ldr	r0, [pc, #272]	; (8007230 <initsplat+0x120>)
 800711e:	f01f fb35 	bl	802678c <puts>
	initpga();

	osDelay(500);
	printf("initsplat: Pressure sensor\n\r");
	psensor = PNONE;
 8007122:	4d44      	ldr	r5, [pc, #272]	; (8007234 <initsplat+0x124>)
	initpga();
 8007124:	f7ff fc28 	bl	8006978 <initpga>
	osDelay(500);
 8007128:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800712c:	f00f fa12 	bl	8016554 <osDelay>
	printf("initsplat: Pressure sensor\n\r");
 8007130:	4841      	ldr	r0, [pc, #260]	; (8007238 <initsplat+0x128>)
 8007132:	f01f fa8f 	bl	8026654 <iprintf>
	psensor = PNONE;
 8007136:	2300      	movs	r3, #0
 8007138:	602b      	str	r3, [r5, #0]
	if (initpressure3115() == HAL_OK) {	// non zero result means MPL3115 nogood
 800713a:	f7ff fe0d 	bl	8006d58 <initpressure3115>
 800713e:	b9e8      	cbnz	r0, 800717c <initsplat+0x6c>
		printf("MPL3115A2 pressure sensor present\n\r");
 8007140:	483e      	ldr	r0, [pc, #248]	; (800723c <initsplat+0x12c>)
 8007142:	f01f fa87 	bl	8026654 <iprintf>
		psensor = MPL3115A2;
		statuspkt.bconf |= (MPL3115A2 << 3);
 8007146:	4a3e      	ldr	r2, [pc, #248]	; (8007240 <initsplat+0x130>)
		psensor = MPL3115A2;
 8007148:	2102      	movs	r1, #2
		statuspkt.bconf |= (MPL3115A2 << 3);
 800714a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
		psensor = MPL3115A2;
 800714e:	6029      	str	r1, [r5, #0]
		statuspkt.bconf |= (MPL3115A2 << 3);
 8007150:	f043 0310 	orr.w	r3, r3, #16
 8007154:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
			statuspkt.bconf |= (MPL115A2 << 3);
		} else {
			printf("NO pressure sensor present\n\r");
		}
	}
	osDelay(500);
 8007158:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800715c:	f00f f9fa 	bl	8016554 <osDelay>

	if (circuitboardpcb == LIGHTNINGBOARD2) {
 8007160:	6823      	ldr	r3, [r4, #0]
 8007162:	2b16      	cmp	r3, #22
 8007164:	d020      	beq.n	80071a8 <initsplat+0x98>
		test_ds2485();
		init_esp();
		osDelay(500);
		test_esp();
		osDelay(200);
	} else if (circuitboardpcb == LIGHTNINGBOARD1) {
 8007166:	2b15      	cmp	r3, #21
 8007168:	d056      	beq.n	8007218 <initsplat+0x108>
		test_ds2485();
	}

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_RESET);		// inhibit the ESP - put it into reset
 800716a:	2200      	movs	r2, #0
 800716c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007170:	4834      	ldr	r0, [pc, #208]	; (8007244 <initsplat+0x134>)
}
 8007172:	b003      	add	sp, #12
 8007174:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_RESET);		// inhibit the ESP - put it into reset
 8007178:	f005 be06 	b.w	800cd88 <HAL_GPIO_WritePin>
		if (initpressure115() == HAL_OK) {
 800717c:	f7ff fcbe 	bl	8006afc <initpressure115>
 8007180:	bb68      	cbnz	r0, 80071de <initsplat+0xce>
			printf("MPL115A2 pressure sensor present\n\r");
 8007182:	4831      	ldr	r0, [pc, #196]	; (8007248 <initsplat+0x138>)
 8007184:	f01f fa66 	bl	8026654 <iprintf>
			statuspkt.bconf |= (MPL115A2 << 3);
 8007188:	4a2d      	ldr	r2, [pc, #180]	; (8007240 <initsplat+0x130>)
			psensor = MPL115A2;		// assume MPL115 fitted instead
 800718a:	2101      	movs	r1, #1
	osDelay(500);
 800718c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
			statuspkt.bconf |= (MPL115A2 << 3);
 8007190:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
			psensor = MPL115A2;		// assume MPL115 fitted instead
 8007194:	6029      	str	r1, [r5, #0]
			statuspkt.bconf |= (MPL115A2 << 3);
 8007196:	f043 0308 	orr.w	r3, r3, #8
 800719a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	osDelay(500);
 800719e:	f00f f9d9 	bl	8016554 <osDelay>
	if (circuitboardpcb == LIGHTNINGBOARD2) {
 80071a2:	6823      	ldr	r3, [r4, #0]
 80071a4:	2b16      	cmp	r3, #22
 80071a6:	d1de      	bne.n	8007166 <initsplat+0x56>
		huart6.Init.BaudRate = 115200;
 80071a8:	4828      	ldr	r0, [pc, #160]	; (800724c <initsplat+0x13c>)
 80071aa:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80071ae:	6043      	str	r3, [r0, #4]
		if (HAL_UART_Init(&huart6) != HAL_OK)		// UART6 is ESP, was GPS on Splat1
 80071b0:	f00c ff84 	bl	80140bc <HAL_UART_Init>
 80071b4:	bb68      	cbnz	r0, 8007212 <initsplat+0x102>
	init_ds2485();
 80071b6:	f7ff ff21 	bl	8006ffc <init_ds2485>
	osDelay(80);
 80071ba:	2050      	movs	r0, #80	; 0x50
 80071bc:	f00f f9ca 	bl	8016554 <osDelay>
	readp_ds2485(8);
 80071c0:	2008      	movs	r0, #8
 80071c2:	f7ff ff53 	bl	800706c <readp_ds2485>
		init_esp();
 80071c6:	f7ff fe45 	bl	8006e54 <init_esp>
		osDelay(500);
 80071ca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80071ce:	f00f f9c1 	bl	8016554 <osDelay>
		test_esp();
 80071d2:	f7ff fedf 	bl	8006f94 <test_esp>
		osDelay(200);
 80071d6:	20c8      	movs	r0, #200	; 0xc8
 80071d8:	f00f f9bc 	bl	8016554 <osDelay>
 80071dc:	e7c5      	b.n	800716a <initsplat+0x5a>
			printf("NO pressure sensor present\n\r");
 80071de:	481c      	ldr	r0, [pc, #112]	; (8007250 <initsplat+0x140>)
 80071e0:	f01f fa38 	bl	8026654 <iprintf>
 80071e4:	e7b8      	b.n	8007158 <initsplat+0x48>
		printf("Initsplat: Dual Mux\n\r");
 80071e6:	481b      	ldr	r0, [pc, #108]	; (8007254 <initsplat+0x144>)
 80071e8:	f01f fa34 	bl	8026654 <iprintf>
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x44 << 1, &muxdat[0], 1, 1000) != HAL_OK) {	// RF dual MUX
 80071ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80071f0:	2301      	movs	r3, #1
 80071f2:	4a19      	ldr	r2, [pc, #100]	; (8007258 <initsplat+0x148>)
 80071f4:	9000      	str	r0, [sp, #0]
 80071f6:	2188      	movs	r1, #136	; 0x88
 80071f8:	4818      	ldr	r0, [pc, #96]	; (800725c <initsplat+0x14c>)
 80071fa:	f006 f8cb 	bl	800d394 <HAL_I2C_Master_Transmit>
 80071fe:	b920      	cbnz	r0, 800720a <initsplat+0xfa>
		osDelay(500);
 8007200:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007204:	f00f f9a6 	bl	8016554 <osDelay>
 8007208:	e788      	b.n	800711c <initsplat+0xc>
		printf("I2C HAL returned error 1\n\r");
 800720a:	4815      	ldr	r0, [pc, #84]	; (8007260 <initsplat+0x150>)
 800720c:	f01f fa22 	bl	8026654 <iprintf>
 8007210:	e7f6      	b.n	8007200 <initsplat+0xf0>
			Error_Handler();
 8007212:	f7fd fa57 	bl	80046c4 <Error_Handler>
 8007216:	e7ce      	b.n	80071b6 <initsplat+0xa6>
	init_ds2485();
 8007218:	f7ff fef0 	bl	8006ffc <init_ds2485>
	osDelay(80);
 800721c:	2050      	movs	r0, #80	; 0x50
 800721e:	f00f f999 	bl	8016554 <osDelay>
	readp_ds2485(8);
 8007222:	2008      	movs	r0, #8
 8007224:	f7ff ff22 	bl	800706c <readp_ds2485>
}
 8007228:	e79f      	b.n	800716a <initsplat+0x5a>
 800722a:	bf00      	nop
 800722c:	20002180 	.word	0x20002180
 8007230:	0802d900 	.word	0x0802d900
 8007234:	20003434 	.word	0x20003434
 8007238:	0802d924 	.word	0x0802d924
 800723c:	0802d944 	.word	0x0802d944
 8007240:	20003034 	.word	0x20003034
 8007244:	40021000 	.word	0x40021000
 8007248:	0802d968 	.word	0x0802d968
 800724c:	20002c44 	.word	0x20002c44
 8007250:	0802d98c 	.word	0x0802d98c
 8007254:	0802d8e8 	.word	0x0802d8e8
 8007258:	200002b0 	.word	0x200002b0
 800725c:	200025a4 	.word	0x200025a4
 8007260:	0802d60c 	.word	0x0802d60c

08007264 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8007264:	4b1a      	ldr	r3, [pc, #104]	; (80072d0 <HAL_MspInit+0x6c>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8007266:	2200      	movs	r2, #0
 8007268:	210f      	movs	r1, #15
 800726a:	f06f 0001 	mvn.w	r0, #1
{
 800726e:	b510      	push	{r4, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8007270:	6c1c      	ldr	r4, [r3, #64]	; 0x40
{
 8007272:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 8007274:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 8007278:	641c      	str	r4, [r3, #64]	; 0x40
 800727a:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 800727c:	f004 5480 	and.w	r4, r4, #268435456	; 0x10000000
 8007280:	9400      	str	r4, [sp, #0]
 8007282:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007284:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 8007286:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 800728a:	645c      	str	r4, [r3, #68]	; 0x44
 800728c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800728e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007292:	9301      	str	r3, [sp, #4]
 8007294:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8007296:	f002 fc4d 	bl	8009b34 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 6, 0);
 800729a:	2200      	movs	r2, #0
 800729c:	2106      	movs	r1, #6
 800729e:	2005      	movs	r0, #5
 80072a0:	f002 fc48 	bl	8009b34 <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80072a4:	2005      	movs	r0, #5
 80072a6:	f002 fc8f 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 6, 0);
 80072aa:	2200      	movs	r2, #0
 80072ac:	2106      	movs	r1, #6
 80072ae:	2005      	movs	r0, #5
 80072b0:	f002 fc40 	bl	8009b34 <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80072b4:	2005      	movs	r0, #5
 80072b6:	f002 fc87 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 6, 0);
 80072ba:	2051      	movs	r0, #81	; 0x51
 80072bc:	2200      	movs	r2, #0
 80072be:	2106      	movs	r1, #6
 80072c0:	f002 fc38 	bl	8009b34 <HAL_NVIC_SetPriority>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 80072c4:	2051      	movs	r0, #81	; 0x51

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80072c6:	b002      	add	sp, #8
 80072c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 80072cc:	f002 bc7c 	b.w	8009bc8 <HAL_NVIC_EnableIRQ>
 80072d0:	40023800 	.word	0x40023800

080072d4 <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 80072d4:	4a49      	ldr	r2, [pc, #292]	; (80073fc <HAL_ADC_MspInit+0x128>)
 80072d6:	6803      	ldr	r3, [r0, #0]
{
 80072d8:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hadc->Instance==ADC1)
 80072da:	4293      	cmp	r3, r2
{
 80072dc:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80072de:	f04f 0400 	mov.w	r4, #0
 80072e2:	e9cd 4407 	strd	r4, r4, [sp, #28]
 80072e6:	9409      	str	r4, [sp, #36]	; 0x24
 80072e8:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  if(hadc->Instance==ADC1)
 80072ec:	d007      	beq.n	80072fe <HAL_ADC_MspInit+0x2a>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 80072ee:	4a44      	ldr	r2, [pc, #272]	; (8007400 <HAL_ADC_MspInit+0x12c>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d045      	beq.n	8007380 <HAL_ADC_MspInit+0xac>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(hadc->Instance==ADC3)
 80072f4:	4a43      	ldr	r2, [pc, #268]	; (8007404 <HAL_ADC_MspInit+0x130>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d05f      	beq.n	80073ba <HAL_ADC_MspInit+0xe6>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80072fa:	b00d      	add	sp, #52	; 0x34
 80072fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 80072fe:	4b42      	ldr	r3, [pc, #264]	; (8007408 <HAL_ADC_MspInit+0x134>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007300:	2703      	movs	r7, #3
 8007302:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007304:	a907      	add	r1, sp, #28
    __HAL_RCC_ADC1_CLK_ENABLE();
 8007306:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007308:	4840      	ldr	r0, [pc, #256]	; (800740c <HAL_ADC_MspInit+0x138>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 800730a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    hdma_adc1.Instance = DMA2_Stream4;
 800730e:	4e40      	ldr	r6, [pc, #256]	; (8007410 <HAL_ADC_MspInit+0x13c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8007310:	645a      	str	r2, [r3, #68]	; 0x44
 8007312:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007314:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8007318:	9201      	str	r2, [sp, #4]
 800731a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800731c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800731e:	f042 0201 	orr.w	r2, r2, #1
 8007322:	631a      	str	r2, [r3, #48]	; 0x30
 8007324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007326:	f003 0301 	and.w	r3, r3, #1
 800732a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800732c:	2308      	movs	r3, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800732e:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8007330:	e9cd 3707 	strd	r3, r7, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007334:	f005 fa7c 	bl	800c830 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream4;
 8007338:	4b36      	ldr	r3, [pc, #216]	; (8007414 <HAL_ADC_MspInit+0x140>)
    hdma_adc1.Init.MemBurst = DMA_MBURST_INC4;
 800733a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800733e:	4630      	mov	r0, r6
    hdma_adc1.Instance = DMA2_Stream4;
 8007340:	6033      	str	r3, [r6, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8007342:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_adc1.Init.MemBurst = DMA_MBURST_INC4;
 8007346:	62f2      	str	r2, [r6, #44]	; 0x2c
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8007348:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800734c:	6133      	str	r3, [r6, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800734e:	f44f 6300 	mov.w	r3, #2048	; 0x800
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8007352:	60f4      	str	r4, [r6, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007354:	6173      	str	r3, [r6, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8007356:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800735a:	62b7      	str	r7, [r6, #40]	; 0x28
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800735c:	6334      	str	r4, [r6, #48]	; 0x30
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800735e:	e9c6 2306 	strd	r2, r3, [r6, #24]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8007362:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007366:	2304      	movs	r3, #4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007368:	e9c6 4401 	strd	r4, r4, [r6, #4]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800736c:	e9c6 2308 	strd	r2, r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8007370:	f002 fef2 	bl	800a158 <HAL_DMA_Init>
 8007374:	2800      	cmp	r0, #0
 8007376:	d13d      	bne.n	80073f4 <HAL_ADC_MspInit+0x120>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8007378:	63ae      	str	r6, [r5, #56]	; 0x38
 800737a:	63b5      	str	r5, [r6, #56]	; 0x38
}
 800737c:	b00d      	add	sp, #52	; 0x34
 800737e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC2_CLK_ENABLE();
 8007380:	4b21      	ldr	r3, [pc, #132]	; (8007408 <HAL_ADC_MspInit+0x134>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8007382:	2008      	movs	r0, #8
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007384:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007386:	a907      	add	r1, sp, #28
    __HAL_RCC_ADC2_CLK_ENABLE();
 8007388:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800738a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800738e:	645a      	str	r2, [r3, #68]	; 0x44
 8007390:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007392:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8007396:	9203      	str	r2, [sp, #12]
 8007398:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800739a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800739c:	f042 0201 	orr.w	r2, r2, #1
 80073a0:	631a      	str	r2, [r3, #48]	; 0x30
 80073a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80073a4:	9007      	str	r0, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80073a6:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80073aa:	4818      	ldr	r0, [pc, #96]	; (800740c <HAL_ADC_MspInit+0x138>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80073ac:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80073ae:	9304      	str	r3, [sp, #16]
 80073b0:	9b04      	ldr	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80073b2:	f005 fa3d 	bl	800c830 <HAL_GPIO_Init>
}
 80073b6:	b00d      	add	sp, #52	; 0x34
 80073b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC3_CLK_ENABLE();
 80073ba:	4b13      	ldr	r3, [pc, #76]	; (8007408 <HAL_ADC_MspInit+0x134>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80073bc:	2008      	movs	r0, #8
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80073be:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80073c0:	a907      	add	r1, sp, #28
    __HAL_RCC_ADC3_CLK_ENABLE();
 80073c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80073c8:	645a      	str	r2, [r3, #68]	; 0x44
 80073ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073cc:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 80073d0:	9205      	str	r2, [sp, #20]
 80073d2:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80073d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80073d6:	f042 0201 	orr.w	r2, r2, #1
 80073da:	631a      	str	r2, [r3, #48]	; 0x30
 80073dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80073de:	9007      	str	r0, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80073e0:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80073e4:	4809      	ldr	r0, [pc, #36]	; (800740c <HAL_ADC_MspInit+0x138>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80073e6:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80073e8:	9306      	str	r3, [sp, #24]
 80073ea:	9b06      	ldr	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80073ec:	f005 fa20 	bl	800c830 <HAL_GPIO_Init>
}
 80073f0:	b00d      	add	sp, #52	; 0x34
 80073f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 80073f4:	f7fd f966 	bl	80046c4 <Error_Handler>
 80073f8:	e7be      	b.n	8007378 <HAL_ADC_MspInit+0xa4>
 80073fa:	bf00      	nop
 80073fc:	40012000 	.word	0x40012000
 8007400:	40012100 	.word	0x40012100
 8007404:	40012200 	.word	0x40012200
 8007408:	40023800 	.word	0x40023800
 800740c:	40020000 	.word	0x40020000
 8007410:	200022a4 	.word	0x200022a4
 8007414:	40026470 	.word	0x40026470

08007418 <HAL_CRC_MspInit>:
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 8007418:	4b09      	ldr	r3, [pc, #36]	; (8007440 <HAL_CRC_MspInit+0x28>)
 800741a:	6802      	ldr	r2, [r0, #0]
 800741c:	429a      	cmp	r2, r3
 800741e:	d000      	beq.n	8007422 <HAL_CRC_MspInit+0xa>
 8007420:	4770      	bx	lr
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8007422:	f8d3 2830 	ldr.w	r2, [r3, #2096]	; 0x830
 8007426:	f503 6300 	add.w	r3, r3, #2048	; 0x800
{
 800742a:	b082      	sub	sp, #8
    __HAL_RCC_CRC_CLK_ENABLE();
 800742c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007430:	631a      	str	r2, [r3, #48]	; 0x30
 8007432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007434:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007438:	9301      	str	r3, [sp, #4]
 800743a:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800743c:	b002      	add	sp, #8
 800743e:	4770      	bx	lr
 8007440:	40023000 	.word	0x40023000

08007444 <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC)
 8007444:	4b2b      	ldr	r3, [pc, #172]	; (80074f4 <HAL_DAC_MspInit+0xb0>)
 8007446:	6802      	ldr	r2, [r0, #0]
{
 8007448:	b570      	push	{r4, r5, r6, lr}
  if(hdac->Instance==DAC)
 800744a:	429a      	cmp	r2, r3
{
 800744c:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800744e:	f04f 0400 	mov.w	r4, #0
 8007452:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8007456:	9405      	str	r4, [sp, #20]
 8007458:	e9cd 4406 	strd	r4, r4, [sp, #24]
  if(hdac->Instance==DAC)
 800745c:	d001      	beq.n	8007462 <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 800745e:	b008      	add	sp, #32
 8007460:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_DAC_CLK_ENABLE();
 8007462:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8007466:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007468:	a903      	add	r1, sp, #12
    hdma_dac1.Instance = DMA1_Stream5;
 800746a:	4e23      	ldr	r6, [pc, #140]	; (80074f8 <HAL_DAC_MspInit+0xb4>)
    __HAL_RCC_DAC_CLK_ENABLE();
 800746c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800746e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8007472:	641a      	str	r2, [r3, #64]	; 0x40
 8007474:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007476:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 800747a:	9201      	str	r2, [sp, #4]
 800747c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800747e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007480:	f042 0201 	orr.w	r2, r2, #1
 8007484:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8007486:	2210      	movs	r2, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800748a:	f003 0301 	and.w	r3, r3, #1
 800748e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007490:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007492:	9802      	ldr	r0, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007494:	4819      	ldr	r0, [pc, #100]	; (80074fc <HAL_DAC_MspInit+0xb8>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007496:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800749a:	f005 f9c9 	bl	800c830 <HAL_GPIO_Init>
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 800749e:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
    hdma_dac1.Instance = DMA1_Stream5;
 80074a2:	4a17      	ldr	r2, [pc, #92]	; (8007500 <HAL_DAC_MspInit+0xbc>)
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 80074a4:	4630      	mov	r0, r6
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 80074a6:	6073      	str	r3, [r6, #4]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80074a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_dac1.Instance = DMA1_Stream5;
 80074ac:	6032      	str	r2, [r6, #0]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80074ae:	2240      	movs	r2, #64	; 0x40
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80074b0:	6133      	str	r3, [r6, #16]
    hdma_dac1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_3QUARTERSFULL;
 80074b2:	2302      	movs	r3, #2
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80074b4:	60b2      	str	r2, [r6, #8]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80074b6:	2204      	movs	r2, #4
    hdma_dac1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_3QUARTERSFULL;
 80074b8:	62b3      	str	r3, [r6, #40]	; 0x28
    hdma_dac1.Init.MemBurst = DMA_MBURST_INC4;
 80074ba:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 80074be:	60f4      	str	r4, [r6, #12]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80074c0:	6174      	str	r4, [r6, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80074c2:	61b4      	str	r4, [r6, #24]
    hdma_dac1.Init.Mode = DMA_NORMAL;
 80074c4:	61f4      	str	r4, [r6, #28]
    hdma_dac1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80074c6:	6334      	str	r4, [r6, #48]	; 0x30
    hdma_dac1.Init.MemBurst = DMA_MBURST_INC4;
 80074c8:	62f3      	str	r3, [r6, #44]	; 0x2c
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80074ca:	e9c6 4208 	strd	r4, r2, [r6, #32]
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 80074ce:	f002 fe43 	bl	800a158 <HAL_DMA_Init>
 80074d2:	b958      	cbnz	r0, 80074ec <HAL_DAC_MspInit+0xa8>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 80074d4:	2200      	movs	r2, #0
 80074d6:	2106      	movs	r1, #6
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 80074d8:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 80074da:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 80074dc:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 80074de:	f002 fb29 	bl	8009b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80074e2:	2036      	movs	r0, #54	; 0x36
 80074e4:	f002 fb70 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
}
 80074e8:	b008      	add	sp, #32
 80074ea:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80074ec:	f7fd f8ea 	bl	80046c4 <Error_Handler>
 80074f0:	e7f0      	b.n	80074d4 <HAL_DAC_MspInit+0x90>
 80074f2:	bf00      	nop
 80074f4:	40007400 	.word	0x40007400
 80074f8:	20002304 	.word	0x20002304
 80074fc:	40020000 	.word	0x40020000
 8007500:	40026088 	.word	0x40026088

08007504 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007504:	b530      	push	{r4, r5, lr}
 8007506:	b0b1      	sub	sp, #196	; 0xc4
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007508:	2100      	movs	r1, #0
{
 800750a:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800750c:	2290      	movs	r2, #144	; 0x90
 800750e:	a80c      	add	r0, sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007510:	910b      	str	r1, [sp, #44]	; 0x2c
 8007512:	e9cd 1107 	strd	r1, r1, [sp, #28]
 8007516:	e9cd 1109 	strd	r1, r1, [sp, #36]	; 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800751a:	f01e f8fd 	bl	8025718 <memset>
  if(hi2c->Instance==I2C1)
 800751e:	6823      	ldr	r3, [r4, #0]
 8007520:	4a4a      	ldr	r2, [pc, #296]	; (800764c <HAL_I2C_MspInit+0x148>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d007      	beq.n	8007536 <HAL_I2C_MspInit+0x32>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
  else if(hi2c->Instance==I2C2)
 8007526:	4a4a      	ldr	r2, [pc, #296]	; (8007650 <HAL_I2C_MspInit+0x14c>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d030      	beq.n	800758e <HAL_I2C_MspInit+0x8a>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
  else if(hi2c->Instance==I2C4)
 800752c:	4a49      	ldr	r2, [pc, #292]	; (8007654 <HAL_I2C_MspInit+0x150>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d057      	beq.n	80075e2 <HAL_I2C_MspInit+0xde>
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 8007532:	b031      	add	sp, #196	; 0xc4
 8007534:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8007536:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800753a:	a80c      	add	r0, sp, #48	; 0x30
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800753c:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800753e:	f007 fcb5 	bl	800eeac <HAL_RCCEx_PeriphCLKConfig>
 8007542:	2800      	cmp	r0, #0
 8007544:	d178      	bne.n	8007638 <HAL_I2C_MspInit+0x134>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007546:	4c44      	ldr	r4, [pc, #272]	; (8007658 <HAL_I2C_MspInit+0x154>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8007548:	f44f 7510 	mov.w	r5, #576	; 0x240
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800754c:	2212      	movs	r2, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800754e:	2001      	movs	r0, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007550:	6b23      	ldr	r3, [r4, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007552:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007554:	f043 0302 	orr.w	r3, r3, #2
 8007558:	6323      	str	r3, [r4, #48]	; 0x30
 800755a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800755c:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007560:	e9cd 5207 	strd	r5, r2, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007564:	2203      	movs	r2, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007566:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8007568:	2304      	movs	r3, #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800756a:	9d01      	ldr	r5, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800756c:	e9cd 0209 	strd	r0, r2, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007570:	483a      	ldr	r0, [pc, #232]	; (800765c <HAL_I2C_MspInit+0x158>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8007572:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007574:	f005 f95c 	bl	800c830 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007578:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800757a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800757e:	6423      	str	r3, [r4, #64]	; 0x40
 8007580:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007582:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007586:	9302      	str	r3, [sp, #8]
 8007588:	9b02      	ldr	r3, [sp, #8]
}
 800758a:	b031      	add	sp, #196	; 0xc4
 800758c:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800758e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007592:	a80c      	add	r0, sp, #48	; 0x30
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8007594:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007596:	f007 fc89 	bl	800eeac <HAL_RCCEx_PeriphCLKConfig>
 800759a:	2800      	cmp	r0, #0
 800759c:	d14f      	bne.n	800763e <HAL_I2C_MspInit+0x13a>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800759e:	4c2e      	ldr	r4, [pc, #184]	; (8007658 <HAL_I2C_MspInit+0x154>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80075a0:	2001      	movs	r0, #1
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80075a2:	2203      	movs	r2, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80075a4:	2512      	movs	r5, #18
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80075a6:	6b23      	ldr	r3, [r4, #48]	; 0x30
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80075a8:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80075aa:	f043 0320 	orr.w	r3, r3, #32
 80075ae:	6323      	str	r3, [r4, #48]	; 0x30
 80075b0:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80075b2:	9009      	str	r0, [sp, #36]	; 0x24
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80075b4:	f003 0320 	and.w	r3, r3, #32
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80075b8:	4829      	ldr	r0, [pc, #164]	; (8007660 <HAL_I2C_MspInit+0x15c>)
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80075ba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80075bc:	2304      	movs	r3, #4
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80075be:	e9cd 2507 	strd	r2, r5, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80075c2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80075c6:	9d03      	ldr	r5, [sp, #12]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80075c8:	f005 f932 	bl	800c830 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80075cc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80075ce:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80075d2:	6423      	str	r3, [r4, #64]	; 0x40
 80075d4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80075d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80075da:	9304      	str	r3, [sp, #16]
 80075dc:	9b04      	ldr	r3, [sp, #16]
}
 80075de:	b031      	add	sp, #196	; 0xc4
 80075e0:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 80075e2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80075e6:	a80c      	add	r0, sp, #48	; 0x30
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 80075e8:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80075ea:	f007 fc5f 	bl	800eeac <HAL_RCCEx_PeriphCLKConfig>
 80075ee:	bb48      	cbnz	r0, 8007644 <HAL_I2C_MspInit+0x140>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80075f0:	4c19      	ldr	r4, [pc, #100]	; (8007658 <HAL_I2C_MspInit+0x154>)
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80075f2:	f44f 4540 	mov.w	r5, #49152	; 0xc000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80075f6:	2212      	movs	r2, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80075f8:	2001      	movs	r0, #1
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80075fa:	6b23      	ldr	r3, [r4, #48]	; 0x30
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80075fc:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80075fe:	f043 0320 	orr.w	r3, r3, #32
 8007602:	6323      	str	r3, [r4, #48]	; 0x30
 8007604:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007606:	f003 0320 	and.w	r3, r3, #32
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800760a:	e9cd 5207 	strd	r5, r2, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800760e:	2203      	movs	r2, #3
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8007610:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8007612:	2304      	movs	r3, #4
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8007614:	9d05      	ldr	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007616:	e9cd 0209 	strd	r0, r2, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800761a:	4811      	ldr	r0, [pc, #68]	; (8007660 <HAL_I2C_MspInit+0x15c>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 800761c:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800761e:	f005 f907 	bl	800c830 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8007622:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007624:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007628:	6423      	str	r3, [r4, #64]	; 0x40
 800762a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800762c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007630:	9306      	str	r3, [sp, #24]
 8007632:	9b06      	ldr	r3, [sp, #24]
}
 8007634:	b031      	add	sp, #196	; 0xc4
 8007636:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 8007638:	f7fd f844 	bl	80046c4 <Error_Handler>
 800763c:	e783      	b.n	8007546 <HAL_I2C_MspInit+0x42>
      Error_Handler();
 800763e:	f7fd f841 	bl	80046c4 <Error_Handler>
 8007642:	e7ac      	b.n	800759e <HAL_I2C_MspInit+0x9a>
      Error_Handler();
 8007644:	f7fd f83e 	bl	80046c4 <Error_Handler>
 8007648:	e7d2      	b.n	80075f0 <HAL_I2C_MspInit+0xec>
 800764a:	bf00      	nop
 800764c:	40005400 	.word	0x40005400
 8007650:	40005800 	.word	0x40005800
 8007654:	40006000 	.word	0x40006000
 8007658:	40023800 	.word	0x40023800
 800765c:	40020400 	.word	0x40020400
 8007660:	40021400 	.word	0x40021400

08007664 <HAL_RNG_MspInit>:
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
  if(hrng->Instance==RNG)
 8007664:	4b08      	ldr	r3, [pc, #32]	; (8007688 <HAL_RNG_MspInit+0x24>)
 8007666:	6802      	ldr	r2, [r0, #0]
 8007668:	429a      	cmp	r2, r3
 800766a:	d000      	beq.n	800766e <HAL_RNG_MspInit+0xa>
 800766c:	4770      	bx	lr
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 800766e:	4b07      	ldr	r3, [pc, #28]	; (800768c <HAL_RNG_MspInit+0x28>)
{
 8007670:	b082      	sub	sp, #8
    __HAL_RCC_RNG_CLK_ENABLE();
 8007672:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007674:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007678:	635a      	str	r2, [r3, #52]	; 0x34
 800767a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800767c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007680:	9301      	str	r3, [sp, #4]
 8007682:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8007684:	b002      	add	sp, #8
 8007686:	4770      	bx	lr
 8007688:	50060800 	.word	0x50060800
 800768c:	40023800 	.word	0x40023800

08007690 <HAL_SPI_MspInit>:
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI2)
 8007690:	4a52      	ldr	r2, [pc, #328]	; (80077dc <HAL_SPI_MspInit+0x14c>)
 8007692:	6803      	ldr	r3, [r0, #0]
{
 8007694:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hspi->Instance==SPI2)
 8007696:	4293      	cmp	r3, r2
{
 8007698:	b08f      	sub	sp, #60	; 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800769a:	f04f 0400 	mov.w	r4, #0
 800769e:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 80076a2:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 80076a6:	940d      	str	r4, [sp, #52]	; 0x34
  if(hspi->Instance==SPI2)
 80076a8:	d007      	beq.n	80076ba <HAL_SPI_MspInit+0x2a>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 80076aa:	4a4d      	ldr	r2, [pc, #308]	; (80077e0 <HAL_SPI_MspInit+0x150>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d038      	beq.n	8007722 <HAL_SPI_MspInit+0x92>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
  else if(hspi->Instance==SPI4)
 80076b0:	4a4c      	ldr	r2, [pc, #304]	; (80077e4 <HAL_SPI_MspInit+0x154>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d071      	beq.n	800779a <HAL_SPI_MspInit+0x10a>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 80076b6:	b00f      	add	sp, #60	; 0x3c
 80076b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 80076ba:	4b4b      	ldr	r3, [pc, #300]	; (80077e8 <HAL_SPI_MspInit+0x158>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80076bc:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80076be:	210c      	movs	r1, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80076c0:	2501      	movs	r5, #1
    __HAL_RCC_SPI2_CLK_ENABLE();
 80076c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80076c4:	2705      	movs	r7, #5
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80076c6:	4849      	ldr	r0, [pc, #292]	; (80077ec <HAL_SPI_MspInit+0x15c>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 80076c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80076cc:	641a      	str	r2, [r3, #64]	; 0x40
 80076ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80076d0:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80076d4:	9201      	str	r2, [sp, #4]
 80076d6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80076d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80076da:	f042 0204 	orr.w	r2, r2, #4
 80076de:	631a      	str	r2, [r3, #48]	; 0x30
 80076e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80076e2:	f002 0204 	and.w	r2, r2, #4
 80076e6:	9202      	str	r2, [sp, #8]
 80076e8:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80076ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80076ec:	f042 0208 	orr.w	r2, r2, #8
 80076f0:	631a      	str	r2, [r3, #48]	; 0x30
 80076f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80076f4:	950c      	str	r5, [sp, #48]	; 0x30
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80076f6:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80076fa:	970d      	str	r7, [sp, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80076fc:	e9cd 1609 	strd	r1, r6, [sp, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007700:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007702:	a909      	add	r1, sp, #36	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007704:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007706:	f005 f893 	bl	800c830 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800770a:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800770c:	a909      	add	r1, sp, #36	; 0x24
 800770e:	4838      	ldr	r0, [pc, #224]	; (80077f0 <HAL_SPI_MspInit+0x160>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007710:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007712:	970d      	str	r7, [sp, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8007714:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8007716:	e9cd 450b 	strd	r4, r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800771a:	f005 f889 	bl	800c830 <HAL_GPIO_Init>
}
 800771e:	b00f      	add	sp, #60	; 0x3c
 8007720:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_SPI3_CLK_ENABLE();
 8007722:	4b31      	ldr	r3, [pc, #196]	; (80077e8 <HAL_SPI_MspInit+0x158>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007724:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8007726:	2104      	movs	r1, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007728:	2503      	movs	r5, #3
    __HAL_RCC_SPI3_CLK_ENABLE();
 800772a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800772c:	2706      	movs	r7, #6
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800772e:	4831      	ldr	r0, [pc, #196]	; (80077f4 <HAL_SPI_MspInit+0x164>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 8007730:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007734:	641a      	str	r2, [r3, #64]	; 0x40
 8007736:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007738:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 800773c:	9204      	str	r2, [sp, #16]
 800773e:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007740:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007742:	4332      	orrs	r2, r6
 8007744:	631a      	str	r2, [r3, #48]	; 0x30
 8007746:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007748:	4032      	ands	r2, r6
 800774a:	9205      	str	r2, [sp, #20]
 800774c:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800774e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007750:	430a      	orrs	r2, r1
 8007752:	631a      	str	r2, [r3, #48]	; 0x30
 8007754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007756:	950c      	str	r5, [sp, #48]	; 0x30
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007758:	400b      	ands	r3, r1
 800775a:	9306      	str	r3, [sp, #24]
 800775c:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 800775e:	2307      	movs	r3, #7
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007760:	e9cd 1609 	strd	r1, r6, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007764:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8007766:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007768:	f005 f862 	bl	800c830 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800776c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007770:	a909      	add	r1, sp, #36	; 0x24
 8007772:	481e      	ldr	r0, [pc, #120]	; (80077ec <HAL_SPI_MspInit+0x15c>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8007774:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007776:	e9cd 640a 	strd	r6, r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800777a:	e9cd 570c 	strd	r5, r7, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800777e:	f005 f857 	bl	800c830 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8007782:	2310      	movs	r3, #16
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007784:	a909      	add	r1, sp, #36	; 0x24
 8007786:	481b      	ldr	r0, [pc, #108]	; (80077f4 <HAL_SPI_MspInit+0x164>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007788:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800778a:	970d      	str	r7, [sp, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800778c:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800778e:	e9cd 450b 	strd	r4, r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007792:	f005 f84d 	bl	800c830 <HAL_GPIO_Init>
}
 8007796:	b00f      	add	sp, #60	; 0x3c
 8007798:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_SPI4_CLK_ENABLE();
 800779a:	4b13      	ldr	r3, [pc, #76]	; (80077e8 <HAL_SPI_MspInit+0x158>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800779c:	2002      	movs	r0, #2
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800779e:	2574      	movs	r5, #116	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80077a0:	2403      	movs	r4, #3
    __HAL_RCC_SPI4_CLK_ENABLE();
 80077a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80077a4:	a909      	add	r1, sp, #36	; 0x24
    __HAL_RCC_SPI4_CLK_ENABLE();
 80077a6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80077aa:	645a      	str	r2, [r3, #68]	; 0x44
 80077ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80077ae:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80077b2:	9207      	str	r2, [sp, #28]
 80077b4:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80077b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80077b8:	f042 0210 	orr.w	r2, r2, #16
 80077bc:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80077be:	2205      	movs	r2, #5
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80077c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077c2:	900a      	str	r0, [sp, #40]	; 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80077c4:	f003 0310 	and.w	r3, r3, #16
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80077c8:	480b      	ldr	r0, [pc, #44]	; (80077f8 <HAL_SPI_MspInit+0x168>)
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80077ca:	9509      	str	r5, [sp, #36]	; 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80077cc:	9308      	str	r3, [sp, #32]
 80077ce:	9b08      	ldr	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80077d0:	e9cd 420c 	strd	r4, r2, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80077d4:	f005 f82c 	bl	800c830 <HAL_GPIO_Init>
}
 80077d8:	b00f      	add	sp, #60	; 0x3c
 80077da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077dc:	40003800 	.word	0x40003800
 80077e0:	40003c00 	.word	0x40003c00
 80077e4:	40013400 	.word	0x40013400
 80077e8:	40023800 	.word	0x40023800
 80077ec:	40020800 	.word	0x40020800
 80077f0:	40020c00 	.word	0x40020c00
 80077f4:	40020400 	.word	0x40020400
 80077f8:	40021000 	.word	0x40021000

080077fc <HAL_TIM_Base_MspInit>:
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 80077fc:	4a73      	ldr	r2, [pc, #460]	; (80079cc <HAL_TIM_Base_MspInit+0x1d0>)
 80077fe:	6803      	ldr	r3, [r0, #0]
{
 8007800:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(htim_base->Instance==TIM1)
 8007802:	4293      	cmp	r3, r2
{
 8007804:	b091      	sub	sp, #68	; 0x44
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007806:	f04f 0400 	mov.w	r4, #0
 800780a:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 800780e:	940d      	str	r4, [sp, #52]	; 0x34
 8007810:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
  if(htim_base->Instance==TIM1)
 8007814:	d021      	beq.n	800785a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8007816:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800781a:	d055      	beq.n	80078c8 <HAL_TIM_Base_MspInit+0xcc>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 800781c:	4a6c      	ldr	r2, [pc, #432]	; (80079d0 <HAL_TIM_Base_MspInit+0x1d4>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d027      	beq.n	8007872 <HAL_TIM_Base_MspInit+0x76>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8007822:	4a6c      	ldr	r2, [pc, #432]	; (80079d4 <HAL_TIM_Base_MspInit+0x1d8>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d043      	beq.n	80078b0 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  else if(htim_base->Instance==TIM5)
 8007828:	4a6b      	ldr	r2, [pc, #428]	; (80079d8 <HAL_TIM_Base_MspInit+0x1dc>)
 800782a:	4293      	cmp	r3, r2
 800782c:	f000 80a5 	beq.w	800797a <HAL_TIM_Base_MspInit+0x17e>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 8007830:	4a6a      	ldr	r2, [pc, #424]	; (80079dc <HAL_TIM_Base_MspInit+0x1e0>)
 8007832:	4293      	cmp	r3, r2
 8007834:	f000 80b4 	beq.w	80079a0 <HAL_TIM_Base_MspInit+0x1a4>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 8007838:	4a69      	ldr	r2, [pc, #420]	; (80079e0 <HAL_TIM_Base_MspInit+0x1e4>)
 800783a:	4293      	cmp	r3, r2
 800783c:	d02d      	beq.n	800789a <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
  else if(htim_base->Instance==TIM14)
 800783e:	4a69      	ldr	r2, [pc, #420]	; (80079e4 <HAL_TIM_Base_MspInit+0x1e8>)
 8007840:	4293      	cmp	r3, r2
 8007842:	d114      	bne.n	800786e <HAL_TIM_Base_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8007844:	4b68      	ldr	r3, [pc, #416]	; (80079e8 <HAL_TIM_Base_MspInit+0x1ec>)
 8007846:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007848:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800784c:	641a      	str	r2, [r3, #64]	; 0x40
 800784e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007850:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007854:	930a      	str	r3, [sp, #40]	; 0x28
 8007856:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8007858:	e009      	b.n	800786e <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM1_CLK_ENABLE();
 800785a:	4b63      	ldr	r3, [pc, #396]	; (80079e8 <HAL_TIM_Base_MspInit+0x1ec>)
 800785c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800785e:	f042 0201 	orr.w	r2, r2, #1
 8007862:	645a      	str	r2, [r3, #68]	; 0x44
 8007864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007866:	f003 0301 	and.w	r3, r3, #1
 800786a:	9301      	str	r3, [sp, #4]
 800786c:	9b01      	ldr	r3, [sp, #4]
}
 800786e:	b011      	add	sp, #68	; 0x44
 8007870:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007872:	4b5d      	ldr	r3, [pc, #372]	; (80079e8 <HAL_TIM_Base_MspInit+0x1ec>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 8007874:	4622      	mov	r2, r4
 8007876:	2106      	movs	r1, #6
 8007878:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 800787a:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 800787c:	f044 0402 	orr.w	r4, r4, #2
 8007880:	641c      	str	r4, [r3, #64]	; 0x40
 8007882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007884:	f003 0302 	and.w	r3, r3, #2
 8007888:	9305      	str	r3, [sp, #20]
 800788a:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 800788c:	f002 f952 	bl	8009b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8007890:	201d      	movs	r0, #29
 8007892:	f002 f999 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
}
 8007896:	b011      	add	sp, #68	; 0x44
 8007898:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_TIM7_CLK_ENABLE();
 800789a:	4b53      	ldr	r3, [pc, #332]	; (80079e8 <HAL_TIM_Base_MspInit+0x1ec>)
 800789c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800789e:	f042 0220 	orr.w	r2, r2, #32
 80078a2:	641a      	str	r2, [r3, #64]	; 0x40
 80078a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078a6:	f003 0320 	and.w	r3, r3, #32
 80078aa:	9309      	str	r3, [sp, #36]	; 0x24
 80078ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078ae:	e7de      	b.n	800786e <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80078b0:	4b4d      	ldr	r3, [pc, #308]	; (80079e8 <HAL_TIM_Base_MspInit+0x1ec>)
 80078b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80078b4:	f042 0204 	orr.w	r2, r2, #4
 80078b8:	641a      	str	r2, [r3, #64]	; 0x40
 80078ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078bc:	f003 0304 	and.w	r3, r3, #4
 80078c0:	9306      	str	r3, [sp, #24]
 80078c2:	9b06      	ldr	r3, [sp, #24]
}
 80078c4:	b011      	add	sp, #68	; 0x44
 80078c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 80078c8:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80078cc:	2602      	movs	r6, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80078ce:	2701      	movs	r7, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80078d0:	a90b      	add	r1, sp, #44	; 0x2c
    __HAL_RCC_TIM2_CLK_ENABLE();
 80078d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80078d4:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80078d6:	4845      	ldr	r0, [pc, #276]	; (80079ec <HAL_TIM_Base_MspInit+0x1f0>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 80078d8:	f042 0201 	orr.w	r2, r2, #1
 80078dc:	641a      	str	r2, [r3, #64]	; 0x40
 80078de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80078e0:	f002 0201 	and.w	r2, r2, #1
 80078e4:	9202      	str	r2, [sp, #8]
 80078e6:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80078e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80078ea:	f042 0201 	orr.w	r2, r2, #1
 80078ee:	631a      	str	r2, [r3, #48]	; 0x30
 80078f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80078f2:	f002 0201 	and.w	r2, r2, #1
 80078f6:	9203      	str	r2, [sp, #12]
 80078f8:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80078fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80078fc:	f042 0202 	orr.w	r2, r2, #2
 8007900:	631a      	str	r2, [r3, #48]	; 0x30
 8007902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007904:	960c      	str	r6, [sp, #48]	; 0x30
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007906:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800790a:	970f      	str	r7, [sp, #60]	; 0x3c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800790c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800790e:	2320      	movs	r3, #32
 8007910:	930b      	str	r3, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007912:	9b04      	ldr	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007914:	f004 ff8c 	bl	800c830 <HAL_GPIO_Init>
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8007918:	970f      	str	r7, [sp, #60]	; 0x3c
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800791a:	f44f 6780 	mov.w	r7, #1024	; 0x400
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800791e:	4834      	ldr	r0, [pc, #208]	; (80079f0 <HAL_TIM_Base_MspInit+0x1f4>)
 8007920:	a90b      	add	r1, sp, #44	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007922:	960c      	str	r6, [sp, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8007924:	970b      	str	r7, [sp, #44]	; 0x2c
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 8007926:	4e33      	ldr	r6, [pc, #204]	; (80079f4 <HAL_TIM_Base_MspInit+0x1f8>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007928:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800792c:	f004 ff80 	bl	800c830 <HAL_GPIO_Init>
    hdma_tim2_up_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8007930:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 8007934:	4a30      	ldr	r2, [pc, #192]	; (80079f8 <HAL_TIM_Base_MspInit+0x1fc>)
    if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 8007936:	4630      	mov	r0, r6
    hdma_tim2_up_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8007938:	6173      	str	r3, [r6, #20]
    hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800793a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 800793e:	6032      	str	r2, [r6, #0]
    hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 8007940:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
    hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8007944:	61b3      	str	r3, [r6, #24]
    hdma_tim2_up_ch3.Init.Mode = DMA_CIRCULAR;
 8007946:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_tim2_up_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800794a:	6137      	str	r7, [r6, #16]
    hdma_tim2_up_ch3.Init.Priority = DMA_PRIORITY_LOW;
 800794c:	6234      	str	r4, [r6, #32]
    hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 800794e:	6072      	str	r2, [r6, #4]
    hdma_tim2_up_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007950:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_tim2_up_ch3.Init.Mode = DMA_CIRCULAR;
 8007952:	61f3      	str	r3, [r6, #28]
    hdma_tim2_up_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8007954:	e9c6 4402 	strd	r4, r4, [r6, #8]
    if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 8007958:	f002 fbfe 	bl	800a158 <HAL_DMA_Init>
 800795c:	2800      	cmp	r0, #0
 800795e:	d132      	bne.n	80079c6 <HAL_TIM_Base_MspInit+0x1ca>
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 8007960:	2200      	movs	r2, #0
 8007962:	2106      	movs	r1, #6
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up_ch3);
 8007964:	622e      	str	r6, [r5, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 8007966:	201c      	movs	r0, #28
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_up_ch3);
 8007968:	62ee      	str	r6, [r5, #44]	; 0x2c
 800796a:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 800796c:	f002 f8e2 	bl	8009b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8007970:	201c      	movs	r0, #28
 8007972:	f002 f929 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
}
 8007976:	b011      	add	sp, #68	; 0x44
 8007978:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_TIM5_CLK_ENABLE();
 800797a:	4b1b      	ldr	r3, [pc, #108]	; (80079e8 <HAL_TIM_Base_MspInit+0x1ec>)
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 800797c:	4622      	mov	r2, r4
 800797e:	2105      	movs	r1, #5
 8007980:	2032      	movs	r0, #50	; 0x32
    __HAL_RCC_TIM5_CLK_ENABLE();
 8007982:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 8007984:	f044 0408 	orr.w	r4, r4, #8
 8007988:	641c      	str	r4, [r3, #64]	; 0x40
 800798a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800798c:	f003 0308 	and.w	r3, r3, #8
 8007990:	9307      	str	r3, [sp, #28]
 8007992:	9b07      	ldr	r3, [sp, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8007994:	f002 f8ce 	bl	8009b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8007998:	2032      	movs	r0, #50	; 0x32
 800799a:	f002 f915 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
 800799e:	e766      	b.n	800786e <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80079a0:	4b11      	ldr	r3, [pc, #68]	; (80079e8 <HAL_TIM_Base_MspInit+0x1ec>)
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 80079a2:	4622      	mov	r2, r4
 80079a4:	2106      	movs	r1, #6
 80079a6:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 80079a8:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 80079aa:	f044 0410 	orr.w	r4, r4, #16
 80079ae:	641c      	str	r4, [r3, #64]	; 0x40
 80079b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079b2:	f003 0310 	and.w	r3, r3, #16
 80079b6:	9308      	str	r3, [sp, #32]
 80079b8:	9b08      	ldr	r3, [sp, #32]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 80079ba:	f002 f8bb 	bl	8009b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80079be:	2036      	movs	r0, #54	; 0x36
 80079c0:	f002 f902 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
 80079c4:	e753      	b.n	800786e <HAL_TIM_Base_MspInit+0x72>
      Error_Handler();
 80079c6:	f7fc fe7d 	bl	80046c4 <Error_Handler>
 80079ca:	e7c9      	b.n	8007960 <HAL_TIM_Base_MspInit+0x164>
 80079cc:	40010000 	.word	0x40010000
 80079d0:	40000400 	.word	0x40000400
 80079d4:	40000800 	.word	0x40000800
 80079d8:	40000c00 	.word	0x40000c00
 80079dc:	40001000 	.word	0x40001000
 80079e0:	40001400 	.word	0x40001400
 80079e4:	40002000 	.word	0x40002000
 80079e8:	40023800 	.word	0x40023800
 80079ec:	40020000 	.word	0x40020000
 80079f0:	40020400 	.word	0x40020400
 80079f4:	20002364 	.word	0x20002364
 80079f8:	40026028 	.word	0x40026028

080079fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM3)
 80079fc:	491d      	ldr	r1, [pc, #116]	; (8007a74 <HAL_TIM_MspPostInit+0x78>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80079fe:	2300      	movs	r3, #0
  if(htim->Instance==TIM3)
 8007a00:	6802      	ldr	r2, [r0, #0]
{
 8007a02:	b510      	push	{r4, lr}
  if(htim->Instance==TIM3)
 8007a04:	428a      	cmp	r2, r1
{
 8007a06:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a08:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8007a0c:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8007a10:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM3)
 8007a12:	d004      	beq.n	8007a1e <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }
  else if(htim->Instance==TIM4)
 8007a14:	4b18      	ldr	r3, [pc, #96]	; (8007a78 <HAL_TIM_MspPostInit+0x7c>)
 8007a16:	429a      	cmp	r2, r3
 8007a18:	d016      	beq.n	8007a48 <HAL_TIM_MspPostInit+0x4c>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8007a1a:	b008      	add	sp, #32
 8007a1c:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007a1e:	4b17      	ldr	r3, [pc, #92]	; (8007a7c <HAL_TIM_MspPostInit+0x80>)
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8007a20:	2080      	movs	r0, #128	; 0x80
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007a22:	2402      	movs	r4, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007a24:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007a26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a28:	f042 0204 	orr.w	r2, r2, #4
 8007a2c:	631a      	str	r2, [r3, #48]	; 0x30
 8007a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8007a30:	9003      	str	r0, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007a32:	f003 0304 	and.w	r3, r3, #4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007a36:	4812      	ldr	r0, [pc, #72]	; (8007a80 <HAL_TIM_MspPostInit+0x84>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007a38:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007a3a:	9301      	str	r3, [sp, #4]
 8007a3c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007a3e:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007a40:	f004 fef6 	bl	800c830 <HAL_GPIO_Init>
}
 8007a44:	b008      	add	sp, #32
 8007a46:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007a48:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007a4c:	2402      	movs	r4, #2
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8007a4e:	f44f 7080 	mov.w	r0, #256	; 0x100
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007a52:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007a54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a56:	4322      	orrs	r2, r4
 8007a58:	631a      	str	r2, [r3, #48]	; 0x30
 8007a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8007a5c:	9003      	str	r0, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007a5e:	4023      	ands	r3, r4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007a60:	4808      	ldr	r0, [pc, #32]	; (8007a84 <HAL_TIM_MspPostInit+0x88>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007a62:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007a64:	9302      	str	r3, [sp, #8]
 8007a66:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8007a68:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007a6a:	f004 fee1 	bl	800c830 <HAL_GPIO_Init>
}
 8007a6e:	b008      	add	sp, #32
 8007a70:	bd10      	pop	{r4, pc}
 8007a72:	bf00      	nop
 8007a74:	40000400 	.word	0x40000400
 8007a78:	40000800 	.word	0x40000800
 8007a7c:	40023800 	.word	0x40023800
 8007a80:	40020800 	.word	0x40020800
 8007a84:	40020400 	.word	0x40020400

08007a88 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007a88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a8c:	b0bc      	sub	sp, #240	; 0xf0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a8e:	2100      	movs	r1, #0
{
 8007a90:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007a92:	2290      	movs	r2, #144	; 0x90
 8007a94:	a818      	add	r0, sp, #96	; 0x60
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a96:	9117      	str	r1, [sp, #92]	; 0x5c
 8007a98:	e9cd 1113 	strd	r1, r1, [sp, #76]	; 0x4c
 8007a9c:	e9cd 1115 	strd	r1, r1, [sp, #84]	; 0x54
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007aa0:	f01d fe3a 	bl	8025718 <memset>
  if(huart->Instance==UART4)
 8007aa4:	6823      	ldr	r3, [r4, #0]
 8007aa6:	4aa2      	ldr	r2, [pc, #648]	; (8007d30 <HAL_UART_MspInit+0x2a8>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d070      	beq.n	8007b8e <HAL_UART_MspInit+0x106>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
  else if(huart->Instance==UART5)
 8007aac:	4aa1      	ldr	r2, [pc, #644]	; (8007d34 <HAL_UART_MspInit+0x2ac>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	f000 80c1 	beq.w	8007c36 <HAL_UART_MspInit+0x1ae>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
  else if(huart->Instance==UART7)
 8007ab4:	4aa0      	ldr	r2, [pc, #640]	; (8007d38 <HAL_UART_MspInit+0x2b0>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	f000 815e 	beq.w	8007d78 <HAL_UART_MspInit+0x2f0>

  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
  else if(huart->Instance==UART8)
 8007abc:	4a9f      	ldr	r2, [pc, #636]	; (8007d3c <HAL_UART_MspInit+0x2b4>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d00e      	beq.n	8007ae0 <HAL_UART_MspInit+0x58>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
  /* USER CODE BEGIN UART8_MspInit 1 */

  /* USER CODE END UART8_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 8007ac2:	4a9f      	ldr	r2, [pc, #636]	; (8007d40 <HAL_UART_MspInit+0x2b8>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	f000 818e 	beq.w	8007de6 <HAL_UART_MspInit+0x35e>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(huart->Instance==USART3)
 8007aca:	4a9e      	ldr	r2, [pc, #632]	; (8007d44 <HAL_UART_MspInit+0x2bc>)
 8007acc:	4293      	cmp	r3, r2
 8007ace:	f000 81b4 	beq.w	8007e3a <HAL_UART_MspInit+0x3b2>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
  else if(huart->Instance==USART6)
 8007ad2:	4a9d      	ldr	r2, [pc, #628]	; (8007d48 <HAL_UART_MspInit+0x2c0>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	f000 81df 	beq.w	8007e98 <HAL_UART_MspInit+0x410>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8007ada:	b03c      	add	sp, #240	; 0xf0
 8007adc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 8007ae0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007ae4:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 8007ae6:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007ae8:	f007 f9e0 	bl	800eeac <HAL_RCCEx_PeriphCLKConfig>
 8007aec:	2800      	cmp	r0, #0
 8007aee:	f040 8261 	bne.w	8007fb4 <HAL_UART_MspInit+0x52c>
    __HAL_RCC_UART8_CLK_ENABLE();
 8007af2:	4b96      	ldr	r3, [pc, #600]	; (8007d4c <HAL_UART_MspInit+0x2c4>)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8007af4:	2201      	movs	r2, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007af6:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8007af8:	2708      	movs	r7, #8
    __HAL_RCC_UART8_CLK_ENABLE();
 8007afa:	6c19      	ldr	r1, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007afc:	2600      	movs	r6, #0
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007afe:	4894      	ldr	r0, [pc, #592]	; (8007d50 <HAL_UART_MspInit+0x2c8>)
    __HAL_RCC_UART8_CLK_ENABLE();
 8007b00:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8007b04:	6419      	str	r1, [r3, #64]	; 0x40
 8007b06:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8007b08:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8007b0c:	910a      	str	r1, [sp, #40]	; 0x28
 8007b0e:	990a      	ldr	r1, [sp, #40]	; 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8007b10:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007b12:	f041 0110 	orr.w	r1, r1, #16
 8007b16:	6319      	str	r1, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007b18:	a913      	add	r1, sp, #76	; 0x4c
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8007b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8007b1c:	9717      	str	r7, [sp, #92]	; 0x5c
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8007b1e:	f003 0310 	and.w	r3, r3, #16
 8007b22:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b26:	e9cd 2513 	strd	r2, r5, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8007b2a:	e9cd 2215 	strd	r2, r2, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007b2e:	f004 fe7f 	bl	800c830 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007b32:	4887      	ldr	r0, [pc, #540]	; (8007d50 <HAL_UART_MspInit+0x2c8>)
 8007b34:	a913      	add	r1, sp, #76	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8007b36:	9717      	str	r7, [sp, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b38:	e9cd 5513 	strd	r5, r5, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007b3c:	e9cd 6515 	strd	r6, r5, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007b40:	f004 fe76 	bl	800c830 <HAL_GPIO_Init>
    hdma_uart8_rx.Instance = DMA1_Stream6;
 8007b44:	4d83      	ldr	r5, [pc, #524]	; (8007d54 <HAL_UART_MspInit+0x2cc>)
 8007b46:	4a84      	ldr	r2, [pc, #528]	; (8007d58 <HAL_UART_MspInit+0x2d0>)
    hdma_uart8_rx.Init.Channel = DMA_CHANNEL_5;
 8007b48:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
    if (HAL_DMA_Init(&hdma_uart8_rx) != HAL_OK)
 8007b4c:	4628      	mov	r0, r5
    hdma_uart8_rx.Init.Channel = DMA_CHANNEL_5;
 8007b4e:	e9c5 2300 	strd	r2, r3, [r5]
    hdma_uart8_rx.Init.Mode = DMA_CIRCULAR;
 8007b52:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_uart8_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007b56:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_uart8_rx.Init.Mode = DMA_CIRCULAR;
 8007b5a:	61eb      	str	r3, [r5, #28]
    hdma_uart8_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8007b5c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    hdma_uart8_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007b60:	612a      	str	r2, [r5, #16]
    hdma_uart8_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007b62:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_uart8_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007b66:	e9c5 6605 	strd	r6, r6, [r5, #20]
    hdma_uart8_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8007b6a:	e9c5 3608 	strd	r3, r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_uart8_rx) != HAL_OK)
 8007b6e:	f002 faf3 	bl	800a158 <HAL_DMA_Init>
 8007b72:	2800      	cmp	r0, #0
 8007b74:	f040 8221 	bne.w	8007fba <HAL_UART_MspInit+0x532>
    HAL_NVIC_SetPriority(UART8_IRQn, 3, 0);
 8007b78:	2200      	movs	r2, #0
 8007b7a:	2103      	movs	r1, #3
 8007b7c:	2053      	movs	r0, #83	; 0x53
    __HAL_LINKDMA(huart,hdmarx,hdma_uart8_rx);
 8007b7e:	6725      	str	r5, [r4, #112]	; 0x70
 8007b80:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(UART8_IRQn, 3, 0);
 8007b82:	f001 ffd7 	bl	8009b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 8007b86:	2053      	movs	r0, #83	; 0x53
 8007b88:	f002 f81e 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
 8007b8c:	e7a5      	b.n	8007ada <HAL_UART_MspInit+0x52>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8007b8e:	f44f 7300 	mov.w	r3, #512	; 0x200
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007b92:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8007b94:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007b96:	f007 f989 	bl	800eeac <HAL_RCCEx_PeriphCLKConfig>
 8007b9a:	2800      	cmp	r0, #0
 8007b9c:	f040 8179 	bne.w	8007e92 <HAL_UART_MspInit+0x40a>
    __HAL_RCC_UART4_CLK_ENABLE();
 8007ba0:	4b6a      	ldr	r3, [pc, #424]	; (8007d4c <HAL_UART_MspInit+0x2c4>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ba2:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ba4:	2600      	movs	r6, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007ba6:	2503      	movs	r5, #3
    __HAL_RCC_UART4_CLK_ENABLE();
 8007ba8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8007baa:	2408      	movs	r4, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007bac:	a913      	add	r1, sp, #76	; 0x4c
 8007bae:	486b      	ldr	r0, [pc, #428]	; (8007d5c <HAL_UART_MspInit+0x2d4>)
    __HAL_RCC_UART4_CLK_ENABLE();
 8007bb0:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8007bb4:	641a      	str	r2, [r3, #64]	; 0x40
 8007bb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007bb8:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8007bbc:	9201      	str	r2, [sp, #4]
 8007bbe:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007bc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007bc2:	f042 0201 	orr.w	r2, r2, #1
 8007bc6:	631a      	str	r2, [r3, #48]	; 0x30
 8007bc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007bca:	f002 0201 	and.w	r2, r2, #1
 8007bce:	9202      	str	r2, [sp, #8]
 8007bd0:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007bd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007bd4:	433a      	orrs	r2, r7
 8007bd6:	631a      	str	r2, [r3, #48]	; 0x30
 8007bd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007bda:	403a      	ands	r2, r7
 8007bdc:	9203      	str	r2, [sp, #12]
 8007bde:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007be0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007be2:	f042 0204 	orr.w	r2, r2, #4
 8007be6:	631a      	str	r2, [r3, #48]	; 0x30
 8007be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007bea:	9516      	str	r5, [sp, #88]	; 0x58
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007bec:	f003 0304 	and.w	r3, r3, #4
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8007bf0:	9417      	str	r4, [sp, #92]	; 0x5c
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007bf2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_15;
 8007bf4:	f248 0301 	movw	r3, #32769	; 0x8001
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007bf8:	9a04      	ldr	r2, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_15;
 8007bfa:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007bfc:	e9cd 7614 	strd	r7, r6, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007c00:	f004 fe16 	bl	800c830 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8007c04:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007c08:	a913      	add	r1, sp, #76	; 0x4c
 8007c0a:	4855      	ldr	r0, [pc, #340]	; (8007d60 <HAL_UART_MspInit+0x2d8>)
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8007c0c:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c0e:	e9cd 7614 	strd	r7, r6, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8007c12:	e9cd 5416 	strd	r5, r4, [sp, #88]	; 0x58
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007c16:	f004 fe0b 	bl	800c830 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8007c1a:	f44f 6300 	mov.w	r3, #2048	; 0x800
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007c1e:	a913      	add	r1, sp, #76	; 0x4c
 8007c20:	4850      	ldr	r0, [pc, #320]	; (8007d64 <HAL_UART_MspInit+0x2dc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c22:	9714      	str	r7, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8007c24:	9417      	str	r4, [sp, #92]	; 0x5c
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8007c26:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007c28:	e9cd 6515 	strd	r6, r5, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007c2c:	f004 fe00 	bl	800c830 <HAL_GPIO_Init>
}
 8007c30:	b03c      	add	sp, #240	; 0xf0
 8007c32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8007c36:	f44f 6380 	mov.w	r3, #1024	; 0x400
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007c3a:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8007c3c:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007c3e:	f007 f935 	bl	800eeac <HAL_RCCEx_PeriphCLKConfig>
 8007c42:	2800      	cmp	r0, #0
 8007c44:	f040 81b0 	bne.w	8007fa8 <HAL_UART_MspInit+0x520>
    __HAL_RCC_UART5_CLK_ENABLE();
 8007c48:	4b40      	ldr	r3, [pc, #256]	; (8007d4c <HAL_UART_MspInit+0x2c4>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c4a:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c4c:	2500      	movs	r5, #0
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8007c4e:	f44f 5780 	mov.w	r7, #4096	; 0x1000
    __HAL_RCC_UART5_CLK_ENABLE();
 8007c52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007c54:	f04f 0808 	mov.w	r8, #8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007c58:	a913      	add	r1, sp, #76	; 0x4c
 8007c5a:	4841      	ldr	r0, [pc, #260]	; (8007d60 <HAL_UART_MspInit+0x2d8>)
    __HAL_RCC_UART5_CLK_ENABLE();
 8007c5c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007c60:	641a      	str	r2, [r3, #64]	; 0x40
 8007c62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007c64:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8007c68:	9205      	str	r2, [sp, #20]
 8007c6a:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007c6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c6e:	4332      	orrs	r2, r6
 8007c70:	631a      	str	r2, [r3, #48]	; 0x30
 8007c72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c74:	4032      	ands	r2, r6
 8007c76:	9206      	str	r2, [sp, #24]
 8007c78:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007c7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c7c:	f042 0204 	orr.w	r2, r2, #4
 8007c80:	631a      	str	r2, [r3, #48]	; 0x30
 8007c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c84:	9515      	str	r5, [sp, #84]	; 0x54
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007c86:	f003 0304 	and.w	r3, r3, #4
 8007c8a:	9307      	str	r3, [sp, #28]
 8007c8c:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007c8e:	2303      	movs	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c90:	e9cd 7613 	strd	r7, r6, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007c94:	e9cd 3816 	strd	r3, r8, [sp, #88]	; 0x58
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007c98:	f004 fdca 	bl	800c830 <HAL_GPIO_Init>
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007c9c:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007c9e:	4831      	ldr	r0, [pc, #196]	; (8007d64 <HAL_UART_MspInit+0x2dc>)
 8007ca0:	a913      	add	r1, sp, #76	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ca2:	9614      	str	r6, [sp, #80]	; 0x50
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007ca4:	9616      	str	r6, [sp, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007ca6:	9315      	str	r3, [sp, #84]	; 0x54
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8007ca8:	4e2f      	ldr	r6, [pc, #188]	; (8007d68 <HAL_UART_MspInit+0x2e0>)
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8007caa:	9713      	str	r7, [sp, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8007cac:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007cb0:	f004 fdbe 	bl	800c830 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8007cb4:	4a2d      	ldr	r2, [pc, #180]	; (8007d6c <HAL_UART_MspInit+0x2e4>)
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8007cb6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8007cba:	4630      	mov	r0, r6
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007cbc:	60b5      	str	r5, [r6, #8]
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8007cbe:	6032      	str	r2, [r6, #0]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007cc0:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8007cc4:	6073      	str	r3, [r6, #4]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 8007cc6:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007cca:	60f5      	str	r5, [r6, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007ccc:	e9c6 2504 	strd	r2, r5, [r6, #16]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 8007cd0:	e9c6 5306 	strd	r5, r3, [r6, #24]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007cd4:	e9c6 5508 	strd	r5, r5, [r6, #32]
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8007cd8:	f002 fa3e 	bl	800a158 <HAL_DMA_Init>
 8007cdc:	2800      	cmp	r0, #0
 8007cde:	f040 8160 	bne.w	8007fa2 <HAL_UART_MspInit+0x51a>
    hdma_uart5_tx.Instance = DMA1_Stream7;
 8007ce2:	4d23      	ldr	r5, [pc, #140]	; (8007d70 <HAL_UART_MspInit+0x2e8>)
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 8007ce4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
    hdma_uart5_tx.Instance = DMA1_Stream7;
 8007ce8:	4922      	ldr	r1, [pc, #136]	; (8007d74 <HAL_UART_MspInit+0x2ec>)
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007cea:	2300      	movs	r3, #0
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 8007cec:	606a      	str	r2, [r5, #4]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007cee:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_uart5_tx.Instance = DMA1_Stream7;
 8007cf2:	6029      	str	r1, [r5, #0]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007cf4:	2140      	movs	r1, #64	; 0x40
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 8007cf6:	4628      	mov	r0, r5
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 8007cf8:	6726      	str	r6, [r4, #112]	; 0x70
 8007cfa:	63b4      	str	r4, [r6, #56]	; 0x38
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007cfc:	60eb      	str	r3, [r5, #12]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007cfe:	616b      	str	r3, [r5, #20]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007d00:	60a9      	str	r1, [r5, #8]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007d02:	61ab      	str	r3, [r5, #24]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007d04:	612a      	str	r2, [r5, #16]
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007d06:	626b      	str	r3, [r5, #36]	; 0x24
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007d08:	e9c5 3307 	strd	r3, r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 8007d0c:	f002 fa24 	bl	800a158 <HAL_DMA_Init>
 8007d10:	2800      	cmp	r0, #0
 8007d12:	f040 8143 	bne.w	8007f9c <HAL_UART_MspInit+0x514>
    HAL_NVIC_SetPriority(UART5_IRQn, 7, 0);
 8007d16:	2200      	movs	r2, #0
 8007d18:	2107      	movs	r1, #7
 8007d1a:	2035      	movs	r0, #53	; 0x35
    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 8007d1c:	66e5      	str	r5, [r4, #108]	; 0x6c
 8007d1e:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 7, 0);
 8007d20:	f001 ff08 	bl	8009b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8007d24:	2035      	movs	r0, #53	; 0x35
 8007d26:	f001 ff4f 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
}
 8007d2a:	b03c      	add	sp, #240	; 0xf0
 8007d2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d30:	40004c00 	.word	0x40004c00
 8007d34:	40005000 	.word	0x40005000
 8007d38:	40007800 	.word	0x40007800
 8007d3c:	40007c00 	.word	0x40007c00
 8007d40:	40004400 	.word	0x40004400
 8007d44:	40004800 	.word	0x40004800
 8007d48:	40011400 	.word	0x40011400
 8007d4c:	40023800 	.word	0x40023800
 8007d50:	40021000 	.word	0x40021000
 8007d54:	20002484 	.word	0x20002484
 8007d58:	400260a0 	.word	0x400260a0
 8007d5c:	40020000 	.word	0x40020000
 8007d60:	40020400 	.word	0x40020400
 8007d64:	40020800 	.word	0x40020800
 8007d68:	200023c4 	.word	0x200023c4
 8007d6c:	40026010 	.word	0x40026010
 8007d70:	20002424 	.word	0x20002424
 8007d74:	400260b8 	.word	0x400260b8
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8007d78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007d7c:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8007d7e:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007d80:	f007 f894 	bl	800eeac <HAL_RCCEx_PeriphCLKConfig>
 8007d84:	2800      	cmp	r0, #0
 8007d86:	f040 8112 	bne.w	8007fae <HAL_UART_MspInit+0x526>
    __HAL_RCC_UART7_CLK_ENABLE();
 8007d8a:	4b8f      	ldr	r3, [pc, #572]	; (8007fc8 <HAL_UART_MspInit+0x540>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8007d8c:	2140      	movs	r1, #64	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8007d8e:	2401      	movs	r4, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007d90:	2502      	movs	r5, #2
    __HAL_RCC_UART7_CLK_ENABLE();
 8007d92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8007d94:	2608      	movs	r6, #8
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8007d96:	488d      	ldr	r0, [pc, #564]	; (8007fcc <HAL_UART_MspInit+0x544>)
    __HAL_RCC_UART7_CLK_ENABLE();
 8007d98:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007d9c:	641a      	str	r2, [r3, #64]	; 0x40
 8007d9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007da0:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8007da4:	9208      	str	r2, [sp, #32]
 8007da6:	9a08      	ldr	r2, [sp, #32]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8007da8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007daa:	f042 0220 	orr.w	r2, r2, #32
 8007dae:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007db0:	2200      	movs	r2, #0
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8007db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8007db4:	9113      	str	r1, [sp, #76]	; 0x4c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8007db6:	a913      	add	r1, sp, #76	; 0x4c
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8007db8:	f003 0320 	and.w	r3, r3, #32
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007dbc:	9215      	str	r2, [sp, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007dbe:	9514      	str	r5, [sp, #80]	; 0x50
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8007dc0:	9309      	str	r3, [sp, #36]	; 0x24
 8007dc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8007dc4:	e9cd 4616 	strd	r4, r6, [sp, #88]	; 0x58
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8007dc8:	f004 fd32 	bl	800c830 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8007dcc:	2380      	movs	r3, #128	; 0x80
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8007dce:	a913      	add	r1, sp, #76	; 0x4c
 8007dd0:	487e      	ldr	r0, [pc, #504]	; (8007fcc <HAL_UART_MspInit+0x544>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007dd2:	9514      	str	r5, [sp, #80]	; 0x50
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8007dd4:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8007dd6:	9617      	str	r6, [sp, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8007dd8:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8007ddc:	f004 fd28 	bl	800c830 <HAL_GPIO_Init>
}
 8007de0:	b03c      	add	sp, #240	; 0xf0
 8007de2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8007de6:	2380      	movs	r3, #128	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007de8:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8007dea:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007dec:	f007 f85e 	bl	800eeac <HAL_RCCEx_PeriphCLKConfig>
 8007df0:	2800      	cmp	r0, #0
 8007df2:	f040 80e5 	bne.w	8007fc0 <HAL_UART_MspInit+0x538>
    __HAL_RCC_USART2_CLK_ENABLE();
 8007df6:	4b74      	ldr	r3, [pc, #464]	; (8007fc8 <HAL_UART_MspInit+0x540>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007df8:	2002      	movs	r0, #2
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8007dfa:	2570      	movs	r5, #112	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007dfc:	2400      	movs	r4, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 8007dfe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007e00:	a913      	add	r1, sp, #76	; 0x4c
    __HAL_RCC_USART2_CLK_ENABLE();
 8007e02:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007e06:	641a      	str	r2, [r3, #64]	; 0x40
 8007e08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e0a:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8007e0e:	920c      	str	r2, [sp, #48]	; 0x30
 8007e10:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007e12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e14:	f042 0208 	orr.w	r2, r2, #8
 8007e18:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007e1a:	2203      	movs	r2, #3
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e1e:	9014      	str	r0, [sp, #80]	; 0x50
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007e20:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007e24:	486a      	ldr	r0, [pc, #424]	; (8007fd0 <HAL_UART_MspInit+0x548>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8007e26:	9513      	str	r5, [sp, #76]	; 0x4c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007e28:	930d      	str	r3, [sp, #52]	; 0x34
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8007e2a:	2307      	movs	r3, #7
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007e2c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8007e2e:	9317      	str	r3, [sp, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007e30:	e9cd 4215 	strd	r4, r2, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007e34:	f004 fcfc 	bl	800c830 <HAL_GPIO_Init>
 8007e38:	e64f      	b.n	8007ada <HAL_UART_MspInit+0x52>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8007e3a:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007e3e:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8007e40:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007e42:	f007 f833 	bl	800eeac <HAL_RCCEx_PeriphCLKConfig>
 8007e46:	2800      	cmp	r0, #0
 8007e48:	f040 809c 	bne.w	8007f84 <HAL_UART_MspInit+0x4fc>
    __HAL_RCC_USART3_CLK_ENABLE();
 8007e4c:	4b5e      	ldr	r3, [pc, #376]	; (8007fc8 <HAL_UART_MspInit+0x540>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007e4e:	2012      	movs	r0, #18
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8007e50:	f44f 7540 	mov.w	r5, #768	; 0x300
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e54:	2400      	movs	r4, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 8007e56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007e58:	a913      	add	r1, sp, #76	; 0x4c
    __HAL_RCC_USART3_CLK_ENABLE();
 8007e5a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8007e5e:	641a      	str	r2, [r3, #64]	; 0x40
 8007e60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e62:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8007e66:	920e      	str	r2, [sp, #56]	; 0x38
 8007e68:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007e6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e6c:	f042 0208 	orr.w	r2, r2, #8
 8007e70:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007e72:	2203      	movs	r2, #3
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007e76:	9014      	str	r0, [sp, #80]	; 0x50
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007e78:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007e7c:	4854      	ldr	r0, [pc, #336]	; (8007fd0 <HAL_UART_MspInit+0x548>)
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8007e7e:	9513      	str	r5, [sp, #76]	; 0x4c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007e80:	930f      	str	r3, [sp, #60]	; 0x3c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8007e82:	2307      	movs	r3, #7
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007e84:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8007e86:	9317      	str	r3, [sp, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007e88:	e9cd 4215 	strd	r4, r2, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007e8c:	f004 fcd0 	bl	800c830 <HAL_GPIO_Init>
 8007e90:	e623      	b.n	8007ada <HAL_UART_MspInit+0x52>
      Error_Handler();
 8007e92:	f7fc fc17 	bl	80046c4 <Error_Handler>
 8007e96:	e683      	b.n	8007ba0 <HAL_UART_MspInit+0x118>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8007e98:	f44f 6300 	mov.w	r3, #2048	; 0x800
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007e9c:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8007e9e:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007ea0:	f007 f804 	bl	800eeac <HAL_RCCEx_PeriphCLKConfig>
 8007ea4:	2800      	cmp	r0, #0
 8007ea6:	d176      	bne.n	8007f96 <HAL_UART_MspInit+0x50e>
    __HAL_RCC_USART6_CLK_ENABLE();
 8007ea8:	4b47      	ldr	r3, [pc, #284]	; (8007fc8 <HAL_UART_MspInit+0x540>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8007eaa:	2140      	movs	r1, #64	; 0x40
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007eac:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007eae:	2500      	movs	r5, #0
    __HAL_RCC_USART6_CLK_ENABLE();
 8007eb0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8007eb2:	2708      	movs	r7, #8
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007eb4:	4847      	ldr	r0, [pc, #284]	; (8007fd4 <HAL_UART_MspInit+0x54c>)
    __HAL_RCC_USART6_CLK_ENABLE();
 8007eb6:	f042 0220 	orr.w	r2, r2, #32
 8007eba:	645a      	str	r2, [r3, #68]	; 0x44
 8007ebc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007ebe:	f002 0220 	and.w	r2, r2, #32
 8007ec2:	9210      	str	r2, [sp, #64]	; 0x40
 8007ec4:	9a10      	ldr	r2, [sp, #64]	; 0x40
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007ec6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ec8:	f042 0204 	orr.w	r2, r2, #4
 8007ecc:	631a      	str	r2, [r3, #48]	; 0x30
 8007ece:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ed0:	f002 0204 	and.w	r2, r2, #4
 8007ed4:	9211      	str	r2, [sp, #68]	; 0x44
 8007ed6:	9a11      	ldr	r2, [sp, #68]	; 0x44
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8007ed8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007eda:	430a      	orrs	r2, r1
 8007edc:	631a      	str	r2, [r3, #48]	; 0x30
 8007ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ee0:	9515      	str	r5, [sp, #84]	; 0x54
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8007ee2:	400b      	ands	r3, r1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007ee4:	9516      	str	r5, [sp, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8007ee6:	9717      	str	r7, [sp, #92]	; 0x5c
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8007ee8:	9312      	str	r3, [sp, #72]	; 0x48
 8007eea:	9b12      	ldr	r3, [sp, #72]	; 0x48
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007eec:	e9cd 1613 	strd	r1, r6, [sp, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007ef0:	a913      	add	r1, sp, #76	; 0x4c
 8007ef2:	f004 fc9d 	bl	800c830 <HAL_GPIO_Init>
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007ef6:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007ef8:	4837      	ldr	r0, [pc, #220]	; (8007fd8 <HAL_UART_MspInit+0x550>)
 8007efa:	a913      	add	r1, sp, #76	; 0x4c
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007efc:	9315      	str	r3, [sp, #84]	; 0x54
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8007efe:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f02:	9614      	str	r6, [sp, #80]	; 0x50
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8007f04:	9313      	str	r3, [sp, #76]	; 0x4c
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8007f06:	4e35      	ldr	r6, [pc, #212]	; (8007fdc <HAL_UART_MspInit+0x554>)
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8007f08:	e9cd 5716 	strd	r5, r7, [sp, #88]	; 0x58
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007f0c:	f004 fc90 	bl	800c830 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8007f10:	4a33      	ldr	r2, [pc, #204]	; (8007fe0 <HAL_UART_MspInit+0x558>)
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8007f12:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8007f16:	4630      	mov	r0, r6
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8007f18:	e886 002c 	stmia.w	r6, {r2, r3, r5}
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8007f1c:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007f20:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8007f24:	61f3      	str	r3, [r6, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8007f26:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007f2a:	e9c6 5203 	strd	r5, r2, [r6, #12]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007f2e:	e9c6 5505 	strd	r5, r5, [r6, #20]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8007f32:	e9c6 3508 	strd	r3, r5, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8007f36:	f002 f90f 	bl	800a158 <HAL_DMA_Init>
 8007f3a:	bb48      	cbnz	r0, 8007f90 <HAL_UART_MspInit+0x508>
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8007f3c:	4d29      	ldr	r5, [pc, #164]	; (8007fe4 <HAL_UART_MspInit+0x55c>)
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8007f3e:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8007f42:	4929      	ldr	r1, [pc, #164]	; (8007fe8 <HAL_UART_MspInit+0x560>)
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007f44:	2300      	movs	r3, #0
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8007f46:	606a      	str	r2, [r5, #4]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007f48:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8007f4c:	6029      	str	r1, [r5, #0]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007f4e:	2140      	movs	r1, #64	; 0x40
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007f50:	612a      	str	r2, [r5, #16]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8007f52:	2204      	movs	r2, #4
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007f54:	60a9      	str	r1, [r5, #8]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8007f56:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007f5a:	60eb      	str	r3, [r5, #12]
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8007f5c:	4628      	mov	r0, r5
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007f5e:	616b      	str	r3, [r5, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007f60:	61ab      	str	r3, [r5, #24]
    hdma_usart6_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8007f62:	632b      	str	r3, [r5, #48]	; 0x30
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8007f64:	626a      	str	r2, [r5, #36]	; 0x24
    hdma_usart6_tx.Init.MemBurst = DMA_MBURST_INC4;
 8007f66:	2203      	movs	r2, #3
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8007f68:	6726      	str	r6, [r4, #112]	; 0x70
 8007f6a:	63b4      	str	r4, [r6, #56]	; 0x38
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8007f6c:	e9c5 3107 	strd	r3, r1, [r5, #28]
    hdma_usart6_tx.Init.MemBurst = DMA_MBURST_INC4;
 8007f70:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007f74:	e9c5 230a 	strd	r2, r3, [r5, #40]	; 0x28
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8007f78:	f002 f8ee 	bl	800a158 <HAL_DMA_Init>
 8007f7c:	b928      	cbnz	r0, 8007f8a <HAL_UART_MspInit+0x502>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 8007f7e:	66e5      	str	r5, [r4, #108]	; 0x6c
 8007f80:	63ac      	str	r4, [r5, #56]	; 0x38
}
 8007f82:	e5aa      	b.n	8007ada <HAL_UART_MspInit+0x52>
      Error_Handler();
 8007f84:	f7fc fb9e 	bl	80046c4 <Error_Handler>
 8007f88:	e760      	b.n	8007e4c <HAL_UART_MspInit+0x3c4>
      Error_Handler();
 8007f8a:	f7fc fb9b 	bl	80046c4 <Error_Handler>
 8007f8e:	e7f6      	b.n	8007f7e <HAL_UART_MspInit+0x4f6>
      Error_Handler();
 8007f90:	f7fc fb98 	bl	80046c4 <Error_Handler>
 8007f94:	e7d2      	b.n	8007f3c <HAL_UART_MspInit+0x4b4>
      Error_Handler();
 8007f96:	f7fc fb95 	bl	80046c4 <Error_Handler>
 8007f9a:	e785      	b.n	8007ea8 <HAL_UART_MspInit+0x420>
      Error_Handler();
 8007f9c:	f7fc fb92 	bl	80046c4 <Error_Handler>
 8007fa0:	e6b9      	b.n	8007d16 <HAL_UART_MspInit+0x28e>
      Error_Handler();
 8007fa2:	f7fc fb8f 	bl	80046c4 <Error_Handler>
 8007fa6:	e69c      	b.n	8007ce2 <HAL_UART_MspInit+0x25a>
      Error_Handler();
 8007fa8:	f7fc fb8c 	bl	80046c4 <Error_Handler>
 8007fac:	e64c      	b.n	8007c48 <HAL_UART_MspInit+0x1c0>
      Error_Handler();
 8007fae:	f7fc fb89 	bl	80046c4 <Error_Handler>
 8007fb2:	e6ea      	b.n	8007d8a <HAL_UART_MspInit+0x302>
      Error_Handler();
 8007fb4:	f7fc fb86 	bl	80046c4 <Error_Handler>
 8007fb8:	e59b      	b.n	8007af2 <HAL_UART_MspInit+0x6a>
      Error_Handler();
 8007fba:	f7fc fb83 	bl	80046c4 <Error_Handler>
 8007fbe:	e5db      	b.n	8007b78 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8007fc0:	f7fc fb80 	bl	80046c4 <Error_Handler>
 8007fc4:	e717      	b.n	8007df6 <HAL_UART_MspInit+0x36e>
 8007fc6:	bf00      	nop
 8007fc8:	40023800 	.word	0x40023800
 8007fcc:	40021400 	.word	0x40021400
 8007fd0:	40020c00 	.word	0x40020c00
 8007fd4:	40020800 	.word	0x40020800
 8007fd8:	40021800 	.word	0x40021800
 8007fdc:	200024e4 	.word	0x200024e4
 8007fe0:	40026428 	.word	0x40026428
 8007fe4:	20002544 	.word	0x20002544
 8007fe8:	400264a0 	.word	0x400264a0

08007fec <HAL_UART_MspDeInit>:
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
  if(huart->Instance==UART4)
 8007fec:	4a4f      	ldr	r2, [pc, #316]	; (800812c <HAL_UART_MspDeInit+0x140>)
 8007fee:	6803      	ldr	r3, [r0, #0]
 8007ff0:	4293      	cmp	r3, r2
{
 8007ff2:	b510      	push	{r4, lr}
  if(huart->Instance==UART4)
 8007ff4:	d025      	beq.n	8008042 <HAL_UART_MspDeInit+0x56>

  /* USER CODE BEGIN UART4_MspDeInit 1 */

  /* USER CODE END UART4_MspDeInit 1 */
  }
  else if(huart->Instance==UART5)
 8007ff6:	4a4e      	ldr	r2, [pc, #312]	; (8008130 <HAL_UART_MspDeInit+0x144>)
 8007ff8:	4604      	mov	r4, r0
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d038      	beq.n	8008070 <HAL_UART_MspDeInit+0x84>
    HAL_NVIC_DisableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspDeInit 1 */

  /* USER CODE END UART5_MspDeInit 1 */
  }
  else if(huart->Instance==UART7)
 8007ffe:	4a4d      	ldr	r2, [pc, #308]	; (8008134 <HAL_UART_MspDeInit+0x148>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d050      	beq.n	80080a6 <HAL_UART_MspDeInit+0xba>

  /* USER CODE BEGIN UART7_MspDeInit 1 */

  /* USER CODE END UART7_MspDeInit 1 */
  }
  else if(huart->Instance==UART8)
 8008004:	4a4c      	ldr	r2, [pc, #304]	; (8008138 <HAL_UART_MspDeInit+0x14c>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d009      	beq.n	800801e <HAL_UART_MspDeInit+0x32>
    HAL_NVIC_DisableIRQ(UART8_IRQn);
  /* USER CODE BEGIN UART8_MspDeInit 1 */

  /* USER CODE END UART8_MspDeInit 1 */
  }
  else if(huart->Instance==USART2)
 800800a:	4a4c      	ldr	r2, [pc, #304]	; (800813c <HAL_UART_MspDeInit+0x150>)
 800800c:	4293      	cmp	r3, r2
 800800e:	d056      	beq.n	80080be <HAL_UART_MspDeInit+0xd2>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
  else if(huart->Instance==USART3)
 8008010:	4a4b      	ldr	r2, [pc, #300]	; (8008140 <HAL_UART_MspDeInit+0x154>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d062      	beq.n	80080dc <HAL_UART_MspDeInit+0xf0>

  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }
  else if(huart->Instance==USART6)
 8008016:	4a4b      	ldr	r2, [pc, #300]	; (8008144 <HAL_UART_MspDeInit+0x158>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d06c      	beq.n	80080f6 <HAL_UART_MspDeInit+0x10a>
  /* USER CODE BEGIN USART6_MspDeInit 1 */

  /* USER CODE END USART6_MspDeInit 1 */
  }

}
 800801c:	bd10      	pop	{r4, pc}
    __HAL_RCC_UART8_CLK_DISABLE();
 800801e:	f502 32de 	add.w	r2, r2, #113664	; 0x1bc00
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_0|GPIO_PIN_1);
 8008022:	2103      	movs	r1, #3
 8008024:	4848      	ldr	r0, [pc, #288]	; (8008148 <HAL_UART_MspDeInit+0x15c>)
    __HAL_RCC_UART8_CLK_DISABLE();
 8008026:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8008028:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800802c:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_0|GPIO_PIN_1);
 800802e:	f004 fda5 	bl	800cb7c <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 8008032:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8008034:	f002 fa3c 	bl	800a4b0 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(UART8_IRQn);
 8008038:	2053      	movs	r0, #83	; 0x53
}
 800803a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(UART8_IRQn);
 800803e:	f001 bdd7 	b.w	8009bf0 <HAL_NVIC_DisableIRQ>
    __HAL_RCC_UART4_CLK_DISABLE();
 8008042:	f502 32f6 	add.w	r2, r2, #125952	; 0x1ec00
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_15);
 8008046:	f248 0101 	movw	r1, #32769	; 0x8001
 800804a:	4840      	ldr	r0, [pc, #256]	; (800814c <HAL_UART_MspDeInit+0x160>)
    __HAL_RCC_UART4_CLK_DISABLE();
 800804c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800804e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8008052:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_15);
 8008054:	f004 fd92 	bl	800cb7c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_15);
 8008058:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800805c:	483c      	ldr	r0, [pc, #240]	; (8008150 <HAL_UART_MspDeInit+0x164>)
 800805e:	f004 fd8d 	bl	800cb7c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_11);
 8008062:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008066:	483b      	ldr	r0, [pc, #236]	; (8008154 <HAL_UART_MspDeInit+0x168>)
}
 8008068:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_11);
 800806c:	f004 bd86 	b.w	800cb7c <HAL_GPIO_DeInit>
    __HAL_RCC_UART5_CLK_DISABLE();
 8008070:	f502 32f4 	add.w	r2, r2, #124928	; 0x1e800
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12);
 8008074:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008078:	4835      	ldr	r0, [pc, #212]	; (8008150 <HAL_UART_MspDeInit+0x164>)
    __HAL_RCC_UART5_CLK_DISABLE();
 800807a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800807c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008080:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12);
 8008082:	f004 fd7b 	bl	800cb7c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 8008086:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800808a:	4832      	ldr	r0, [pc, #200]	; (8008154 <HAL_UART_MspDeInit+0x168>)
 800808c:	f004 fd76 	bl	800cb7c <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 8008090:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8008092:	f002 fa0d 	bl	800a4b0 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 8008096:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8008098:	f002 fa0a 	bl	800a4b0 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(UART5_IRQn);
 800809c:	2035      	movs	r0, #53	; 0x35
}
 800809e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(UART5_IRQn);
 80080a2:	f001 bda5 	b.w	8009bf0 <HAL_NVIC_DisableIRQ>
    __HAL_RCC_UART7_CLK_DISABLE();
 80080a6:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_6|GPIO_PIN_7);
 80080aa:	21c0      	movs	r1, #192	; 0xc0
 80080ac:	482a      	ldr	r0, [pc, #168]	; (8008158 <HAL_UART_MspDeInit+0x16c>)
    __HAL_RCC_UART7_CLK_DISABLE();
 80080ae:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80080b0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
}
 80080b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_RCC_UART7_CLK_DISABLE();
 80080b8:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_6|GPIO_PIN_7);
 80080ba:	f004 bd5f 	b.w	800cb7c <HAL_GPIO_DeInit>
    __HAL_RCC_USART2_CLK_DISABLE();
 80080be:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 80080c2:	4826      	ldr	r0, [pc, #152]	; (800815c <HAL_UART_MspDeInit+0x170>)
 80080c4:	2170      	movs	r1, #112	; 0x70
    __HAL_RCC_USART2_CLK_DISABLE();
 80080c6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80080c8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80080cc:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 80080ce:	f004 fd55 	bl	800cb7c <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80080d2:	2026      	movs	r0, #38	; 0x26
}
 80080d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80080d8:	f001 bd8a 	b.w	8009bf0 <HAL_NVIC_DisableIRQ>
    __HAL_RCC_USART3_CLK_DISABLE();
 80080dc:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
    HAL_GPIO_DeInit(GPIOD, STLK_RX_Pin|STLK_TX_Pin);
 80080e0:	f44f 7140 	mov.w	r1, #768	; 0x300
 80080e4:	481d      	ldr	r0, [pc, #116]	; (800815c <HAL_UART_MspDeInit+0x170>)
    __HAL_RCC_USART3_CLK_DISABLE();
 80080e6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80080e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
}
 80080ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_RCC_USART3_CLK_DISABLE();
 80080f0:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOD, STLK_RX_Pin|STLK_TX_Pin);
 80080f2:	f004 bd43 	b.w	800cb7c <HAL_GPIO_DeInit>
    __HAL_RCC_USART6_CLK_DISABLE();
 80080f6:	f502 3292 	add.w	r2, r2, #74752	; 0x12400
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6);
 80080fa:	2140      	movs	r1, #64	; 0x40
 80080fc:	4815      	ldr	r0, [pc, #84]	; (8008154 <HAL_UART_MspDeInit+0x168>)
    __HAL_RCC_USART6_CLK_DISABLE();
 80080fe:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8008100:	f023 0320 	bic.w	r3, r3, #32
 8008104:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6);
 8008106:	f004 fd39 	bl	800cb7c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOG, GPIO_PIN_9);
 800810a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800810e:	4814      	ldr	r0, [pc, #80]	; (8008160 <HAL_UART_MspDeInit+0x174>)
 8008110:	f004 fd34 	bl	800cb7c <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 8008114:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8008116:	f002 f9cb 	bl	800a4b0 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 800811a:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800811c:	f002 f9c8 	bl	800a4b0 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 8008120:	2047      	movs	r0, #71	; 0x47
}
 8008122:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 8008126:	f001 bd63 	b.w	8009bf0 <HAL_NVIC_DisableIRQ>
 800812a:	bf00      	nop
 800812c:	40004c00 	.word	0x40004c00
 8008130:	40005000 	.word	0x40005000
 8008134:	40007800 	.word	0x40007800
 8008138:	40007c00 	.word	0x40007c00
 800813c:	40004400 	.word	0x40004400
 8008140:	40004800 	.word	0x40004800
 8008144:	40011400 	.word	0x40011400
 8008148:	40021000 	.word	0x40021000
 800814c:	40020000 	.word	0x40020000
 8008150:	40020400 	.word	0x40020400
 8008154:	40020800 	.word	0x40020800
 8008158:	40021400 	.word	0x40021400
 800815c:	40020c00 	.word	0x40020c00
 8008160:	40021800 	.word	0x40021800

08008164 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008164:	b530      	push	{r4, r5, lr}
 8008166:	4601      	mov	r1, r0
 8008168:	b089      	sub	sp, #36	; 0x24
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM12 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, TickPriority ,0);
 800816a:	2200      	movs	r2, #0
 800816c:	202b      	movs	r0, #43	; 0x2b
 800816e:	f001 fce1 	bl	8009b34 <HAL_NVIC_SetPriority>

  /* Enable the TIM12 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8008172:	202b      	movs	r0, #43	; 0x2b
 8008174:	f001 fd28 	bl	8009bc8 <HAL_NVIC_EnableIRQ>

  /* Enable TIM12 clock */
  __HAL_RCC_TIM12_CLK_ENABLE();
 8008178:	4b15      	ldr	r3, [pc, #84]	; (80081d0 <HAL_InitTick+0x6c>)

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800817a:	a901      	add	r1, sp, #4
 800817c:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM12_CLK_ENABLE();
 800817e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
  /* Compute the prescaler value to have TIM12 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM12 */
  htim12.Instance = TIM12;
 8008180:	4c14      	ldr	r4, [pc, #80]	; (80081d4 <HAL_InitTick+0x70>)
  __HAL_RCC_TIM12_CLK_ENABLE();
 8008182:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8008186:	4d14      	ldr	r5, [pc, #80]	; (80081d8 <HAL_InitTick+0x74>)
  __HAL_RCC_TIM12_CLK_ENABLE();
 8008188:	641a      	str	r2, [r3, #64]	; 0x40
 800818a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800818c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008190:	9302      	str	r3, [sp, #8]
 8008192:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8008194:	f006 fe68 	bl	800ee68 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8008198:	f006 fe46 	bl	800ee28 <HAL_RCC_GetPCLK1Freq>
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim12.Init.Period = (1000000U / 1000U) - 1U;
  htim12.Init.Prescaler = uwPrescalerValue;
  htim12.Init.ClockDivision = 0;
 800819c:	2200      	movs	r2, #0
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800819e:	0043      	lsls	r3, r0, #1
  htim12.Instance = TIM12;
 80081a0:	490e      	ldr	r1, [pc, #56]	; (80081dc <HAL_InitTick+0x78>)
  htim12.Init.ClockDivision = 0;
 80081a2:	6122      	str	r2, [r4, #16]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;

  if(HAL_TIM_Base_Init(&htim12) == HAL_OK)
 80081a4:	4620      	mov	r0, r4
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80081a6:	60a2      	str	r2, [r4, #8]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80081a8:	fba5 2303 	umull	r2, r3, r5, r3
  htim12.Init.Period = (1000000U / 1000U) - 1U;
 80081ac:	f240 32e7 	movw	r2, #999	; 0x3e7
  htim12.Instance = TIM12;
 80081b0:	6021      	str	r1, [r4, #0]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80081b2:	0c9b      	lsrs	r3, r3, #18
  htim12.Init.Period = (1000000U / 1000U) - 1U;
 80081b4:	60e2      	str	r2, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80081b6:	3b01      	subs	r3, #1
  htim12.Init.Prescaler = uwPrescalerValue;
 80081b8:	6063      	str	r3, [r4, #4]
  if(HAL_TIM_Base_Init(&htim12) == HAL_OK)
 80081ba:	f009 f947 	bl	801144c <HAL_TIM_Base_Init>
 80081be:	b110      	cbz	r0, 80081c6 <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim12);
  }

  /* Return function status */
  return HAL_ERROR;
 80081c0:	2001      	movs	r0, #1
}
 80081c2:	b009      	add	sp, #36	; 0x24
 80081c4:	bd30      	pop	{r4, r5, pc}
    return HAL_TIM_Base_Start_IT(&htim12);
 80081c6:	4620      	mov	r0, r4
 80081c8:	f008 fb14 	bl	80107f4 <HAL_TIM_Base_Start_IT>
}
 80081cc:	b009      	add	sp, #36	; 0x24
 80081ce:	bd30      	pop	{r4, r5, pc}
 80081d0:	40023800 	.word	0x40023800
 80081d4:	20003440 	.word	0x20003440
 80081d8:	431bde83 	.word	0x431bde83
 80081dc:	40001800 	.word	0x40001800

080081e0 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80081e0:	4770      	bx	lr
 80081e2:	bf00      	nop

080081e4 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80081e4:	e7fe      	b.n	80081e4 <HardFault_Handler>
 80081e6:	bf00      	nop

080081e8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80081e8:	e7fe      	b.n	80081e8 <MemManage_Handler>
 80081ea:	bf00      	nop

080081ec <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80081ec:	e7fe      	b.n	80081ec <BusFault_Handler>
 80081ee:	bf00      	nop

080081f0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80081f0:	e7fe      	b.n	80081f0 <UsageFault_Handler>
 80081f2:	bf00      	nop

080081f4 <RCC_IRQHandler>:
 80081f4:	4770      	bx	lr
 80081f6:	bf00      	nop

080081f8 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 80081f8:	4801      	ldr	r0, [pc, #4]	; (8008200 <DMA1_Stream0_IRQHandler+0x8>)
 80081fa:	f002 bac5 	b.w	800a788 <HAL_DMA_IRQHandler>
 80081fe:	bf00      	nop
 8008200:	200023c4 	.word	0x200023c4

08008204 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up_ch3);
 8008204:	4801      	ldr	r0, [pc, #4]	; (800820c <DMA1_Stream1_IRQHandler+0x8>)
 8008206:	f002 babf 	b.w	800a788 <HAL_DMA_IRQHandler>
 800820a:	bf00      	nop
 800820c:	20002364 	.word	0x20002364

08008210 <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8008210:	4801      	ldr	r0, [pc, #4]	; (8008218 <DMA1_Stream5_IRQHandler+0x8>)
 8008212:	f002 bab9 	b.w	800a788 <HAL_DMA_IRQHandler>
 8008216:	bf00      	nop
 8008218:	20002304 	.word	0x20002304

0800821c <DMA1_Stream6_IRQHandler>:
void DMA1_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_rx);
 800821c:	4801      	ldr	r0, [pc, #4]	; (8008224 <DMA1_Stream6_IRQHandler+0x8>)
 800821e:	f002 bab3 	b.w	800a788 <HAL_DMA_IRQHandler>
 8008222:	bf00      	nop
 8008224:	20002484 	.word	0x20002484

08008228 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8008228:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800822a:	4805      	ldr	r0, [pc, #20]	; (8008240 <ADC_IRQHandler+0x18>)
 800822c:	f001 fa5e 	bl	80096ec <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8008230:	4804      	ldr	r0, [pc, #16]	; (8008244 <ADC_IRQHandler+0x1c>)
 8008232:	f001 fa5b 	bl	80096ec <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 8008236:	4804      	ldr	r0, [pc, #16]	; (8008248 <ADC_IRQHandler+0x20>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8008238:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc3);
 800823c:	f001 ba56 	b.w	80096ec <HAL_ADC_IRQHandler>
 8008240:	20002194 	.word	0x20002194
 8008244:	200021dc 	.word	0x200021dc
 8008248:	20002224 	.word	0x20002224

0800824c <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800824c:	4801      	ldr	r0, [pc, #4]	; (8008254 <TIM2_IRQHandler+0x8>)
 800824e:	f008 bf75 	b.w	801113c <HAL_TIM_IRQHandler>
 8008252:	bf00      	nop
 8008254:	2000286c 	.word	0x2000286c

08008258 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8008258:	4801      	ldr	r0, [pc, #4]	; (8008260 <TIM3_IRQHandler+0x8>)
 800825a:	f008 bf6f 	b.w	801113c <HAL_TIM_IRQHandler>
 800825e:	bf00      	nop
 8008260:	200028b8 	.word	0x200028b8

08008264 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8008264:	4801      	ldr	r0, [pc, #4]	; (800826c <USART2_IRQHandler+0x8>)
 8008266:	f00b b9ed 	b.w	8013644 <HAL_UART_IRQHandler>
 800826a:	bf00      	nop
 800826c:	20002a34 	.word	0x20002a34

08008270 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8008270:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8008274:	f004 bdba 	b.w	800cdec <HAL_GPIO_EXTI_IRQHandler>

08008278 <TIM8_BRK_TIM12_IRQHandler>:
void TIM8_BRK_TIM12_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 8008278:	4801      	ldr	r0, [pc, #4]	; (8008280 <TIM8_BRK_TIM12_IRQHandler+0x8>)
 800827a:	f008 bf5f 	b.w	801113c <HAL_TIM_IRQHandler>
 800827e:	bf00      	nop
 8008280:	20003440 	.word	0x20003440

08008284 <TIM8_TRG_COM_TIM14_IRQHandler>:
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8008284:	4801      	ldr	r0, [pc, #4]	; (800828c <TIM8_TRG_COM_TIM14_IRQHandler+0x8>)
 8008286:	f008 bf59 	b.w	801113c <HAL_TIM_IRQHandler>
 800828a:	bf00      	nop
 800828c:	20002820 	.word	0x20002820

08008290 <DMA1_Stream7_IRQHandler>:
void DMA1_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 8008290:	4801      	ldr	r0, [pc, #4]	; (8008298 <DMA1_Stream7_IRQHandler+0x8>)
 8008292:	f002 ba79 	b.w	800a788 <HAL_DMA_IRQHandler>
 8008296:	bf00      	nop
 8008298:	20002424 	.word	0x20002424

0800829c <TIM5_IRQHandler>:
void TIM5_IRQHandler(void)
{
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800829c:	4801      	ldr	r0, [pc, #4]	; (80082a4 <TIM5_IRQHandler+0x8>)
 800829e:	f008 bf4d 	b.w	801113c <HAL_TIM_IRQHandler>
 80082a2:	bf00      	nop
 80082a4:	20002950 	.word	0x20002950

080082a8 <UART5_IRQHandler>:
void UART5_IRQHandler(void)
{
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80082a8:	4801      	ldr	r0, [pc, #4]	; (80082b0 <UART5_IRQHandler+0x8>)
 80082aa:	f00b b9cb 	b.w	8013644 <HAL_UART_IRQHandler>
 80082ae:	bf00      	nop
 80082b0:	20002bc0 	.word	0x20002bc0

080082b4 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 80082b4:	4804      	ldr	r0, [pc, #16]	; (80082c8 <TIM6_DAC_IRQHandler+0x14>)
{
 80082b6:	b508      	push	{r3, lr}
  HAL_DAC_IRQHandler(&hdac);
 80082b8:	f001 fe98 	bl	8009fec <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 80082bc:	4803      	ldr	r0, [pc, #12]	; (80082cc <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80082be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 80082c2:	f008 bf3b 	b.w	801113c <HAL_TIM_IRQHandler>
 80082c6:	bf00      	nop
 80082c8:	20002290 	.word	0x20002290
 80082cc:	2000299c 	.word	0x2000299c

080082d0 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80082d0:	4801      	ldr	r0, [pc, #4]	; (80082d8 <DMA2_Stream1_IRQHandler+0x8>)
 80082d2:	f002 ba59 	b.w	800a788 <HAL_DMA_IRQHandler>
 80082d6:	bf00      	nop
 80082d8:	200024e4 	.word	0x200024e4

080082dc <DMA2_Stream4_IRQHandler>:
void DMA2_Stream4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80082dc:	4801      	ldr	r0, [pc, #4]	; (80082e4 <DMA2_Stream4_IRQHandler+0x8>)
 80082de:	f002 ba53 	b.w	800a788 <HAL_DMA_IRQHandler>
 80082e2:	bf00      	nop
 80082e4:	200022a4 	.word	0x200022a4

080082e8 <ETH_IRQHandler>:
void ETH_IRQHandler(void)
{
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80082e8:	4801      	ldr	r0, [pc, #4]	; (80082f0 <ETH_IRQHandler+0x8>)
 80082ea:	f003 b9d1 	b.w	800b690 <HAL_ETH_IRQHandler>
 80082ee:	bf00      	nop
 80082f0:	20006684 	.word	0x20006684

080082f4 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80082f4:	4801      	ldr	r0, [pc, #4]	; (80082fc <OTG_FS_IRQHandler+0x8>)
 80082f6:	f005 bc97 	b.w	800dc28 <HAL_PCD_IRQHandler>
 80082fa:	bf00      	nop
 80082fc:	2002fd20 	.word	0x2002fd20

08008300 <DMA2_Stream6_IRQHandler>:
void DMA2_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8008300:	4801      	ldr	r0, [pc, #4]	; (8008308 <DMA2_Stream6_IRQHandler+0x8>)
 8008302:	f002 ba41 	b.w	800a788 <HAL_DMA_IRQHandler>
 8008306:	bf00      	nop
 8008308:	20002544 	.word	0x20002544

0800830c <USART6_IRQHandler>:
void USART6_IRQHandler(void)
{
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800830c:	4801      	ldr	r0, [pc, #4]	; (8008314 <USART6_IRQHandler+0x8>)
 800830e:	f00b b999 	b.w	8013644 <HAL_UART_IRQHandler>
 8008312:	bf00      	nop
 8008314:	20002c44 	.word	0x20002c44

08008318 <FPU_IRQHandler>:
 8008318:	4770      	bx	lr
 800831a:	bf00      	nop

0800831c <UART8_IRQHandler>:
void UART8_IRQHandler(void)
{
  /* USER CODE BEGIN UART8_IRQn 0 */

  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 800831c:	4801      	ldr	r0, [pc, #4]	; (8008324 <UART8_IRQHandler+0x8>)
 800831e:	f00b b991 	b.w	8013644 <HAL_UART_IRQHandler>
 8008322:	bf00      	nop
 8008324:	20002d4c 	.word	0x20002d4c

08008328 <_getpid>:
void initialise_monitor_handles() {
}

int _getpid(void) {
	return 1;
}
 8008328:	2001      	movs	r0, #1
 800832a:	4770      	bx	lr

0800832c <_kill>:

int _kill(int pid, int sig) {
	errno = EINVAL;
 800832c:	4b02      	ldr	r3, [pc, #8]	; (8008338 <_kill+0xc>)
 800832e:	2216      	movs	r2, #22
	return -1;
}
 8008330:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 8008334:	601a      	str	r2, [r3, #0]
}
 8008336:	4770      	bx	lr
 8008338:	20030134 	.word	0x20030134

0800833c <_exit>:
	errno = EINVAL;
 800833c:	4b01      	ldr	r3, [pc, #4]	; (8008344 <_exit+0x8>)
 800833e:	2216      	movs	r2, #22
 8008340:	601a      	str	r2, [r3, #0]

void _exit(int status) {
	_kill(status, -1);
	while (1) {
 8008342:	e7fe      	b.n	8008342 <_exit+0x6>
 8008344:	20030134 	.word	0x20030134

08008348 <_read>:
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8008348:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800834a:	1e16      	subs	r6, r2, #0
 800834c:	dd07      	ble.n	800835e <_read+0x16>
 800834e:	460c      	mov	r4, r1
 8008350:	198d      	adds	r5, r1, r6
		*ptr++ = __io_getchar();
 8008352:	f3af 8000 	nop.w
 8008356:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800835a:	42a5      	cmp	r5, r4
 800835c:	d1f9      	bne.n	8008352 <_read+0xa>
	}

	return len;
}
 800835e:	4630      	mov	r0, r6
 8008360:	bd70      	pop	{r4, r5, r6, pc}
 8008362:	bf00      	nop

08008364 <_close>:
	return len;
}

int _close(int file) {
	return -1;
}
 8008364:	f04f 30ff 	mov.w	r0, #4294967295
 8008368:	4770      	bx	lr
 800836a:	bf00      	nop

0800836c <_fstat>:

int _fstat(int file, struct stat *st) {
	st->st_mode = S_IFCHR;
 800836c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8008370:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8008372:	604b      	str	r3, [r1, #4]
}
 8008374:	4770      	bx	lr
 8008376:	bf00      	nop

08008378 <_isatty>:

int _isatty(int file) {
	return 1;
}
 8008378:	2001      	movs	r0, #1
 800837a:	4770      	bx	lr

0800837c <_lseek>:

int _lseek(int file, int ptr, int dir) {
	return 0;
}
 800837c:	2000      	movs	r0, #0
 800837e:	4770      	bx	lr

08008380 <_sbrk>:
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
	const uint8_t *max_heap = (uint8_t*) stack_limit;
	uint8_t *prev_heap_end;

	/* Initalize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8008380:	490d      	ldr	r1, [pc, #52]	; (80083b8 <_sbrk+0x38>)
void* _sbrk(ptrdiff_t incr) {
 8008382:	4603      	mov	r3, r0
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
 8008384:	4a0d      	ldr	r2, [pc, #52]	; (80083bc <_sbrk+0x3c>)
	if (NULL == __sbrk_heap_end) {
 8008386:	6808      	ldr	r0, [r1, #0]
void* _sbrk(ptrdiff_t incr) {
 8008388:	b410      	push	{r4}
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
 800838a:	4c0d      	ldr	r4, [pc, #52]	; (80083c0 <_sbrk+0x40>)
 800838c:	1b12      	subs	r2, r2, r4
	if (NULL == __sbrk_heap_end) {
 800838e:	b170      	cbz	r0, 80083ae <_sbrk+0x2e>
		__sbrk_heap_end = &_end;
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8008390:	4403      	add	r3, r0
 8008392:	4293      	cmp	r3, r2
 8008394:	d803      	bhi.n	800839e <_sbrk+0x1e>

	prev_heap_end = __sbrk_heap_end;
	__sbrk_heap_end += incr;

	return (void*) prev_heap_end;
}
 8008396:	f85d 4b04 	ldr.w	r4, [sp], #4
	__sbrk_heap_end += incr;
 800839a:	600b      	str	r3, [r1, #0]
}
 800839c:	4770      	bx	lr
		errno = ENOMEM;
 800839e:	4b09      	ldr	r3, [pc, #36]	; (80083c4 <_sbrk+0x44>)
 80083a0:	220c      	movs	r2, #12
		return (void*) -1;
 80083a2:	f04f 30ff 	mov.w	r0, #4294967295
}
 80083a6:	f85d 4b04 	ldr.w	r4, [sp], #4
		errno = ENOMEM;
 80083aa:	601a      	str	r2, [r3, #0]
}
 80083ac:	4770      	bx	lr
		__sbrk_heap_end = &_end;
 80083ae:	4c06      	ldr	r4, [pc, #24]	; (80083c8 <_sbrk+0x48>)
 80083b0:	4620      	mov	r0, r4
 80083b2:	600c      	str	r4, [r1, #0]
 80083b4:	e7ec      	b.n	8008390 <_sbrk+0x10>
 80083b6:	bf00      	nop
 80083b8:	20003490 	.word	0x20003490
 80083bc:	20080000 	.word	0x20080000
 80083c0:	00007800 	.word	0x00007800
 80083c4:	20030134 	.word	0x20030134
 80083c8:	20030160 	.word	0x20030160

080083cc <SystemInit>:
 * @retval None
 */
void SystemInit(void) {
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80083cc:	4a0f      	ldr	r2, [pc, #60]	; (800840c <SystemInit+0x40>)
  #endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set HSION bit */
	RCC->CR |= (uint32_t) 0x00000001;
 80083ce:	4b10      	ldr	r3, [pc, #64]	; (8008410 <SystemInit+0x44>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80083d0:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;

	/* Reset HSEON, CSSON and PLLON bits */
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 80083d4:	490f      	ldr	r1, [pc, #60]	; (8008414 <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80083d6:	f440 0070 	orr.w	r0, r0, #15728640	; 0xf00000
void SystemInit(void) {
 80083da:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80083dc:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
	RCC->CFGR = 0x00000000;
 80083e0:	2400      	movs	r4, #0
	RCC->CR |= (uint32_t) 0x00000001;
 80083e2:	6818      	ldr	r0, [r3, #0]
 80083e4:	f040 0001 	orr.w	r0, r0, #1
 80083e8:	6018      	str	r0, [r3, #0]
	RCC->CFGR = 0x00000000;
 80083ea:	609c      	str	r4, [r3, #8]
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 80083ec:	6818      	ldr	r0, [r3, #0]
 80083ee:	4001      	ands	r1, r0

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x24003010;
 80083f0:	4809      	ldr	r0, [pc, #36]	; (8008418 <SystemInit+0x4c>)
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 80083f2:	6019      	str	r1, [r3, #0]
	RCC->PLLCFGR = 0x24003010;
 80083f4:	6058      	str	r0, [r3, #4]

	/* Reset HSEBYP bit */
	RCC->CR &= (uint32_t) 0xFFFBFFFF;
 80083f6:	6819      	ldr	r1, [r3, #0]
#else
  extern unsigned int* _progstart;

//	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
//	SCB->VTOR = 0x8100000 | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
	SCB->VTOR = (unsigned long)&_progstart | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80083f8:	4808      	ldr	r0, [pc, #32]	; (800841c <SystemInit+0x50>)
	RCC->CR &= (uint32_t) 0xFFFBFFFF;
 80083fa:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 80083fe:	6019      	str	r1, [r3, #0]
	RCC->CIR = 0x00000000;
 8008400:	60dc      	str	r4, [r3, #12]

#endif
}
 8008402:	f85d 4b04 	ldr.w	r4, [sp], #4
	SCB->VTOR = (unsigned long)&_progstart | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008406:	6090      	str	r0, [r2, #8]
}
 8008408:	4770      	bx	lr
 800840a:	bf00      	nop
 800840c:	e000ed00 	.word	0xe000ed00
 8008410:	40023800 	.word	0x40023800
 8008414:	fef6ffff 	.word	0xfef6ffff
 8008418:	24003010 	.word	0x24003010
 800841c:	08000000 	.word	0x08000000

08008420 <dnsfound>:
}

// Delayed DNS lookup result callback

void dnsfound(const char *name, const ip_addr_t *ipaddr, void *callback_arg) {
	if (ipaddr->addr == NULL) {
 8008420:	680b      	ldr	r3, [r1, #0]
 8008422:	4a03      	ldr	r2, [pc, #12]	; (8008430 <dnsfound+0x10>)
		ip_ready = -1;
 8008424:	2b00      	cmp	r3, #0
 8008426:	bf08      	it	eq
 8008428:	f04f 33ff 	moveq.w	r3, #4294967295
 800842c:	6013      	str	r3, [r2, #0]
	} else
		ip_ready = ipaddr->addr;
}
 800842e:	4770      	bx	lr
 8008430:	200034a4 	.word	0x200034a4

08008434 <myreboot>:
void myreboot(char *msg) {
 8008434:	4601      	mov	r1, r0
	printf("%s, ... rebooting\n", msg);
 8008436:	480a      	ldr	r0, [pc, #40]	; (8008460 <myreboot+0x2c>)
void myreboot(char *msg) {
 8008438:	b508      	push	{r3, lr}
	printf("%s, ... rebooting\n", msg);
 800843a:	f01e f90b 	bl	8026654 <iprintf>
	osDelay(2000);
 800843e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8008442:	f00e f887 	bl	8016554 <osDelay>
	__ASM volatile ("dsb 0xF":::"memory");
 8008446:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800844a:	4906      	ldr	r1, [pc, #24]	; (8008464 <myreboot+0x30>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800844c:	4b06      	ldr	r3, [pc, #24]	; (8008468 <myreboot+0x34>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800844e:	68ca      	ldr	r2, [r1, #12]
 8008450:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8008454:	4313      	orrs	r3, r2
 8008456:	60cb      	str	r3, [r1, #12]
 8008458:	f3bf 8f4f 	dsb	sy
    __NOP();
 800845c:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 800845e:	e7fd      	b.n	800845c <myreboot+0x28>
 8008460:	0802d9d0 	.word	0x0802d9d0
 8008464:	e000ed00 	.word	0xe000ed00
 8008468:	05fa0004 	.word	0x05fa0004

0800846c <sendudp>:
/*inline*/err_t sendudp(struct udp_pcb *pcb, struct pbuf *ps, const ip_addr_t *dst_ip, u16_t dst_port) {
 800846c:	b500      	push	{lr}
 800846e:	b083      	sub	sp, #12
	err = udp_sendto(pcb, ps, &udpdestip, UDP_PORT_NO);
 8008470:	f241 3388 	movw	r3, #5000	; 0x1388
 8008474:	4a16      	ldr	r2, [pc, #88]	; (80084d0 <sendudp+0x64>)
 8008476:	f019 f857 	bl	8021528 <udp_sendto>
 800847a:	f88d 0007 	strb.w	r0, [sp, #7]
	if (err != ERR_OK) {
 800847e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8008482:	b943      	cbnz	r3, 8008496 <sendudp+0x2a>
 8008484:	b25a      	sxtb	r2, r3
		busycount = 0;
 8008486:	4b13      	ldr	r3, [pc, #76]	; (80084d4 <sendudp+0x68>)
 8008488:	601a      	str	r2, [r3, #0]
	return (err);
 800848a:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 800848e:	b240      	sxtb	r0, r0
 8008490:	b003      	add	sp, #12
 8008492:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("sendudp: err %i\n", err);
 8008496:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800849a:	480f      	ldr	r0, [pc, #60]	; (80084d8 <sendudp+0x6c>)
 800849c:	b249      	sxtb	r1, r1
 800849e:	f01e f8d9 	bl	8026654 <iprintf>
		vTaskDelay(100); //some delay!
 80084a2:	2064      	movs	r0, #100	; 0x64
 80084a4:	f00f fc88 	bl	8017db8 <vTaskDelay>
		if (err == ERR_MEM) {
 80084a8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80084ac:	2bff      	cmp	r3, #255	; 0xff
 80084ae:	d00c      	beq.n	80084ca <sendudp+0x5e>
		if (err == ERR_USE) {
 80084b0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80084b4:	2bf8      	cmp	r3, #248	; 0xf8
 80084b6:	d1e8      	bne.n	800848a <sendudp+0x1e>
			if (busycount++ > 10)
 80084b8:	4a06      	ldr	r2, [pc, #24]	; (80084d4 <sendudp+0x68>)
 80084ba:	6813      	ldr	r3, [r2, #0]
 80084bc:	1c59      	adds	r1, r3, #1
 80084be:	2b0a      	cmp	r3, #10
 80084c0:	6011      	str	r1, [r2, #0]
 80084c2:	dde2      	ble.n	800848a <sendudp+0x1e>
				myreboot("sendudp: udp always busy");
 80084c4:	4805      	ldr	r0, [pc, #20]	; (80084dc <sendudp+0x70>)
 80084c6:	f7ff ffb5 	bl	8008434 <myreboot>
			myreboot("sendudp: out of mem");
 80084ca:	4805      	ldr	r0, [pc, #20]	; (80084e0 <sendudp+0x74>)
 80084cc:	f7ff ffb2 	bl	8008434 <myreboot>
 80084d0:	200034bc 	.word	0x200034bc
 80084d4:	20003494 	.word	0x20003494
 80084d8:	0802d9e4 	.word	0x0802d9e4
 80084dc:	0802da0c 	.word	0x0802da0c
 80084e0:	0802d9f8 	.word	0x0802d9f8

080084e4 <sendstatus>:
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 80084e4:	4b25      	ldr	r3, [pc, #148]	; (800857c <sendstatus+0x98>)
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 80084e6:	4684      	mov	ip, r0
 80084e8:	4610      	mov	r0, r2
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 80084ea:	f9b3 3000 	ldrsh.w	r3, [r3]
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 80084ee:	b570      	push	{r4, r5, r6, lr}
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 80084f0:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 80084f4:	4c22      	ldr	r4, [pc, #136]	; (8008580 <sendstatus+0x9c>)
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 80084f6:	b082      	sub	sp, #8
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 80084f8:	6825      	ldr	r5, [r4, #0]
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 80084fa:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 80084fe:	4c21      	ldr	r4, [pc, #132]	; (8008584 <sendstatus+0xa0>)
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8008500:	f3c2 020b 	ubfx	r2, r2, #0, #12
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 8008504:	f3c5 050b 	ubfx	r5, r5, #0, #12
 8008508:	f9b4 e000 	ldrsh.w	lr, [r4]
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 800850c:	4c1e      	ldr	r4, [pc, #120]	; (8008588 <sendstatus+0xa4>)
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 800850e:	f1be 0f07 	cmp.w	lr, #7
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8008512:	ea4f 3e0e 	mov.w	lr, lr, lsl #12
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8008516:	f8a4 2072 	strh.w	r2, [r4, #114]	; 0x72
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 800851a:	4a1c      	ldr	r2, [pc, #112]	; (800858c <sendstatus+0xa8>)
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 800851c:	bfc8      	it	gt
 800851e:	f445 5580 	orrgt.w	r5, r5, #4096	; 0x1000
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8008522:	f40e 4ee0 	and.w	lr, lr, #28672	; 0x7000
 8008526:	8812      	ldrh	r2, [r2, #0]
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 8008528:	f8a4 5062 	strh.w	r5, [r4, #98]	; 0x62
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 800852c:	1a9b      	subs	r3, r3, r2
 800852e:	4d18      	ldr	r5, [pc, #96]	; (8008590 <sendstatus+0xac>)
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8008530:	4a18      	ldr	r2, [pc, #96]	; (8008594 <sendstatus+0xb0>)
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8008532:	2b00      	cmp	r3, #0
 8008534:	882d      	ldrh	r5, [r5, #0]
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8008536:	6812      	ldr	r2, [r2, #0]
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8008538:	bfb8      	it	lt
 800853a:	425b      	neglt	r3, r3
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 800853c:	6f66      	ldr	r6, [r4, #116]	; 0x74
 800853e:	0212      	lsls	r2, r2, #8
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8008540:	442b      	add	r3, r5
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8008542:	4d15      	ldr	r5, [pc, #84]	; (8008598 <sendstatus+0xb4>)
 8008544:	b292      	uxth	r2, r2
 8008546:	782d      	ldrb	r5, [r5, #0]
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8008548:	ea43 030e 	orr.w	r3, r3, lr
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 800854c:	432a      	orrs	r2, r5
 800854e:	4d13      	ldr	r5, [pc, #76]	; (800859c <sendstatus+0xb8>)
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8008550:	b29b      	uxth	r3, r3
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8008552:	4035      	ands	r5, r6
 8008554:	432a      	orrs	r2, r5
 8008556:	6762      	str	r2, [r4, #116]	; 0x74
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8008558:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
	((uint8_t*) (ps->payload))[3] = stype; // timed status pkt type
 800855c:	684b      	ldr	r3, [r1, #4]
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 800855e:	4a10      	ldr	r2, [pc, #64]	; (80085a0 <sendstatus+0xbc>)
	((uint8_t*) (ps->payload))[3] = stype; // timed status pkt type
 8008560:	f883 c003 	strb.w	ip, [r3, #3]
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 8008564:	f241 3388 	movw	r3, #5000	; 0x1388
 8008568:	f7ff ff80 	bl	800846c <sendudp>
 800856c:	f88d 0007 	strb.w	r0, [sp, #7]
	statuspkt.udppknum++;
 8008570:	6823      	ldr	r3, [r4, #0]
 8008572:	3301      	adds	r3, #1
 8008574:	6023      	str	r3, [r4, #0]
}
 8008576:	b002      	add	sp, #8
 8008578:	bd70      	pop	{r4, r5, r6, pc}
 800857a:	bf00      	nop
 800857c:	20000780 	.word	0x20000780
 8008580:	2000072c 	.word	0x2000072c
 8008584:	20003428 	.word	0x20003428
 8008588:	20003034 	.word	0x20003034
 800858c:	20000738 	.word	0x20000738
 8008590:	20000002 	.word	0x20000002
 8008594:	20000734 	.word	0x20000734
 8008598:	20000714 	.word	0x20000714
 800859c:	ffff0000 	.word	0xffff0000
 80085a0:	200034bc 	.word	0x200034bc

080085a4 <dnslookup>:

// set destination server IP using DNS lookup
int dnslookup(char *name, struct ip4_addr *ip) {
 80085a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085a6:	4604      	mov	r4, r0
 80085a8:	460f      	mov	r7, r1
	int i, err = 0;

	printf("DNS Resolving %s ", name);
 80085aa:	4818      	ldr	r0, [pc, #96]	; (800860c <dnslookup+0x68>)
 80085ac:	4621      	mov	r1, r4
//	osDelay(500);
	ip_ready = 0;
 80085ae:	4e18      	ldr	r6, [pc, #96]	; (8008610 <dnslookup+0x6c>)
	printf("DNS Resolving %s ", name);
 80085b0:	f01e f850 	bl	8026654 <iprintf>
	ip_ready = 0;
 80085b4:	2300      	movs	r3, #0
	err = dns_gethostbyname(name, ip, dnsfound, 0);
 80085b6:	4620      	mov	r0, r4
 80085b8:	4a16      	ldr	r2, [pc, #88]	; (8008614 <dnslookup+0x70>)
 80085ba:	4639      	mov	r1, r7
	ip_ready = 0;
 80085bc:	6033      	str	r3, [r6, #0]
	err = dns_gethostbyname(name, ip, dnsfound, 0);
 80085be:	f012 fc57 	bl	801ae70 <dns_gethostbyname>
 80085c2:	4604      	mov	r4, r0

	switch (err) {
 80085c4:	3005      	adds	r0, #5
 80085c6:	d005      	beq.n	80085d4 <dnslookup+0x30>
 80085c8:	b114      	cbz	r4, 80085d0 <dnslookup+0x2c>
			}
			if (err == ERR_OK)
				break;
		} // falls through on timeout
	default:
		printf("****** gethostbyname failed *****\n ");
 80085ca:	4813      	ldr	r0, [pc, #76]	; (8008618 <dnslookup+0x74>)
 80085cc:	f01e f842 	bl	8026654 <iprintf>
		break;
	}
	return (err);
}
 80085d0:	4620      	mov	r0, r4
 80085d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("gethostbyname INPROGRESS");
 80085d4:	4811      	ldr	r0, [pc, #68]	; (800861c <dnslookup+0x78>)
 80085d6:	2514      	movs	r5, #20
 80085d8:	f01e f83c 	bl	8026654 <iprintf>
		for (i = 0; i < 20; i++) {
 80085dc:	e001      	b.n	80085e2 <dnslookup+0x3e>
 80085de:	3d01      	subs	r5, #1
 80085e0:	d0f3      	beq.n	80085ca <dnslookup+0x26>
			osDelay(1000);		// give it 20 seconds
 80085e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80085e6:	f00d ffb5 	bl	8016554 <osDelay>
			printf(".");
 80085ea:	202e      	movs	r0, #46	; 0x2e
 80085ec:	f01e f84a 	bl	8026684 <putchar>
			if (ip_ready) {
 80085f0:	6833      	ldr	r3, [r6, #0]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d0f3      	beq.n	80085de <dnslookup+0x3a>
				if (ip_ready == -1) {
 80085f6:	1c5a      	adds	r2, r3, #1
 80085f8:	d002      	beq.n	8008600 <dnslookup+0x5c>
				return (ERR_OK);
 80085fa:	2400      	movs	r4, #0
				ip->addr = ip_ready;
 80085fc:	603b      	str	r3, [r7, #0]
				return (ERR_OK);
 80085fe:	e7e7      	b.n	80085d0 <dnslookup+0x2c>
					ip->addr = "127.0.0.1";	// safe ?
 8008600:	4b07      	ldr	r3, [pc, #28]	; (8008620 <dnslookup+0x7c>)
					return (ERR_TIMEOUT);	// not always timeout, but some error
 8008602:	f06f 0402 	mvn.w	r4, #2
					ip->addr = "127.0.0.1";	// safe ?
 8008606:	603b      	str	r3, [r7, #0]
					return (ERR_TIMEOUT);	// not always timeout, but some error
 8008608:	e7e2      	b.n	80085d0 <dnslookup+0x2c>
 800860a:	bf00      	nop
 800860c:	0802da28 	.word	0x0802da28
 8008610:	200034a4 	.word	0x200034a4
 8008614:	08008421 	.word	0x08008421
 8008618:	0802da64 	.word	0x0802da64
 800861c:	0802da3c 	.word	0x0802da3c
 8008620:	0802da58 	.word	0x0802da58

08008624 <locateudp>:

uint32_t locateudp()		// called from LPtask every n seconds
{
 8008624:	b510      	push	{r4, lr}
	volatile err_t err;
	uint32_t ip = 0;

	printf("Finding %s for UDP streaming\n", udp_target);
 8008626:	4914      	ldr	r1, [pc, #80]	; (8008678 <locateudp+0x54>)
{
 8008628:	b084      	sub	sp, #16
	printf("Finding %s for UDP streaming\n", udp_target);
 800862a:	4814      	ldr	r0, [pc, #80]	; (800867c <locateudp+0x58>)
 800862c:	f01e f812 	bl	8026654 <iprintf>
	err = dnslookup(udp_target, &udpdestip);
 8008630:	4913      	ldr	r1, [pc, #76]	; (8008680 <locateudp+0x5c>)
 8008632:	4811      	ldr	r0, [pc, #68]	; (8008678 <locateudp+0x54>)
 8008634:	f7ff ffb6 	bl	80085a4 <dnslookup>
 8008638:	b240      	sxtb	r0, r0
 800863a:	f88d 000f 	strb.w	r0, [sp, #15]
	if (err)
 800863e:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8008642:	b9a3      	cbnz	r3, 800866e <locateudp+0x4a>
		rebootme(3);

	ip = udpdestip.addr;
 8008644:	4b0e      	ldr	r3, [pc, #56]	; (8008680 <locateudp+0x5c>)
	sprintf(udp_ips, "%lu.%lu.%lu.%lu", ip & 0xff, (ip & 0xff00) >> 8, (ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);
 8008646:	490f      	ldr	r1, [pc, #60]	; (8008684 <locateudp+0x60>)
	ip = udpdestip.addr;
 8008648:	681c      	ldr	r4, [r3, #0]
	sprintf(udp_ips, "%lu.%lu.%lu.%lu", ip & 0xff, (ip & 0xff00) >> 8, (ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);
 800864a:	480f      	ldr	r0, [pc, #60]	; (8008688 <locateudp+0x64>)
 800864c:	0e22      	lsrs	r2, r4, #24
 800864e:	f3c4 4307 	ubfx	r3, r4, #16, #8
 8008652:	e9cd 3200 	strd	r3, r2, [sp]
 8008656:	f3c4 2307 	ubfx	r3, r4, #8, #8
 800865a:	b2e2      	uxtb	r2, r4
 800865c:	f01e f9e4 	bl	8026a28 <siprintf>
	printf("\nUDP Target IP: %s\n", udp_ips);
 8008660:	4909      	ldr	r1, [pc, #36]	; (8008688 <locateudp+0x64>)
 8008662:	480a      	ldr	r0, [pc, #40]	; (800868c <locateudp+0x68>)
 8008664:	f01d fff6 	bl	8026654 <iprintf>
	return (ip);
}
 8008668:	4620      	mov	r0, r4
 800866a:	b004      	add	sp, #16
 800866c:	bd10      	pop	{r4, pc}
		rebootme(3);
 800866e:	2003      	movs	r0, #3
 8008670:	f7fb faf8 	bl	8003c64 <rebootme>
 8008674:	e7e6      	b.n	8008644 <locateudp+0x20>
 8008676:	bf00      	nop
 8008678:	20003528 	.word	0x20003528
 800867c:	0802da88 	.word	0x0802da88
 8008680:	200034bc 	.word	0x200034bc
 8008684:	0802daa8 	.word	0x0802daa8
 8008688:	200034ac 	.word	0x200034ac
 800868c:	0802dab8 	.word	0x0802dab8

08008690 <startudp>:

void startudp(uint32_t ip) {
 8008690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008694:	ed2d 8b02 	vpush	{d8}
 8008698:	b085      	sub	sp, #20
	volatile err_t err;
	int i;

//printf("Startudp:\n");
	/* Store the handle of the calling task. */
	xTaskToNotify = xTaskGetCurrentTaskHandle();
 800869a:	f00f fcb5 	bl	8018008 <xTaskGetCurrentTaskHandle>
 800869e:	4b75      	ldr	r3, [pc, #468]	; (8008874 <startudp+0x1e4>)
 80086a0:	4602      	mov	r2, r0
	osDelay(1000);
 80086a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	xTaskToNotify = xTaskGetCurrentTaskHandle();
 80086a6:	601a      	str	r2, [r3, #0]
	osDelay(1000);
 80086a8:	f00d ff54 	bl	8016554 <osDelay>

	/* get new pcbs */
	pcb = udp_new();
 80086ac:	f019 f808 	bl	80216c0 <udp_new>
	if (pcb == NULL) {
 80086b0:	2800      	cmp	r0, #0
 80086b2:	f000 80ce 	beq.w	8008852 <startudp+0x1c2>
			;
		return;
	}

	/* bind to any IP address on port UDP_PORT_NO */
	if (udp_bind(pcb, IP_ADDR_ANY, UDP_PORT_NO) != ERR_OK) {
 80086b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80086ba:	496f      	ldr	r1, [pc, #444]	; (8008878 <startudp+0x1e8>)
 80086bc:	ee08 0a10 	vmov	s16, r0
 80086c0:	f018 fdae 	bl	8021220 <udp_bind>
 80086c4:	4605      	mov	r5, r0
 80086c6:	2800      	cmp	r0, #0
 80086c8:	f040 80bf 	bne.w	800884a <startudp+0x1ba>
			;
	}

//	udp_recv(pcb, myudp_recv, NULL);

	p1 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 80086cc:	2241      	movs	r2, #65	; 0x41
 80086ce:	f44f 61b8 	mov.w	r1, #1472	; 0x5c0
 80086d2:	2036      	movs	r0, #54	; 0x36
 80086d4:	f013 fd22 	bl	801c11c <pbuf_alloc>

	if (p1 == NULL) {
 80086d8:	9000      	str	r0, [sp, #0]
 80086da:	2800      	cmp	r0, #0
 80086dc:	f000 80bd 	beq.w	800885a <startudp+0x1ca>
		printf("startudp: p1 buf_alloc failed!\n");
		return;
	}
	p1->payload = &(*pktbuf)[0];
 80086e0:	4c66      	ldr	r4, [pc, #408]	; (800887c <startudp+0x1ec>)
//	p1->len = ADCBUFSIZE;

	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 80086e2:	f44f 61b8 	mov.w	r1, #1472	; 0x5c0
	p1->payload = &(*pktbuf)[0];
 80086e6:	9a00      	ldr	r2, [sp, #0]
	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 80086e8:	2036      	movs	r0, #54	; 0x36
	p1->payload = &(*pktbuf)[0];
 80086ea:	6823      	ldr	r3, [r4, #0]
 80086ec:	6053      	str	r3, [r2, #4]
	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 80086ee:	2241      	movs	r2, #65	; 0x41
 80086f0:	f013 fd14 	bl	801c11c <pbuf_alloc>
	if (p2 == NULL) {
 80086f4:	9001      	str	r0, [sp, #4]
 80086f6:	2800      	cmp	r0, #0
 80086f8:	f000 80b7 	beq.w	800886a <startudp+0x1da>
		printf("startudp: p2 buf_alloc failed!\n");
		return;
	}
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 80086fc:	6823      	ldr	r3, [r4, #0]

//	p2->len = ADCBUFSIZE;

// trailing packet status packet
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 80086fe:	219c      	movs	r1, #156	; 0x9c
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 8008700:	9a01      	ldr	r2, [sp, #4]
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 8008702:	2036      	movs	r0, #54	; 0x36
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 8008704:	f503 63b8 	add.w	r3, r3, #1472	; 0x5c0
 8008708:	6053      	str	r3, [r2, #4]
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 800870a:	2201      	movs	r2, #1
 800870c:	f013 fd06 	bl	801c11c <pbuf_alloc>
	if (ps == NULL) {
 8008710:	ee08 0a90 	vmov	s17, r0
 8008714:	2800      	cmp	r0, #0
 8008716:	f000 80aa 	beq.w	800886e <startudp+0x1de>
		printf("startudp: ps buf_alloc failed!\n");
		return;
	}
	ps->payload = &statuspkt;	// point at status / GPS data
 800871a:	4c59      	ldr	r4, [pc, #356]	; (8008880 <startudp+0x1f0>)
 800871c:	4f59      	ldr	r7, [pc, #356]	; (8008884 <startudp+0x1f4>)
 800871e:	6044      	str	r4, [r0, #4]

	osDelay(5000);
 8008720:	f241 3088 	movw	r0, #5000	; 0x1388
 8008724:	f00d ff16 	bl	8016554 <osDelay>

	statuspkt.auxstatus1 = 0;
	statuspkt.adcudpover = 0;		// debug use count overruns
	statuspkt.trigcount = 0;		// debug use adc trigger count
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
	statuspkt.telltale1 = 0xDEC0EDFE; //  0xFEEDC0DE marker at the end of each status packet
 8008728:	4b57      	ldr	r3, [pc, #348]	; (8008888 <startudp+0x1f8>)
	statuspkt.auxstatus1 = 0;
 800872a:	6765      	str	r5, [r4, #116]	; 0x74

	netup = 1; // this is incomplete - it should be set by the phys layer also
 800872c:	2201      	movs	r2, #1
	statuspkt.adcudpover = 0;		// debug use count overruns
 800872e:	67a5      	str	r5, [r4, #120]	; 0x78
	statuspkt.trigcount = 0;		// debug use adc trigger count
 8008730:	67e5      	str	r5, [r4, #124]	; 0x7c
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
 8008732:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
	statuspkt.telltale1 = 0xDEC0EDFE; //  0xFEEDC0DE marker at the end of each status packet
 8008736:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	netup = 1; // this is incomplete - it should be set by the phys layer also
 800873a:	4b54      	ldr	r3, [pc, #336]	; (800888c <startudp+0x1fc>)
	printf("Arming UDP Railgun\nSystem ready and operating....\n");
 800873c:	4854      	ldr	r0, [pc, #336]	; (8008890 <startudp+0x200>)
 800873e:	4e55      	ldr	r6, [pc, #340]	; (8008894 <startudp+0x204>)
 8008740:	f8df b188 	ldr.w	fp, [pc, #392]	; 80088cc <startudp+0x23c>
 8008744:	f8df a188 	ldr.w	sl, [pc, #392]	; 80088d0 <startudp+0x240>
 8008748:	f8df 8188 	ldr.w	r8, [pc, #392]	; 80088d4 <startudp+0x244>
				((uint8_t*) (pd->payload))[0] = statuspkt.udppknum & 0xff;
				((uint8_t*) (pd->payload))[1] = (statuspkt.udppknum & 0xff00) >> 8;
				((uint8_t*) (pd->payload))[2] = (statuspkt.udppknum & 0xff0000) >> 16;

				while (pd->ref != 1) {	// old packet not finished with yet
					printf("*******send sample failed p->ref = %d *******\n", pd->ref);
 800874c:	4d52      	ldr	r5, [pc, #328]	; (8008898 <startudp+0x208>)
	netup = 1; // this is incomplete - it should be set by the phys layer also
 800874e:	701a      	strb	r2, [r3, #0]
	printf("Arming UDP Railgun\nSystem ready and operating....\n");
 8008750:	f01e f81c 	bl	802678c <puts>
		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 8008754:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8008758:	2001      	movs	r0, #1
 800875a:	f00f fd9d 	bl	8018298 <ulTaskNotifyTake>
		if (ulNotificationValue > 0) {		// we were notified
 800875e:	2800      	cmp	r0, #0
 8008760:	d05a      	beq.n	8008818 <startudp+0x188>
			sigsend = 0;
 8008762:	2300      	movs	r3, #0
 8008764:	603b      	str	r3, [r7, #0]
			if ((gpslocked) && (jabbertimeout == 0) && (!(globalfreeze))) { // only send if adc threshold was exceeded and GPS is locked
 8008766:	7833      	ldrb	r3, [r6, #0]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d0f3      	beq.n	8008754 <startudp+0xc4>
 800876c:	f8db 3000 	ldr.w	r3, [fp]
 8008770:	f8da 2000 	ldr.w	r2, [sl]
 8008774:	4313      	orrs	r3, r2
 8008776:	d1ed      	bne.n	8008754 <startudp+0xc4>
				pd = (dmabufno) ? p2 : p1; // which dma buffer to send, dmabuf is last filled buffer, 0 or 1
 8008778:	4a48      	ldr	r2, [pc, #288]	; (800889c <startudp+0x20c>)
 800877a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800877e:	6812      	ldr	r2, [r2, #0]
 8008780:	2a00      	cmp	r2, #0
 8008782:	bf08      	it	eq
 8008784:	4601      	moveq	r1, r0
				((uint8_t*) (pd->payload))[3] = 0;	// pkt type
 8008786:	684a      	ldr	r2, [r1, #4]
				pd = (dmabufno) ? p2 : p1; // which dma buffer to send, dmabuf is last filled buffer, 0 or 1
 8008788:	4689      	mov	r9, r1
				((uint8_t*) (pd->payload))[3] = 0;	// pkt type
 800878a:	70d3      	strb	r3, [r2, #3]
				((uint8_t*) (pd->payload))[0] = statuspkt.udppknum & 0xff;
 800878c:	6822      	ldr	r2, [r4, #0]
 800878e:	684b      	ldr	r3, [r1, #4]
 8008790:	701a      	strb	r2, [r3, #0]
				((uint8_t*) (pd->payload))[1] = (statuspkt.udppknum & 0xff00) >> 8;
 8008792:	6823      	ldr	r3, [r4, #0]
 8008794:	684a      	ldr	r2, [r1, #4]
 8008796:	0a1b      	lsrs	r3, r3, #8
 8008798:	7053      	strb	r3, [r2, #1]
				((uint8_t*) (pd->payload))[2] = (statuspkt.udppknum & 0xff0000) >> 16;
 800879a:	6823      	ldr	r3, [r4, #0]
 800879c:	684a      	ldr	r2, [r1, #4]
 800879e:	0c1b      	lsrs	r3, r3, #16
 80087a0:	7093      	strb	r3, [r2, #2]
				while (pd->ref != 1) {	// old packet not finished with yet
 80087a2:	7b89      	ldrb	r1, [r1, #14]
 80087a4:	2901      	cmp	r1, #1
 80087a6:	d006      	beq.n	80087b6 <startudp+0x126>
					printf("*******send sample failed p->ref = %d *******\n", pd->ref);
 80087a8:	4628      	mov	r0, r5
 80087aa:	f01d ff53 	bl	8026654 <iprintf>
				while (pd->ref != 1) {	// old packet not finished with yet
 80087ae:	f899 100e 	ldrb.w	r1, [r9, #14]
 80087b2:	2901      	cmp	r1, #1
 80087b4:	d1f8      	bne.n	80087a8 <startudp+0x118>
				}

				err = sendudp(pcb, pd, &udpdestip, UDP_PORT_NO);		// send the sample packet
 80087b6:	f241 3388 	movw	r3, #5000	; 0x1388
 80087ba:	4649      	mov	r1, r9
 80087bc:	4a38      	ldr	r2, [pc, #224]	; (80088a0 <startudp+0x210>)
 80087be:	ee18 0a10 	vmov	r0, s16
 80087c2:	f7ff fe53 	bl	800846c <sendudp>
 80087c6:	f88d 000f 	strb.w	r0, [sp, #15]

				statuspkt.udpsent++;	// debug no of sample packets set
 80087ca:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80087ce:	3301      	adds	r3, #1
 80087d0:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
				statuspkt.adcpktssent++;	// UDP sample packet counter
 80087d4:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80087d8:	3301      	adds	r3, #1
 80087da:	b29b      	uxth	r3, r3
 80087dc:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
				statuspkt.udppknum++;		// UDP packet number
 80087e0:	6823      	ldr	r3, [r4, #0]
 80087e2:	3301      	adds	r3, #1
 80087e4:	6023      	str	r3, [r4, #0]
					printf("******* end sample status: ps->ref = %d *******\n", ps->ref);
					vTaskDelay(0); // but we need wait to update the data packet next, so wait
				}
#endif
				/* send end of sequence status packet if end of batch sequence */
				if (sendendstatus > 0) {
 80087e6:	4b2f      	ldr	r3, [pc, #188]	; (80088a4 <startudp+0x214>)
 80087e8:	781b      	ldrb	r3, [r3, #0]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d0b2      	beq.n	8008754 <startudp+0xc4>
//					if (jabbertimeout == 0)	// terminate curtailed sequence???
						sendstatus(ENDSEQ, ps, pcb, adcbatchid); // send end of seq status
 80087ee:	492e      	ldr	r1, [pc, #184]	; (80088a8 <startudp+0x218>)
 80087f0:	ee18 2a10 	vmov	r2, s16
 80087f4:	2001      	movs	r0, #1
 80087f6:	780b      	ldrb	r3, [r1, #0]
 80087f8:	ee18 1a90 	vmov	r1, s17
 80087fc:	f7ff fe72 	bl	80084e4 <sendstatus>
					sendendstatus = 0;	// cancel the flag
 8008800:	2300      	movs	r3, #0
 8008802:	4a28      	ldr	r2, [pc, #160]	; (80088a4 <startudp+0x214>)
		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 8008804:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8008808:	2001      	movs	r0, #1
					statuspkt.adcpktssent = 0;	// end of sequence so start again at 0
 800880a:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
					sendendstatus = 0;	// cancel the flag
 800880e:	7013      	strb	r3, [r2, #0]
		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 8008810:	f00f fd42 	bl	8018298 <ulTaskNotifyTake>
		if (ulNotificationValue > 0) {		// we were notified
 8008814:	2800      	cmp	r0, #0
 8008816:	d1a4      	bne.n	8008762 <startudp+0xd2>
	if ((t1sec != talive) && (t1sec % STAT_TIME == 0)) { // this is a temporary mech to send timed status pkts...
 8008818:	4b24      	ldr	r3, [pc, #144]	; (80088ac <startudp+0x21c>)
 800881a:	f8d8 2000 	ldr.w	r2, [r8]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	4293      	cmp	r3, r2
 8008822:	d097      	beq.n	8008754 <startudp+0xc4>
 8008824:	4a22      	ldr	r2, [pc, #136]	; (80088b0 <startudp+0x220>)
 8008826:	4923      	ldr	r1, [pc, #140]	; (80088b4 <startudp+0x224>)
 8008828:	fb02 f203 	mul.w	r2, r2, r3
 800882c:	ebb1 0ff2 	cmp.w	r1, r2, ror #3
 8008830:	d390      	bcc.n	8008754 <startudp+0xc4>
		talive = t1sec;
 8008832:	f8c8 3000 	str.w	r3, [r8]
		sendstatus(TIMED, ps, pcb, batchid);
 8008836:	ee18 2a10 	vmov	r2, s16
 800883a:	4b1b      	ldr	r3, [pc, #108]	; (80088a8 <startudp+0x218>)
 800883c:	ee18 1a90 	vmov	r1, s17
 8008840:	2002      	movs	r0, #2
 8008842:	781b      	ldrb	r3, [r3, #0]
 8008844:	f7ff fe4e 	bl	80084e4 <sendstatus>
 8008848:	e784      	b.n	8008754 <startudp+0xc4>
		printf("startudp: udp_bind failed!\n");
 800884a:	481b      	ldr	r0, [pc, #108]	; (80088b8 <startudp+0x228>)
 800884c:	f01d ff9e 	bl	802678c <puts>
		for (;;)
 8008850:	e7fe      	b.n	8008850 <startudp+0x1c0>
		printf("startudp: udp_new failed!\n");
 8008852:	481a      	ldr	r0, [pc, #104]	; (80088bc <startudp+0x22c>)
 8008854:	f01d ff9a 	bl	802678c <puts>
		for (;;)
 8008858:	e7fe      	b.n	8008858 <startudp+0x1c8>
		printf("startudp: p1 buf_alloc failed!\n");
 800885a:	4819      	ldr	r0, [pc, #100]	; (80088c0 <startudp+0x230>)
			sendtimedstatus(ps, pcb, adcbatchid);
//			printf("ulNotificationValue = %d\n",ulNotificationValue );
		}

	} // forever while
}
 800885c:	b005      	add	sp, #20
 800885e:	ecbd 8b02 	vpop	{d8}
 8008862:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("startudp: ps buf_alloc failed!\n");
 8008866:	f01d bf91 	b.w	802678c <puts>
		printf("startudp: p2 buf_alloc failed!\n");
 800886a:	4816      	ldr	r0, [pc, #88]	; (80088c4 <startudp+0x234>)
 800886c:	e7f6      	b.n	800885c <startudp+0x1cc>
		printf("startudp: ps buf_alloc failed!\n");
 800886e:	4816      	ldr	r0, [pc, #88]	; (80088c8 <startudp+0x238>)
 8008870:	e7f4      	b.n	800885c <startudp+0x1cc>
 8008872:	bf00      	nop
 8008874:	20000838 	.word	0x20000838
 8008878:	080471e4 	.word	0x080471e4
 800887c:	20000784 	.word	0x20000784
 8008880:	20003034 	.word	0x20003034
 8008884:	2000079c 	.word	0x2000079c
 8008888:	dec0edfe 	.word	0xdec0edfe
 800888c:	20000782 	.word	0x20000782
 8008890:	0802db64 	.word	0x0802db64
 8008894:	200034a0 	.word	0x200034a0
 8008898:	0802db98 	.word	0x0802db98
 800889c:	20000728 	.word	0x20000728
 80088a0:	200034bc 	.word	0x200034bc
 80088a4:	20000794 	.word	0x20000794
 80088a8:	20000714 	.word	0x20000714
 80088ac:	20002e0c 	.word	0x20002e0c
 80088b0:	eeeeeeef 	.word	0xeeeeeeef
 80088b4:	02222222 	.word	0x02222222
 80088b8:	0802dae8 	.word	0x0802dae8
 80088bc:	0802dacc 	.word	0x0802dacc
 80088c0:	0802db04 	.word	0x0802db04
 80088c4:	0802db24 	.word	0x0802db24
 80088c8:	0802db44 	.word	0x0802db44
 80088cc:	2000349c 	.word	0x2000349c
 80088d0:	20000734 	.word	0x20000734
 80088d4:	200034a8 	.word	0x200034a8

080088d8 <tag_callback>:
const char *tagname[] = { "temp", "pressure", "time", "led1", "sw1A", "sw1B", "sw1C", "sw1D", "sw2A", "sw2B", "sw2C",
		"sw2D", "butt1", "PG0", "PG1", "PG2", "RF1", "devid", "detinfo", "GPS", "AGC", (void*) NULL };
int i, j;

// the tag callback handler
tSSIHandler tag_callback(int index, char *newstring, int maxlen) {
 80088d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
//  LOCK_TCPIP_CORE();
	if (ledsenabled) {
 80088da:	4b52      	ldr	r3, [pc, #328]	; (8008a24 <tag_callback+0x14c>)
tSSIHandler tag_callback(int index, char *newstring, int maxlen) {
 80088dc:	4606      	mov	r6, r0
 80088de:	460f      	mov	r7, r1
		HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 80088e0:	4851      	ldr	r0, [pc, #324]	; (8008a28 <tag_callback+0x150>)
	if (ledsenabled) {
 80088e2:	881a      	ldrh	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 80088e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	if (ledsenabled) {
 80088e8:	b35a      	cbz	r2, 8008942 <tag_callback+0x6a>
		HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 80088ea:	f004 fa67 	bl	800cdbc <HAL_GPIO_TogglePin>
 80088ee:	4c4f      	ldr	r4, [pc, #316]	; (8008a2c <tag_callback+0x154>)
	} else {
		printf("semaphore take2 failed\n");
	}
#endif
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
		printf("sem wait 2\n");
 80088f0:	4d4f      	ldr	r5, [pc, #316]	; (8008a30 <tag_callback+0x158>)
 80088f2:	e001      	b.n	80088f8 <tag_callback+0x20>
 80088f4:	f01d ff4a 	bl	802678c <puts>
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
 80088f8:	2101      	movs	r1, #1
 80088fa:	6820      	ldr	r0, [r4, #0]
 80088fc:	f00e fbee 	bl	80170dc <xQueueSemaphoreTake>
 8008900:	4603      	mov	r3, r0
		printf("sem wait 2\n");
 8008902:	4628      	mov	r0, r5
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
 8008904:	2b01      	cmp	r3, #1
 8008906:	d1f5      	bne.n	80088f4 <tag_callback+0x1c>
	}
	{
//		printf("sem2 wait done\n");
	}

	if ((index > 3) && (index < 12)) {		// omux array
 8008908:	1f32      	subs	r2, r6, #4
 800890a:	2a07      	cmp	r2, #7
 800890c:	d81c      	bhi.n	8008948 <tag_callback+0x70>
		i = index - 4;		// 0 to 7
		i = (muxdat[0] & (1 << i));
 800890e:	4949      	ldr	r1, [pc, #292]	; (8008a34 <tag_callback+0x15c>)
 8008910:	4093      	lsls	r3, r2
 8008912:	780a      	ldrb	r2, [r1, #0]
 8008914:	4013      	ands	r3, r2
 8008916:	4a48      	ldr	r2, [pc, #288]	; (8008a38 <tag_callback+0x160>)
 8008918:	6013      	str	r3, [r2, #0]
		if (i == 0)		// around the houses
 800891a:	bb5b      	cbnz	r3, 8008974 <tag_callback+0x9c>
			strcpy(newstring, "0");
 800891c:	4b47      	ldr	r3, [pc, #284]	; (8008a3c <tag_callback+0x164>)
 800891e:	881b      	ldrh	r3, [r3, #0]
 8008920:	803b      	strh	r3, [r7, #0]
			break;
		}
//		sprintf(newstring,"index=%d",index);
//  UNLOCK_TCPIP_CORE();

	if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 8008922:	2300      	movs	r3, #0
 8008924:	6820      	ldr	r0, [r4, #0]
 8008926:	461a      	mov	r2, r3
 8008928:	4619      	mov	r1, r3
 800892a:	f00e f93d 	bl	8016ba8 <xQueueGenericSend>
 800892e:	2801      	cmp	r0, #1
 8008930:	d002      	beq.n	8008938 <tag_callback+0x60>
		printf("semaphore give2 failed\n");		// expect this to fail as part of the normal setup
 8008932:	4843      	ldr	r0, [pc, #268]	; (8008a40 <tag_callback+0x168>)
 8008934:	f01d ff2a 	bl	802678c <puts>
	}
	return (strlen(newstring));
 8008938:	4638      	mov	r0, r7
}
 800893a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	return (strlen(newstring));
 800893e:	f7f7 bc89 	b.w	8000254 <strlen>
		HAL_GPIO_WritePin(GPIOD, LED_D3_Pin, GPIO_PIN_RESET);
 8008942:	f004 fa21 	bl	800cd88 <HAL_GPIO_WritePin>
 8008946:	e7d2      	b.n	80088ee <tag_callback+0x16>
		switch (index) {
 8008948:	2e14      	cmp	r6, #20
 800894a:	d817      	bhi.n	800897c <tag_callback+0xa4>
 800894c:	e8df f006 	tbb	[pc, r6]
 8008950:	0b655055 	.word	0x0b655055
 8008954:	16161616 	.word	0x16161616
 8008958:	16161616 	.word	0x16161616
 800895c:	343d5a61 	.word	0x343d5a61
 8008960:	464b2429 	.word	0x464b2429
 8008964:	1c          	.byte	0x1c
 8008965:	00          	.byte	0x00
			if (HAL_GPIO_ReadPin(GPIOD, LED_D4_Pin) == GPIO_PIN_SET)
 8008966:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800896a:	482f      	ldr	r0, [pc, #188]	; (8008a28 <tag_callback+0x150>)
 800896c:	f004 f9fa 	bl	800cd64 <HAL_GPIO_ReadPin>
 8008970:	2801      	cmp	r0, #1
 8008972:	d1d3      	bne.n	800891c <tag_callback+0x44>
			strcpy(newstring, "1");
 8008974:	4b33      	ldr	r3, [pc, #204]	; (8008a44 <tag_callback+0x16c>)
 8008976:	881b      	ldrh	r3, [r3, #0]
 8008978:	803b      	strh	r3, [r7, #0]
 800897a:	e7d2      	b.n	8008922 <tag_callback+0x4a>
			sprintf(newstring, "\"ssi_handler: bad tag index %d\"", index);
 800897c:	4632      	mov	r2, r6
 800897e:	4932      	ldr	r1, [pc, #200]	; (8008a48 <tag_callback+0x170>)
 8008980:	4638      	mov	r0, r7
 8008982:	f01e f851 	bl	8026a28 <siprintf>
			break;
 8008986:	e7cc      	b.n	8008922 <tag_callback+0x4a>
			strcpy(newstring, (agc) ? "1" : "0");		// AGC Status
 8008988:	4b30      	ldr	r3, [pc, #192]	; (8008a4c <tag_callback+0x174>)
 800898a:	881b      	ldrh	r3, [r3, #0]
 800898c:	2b00      	cmp	r3, #0
 800898e:	bf14      	ite	ne
 8008990:	2331      	movne	r3, #49	; 0x31
 8008992:	2330      	moveq	r3, #48	; 0x30
 8008994:	803b      	strh	r3, [r7, #0]
			break;
 8008996:	e7c4      	b.n	8008922 <tag_callback+0x4a>
			strcpy(newstring, snstr);			// Detector ID
 8008998:	492d      	ldr	r1, [pc, #180]	; (8008a50 <tag_callback+0x178>)
 800899a:	4638      	mov	r0, r7
 800899c:	f01e f8fa 	bl	8026b94 <strcpy>
			break;
 80089a0:	e7bf      	b.n	8008922 <tag_callback+0x4a>
			strcpy(newstring, (HAL_GPIO_ReadPin(GPIOE, LP_FILT_Pin) ? "0" : "1"));
 80089a2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80089a6:	482b      	ldr	r0, [pc, #172]	; (8008a54 <tag_callback+0x17c>)
 80089a8:	f004 f9dc 	bl	800cd64 <HAL_GPIO_ReadPin>
 80089ac:	2800      	cmp	r0, #0
 80089ae:	bf14      	ite	ne
 80089b0:	2330      	movne	r3, #48	; 0x30
 80089b2:	2331      	moveq	r3, #49	; 0x31
 80089b4:	803b      	strh	r3, [r7, #0]
			break;
 80089b6:	e7b4      	b.n	8008922 <tag_callback+0x4a>
			strcpy(newstring, (pgagain & 4) ? "1" : "0");
 80089b8:	4b27      	ldr	r3, [pc, #156]	; (8008a58 <tag_callback+0x180>)
 80089ba:	881b      	ldrh	r3, [r3, #0]
 80089bc:	f013 0f04 	tst.w	r3, #4
 80089c0:	bf14      	ite	ne
 80089c2:	2331      	movne	r3, #49	; 0x31
 80089c4:	2330      	moveq	r3, #48	; 0x30
 80089c6:	803b      	strh	r3, [r7, #0]
			break;
 80089c8:	e7ab      	b.n	8008922 <tag_callback+0x4a>
			strcpy(newstring, (pgagain & 2) ? "1" : "0");
 80089ca:	4b23      	ldr	r3, [pc, #140]	; (8008a58 <tag_callback+0x180>)
 80089cc:	881b      	ldrh	r3, [r3, #0]
 80089ce:	f013 0f02 	tst.w	r3, #2
 80089d2:	bf14      	ite	ne
 80089d4:	2331      	movne	r3, #49	; 0x31
 80089d6:	2330      	moveq	r3, #48	; 0x30
 80089d8:	803b      	strh	r3, [r7, #0]
			break;
 80089da:	e7a2      	b.n	8008922 <tag_callback+0x4a>
			strcpy(newstring, gpsstr);		// GPS Status
 80089dc:	491f      	ldr	r1, [pc, #124]	; (8008a5c <tag_callback+0x184>)
 80089de:	4638      	mov	r0, r7
 80089e0:	f01e f8d8 	bl	8026b94 <strcpy>
			break;
 80089e4:	e79d      	b.n	8008922 <tag_callback+0x4a>
			strcpy(newstring, statstr);		// Detector Status
 80089e6:	491e      	ldr	r1, [pc, #120]	; (8008a60 <tag_callback+0x188>)
 80089e8:	4638      	mov	r0, r7
 80089ea:	f01e f8d3 	bl	8026b94 <strcpy>
			break;
 80089ee:	e798      	b.n	8008922 <tag_callback+0x4a>
			strcpy(newstring, pressstr);		// pressure
 80089f0:	491c      	ldr	r1, [pc, #112]	; (8008a64 <tag_callback+0x18c>)
 80089f2:	4638      	mov	r0, r7
 80089f4:	f01e f8ce 	bl	8026b94 <strcpy>
			break;
 80089f8:	e793      	b.n	8008922 <tag_callback+0x4a>
			strcpy(newstring, tempstr);		// temperature
 80089fa:	491b      	ldr	r1, [pc, #108]	; (8008a68 <tag_callback+0x190>)
 80089fc:	4638      	mov	r0, r7
 80089fe:	f01e f8c9 	bl	8026b94 <strcpy>
			break;
 8008a02:	e78e      	b.n	8008922 <tag_callback+0x4a>
			strcpy(newstring, (pgagain & 1) ? "1" : "0");
 8008a04:	4b14      	ldr	r3, [pc, #80]	; (8008a58 <tag_callback+0x180>)
 8008a06:	881b      	ldrh	r3, [r3, #0]
 8008a08:	f003 0301 	and.w	r3, r3, #1
 8008a0c:	3330      	adds	r3, #48	; 0x30
 8008a0e:	803b      	strh	r3, [r7, #0]
			break;
 8008a10:	e787      	b.n	8008922 <tag_callback+0x4a>
			strcpy(newstring, "5");
 8008a12:	4b16      	ldr	r3, [pc, #88]	; (8008a6c <tag_callback+0x194>)
 8008a14:	881b      	ldrh	r3, [r3, #0]
 8008a16:	803b      	strh	r3, [r7, #0]
			break;
 8008a18:	e783      	b.n	8008922 <tag_callback+0x4a>
			strcpy(newstring, nowtimestr);
 8008a1a:	4915      	ldr	r1, [pc, #84]	; (8008a70 <tag_callback+0x198>)
 8008a1c:	4638      	mov	r0, r7
 8008a1e:	f01e f8b9 	bl	8026b94 <strcpy>
			break;
 8008a22:	e77e      	b.n	8008922 <tag_callback+0x4a>
 8008a24:	200002ac 	.word	0x200002ac
 8008a28:	40020c00 	.word	0x40020c00
 8008a2c:	20002e08 	.word	0x20002e08
 8008a30:	0802dc80 	.word	0x0802dc80
 8008a34:	200002b0 	.word	0x200002b0
 8008a38:	200034c4 	.word	0x200034c4
 8008a3c:	08046dc0 	.word	0x08046dc0
 8008a40:	0802dcac 	.word	0x0802dcac
 8008a44:	0802da60 	.word	0x0802da60
 8008a48:	0802dc8c 	.word	0x0802dc8c
 8008a4c:	2000004c 	.word	0x2000004c
 8008a50:	200000c0 	.word	0x200000c0
 8008a54:	40021000 	.word	0x40021000
 8008a58:	20003428 	.word	0x20003428
 8008a5c:	20000050 	.word	0x20000050
 8008a60:	20000164 	.word	0x20000164
 8008a64:	200000b0 	.word	0x200000b0
 8008a68:	2000026c 	.word	0x2000026c
 8008a6c:	080451a4 	.word	0x080451a4
 8008a70:	20000090 	.word	0x20000090

08008a74 <httpd_cgi_handler>:
		char **http_cgi_param_vals) {
 8008a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a78:	b085      	sub	sp, #20
 8008a7a:	4615      	mov	r5, r2
 8008a7c:	460c      	mov	r4, r1
	j = strtol(*http_cgi_params, &ptr, 10);		// allow two chars len for the number
 8008a7e:	220a      	movs	r2, #10
 8008a80:	a903      	add	r1, sp, #12
 8008a82:	6818      	ldr	r0, [r3, #0]
		char **http_cgi_param_vals) {
 8008a84:	4699      	mov	r9, r3
 8008a86:	9f0e      	ldr	r7, [sp, #56]	; 0x38
	j = strtol(*http_cgi_params, &ptr, 10);		// allow two chars len for the number
 8008a88:	f01e fe5e 	bl	8027748 <strtol>
 8008a8c:	4606      	mov	r6, r0
	printf("httpd_cgi_handler: uri=%s, count=%d j=%d\n", uri, count, j);
 8008a8e:	4621      	mov	r1, r4
 8008a90:	462a      	mov	r2, r5
 8008a92:	4871      	ldr	r0, [pc, #452]	; (8008c58 <httpd_cgi_handler+0x1e4>)
 8008a94:	4633      	mov	r3, r6
 8008a96:	f01d fddd 	bl	8026654 <iprintf>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8008a9a:	2d00      	cmp	r5, #0
 8008a9c:	dd37      	ble.n	8008b0e <httpd_cgi_handler+0x9a>
 8008a9e:	2400      	movs	r4, #0
			logampmode = muxdat[0] & 2;		// lin/logamp output mux
 8008aa0:	f8df b1e4 	ldr.w	fp, [pc, #484]	; 8008c88 <httpd_cgi_handler+0x214>
			printf("setting outmux to 0x%02x\n", muxdat[0]);
 8008aa4:	f8df a1e4 	ldr.w	sl, [pc, #484]	; 8008c8c <httpd_cgi_handler+0x218>
		switch (j) {
 8008aa8:	f1a6 030a 	sub.w	r3, r6, #10
 8008aac:	2b0e      	cmp	r3, #14
 8008aae:	f200 80cc 	bhi.w	8008c4a <httpd_cgi_handler+0x1d6>
 8008ab2:	e8df f003 	tbb	[pc, r3]
 8008ab6:	9eb6      	.short	0x9eb6
 8008ab8:	08080808 	.word	0x08080808
 8008abc:	08080808 	.word	0x08080808
 8008ac0:	864d6073 	.word	0x864d6073
 8008ac4:	3a          	.byte	0x3a
 8008ac5:	00          	.byte	0x00
			if (((*http_cgi_param_vals)[i]) == '0') {
 8008ac6:	683a      	ldr	r2, [r7, #0]
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 8008ac8:	2101      	movs	r1, #1
 8008aca:	f1a6 000c 	sub.w	r0, r6, #12
 8008ace:	4b63      	ldr	r3, [pc, #396]	; (8008c5c <httpd_cgi_handler+0x1e8>)
			if (((*http_cgi_param_vals)[i]) == '0') {
 8008ad0:	5d12      	ldrb	r2, [r2, r4]
			j -= 11;	// now offset 0
 8008ad2:	f1a6 080b 	sub.w	r8, r6, #11
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 8008ad6:	4081      	lsls	r1, r0
			if (((*http_cgi_param_vals)[i]) == '0') {
 8008ad8:	2a30      	cmp	r2, #48	; 0x30
 8008ada:	d01b      	beq.n	8008b14 <httpd_cgi_handler+0xa0>
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 8008adc:	781a      	ldrb	r2, [r3, #0]
 8008ade:	4311      	orrs	r1, r2
 8008ae0:	b2c9      	uxtb	r1, r1
			logampmode = muxdat[0] & 2;		// lin/logamp output mux
 8008ae2:	f001 0202 	and.w	r2, r1, #2
 8008ae6:	7019      	strb	r1, [r3, #0]
			printf("setting outmux to 0x%02x\n", muxdat[0]);
 8008ae8:	4650      	mov	r0, sl
			j -= 11;	// now offset 0
 8008aea:	4646      	mov	r6, r8
			logampmode = muxdat[0] & 2;		// lin/logamp output mux
 8008aec:	f8cb 2000 	str.w	r2, [fp]
			printf("setting outmux to 0x%02x\n", muxdat[0]);
 8008af0:	f01d fdb0 	bl	8026654 <iprintf>
			if (HAL_I2C_Master_Transmit(&hi2c1, 0x44 << 1, &muxdat[0], 1, 1000) != HAL_OK) {		// RF dual MUX
 8008af4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8008af8:	2301      	movs	r3, #1
 8008afa:	4a58      	ldr	r2, [pc, #352]	; (8008c5c <httpd_cgi_handler+0x1e8>)
 8008afc:	9100      	str	r1, [sp, #0]
 8008afe:	2188      	movs	r1, #136	; 0x88
 8008b00:	4857      	ldr	r0, [pc, #348]	; (8008c60 <httpd_cgi_handler+0x1ec>)
 8008b02:	f004 fc47 	bl	800d394 <HAL_I2C_Master_Transmit>
 8008b06:	b960      	cbnz	r0, 8008b22 <httpd_cgi_handler+0xae>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8008b08:	3401      	adds	r4, #1
 8008b0a:	42a5      	cmp	r5, r4
 8008b0c:	d1cc      	bne.n	8008aa8 <httpd_cgi_handler+0x34>
}
 8008b0e:	b005      	add	sp, #20
 8008b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				muxdat[0] = muxdat[0] & ~(1 << (j - 1));
 8008b14:	2101      	movs	r1, #1
 8008b16:	fa01 f600 	lsl.w	r6, r1, r0
 8008b1a:	7819      	ldrb	r1, [r3, #0]
 8008b1c:	ea21 0106 	bic.w	r1, r1, r6
 8008b20:	e7df      	b.n	8008ae2 <httpd_cgi_handler+0x6e>
				printf("I2C HAL returned error 1\n\r");
 8008b22:	4850      	ldr	r0, [pc, #320]	; (8008c64 <httpd_cgi_handler+0x1f0>)
 8008b24:	f01d fd96 	bl	8026654 <iprintf>
 8008b28:	e7ee      	b.n	8008b08 <httpd_cgi_handler+0x94>
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8008b2a:	6839      	ldr	r1, [r7, #0]
 8008b2c:	3c01      	subs	r4, #1
 8008b2e:	484e      	ldr	r0, [pc, #312]	; (8008c68 <httpd_cgi_handler+0x1f4>)
 8008b30:	440c      	add	r4, r1
 8008b32:	4623      	mov	r3, r4
 8008b34:	f814 2f01 	ldrb.w	r2, [r4, #1]!
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8008b38:	3302      	adds	r3, #2
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8008b3a:	3a30      	subs	r2, #48	; 0x30
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8008b3c:	eba3 0301 	sub.w	r3, r3, r1
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8008b40:	bf18      	it	ne
 8008b42:	2201      	movne	r2, #1
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8008b44:	429d      	cmp	r5, r3
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8008b46:	8002      	strh	r2, [r0, #0]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8008b48:	dcf3      	bgt.n	8008b32 <httpd_cgi_handler+0xbe>
}
 8008b4a:	b005      	add	sp, #20
 8008b4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b50:	4e46      	ldr	r6, [pc, #280]	; (8008c6c <httpd_cgi_handler+0x1f8>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~1 : pgagain | 1);
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	f9b6 0000 	ldrsh.w	r0, [r6]
 8008b58:	5d1b      	ldrb	r3, [r3, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8008b5a:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~1 : pgagain | 1);
 8008b5c:	2b30      	cmp	r3, #48	; 0x30
 8008b5e:	bf0c      	ite	eq
 8008b60:	f020 0001 	biceq.w	r0, r0, #1
 8008b64:	f040 0001 	orrne.w	r0, r0, #1
			setpgagain(val);
 8008b68:	f7fd fe92 	bl	8006890 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8008b6c:	42a5      	cmp	r5, r4
 8008b6e:	dcf0      	bgt.n	8008b52 <httpd_cgi_handler+0xde>
}
 8008b70:	b005      	add	sp, #20
 8008b72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b76:	4e3d      	ldr	r6, [pc, #244]	; (8008c6c <httpd_cgi_handler+0x1f8>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~2 : pgagain | 2);
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	f9b6 0000 	ldrsh.w	r0, [r6]
 8008b7e:	5d1b      	ldrb	r3, [r3, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8008b80:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~2 : pgagain | 2);
 8008b82:	2b30      	cmp	r3, #48	; 0x30
 8008b84:	bf0c      	ite	eq
 8008b86:	f020 0002 	biceq.w	r0, r0, #2
 8008b8a:	f040 0002 	orrne.w	r0, r0, #2
			setpgagain(val);
 8008b8e:	f7fd fe7f 	bl	8006890 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8008b92:	42a5      	cmp	r5, r4
 8008b94:	dcf0      	bgt.n	8008b78 <httpd_cgi_handler+0x104>
}
 8008b96:	b005      	add	sp, #20
 8008b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b9c:	4e33      	ldr	r6, [pc, #204]	; (8008c6c <httpd_cgi_handler+0x1f8>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~4 : pgagain | 4);
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	f9b6 0000 	ldrsh.w	r0, [r6]
 8008ba4:	5d1b      	ldrb	r3, [r3, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8008ba6:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~4 : pgagain | 4);
 8008ba8:	2b30      	cmp	r3, #48	; 0x30
 8008baa:	bf0c      	ite	eq
 8008bac:	f020 0004 	biceq.w	r0, r0, #4
 8008bb0:	f040 0004 	orrne.w	r0, r0, #4
			setpgagain(val);
 8008bb4:	f7fd fe6c 	bl	8006890 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8008bb8:	42a5      	cmp	r5, r4
 8008bba:	dcf0      	bgt.n	8008b9e <httpd_cgi_handler+0x12a>
}
 8008bbc:	b005      	add	sp, #20
 8008bbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bc2:	3401      	adds	r4, #1
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_SET);		// select RF Switches to bypass LP filter
 8008bc4:	4e2a      	ldr	r6, [pc, #168]	; (8008c70 <httpd_cgi_handler+0x1fc>)
 8008bc6:	e004      	b.n	8008bd2 <httpd_cgi_handler+0x15e>
 8008bc8:	f004 f8de 	bl	800cd88 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8008bcc:	42a5      	cmp	r5, r4
 8008bce:	dd9e      	ble.n	8008b0e <httpd_cgi_handler+0x9a>
 8008bd0:	3401      	adds	r4, #1
			if (((*http_cgi_param_vals)[i]) == '1')
 8008bd2:	683b      	ldr	r3, [r7, #0]
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_SET);		// select RF Switches to bypass LP filter
 8008bd4:	2201      	movs	r2, #1
 8008bd6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8008bda:	4630      	mov	r0, r6
			if (((*http_cgi_param_vals)[i]) == '1')
 8008bdc:	4423      	add	r3, r4
 8008bde:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008be2:	2b31      	cmp	r3, #49	; 0x31
 8008be4:	d1f0      	bne.n	8008bc8 <httpd_cgi_handler+0x154>
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_RESET);// select RF Switches to LP filter (normal route)
 8008be6:	2200      	movs	r2, #0
 8008be8:	f004 f8ce 	bl	800cd88 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8008bec:	42a5      	cmp	r5, r4
 8008bee:	dcef      	bgt.n	8008bd0 <httpd_cgi_handler+0x15c>
 8008bf0:	e78d      	b.n	8008b0e <httpd_cgi_handler+0x9a>
 8008bf2:	3401      	adds	r4, #1
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_SET);
 8008bf4:	4e1f      	ldr	r6, [pc, #124]	; (8008c74 <httpd_cgi_handler+0x200>)
 8008bf6:	e004      	b.n	8008c02 <httpd_cgi_handler+0x18e>
 8008bf8:	f004 f8c6 	bl	800cd88 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8008bfc:	42ac      	cmp	r4, r5
 8008bfe:	da86      	bge.n	8008b0e <httpd_cgi_handler+0x9a>
 8008c00:	3401      	adds	r4, #1
			if (((*http_cgi_param_vals)[i]) == '0')
 8008c02:	683b      	ldr	r3, [r7, #0]
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_SET);
 8008c04:	2201      	movs	r2, #1
 8008c06:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8008c0a:	4630      	mov	r0, r6
			if (((*http_cgi_param_vals)[i]) == '0')
 8008c0c:	4423      	add	r3, r4
 8008c0e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008c12:	2b30      	cmp	r3, #48	; 0x30
 8008c14:	d1f0      	bne.n	8008bf8 <httpd_cgi_handler+0x184>
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_RESET);
 8008c16:	2200      	movs	r2, #0
 8008c18:	f004 f8b6 	bl	800cd88 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8008c1c:	42a5      	cmp	r5, r4
 8008c1e:	dcef      	bgt.n	8008c00 <httpd_cgi_handler+0x18c>
 8008c20:	e775      	b.n	8008b0e <httpd_cgi_handler+0x9a>
			printf("Reboot command from wwww\n");
 8008c22:	4815      	ldr	r0, [pc, #84]	; (8008c78 <httpd_cgi_handler+0x204>)
 8008c24:	f01d fdb2 	bl	802678c <puts>
			osDelay(500);
 8008c28:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008c2c:	f00d fc92 	bl	8016554 <osDelay>
 8008c30:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8008c34:	4911      	ldr	r1, [pc, #68]	; (8008c7c <httpd_cgi_handler+0x208>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8008c36:	4b12      	ldr	r3, [pc, #72]	; (8008c80 <httpd_cgi_handler+0x20c>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8008c38:	68ca      	ldr	r2, [r1, #12]
 8008c3a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8008c3e:	4313      	orrs	r3, r2
 8008c40:	60cb      	str	r3, [r1, #12]
 8008c42:	f3bf 8f4f 	dsb	sy
    __NOP();
 8008c46:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8008c48:	e7fd      	b.n	8008c46 <httpd_cgi_handler+0x1d2>
			printf("Unknown id in cgi handler %s\n", *http_cgi_params);
 8008c4a:	f8d9 1000 	ldr.w	r1, [r9]
 8008c4e:	480d      	ldr	r0, [pc, #52]	; (8008c84 <httpd_cgi_handler+0x210>)
 8008c50:	f01d fd00 	bl	8026654 <iprintf>
			break;
 8008c54:	e758      	b.n	8008b08 <httpd_cgi_handler+0x94>
 8008c56:	bf00      	nop
 8008c58:	0802dcc4 	.word	0x0802dcc4
 8008c5c:	200002b0 	.word	0x200002b0
 8008c60:	200025a4 	.word	0x200025a4
 8008c64:	0802d60c 	.word	0x0802d60c
 8008c68:	2000004c 	.word	0x2000004c
 8008c6c:	20003428 	.word	0x20003428
 8008c70:	40021000 	.word	0x40021000
 8008c74:	40020c00 	.word	0x40020c00
 8008c78:	0802dcf0 	.word	0x0802dcf0
 8008c7c:	e000ed00 	.word	0xe000ed00
 8008c80:	05fa0004 	.word	0x05fa0004
 8008c84:	0802dd28 	.word	0x0802dd28
 8008c88:	20003424 	.word	0x20003424
 8008c8c:	0802dd0c 	.word	0x0802dd0c

08008c90 <httpd_post_receive_data>:
err_t httpd_post_receive_data(void *connection, struct pbuf *p) {
 8008c90:	b508      	push	{r3, lr}
	printf("httpd_post_receive_data: \n");
 8008c92:	4802      	ldr	r0, [pc, #8]	; (8008c9c <httpd_post_receive_data+0xc>)
 8008c94:	f01d fd7a 	bl	802678c <puts>
}
 8008c98:	2000      	movs	r0, #0
 8008c9a:	bd08      	pop	{r3, pc}
 8008c9c:	0802dd48 	.word	0x0802dd48

08008ca0 <httpd_post_begin>:
		int content_len, char *response_uri, u16_t response_uri_len, u8_t *post_auto_wnd) {
 8008ca0:	b508      	push	{r3, lr}
	printf("httpd_post_begin: \n");
 8008ca2:	4802      	ldr	r0, [pc, #8]	; (8008cac <httpd_post_begin+0xc>)
 8008ca4:	f01d fd72 	bl	802678c <puts>
}
 8008ca8:	2000      	movs	r0, #0
 8008caa:	bd08      	pop	{r3, pc}
 8008cac:	0802dd64 	.word	0x0802dd64

08008cb0 <httpd_post_finished>:
	printf("httpd_post_finished: \n");
 8008cb0:	4801      	ldr	r0, [pc, #4]	; (8008cb8 <httpd_post_finished+0x8>)
 8008cb2:	f01d bd6b 	b.w	802678c <puts>
 8008cb6:	bf00      	nop
 8008cb8:	0802dd78 	.word	0x0802dd78

08008cbc <init_httpd_ssi>:

// embedded ssi tag handler setup
init_httpd_ssi() {

	http_set_ssi_handler(tag_callback, tagname, 21);	// was 32
 8008cbc:	4803      	ldr	r0, [pc, #12]	; (8008ccc <init_httpd_ssi+0x10>)
 8008cbe:	2215      	movs	r2, #21
 8008cc0:	4903      	ldr	r1, [pc, #12]	; (8008cd0 <init_httpd_ssi+0x14>)
init_httpd_ssi() {
 8008cc2:	b508      	push	{r3, lr}
	http_set_ssi_handler(tag_callback, tagname, 21);	// was 32
 8008cc4:	f011 fb88 	bl	801a3d8 <http_set_ssi_handler>
}
 8008cc8:	bd08      	pop	{r3, pc}
 8008cca:	bf00      	nop
 8008ccc:	080088d9 	.word	0x080088d9
 8008cd0:	200002bc 	.word	0x200002bc

08008cd4 <parsep2>:

///////////////////////////////////////////////////////
/// parse p2 params
// return 0 for success
//////////////////////////////////////////////////////
int parsep2(char *buf, char *match, int type, void *value) {
 8008cd4:	b570      	push	{r4, r5, r6, lr}
	uint32_t *val;

	i = 0;
	j = 0;
	val = value;
	while ((buf[i]) && (buf[i] != '}')) {
 8008cd6:	7804      	ldrb	r4, [r0, #0]
 8008cd8:	b194      	cbz	r4, 8008d00 <parsep2+0x2c>
 8008cda:	2c7d      	cmp	r4, #125	; 0x7d
 8008cdc:	d010      	beq.n	8008d00 <parsep2+0x2c>
	j = 0;
 8008cde:	f04f 0e00 	mov.w	lr, #0
	i = 0;
 8008ce2:	4675      	mov	r5, lr
		if (buf[i++] == match[j]) {
 8008ce4:	f811 600e 	ldrb.w	r6, [r1, lr]
 8008ce8:	f105 0c01 	add.w	ip, r5, #1
 8008cec:	42a6      	cmp	r6, r4
			j++;
		} else {
			j = 0;
		}
		if (j > 0) {		// started matching something
			if (buf[i] == ':') {		// end of match
 8008cee:	f810 400c 	ldrb.w	r4, [r0, ip]
		if (buf[i++] == match[j]) {
 8008cf2:	d008      	beq.n	8008d06 <parsep2+0x32>
 8008cf4:	4665      	mov	r5, ip
			j = 0;
 8008cf6:	f04f 0e00 	mov.w	lr, #0
	while ((buf[i]) && (buf[i] != '}')) {
 8008cfa:	b10c      	cbz	r4, 8008d00 <parsep2+0x2c>
 8008cfc:	2c7d      	cmp	r4, #125	; 0x7d
 8008cfe:	d1f1      	bne.n	8008ce4 <parsep2+0x10>
					return ((sscanf(&buf[i], "%x", val) == 1) ? 0 : -1);
				}
			}
		}
	}
	return (-1);
 8008d00:	f04f 30ff 	mov.w	r0, #4294967295
}
 8008d04:	bd70      	pop	{r4, r5, r6, pc}
			if (buf[i] == ':') {		// end of match
 8008d06:	2c3a      	cmp	r4, #58	; 0x3a
			j++;
 8008d08:	f10e 0e01 	add.w	lr, lr, #1
			if (buf[i] == ':') {		// end of match
 8008d0c:	d001      	beq.n	8008d12 <parsep2+0x3e>
		if (buf[i++] == match[j]) {
 8008d0e:	4665      	mov	r5, ip
 8008d10:	e7f3      	b.n	8008cfa <parsep2+0x26>
				if (type == 1) {		// looking for a string
 8008d12:	2a01      	cmp	r2, #1
				i++;
 8008d14:	f105 0502 	add.w	r5, r5, #2
				if (type == 1) {		// looking for a string
 8008d18:	d005      	beq.n	8008d26 <parsep2+0x52>
				} else if (type == 2) { // uint32_t base 10 string
 8008d1a:	2a02      	cmp	r2, #2
 8008d1c:	d01c      	beq.n	8008d58 <parsep2+0x84>
				} else if (type == 3) { // uint32_t hex string
 8008d1e:	2a03      	cmp	r2, #3
 8008d20:	d024      	beq.n	8008d6c <parsep2+0x98>
	while ((buf[i]) && (buf[i] != '}')) {
 8008d22:	5d44      	ldrb	r4, [r0, r5]
 8008d24:	e7e9      	b.n	8008cfa <parsep2+0x26>
					while ((buf[i]) && ((isalnum(buf[i])) || (buf[i] == '.') || (buf[i] == '_'))) {
 8008d26:	5d44      	ldrb	r4, [r0, r5]
 8008d28:	1941      	adds	r1, r0, r5
 8008d2a:	b37c      	cbz	r4, 8008d8c <parsep2+0xb8>
 8008d2c:	1e58      	subs	r0, r3, #1
					j = 0;
 8008d2e:	2200      	movs	r2, #0
 8008d30:	4e18      	ldr	r6, [pc, #96]	; (8008d94 <parsep2+0xc0>)
					while ((buf[i]) && ((isalnum(buf[i])) || (buf[i] == '.') || (buf[i] == '_'))) {
 8008d32:	5d35      	ldrb	r5, [r6, r4]
 8008d34:	076d      	lsls	r5, r5, #29
 8008d36:	d103      	bne.n	8008d40 <parsep2+0x6c>
 8008d38:	2c5f      	cmp	r4, #95	; 0x5f
 8008d3a:	bf18      	it	ne
 8008d3c:	2c2e      	cmpne	r4, #46	; 0x2e
 8008d3e:	d11f      	bne.n	8008d80 <parsep2+0xac>
						pch[j++] = buf[i++];
 8008d40:	f800 4f01 	strb.w	r4, [r0, #1]!
 8008d44:	3201      	adds	r2, #1
					while ((buf[i]) && ((isalnum(buf[i])) || (buf[i] == '.') || (buf[i] == '_'))) {
 8008d46:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008d4a:	2c00      	cmp	r4, #0
 8008d4c:	d1f1      	bne.n	8008d32 <parsep2+0x5e>
					pch[j] = 0;
 8008d4e:	4413      	add	r3, r2
 8008d50:	4620      	mov	r0, r4
 8008d52:	2200      	movs	r2, #0
 8008d54:	701a      	strb	r2, [r3, #0]
}
 8008d56:	bd70      	pop	{r4, r5, r6, pc}
					return ((sscanf(&buf[i], "%u", val) == 1) ? 0 : -1);
 8008d58:	461a      	mov	r2, r3
 8008d5a:	490f      	ldr	r1, [pc, #60]	; (8008d98 <parsep2+0xc4>)
 8008d5c:	4428      	add	r0, r5
 8008d5e:	f01d fe83 	bl	8026a68 <siscanf>
 8008d62:	3801      	subs	r0, #1
 8008d64:	bf18      	it	ne
 8008d66:	f04f 30ff 	movne.w	r0, #4294967295
}
 8008d6a:	bd70      	pop	{r4, r5, r6, pc}
					return ((sscanf(&buf[i], "%x", val) == 1) ? 0 : -1);
 8008d6c:	461a      	mov	r2, r3
 8008d6e:	490b      	ldr	r1, [pc, #44]	; (8008d9c <parsep2+0xc8>)
 8008d70:	4428      	add	r0, r5
 8008d72:	f01d fe79 	bl	8026a68 <siscanf>
 8008d76:	3801      	subs	r0, #1
 8008d78:	bf18      	it	ne
 8008d7a:	f04f 30ff 	movne.w	r0, #4294967295
}
 8008d7e:	bd70      	pop	{r4, r5, r6, pc}
					return ((j > 0) ? 0 : -1);
 8008d80:	fab2 f082 	clz	r0, r2
					pch[j] = 0;
 8008d84:	4413      	add	r3, r2
					return ((j > 0) ? 0 : -1);
 8008d86:	0940      	lsrs	r0, r0, #5
 8008d88:	4240      	negs	r0, r0
 8008d8a:	e7e2      	b.n	8008d52 <parsep2+0x7e>
					while ((buf[i]) && ((isalnum(buf[i])) || (buf[i] == '.') || (buf[i] == '_'))) {
 8008d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8008d90:	e7df      	b.n	8008d52 <parsep2+0x7e>
 8008d92:	bf00      	nop
 8008d94:	08047441 	.word	0x08047441
 8008d98:	0802dd90 	.word	0x0802dd90
 8008d9c:	0802dd94 	.word	0x0802dd94

08008da0 <returnpage>:

 p2 operands (strings):-
 */

// callback with the page
void returnpage(volatile char *content, volatile u16_t charcount, int errorm) {
 8008da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	volatile char p2[256];
	volatile char s1[16];
	volatile uint32_t crc1, crc2, n1 = 0, n2 = 0;

//	printf("returnpage:\n");
	if (expectedapage) {
 8008da4:	4e9f      	ldr	r6, [pc, #636]	; (8009024 <returnpage+0x284>)
void returnpage(volatile char *content, volatile u16_t charcount, int errorm) {
 8008da6:	b0d2      	sub	sp, #328	; 0x148
	volatile uint32_t crc1, crc2, n1 = 0, n2 = 0;
 8008da8:	2500      	movs	r5, #0
	if (expectedapage) {
 8008daa:	6833      	ldr	r3, [r6, #0]
void returnpage(volatile char *content, volatile u16_t charcount, int errorm) {
 8008dac:	f8ad 100e 	strh.w	r1, [sp, #14]
	volatile uint32_t crc1, crc2, n1 = 0, n2 = 0;
 8008db0:	950c      	str	r5, [sp, #48]	; 0x30
 8008db2:	950d      	str	r5, [sp, #52]	; 0x34
		if (errorm == 0) {
 8008db4:	b103      	cbz	r3, 8008db8 <returnpage+0x18>
 8008db6:	b122      	cbz	r2, 8008dc2 <returnpage+0x22>
					rebootme(0);
				}
			}
		}
	}
	expectedapage = 0;
 8008db8:	2300      	movs	r3, #0
 8008dba:	6033      	str	r3, [r6, #0]
}
 8008dbc:	b052      	add	sp, #328	; 0x148
 8008dbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			printf("Server replied: \"%.*s\"\n", charcount, content);
 8008dc2:	f8bd 100e 	ldrh.w	r1, [sp, #14]
 8008dc6:	4604      	mov	r4, r0
			nconv = sscanf(content, "%5u%48s%u%255s", &sn, udp_target, &p1, &p2);
 8008dc8:	f10d 0848 	add.w	r8, sp, #72	; 0x48
 8008dcc:	af09      	add	r7, sp, #36	; 0x24
			printf("Server replied: \"%.*s\"\n", charcount, content);
 8008dce:	4602      	mov	r2, r0
 8008dd0:	b289      	uxth	r1, r1
 8008dd2:	4895      	ldr	r0, [pc, #596]	; (8009028 <returnpage+0x288>)
 8008dd4:	f01d fc3e 	bl	8026654 <iprintf>
			nconv = sscanf(content, "%5u%48s%u%255s", &sn, udp_target, &p1, &p2);
 8008dd8:	4b94      	ldr	r3, [pc, #592]	; (800902c <returnpage+0x28c>)
 8008dda:	4620      	mov	r0, r4
 8008ddc:	aa04      	add	r2, sp, #16
 8008dde:	4994      	ldr	r1, [pc, #592]	; (8009030 <returnpage+0x290>)
			s1[0] = '\0';
 8008de0:	f88d 5038 	strb.w	r5, [sp, #56]	; 0x38
			nconv = sscanf(content, "%5u%48s%u%255s", &sn, udp_target, &p1, &p2);
 8008de4:	e9cd 7800 	strd	r7, r8, [sp]
 8008de8:	f01d fe3e 	bl	8026a68 <siscanf>
 8008dec:	9005      	str	r0, [sp, #20]
			if (nconv != EOF) {
 8008dee:	9b05      	ldr	r3, [sp, #20]
 8008df0:	3301      	adds	r3, #1
 8008df2:	f000 80de 	beq.w	8008fb2 <returnpage+0x212>
				switch (nconv) {
 8008df6:	9b05      	ldr	r3, [sp, #20]
 8008df8:	3b01      	subs	r3, #1
 8008dfa:	2b03      	cmp	r3, #3
 8008dfc:	f200 8100 	bhi.w	8009000 <returnpage+0x260>
 8008e00:	e8df f003 	tbb	[pc, r3]
 8008e04:	56025053 	.word	0x56025053
 8008e08:	f10d 0818 	add.w	r8, sp, #24
					if (p1 == 1) {		// reboot
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	2b01      	cmp	r3, #1
 8008e10:	f000 80eb 	beq.w	8008fea <returnpage+0x24a>
					if (p1 == 2) {		// freeze the UDP streaming
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	2b02      	cmp	r3, #2
						globalfreeze = 1;
 8008e18:	4b86      	ldr	r3, [pc, #536]	; (8009034 <returnpage+0x294>)
					if (p1 == 2) {		// freeze the UDP streaming
 8008e1a:	f000 80e0 	beq.w	8008fde <returnpage+0x23e>
						globalfreeze = 0;
 8008e1e:	2200      	movs	r2, #0
 8008e20:	601a      	str	r2, [r3, #0]
					if (strlen(udp_target) < 7) {					// bad url or ip address
 8008e22:	4882      	ldr	r0, [pc, #520]	; (800902c <returnpage+0x28c>)
 8008e24:	f7f7 fa16 	bl	8000254 <strlen>
 8008e28:	2806      	cmp	r0, #6
 8008e2a:	f240 80ca 	bls.w	8008fc2 <returnpage+0x222>
					printf("Server -> Target UDP host: %s\n", udp_target);
 8008e2e:	497f      	ldr	r1, [pc, #508]	; (800902c <returnpage+0x28c>)
 8008e30:	4881      	ldr	r0, [pc, #516]	; (8009038 <returnpage+0x298>)
 8008e32:	f01d fc0f 	bl	8026654 <iprintf>
					if (statuspkt.uid != sn) {
 8008e36:	4c81      	ldr	r4, [pc, #516]	; (800903c <returnpage+0x29c>)
 8008e38:	f8b4 305c 	ldrh.w	r3, [r4, #92]	; 0x5c
 8008e3c:	9a04      	ldr	r2, [sp, #16]
 8008e3e:	b29b      	uxth	r3, r3
 8008e40:	4293      	cmp	r3, r2
 8008e42:	d009      	beq.n	8008e58 <returnpage+0xb8>
						statuspkt.uid = sn;
 8008e44:	9b04      	ldr	r3, [sp, #16]
						printf("Server -> Serial Number: %lu\n", statuspkt.uid);
 8008e46:	487e      	ldr	r0, [pc, #504]	; (8009040 <returnpage+0x2a0>)
						statuspkt.uid = sn;
 8008e48:	b29b      	uxth	r3, r3
 8008e4a:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
						printf("Server -> Serial Number: %lu\n", statuspkt.uid);
 8008e4e:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8008e52:	b289      	uxth	r1, r1
 8008e54:	f01d fbfe 	bl	8026654 <iprintf>
			if (!res) {		// build changed?
 8008e58:	f8d8 3000 	ldr.w	r3, [r8]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	f000 80a0 	beq.w	8008fa2 <returnpage+0x202>
			if ((statuspkt.uid != 0xfeed) && (newbuild != BUILDNO) && (http_downloading == NOT_LOADING)) {// the stm firmware version advertised is different to this one running now
 8008e62:	f8b4 305c 	ldrh.w	r3, [r4, #92]	; 0x5c
 8008e66:	f64f 62ed 	movw	r2, #65261	; 0xfeed
 8008e6a:	b29b      	uxth	r3, r3
 8008e6c:	4293      	cmp	r3, r2
 8008e6e:	d0a3      	beq.n	8008db8 <returnpage+0x18>
 8008e70:	4a74      	ldr	r2, [pc, #464]	; (8009044 <returnpage+0x2a4>)
 8008e72:	f242 7333 	movw	r3, #10035	; 0x2733
 8008e76:	6812      	ldr	r2, [r2, #0]
 8008e78:	429a      	cmp	r2, r3
 8008e7a:	d09d      	beq.n	8008db8 <returnpage+0x18>
 8008e7c:	4b72      	ldr	r3, [pc, #456]	; (8009048 <returnpage+0x2a8>)
 8008e7e:	681c      	ldr	r4, [r3, #0]
 8008e80:	2c00      	cmp	r4, #0
 8008e82:	d199      	bne.n	8008db8 <returnpage+0x18>
				if (lptask_init_done == 0) {		// if running, reboot before trying to load
 8008e84:	4b71      	ldr	r3, [pc, #452]	; (800904c <returnpage+0x2ac>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	f040 80a1 	bne.w	8008fd0 <returnpage+0x230>
					osDelay(1000);
 8008e8e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008e92:	f00d fb5f 	bl	8016554 <osDelay>
					httploader(fwfilename, loaderhost, crc1, crc2);
 8008e96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e98:	496d      	ldr	r1, [pc, #436]	; (8009050 <returnpage+0x2b0>)
 8008e9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e9c:	486d      	ldr	r0, [pc, #436]	; (8009054 <returnpage+0x2b4>)
 8008e9e:	f7f8 ffa7 	bl	8001df0 <httploader>
 8008ea2:	e789      	b.n	8008db8 <returnpage+0x18>
 8008ea4:	f10d 0818 	add.w	r8, sp, #24
 8008ea8:	e7bb      	b.n	8008e22 <returnpage+0x82>
 8008eaa:	f10d 0818 	add.w	r8, sp, #24
 8008eae:	e7c2      	b.n	8008e36 <returnpage+0x96>
					if (p2[0] == '{') {		// its the start of enclosed params
 8008eb0:	f898 3000 	ldrb.w	r3, [r8]
						res = 0;
 8008eb4:	f10d 0818 	add.w	r8, sp, #24
					if (p2[0] == '{') {		// its the start of enclosed params
 8008eb8:	2b7b      	cmp	r3, #123	; 0x7b
 8008eba:	d1a7      	bne.n	8008e0c <returnpage+0x6c>
						res = 0;
 8008ebc:	2300      	movs	r3, #0
						res |= parsep2(&p2[1], "fw", 1, fwfilename);
 8008ebe:	2201      	movs	r2, #1
 8008ec0:	4965      	ldr	r1, [pc, #404]	; (8009058 <returnpage+0x2b8>)
 8008ec2:	f10d 0049 	add.w	r0, sp, #73	; 0x49
						res = 0;
 8008ec6:	f8c8 3000 	str.w	r3, [r8]
						res2 = 0;
 8008eca:	9307      	str	r3, [sp, #28]
						res3 = 0;
 8008ecc:	9308      	str	r3, [sp, #32]
						res |= parsep2(&p2[1], "fw", 1, fwfilename);
 8008ece:	4b61      	ldr	r3, [pc, #388]	; (8009054 <returnpage+0x2b4>)
 8008ed0:	f7ff ff00 	bl	8008cd4 <parsep2>
 8008ed4:	f8d8 3000 	ldr.w	r3, [r8]
						res |= parsep2(&p2[1], "bld", 2, &newbuild);
 8008ed8:	2202      	movs	r2, #2
 8008eda:	4960      	ldr	r1, [pc, #384]	; (800905c <returnpage+0x2bc>)
						res |= parsep2(&p2[1], "fw", 1, fwfilename);
 8008edc:	4318      	orrs	r0, r3
						res |= parsep2(&p2[1], "bld", 2, &newbuild);
 8008ede:	4b59      	ldr	r3, [pc, #356]	; (8009044 <returnpage+0x2a4>)
						res |= parsep2(&p2[1], "fw", 1, fwfilename);
 8008ee0:	f8c8 0000 	str.w	r0, [r8]
						res |= parsep2(&p2[1], "bld", 2, &newbuild);
 8008ee4:	f10d 0049 	add.w	r0, sp, #73	; 0x49
 8008ee8:	f7ff fef4 	bl	8008cd4 <parsep2>
 8008eec:	f8d8 3000 	ldr.w	r3, [r8]
						res |= parsep2(&p2[1], "crc1", 3, &crc1);  // low addr
 8008ef0:	2203      	movs	r2, #3
 8008ef2:	495b      	ldr	r1, [pc, #364]	; (8009060 <returnpage+0x2c0>)
						res |= parsep2(&p2[1], "bld", 2, &newbuild);
 8008ef4:	4318      	orrs	r0, r3
						res |= parsep2(&p2[1], "crc1", 3, &crc1);  // low addr
 8008ef6:	ab0a      	add	r3, sp, #40	; 0x28
						res |= parsep2(&p2[1], "bld", 2, &newbuild);
 8008ef8:	f8c8 0000 	str.w	r0, [r8]
						res |= parsep2(&p2[1], "crc1", 3, &crc1);  // low addr
 8008efc:	f10d 0049 	add.w	r0, sp, #73	; 0x49
 8008f00:	f7ff fee8 	bl	8008cd4 <parsep2>
 8008f04:	f8d8 3000 	ldr.w	r3, [r8]
						res |= parsep2(&p2[1], "crc2", 3, &crc2);
 8008f08:	2203      	movs	r2, #3
 8008f0a:	4956      	ldr	r1, [pc, #344]	; (8009064 <returnpage+0x2c4>)
						res |= parsep2(&p2[1], "crc1", 3, &crc1);  // low addr
 8008f0c:	4318      	orrs	r0, r3
						res |= parsep2(&p2[1], "crc2", 3, &crc2);
 8008f0e:	ab0b      	add	r3, sp, #44	; 0x2c
						res |= parsep2(&p2[1], "crc1", 3, &crc1);  // low addr
 8008f10:	f8c8 0000 	str.w	r0, [r8]
						res |= parsep2(&p2[1], "crc2", 3, &crc2);
 8008f14:	f10d 0049 	add.w	r0, sp, #73	; 0x49
 8008f18:	f7ff fedc 	bl	8008cd4 <parsep2>
 8008f1c:	f8d8 3000 	ldr.w	r3, [r8]
						res2 |= parsep2(&p2[1], "srv", 1, &loaderhost);
 8008f20:	2201      	movs	r2, #1
 8008f22:	4951      	ldr	r1, [pc, #324]	; (8009068 <returnpage+0x2c8>)
						res |= parsep2(&p2[1], "crc2", 3, &crc2);
 8008f24:	4318      	orrs	r0, r3
						res2 |= parsep2(&p2[1], "srv", 1, &loaderhost);
 8008f26:	4b4a      	ldr	r3, [pc, #296]	; (8009050 <returnpage+0x2b0>)
						res |= parsep2(&p2[1], "crc2", 3, &crc2);
 8008f28:	f8c8 0000 	str.w	r0, [r8]
						res2 |= parsep2(&p2[1], "srv", 1, &loaderhost);
 8008f2c:	f10d 0049 	add.w	r0, sp, #73	; 0x49
 8008f30:	f7ff fed0 	bl	8008cd4 <parsep2>
 8008f34:	9a07      	ldr	r2, [sp, #28]
						res2 |= parsep2(&p2[1], "n2", 3, &n2);
 8008f36:	ab0d      	add	r3, sp, #52	; 0x34
 8008f38:	494c      	ldr	r1, [pc, #304]	; (800906c <returnpage+0x2cc>)
						res2 |= parsep2(&p2[1], "srv", 1, &loaderhost);
 8008f3a:	4310      	orrs	r0, r2
						res2 |= parsep2(&p2[1], "n2", 3, &n2);
 8008f3c:	2203      	movs	r2, #3
						res2 |= parsep2(&p2[1], "srv", 1, &loaderhost);
 8008f3e:	9007      	str	r0, [sp, #28]
						res2 |= parsep2(&p2[1], "n2", 3, &n2);
 8008f40:	f10d 0049 	add.w	r0, sp, #73	; 0x49
 8008f44:	f7ff fec6 	bl	8008cd4 <parsep2>
 8008f48:	9a07      	ldr	r2, [sp, #28]
						res2 |= parsep2(&p2[1], "s1", 1, s1);
 8008f4a:	ab0e      	add	r3, sp, #56	; 0x38
 8008f4c:	4948      	ldr	r1, [pc, #288]	; (8009070 <returnpage+0x2d0>)
						res2 |= parsep2(&p2[1], "n2", 3, &n2);
 8008f4e:	4310      	orrs	r0, r2
						res2 |= parsep2(&p2[1], "s1", 1, s1);
 8008f50:	2201      	movs	r2, #1
						res2 |= parsep2(&p2[1], "n2", 3, &n2);
 8008f52:	9007      	str	r0, [sp, #28]
						res2 |= parsep2(&p2[1], "s1", 1, s1);
 8008f54:	f10d 0049 	add.w	r0, sp, #73	; 0x49
 8008f58:	f7ff febc 	bl	8008cd4 <parsep2>
 8008f5c:	9b07      	ldr	r3, [sp, #28]
						res3 |= parsep2(&p2[1], "lcd", 1, lcdfile);
 8008f5e:	2201      	movs	r2, #1
 8008f60:	4944      	ldr	r1, [pc, #272]	; (8009074 <returnpage+0x2d4>)
						res2 |= parsep2(&p2[1], "s1", 1, s1);
 8008f62:	4318      	orrs	r0, r3
						res3 |= parsep2(&p2[1], "lcd", 1, lcdfile);
 8008f64:	4b44      	ldr	r3, [pc, #272]	; (8009078 <returnpage+0x2d8>)
						res2 |= parsep2(&p2[1], "s1", 1, s1);
 8008f66:	9007      	str	r0, [sp, #28]
						res3 |= parsep2(&p2[1], "lcd", 1, lcdfile);
 8008f68:	f10d 0049 	add.w	r0, sp, #73	; 0x49
 8008f6c:	f7ff feb2 	bl	8008cd4 <parsep2>
 8008f70:	9b08      	ldr	r3, [sp, #32]
						res3 |= parsep2(&p2[1], "lbl", 2, &srvlcdbld);
 8008f72:	2202      	movs	r2, #2
 8008f74:	4941      	ldr	r1, [pc, #260]	; (800907c <returnpage+0x2dc>)
						res3 |= parsep2(&p2[1], "lcd", 1, lcdfile);
 8008f76:	4318      	orrs	r0, r3
						res3 |= parsep2(&p2[1], "lbl", 2, &srvlcdbld);
 8008f78:	4b41      	ldr	r3, [pc, #260]	; (8009080 <returnpage+0x2e0>)
						res3 |= parsep2(&p2[1], "lcd", 1, lcdfile);
 8008f7a:	9008      	str	r0, [sp, #32]
						res3 |= parsep2(&p2[1], "lbl", 2, &srvlcdbld);
 8008f7c:	f10d 0049 	add.w	r0, sp, #73	; 0x49
 8008f80:	f7ff fea8 	bl	8008cd4 <parsep2>
 8008f84:	9a08      	ldr	r2, [sp, #32]
 8008f86:	4603      	mov	r3, r0
						res3 |= parsep2(&p2[1], "siz", 2, &lcdlen);
 8008f88:	493e      	ldr	r1, [pc, #248]	; (8009084 <returnpage+0x2e4>)
 8008f8a:	f10d 0049 	add.w	r0, sp, #73	; 0x49
						res3 |= parsep2(&p2[1], "lbl", 2, &srvlcdbld);
 8008f8e:	4313      	orrs	r3, r2
						res3 |= parsep2(&p2[1], "siz", 2, &lcdlen);
 8008f90:	2202      	movs	r2, #2
						res3 |= parsep2(&p2[1], "lbl", 2, &srvlcdbld);
 8008f92:	9308      	str	r3, [sp, #32]
						res3 |= parsep2(&p2[1], "siz", 2, &lcdlen);
 8008f94:	4b3c      	ldr	r3, [pc, #240]	; (8009088 <returnpage+0x2e8>)
 8008f96:	f7ff fe9d 	bl	8008cd4 <parsep2>
 8008f9a:	9b08      	ldr	r3, [sp, #32]
 8008f9c:	4318      	orrs	r0, r3
 8008f9e:	9008      	str	r0, [sp, #32]
 8008fa0:	e734      	b.n	8008e0c <returnpage+0x6c>
				printf("Firmware: this build is %d, the server build is %d\n", BUILDNO, newbuild);
 8008fa2:	4b28      	ldr	r3, [pc, #160]	; (8009044 <returnpage+0x2a4>)
 8008fa4:	f242 7133 	movw	r1, #10035	; 0x2733
 8008fa8:	4838      	ldr	r0, [pc, #224]	; (800908c <returnpage+0x2ec>)
 8008faa:	681a      	ldr	r2, [r3, #0]
 8008fac:	f01d fb52 	bl	8026654 <iprintf>
 8008fb0:	e757      	b.n	8008e62 <returnpage+0xc2>
				printf("returnpage: (error returned) errno=%d\n", errorm);
 8008fb2:	4629      	mov	r1, r5
 8008fb4:	4836      	ldr	r0, [pc, #216]	; (8009090 <returnpage+0x2f0>)
 8008fb6:	f10d 0818 	add.w	r8, sp, #24
 8008fba:	4c20      	ldr	r4, [pc, #128]	; (800903c <returnpage+0x29c>)
 8008fbc:	f01d fb4a 	bl	8026654 <iprintf>
 8008fc0:	e74a      	b.n	8008e58 <returnpage+0xb8>
						strcpy(udp_target, SERVER_DESTINATION);		// default it
 8008fc2:	4d34      	ldr	r5, [pc, #208]	; (8009094 <returnpage+0x2f4>)
 8008fc4:	4c19      	ldr	r4, [pc, #100]	; (800902c <returnpage+0x28c>)
 8008fc6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008fc8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008fca:	682b      	ldr	r3, [r5, #0]
 8008fcc:	6023      	str	r3, [r4, #0]
 8008fce:	e72e      	b.n	8008e2e <returnpage+0x8e>
					printf("Rebooting before loading new firmware, wait...\n");
 8008fd0:	4831      	ldr	r0, [pc, #196]	; (8009098 <returnpage+0x2f8>)
 8008fd2:	f01d fbdb 	bl	802678c <puts>
					rebootme(0);
 8008fd6:	4620      	mov	r0, r4
 8008fd8:	f7fa fe44 	bl	8003c64 <rebootme>
 8008fdc:	e6ec      	b.n	8008db8 <returnpage+0x18>
						globalfreeze = 1;
 8008fde:	2201      	movs	r2, #1
						printf("Server -> commands a streaming freeze\n");
 8008fe0:	482e      	ldr	r0, [pc, #184]	; (800909c <returnpage+0x2fc>)
						globalfreeze = 1;
 8008fe2:	601a      	str	r2, [r3, #0]
						printf("Server -> commands a streaming freeze\n");
 8008fe4:	f01d fbd2 	bl	802678c <puts>
 8008fe8:	e71b      	b.n	8008e22 <returnpage+0x82>
						printf("Server -> commands a reboot...\n");
 8008fea:	482d      	ldr	r0, [pc, #180]	; (80090a0 <returnpage+0x300>)
 8008fec:	f01d fbce 	bl	802678c <puts>
						osDelay(500);
 8008ff0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008ff4:	f00d faae 	bl	8016554 <osDelay>
						rebootme(6);
 8008ff8:	2006      	movs	r0, #6
 8008ffa:	f7fa fe33 	bl	8003c64 <rebootme>
 8008ffe:	e709      	b.n	8008e14 <returnpage+0x74>
					printf("Wrong number of params from Server -> %d\n", nconv);
 8009000:	9905      	ldr	r1, [sp, #20]
 8009002:	f10d 0818 	add.w	r8, sp, #24
 8009006:	4827      	ldr	r0, [pc, #156]	; (80090a4 <returnpage+0x304>)
 8009008:	f01d fb24 	bl	8026654 <iprintf>
					down_total = 0;
 800900c:	2300      	movs	r3, #0
 800900e:	4a26      	ldr	r2, [pc, #152]	; (80090a8 <returnpage+0x308>)
					nxt_abort = 1;
 8009010:	4926      	ldr	r1, [pc, #152]	; (80090ac <returnpage+0x30c>)
					down_total = 0;
 8009012:	6013      	str	r3, [r2, #0]
					nxt_abort = 1;
 8009014:	2201      	movs	r2, #1
 8009016:	4c09      	ldr	r4, [pc, #36]	; (800903c <returnpage+0x29c>)
 8009018:	600a      	str	r2, [r1, #0]
					flash_abort = 1;
 800901a:	4925      	ldr	r1, [pc, #148]	; (80090b0 <returnpage+0x310>)
 800901c:	600a      	str	r2, [r1, #0]
					http_downloading = NOT_LOADING;
 800901e:	4a0a      	ldr	r2, [pc, #40]	; (8009048 <returnpage+0x2a8>)
 8009020:	6013      	str	r3, [r2, #0]
					break;
 8009022:	e719      	b.n	8008e58 <returnpage+0xb8>
 8009024:	200034c0 	.word	0x200034c0
 8009028:	0802dd98 	.word	0x0802dd98
 800902c:	20003528 	.word	0x20003528
 8009030:	0802ddb0 	.word	0x0802ddb0
 8009034:	2000349c 	.word	0x2000349c
 8009038:	0802de38 	.word	0x0802de38
 800903c:	20003034 	.word	0x20003034
 8009040:	0802de58 	.word	0x0802de58
 8009044:	20002df8 	.word	0x20002df8
 8009048:	200018dc 	.word	0x200018dc
 800904c:	20002ddc 	.word	0x20002ddc
 8009050:	2000001c 	.word	0x2000001c
 8009054:	20001a50 	.word	0x20001a50
 8009058:	0802ddc0 	.word	0x0802ddc0
 800905c:	0802ddc4 	.word	0x0802ddc4
 8009060:	0802ddc8 	.word	0x0802ddc8
 8009064:	0802ddd0 	.word	0x0802ddd0
 8009068:	0802ddd8 	.word	0x0802ddd8
 800906c:	0802dddc 	.word	0x0802dddc
 8009070:	0802dde0 	.word	0x0802dde0
 8009074:	0802dde4 	.word	0x0802dde4
 8009078:	20001a94 	.word	0x20001a94
 800907c:	0802dde8 	.word	0x0802dde8
 8009080:	20002e04 	.word	0x20002e04
 8009084:	0802ddec 	.word	0x0802ddec
 8009088:	20001ab4 	.word	0x20001ab4
 800908c:	0802decc 	.word	0x0802decc
 8009090:	0802dea4 	.word	0x0802dea4
 8009094:	0802b604 	.word	0x0802b604
 8009098:	0802df00 	.word	0x0802df00
 800909c:	0802de10 	.word	0x0802de10
 80090a0:	0802ddf0 	.word	0x0802ddf0
 80090a4:	0802de78 	.word	0x0802de78
 80090a8:	20001690 	.word	0x20001690
 80090ac:	20003120 	.word	0x20003120
 80090b0:	20000874 	.word	0x20000874

080090b4 <initialapisn>:
	int i, j;
	char localip[24];
	char params[48];

	j = 1;
	sprintf(localip, "%d:%d:%d:%d", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 80090b4:	4b36      	ldr	r3, [pc, #216]	; (8009190 <initialapisn+0xdc>)
 80090b6:	4937      	ldr	r1, [pc, #220]	; (8009194 <initialapisn+0xe0>)
 80090b8:	681a      	ldr	r2, [r3, #0]
void initialapisn() {
 80090ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	sprintf(localip, "%d:%d:%d:%d", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 80090be:	0e13      	lsrs	r3, r2, #24
void initialapisn() {
 80090c0:	b096      	sub	sp, #88	; 0x58
	sprintf(params, "?bld=%d\&ip=%s\&nx=%s", BUILDNO, localip, nex_model);
	sprintf(stmuid, "/api/Device/%lx%lx%lx", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);

	strcat(stmuid, params);

	while (statuspkt.uid == 0xfeed)		// not yet found new S/N from server
 80090c2:	4d35      	ldr	r5, [pc, #212]	; (8009198 <initialapisn+0xe4>)
	sprintf(localip, "%d:%d:%d:%d", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 80090c4:	9301      	str	r3, [sp, #4]
 80090c6:	f3c2 4307 	ubfx	r3, r2, #16, #8
 80090ca:	a804      	add	r0, sp, #16
 80090cc:	9300      	str	r3, [sp, #0]
 80090ce:	f3c2 2307 	ubfx	r3, r2, #8, #8
 80090d2:	b2d2      	uxtb	r2, r2
 80090d4:	f01d fca8 	bl	8026a28 <siprintf>
	sprintf(params, "?bld=%d\&ip=%s\&nx=%s", BUILDNO, localip, nex_model);
 80090d8:	4830      	ldr	r0, [pc, #192]	; (800919c <initialapisn+0xe8>)
 80090da:	ab04      	add	r3, sp, #16
 80090dc:	f242 7233 	movw	r2, #10035	; 0x2733
 80090e0:	492f      	ldr	r1, [pc, #188]	; (80091a0 <initialapisn+0xec>)
 80090e2:	9000      	str	r0, [sp, #0]
 80090e4:	a80a      	add	r0, sp, #40	; 0x28
 80090e6:	f01d fc9f 	bl	8026a28 <siprintf>
	sprintf(stmuid, "/api/Device/%lx%lx%lx", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
 80090ea:	492e      	ldr	r1, [pc, #184]	; (80091a4 <initialapisn+0xf0>)
 80090ec:	482e      	ldr	r0, [pc, #184]	; (80091a8 <initialapisn+0xf4>)
 80090ee:	f8d1 3424 	ldr.w	r3, [r1, #1060]	; 0x424
 80090f2:	f8d1 2420 	ldr.w	r2, [r1, #1056]	; 0x420
 80090f6:	f8d1 1428 	ldr.w	r1, [r1, #1064]	; 0x428
 80090fa:	9100      	str	r1, [sp, #0]
 80090fc:	492b      	ldr	r1, [pc, #172]	; (80091ac <initialapisn+0xf8>)
 80090fe:	f01d fc93 	bl	8026a28 <siprintf>
	strcat(stmuid, params);
 8009102:	a90a      	add	r1, sp, #40	; 0x28
 8009104:	4828      	ldr	r0, [pc, #160]	; (80091a8 <initialapisn+0xf4>)
 8009106:	f01d fd29 	bl	8026b5c <strcat>
	while (statuspkt.uid == 0xfeed)		// not yet found new S/N from server
 800910a:	f8b5 305c 	ldrh.w	r3, [r5, #92]	; 0x5c
 800910e:	f64f 62ed 	movw	r2, #65261	; 0xfeed
 8009112:	b29b      	uxth	r3, r3
 8009114:	4293      	cmp	r3, r2
 8009116:	d130      	bne.n	800917a <initialapisn+0xc6>
	j = 1;
 8009118:	2701      	movs	r7, #1
	{
		printf("getting params from server on port %d Try=%d\n", DOWNLOAD_PORT, j);
 800911a:	f8df a098 	ldr.w	sl, [pc, #152]	; 80091b4 <initialapisn+0x100>
	printf("Control Server is %s\n", SERVER_DESTINATION);
 800911e:	f8df 8098 	ldr.w	r8, [pc, #152]	; 80091b8 <initialapisn+0x104>
 8009122:	f8df 9098 	ldr.w	r9, [pc, #152]	; 80091bc <initialapisn+0x108>
		printf("getting params from server on port %d Try=%d\n", DOWNLOAD_PORT, j);
 8009126:	463a      	mov	r2, r7
 8009128:	f641 7193 	movw	r1, #8083	; 0x1f93
 800912c:	4650      	mov	r0, sl
	result = hc_open(SERVER_DESTINATION, page, postvars, NULL);
 800912e:	f241 3488 	movw	r4, #5000	; 0x1388
		printf("getting params from server on port %d Try=%d\n", DOWNLOAD_PORT, j);
 8009132:	f01d fa8f 	bl	8026654 <iprintf>
	printf("Control Server is %s\n", SERVER_DESTINATION);
 8009136:	4641      	mov	r1, r8
 8009138:	4648      	mov	r0, r9
		getpage(stmuid);		// get sn and targ
		for (i = 0; i < 5000; i++) {
			if (statuspkt.uid != 0xfeed)
 800913a:	f64f 66ed 	movw	r6, #65261	; 0xfeed
	printf("Control Server is %s\n", SERVER_DESTINATION);
 800913e:	f01d fa89 	bl	8026654 <iprintf>
	result = hc_open(SERVER_DESTINATION, page, postvars, NULL);
 8009142:	2300      	movs	r3, #0
 8009144:	4918      	ldr	r1, [pc, #96]	; (80091a8 <initialapisn+0xf4>)
 8009146:	4640      	mov	r0, r8
 8009148:	461a      	mov	r2, r3
 800914a:	f7f8 fde3 	bl	8001d14 <hc_open>
 800914e:	9003      	str	r0, [sp, #12]
		for (i = 0; i < 5000; i++) {
 8009150:	e003      	b.n	800915a <initialapisn+0xa6>
				break;
			osDelay(1);
 8009152:	f00d f9ff 	bl	8016554 <osDelay>
		for (i = 0; i < 5000; i++) {
 8009156:	3c01      	subs	r4, #1
 8009158:	d005      	beq.n	8009166 <initialapisn+0xb2>
			if (statuspkt.uid != 0xfeed)
 800915a:	f8b5 305c 	ldrh.w	r3, [r5, #92]	; 0x5c
			osDelay(1);
 800915e:	2001      	movs	r0, #1
			if (statuspkt.uid != 0xfeed)
 8009160:	b29b      	uxth	r3, r3
 8009162:	42b3      	cmp	r3, r6
 8009164:	d0f5      	beq.n	8009152 <initialapisn+0x9e>
		}
		j++;
 8009166:	3701      	adds	r7, #1
		if (j > 5) {
 8009168:	2f05      	cmp	r7, #5
 800916a:	dc09      	bgt.n	8009180 <initialapisn+0xcc>
	while (statuspkt.uid == 0xfeed)		// not yet found new S/N from server
 800916c:	f8b5 305c 	ldrh.w	r3, [r5, #92]	; 0x5c
 8009170:	f64f 62ed 	movw	r2, #65261	; 0xfeed
 8009174:	b29b      	uxth	r3, r3
 8009176:	4293      	cmp	r3, r2
 8009178:	d0d5      	beq.n	8009126 <initialapisn+0x72>
			printf("************* ABORTED **************\n");
			rebootme(8);
		}
	}
}
 800917a:	b016      	add	sp, #88	; 0x58
 800917c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("************* ABORTED **************\n");
 8009180:	480b      	ldr	r0, [pc, #44]	; (80091b0 <initialapisn+0xfc>)
 8009182:	f01d fb03 	bl	802678c <puts>
			rebootme(8);
 8009186:	2008      	movs	r0, #8
 8009188:	f7fa fd6c 	bl	8003c64 <rebootme>
 800918c:	e7ee      	b.n	800916c <initialapisn+0xb8>
 800918e:	bf00      	nop
 8009190:	20002df0 	.word	0x20002df0
 8009194:	0802df48 	.word	0x0802df48
 8009198:	20003034 	.word	0x20003034
 800919c:	20001b50 	.word	0x20001b50
 80091a0:	0802df54 	.word	0x0802df54
 80091a4:	1ff0f000 	.word	0x1ff0f000
 80091a8:	200034c8 	.word	0x200034c8
 80091ac:	0802df68 	.word	0x0802df68
 80091b0:	0802dfb0 	.word	0x0802dfb0
 80091b4:	0802df80 	.word	0x0802df80
 80091b8:	0802b604 	.word	0x0802b604
 80091bc:	0802df30 	.word	0x0802df30

080091c0 <requestapisn>:

void requestapisn() {
 80091c0:	b510      	push	{r4, lr}
	printf("Control Server is %s\n", SERVER_DESTINATION);
 80091c2:	4c0a      	ldr	r4, [pc, #40]	; (80091ec <requestapisn+0x2c>)
void requestapisn() {
 80091c4:	b082      	sub	sp, #8
	printf("updating params from server on port %d\n", DOWNLOAD_PORT);
 80091c6:	f641 7193 	movw	r1, #8083	; 0x1f93
 80091ca:	4809      	ldr	r0, [pc, #36]	; (80091f0 <requestapisn+0x30>)
 80091cc:	f01d fa42 	bl	8026654 <iprintf>
	printf("Control Server is %s\n", SERVER_DESTINATION);
 80091d0:	4621      	mov	r1, r4
 80091d2:	4808      	ldr	r0, [pc, #32]	; (80091f4 <requestapisn+0x34>)
 80091d4:	f01d fa3e 	bl	8026654 <iprintf>
	result = hc_open(SERVER_DESTINATION, page, postvars, NULL);
 80091d8:	2300      	movs	r3, #0
 80091da:	4907      	ldr	r1, [pc, #28]	; (80091f8 <requestapisn+0x38>)
 80091dc:	4620      	mov	r0, r4
 80091de:	461a      	mov	r2, r3
 80091e0:	f7f8 fd98 	bl	8001d14 <hc_open>
 80091e4:	9001      	str	r0, [sp, #4]
	getpage(stmuid);		// get sn and targ
}
 80091e6:	b002      	add	sp, #8
 80091e8:	bd10      	pop	{r4, pc}
 80091ea:	bf00      	nop
 80091ec:	0802b604 	.word	0x0802b604
 80091f0:	0802dfd8 	.word	0x0802dfd8
 80091f4:	0802df30 	.word	0x0802df30
 80091f8:	200034c8 	.word	0x200034c8

080091fc <Reset_Handler>:
  .type  Reset_Handler, %function
Reset_Handler:  


/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80091fc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80091fe:	e003      	b.n	8009208 <LoopCopyDataInit>

08009200 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8009200:	4b0b      	ldr	r3, [pc, #44]	; (8009230 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8009202:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8009204:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8009206:	3104      	adds	r1, #4

08009208 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8009208:	480a      	ldr	r0, [pc, #40]	; (8009234 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 800920a:	4b0b      	ldr	r3, [pc, #44]	; (8009238 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 800920c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800920e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8009210:	d3f6      	bcc.n	8009200 <CopyDataInit>
  ldr  r2, =_sbss
 8009212:	4a0a      	ldr	r2, [pc, #40]	; (800923c <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8009214:	e002      	b.n	800921c <LoopFillZerobss>

08009216 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8009216:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8009218:	f842 3b04 	str.w	r3, [r2], #4

0800921c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800921c:	4b08      	ldr	r3, [pc, #32]	; (8009240 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 800921e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8009220:	d3f9      	bcc.n	8009216 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8009222:	f7ff f8d3 	bl	80083cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8009226:	f01c f8f3 	bl	8025410 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800922a:	f7fb fac7 	bl	80047bc <main>
  bx  lr    
 800922e:	4770      	bx	lr
  ldr  r3, =_sidata
 8009230:	08047d34 	.word	0x08047d34
  ldr  r0, =_sdata
 8009234:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8009238:	200006f4 	.word	0x200006f4
  ldr  r2, =_sbss
 800923c:	200006f8 	.word	0x200006f8
  ldr  r3, = _ebss
 8009240:	2003015c 	.word	0x2003015c

08009244 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009244:	e7fe      	b.n	8009244 <CAN1_RX0_IRQHandler>
 8009246:	Address 0x0000000008009246 is out of bounds.


08009248 <HAL_Init>:
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCLERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8009248:	4a07      	ldr	r2, [pc, #28]	; (8009268 <HAL_Init+0x20>)
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800924a:	2003      	movs	r0, #3
{
 800924c:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800924e:	6813      	ldr	r3, [r2, #0]
 8009250:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009254:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009256:	f000 fc4f 	bl	8009af8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800925a:	2000      	movs	r0, #0
 800925c:	f7fe ff82 	bl	8008164 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8009260:	f7fe f800 	bl	8007264 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8009264:	2000      	movs	r0, #0
 8009266:	bd08      	pop	{r3, pc}
 8009268:	40023c00 	.word	0x40023c00

0800926c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800926c:	4a03      	ldr	r2, [pc, #12]	; (800927c <HAL_IncTick+0x10>)
 800926e:	4b04      	ldr	r3, [pc, #16]	; (8009280 <HAL_IncTick+0x14>)
 8009270:	6811      	ldr	r1, [r2, #0]
 8009272:	781b      	ldrb	r3, [r3, #0]
 8009274:	440b      	add	r3, r1
 8009276:	6013      	str	r3, [r2, #0]
}
 8009278:	4770      	bx	lr
 800927a:	bf00      	nop
 800927c:	20003568 	.word	0x20003568
 8009280:	20000314 	.word	0x20000314

08009284 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8009284:	4b01      	ldr	r3, [pc, #4]	; (800928c <HAL_GetTick+0x8>)
 8009286:	6818      	ldr	r0, [r3, #0]
}
 8009288:	4770      	bx	lr
 800928a:	bf00      	nop
 800928c:	20003568 	.word	0x20003568

08009290 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009290:	b538      	push	{r3, r4, r5, lr}
 8009292:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8009294:	f7ff fff6 	bl	8009284 <HAL_GetTick>
 8009298:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800929a:	1c63      	adds	r3, r4, #1
 800929c:	d002      	beq.n	80092a4 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800929e:	4b04      	ldr	r3, [pc, #16]	; (80092b0 <HAL_Delay+0x20>)
 80092a0:	781b      	ldrb	r3, [r3, #0]
 80092a2:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80092a4:	f7ff ffee 	bl	8009284 <HAL_GetTick>
 80092a8:	1b43      	subs	r3, r0, r5
 80092aa:	42a3      	cmp	r3, r4
 80092ac:	d3fa      	bcc.n	80092a4 <HAL_Delay+0x14>
  {
  }
}
 80092ae:	bd38      	pop	{r3, r4, r5, pc}
 80092b0:	20000314 	.word	0x20000314

080092b4 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80092b4:	2800      	cmp	r0, #0
 80092b6:	f000 8144 	beq.w	8009542 <HAL_ADC_Init+0x28e>
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80092ba:	6803      	ldr	r3, [r0, #0]
 80092bc:	49a7      	ldr	r1, [pc, #668]	; (800955c <HAL_ADC_Init+0x2a8>)
 80092be:	4aa8      	ldr	r2, [pc, #672]	; (8009560 <HAL_ADC_Init+0x2ac>)
 80092c0:	428b      	cmp	r3, r1
 80092c2:	bf18      	it	ne
 80092c4:	4293      	cmpne	r3, r2
{
 80092c6:	b570      	push	{r4, r5, r6, lr}
 80092c8:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80092ca:	d003      	beq.n	80092d4 <HAL_ADC_Init+0x20>
 80092cc:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80092d0:	4293      	cmp	r3, r2
 80092d2:	d177      	bne.n	80093c4 <HAL_ADC_Init+0x110>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 80092d4:	6863      	ldr	r3, [r4, #4]
 80092d6:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 80092da:	d17c      	bne.n	80093d6 <HAL_ADC_Init+0x122>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 80092dc:	68a3      	ldr	r3, [r4, #8]
 80092de:	f033 7340 	bics.w	r3, r3, #50331648	; 0x3000000
 80092e2:	f040 8082 	bne.w	80093ea <HAL_ADC_Init+0x136>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 80092e6:	6923      	ldr	r3, [r4, #16]
 80092e8:	2b01      	cmp	r3, #1
 80092ea:	d84e      	bhi.n	800938a <HAL_ADC_Init+0xd6>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80092ec:	69a3      	ldr	r3, [r4, #24]
 80092ee:	2b01      	cmp	r3, #1
 80092f0:	d845      	bhi.n	800937e <HAL_ADC_Init+0xca>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 80092f2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80092f4:	f022 7140 	bic.w	r1, r2, #50331648	; 0x3000000
 80092f8:	f022 7080 	bic.w	r0, r2, #16777216	; 0x1000000
 80092fc:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8009300:	bf18      	it	ne
 8009302:	2900      	cmpne	r1, #0
 8009304:	bf14      	ite	ne
 8009306:	2301      	movne	r3, #1
 8009308:	2300      	moveq	r3, #0
 800930a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 800930e:	bf0c      	ite	eq
 8009310:	2300      	moveq	r3, #0
 8009312:	f003 0301 	andne.w	r3, r3, #1
 8009316:	f1b0 6f40 	cmp.w	r0, #201326592	; 0xc000000
 800931a:	bf0c      	ite	eq
 800931c:	2300      	moveq	r3, #0
 800931e:	f003 0301 	andne.w	r3, r3, #1
 8009322:	b123      	cbz	r3, 800932e <HAL_ADC_Init+0x7a>
 8009324:	f102 4271 	add.w	r2, r2, #4043309056	; 0xf1000000
 8009328:	2a01      	cmp	r2, #1
 800932a:	f200 8111 	bhi.w	8009550 <HAL_ADC_Init+0x29c>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 800932e:	68e3      	ldr	r3, [r4, #12]
 8009330:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8009334:	d165      	bne.n	8009402 <HAL_ADC_Init+0x14e>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8009336:	69e3      	ldr	r3, [r4, #28]
 8009338:	3b01      	subs	r3, #1
 800933a:	2b0f      	cmp	r3, #15
 800933c:	d85b      	bhi.n	80093f6 <HAL_ADC_Init+0x142>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 800933e:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8009342:	2b01      	cmp	r3, #1
 8009344:	d830      	bhi.n	80093a8 <HAL_ADC_Init+0xf4>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8009346:	6963      	ldr	r3, [r4, #20]
 8009348:	2b02      	cmp	r3, #2
 800934a:	d835      	bhi.n	80093b8 <HAL_ADC_Init+0x104>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 800934c:	f894 3020 	ldrb.w	r3, [r4, #32]
 8009350:	2b01      	cmp	r3, #1
 8009352:	d823      	bhi.n	800939c <HAL_ADC_Init+0xe8>

  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009354:	4b83      	ldr	r3, [pc, #524]	; (8009564 <HAL_ADC_Init+0x2b0>)
 8009356:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8009358:	429a      	cmp	r2, r3
 800935a:	d004      	beq.n	8009366 <HAL_ADC_Init+0xb2>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 800935c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800935e:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 8009362:	f040 80e8 	bne.w	8009536 <HAL_ADC_Init+0x282>
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8009366:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8009368:	2d00      	cmp	r5, #0
 800936a:	f000 80d4 	beq.w	8009516 <HAL_ADC_Init+0x262>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800936e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009370:	06db      	lsls	r3, r3, #27
 8009372:	d54c      	bpl.n	800940e <HAL_ADC_Init+0x15a>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8009374:	2300      	movs	r3, #0
    tmp_hal_status = HAL_ERROR;
 8009376:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8009378:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
}
 800937c:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800937e:	f240 1151 	movw	r1, #337	; 0x151
 8009382:	4879      	ldr	r0, [pc, #484]	; (8009568 <HAL_ADC_Init+0x2b4>)
 8009384:	f7fc fa2e 	bl	80057e4 <assert_failed>
 8009388:	e7b3      	b.n	80092f2 <HAL_ADC_Init+0x3e>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 800938a:	f44f 71a8 	mov.w	r1, #336	; 0x150
 800938e:	4876      	ldr	r0, [pc, #472]	; (8009568 <HAL_ADC_Init+0x2b4>)
 8009390:	f7fc fa28 	bl	80057e4 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8009394:	69a3      	ldr	r3, [r4, #24]
 8009396:	2b01      	cmp	r3, #1
 8009398:	d9ab      	bls.n	80092f2 <HAL_ADC_Init+0x3e>
 800939a:	e7f0      	b.n	800937e <HAL_ADC_Init+0xca>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 800939c:	f240 1157 	movw	r1, #343	; 0x157
 80093a0:	4871      	ldr	r0, [pc, #452]	; (8009568 <HAL_ADC_Init+0x2b4>)
 80093a2:	f7fc fa1f 	bl	80057e4 <assert_failed>
 80093a6:	e7d5      	b.n	8009354 <HAL_ADC_Init+0xa0>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 80093a8:	f240 1155 	movw	r1, #341	; 0x155
 80093ac:	486e      	ldr	r0, [pc, #440]	; (8009568 <HAL_ADC_Init+0x2b4>)
 80093ae:	f7fc fa19 	bl	80057e4 <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 80093b2:	6963      	ldr	r3, [r4, #20]
 80093b4:	2b02      	cmp	r3, #2
 80093b6:	d9c9      	bls.n	800934c <HAL_ADC_Init+0x98>
 80093b8:	f44f 71ab 	mov.w	r1, #342	; 0x156
 80093bc:	486a      	ldr	r0, [pc, #424]	; (8009568 <HAL_ADC_Init+0x2b4>)
 80093be:	f7fc fa11 	bl	80057e4 <assert_failed>
 80093c2:	e7c3      	b.n	800934c <HAL_ADC_Init+0x98>
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80093c4:	f240 114d 	movw	r1, #333	; 0x14d
 80093c8:	4867      	ldr	r0, [pc, #412]	; (8009568 <HAL_ADC_Init+0x2b4>)
 80093ca:	f7fc fa0b 	bl	80057e4 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 80093ce:	6863      	ldr	r3, [r4, #4]
 80093d0:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 80093d4:	d082      	beq.n	80092dc <HAL_ADC_Init+0x28>
 80093d6:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 80093da:	4863      	ldr	r0, [pc, #396]	; (8009568 <HAL_ADC_Init+0x2b4>)
 80093dc:	f7fc fa02 	bl	80057e4 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 80093e0:	68a3      	ldr	r3, [r4, #8]
 80093e2:	f033 7340 	bics.w	r3, r3, #50331648	; 0x3000000
 80093e6:	f43f af7e 	beq.w	80092e6 <HAL_ADC_Init+0x32>
 80093ea:	f240 114f 	movw	r1, #335	; 0x14f
 80093ee:	485e      	ldr	r0, [pc, #376]	; (8009568 <HAL_ADC_Init+0x2b4>)
 80093f0:	f7fc f9f8 	bl	80057e4 <assert_failed>
 80093f4:	e777      	b.n	80092e6 <HAL_ADC_Init+0x32>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 80093f6:	f44f 71aa 	mov.w	r1, #340	; 0x154
 80093fa:	485b      	ldr	r0, [pc, #364]	; (8009568 <HAL_ADC_Init+0x2b4>)
 80093fc:	f7fc f9f2 	bl	80057e4 <assert_failed>
 8009400:	e79d      	b.n	800933e <HAL_ADC_Init+0x8a>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8009402:	f240 1153 	movw	r1, #339	; 0x153
 8009406:	4858      	ldr	r0, [pc, #352]	; (8009568 <HAL_ADC_Init+0x2b4>)
 8009408:	f7fc f9ec 	bl	80057e4 <assert_failed>
 800940c:	e793      	b.n	8009336 <HAL_ADC_Init+0x82>
    ADC_STATE_CLR_SET(hadc->State,
 800940e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8009410:	4b56      	ldr	r3, [pc, #344]	; (800956c <HAL_ADC_Init+0x2b8>)
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8009412:	4a57      	ldr	r2, [pc, #348]	; (8009570 <HAL_ADC_Init+0x2bc>)
    ADC_STATE_CLR_SET(hadc->State,
 8009414:	400b      	ands	r3, r1
 8009416:	f043 0302 	orr.w	r3, r3, #2
 800941a:	6423      	str	r3, [r4, #64]	; 0x40
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800941c:	6851      	ldr	r1, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800941e:	6823      	ldr	r3, [r4, #0]
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8009420:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 8009424:	6051      	str	r1, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8009426:	6851      	ldr	r1, [r2, #4]
 8009428:	6860      	ldr	r0, [r4, #4]
 800942a:	4301      	orrs	r1, r0
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800942c:	484d      	ldr	r0, [pc, #308]	; (8009564 <HAL_ADC_Init+0x2b0>)
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800942e:	6051      	str	r1, [r2, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8009430:	6859      	ldr	r1, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8009432:	6925      	ldr	r5, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8009434:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8009438:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800943a:	685a      	ldr	r2, [r3, #4]
 800943c:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8009440:	68a5      	ldr	r5, [r4, #8]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8009442:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8009444:	685a      	ldr	r2, [r3, #4]
 8009446:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800944a:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800944c:	6859      	ldr	r1, [r3, #4]
 800944e:	4329      	orrs	r1, r5
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8009450:	68e5      	ldr	r5, [r4, #12]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8009452:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8009454:	6899      	ldr	r1, [r3, #8]
 8009456:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 800945a:	6099      	str	r1, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800945c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800945e:	689a      	ldr	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009460:	4281      	cmp	r1, r0
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8009462:	ea42 0205 	orr.w	r2, r2, r5
 8009466:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009468:	d05c      	beq.n	8009524 <HAL_ADC_Init+0x270>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800946a:	6898      	ldr	r0, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800946c:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800946e:	f020 6070 	bic.w	r0, r0, #251658240	; 0xf000000
 8009472:	6098      	str	r0, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8009474:	689a      	ldr	r2, [r3, #8]
 8009476:	4311      	orrs	r1, r2
 8009478:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800947a:	6899      	ldr	r1, [r3, #8]
 800947c:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 8009480:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8009482:	689a      	ldr	r2, [r3, #8]
 8009484:	432a      	orrs	r2, r5
 8009486:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8009488:	6899      	ldr	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800948a:	69a0      	ldr	r0, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800948c:	f021 0102 	bic.w	r1, r1, #2
 8009490:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8009492:	689a      	ldr	r2, [r3, #8]
 8009494:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
 8009498:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800949a:	f894 2020 	ldrb.w	r2, [r4, #32]
 800949e:	2a00      	cmp	r2, #0
 80094a0:	d051      	beq.n	8009546 <HAL_ADC_Init+0x292>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 80094a2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80094a4:	3a01      	subs	r2, #1
 80094a6:	2a07      	cmp	r2, #7
 80094a8:	d864      	bhi.n	8009574 <HAL_ADC_Init+0x2c0>
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80094aa:	6859      	ldr	r1, [r3, #4]
 80094ac:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80094b0:	6059      	str	r1, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80094b2:	6859      	ldr	r1, [r3, #4]
 80094b4:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 80094b8:	6059      	str	r1, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80094ba:	6859      	ldr	r1, [r3, #4]
 80094bc:	ea41 3242 	orr.w	r2, r1, r2, lsl #13
 80094c0:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80094c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    ADC_CLEAR_ERRORCODE(hadc);
 80094c4:	2600      	movs	r6, #0
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80094c6:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80094c8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80094cc:	6965      	ldr	r5, [r4, #20]
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80094ce:	1e48      	subs	r0, r1, #1
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80094d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80094d2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80094d4:	ea41 5100 	orr.w	r1, r1, r0, lsl #20
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80094d8:	4630      	mov	r0, r6
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80094da:	62d9      	str	r1, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80094dc:	6899      	ldr	r1, [r3, #8]
 80094de:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 80094e2:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80094e4:	6899      	ldr	r1, [r3, #8]
 80094e6:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 80094ea:	ea41 2142 	orr.w	r1, r1, r2, lsl #9
 80094ee:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80094f0:	6899      	ldr	r1, [r3, #8]
 80094f2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80094f6:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80094f8:	689a      	ldr	r2, [r3, #8]
 80094fa:	ea42 2285 	orr.w	r2, r2, r5, lsl #10
 80094fe:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8009500:	6466      	str	r6, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8009502:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009504:	f023 0303 	bic.w	r3, r3, #3
 8009508:	f043 0301 	orr.w	r3, r3, #1
 800950c:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 800950e:	2300      	movs	r3, #0
 8009510:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8009514:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8009516:	4620      	mov	r0, r4
 8009518:	f7fd fedc 	bl	80072d4 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 800951c:	6465      	str	r5, [r4, #68]	; 0x44
    hadc->Lock = HAL_UNLOCKED;
 800951e:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
 8009522:	e724      	b.n	800936e <HAL_ADC_Init+0xba>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8009524:	689a      	ldr	r2, [r3, #8]
 8009526:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800952a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800952c:	689a      	ldr	r2, [r3, #8]
 800952e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8009532:	609a      	str	r2, [r3, #8]
 8009534:	e7a8      	b.n	8009488 <HAL_ADC_Init+0x1d4>
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8009536:	f240 115b 	movw	r1, #347	; 0x15b
 800953a:	480b      	ldr	r0, [pc, #44]	; (8009568 <HAL_ADC_Init+0x2b4>)
 800953c:	f7fc f952 	bl	80057e4 <assert_failed>
 8009540:	e711      	b.n	8009366 <HAL_ADC_Init+0xb2>
    return HAL_ERROR;
 8009542:	2001      	movs	r0, #1
}
 8009544:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8009546:	685a      	ldr	r2, [r3, #4]
 8009548:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800954c:	605a      	str	r2, [r3, #4]
 800954e:	e7b8      	b.n	80094c2 <HAL_ADC_Init+0x20e>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8009550:	f44f 71a9 	mov.w	r1, #338	; 0x152
 8009554:	4804      	ldr	r0, [pc, #16]	; (8009568 <HAL_ADC_Init+0x2b4>)
 8009556:	f7fc f945 	bl	80057e4 <assert_failed>
 800955a:	e6e8      	b.n	800932e <HAL_ADC_Init+0x7a>
 800955c:	40012000 	.word	0x40012000
 8009560:	40012100 	.word	0x40012100
 8009564:	0f000001 	.word	0x0f000001
 8009568:	0802e000 	.word	0x0802e000
 800956c:	ffffeefd 	.word	0xffffeefd
 8009570:	40012300 	.word	0x40012300
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 8009574:	f240 71ac 	movw	r1, #1964	; 0x7ac
 8009578:	4803      	ldr	r0, [pc, #12]	; (8009588 <HAL_ADC_Init+0x2d4>)
 800957a:	f7fc f933 	bl	80057e4 <assert_failed>
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800957e:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8009580:	6823      	ldr	r3, [r4, #0]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8009582:	3a01      	subs	r2, #1
 8009584:	e791      	b.n	80094aa <HAL_ADC_Init+0x1f6>
 8009586:	bf00      	nop
 8009588:	0802e000 	.word	0x0802e000

0800958c <HAL_ADC_Start>:
{
 800958c:	b510      	push	{r4, lr}
  __IO uint32_t counter = 0;
 800958e:	2300      	movs	r3, #0
{
 8009590:	b082      	sub	sp, #8
 8009592:	4604      	mov	r4, r0
  __IO uint32_t counter = 0;
 8009594:	9301      	str	r3, [sp, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8009596:	6983      	ldr	r3, [r0, #24]
 8009598:	2b01      	cmp	r3, #1
 800959a:	d904      	bls.n	80095a6 <HAL_ADC_Start+0x1a>
 800959c:	f240 21df 	movw	r1, #735	; 0x2df
 80095a0:	4848      	ldr	r0, [pc, #288]	; (80096c4 <HAL_ADC_Start+0x138>)
 80095a2:	f7fc f91f 	bl	80057e4 <assert_failed>
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
 80095a6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80095a8:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 80095ac:	d174      	bne.n	8009698 <HAL_ADC_Start+0x10c>
  __HAL_LOCK(hadc);
 80095ae:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80095b2:	2b01      	cmp	r3, #1
 80095b4:	d079      	beq.n	80096aa <HAL_ADC_Start+0x11e>
 80095b6:	2301      	movs	r3, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80095b8:	6822      	ldr	r2, [r4, #0]
  __HAL_LOCK(hadc);
 80095ba:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80095be:	6893      	ldr	r3, [r2, #8]
 80095c0:	07d8      	lsls	r0, r3, #31
 80095c2:	d414      	bmi.n	80095ee <HAL_ADC_Start+0x62>
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80095c4:	4b40      	ldr	r3, [pc, #256]	; (80096c8 <HAL_ADC_Start+0x13c>)
 80095c6:	4841      	ldr	r0, [pc, #260]	; (80096cc <HAL_ADC_Start+0x140>)
 80095c8:	681b      	ldr	r3, [r3, #0]
    __HAL_ADC_ENABLE(hadc);
 80095ca:	6891      	ldr	r1, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80095cc:	fba0 0303 	umull	r0, r3, r0, r3
    __HAL_ADC_ENABLE(hadc);
 80095d0:	f041 0101 	orr.w	r1, r1, #1
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80095d4:	0c9b      	lsrs	r3, r3, #18
    __HAL_ADC_ENABLE(hadc);
 80095d6:	6091      	str	r1, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80095d8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80095dc:	9301      	str	r3, [sp, #4]
    while(counter != 0)
 80095de:	9b01      	ldr	r3, [sp, #4]
 80095e0:	b12b      	cbz	r3, 80095ee <HAL_ADC_Start+0x62>
      counter--;
 80095e2:	9b01      	ldr	r3, [sp, #4]
 80095e4:	3b01      	subs	r3, #1
 80095e6:	9301      	str	r3, [sp, #4]
    while(counter != 0)
 80095e8:	9b01      	ldr	r3, [sp, #4]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d1f9      	bne.n	80095e2 <HAL_ADC_Start+0x56>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80095ee:	6890      	ldr	r0, [r2, #8]
 80095f0:	f010 0001 	ands.w	r0, r0, #1
 80095f4:	d02c      	beq.n	8009650 <HAL_ADC_Start+0xc4>
    ADC_STATE_CLR_SET(hadc->State,
 80095f6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80095f8:	4b35      	ldr	r3, [pc, #212]	; (80096d0 <HAL_ADC_Start+0x144>)
 80095fa:	400b      	ands	r3, r1
 80095fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009600:	6423      	str	r3, [r4, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8009602:	6853      	ldr	r3, [r2, #4]
 8009604:	0559      	lsls	r1, r3, #21
 8009606:	d505      	bpl.n	8009614 <HAL_ADC_Start+0x88>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8009608:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800960a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800960e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009612:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009614:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009616:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
 800961a:	d02f      	beq.n	800967c <HAL_ADC_Start+0xf0>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800961c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800961e:	f023 0306 	bic.w	r3, r3, #6
 8009622:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8009624:	f06f 0022 	mvn.w	r0, #34	; 0x22
    __HAL_UNLOCK(hadc);
 8009628:	2100      	movs	r1, #0
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800962a:	4b2a      	ldr	r3, [pc, #168]	; (80096d4 <HAL_ADC_Start+0x148>)
    __HAL_UNLOCK(hadc);
 800962c:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8009630:	6010      	str	r0, [r2, #0]
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8009632:	6858      	ldr	r0, [r3, #4]
 8009634:	f010 001f 	ands.w	r0, r0, #31
 8009638:	d114      	bne.n	8009664 <HAL_ADC_Start+0xd8>
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800963a:	6893      	ldr	r3, [r2, #8]
 800963c:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 8009640:	d10e      	bne.n	8009660 <HAL_ADC_Start+0xd4>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009642:	6891      	ldr	r1, [r2, #8]
  return HAL_OK;
 8009644:	4618      	mov	r0, r3
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009646:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 800964a:	6091      	str	r1, [r2, #8]
}
 800964c:	b002      	add	sp, #8
 800964e:	bd10      	pop	{r4, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009650:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009652:	f043 0310 	orr.w	r3, r3, #16
 8009656:	6423      	str	r3, [r4, #64]	; 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009658:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800965a:	f043 0301 	orr.w	r3, r3, #1
 800965e:	6463      	str	r3, [r4, #68]	; 0x44
}
 8009660:	b002      	add	sp, #8
 8009662:	bd10      	pop	{r4, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8009664:	481c      	ldr	r0, [pc, #112]	; (80096d8 <HAL_ADC_Start+0x14c>)
 8009666:	4282      	cmp	r2, r0
 8009668:	d00a      	beq.n	8009680 <HAL_ADC_Start+0xf4>
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 800966a:	685b      	ldr	r3, [r3, #4]
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800966c:	06db      	lsls	r3, r3, #27
 800966e:	d402      	bmi.n	8009676 <HAL_ADC_Start+0xea>
 8009670:	4c1a      	ldr	r4, [pc, #104]	; (80096dc <HAL_ADC_Start+0x150>)
 8009672:	42a2      	cmp	r2, r4
 8009674:	d01c      	beq.n	80096b0 <HAL_ADC_Start+0x124>
  return HAL_OK;
 8009676:	2000      	movs	r0, #0
}
 8009678:	b002      	add	sp, #8
 800967a:	bd10      	pop	{r4, pc}
      ADC_CLEAR_ERRORCODE(hadc);
 800967c:	6463      	str	r3, [r4, #68]	; 0x44
 800967e:	e7d1      	b.n	8009624 <HAL_ADC_Start+0x98>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8009680:	6893      	ldr	r3, [r2, #8]
 8009682:	f013 5f40 	tst.w	r3, #805306368	; 0x30000000
 8009686:	d103      	bne.n	8009690 <HAL_ADC_Start+0x104>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009688:	6893      	ldr	r3, [r2, #8]
 800968a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800968e:	6093      	str	r3, [r2, #8]
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8009690:	4b10      	ldr	r3, [pc, #64]	; (80096d4 <HAL_ADC_Start+0x148>)
  return HAL_OK;
 8009692:	2000      	movs	r0, #0
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8009694:	685b      	ldr	r3, [r3, #4]
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8009696:	e7e3      	b.n	8009660 <HAL_ADC_Start+0xd4>
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
 8009698:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 800969c:	4809      	ldr	r0, [pc, #36]	; (80096c4 <HAL_ADC_Start+0x138>)
 800969e:	f7fc f8a1 	bl	80057e4 <assert_failed>
  __HAL_LOCK(hadc);
 80096a2:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80096a6:	2b01      	cmp	r3, #1
 80096a8:	d185      	bne.n	80095b6 <HAL_ADC_Start+0x2a>
 80096aa:	2002      	movs	r0, #2
}
 80096ac:	b002      	add	sp, #8
 80096ae:	bd10      	pop	{r4, pc}
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80096b0:	68a0      	ldr	r0, [r4, #8]
 80096b2:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80096b6:	d1de      	bne.n	8009676 <HAL_ADC_Start+0xea>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80096b8:	68a3      	ldr	r3, [r4, #8]
 80096ba:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80096be:	60a3      	str	r3, [r4, #8]
 80096c0:	e7ce      	b.n	8009660 <HAL_ADC_Start+0xd4>
 80096c2:	bf00      	nop
 80096c4:	0802e000 	.word	0x0802e000
 80096c8:	200002b8 	.word	0x200002b8
 80096cc:	431bde83 	.word	0x431bde83
 80096d0:	fffff8fe 	.word	0xfffff8fe
 80096d4:	40012300 	.word	0x40012300
 80096d8:	40012000 	.word	0x40012000
 80096dc:	40012200 	.word	0x40012200

080096e0 <HAL_ADC_ConvCpltCallback>:
 80096e0:	4770      	bx	lr
 80096e2:	bf00      	nop

080096e4 <HAL_ADC_LevelOutOfWindowCallback>:
 80096e4:	4770      	bx	lr
 80096e6:	bf00      	nop

080096e8 <HAL_ADC_ErrorCallback>:
 80096e8:	4770      	bx	lr
 80096ea:	bf00      	nop

080096ec <HAL_ADC_IRQHandler>:
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80096ec:	6982      	ldr	r2, [r0, #24]
  uint32_t tmp_sr = hadc->Instance->SR;
 80096ee:	6803      	ldr	r3, [r0, #0]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80096f0:	2a01      	cmp	r2, #1
{
 80096f2:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_sr = hadc->Instance->SR;
 80096f4:	681d      	ldr	r5, [r3, #0]
{
 80096f6:	4604      	mov	r4, r0
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80096f8:	685e      	ldr	r6, [r3, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80096fa:	d904      	bls.n	8009706 <HAL_ADC_IRQHandler+0x1a>
 80096fc:	f240 41c1 	movw	r1, #1217	; 0x4c1
 8009700:	4851      	ldr	r0, [pc, #324]	; (8009848 <HAL_ADC_IRQHandler+0x15c>)
 8009702:	f7fc f86f 	bl	80057e4 <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8009706:	69e3      	ldr	r3, [r4, #28]
 8009708:	3b01      	subs	r3, #1
 800970a:	2b0f      	cmp	r3, #15
 800970c:	f200 8086 	bhi.w	800981c <HAL_ADC_IRQHandler+0x130>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8009710:	6963      	ldr	r3, [r4, #20]
 8009712:	2b02      	cmp	r3, #2
 8009714:	d87c      	bhi.n	8009810 <HAL_ADC_IRQHandler+0x124>
  if(tmp1 && tmp2)
 8009716:	07ab      	lsls	r3, r5, #30
 8009718:	d52c      	bpl.n	8009774 <HAL_ADC_IRQHandler+0x88>
 800971a:	06b0      	lsls	r0, r6, #26
 800971c:	d52a      	bpl.n	8009774 <HAL_ADC_IRQHandler+0x88>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800971e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009720:	06d9      	lsls	r1, r3, #27
 8009722:	d403      	bmi.n	800972c <HAL_ADC_IRQHandler+0x40>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8009724:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009726:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800972a:	6423      	str	r3, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800972c:	6823      	ldr	r3, [r4, #0]
 800972e:	689a      	ldr	r2, [r3, #8]
 8009730:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8009734:	d117      	bne.n	8009766 <HAL_ADC_IRQHandler+0x7a>
 8009736:	69a2      	ldr	r2, [r4, #24]
 8009738:	b9aa      	cbnz	r2, 8009766 <HAL_ADC_IRQHandler+0x7a>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800973a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800973c:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8009740:	d002      	beq.n	8009748 <HAL_ADC_IRQHandler+0x5c>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8009742:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8009744:	0552      	lsls	r2, r2, #21
 8009746:	d40e      	bmi.n	8009766 <HAL_ADC_IRQHandler+0x7a>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8009748:	685a      	ldr	r2, [r3, #4]
 800974a:	f022 0220 	bic.w	r2, r2, #32
 800974e:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8009750:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009752:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009756:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009758:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800975a:	04d8      	lsls	r0, r3, #19
 800975c:	d403      	bmi.n	8009766 <HAL_ADC_IRQHandler+0x7a>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800975e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009760:	f043 0301 	orr.w	r3, r3, #1
 8009764:	6423      	str	r3, [r4, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8009766:	4620      	mov	r0, r4
 8009768:	f7ff ffba 	bl	80096e0 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800976c:	6823      	ldr	r3, [r4, #0]
 800976e:	f06f 0212 	mvn.w	r2, #18
 8009772:	601a      	str	r2, [r3, #0]
  if(tmp1 && tmp2)
 8009774:	0769      	lsls	r1, r5, #29
 8009776:	d530      	bpl.n	80097da <HAL_ADC_IRQHandler+0xee>
 8009778:	0632      	lsls	r2, r6, #24
 800977a:	d52e      	bpl.n	80097da <HAL_ADC_IRQHandler+0xee>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800977c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800977e:	06db      	lsls	r3, r3, #27
 8009780:	d403      	bmi.n	800978a <HAL_ADC_IRQHandler+0x9e>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8009782:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009784:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009788:	6423      	str	r3, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800978a:	6823      	ldr	r3, [r4, #0]
 800978c:	689a      	ldr	r2, [r3, #8]
 800978e:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8009792:	d11b      	bne.n	80097cc <HAL_ADC_IRQHandler+0xe0>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8009794:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8009796:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 800979a:	d151      	bne.n	8009840 <HAL_ADC_IRQHandler+0x154>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800979c:	685a      	ldr	r2, [r3, #4]
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800979e:	0551      	lsls	r1, r2, #21
 80097a0:	d414      	bmi.n	80097cc <HAL_ADC_IRQHandler+0xe0>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 80097a2:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80097a4:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80097a8:	d110      	bne.n	80097cc <HAL_ADC_IRQHandler+0xe0>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 80097aa:	69a2      	ldr	r2, [r4, #24]
 80097ac:	b972      	cbnz	r2, 80097cc <HAL_ADC_IRQHandler+0xe0>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80097ae:	685a      	ldr	r2, [r3, #4]
 80097b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80097b4:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80097b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80097b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80097bc:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80097be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80097c0:	05da      	lsls	r2, r3, #23
 80097c2:	d403      	bmi.n	80097cc <HAL_ADC_IRQHandler+0xe0>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80097c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80097c6:	f043 0301 	orr.w	r3, r3, #1
 80097ca:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80097cc:	4620      	mov	r0, r4
 80097ce:	f000 f92f 	bl	8009a30 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80097d2:	6823      	ldr	r3, [r4, #0]
 80097d4:	f06f 020c 	mvn.w	r2, #12
 80097d8:	601a      	str	r2, [r3, #0]
  if(tmp1 && tmp2)
 80097da:	0673      	lsls	r3, r6, #25
 80097dc:	d505      	bpl.n	80097ea <HAL_ADC_IRQHandler+0xfe>
 80097de:	07e8      	lsls	r0, r5, #31
 80097e0:	d503      	bpl.n	80097ea <HAL_ADC_IRQHandler+0xfe>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80097e2:	6823      	ldr	r3, [r4, #0]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	07d9      	lsls	r1, r3, #31
 80097e8:	d41e      	bmi.n	8009828 <HAL_ADC_IRQHandler+0x13c>
  if(tmp1 && tmp2)
 80097ea:	06aa      	lsls	r2, r5, #26
 80097ec:	d501      	bpl.n	80097f2 <HAL_ADC_IRQHandler+0x106>
 80097ee:	0173      	lsls	r3, r6, #5
 80097f0:	d400      	bmi.n	80097f4 <HAL_ADC_IRQHandler+0x108>
}
 80097f2:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80097f4:	6c63      	ldr	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80097f6:	f06f 0520 	mvn.w	r5, #32
 80097fa:	6822      	ldr	r2, [r4, #0]
      HAL_ADC_ErrorCallback(hadc);
 80097fc:	4620      	mov	r0, r4
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80097fe:	f043 0302 	orr.w	r3, r3, #2
 8009802:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8009804:	6015      	str	r5, [r2, #0]
      HAL_ADC_ErrorCallback(hadc);
 8009806:	f7ff ff6f 	bl	80096e8 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800980a:	6823      	ldr	r3, [r4, #0]
 800980c:	601d      	str	r5, [r3, #0]
}
 800980e:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8009810:	f240 41c3 	movw	r1, #1219	; 0x4c3
 8009814:	480c      	ldr	r0, [pc, #48]	; (8009848 <HAL_ADC_IRQHandler+0x15c>)
 8009816:	f7fb ffe5 	bl	80057e4 <assert_failed>
 800981a:	e77c      	b.n	8009716 <HAL_ADC_IRQHandler+0x2a>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 800981c:	f240 41c2 	movw	r1, #1218	; 0x4c2
 8009820:	4809      	ldr	r0, [pc, #36]	; (8009848 <HAL_ADC_IRQHandler+0x15c>)
 8009822:	f7fb ffdf 	bl	80057e4 <assert_failed>
 8009826:	e773      	b.n	8009710 <HAL_ADC_IRQHandler+0x24>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8009828:	6c23      	ldr	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800982a:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800982c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009830:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8009832:	f7ff ff57 	bl	80096e4 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8009836:	6823      	ldr	r3, [r4, #0]
 8009838:	f06f 0201 	mvn.w	r2, #1
 800983c:	601a      	str	r2, [r3, #0]
 800983e:	e7d4      	b.n	80097ea <HAL_ADC_IRQHandler+0xfe>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8009840:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8009842:	0550      	lsls	r0, r2, #21
 8009844:	d4c2      	bmi.n	80097cc <HAL_ADC_IRQHandler+0xe0>
 8009846:	e7a9      	b.n	800979c <HAL_ADC_IRQHandler+0xb0>
 8009848:	0802e000 	.word	0x0802e000

0800984c <HAL_ADC_ConfigChannel>:
{
 800984c:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0;
 800984e:	2300      	movs	r3, #0
{
 8009850:	b083      	sub	sp, #12
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8009852:	4a71      	ldr	r2, [pc, #452]	; (8009a18 <HAL_ADC_ConfigChannel+0x1cc>)
{
 8009854:	460c      	mov	r4, r1
  __IO uint32_t counter = 0;
 8009856:	9301      	str	r3, [sp, #4]
{
 8009858:	4605      	mov	r5, r0
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 800985a:	680b      	ldr	r3, [r1, #0]
 800985c:	4293      	cmp	r3, r2
 800985e:	bf18      	it	ne
 8009860:	2b12      	cmpne	r3, #18
 8009862:	d902      	bls.n	800986a <HAL_ADC_ConfigChannel+0x1e>
 8009864:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009868:	d142      	bne.n	80098f0 <HAL_ADC_ConfigChannel+0xa4>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 800986a:	6863      	ldr	r3, [r4, #4]
 800986c:	3b01      	subs	r3, #1
 800986e:	2b0f      	cmp	r3, #15
 8009870:	d847      	bhi.n	8009902 <HAL_ADC_ConfigChannel+0xb6>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8009872:	68a3      	ldr	r3, [r4, #8]
 8009874:	2b07      	cmp	r3, #7
 8009876:	d84c      	bhi.n	8009912 <HAL_ADC_ConfigChannel+0xc6>
  __HAL_LOCK(hadc);
 8009878:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800987c:	2b01      	cmp	r3, #1
 800987e:	d051      	beq.n	8009924 <HAL_ADC_ConfigChannel+0xd8>
 8009880:	2301      	movs	r3, #1
 8009882:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8009886:	6820      	ldr	r0, [r4, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8009888:	682b      	ldr	r3, [r5, #0]
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 800988a:	2809      	cmp	r0, #9
 800988c:	d94d      	bls.n	800992a <HAL_ADC_ConfigChannel+0xde>
 800988e:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 8009892:	d04a      	beq.n	800992a <HAL_ADC_ConfigChannel+0xde>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8009894:	b281      	uxth	r1, r0
 8009896:	f04f 0c07 	mov.w	ip, #7
 800989a:	68de      	ldr	r6, [r3, #12]
 800989c:	eb01 0241 	add.w	r2, r1, r1, lsl #1
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80098a0:	4f5d      	ldr	r7, [pc, #372]	; (8009a18 <HAL_ADC_ConfigChannel+0x1cc>)
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80098a2:	3a1e      	subs	r2, #30
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80098a4:	42b8      	cmp	r0, r7
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80098a6:	fa0c fc02 	lsl.w	ip, ip, r2
 80098aa:	ea26 060c 	bic.w	r6, r6, ip
 80098ae:	60de      	str	r6, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80098b0:	f000 8083 	beq.w	80099ba <HAL_ADC_ConfigChannel+0x16e>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80098b4:	68a6      	ldr	r6, [r4, #8]
 80098b6:	4096      	lsls	r6, r2
 80098b8:	68da      	ldr	r2, [r3, #12]
 80098ba:	4316      	orrs	r6, r2
 80098bc:	60de      	str	r6, [r3, #12]
  if (sConfig->Rank < 7)
 80098be:	6862      	ldr	r2, [r4, #4]
 80098c0:	2a06      	cmp	r2, #6
 80098c2:	d846      	bhi.n	8009952 <HAL_ADC_ConfigChannel+0x106>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80098c4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80098c8:	241f      	movs	r4, #31
 80098ca:	3a05      	subs	r2, #5
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80098cc:	4091      	lsls	r1, r2
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80098ce:	4094      	lsls	r4, r2
 80098d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80098d2:	ea22 0204 	bic.w	r2, r2, r4
 80098d6:	635a      	str	r2, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80098d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80098da:	4311      	orrs	r1, r2
 80098dc:	6359      	str	r1, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80098de:	4a4f      	ldr	r2, [pc, #316]	; (8009a1c <HAL_ADC_ConfigChannel+0x1d0>)
 80098e0:	4293      	cmp	r3, r2
 80098e2:	d048      	beq.n	8009976 <HAL_ADC_ConfigChannel+0x12a>
  __HAL_UNLOCK(hadc);
 80098e4:	2300      	movs	r3, #0
  return HAL_OK;
 80098e6:	4618      	mov	r0, r3
  __HAL_UNLOCK(hadc);
 80098e8:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 80098ec:	b003      	add	sp, #12
 80098ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80098f0:	f240 618b 	movw	r1, #1675	; 0x68b
 80098f4:	484a      	ldr	r0, [pc, #296]	; (8009a20 <HAL_ADC_ConfigChannel+0x1d4>)
 80098f6:	f7fb ff75 	bl	80057e4 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 80098fa:	6863      	ldr	r3, [r4, #4]
 80098fc:	3b01      	subs	r3, #1
 80098fe:	2b0f      	cmp	r3, #15
 8009900:	d9b7      	bls.n	8009872 <HAL_ADC_ConfigChannel+0x26>
 8009902:	f240 618c 	movw	r1, #1676	; 0x68c
 8009906:	4846      	ldr	r0, [pc, #280]	; (8009a20 <HAL_ADC_ConfigChannel+0x1d4>)
 8009908:	f7fb ff6c 	bl	80057e4 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 800990c:	68a3      	ldr	r3, [r4, #8]
 800990e:	2b07      	cmp	r3, #7
 8009910:	d9b2      	bls.n	8009878 <HAL_ADC_ConfigChannel+0x2c>
 8009912:	f240 618d 	movw	r1, #1677	; 0x68d
 8009916:	4842      	ldr	r0, [pc, #264]	; (8009a20 <HAL_ADC_ConfigChannel+0x1d4>)
 8009918:	f7fb ff64 	bl	80057e4 <assert_failed>
  __HAL_LOCK(hadc);
 800991c:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8009920:	2b01      	cmp	r3, #1
 8009922:	d1ad      	bne.n	8009880 <HAL_ADC_ConfigChannel+0x34>
 8009924:	2002      	movs	r0, #2
}
 8009926:	b003      	add	sp, #12
 8009928:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800992a:	b281      	uxth	r1, r0
 800992c:	f04f 0c07 	mov.w	ip, #7
 8009930:	691e      	ldr	r6, [r3, #16]
 8009932:	eb01 0e41 	add.w	lr, r1, r1, lsl #1
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8009936:	68a2      	ldr	r2, [r4, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8009938:	fa0c fc0e 	lsl.w	ip, ip, lr
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800993c:	fa02 f20e 	lsl.w	r2, r2, lr
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8009940:	ea26 060c 	bic.w	r6, r6, ip
 8009944:	611e      	str	r6, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8009946:	691e      	ldr	r6, [r3, #16]
 8009948:	4332      	orrs	r2, r6
 800994a:	611a      	str	r2, [r3, #16]
  if (sConfig->Rank < 7)
 800994c:	6862      	ldr	r2, [r4, #4]
 800994e:	2a06      	cmp	r2, #6
 8009950:	d9b8      	bls.n	80098c4 <HAL_ADC_ConfigChannel+0x78>
  else if (sConfig->Rank < 13)
 8009952:	2a0c      	cmp	r2, #12
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8009954:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  else if (sConfig->Rank < 13)
 8009958:	d81c      	bhi.n	8009994 <HAL_ADC_ConfigChannel+0x148>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800995a:	3a23      	subs	r2, #35	; 0x23
 800995c:	241f      	movs	r4, #31
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800995e:	4091      	lsls	r1, r2
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8009960:	4094      	lsls	r4, r2
 8009962:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009964:	ea22 0204 	bic.w	r2, r2, r4
 8009968:	631a      	str	r2, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800996a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800996c:	4311      	orrs	r1, r2
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800996e:	4a2b      	ldr	r2, [pc, #172]	; (8009a1c <HAL_ADC_ConfigChannel+0x1d0>)
 8009970:	4293      	cmp	r3, r2
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8009972:	6319      	str	r1, [r3, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8009974:	d1b6      	bne.n	80098e4 <HAL_ADC_ConfigChannel+0x98>
 8009976:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 800997a:	d017      	beq.n	80099ac <HAL_ADC_ConfigChannel+0x160>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800997c:	2812      	cmp	r0, #18
 800997e:	d123      	bne.n	80099c8 <HAL_ADC_ConfigChannel+0x17c>
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8009980:	4b28      	ldr	r3, [pc, #160]	; (8009a24 <HAL_ADC_ConfigChannel+0x1d8>)
 8009982:	685a      	ldr	r2, [r3, #4]
 8009984:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8009988:	605a      	str	r2, [r3, #4]
    ADC->CCR |= ADC_CCR_VBATE;
 800998a:	685a      	ldr	r2, [r3, #4]
 800998c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8009990:	605a      	str	r2, [r3, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8009992:	e7a7      	b.n	80098e4 <HAL_ADC_ConfigChannel+0x98>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8009994:	3a41      	subs	r2, #65	; 0x41
 8009996:	241f      	movs	r4, #31
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8009998:	4091      	lsls	r1, r2
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800999a:	4094      	lsls	r4, r2
 800999c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800999e:	ea22 0204 	bic.w	r2, r2, r4
 80099a2:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80099a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099a6:	4311      	orrs	r1, r2
 80099a8:	62d9      	str	r1, [r3, #44]	; 0x2c
 80099aa:	e798      	b.n	80098de <HAL_ADC_ConfigChannel+0x92>
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80099ac:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
 80099b0:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80099b4:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80099b8:	e794      	b.n	80098e4 <HAL_ADC_ConfigChannel+0x98>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80099ba:	68a1      	ldr	r1, [r4, #8]
 80099bc:	68da      	ldr	r2, [r3, #12]
 80099be:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80099c2:	2112      	movs	r1, #18
 80099c4:	60da      	str	r2, [r3, #12]
 80099c6:	e77a      	b.n	80098be <HAL_ADC_ConfigChannel+0x72>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80099c8:	4b13      	ldr	r3, [pc, #76]	; (8009a18 <HAL_ADC_ConfigChannel+0x1cc>)
 80099ca:	4298      	cmp	r0, r3
 80099cc:	d001      	beq.n	80099d2 <HAL_ADC_ConfigChannel+0x186>
 80099ce:	2811      	cmp	r0, #17
 80099d0:	d188      	bne.n	80098e4 <HAL_ADC_ConfigChannel+0x98>
    ADC->CCR &= ~ADC_CCR_VBATE;
 80099d2:	4b14      	ldr	r3, [pc, #80]	; (8009a24 <HAL_ADC_ConfigChannel+0x1d8>)
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80099d4:	4910      	ldr	r1, [pc, #64]	; (8009a18 <HAL_ADC_ConfigChannel+0x1cc>)
    ADC->CCR &= ~ADC_CCR_VBATE;
 80099d6:	685a      	ldr	r2, [r3, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80099d8:	4288      	cmp	r0, r1
    ADC->CCR &= ~ADC_CCR_VBATE;
 80099da:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 80099de:	605a      	str	r2, [r3, #4]
    ADC->CCR |= ADC_CCR_TSVREFE;
 80099e0:	685a      	ldr	r2, [r3, #4]
 80099e2:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80099e6:	605a      	str	r2, [r3, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80099e8:	f47f af7c 	bne.w	80098e4 <HAL_ADC_ConfigChannel+0x98>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80099ec:	4b0e      	ldr	r3, [pc, #56]	; (8009a28 <HAL_ADC_ConfigChannel+0x1dc>)
 80099ee:	4a0f      	ldr	r2, [pc, #60]	; (8009a2c <HAL_ADC_ConfigChannel+0x1e0>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	fba2 2303 	umull	r2, r3, r2, r3
 80099f6:	0c9b      	lsrs	r3, r3, #18
 80099f8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80099fc:	005b      	lsls	r3, r3, #1
 80099fe:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 8009a00:	9b01      	ldr	r3, [sp, #4]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	f43f af6e 	beq.w	80098e4 <HAL_ADC_ConfigChannel+0x98>
        counter--;
 8009a08:	9b01      	ldr	r3, [sp, #4]
 8009a0a:	3b01      	subs	r3, #1
 8009a0c:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 8009a0e:	9b01      	ldr	r3, [sp, #4]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d1f9      	bne.n	8009a08 <HAL_ADC_ConfigChannel+0x1bc>
 8009a14:	e766      	b.n	80098e4 <HAL_ADC_ConfigChannel+0x98>
 8009a16:	bf00      	nop
 8009a18:	10000012 	.word	0x10000012
 8009a1c:	40012000 	.word	0x40012000
 8009a20:	0802e000 	.word	0x0802e000
 8009a24:	40012300 	.word	0x40012300
 8009a28:	200002b8 	.word	0x200002b8
 8009a2c:	431bde83 	.word	0x431bde83

08009a30 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8009a30:	4770      	bx	lr
 8009a32:	bf00      	nop

08009a34 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  multimode  pointer to an ADC_MultiModeTypeDef structure that contains 
  *                     the configuration information for  multimode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8009a34:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_ADC_MODE(multimode->Mode));
 8009a36:	680b      	ldr	r3, [r1, #0]
{
 8009a38:	460c      	mov	r4, r1
 8009a3a:	4605      	mov	r5, r0
  assert_param(IS_ADC_MODE(multimode->Mode));
 8009a3c:	2b19      	cmp	r3, #25
 8009a3e:	d93e      	bls.n	8009abe <HAL_ADCEx_MultiModeConfigChannel+0x8a>
 8009a40:	f240 31af 	movw	r1, #943	; 0x3af
 8009a44:	4829      	ldr	r0, [pc, #164]	; (8009aec <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8009a46:	f7fb fecd 	bl	80057e4 <assert_failed>
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 8009a4a:	6863      	ldr	r3, [r4, #4]
 8009a4c:	f433 4340 	bics.w	r3, r3, #49152	; 0xc000
 8009a50:	d13e      	bne.n	8009ad0 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 8009a52:	68a3      	ldr	r3, [r4, #8]
 8009a54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009a58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a5c:	bf18      	it	ne
 8009a5e:	2b00      	cmpne	r3, #0
 8009a60:	bf14      	ite	ne
 8009a62:	2201      	movne	r2, #1
 8009a64:	2200      	moveq	r2, #0
 8009a66:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009a6a:	bf0c      	ite	eq
 8009a6c:	2200      	moveq	r2, #0
 8009a6e:	f002 0201 	andne.w	r2, r2, #1
 8009a72:	b112      	cbz	r2, 8009a7a <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8009a74:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009a78:	d132      	bne.n	8009ae0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8009a7a:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8009a7e:	2b01      	cmp	r3, #1
 8009a80:	d02c      	beq.n	8009adc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
  
  /* Set ADC mode */
  ADC->CCR &= ~(ADC_CCR_MULTI);
 8009a82:	4b1b      	ldr	r3, [pc, #108]	; (8009af0 <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 8009a84:	685a      	ldr	r2, [r3, #4]
 8009a86:	f022 021f 	bic.w	r2, r2, #31
 8009a8a:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->Mode;
 8009a8c:	685a      	ldr	r2, [r3, #4]
 8009a8e:	6821      	ldr	r1, [r4, #0]
 8009a90:	430a      	orrs	r2, r1
 8009a92:	605a      	str	r2, [r3, #4]
  
  /* Set the ADC DMA access mode */
  ADC->CCR &= ~(ADC_CCR_DMA);
 8009a94:	685a      	ldr	r2, [r3, #4]
 8009a96:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8009a9a:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->DMAAccessMode;
 8009a9c:	685a      	ldr	r2, [r3, #4]
 8009a9e:	6861      	ldr	r1, [r4, #4]
 8009aa0:	430a      	orrs	r2, r1
  /* Set delay between two sampling phases */
  ADC->CCR &= ~(ADC_CCR_DELAY);
  ADC->CCR |= multimode->TwoSamplingDelay;
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009aa2:	2100      	movs	r1, #0
  ADC->CCR |= multimode->DMAAccessMode;
 8009aa4:	605a      	str	r2, [r3, #4]
  ADC->CCR &= ~(ADC_CCR_DELAY);
 8009aa6:	685a      	ldr	r2, [r3, #4]
 8009aa8:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8009aac:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->TwoSamplingDelay;
 8009aae:	68a0      	ldr	r0, [r4, #8]
 8009ab0:	685a      	ldr	r2, [r3, #4]
 8009ab2:	4302      	orrs	r2, r0
  
  /* Return function status */
  return HAL_OK;
 8009ab4:	4608      	mov	r0, r1
  ADC->CCR |= multimode->TwoSamplingDelay;
 8009ab6:	605a      	str	r2, [r3, #4]
  __HAL_UNLOCK(hadc);
 8009ab8:	f885 103c 	strb.w	r1, [r5, #60]	; 0x3c
}
 8009abc:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_ADC_MODE(multimode->Mode));
 8009abe:	4a0d      	ldr	r2, [pc, #52]	; (8009af4 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 8009ac0:	fa22 f303 	lsr.w	r3, r2, r3
 8009ac4:	07db      	lsls	r3, r3, #31
 8009ac6:	d5bb      	bpl.n	8009a40 <HAL_ADCEx_MultiModeConfigChannel+0xc>
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 8009ac8:	6863      	ldr	r3, [r4, #4]
 8009aca:	f433 4340 	bics.w	r3, r3, #49152	; 0xc000
 8009ace:	d0c0      	beq.n	8009a52 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8009ad0:	f44f 716c 	mov.w	r1, #944	; 0x3b0
 8009ad4:	4805      	ldr	r0, [pc, #20]	; (8009aec <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8009ad6:	f7fb fe85 	bl	80057e4 <assert_failed>
 8009ada:	e7ba      	b.n	8009a52 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
  __HAL_LOCK(hadc);
 8009adc:	2002      	movs	r0, #2
}
 8009ade:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 8009ae0:	f240 31b1 	movw	r1, #945	; 0x3b1
 8009ae4:	4801      	ldr	r0, [pc, #4]	; (8009aec <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8009ae6:	f7fb fe7d 	bl	80057e4 <assert_failed>
 8009aea:	e7c6      	b.n	8009a7a <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8009aec:	0802e038 	.word	0x0802e038
 8009af0:	40012300 	.word	0x40012300
 8009af4:	02e602e7 	.word	0x02e602e7

08009af8 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8009af8:	1ec3      	subs	r3, r0, #3
 8009afa:	2b04      	cmp	r3, #4
{
 8009afc:	b510      	push	{r4, lr}
 8009afe:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8009b00:	d80c      	bhi.n	8009b1c <HAL_NVIC_SetPriorityGrouping+0x24>
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009b02:	4909      	ldr	r1, [pc, #36]	; (8009b28 <HAL_NVIC_SetPriorityGrouping+0x30>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009b04:	0224      	lsls	r4, r4, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009b06:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
  reg_value  =  (reg_value                                   |
 8009b0a:	4b08      	ldr	r3, [pc, #32]	; (8009b2c <HAL_NVIC_SetPriorityGrouping+0x34>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009b0c:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009b0e:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009b12:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009b14:	4314      	orrs	r4, r2
  reg_value  =  (reg_value                                   |
 8009b16:	4323      	orrs	r3, r4
  SCB->AIRCR =  reg_value;
 8009b18:	60cb      	str	r3, [r1, #12]
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8009b1a:	bd10      	pop	{r4, pc}
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8009b1c:	2191      	movs	r1, #145	; 0x91
 8009b1e:	4804      	ldr	r0, [pc, #16]	; (8009b30 <HAL_NVIC_SetPriorityGrouping+0x38>)
 8009b20:	f7fb fe60 	bl	80057e4 <assert_failed>
 8009b24:	e7ed      	b.n	8009b02 <HAL_NVIC_SetPriorityGrouping+0xa>
 8009b26:	bf00      	nop
 8009b28:	e000ed00 	.word	0xe000ed00
 8009b2c:	05fa0000 	.word	0x05fa0000
 8009b30:	0802e074 	.word	0x0802e074

08009b34 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8009b34:	2a0f      	cmp	r2, #15
{ 
 8009b36:	b570      	push	{r4, r5, r6, lr}
 8009b38:	4616      	mov	r6, r2
 8009b3a:	4605      	mov	r5, r0
 8009b3c:	460c      	mov	r4, r1
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8009b3e:	d836      	bhi.n	8009bae <HAL_NVIC_SetPriority+0x7a>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8009b40:	2c0f      	cmp	r4, #15
 8009b42:	d82f      	bhi.n	8009ba4 <HAL_NVIC_SetPriority+0x70>
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009b44:	4b1c      	ldr	r3, [pc, #112]	; (8009bb8 <HAL_NVIC_SetPriority+0x84>)
 8009b46:	68db      	ldr	r3, [r3, #12]
 8009b48:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009b4c:	f1c3 0007 	rsb	r0, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009b50:	1d1a      	adds	r2, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009b52:	2804      	cmp	r0, #4
 8009b54:	bf28      	it	cs
 8009b56:	2004      	movcs	r0, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009b58:	2a06      	cmp	r2, #6
 8009b5a:	d918      	bls.n	8009b8e <HAL_NVIC_SetPriority+0x5a>
 8009b5c:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009b5e:	f04f 32ff 	mov.w	r2, #4294967295
 8009b62:	409a      	lsls	r2, r3
 8009b64:	ea26 0602 	bic.w	r6, r6, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009b68:	f04f 31ff 	mov.w	r1, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8009b6c:	2d00      	cmp	r5, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009b6e:	fa01 f100 	lsl.w	r1, r1, r0
 8009b72:	ea24 0401 	bic.w	r4, r4, r1
 8009b76:	fa04 f403 	lsl.w	r4, r4, r3
 8009b7a:	ea44 0406 	orr.w	r4, r4, r6
  if ((int32_t)(IRQn) >= 0)
 8009b7e:	db09      	blt.n	8009b94 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009b80:	0124      	lsls	r4, r4, #4
 8009b82:	4b0e      	ldr	r3, [pc, #56]	; (8009bbc <HAL_NVIC_SetPriority+0x88>)
 8009b84:	b2e4      	uxtb	r4, r4
 8009b86:	442b      	add	r3, r5
 8009b88:	f883 4300 	strb.w	r4, [r3, #768]	; 0x300
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8009b8c:	bd70      	pop	{r4, r5, r6, pc}
 8009b8e:	2600      	movs	r6, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009b90:	4633      	mov	r3, r6
 8009b92:	e7e9      	b.n	8009b68 <HAL_NVIC_SetPriority+0x34>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009b94:	f005 050f 	and.w	r5, r5, #15
 8009b98:	0124      	lsls	r4, r4, #4
 8009b9a:	4b09      	ldr	r3, [pc, #36]	; (8009bc0 <HAL_NVIC_SetPriority+0x8c>)
 8009b9c:	b2e4      	uxtb	r4, r4
 8009b9e:	442b      	add	r3, r5
 8009ba0:	761c      	strb	r4, [r3, #24]
 8009ba2:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8009ba4:	21aa      	movs	r1, #170	; 0xaa
 8009ba6:	4807      	ldr	r0, [pc, #28]	; (8009bc4 <HAL_NVIC_SetPriority+0x90>)
 8009ba8:	f7fb fe1c 	bl	80057e4 <assert_failed>
 8009bac:	e7ca      	b.n	8009b44 <HAL_NVIC_SetPriority+0x10>
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8009bae:	21a9      	movs	r1, #169	; 0xa9
 8009bb0:	4804      	ldr	r0, [pc, #16]	; (8009bc4 <HAL_NVIC_SetPriority+0x90>)
 8009bb2:	f7fb fe17 	bl	80057e4 <assert_failed>
 8009bb6:	e7c3      	b.n	8009b40 <HAL_NVIC_SetPriority+0xc>
 8009bb8:	e000ed00 	.word	0xe000ed00
 8009bbc:	e000e100 	.word	0xe000e100
 8009bc0:	e000ecfc 	.word	0xe000ecfc
 8009bc4:	0802e074 	.word	0x0802e074

08009bc8 <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8009bc8:	2800      	cmp	r0, #0
 8009bca:	db08      	blt.n	8009bde <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009bcc:	f000 011f 	and.w	r1, r0, #31
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	0940      	lsrs	r0, r0, #5
 8009bd4:	4a04      	ldr	r2, [pc, #16]	; (8009be8 <HAL_NVIC_EnableIRQ+0x20>)
 8009bd6:	408b      	lsls	r3, r1
 8009bd8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8009bdc:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8009bde:	21bd      	movs	r1, #189	; 0xbd
 8009be0:	4802      	ldr	r0, [pc, #8]	; (8009bec <HAL_NVIC_EnableIRQ+0x24>)
 8009be2:	f7fb bdff 	b.w	80057e4 <assert_failed>
 8009be6:	bf00      	nop
 8009be8:	e000e100 	.word	0xe000e100
 8009bec:	0802e074 	.word	0x0802e074

08009bf0 <HAL_NVIC_DisableIRQ>:
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8009bf0:	2800      	cmp	r0, #0
 8009bf2:	db0e      	blt.n	8009c12 <HAL_NVIC_DisableIRQ+0x22>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009bf4:	0943      	lsrs	r3, r0, #5
 8009bf6:	2201      	movs	r2, #1
 8009bf8:	f000 001f 	and.w	r0, r0, #31
 8009bfc:	4907      	ldr	r1, [pc, #28]	; (8009c1c <HAL_NVIC_DisableIRQ+0x2c>)
 8009bfe:	3320      	adds	r3, #32
 8009c00:	fa02 f000 	lsl.w	r0, r2, r0
 8009c04:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8009c08:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8009c0c:	f3bf 8f6f 	isb	sy
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8009c10:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8009c12:	21cd      	movs	r1, #205	; 0xcd
 8009c14:	4802      	ldr	r0, [pc, #8]	; (8009c20 <HAL_NVIC_DisableIRQ+0x30>)
 8009c16:	f7fb bde5 	b.w	80057e4 <assert_failed>
 8009c1a:	bf00      	nop
 8009c1c:	e000e100 	.word	0xe000e100
 8009c20:	0802e074 	.word	0x0802e074

08009c24 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8009c24:	2800      	cmp	r0, #0
 8009c26:	d075      	beq.n	8009d14 <HAL_CRC_Init+0xf0>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 8009c28:	4b3b      	ldr	r3, [pc, #236]	; (8009d18 <HAL_CRC_Init+0xf4>)
 8009c2a:	6802      	ldr	r2, [r0, #0]
 8009c2c:	429a      	cmp	r2, r3
{
 8009c2e:	b510      	push	{r4, lr}
 8009c30:	4604      	mov	r4, r0
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 8009c32:	d003      	beq.n	8009c3c <HAL_CRC_Init+0x18>
 8009c34:	2170      	movs	r1, #112	; 0x70
 8009c36:	4839      	ldr	r0, [pc, #228]	; (8009d1c <HAL_CRC_Init+0xf8>)
 8009c38:	f7fb fdd4 	bl	80057e4 <assert_failed>

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8009c3c:	7f63      	ldrb	r3, [r4, #29]
 8009c3e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d055      	beq.n	8009cf2 <HAL_CRC_Init+0xce>

  hcrc->State = HAL_CRC_STATE_BUSY;

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8009c46:	7923      	ldrb	r3, [r4, #4]
  hcrc->State = HAL_CRC_STATE_BUSY;
 8009c48:	2202      	movs	r2, #2
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8009c4a:	2b01      	cmp	r3, #1
  hcrc->State = HAL_CRC_STATE_BUSY;
 8009c4c:	7762      	strb	r2, [r4, #29]
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8009c4e:	d838      	bhi.n	8009cc2 <HAL_CRC_Init+0x9e>
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d13d      	bne.n	8009cd0 <HAL_CRC_Init+0xac>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8009c54:	6823      	ldr	r3, [r4, #0]
 8009c56:	4a32      	ldr	r2, [pc, #200]	; (8009d20 <HAL_CRC_Init+0xfc>)
 8009c58:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8009c5a:	689a      	ldr	r2, [r3, #8]
 8009c5c:	f022 0218 	bic.w	r2, r2, #24
 8009c60:	609a      	str	r2, [r3, #8]
    }
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
 8009c62:	7963      	ldrb	r3, [r4, #5]
 8009c64:	2b01      	cmp	r3, #1
 8009c66:	d83c      	bhi.n	8009ce2 <HAL_CRC_Init+0xbe>
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8009c68:	b1e3      	cbz	r3, 8009ca4 <HAL_CRC_Init+0x80>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8009c6a:	6922      	ldr	r2, [r4, #16]
 8009c6c:	6823      	ldr	r3, [r4, #0]
 8009c6e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
 8009c70:	6962      	ldr	r2, [r4, #20]
 8009c72:	f032 0160 	bics.w	r1, r2, #96	; 0x60
 8009c76:	d11d      	bne.n	8009cb4 <HAL_CRC_Init+0x90>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8009c78:	6899      	ldr	r1, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8009c7a:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8009c7c:	f021 0160 	bic.w	r1, r1, #96	; 0x60
 8009c80:	4311      	orrs	r1, r2
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8009c82:	f030 0280 	bics.w	r2, r0, #128	; 0x80
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8009c86:	6099      	str	r1, [r3, #8]
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8009c88:	d13d      	bne.n	8009d06 <HAL_CRC_Init+0xe2>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8009c8a:	689a      	ldr	r2, [r3, #8]

  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8009c8c:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8009c8e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8009c92:	3901      	subs	r1, #1
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8009c94:	4302      	orrs	r2, r0
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8009c96:	2902      	cmp	r1, #2
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8009c98:	609a      	str	r2, [r3, #8]
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8009c9a:	d82f      	bhi.n	8009cfc <HAL_CRC_Init+0xd8>

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8009c9c:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 8009c9e:	2000      	movs	r0, #0
  hcrc->State = HAL_CRC_STATE_READY;
 8009ca0:	7763      	strb	r3, [r4, #29]
}
 8009ca2:	bd10      	pop	{r4, pc}
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8009ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8009ca8:	6823      	ldr	r3, [r4, #0]
 8009caa:	611a      	str	r2, [r3, #16]
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
 8009cac:	6962      	ldr	r2, [r4, #20]
 8009cae:	f032 0160 	bics.w	r1, r2, #96	; 0x60
 8009cb2:	d0e1      	beq.n	8009c78 <HAL_CRC_Init+0x54>
 8009cb4:	219c      	movs	r1, #156	; 0x9c
 8009cb6:	4819      	ldr	r0, [pc, #100]	; (8009d1c <HAL_CRC_Init+0xf8>)
 8009cb8:	f7fb fd94 	bl	80057e4 <assert_failed>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8009cbc:	6962      	ldr	r2, [r4, #20]
 8009cbe:	6823      	ldr	r3, [r4, #0]
 8009cc0:	e7da      	b.n	8009c78 <HAL_CRC_Init+0x54>
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8009cc2:	217e      	movs	r1, #126	; 0x7e
 8009cc4:	4815      	ldr	r0, [pc, #84]	; (8009d1c <HAL_CRC_Init+0xf8>)
 8009cc6:	f7fb fd8d 	bl	80057e4 <assert_failed>
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8009cca:	7923      	ldrb	r3, [r4, #4]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d0c1      	beq.n	8009c54 <HAL_CRC_Init+0x30>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8009cd0:	4620      	mov	r0, r4
 8009cd2:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8009cd6:	f000 f825 	bl	8009d24 <HAL_CRCEx_Polynomial_Set>
 8009cda:	2800      	cmp	r0, #0
 8009cdc:	d0c1      	beq.n	8009c62 <HAL_CRC_Init+0x3e>
    return HAL_ERROR;
 8009cde:	2001      	movs	r0, #1
}
 8009ce0:	bd10      	pop	{r4, pc}
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
 8009ce2:	2190      	movs	r1, #144	; 0x90
 8009ce4:	480d      	ldr	r0, [pc, #52]	; (8009d1c <HAL_CRC_Init+0xf8>)
 8009ce6:	f7fb fd7d 	bl	80057e4 <assert_failed>
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8009cea:	7963      	ldrb	r3, [r4, #5]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d1bc      	bne.n	8009c6a <HAL_CRC_Init+0x46>
 8009cf0:	e7d8      	b.n	8009ca4 <HAL_CRC_Init+0x80>
    HAL_CRC_MspInit(hcrc);
 8009cf2:	4620      	mov	r0, r4
    hcrc->Lock = HAL_UNLOCKED;
 8009cf4:	7722      	strb	r2, [r4, #28]
    HAL_CRC_MspInit(hcrc);
 8009cf6:	f7fd fb8f 	bl	8007418 <HAL_CRC_MspInit>
 8009cfa:	e7a4      	b.n	8009c46 <HAL_CRC_Init+0x22>
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8009cfc:	21a5      	movs	r1, #165	; 0xa5
 8009cfe:	4807      	ldr	r0, [pc, #28]	; (8009d1c <HAL_CRC_Init+0xf8>)
 8009d00:	f7fb fd70 	bl	80057e4 <assert_failed>
 8009d04:	e7ca      	b.n	8009c9c <HAL_CRC_Init+0x78>
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8009d06:	4805      	ldr	r0, [pc, #20]	; (8009d1c <HAL_CRC_Init+0xf8>)
 8009d08:	21a0      	movs	r1, #160	; 0xa0
 8009d0a:	f7fb fd6b 	bl	80057e4 <assert_failed>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8009d0e:	6823      	ldr	r3, [r4, #0]
 8009d10:	69a0      	ldr	r0, [r4, #24]
 8009d12:	e7ba      	b.n	8009c8a <HAL_CRC_Init+0x66>
    return HAL_ERROR;
 8009d14:	2001      	movs	r0, #1
}
 8009d16:	4770      	bx	lr
 8009d18:	40023000 	.word	0x40023000
 8009d1c:	0802e0b0 	.word	0x0802e0b0
 8009d20:	04c11db7 	.word	0x04c11db7

08009d24 <HAL_CRCEx_Polynomial_Set>:
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));
 8009d24:	f032 0318 	bics.w	r3, r2, #24
{
 8009d28:	b570      	push	{r4, r5, r6, lr}
 8009d2a:	4616      	mov	r6, r2
 8009d2c:	4605      	mov	r5, r0
 8009d2e:	460c      	mov	r4, r1
  assert_param(IS_CRC_POL_LENGTH(PolyLength));
 8009d30:	d003      	beq.n	8009d3a <HAL_CRCEx_Polynomial_Set+0x16>
 8009d32:	215f      	movs	r1, #95	; 0x5f
 8009d34:	4818      	ldr	r0, [pc, #96]	; (8009d98 <HAL_CRCEx_Polynomial_Set+0x74>)
 8009d36:	f7fb fd55 	bl	80057e4 <assert_failed>
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8009d3a:	231e      	movs	r3, #30
 8009d3c:	e001      	b.n	8009d42 <HAL_CRCEx_Polynomial_Set+0x1e>
 8009d3e:	3b01      	subs	r3, #1
 8009d40:	d315      	bcc.n	8009d6e <HAL_CRCEx_Polynomial_Set+0x4a>
 8009d42:	fa24 fc03 	lsr.w	ip, r4, r3
 8009d46:	f01c 0f01 	tst.w	ip, #1
 8009d4a:	d0f8      	beq.n	8009d3e <HAL_CRCEx_Polynomial_Set+0x1a>
  {
  }

  switch (PolyLength)
 8009d4c:	2e18      	cmp	r6, #24
 8009d4e:	d80f      	bhi.n	8009d70 <HAL_CRCEx_Polynomial_Set+0x4c>
 8009d50:	e8df f006 	tbb	[pc, r6]
 8009d54:	0e0e0e12 	.word	0x0e0e0e12
 8009d58:	0e0e0e0e 	.word	0x0e0e0e0e
 8009d5c:	0e0e0e1b 	.word	0x0e0e0e1b
 8009d60:	0e0e0e0e 	.word	0x0e0e0e0e
 8009d64:	0e0e0e1e 	.word	0x0e0e0e1e
 8009d68:	0e0e0e0e 	.word	0x0e0e0e0e
 8009d6c:	10          	.byte	0x10
 8009d6d:	00          	.byte	0x00
 8009d6e:	b11e      	cbz	r6, 8009d78 <HAL_CRCEx_Polynomial_Set+0x54>
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
      {
        status =   HAL_ERROR;
 8009d70:	2001      	movs	r0, #1
    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
  }
  /* Return function status */
  return status;
}
 8009d72:	bd70      	pop	{r4, r5, r6, pc}
      if (msb >= HAL_CRC_LENGTH_7B)
 8009d74:	2b06      	cmp	r3, #6
 8009d76:	d8fb      	bhi.n	8009d70 <HAL_CRCEx_Polynomial_Set+0x4c>
    WRITE_REG(hcrc->Instance->POL, Pol);
 8009d78:	6829      	ldr	r1, [r5, #0]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8009d7a:	2000      	movs	r0, #0
    WRITE_REG(hcrc->Instance->POL, Pol);
 8009d7c:	614c      	str	r4, [r1, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8009d7e:	688b      	ldr	r3, [r1, #8]
 8009d80:	f023 0318 	bic.w	r3, r3, #24
 8009d84:	4333      	orrs	r3, r6
 8009d86:	608b      	str	r3, [r1, #8]
}
 8009d88:	bd70      	pop	{r4, r5, r6, pc}
      if (msb >= HAL_CRC_LENGTH_16B)
 8009d8a:	2b0f      	cmp	r3, #15
 8009d8c:	d9f4      	bls.n	8009d78 <HAL_CRCEx_Polynomial_Set+0x54>
 8009d8e:	e7ef      	b.n	8009d70 <HAL_CRCEx_Polynomial_Set+0x4c>
      if (msb >= HAL_CRC_LENGTH_8B)
 8009d90:	2b07      	cmp	r3, #7
 8009d92:	d9f1      	bls.n	8009d78 <HAL_CRCEx_Polynomial_Set+0x54>
 8009d94:	e7ec      	b.n	8009d70 <HAL_CRCEx_Polynomial_Set+0x4c>
 8009d96:	bf00      	nop
 8009d98:	0802e0e8 	.word	0x0802e0e8

08009d9c <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8009d9c:	b1d8      	cbz	r0, 8009dd6 <HAL_DAC_Init+0x3a>
  {
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 8009d9e:	4b0f      	ldr	r3, [pc, #60]	; (8009ddc <HAL_DAC_Init+0x40>)
 8009da0:	6802      	ldr	r2, [r0, #0]
 8009da2:	429a      	cmp	r2, r3
{
 8009da4:	b510      	push	{r4, lr}
 8009da6:	4604      	mov	r4, r0
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 8009da8:	d004      	beq.n	8009db4 <HAL_DAC_Init+0x18>
 8009daa:	f240 1115 	movw	r1, #277	; 0x115
 8009dae:	480c      	ldr	r0, [pc, #48]	; (8009de0 <HAL_DAC_Init+0x44>)
 8009db0:	f7fb fd18 	bl	80057e4 <assert_failed>

  if (hdac->State == HAL_DAC_STATE_RESET)
 8009db4:	7923      	ldrb	r3, [r4, #4]
 8009db6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009dba:	b13b      	cbz	r3, 8009dcc <HAL_DAC_Init+0x30>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8009dbc:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8009dbe:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8009dc0:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8009dc2:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8009dc4:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8009dc6:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8009dc8:	7122      	strb	r2, [r4, #4]
}
 8009dca:	bd10      	pop	{r4, pc}
    HAL_DAC_MspInit(hdac);
 8009dcc:	4620      	mov	r0, r4
    hdac->Lock = HAL_UNLOCKED;
 8009dce:	7162      	strb	r2, [r4, #5]
    HAL_DAC_MspInit(hdac);
 8009dd0:	f7fd fb38 	bl	8007444 <HAL_DAC_MspInit>
 8009dd4:	e7f2      	b.n	8009dbc <HAL_DAC_Init+0x20>
    return HAL_ERROR;
 8009dd6:	2001      	movs	r0, #1
}
 8009dd8:	4770      	bx	lr
 8009dda:	bf00      	nop
 8009ddc:	40007400 	.word	0x40007400
 8009de0:	0802e124 	.word	0x0802e124

08009de4 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8009de4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009de8:	4698      	mov	r8, r3
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
 8009dea:	f031 0310 	bics.w	r3, r1, #16
{
 8009dee:	460d      	mov	r5, r1
 8009df0:	4604      	mov	r4, r0
 8009df2:	4617      	mov	r7, r2
 8009df4:	9e06      	ldr	r6, [sp, #24]
  assert_param(IS_DAC_CHANNEL(Channel));
 8009df6:	d16b      	bne.n	8009ed0 <HAL_DAC_Start_DMA+0xec>
  assert_param(IS_DAC_ALIGN(Alignment));
 8009df8:	f036 0304 	bics.w	r3, r6, #4
 8009dfc:	d001      	beq.n	8009e02 <HAL_DAC_Start_DMA+0x1e>
 8009dfe:	2e08      	cmp	r6, #8
 8009e00:	d15b      	bne.n	8009eba <HAL_DAC_Start_DMA+0xd6>

  /* Process locked */
  __HAL_LOCK(hdac);
 8009e02:	7962      	ldrb	r2, [r4, #5]
 8009e04:	2a01      	cmp	r2, #1
 8009e06:	d060      	beq.n	8009eca <HAL_DAC_Start_DMA+0xe6>
 8009e08:	2301      	movs	r3, #1

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8009e0a:	f8d4 c000 	ldr.w	ip, [r4]
  __HAL_LOCK(hdac);
 8009e0e:	7163      	strb	r3, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8009e10:	2302      	movs	r3, #2
 8009e12:	7123      	strb	r3, [r4, #4]
  if (Channel == DAC_CHANNEL_1)
 8009e14:	bb35      	cbnz	r5, 8009e64 <HAL_DAC_Start_DMA+0x80>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8009e16:	68a0      	ldr	r0, [r4, #8]

    /* Case of use of channel 1 */
    switch (Alignment)
 8009e18:	2e04      	cmp	r6, #4
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8009e1a:	4b39      	ldr	r3, [pc, #228]	; (8009f00 <HAL_DAC_Start_DMA+0x11c>)
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8009e1c:	4a39      	ldr	r2, [pc, #228]	; (8009f04 <HAL_DAC_Start_DMA+0x120>)
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8009e1e:	63c3      	str	r3, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8009e20:	f8dc 3000 	ldr.w	r3, [ip]
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8009e24:	6402      	str	r2, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8009e26:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8009e2a:	4a37      	ldr	r2, [pc, #220]	; (8009f08 <HAL_DAC_Start_DMA+0x124>)
 8009e2c:	64c2      	str	r2, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8009e2e:	f8cc 3000 	str.w	r3, [ip]
    switch (Alignment)
 8009e32:	d059      	beq.n	8009ee8 <HAL_DAC_Start_DMA+0x104>
 8009e34:	2e08      	cmp	r6, #8
 8009e36:	d054      	beq.n	8009ee2 <HAL_DAC_Start_DMA+0xfe>
 8009e38:	2e00      	cmp	r6, #0
 8009e3a:	d04f      	beq.n	8009edc <HAL_DAC_Start_DMA+0xf8>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8009e3c:	462a      	mov	r2, r5

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8009e3e:	f8dc 6000 	ldr.w	r6, [ip]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8009e42:	4643      	mov	r3, r8
 8009e44:	4639      	mov	r1, r7
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8009e46:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
 8009e4a:	f8cc 6000 	str.w	r6, [ip]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8009e4e:	f000 fbe3 	bl	800a618 <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8009e52:	2300      	movs	r3, #0
 8009e54:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 8009e56:	b330      	cbz	r0, 8009ea6 <HAL_DAC_Start_DMA+0xc2>
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8009e58:	6923      	ldr	r3, [r4, #16]
 8009e5a:	f043 0304 	orr.w	r3, r3, #4
 8009e5e:	6123      	str	r3, [r4, #16]
  }

  /* Return function status */
  return status;
}
 8009e60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8009e64:	68e0      	ldr	r0, [r4, #12]
    switch (Alignment)
 8009e66:	2e04      	cmp	r6, #4
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8009e68:	4b28      	ldr	r3, [pc, #160]	; (8009f0c <HAL_DAC_Start_DMA+0x128>)
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8009e6a:	4a29      	ldr	r2, [pc, #164]	; (8009f10 <HAL_DAC_Start_DMA+0x12c>)
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8009e6c:	63c3      	str	r3, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8009e6e:	f8dc 3000 	ldr.w	r3, [ip]
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8009e72:	6402      	str	r2, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8009e74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8009e78:	4a26      	ldr	r2, [pc, #152]	; (8009f14 <HAL_DAC_Start_DMA+0x130>)
 8009e7a:	64c2      	str	r2, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8009e7c:	f8cc 3000 	str.w	r3, [ip]
    switch (Alignment)
 8009e80:	d03b      	beq.n	8009efa <HAL_DAC_Start_DMA+0x116>
 8009e82:	2e08      	cmp	r6, #8
 8009e84:	d036      	beq.n	8009ef4 <HAL_DAC_Start_DMA+0x110>
 8009e86:	b396      	cbz	r6, 8009eee <HAL_DAC_Start_DMA+0x10a>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8009e88:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8009e8a:	f8dc 6000 	ldr.w	r6, [ip]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8009e8e:	4643      	mov	r3, r8
 8009e90:	4639      	mov	r1, r7
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8009e92:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 8009e96:	f8cc 6000 	str.w	r6, [ip]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8009e9a:	f000 fbbd 	bl	800a618 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 8009ea2:	2800      	cmp	r0, #0
 8009ea4:	d1d8      	bne.n	8009e58 <HAL_DAC_Start_DMA+0x74>
    __HAL_DAC_ENABLE(hdac, Channel);
 8009ea6:	6823      	ldr	r3, [r4, #0]
 8009ea8:	f005 0110 	and.w	r1, r5, #16
 8009eac:	2501      	movs	r5, #1
 8009eae:	681a      	ldr	r2, [r3, #0]
 8009eb0:	408d      	lsls	r5, r1
 8009eb2:	4315      	orrs	r5, r2
 8009eb4:	601d      	str	r5, [r3, #0]
}
 8009eb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_DAC_ALIGN(Alignment));
 8009eba:	f44f 7104 	mov.w	r1, #528	; 0x210
 8009ebe:	4816      	ldr	r0, [pc, #88]	; (8009f18 <HAL_DAC_Start_DMA+0x134>)
 8009ec0:	f7fb fc90 	bl	80057e4 <assert_failed>
  __HAL_LOCK(hdac);
 8009ec4:	7962      	ldrb	r2, [r4, #5]
 8009ec6:	2a01      	cmp	r2, #1
 8009ec8:	d19e      	bne.n	8009e08 <HAL_DAC_Start_DMA+0x24>
 8009eca:	2002      	movs	r0, #2
}
 8009ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 8009ed0:	f240 210f 	movw	r1, #527	; 0x20f
 8009ed4:	4810      	ldr	r0, [pc, #64]	; (8009f18 <HAL_DAC_Start_DMA+0x134>)
 8009ed6:	f7fb fc85 	bl	80057e4 <assert_failed>
 8009eda:	e78d      	b.n	8009df8 <HAL_DAC_Start_DMA+0x14>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8009edc:	f10c 0208 	add.w	r2, ip, #8
        break;
 8009ee0:	e7ad      	b.n	8009e3e <HAL_DAC_Start_DMA+0x5a>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8009ee2:	f10c 0210 	add.w	r2, ip, #16
        break;
 8009ee6:	e7aa      	b.n	8009e3e <HAL_DAC_Start_DMA+0x5a>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8009ee8:	f10c 020c 	add.w	r2, ip, #12
        break;
 8009eec:	e7a7      	b.n	8009e3e <HAL_DAC_Start_DMA+0x5a>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8009eee:	f10c 0214 	add.w	r2, ip, #20
        break;
 8009ef2:	e7ca      	b.n	8009e8a <HAL_DAC_Start_DMA+0xa6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8009ef4:	f10c 021c 	add.w	r2, ip, #28
        break;
 8009ef8:	e7c7      	b.n	8009e8a <HAL_DAC_Start_DMA+0xa6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8009efa:	f10c 0218 	add.w	r2, ip, #24
        break;
 8009efe:	e7c4      	b.n	8009e8a <HAL_DAC_Start_DMA+0xa6>
 8009f00:	08009fad 	.word	0x08009fad
 8009f04:	08009fc1 	.word	0x08009fc1
 8009f08:	08009fd1 	.word	0x08009fd1
 8009f0c:	0800a125 	.word	0x0800a125
 8009f10:	0800a135 	.word	0x0800a135
 8009f14:	0800a141 	.word	0x0800a141
 8009f18:	0802e124 	.word	0x0802e124

08009f1c <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8009f1c:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
 8009f1e:	f031 0310 	bics.w	r3, r1, #16
{
 8009f22:	460d      	mov	r5, r1
 8009f24:	4604      	mov	r4, r0
  assert_param(IS_DAC_CHANNEL(Channel));
 8009f26:	d11e      	bne.n	8009f66 <HAL_DAC_Stop_DMA+0x4a>

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8009f28:	6803      	ldr	r3, [r0, #0]
 8009f2a:	f001 0e10 	and.w	lr, r1, #16
 8009f2e:	f44f 5c80 	mov.w	ip, #4096	; 0x1000

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8009f32:	2101      	movs	r1, #1
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8009f34:	6818      	ldr	r0, [r3, #0]
 8009f36:	fa0c fc0e 	lsl.w	ip, ip, lr
  __HAL_DAC_DISABLE(hdac, Channel);
 8009f3a:	fa01 f10e 	lsl.w	r1, r1, lr
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8009f3e:	ea20 000c 	bic.w	r0, r0, ip
 8009f42:	6018      	str	r0, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 8009f44:	681a      	ldr	r2, [r3, #0]
 8009f46:	ea22 0201 	bic.w	r2, r2, r1
 8009f4a:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8009f4c:	bb05      	cbnz	r5, 8009f90 <HAL_DAC_Stop_DMA+0x74>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8009f4e:	68a0      	ldr	r0, [r4, #8]
 8009f50:	f000 fbbe 	bl	800a6d0 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8009f54:	6822      	ldr	r2, [r4, #0]
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8009f56:	2000      	movs	r0, #0
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8009f58:	6813      	ldr	r3, [r2, #0]
 8009f5a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009f5e:	6013      	str	r3, [r2, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8009f60:	2301      	movs	r3, #1
 8009f62:	7123      	strb	r3, [r4, #4]
}
 8009f64:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 8009f66:	f240 218f 	movw	r1, #655	; 0x28f
 8009f6a:	480f      	ldr	r0, [pc, #60]	; (8009fa8 <HAL_DAC_Stop_DMA+0x8c>)
 8009f6c:	f7fb fc3a 	bl	80057e4 <assert_failed>
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8009f70:	f005 0510 	and.w	r5, r5, #16
 8009f74:	6823      	ldr	r3, [r4, #0]
 8009f76:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  __HAL_DAC_DISABLE(hdac, Channel);
 8009f7a:	2101      	movs	r1, #1
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8009f7c:	681a      	ldr	r2, [r3, #0]
 8009f7e:	40a8      	lsls	r0, r5
  __HAL_DAC_DISABLE(hdac, Channel);
 8009f80:	40a9      	lsls	r1, r5
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8009f82:	ea22 0200 	bic.w	r2, r2, r0
 8009f86:	601a      	str	r2, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 8009f88:	681d      	ldr	r5, [r3, #0]
 8009f8a:	ea25 0501 	bic.w	r5, r5, r1
 8009f8e:	601d      	str	r5, [r3, #0]
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8009f90:	68e0      	ldr	r0, [r4, #12]
 8009f92:	f000 fb9d 	bl	800a6d0 <HAL_DMA_Abort>
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8009f96:	6822      	ldr	r2, [r4, #0]
}
 8009f98:	2000      	movs	r0, #0
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8009f9a:	6813      	ldr	r3, [r2, #0]
 8009f9c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009fa0:	6013      	str	r3, [r2, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8009fa2:	2301      	movs	r3, #1
 8009fa4:	7123      	strb	r3, [r4, #4]
}
 8009fa6:	bd38      	pop	{r3, r4, r5, pc}
 8009fa8:	0802e124 	.word	0x0802e124

08009fac <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8009fac:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009fae:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8009fb0:	4620      	mov	r0, r4
 8009fb2:	f7fa fab1 	bl	8004518 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8009fb6:	2301      	movs	r3, #1
 8009fb8:	7123      	strb	r3, [r4, #4]
}
 8009fba:	bd10      	pop	{r4, pc}

08009fbc <HAL_DAC_ConvHalfCpltCallbackCh1>:
 8009fbc:	4770      	bx	lr
 8009fbe:	bf00      	nop

08009fc0 <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8009fc0:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8009fc2:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8009fc4:	f7ff fffa 	bl	8009fbc <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8009fc8:	bd08      	pop	{r3, pc}
 8009fca:	bf00      	nop

08009fcc <HAL_DAC_ErrorCallbackCh1>:
 8009fcc:	4770      	bx	lr
 8009fce:	bf00      	nop

08009fd0 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8009fd0:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009fd2:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8009fd4:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8009fd6:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8009fd8:	f043 0304 	orr.w	r3, r3, #4
 8009fdc:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 8009fde:	f7ff fff5 	bl	8009fcc <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8009fe2:	2301      	movs	r3, #1
 8009fe4:	7123      	strb	r3, [r4, #4]
}
 8009fe6:	bd10      	pop	{r4, pc}

08009fe8 <HAL_DAC_DMAUnderrunCallbackCh1>:
 8009fe8:	4770      	bx	lr
 8009fea:	bf00      	nop

08009fec <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8009fec:	6803      	ldr	r3, [r0, #0]
 8009fee:	681a      	ldr	r2, [r3, #0]
 8009ff0:	0491      	lsls	r1, r2, #18
{
 8009ff2:	b510      	push	{r4, lr}
 8009ff4:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8009ff6:	d502      	bpl.n	8009ffe <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8009ff8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009ffa:	0492      	lsls	r2, r2, #18
 8009ffc:	d418      	bmi.n	800a030 <HAL_DAC_IRQHandler+0x44>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8009ffe:	681a      	ldr	r2, [r3, #0]
 800a000:	0091      	lsls	r1, r2, #2
 800a002:	d502      	bpl.n	800a00a <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 800a004:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a006:	0092      	lsls	r2, r2, #2
 800a008:	d400      	bmi.n	800a00c <HAL_DAC_IRQHandler+0x20>
}
 800a00a:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 800a00c:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800a00e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800a012:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 800a014:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 800a016:	6922      	ldr	r2, [r4, #16]
 800a018:	f042 0202 	orr.w	r2, r2, #2
 800a01c:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800a01e:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800a020:	681a      	ldr	r2, [r3, #0]
 800a022:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 800a026:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800a02a:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800a02c:	f000 b878 	b.w	800a120 <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 800a030:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800a032:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      hdac->State = HAL_DAC_STATE_ERROR;
 800a036:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 800a038:	6902      	ldr	r2, [r0, #16]
 800a03a:	f042 0201 	orr.w	r2, r2, #1
 800a03e:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800a040:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800a042:	681a      	ldr	r2, [r3, #0]
 800a044:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a048:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 800a04a:	f7ff ffcd 	bl	8009fe8 <HAL_DAC_DMAUnderrunCallbackCh1>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 800a04e:	6823      	ldr	r3, [r4, #0]
 800a050:	e7d5      	b.n	8009ffe <HAL_DAC_IRQHandler+0x12>
 800a052:	bf00      	nop

0800a054 <HAL_DAC_ConfigChannel>:
{
 800a054:	b570      	push	{r4, r5, r6, lr}
 800a056:	4604      	mov	r4, r0
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 800a058:	6808      	ldr	r0, [r1, #0]
{
 800a05a:	4616      	mov	r6, r2
 800a05c:	460d      	mov	r5, r1
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 800a05e:	f020 0308 	bic.w	r3, r0, #8
 800a062:	f020 0204 	bic.w	r2, r0, #4
 800a066:	2b24      	cmp	r3, #36	; 0x24
 800a068:	bf18      	it	ne
 800a06a:	2a00      	cmpne	r2, #0
 800a06c:	f020 0210 	bic.w	r2, r0, #16
 800a070:	bf14      	ite	ne
 800a072:	2301      	movne	r3, #1
 800a074:	2300      	moveq	r3, #0
 800a076:	283c      	cmp	r0, #60	; 0x3c
 800a078:	bf0c      	ite	eq
 800a07a:	2300      	moveq	r3, #0
 800a07c:	f003 0301 	andne.w	r3, r3, #1
 800a080:	2a0c      	cmp	r2, #12
 800a082:	bf0c      	ite	eq
 800a084:	2300      	moveq	r3, #0
 800a086:	f003 0301 	andne.w	r3, r3, #1
 800a08a:	b11b      	cbz	r3, 800a094 <HAL_DAC_ConfigChannel+0x40>
 800a08c:	f020 0020 	bic.w	r0, r0, #32
 800a090:	2814      	cmp	r0, #20
 800a092:	d137      	bne.n	800a104 <HAL_DAC_ConfigChannel+0xb0>
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
 800a094:	686b      	ldr	r3, [r5, #4]
 800a096:	f033 0302 	bics.w	r3, r3, #2
 800a09a:	d12d      	bne.n	800a0f8 <HAL_DAC_ConfigChannel+0xa4>
  assert_param(IS_DAC_CHANNEL(Channel));
 800a09c:	f036 0310 	bics.w	r3, r6, #16
 800a0a0:	d120      	bne.n	800a0e4 <HAL_DAC_ConfigChannel+0x90>
  __HAL_LOCK(hdac);
 800a0a2:	7963      	ldrb	r3, [r4, #5]
 800a0a4:	2b01      	cmp	r3, #1
 800a0a6:	d025      	beq.n	800a0f4 <HAL_DAC_ConfigChannel+0xa0>
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 800a0a8:	f006 0010 	and.w	r0, r6, #16
  hdac->State = HAL_DAC_STATE_BUSY;
 800a0ac:	2302      	movs	r3, #2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 800a0ae:	f640 72fe 	movw	r2, #4094	; 0xffe
  tmpreg1 = hdac->Instance->CR;
 800a0b2:	6821      	ldr	r1, [r4, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 800a0b4:	7123      	strb	r3, [r4, #4]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 800a0b6:	fa02 f600 	lsl.w	r6, r2, r0
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800a0ba:	e9d5 3200 	ldrd	r3, r2, [r5]
  __HAL_UNLOCK(hdac);
 800a0be:	2500      	movs	r5, #0
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800a0c0:	4313      	orrs	r3, r2
  tmpreg1 = hdac->Instance->CR;
 800a0c2:	680a      	ldr	r2, [r1, #0]
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a0c4:	4083      	lsls	r3, r0
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 800a0c6:	ea22 0206 	bic.w	r2, r2, r6
  hdac->State = HAL_DAC_STATE_READY;
 800a0ca:	2601      	movs	r6, #1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a0cc:	4313      	orrs	r3, r2
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800a0ce:	22c0      	movs	r2, #192	; 0xc0
  hdac->Instance->CR = tmpreg1;
 800a0d0:	600b      	str	r3, [r1, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800a0d2:	4082      	lsls	r2, r0
 800a0d4:	680b      	ldr	r3, [r1, #0]
  return HAL_OK;
 800a0d6:	4628      	mov	r0, r5
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800a0d8:	ea23 0302 	bic.w	r3, r3, r2
 800a0dc:	600b      	str	r3, [r1, #0]
  hdac->State = HAL_DAC_STATE_READY;
 800a0de:	7126      	strb	r6, [r4, #4]
  __HAL_UNLOCK(hdac);
 800a0e0:	7165      	strb	r5, [r4, #5]
}
 800a0e2:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 800a0e4:	f240 31a6 	movw	r1, #934	; 0x3a6
 800a0e8:	4809      	ldr	r0, [pc, #36]	; (800a110 <HAL_DAC_ConfigChannel+0xbc>)
 800a0ea:	f7fb fb7b 	bl	80057e4 <assert_failed>
  __HAL_LOCK(hdac);
 800a0ee:	7963      	ldrb	r3, [r4, #5]
 800a0f0:	2b01      	cmp	r3, #1
 800a0f2:	d1d9      	bne.n	800a0a8 <HAL_DAC_ConfigChannel+0x54>
 800a0f4:	2002      	movs	r0, #2
}
 800a0f6:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
 800a0f8:	f240 31a5 	movw	r1, #933	; 0x3a5
 800a0fc:	4804      	ldr	r0, [pc, #16]	; (800a110 <HAL_DAC_ConfigChannel+0xbc>)
 800a0fe:	f7fb fb71 	bl	80057e4 <assert_failed>
 800a102:	e7cb      	b.n	800a09c <HAL_DAC_ConfigChannel+0x48>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 800a104:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 800a108:	4801      	ldr	r0, [pc, #4]	; (800a110 <HAL_DAC_ConfigChannel+0xbc>)
 800a10a:	f7fb fb6b 	bl	80057e4 <assert_failed>
 800a10e:	e7c1      	b.n	800a094 <HAL_DAC_ConfigChannel+0x40>
 800a110:	0802e124 	.word	0x0802e124

0800a114 <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800a114:	4770      	bx	lr
 800a116:	bf00      	nop

0800a118 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 800a118:	4770      	bx	lr
 800a11a:	bf00      	nop

0800a11c <HAL_DACEx_ErrorCallbackCh2>:
 800a11c:	4770      	bx	lr
 800a11e:	bf00      	nop

0800a120 <HAL_DACEx_DMAUnderrunCallbackCh2>:
 800a120:	4770      	bx	lr
 800a122:	bf00      	nop

0800a124 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800a124:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a126:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800a128:	4620      	mov	r0, r4
 800a12a:	f7ff fff3 	bl	800a114 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a12e:	2301      	movs	r3, #1
 800a130:	7123      	strb	r3, [r4, #4]
}
 800a132:	bd10      	pop	{r4, pc}

0800a134 <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800a134:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800a136:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800a138:	f7ff ffee 	bl	800a118 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800a13c:	bd08      	pop	{r3, pc}
 800a13e:	bf00      	nop

0800a140 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800a140:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a142:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800a144:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800a146:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800a148:	f043 0304 	orr.w	r3, r3, #4
 800a14c:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800a14e:	f7ff ffe5 	bl	800a11c <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a152:	2301      	movs	r3, #1
 800a154:	7123      	strb	r3, [r4, #4]
}
 800a156:	bd10      	pop	{r4, pc}

0800a158 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a158:	b538      	push	{r3, r4, r5, lr}
 800a15a:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 800a15c:	f7ff f892 	bl	8009284 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800a160:	2c00      	cmp	r4, #0
 800a162:	f000 8156 	beq.w	800a412 <HAL_DMA_Init+0x2ba>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 800a166:	6822      	ldr	r2, [r4, #0]
 800a168:	4605      	mov	r5, r0
 800a16a:	4bad      	ldr	r3, [pc, #692]	; (800a420 <HAL_DMA_Init+0x2c8>)
 800a16c:	49ad      	ldr	r1, [pc, #692]	; (800a424 <HAL_DMA_Init+0x2cc>)
 800a16e:	429a      	cmp	r2, r3
 800a170:	bf18      	it	ne
 800a172:	428a      	cmpne	r2, r1
 800a174:	f101 0118 	add.w	r1, r1, #24
 800a178:	bf14      	ite	ne
 800a17a:	2301      	movne	r3, #1
 800a17c:	2300      	moveq	r3, #0
 800a17e:	428a      	cmp	r2, r1
 800a180:	bf0c      	ite	eq
 800a182:	2300      	moveq	r3, #0
 800a184:	f003 0301 	andne.w	r3, r3, #1
 800a188:	3118      	adds	r1, #24
 800a18a:	428a      	cmp	r2, r1
 800a18c:	bf0c      	ite	eq
 800a18e:	2300      	moveq	r3, #0
 800a190:	f003 0301 	andne.w	r3, r3, #1
 800a194:	3118      	adds	r1, #24
 800a196:	428a      	cmp	r2, r1
 800a198:	bf0c      	ite	eq
 800a19a:	2300      	moveq	r3, #0
 800a19c:	f003 0301 	andne.w	r3, r3, #1
 800a1a0:	3118      	adds	r1, #24
 800a1a2:	428a      	cmp	r2, r1
 800a1a4:	bf0c      	ite	eq
 800a1a6:	2300      	moveq	r3, #0
 800a1a8:	f003 0301 	andne.w	r3, r3, #1
 800a1ac:	3118      	adds	r1, #24
 800a1ae:	428a      	cmp	r2, r1
 800a1b0:	bf0c      	ite	eq
 800a1b2:	2300      	moveq	r3, #0
 800a1b4:	f003 0301 	andne.w	r3, r3, #1
 800a1b8:	3118      	adds	r1, #24
 800a1ba:	428a      	cmp	r2, r1
 800a1bc:	bf0c      	ite	eq
 800a1be:	2300      	moveq	r3, #0
 800a1c0:	f003 0301 	andne.w	r3, r3, #1
 800a1c4:	f501 7156 	add.w	r1, r1, #856	; 0x358
 800a1c8:	428a      	cmp	r2, r1
 800a1ca:	bf0c      	ite	eq
 800a1cc:	2300      	moveq	r3, #0
 800a1ce:	f003 0301 	andne.w	r3, r3, #1
 800a1d2:	3118      	adds	r1, #24
 800a1d4:	428a      	cmp	r2, r1
 800a1d6:	bf0c      	ite	eq
 800a1d8:	2300      	moveq	r3, #0
 800a1da:	f003 0301 	andne.w	r3, r3, #1
 800a1de:	3118      	adds	r1, #24
 800a1e0:	428a      	cmp	r2, r1
 800a1e2:	bf0c      	ite	eq
 800a1e4:	2300      	moveq	r3, #0
 800a1e6:	f003 0301 	andne.w	r3, r3, #1
 800a1ea:	3118      	adds	r1, #24
 800a1ec:	428a      	cmp	r2, r1
 800a1ee:	bf0c      	ite	eq
 800a1f0:	2300      	moveq	r3, #0
 800a1f2:	f003 0301 	andne.w	r3, r3, #1
 800a1f6:	3118      	adds	r1, #24
 800a1f8:	428a      	cmp	r2, r1
 800a1fa:	bf0c      	ite	eq
 800a1fc:	2300      	moveq	r3, #0
 800a1fe:	f003 0301 	andne.w	r3, r3, #1
 800a202:	3118      	adds	r1, #24
 800a204:	428a      	cmp	r2, r1
 800a206:	bf0c      	ite	eq
 800a208:	2300      	moveq	r3, #0
 800a20a:	f003 0301 	andne.w	r3, r3, #1
 800a20e:	3118      	adds	r1, #24
 800a210:	428a      	cmp	r2, r1
 800a212:	bf0c      	ite	eq
 800a214:	2300      	moveq	r3, #0
 800a216:	f003 0301 	andne.w	r3, r3, #1
 800a21a:	b11b      	cbz	r3, 800a224 <HAL_DMA_Init+0xcc>
 800a21c:	4b82      	ldr	r3, [pc, #520]	; (800a428 <HAL_DMA_Init+0x2d0>)
 800a21e:	429a      	cmp	r2, r3
 800a220:	f040 8139 	bne.w	800a496 <HAL_DMA_Init+0x33e>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 800a224:	6863      	ldr	r3, [r4, #4]
 800a226:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800a22a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a22e:	bf18      	it	ne
 800a230:	2b00      	cmpne	r3, #0
 800a232:	bf14      	ite	ne
 800a234:	2201      	movne	r2, #1
 800a236:	2200      	moveq	r2, #0
 800a238:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a23c:	bf0c      	ite	eq
 800a23e:	2200      	moveq	r2, #0
 800a240:	f002 0201 	andne.w	r2, r2, #1
 800a244:	b11a      	cbz	r2, 800a24e <HAL_DMA_Init+0xf6>
 800a246:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 800a24a:	f040 8129 	bne.w	800a4a0 <HAL_DMA_Init+0x348>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800a24e:	68a3      	ldr	r3, [r4, #8]
 800a250:	f033 0240 	bics.w	r2, r3, #64	; 0x40
 800a254:	d002      	beq.n	800a25c <HAL_DMA_Init+0x104>
 800a256:	2b80      	cmp	r3, #128	; 0x80
 800a258:	f040 80a8 	bne.w	800a3ac <HAL_DMA_Init+0x254>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 800a25c:	68e3      	ldr	r3, [r4, #12]
 800a25e:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 800a262:	f040 80ac 	bne.w	800a3be <HAL_DMA_Init+0x266>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 800a266:	6923      	ldr	r3, [r4, #16]
 800a268:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 800a26c:	f040 80b0 	bne.w	800a3d0 <HAL_DMA_Init+0x278>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800a270:	6963      	ldr	r3, [r4, #20]
 800a272:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 800a276:	d003      	beq.n	800a280 <HAL_DMA_Init+0x128>
 800a278:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a27c:	f040 8091 	bne.w	800a3a2 <HAL_DMA_Init+0x24a>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 800a280:	69a3      	ldr	r3, [r4, #24]
 800a282:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 800a286:	d003      	beq.n	800a290 <HAL_DMA_Init+0x138>
 800a288:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a28c:	f040 8084 	bne.w	800a398 <HAL_DMA_Init+0x240>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 800a290:	69e3      	ldr	r3, [r4, #28]
 800a292:	f033 0220 	bics.w	r2, r3, #32
 800a296:	d002      	beq.n	800a29e <HAL_DMA_Init+0x146>
 800a298:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a29c:	d16f      	bne.n	800a37e <HAL_DMA_Init+0x226>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800a29e:	6a23      	ldr	r3, [r4, #32]
 800a2a0:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 800a2a4:	d173      	bne.n	800a38e <HAL_DMA_Init+0x236>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 800a2a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2a8:	f033 0204 	bics.w	r2, r3, #4
 800a2ac:	d15f      	bne.n	800a36e <HAL_DMA_Init+0x216>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d14d      	bne.n	800a34e <HAL_DMA_Init+0x1f6>
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800a2b2:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 800a2b4:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 800a2b6:	2102      	movs	r1, #2
  __HAL_UNLOCK(hdma);
 800a2b8:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 800a2bc:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 800a2c0:	681a      	ldr	r2, [r3, #0]
 800a2c2:	f022 0201 	bic.w	r2, r2, #1
 800a2c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a2c8:	e006      	b.n	800a2d8 <HAL_DMA_Init+0x180>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a2ca:	f7fe ffdb 	bl	8009284 <HAL_GetTick>
 800a2ce:	1b40      	subs	r0, r0, r5
 800a2d0:	2805      	cmp	r0, #5
 800a2d2:	f200 8082 	bhi.w	800a3da <HAL_DMA_Init+0x282>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a2d6:	6823      	ldr	r3, [r4, #0]
 800a2d8:	681a      	ldr	r2, [r3, #0]
 800a2da:	07d1      	lsls	r1, r2, #31
 800a2dc:	d4f5      	bmi.n	800a2ca <HAL_DMA_Init+0x172>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a2de:	e9d4 2501 	ldrd	r2, r5, [r4, #4]
 800a2e2:	68e1      	ldr	r1, [r4, #12]
 800a2e4:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a2e6:	69a0      	ldr	r0, [r4, #24]
  tmp = hdma->Instance->CR;
 800a2e8:	681d      	ldr	r5, [r3, #0]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a2ea:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a2ec:	6921      	ldr	r1, [r4, #16]
 800a2ee:	430a      	orrs	r2, r1
 800a2f0:	6961      	ldr	r1, [r4, #20]
 800a2f2:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a2f4:	69e1      	ldr	r1, [r4, #28]
 800a2f6:	4302      	orrs	r2, r0
 800a2f8:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800a2fa:	494c      	ldr	r1, [pc, #304]	; (800a42c <HAL_DMA_Init+0x2d4>)
 800a2fc:	4029      	ands	r1, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 800a2fe:	6a25      	ldr	r5, [r4, #32]
 800a300:	432a      	orrs	r2, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a302:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a304:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a306:	2904      	cmp	r1, #4
 800a308:	d06e      	beq.n	800a3e8 <HAL_DMA_Init+0x290>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800a30a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800a30c:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800a30e:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800a312:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800a314:	b2da      	uxtb	r2, r3
  hdma->Instance->FCR = tmp;
 800a316:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800a318:	4945      	ldr	r1, [pc, #276]	; (800a430 <HAL_DMA_Init+0x2d8>)
 800a31a:	3a10      	subs	r2, #16
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800a31c:	4845      	ldr	r0, [pc, #276]	; (800a434 <HAL_DMA_Init+0x2dc>)
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800a31e:	fba1 5102 	umull	r5, r1, r1, r2
  
  if (stream_number > 3U)
 800a322:	2a5f      	cmp	r2, #95	; 0x5f
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800a324:	4a44      	ldr	r2, [pc, #272]	; (800a438 <HAL_DMA_Init+0x2e0>)
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800a326:	ea4f 1111 	mov.w	r1, r1, lsr #4
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800a32a:	ea02 0203 	and.w	r2, r2, r3
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a32e:	f04f 033f 	mov.w	r3, #63	; 0x3f
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800a332:	5c41      	ldrb	r1, [r0, r1]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a334:	f04f 0000 	mov.w	r0, #0
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800a338:	bf88      	it	hi
 800a33a:	3204      	addhi	r2, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a33c:	408b      	lsls	r3, r1
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800a33e:	65e1      	str	r1, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800a340:	65a2      	str	r2, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a342:	6093      	str	r3, [r2, #8]
  hdma->State = HAL_DMA_STATE_READY;
 800a344:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a346:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800a348:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 800a34c:	bd38      	pop	{r3, r4, r5, pc}
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 800a34e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a350:	2b03      	cmp	r3, #3
 800a352:	d860      	bhi.n	800a416 <HAL_DMA_Init+0x2be>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 800a354:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a356:	f033 73c0 	bics.w	r3, r3, #25165824	; 0x1800000
 800a35a:	d171      	bne.n	800a440 <HAL_DMA_Init+0x2e8>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 800a35c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a35e:	f433 03c0 	bics.w	r3, r3, #6291456	; 0x600000
 800a362:	d0a6      	beq.n	800a2b2 <HAL_DMA_Init+0x15a>
 800a364:	21c8      	movs	r1, #200	; 0xc8
 800a366:	4835      	ldr	r0, [pc, #212]	; (800a43c <HAL_DMA_Init+0x2e4>)
 800a368:	f7fb fa3c 	bl	80057e4 <assert_failed>
 800a36c:	e7a1      	b.n	800a2b2 <HAL_DMA_Init+0x15a>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 800a36e:	21c1      	movs	r1, #193	; 0xc1
 800a370:	4832      	ldr	r0, [pc, #200]	; (800a43c <HAL_DMA_Init+0x2e4>)
 800a372:	f7fb fa37 	bl	80057e4 <assert_failed>
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 800a376:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d09a      	beq.n	800a2b2 <HAL_DMA_Init+0x15a>
 800a37c:	e7e7      	b.n	800a34e <HAL_DMA_Init+0x1f6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 800a37e:	21bf      	movs	r1, #191	; 0xbf
 800a380:	482e      	ldr	r0, [pc, #184]	; (800a43c <HAL_DMA_Init+0x2e4>)
 800a382:	f7fb fa2f 	bl	80057e4 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800a386:	6a23      	ldr	r3, [r4, #32]
 800a388:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 800a38c:	d08b      	beq.n	800a2a6 <HAL_DMA_Init+0x14e>
 800a38e:	21c0      	movs	r1, #192	; 0xc0
 800a390:	482a      	ldr	r0, [pc, #168]	; (800a43c <HAL_DMA_Init+0x2e4>)
 800a392:	f7fb fa27 	bl	80057e4 <assert_failed>
 800a396:	e786      	b.n	800a2a6 <HAL_DMA_Init+0x14e>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 800a398:	21be      	movs	r1, #190	; 0xbe
 800a39a:	4828      	ldr	r0, [pc, #160]	; (800a43c <HAL_DMA_Init+0x2e4>)
 800a39c:	f7fb fa22 	bl	80057e4 <assert_failed>
 800a3a0:	e776      	b.n	800a290 <HAL_DMA_Init+0x138>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800a3a2:	21bd      	movs	r1, #189	; 0xbd
 800a3a4:	4825      	ldr	r0, [pc, #148]	; (800a43c <HAL_DMA_Init+0x2e4>)
 800a3a6:	f7fb fa1d 	bl	80057e4 <assert_failed>
 800a3aa:	e769      	b.n	800a280 <HAL_DMA_Init+0x128>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800a3ac:	21ba      	movs	r1, #186	; 0xba
 800a3ae:	4823      	ldr	r0, [pc, #140]	; (800a43c <HAL_DMA_Init+0x2e4>)
 800a3b0:	f7fb fa18 	bl	80057e4 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 800a3b4:	68e3      	ldr	r3, [r4, #12]
 800a3b6:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 800a3ba:	f43f af54 	beq.w	800a266 <HAL_DMA_Init+0x10e>
 800a3be:	21bb      	movs	r1, #187	; 0xbb
 800a3c0:	481e      	ldr	r0, [pc, #120]	; (800a43c <HAL_DMA_Init+0x2e4>)
 800a3c2:	f7fb fa0f 	bl	80057e4 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 800a3c6:	6923      	ldr	r3, [r4, #16]
 800a3c8:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 800a3cc:	f43f af50 	beq.w	800a270 <HAL_DMA_Init+0x118>
 800a3d0:	21bc      	movs	r1, #188	; 0xbc
 800a3d2:	481a      	ldr	r0, [pc, #104]	; (800a43c <HAL_DMA_Init+0x2e4>)
 800a3d4:	f7fb fa06 	bl	80057e4 <assert_failed>
 800a3d8:	e74a      	b.n	800a270 <HAL_DMA_Init+0x118>
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a3da:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a3dc:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 800a3de:	4618      	mov	r0, r3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a3e0:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a3e2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 800a3e6:	bd38      	pop	{r3, r4, r5, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800a3e8:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	; 0x2c
 800a3ec:	4329      	orrs	r1, r5
 800a3ee:	430a      	orrs	r2, r1
  hdma->Instance->CR = tmp;  
 800a3f0:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 800a3f2:	6959      	ldr	r1, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 800a3f4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800a3f6:	f021 0107 	bic.w	r1, r1, #7
 800a3fa:	4311      	orrs	r1, r2
    tmp |= hdma->Init.FIFOThreshold;
 800a3fc:	f041 0104 	orr.w	r1, r1, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800a400:	2d00      	cmp	r5, #0
 800a402:	d087      	beq.n	800a314 <HAL_DMA_Init+0x1bc>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800a404:	bb08      	cbnz	r0, 800a44a <HAL_DMA_Init+0x2f2>
  {
    switch (tmp)
 800a406:	2a01      	cmp	r2, #1
 800a408:	d040      	beq.n	800a48c <HAL_DMA_Init+0x334>
 800a40a:	f032 0202 	bics.w	r2, r2, #2
 800a40e:	d181      	bne.n	800a314 <HAL_DMA_Init+0x1bc>
 800a410:	e023      	b.n	800a45a <HAL_DMA_Init+0x302>
    return HAL_ERROR;
 800a412:	2001      	movs	r0, #1
}
 800a414:	bd38      	pop	{r3, r4, r5, pc}
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 800a416:	21c6      	movs	r1, #198	; 0xc6
 800a418:	4808      	ldr	r0, [pc, #32]	; (800a43c <HAL_DMA_Init+0x2e4>)
 800a41a:	f7fb f9e3 	bl	80057e4 <assert_failed>
 800a41e:	e799      	b.n	800a354 <HAL_DMA_Init+0x1fc>
 800a420:	40026010 	.word	0x40026010
 800a424:	40026028 	.word	0x40026028
 800a428:	400264b8 	.word	0x400264b8
 800a42c:	e010803f 	.word	0xe010803f
 800a430:	aaaaaaab 	.word	0xaaaaaaab
 800a434:	0802e194 	.word	0x0802e194
 800a438:	fffffc00 	.word	0xfffffc00
 800a43c:	0802e15c 	.word	0x0802e15c
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 800a440:	21c7      	movs	r1, #199	; 0xc7
 800a442:	481a      	ldr	r0, [pc, #104]	; (800a4ac <HAL_DMA_Init+0x354>)
 800a444:	f7fb f9ce 	bl	80057e4 <assert_failed>
 800a448:	e788      	b.n	800a35c <HAL_DMA_Init+0x204>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a44a:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800a44e:	d00e      	beq.n	800a46e <HAL_DMA_Init+0x316>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800a450:	2a02      	cmp	r2, #2
 800a452:	d905      	bls.n	800a460 <HAL_DMA_Init+0x308>
 800a454:	2a03      	cmp	r2, #3
 800a456:	f47f af5d 	bne.w	800a314 <HAL_DMA_Init+0x1bc>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a45a:	01ea      	lsls	r2, r5, #7
 800a45c:	f57f af5a 	bpl.w	800a314 <HAL_DMA_Init+0x1bc>
        hdma->State = HAL_DMA_STATE_READY;
 800a460:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800a462:	2240      	movs	r2, #64	; 0x40
        return HAL_ERROR; 
 800a464:	4618      	mov	r0, r3
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800a466:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 800a468:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 800a46c:	bd38      	pop	{r3, r4, r5, pc}
    switch (tmp)
 800a46e:	2a03      	cmp	r2, #3
 800a470:	f63f af50 	bhi.w	800a314 <HAL_DMA_Init+0x1bc>
 800a474:	a001      	add	r0, pc, #4	; (adr r0, 800a47c <HAL_DMA_Init+0x324>)
 800a476:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 800a47a:	bf00      	nop
 800a47c:	0800a461 	.word	0x0800a461
 800a480:	0800a45b 	.word	0x0800a45b
 800a484:	0800a461 	.word	0x0800a461
 800a488:	0800a48d 	.word	0x0800a48d
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a48c:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 800a490:	f47f af40 	bne.w	800a314 <HAL_DMA_Init+0x1bc>
 800a494:	e7e4      	b.n	800a460 <HAL_DMA_Init+0x308>
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 800a496:	21b8      	movs	r1, #184	; 0xb8
 800a498:	4804      	ldr	r0, [pc, #16]	; (800a4ac <HAL_DMA_Init+0x354>)
 800a49a:	f7fb f9a3 	bl	80057e4 <assert_failed>
 800a49e:	e6c1      	b.n	800a224 <HAL_DMA_Init+0xcc>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 800a4a0:	21b9      	movs	r1, #185	; 0xb9
 800a4a2:	4802      	ldr	r0, [pc, #8]	; (800a4ac <HAL_DMA_Init+0x354>)
 800a4a4:	f7fb f99e 	bl	80057e4 <assert_failed>
 800a4a8:	e6d1      	b.n	800a24e <HAL_DMA_Init+0xf6>
 800a4aa:	bf00      	nop
 800a4ac:	0802e15c 	.word	0x0802e15c

0800a4b0 <HAL_DMA_DeInit>:
  if(hdma == NULL)
 800a4b0:	2800      	cmp	r0, #0
 800a4b2:	f000 8097 	beq.w	800a5e4 <HAL_DMA_DeInit+0x134>
{
 800a4b6:	b510      	push	{r4, lr}
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800a4b8:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800a4bc:	4604      	mov	r4, r0
 800a4be:	2b02      	cmp	r3, #2
 800a4c0:	b2d8      	uxtb	r0, r3
 800a4c2:	f000 808e 	beq.w	800a5e2 <HAL_DMA_DeInit+0x132>
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 800a4c6:	6822      	ldr	r2, [r4, #0]
 800a4c8:	4b4b      	ldr	r3, [pc, #300]	; (800a5f8 <HAL_DMA_DeInit+0x148>)
 800a4ca:	484c      	ldr	r0, [pc, #304]	; (800a5fc <HAL_DMA_DeInit+0x14c>)
 800a4cc:	494c      	ldr	r1, [pc, #304]	; (800a600 <HAL_DMA_DeInit+0x150>)
 800a4ce:	429a      	cmp	r2, r3
 800a4d0:	bf18      	it	ne
 800a4d2:	4282      	cmpne	r2, r0
 800a4d4:	f100 0030 	add.w	r0, r0, #48	; 0x30
 800a4d8:	bf14      	ite	ne
 800a4da:	2301      	movne	r3, #1
 800a4dc:	2300      	moveq	r3, #0
 800a4de:	428a      	cmp	r2, r1
 800a4e0:	bf0c      	ite	eq
 800a4e2:	2300      	moveq	r3, #0
 800a4e4:	f003 0301 	andne.w	r3, r3, #1
 800a4e8:	3130      	adds	r1, #48	; 0x30
 800a4ea:	4282      	cmp	r2, r0
 800a4ec:	bf0c      	ite	eq
 800a4ee:	2300      	moveq	r3, #0
 800a4f0:	f003 0301 	andne.w	r3, r3, #1
 800a4f4:	3030      	adds	r0, #48	; 0x30
 800a4f6:	428a      	cmp	r2, r1
 800a4f8:	bf0c      	ite	eq
 800a4fa:	2300      	moveq	r3, #0
 800a4fc:	f003 0301 	andne.w	r3, r3, #1
 800a500:	3130      	adds	r1, #48	; 0x30
 800a502:	4282      	cmp	r2, r0
 800a504:	bf0c      	ite	eq
 800a506:	2300      	moveq	r3, #0
 800a508:	f003 0301 	andne.w	r3, r3, #1
 800a50c:	3030      	adds	r0, #48	; 0x30
 800a50e:	428a      	cmp	r2, r1
 800a510:	bf0c      	ite	eq
 800a512:	2300      	moveq	r3, #0
 800a514:	f003 0301 	andne.w	r3, r3, #1
 800a518:	f501 715c 	add.w	r1, r1, #880	; 0x370
 800a51c:	4282      	cmp	r2, r0
 800a51e:	bf0c      	ite	eq
 800a520:	2300      	moveq	r3, #0
 800a522:	f003 0301 	andne.w	r3, r3, #1
 800a526:	f500 705c 	add.w	r0, r0, #880	; 0x370
 800a52a:	428a      	cmp	r2, r1
 800a52c:	bf0c      	ite	eq
 800a52e:	2300      	moveq	r3, #0
 800a530:	f003 0301 	andne.w	r3, r3, #1
 800a534:	3130      	adds	r1, #48	; 0x30
 800a536:	4282      	cmp	r2, r0
 800a538:	bf0c      	ite	eq
 800a53a:	2300      	moveq	r3, #0
 800a53c:	f003 0301 	andne.w	r3, r3, #1
 800a540:	3030      	adds	r0, #48	; 0x30
 800a542:	428a      	cmp	r2, r1
 800a544:	bf0c      	ite	eq
 800a546:	2300      	moveq	r3, #0
 800a548:	f003 0301 	andne.w	r3, r3, #1
 800a54c:	3130      	adds	r1, #48	; 0x30
 800a54e:	4282      	cmp	r2, r0
 800a550:	bf0c      	ite	eq
 800a552:	2300      	moveq	r3, #0
 800a554:	f003 0301 	andne.w	r3, r3, #1
 800a558:	3030      	adds	r0, #48	; 0x30
 800a55a:	428a      	cmp	r2, r1
 800a55c:	bf0c      	ite	eq
 800a55e:	2300      	moveq	r3, #0
 800a560:	f003 0301 	andne.w	r3, r3, #1
 800a564:	3130      	adds	r1, #48	; 0x30
 800a566:	4282      	cmp	r2, r0
 800a568:	bf0c      	ite	eq
 800a56a:	2300      	moveq	r3, #0
 800a56c:	f003 0301 	andne.w	r3, r3, #1
 800a570:	428a      	cmp	r2, r1
 800a572:	bf0c      	ite	eq
 800a574:	2300      	moveq	r3, #0
 800a576:	f003 0301 	andne.w	r3, r3, #1
 800a57a:	b113      	cbz	r3, 800a582 <HAL_DMA_DeInit+0xd2>
 800a57c:	4b21      	ldr	r3, [pc, #132]	; (800a604 <HAL_DMA_DeInit+0x154>)
 800a57e:	429a      	cmp	r2, r3
 800a580:	d132      	bne.n	800a5e8 <HAL_DMA_DeInit+0x138>
  __HAL_DMA_DISABLE(hdma);
 800a582:	6810      	ldr	r0, [r2, #0]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800a584:	b2d3      	uxtb	r3, r2
 800a586:	4920      	ldr	r1, [pc, #128]	; (800a608 <HAL_DMA_DeInit+0x158>)
  __HAL_DMA_DISABLE(hdma);
 800a588:	f020 0001 	bic.w	r0, r0, #1
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800a58c:	3b10      	subs	r3, #16
  __HAL_DMA_DISABLE(hdma);
 800a58e:	6010      	str	r0, [r2, #0]
  hdma->Instance->CR   = 0U;
 800a590:	2000      	movs	r0, #0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800a592:	fba1 c103 	umull	ip, r1, r1, r3
  if (stream_number > 3U)
 800a596:	2b5f      	cmp	r3, #95	; 0x5f
  hdma->Instance->CR   = 0U;
 800a598:	6010      	str	r0, [r2, #0]
  hdma->XferCpltCallback = NULL;
 800a59a:	f04f 0300 	mov.w	r3, #0
  hdma->Instance->NDTR = 0U;
 800a59e:	6050      	str	r0, [r2, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800a5a0:	ea4f 1111 	mov.w	r1, r1, lsr #4
  hdma->Instance->PAR  = 0U;
 800a5a4:	6090      	str	r0, [r2, #8]
  hdma->Instance->M0AR = 0U;
 800a5a6:	60d0      	str	r0, [r2, #12]
  hdma->Instance->M1AR = 0U;
 800a5a8:	6110      	str	r0, [r2, #16]
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 800a5aa:	f04f 0021 	mov.w	r0, #33	; 0x21
 800a5ae:	6150      	str	r0, [r2, #20]
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800a5b0:	4816      	ldr	r0, [pc, #88]	; (800a60c <HAL_DMA_DeInit+0x15c>)
 800a5b2:	5c40      	ldrb	r0, [r0, r1]
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800a5b4:	4916      	ldr	r1, [pc, #88]	; (800a610 <HAL_DMA_DeInit+0x160>)
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800a5b6:	65e0      	str	r0, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800a5b8:	ea01 0102 	and.w	r1, r1, r2
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a5bc:	f04f 023f 	mov.w	r2, #63	; 0x3f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800a5c0:	bf88      	it	hi
 800a5c2:	3104      	addhi	r1, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a5c4:	4082      	lsls	r2, r0
  return HAL_OK;
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	65a1      	str	r1, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a5ca:	608a      	str	r2, [r1, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a5cc:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hdma);
 800a5ce:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_RESET;
 800a5d2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  hdma->XferHalfCpltCallback = NULL;
 800a5d6:	e9c4 330f 	strd	r3, r3, [r4, #60]	; 0x3c
  hdma->XferM1HalfCpltCallback = NULL;
 800a5da:	e9c4 3311 	strd	r3, r3, [r4, #68]	; 0x44
  hdma->XferAbortCallback = NULL;  
 800a5de:	e9c4 3313 	strd	r3, r3, [r4, #76]	; 0x4c
}
 800a5e2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800a5e4:	2001      	movs	r0, #1
}
 800a5e6:	4770      	bx	lr
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 800a5e8:	f240 1149 	movw	r1, #329	; 0x149
 800a5ec:	4809      	ldr	r0, [pc, #36]	; (800a614 <HAL_DMA_DeInit+0x164>)
 800a5ee:	f7fb f8f9 	bl	80057e4 <assert_failed>
  __HAL_DMA_DISABLE(hdma);
 800a5f2:	6822      	ldr	r2, [r4, #0]
 800a5f4:	e7c5      	b.n	800a582 <HAL_DMA_DeInit+0xd2>
 800a5f6:	bf00      	nop
 800a5f8:	40026010 	.word	0x40026010
 800a5fc:	40026028 	.word	0x40026028
 800a600:	40026040 	.word	0x40026040
 800a604:	400264b8 	.word	0x400264b8
 800a608:	aaaaaaab 	.word	0xaaaaaaab
 800a60c:	0802e194 	.word	0x0802e194
 800a610:	fffffc00 	.word	0xfffffc00
 800a614:	0802e15c 	.word	0x0802e15c

0800a618 <HAL_DMA_Start_IT>:
{
 800a618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a61c:	461e      	mov	r6, r3
 800a61e:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a620:	f8d0 9058 	ldr.w	r9, [r0, #88]	; 0x58
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800a624:	1e58      	subs	r0, r3, #1
 800a626:	f64f 73fe 	movw	r3, #65534	; 0xfffe
{
 800a62a:	4688      	mov	r8, r1
 800a62c:	4617      	mov	r7, r2
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800a62e:	4298      	cmp	r0, r3
 800a630:	d83b      	bhi.n	800a6aa <HAL_DMA_Start_IT+0x92>
  __HAL_LOCK(hdma);
 800a632:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 800a636:	2b01      	cmp	r3, #1
 800a638:	d040      	beq.n	800a6bc <HAL_DMA_Start_IT+0xa4>
 800a63a:	2301      	movs	r3, #1
 800a63c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 800a640:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800a644:	2b01      	cmp	r3, #1
 800a646:	d005      	beq.n	800a654 <HAL_DMA_Start_IT+0x3c>
    __HAL_UNLOCK(hdma);	  
 800a648:	2300      	movs	r3, #0
    status = HAL_BUSY;
 800a64a:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);	  
 800a64c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 800a650:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 800a654:	2302      	movs	r3, #2
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a656:	6825      	ldr	r5, [r4, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 800a658:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a65c:	2300      	movs	r3, #0
 800a65e:	6563      	str	r3, [r4, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a660:	682b      	ldr	r3, [r5, #0]
 800a662:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a666:	602b      	str	r3, [r5, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a668:	68a3      	ldr	r3, [r4, #8]
  hdma->Instance->NDTR = DataLength;
 800a66a:	606e      	str	r6, [r5, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a66c:	2b40      	cmp	r3, #64	; 0x40
 800a66e:	d028      	beq.n	800a6c2 <HAL_DMA_Start_IT+0xaa>
    hdma->Instance->PAR = SrcAddress;
 800a670:	f8c5 8008 	str.w	r8, [r5, #8]
    hdma->Instance->M0AR = DstAddress;
 800a674:	60ef      	str	r7, [r5, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a676:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800a678:	233f      	movs	r3, #63	; 0x3f
    if(hdma->XferHalfCpltCallback != NULL)
 800a67a:	6c22      	ldr	r2, [r4, #64]	; 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a67c:	408b      	lsls	r3, r1
 800a67e:	f8c9 3008 	str.w	r3, [r9, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800a682:	682b      	ldr	r3, [r5, #0]
 800a684:	f043 0316 	orr.w	r3, r3, #22
 800a688:	602b      	str	r3, [r5, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800a68a:	696b      	ldr	r3, [r5, #20]
 800a68c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a690:	616b      	str	r3, [r5, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 800a692:	b11a      	cbz	r2, 800a69c <HAL_DMA_Start_IT+0x84>
      hdma->Instance->CR  |= DMA_IT_HT;
 800a694:	682b      	ldr	r3, [r5, #0]
 800a696:	f043 0308 	orr.w	r3, r3, #8
 800a69a:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 800a69c:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a69e:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800a6a0:	f043 0301 	orr.w	r3, r3, #1
 800a6a4:	602b      	str	r3, [r5, #0]
}
 800a6a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800a6aa:	f240 11cd 	movw	r1, #461	; 0x1cd
 800a6ae:	4807      	ldr	r0, [pc, #28]	; (800a6cc <HAL_DMA_Start_IT+0xb4>)
 800a6b0:	f7fb f898 	bl	80057e4 <assert_failed>
  __HAL_LOCK(hdma);
 800a6b4:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 800a6b8:	2b01      	cmp	r3, #1
 800a6ba:	d1be      	bne.n	800a63a <HAL_DMA_Start_IT+0x22>
 800a6bc:	2002      	movs	r0, #2
}
 800a6be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    hdma->Instance->PAR = DstAddress;
 800a6c2:	60af      	str	r7, [r5, #8]
    hdma->Instance->M0AR = SrcAddress;
 800a6c4:	f8c5 800c 	str.w	r8, [r5, #12]
 800a6c8:	e7d5      	b.n	800a676 <HAL_DMA_Start_IT+0x5e>
 800a6ca:	bf00      	nop
 800a6cc:	0802e15c 	.word	0x0802e15c

0800a6d0 <HAL_DMA_Abort>:
{
 800a6d0:	b570      	push	{r4, r5, r6, lr}
 800a6d2:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a6d4:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 800a6d6:	f7fe fdd5 	bl	8009284 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a6da:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800a6de:	2b02      	cmp	r3, #2
 800a6e0:	d006      	beq.n	800a6f0 <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a6e2:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 800a6e4:	2300      	movs	r3, #0
    return HAL_ERROR;
 800a6e6:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a6e8:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 800a6ea:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 800a6ee:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a6f0:	6823      	ldr	r3, [r4, #0]
 800a6f2:	4605      	mov	r5, r0
 800a6f4:	681a      	ldr	r2, [r3, #0]
 800a6f6:	f022 0216 	bic.w	r2, r2, #22
 800a6fa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800a6fc:	695a      	ldr	r2, [r3, #20]
 800a6fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a702:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a704:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800a706:	b33a      	cbz	r2, 800a758 <HAL_DMA_Abort+0x88>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a708:	681a      	ldr	r2, [r3, #0]
 800a70a:	f022 0208 	bic.w	r2, r2, #8
 800a70e:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 800a710:	681a      	ldr	r2, [r3, #0]
 800a712:	f022 0201 	bic.w	r2, r2, #1
 800a716:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a718:	e005      	b.n	800a726 <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a71a:	f7fe fdb3 	bl	8009284 <HAL_GetTick>
 800a71e:	1b43      	subs	r3, r0, r5
 800a720:	2b05      	cmp	r3, #5
 800a722:	d80f      	bhi.n	800a744 <HAL_DMA_Abort+0x74>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a724:	6823      	ldr	r3, [r4, #0]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	f013 0301 	ands.w	r3, r3, #1
 800a72c:	d1f5      	bne.n	800a71a <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a72e:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800a730:	223f      	movs	r2, #63	; 0x3f
  return HAL_OK;
 800a732:	4618      	mov	r0, r3
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a734:	408a      	lsls	r2, r1
    hdma->State = HAL_DMA_STATE_READY;
 800a736:	2101      	movs	r1, #1
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a738:	60b2      	str	r2, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 800a73a:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 800a73e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 800a742:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a744:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a746:	2120      	movs	r1, #32
        __HAL_UNLOCK(hdma);
 800a748:	2200      	movs	r2, #0
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a74a:	6561      	str	r1, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 800a74c:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a74e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 800a752:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
}
 800a756:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a758:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800a75a:	2a00      	cmp	r2, #0
 800a75c:	d1d4      	bne.n	800a708 <HAL_DMA_Abort+0x38>
 800a75e:	e7d7      	b.n	800a710 <HAL_DMA_Abort+0x40>

0800a760 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a760:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
{
 800a764:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a766:	2a02      	cmp	r2, #2
 800a768:	d003      	beq.n	800a772 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a76a:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 800a76c:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a76e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800a770:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 800a772:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 800a774:	2105      	movs	r1, #5
  return HAL_OK;
 800a776:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_ABORT;
 800a778:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 800a77c:	6813      	ldr	r3, [r2, #0]
 800a77e:	f023 0301 	bic.w	r3, r3, #1
 800a782:	6013      	str	r3, [r2, #0]
}
 800a784:	4770      	bx	lr
 800a786:	bf00      	nop

0800a788 <HAL_DMA_IRQHandler>:
{
 800a788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __IO uint32_t count = 0;
 800a78c:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600;
 800a78e:	4b74      	ldr	r3, [pc, #464]	; (800a960 <HAL_DMA_IRQHandler+0x1d8>)
{
 800a790:	b082      	sub	sp, #8
 800a792:	4680      	mov	r8, r0
  uint32_t timeout = SystemCoreClock / 9600;
 800a794:	681d      	ldr	r5, [r3, #0]
  __IO uint32_t count = 0;
 800a796:	9201      	str	r2, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800a798:	2208      	movs	r2, #8
 800a79a:	e9d0 6316 	ldrd	r6, r3, [r0, #88]	; 0x58
  tmpisr = regs->ISR;
 800a79e:	6834      	ldr	r4, [r6, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800a7a0:	409a      	lsls	r2, r3
 800a7a2:	4222      	tst	r2, r4
 800a7a4:	d004      	beq.n	800a7b0 <HAL_DMA_IRQHandler+0x28>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800a7a6:	6801      	ldr	r1, [r0, #0]
 800a7a8:	680f      	ldr	r7, [r1, #0]
 800a7aa:	0778      	lsls	r0, r7, #29
 800a7ac:	f100 80ab 	bmi.w	800a906 <HAL_DMA_IRQHandler+0x17e>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800a7b0:	2201      	movs	r2, #1
 800a7b2:	409a      	lsls	r2, r3
 800a7b4:	4222      	tst	r2, r4
 800a7b6:	d005      	beq.n	800a7c4 <HAL_DMA_IRQHandler+0x3c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800a7b8:	f8d8 1000 	ldr.w	r1, [r8]
 800a7bc:	6949      	ldr	r1, [r1, #20]
 800a7be:	0609      	lsls	r1, r1, #24
 800a7c0:	f100 8099 	bmi.w	800a8f6 <HAL_DMA_IRQHandler+0x16e>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800a7c4:	2204      	movs	r2, #4
 800a7c6:	409a      	lsls	r2, r3
 800a7c8:	4222      	tst	r2, r4
 800a7ca:	d005      	beq.n	800a7d8 <HAL_DMA_IRQHandler+0x50>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800a7cc:	f8d8 1000 	ldr.w	r1, [r8]
 800a7d0:	6809      	ldr	r1, [r1, #0]
 800a7d2:	078f      	lsls	r7, r1, #30
 800a7d4:	f100 8087 	bmi.w	800a8e6 <HAL_DMA_IRQHandler+0x15e>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800a7d8:	2210      	movs	r2, #16
 800a7da:	409a      	lsls	r2, r3
 800a7dc:	4222      	tst	r2, r4
 800a7de:	d004      	beq.n	800a7ea <HAL_DMA_IRQHandler+0x62>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800a7e0:	f8d8 1000 	ldr.w	r1, [r8]
 800a7e4:	680f      	ldr	r7, [r1, #0]
 800a7e6:	0738      	lsls	r0, r7, #28
 800a7e8:	d468      	bmi.n	800a8bc <HAL_DMA_IRQHandler+0x134>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800a7ea:	2220      	movs	r2, #32
 800a7ec:	409a      	lsls	r2, r3
 800a7ee:	4222      	tst	r2, r4
 800a7f0:	d017      	beq.n	800a822 <HAL_DMA_IRQHandler+0x9a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800a7f2:	f8d8 1000 	ldr.w	r1, [r8]
 800a7f6:	680c      	ldr	r4, [r1, #0]
 800a7f8:	06e0      	lsls	r0, r4, #27
 800a7fa:	d512      	bpl.n	800a822 <HAL_DMA_IRQHandler+0x9a>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800a7fc:	60b2      	str	r2, [r6, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800a7fe:	f898 2035 	ldrb.w	r2, [r8, #53]	; 0x35
 800a802:	2a05      	cmp	r2, #5
 800a804:	d039      	beq.n	800a87a <HAL_DMA_IRQHandler+0xf2>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a806:	680b      	ldr	r3, [r1, #0]
 800a808:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a80c:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a80e:	f000 808d 	beq.w	800a92c <HAL_DMA_IRQHandler+0x1a4>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a812:	0319      	lsls	r1, r3, #12
 800a814:	f140 8098 	bpl.w	800a948 <HAL_DMA_IRQHandler+0x1c0>
        if(hdma->XferCpltCallback != NULL)
 800a818:	f8d8 303c 	ldr.w	r3, [r8, #60]	; 0x3c
 800a81c:	b10b      	cbz	r3, 800a822 <HAL_DMA_IRQHandler+0x9a>
          hdma->XferCpltCallback(hdma);
 800a81e:	4640      	mov	r0, r8
 800a820:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800a822:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 800a826:	2b00      	cmp	r3, #0
 800a828:	d045      	beq.n	800a8b6 <HAL_DMA_IRQHandler+0x12e>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800a82a:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 800a82e:	07da      	lsls	r2, r3, #31
 800a830:	d51b      	bpl.n	800a86a <HAL_DMA_IRQHandler+0xe2>
      __HAL_DMA_DISABLE(hdma);
 800a832:	f8d8 2000 	ldr.w	r2, [r8]
      hdma->State = HAL_DMA_STATE_ABORT;
 800a836:	2305      	movs	r3, #5
  uint32_t timeout = SystemCoreClock / 9600;
 800a838:	494a      	ldr	r1, [pc, #296]	; (800a964 <HAL_DMA_IRQHandler+0x1dc>)
      hdma->State = HAL_DMA_STATE_ABORT;
 800a83a:	f888 3035 	strb.w	r3, [r8, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 800a83e:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600;
 800a840:	fba1 1505 	umull	r1, r5, r1, r5
      __HAL_DMA_DISABLE(hdma);
 800a844:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600;
 800a848:	0aad      	lsrs	r5, r5, #10
      __HAL_DMA_DISABLE(hdma);
 800a84a:	6013      	str	r3, [r2, #0]
 800a84c:	e002      	b.n	800a854 <HAL_DMA_IRQHandler+0xcc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800a84e:	6813      	ldr	r3, [r2, #0]
 800a850:	07db      	lsls	r3, r3, #31
 800a852:	d504      	bpl.n	800a85e <HAL_DMA_IRQHandler+0xd6>
        if (++count > timeout)
 800a854:	9b01      	ldr	r3, [sp, #4]
 800a856:	3301      	adds	r3, #1
 800a858:	42ab      	cmp	r3, r5
 800a85a:	9301      	str	r3, [sp, #4]
 800a85c:	d9f7      	bls.n	800a84e <HAL_DMA_IRQHandler+0xc6>
      hdma->State = HAL_DMA_STATE_READY;
 800a85e:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 800a860:	2300      	movs	r3, #0
      hdma->State = HAL_DMA_STATE_READY;
 800a862:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 800a866:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 800a86a:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 800a86e:	b313      	cbz	r3, 800a8b6 <HAL_DMA_IRQHandler+0x12e>
      hdma->XferErrorCallback(hdma);
 800a870:	4640      	mov	r0, r8
}
 800a872:	b002      	add	sp, #8
 800a874:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      hdma->XferErrorCallback(hdma);
 800a878:	4718      	bx	r3
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a87a:	680a      	ldr	r2, [r1, #0]
 800a87c:	f022 0216 	bic.w	r2, r2, #22
 800a880:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800a882:	694a      	ldr	r2, [r1, #20]
 800a884:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a888:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a88a:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 800a88e:	2a00      	cmp	r2, #0
 800a890:	d060      	beq.n	800a954 <HAL_DMA_IRQHandler+0x1cc>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a892:	680a      	ldr	r2, [r1, #0]
 800a894:	f022 0208 	bic.w	r2, r2, #8
 800a898:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a89a:	223f      	movs	r2, #63	; 0x3f
        hdma->State = HAL_DMA_STATE_READY;
 800a89c:	2101      	movs	r1, #1
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a89e:	fa02 f303 	lsl.w	r3, r2, r3
        __HAL_UNLOCK(hdma);
 800a8a2:	2200      	movs	r2, #0
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a8a4:	60b3      	str	r3, [r6, #8]
        if(hdma->XferAbortCallback != NULL)
 800a8a6:	f8d8 3050 	ldr.w	r3, [r8, #80]	; 0x50
        hdma->State = HAL_DMA_STATE_READY;
 800a8aa:	f888 1035 	strb.w	r1, [r8, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 800a8ae:	f888 2034 	strb.w	r2, [r8, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d1dc      	bne.n	800a870 <HAL_DMA_IRQHandler+0xe8>
}
 800a8b6:	b002      	add	sp, #8
 800a8b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800a8bc:	60b2      	str	r2, [r6, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a8be:	680a      	ldr	r2, [r1, #0]
 800a8c0:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a8c4:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a8c6:	d12a      	bne.n	800a91e <HAL_DMA_IRQHandler+0x196>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a8c8:	05d7      	lsls	r7, r2, #23
 800a8ca:	d403      	bmi.n	800a8d4 <HAL_DMA_IRQHandler+0x14c>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a8cc:	680a      	ldr	r2, [r1, #0]
 800a8ce:	f022 0208 	bic.w	r2, r2, #8
 800a8d2:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 800a8d4:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 800a8d8:	2a00      	cmp	r2, #0
 800a8da:	d086      	beq.n	800a7ea <HAL_DMA_IRQHandler+0x62>
          hdma->XferHalfCpltCallback(hdma);
 800a8dc:	4640      	mov	r0, r8
 800a8de:	4790      	blx	r2
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800a8e0:	f8d8 305c 	ldr.w	r3, [r8, #92]	; 0x5c
 800a8e4:	e781      	b.n	800a7ea <HAL_DMA_IRQHandler+0x62>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800a8e6:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a8e8:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 800a8ec:	f042 0204 	orr.w	r2, r2, #4
 800a8f0:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 800a8f4:	e770      	b.n	800a7d8 <HAL_DMA_IRQHandler+0x50>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800a8f6:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a8f8:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 800a8fc:	f042 0202 	orr.w	r2, r2, #2
 800a900:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 800a904:	e75e      	b.n	800a7c4 <HAL_DMA_IRQHandler+0x3c>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800a906:	680f      	ldr	r7, [r1, #0]
 800a908:	f027 0704 	bic.w	r7, r7, #4
 800a90c:	600f      	str	r7, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800a90e:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a910:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 800a914:	f042 0201 	orr.w	r2, r2, #1
 800a918:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 800a91c:	e748      	b.n	800a7b0 <HAL_DMA_IRQHandler+0x28>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a91e:	0312      	lsls	r2, r2, #12
 800a920:	d5d8      	bpl.n	800a8d4 <HAL_DMA_IRQHandler+0x14c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a922:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 800a926:	2a00      	cmp	r2, #0
 800a928:	d1d8      	bne.n	800a8dc <HAL_DMA_IRQHandler+0x154>
 800a92a:	e75e      	b.n	800a7ea <HAL_DMA_IRQHandler+0x62>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a92c:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 800a930:	f47f af72 	bne.w	800a818 <HAL_DMA_IRQHandler+0x90>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800a934:	680a      	ldr	r2, [r1, #0]
 800a936:	f022 0210 	bic.w	r2, r2, #16
 800a93a:	600a      	str	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800a93c:	2201      	movs	r2, #1
          __HAL_UNLOCK(hdma);
 800a93e:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 800a942:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 800a946:	e767      	b.n	800a818 <HAL_DMA_IRQHandler+0x90>
          if(hdma->XferM1CpltCallback != NULL)
 800a948:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	f47f af66 	bne.w	800a81e <HAL_DMA_IRQHandler+0x96>
 800a952:	e766      	b.n	800a822 <HAL_DMA_IRQHandler+0x9a>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a954:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 800a958:	2a00      	cmp	r2, #0
 800a95a:	d19a      	bne.n	800a892 <HAL_DMA_IRQHandler+0x10a>
 800a95c:	e79d      	b.n	800a89a <HAL_DMA_IRQHandler+0x112>
 800a95e:	bf00      	nop
 800a960:	200002b8 	.word	0x200002b8
 800a964:	1b4e81b5 	.word	0x1b4e81b5

0800a968 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 800a968:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 800a96a:	4770      	bx	lr

0800a96c <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 800a96c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a970:	9f08      	ldr	r7, [sp, #32]
 800a972:	4604      	mov	r4, r0
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800a974:	f64f 70fe 	movw	r0, #65534	; 0xfffe
{
 800a978:	4688      	mov	r8, r1
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800a97a:	1e7d      	subs	r5, r7, #1
{
 800a97c:	4691      	mov	r9, r2
 800a97e:	461e      	mov	r6, r3
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800a980:	4285      	cmp	r5, r0
 800a982:	d85f      	bhi.n	800aa44 <HAL_DMAEx_MultiBufferStart_IT+0xd8>
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800a984:	68a0      	ldr	r0, [r4, #8]
 800a986:	2880      	cmp	r0, #128	; 0x80
 800a988:	d063      	beq.n	800aa52 <HAL_DMAEx_MultiBufferStart_IT+0xe6>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
    return HAL_ERROR;
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800a98a:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 800a98e:	2b01      	cmp	r3, #1
 800a990:	f000 8090 	beq.w	800aab4 <HAL_DMAEx_MultiBufferStart_IT+0x148>
 800a994:	2301      	movs	r3, #1
 800a996:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800a99a:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800a99e:	2b01      	cmp	r3, #1
 800a9a0:	d005      	beq.n	800a9ae <HAL_DMAEx_MultiBufferStart_IT+0x42>
    __HAL_DMA_ENABLE(hdma); 
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800a9a2:	2300      	movs	r3, #0
    
    /* Return error status */
    status = HAL_BUSY;
 800a9a4:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);	  
 800a9a6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  }  
  return status; 
}
 800a9aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 800a9ae:	2302      	movs	r3, #2
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 800a9b0:	6825      	ldr	r5, [r4, #0]
{
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a9b2:	2840      	cmp	r0, #64	; 0x40
    hdma->State = HAL_DMA_STATE_BUSY;
 800a9b4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a9b8:	f04f 0300 	mov.w	r3, #0
 800a9bc:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 800a9be:	682b      	ldr	r3, [r5, #0]
 800a9c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a9c4:	602b      	str	r3, [r5, #0]
    hdma->Instance->M1AR = SecondMemAddress;
 800a9c6:	612e      	str	r6, [r5, #16]
  hdma->Instance->NDTR = DataLength;
 800a9c8:	606f      	str	r7, [r5, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a9ca:	d06a      	beq.n	800aaa2 <HAL_DMAEx_MultiBufferStart_IT+0x136>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 800a9cc:	f8c5 8008 	str.w	r8, [r5, #8]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 800a9d0:	f8c5 900c 	str.w	r9, [r5, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800a9d4:	4b93      	ldr	r3, [pc, #588]	; (800ac24 <HAL_DMAEx_MultiBufferStart_IT+0x2b8>)
 800a9d6:	429d      	cmp	r5, r3
 800a9d8:	d941      	bls.n	800aa5e <HAL_DMAEx_MultiBufferStart_IT+0xf2>
 800a9da:	3b48      	subs	r3, #72	; 0x48
 800a9dc:	4992      	ldr	r1, [pc, #584]	; (800ac28 <HAL_DMAEx_MultiBufferStart_IT+0x2bc>)
 800a9de:	4a93      	ldr	r2, [pc, #588]	; (800ac2c <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 800a9e0:	429d      	cmp	r5, r3
 800a9e2:	bf18      	it	ne
 800a9e4:	428d      	cmpne	r5, r1
 800a9e6:	bf14      	ite	ne
 800a9e8:	2301      	movne	r3, #1
 800a9ea:	2300      	moveq	r3, #0
 800a9ec:	4295      	cmp	r5, r2
 800a9ee:	bf0c      	ite	eq
 800a9f0:	2300      	moveq	r3, #0
 800a9f2:	f003 0301 	andne.w	r3, r3, #1
 800a9f6:	b11b      	cbz	r3, 800aa00 <HAL_DMAEx_MultiBufferStart_IT+0x94>
 800a9f8:	4b8d      	ldr	r3, [pc, #564]	; (800ac30 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 800a9fa:	429d      	cmp	r5, r3
 800a9fc:	f040 812e 	bne.w	800ac5c <HAL_DMAEx_MultiBufferStart_IT+0x2f0>
 800aa00:	4b8c      	ldr	r3, [pc, #560]	; (800ac34 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 800aa02:	2120      	movs	r1, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800aa04:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800aa06:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800aa08:	2108      	movs	r1, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800aa0a:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800aa0c:	2204      	movs	r2, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800aa0e:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800aa10:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800aa12:	2201      	movs	r2, #1
 800aa14:	4b87      	ldr	r3, [pc, #540]	; (800ac34 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 800aa16:	60da      	str	r2, [r3, #12]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800aa18:	682b      	ldr	r3, [r5, #0]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800aa1a:	6c22      	ldr	r2, [r4, #64]	; 0x40
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800aa1c:	f043 0316 	orr.w	r3, r3, #22
 800aa20:	602b      	str	r3, [r5, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800aa22:	696b      	ldr	r3, [r5, #20]
 800aa24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa28:	616b      	str	r3, [r5, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800aa2a:	2a00      	cmp	r2, #0
 800aa2c:	d03e      	beq.n	800aaac <HAL_DMAEx_MultiBufferStart_IT+0x140>
      hdma->Instance->CR  |= DMA_IT_HT;
 800aa2e:	682b      	ldr	r3, [r5, #0]
 800aa30:	f043 0308 	orr.w	r3, r3, #8
 800aa34:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma); 
 800aa36:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800aa38:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma); 
 800aa3a:	f043 0301 	orr.w	r3, r3, #1
 800aa3e:	602b      	str	r3, [r5, #0]
}
 800aa40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800aa44:	487c      	ldr	r0, [pc, #496]	; (800ac38 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>)
 800aa46:	21a1      	movs	r1, #161	; 0xa1
 800aa48:	f7fa fecc 	bl	80057e4 <assert_failed>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800aa4c:	68a0      	ldr	r0, [r4, #8]
 800aa4e:	2880      	cmp	r0, #128	; 0x80
 800aa50:	d19b      	bne.n	800a98a <HAL_DMAEx_MultiBufferStart_IT+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 800aa52:	f44f 7380 	mov.w	r3, #256	; 0x100
    return HAL_ERROR;
 800aa56:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 800aa58:	6563      	str	r3, [r4, #84]	; 0x54
}
 800aa5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800aa5e:	4b77      	ldr	r3, [pc, #476]	; (800ac3c <HAL_DMAEx_MultiBufferStart_IT+0x2d0>)
 800aa60:	429d      	cmp	r5, r3
 800aa62:	d929      	bls.n	800aab8 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 800aa64:	3ba8      	subs	r3, #168	; 0xa8
 800aa66:	4976      	ldr	r1, [pc, #472]	; (800ac40 <HAL_DMAEx_MultiBufferStart_IT+0x2d4>)
 800aa68:	4a70      	ldr	r2, [pc, #448]	; (800ac2c <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 800aa6a:	429d      	cmp	r5, r3
 800aa6c:	bf18      	it	ne
 800aa6e:	428d      	cmpne	r5, r1
 800aa70:	bf14      	ite	ne
 800aa72:	2301      	movne	r3, #1
 800aa74:	2300      	moveq	r3, #0
 800aa76:	4295      	cmp	r5, r2
 800aa78:	bf0c      	ite	eq
 800aa7a:	2300      	moveq	r3, #0
 800aa7c:	f003 0301 	andne.w	r3, r3, #1
 800aa80:	b113      	cbz	r3, 800aa88 <HAL_DMAEx_MultiBufferStart_IT+0x11c>
 800aa82:	4b6b      	ldr	r3, [pc, #428]	; (800ac30 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 800aa84:	429d      	cmp	r5, r3
 800aa86:	d15a      	bne.n	800ab3e <HAL_DMAEx_MultiBufferStart_IT+0x1d2>
 800aa88:	4b6a      	ldr	r3, [pc, #424]	; (800ac34 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 800aa8a:	2120      	movs	r1, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800aa8c:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800aa8e:	6099      	str	r1, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800aa90:	2108      	movs	r1, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800aa92:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800aa94:	2204      	movs	r2, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800aa96:	6099      	str	r1, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800aa98:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800aa9a:	2301      	movs	r3, #1
 800aa9c:	4a65      	ldr	r2, [pc, #404]	; (800ac34 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 800aa9e:	6093      	str	r3, [r2, #8]
 800aaa0:	e7ba      	b.n	800aa18 <HAL_DMAEx_MultiBufferStart_IT+0xac>
    hdma->Instance->PAR = DstAddress;
 800aaa2:	f8c5 9008 	str.w	r9, [r5, #8]
    hdma->Instance->M0AR = SrcAddress;
 800aaa6:	f8c5 800c 	str.w	r8, [r5, #12]
 800aaaa:	e793      	b.n	800a9d4 <HAL_DMAEx_MultiBufferStart_IT+0x68>
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800aaac:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d1bd      	bne.n	800aa2e <HAL_DMAEx_MultiBufferStart_IT+0xc2>
 800aab2:	e7c0      	b.n	800aa36 <HAL_DMAEx_MultiBufferStart_IT+0xca>
  __HAL_LOCK(hdma);
 800aab4:	2002      	movs	r0, #2
 800aab6:	e778      	b.n	800a9aa <HAL_DMAEx_MultiBufferStart_IT+0x3e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800aab8:	4b62      	ldr	r3, [pc, #392]	; (800ac44 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>)
 800aaba:	429d      	cmp	r5, r3
 800aabc:	d91f      	bls.n	800aafe <HAL_DMAEx_MultiBufferStart_IT+0x192>
 800aabe:	3b48      	subs	r3, #72	; 0x48
 800aac0:	495f      	ldr	r1, [pc, #380]	; (800ac40 <HAL_DMAEx_MultiBufferStart_IT+0x2d4>)
 800aac2:	4a5a      	ldr	r2, [pc, #360]	; (800ac2c <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 800aac4:	429d      	cmp	r5, r3
 800aac6:	bf18      	it	ne
 800aac8:	428d      	cmpne	r5, r1
 800aaca:	bf14      	ite	ne
 800aacc:	2301      	movne	r3, #1
 800aace:	2300      	moveq	r3, #0
 800aad0:	4295      	cmp	r5, r2
 800aad2:	bf0c      	ite	eq
 800aad4:	2300      	moveq	r3, #0
 800aad6:	f003 0301 	andne.w	r3, r3, #1
 800aada:	b11b      	cbz	r3, 800aae4 <HAL_DMAEx_MultiBufferStart_IT+0x178>
 800aadc:	4b54      	ldr	r3, [pc, #336]	; (800ac30 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 800aade:	429d      	cmp	r5, r3
 800aae0:	f040 8152 	bne.w	800ad88 <HAL_DMAEx_MultiBufferStart_IT+0x41c>
 800aae4:	4b58      	ldr	r3, [pc, #352]	; (800ac48 <HAL_DMAEx_MultiBufferStart_IT+0x2dc>)
 800aae6:	2120      	movs	r1, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800aae8:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800aaea:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800aaec:	2108      	movs	r1, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800aaee:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800aaf0:	2204      	movs	r2, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800aaf2:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800aaf4:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800aaf6:	2301      	movs	r3, #1
 800aaf8:	4a53      	ldr	r2, [pc, #332]	; (800ac48 <HAL_DMAEx_MultiBufferStart_IT+0x2dc>)
 800aafa:	60d3      	str	r3, [r2, #12]
 800aafc:	e78c      	b.n	800aa18 <HAL_DMAEx_MultiBufferStart_IT+0xac>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800aafe:	4b50      	ldr	r3, [pc, #320]	; (800ac40 <HAL_DMAEx_MultiBufferStart_IT+0x2d4>)
 800ab00:	4949      	ldr	r1, [pc, #292]	; (800ac28 <HAL_DMAEx_MultiBufferStart_IT+0x2bc>)
 800ab02:	4a4a      	ldr	r2, [pc, #296]	; (800ac2c <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 800ab04:	429d      	cmp	r5, r3
 800ab06:	bf18      	it	ne
 800ab08:	428d      	cmpne	r5, r1
 800ab0a:	bf14      	ite	ne
 800ab0c:	2301      	movne	r3, #1
 800ab0e:	2300      	moveq	r3, #0
 800ab10:	4295      	cmp	r5, r2
 800ab12:	bf0c      	ite	eq
 800ab14:	2300      	moveq	r3, #0
 800ab16:	f003 0301 	andne.w	r3, r3, #1
 800ab1a:	b11b      	cbz	r3, 800ab24 <HAL_DMAEx_MultiBufferStart_IT+0x1b8>
 800ab1c:	4b44      	ldr	r3, [pc, #272]	; (800ac30 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 800ab1e:	429d      	cmp	r5, r3
 800ab20:	f040 80be 	bne.w	800aca0 <HAL_DMAEx_MultiBufferStart_IT+0x334>
 800ab24:	4b48      	ldr	r3, [pc, #288]	; (800ac48 <HAL_DMAEx_MultiBufferStart_IT+0x2dc>)
 800ab26:	2120      	movs	r1, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800ab28:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800ab2a:	6099      	str	r1, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800ab2c:	2108      	movs	r1, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800ab2e:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800ab30:	2204      	movs	r2, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800ab32:	6099      	str	r1, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800ab34:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800ab36:	2301      	movs	r3, #1
 800ab38:	4a43      	ldr	r2, [pc, #268]	; (800ac48 <HAL_DMAEx_MultiBufferStart_IT+0x2dc>)
 800ab3a:	6093      	str	r3, [r2, #8]
 800ab3c:	e76c      	b.n	800aa18 <HAL_DMAEx_MultiBufferStart_IT+0xac>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800ab3e:	3b48      	subs	r3, #72	; 0x48
 800ab40:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 800ab44:	3218      	adds	r2, #24
 800ab46:	429d      	cmp	r5, r3
 800ab48:	bf18      	it	ne
 800ab4a:	428d      	cmpne	r5, r1
 800ab4c:	bf14      	ite	ne
 800ab4e:	2301      	movne	r3, #1
 800ab50:	2300      	moveq	r3, #0
 800ab52:	4295      	cmp	r5, r2
 800ab54:	bf0c      	ite	eq
 800ab56:	2300      	moveq	r3, #0
 800ab58:	f003 0301 	andne.w	r3, r3, #1
 800ab5c:	b11b      	cbz	r3, 800ab66 <HAL_DMAEx_MultiBufferStart_IT+0x1fa>
 800ab5e:	4b3b      	ldr	r3, [pc, #236]	; (800ac4c <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 800ab60:	429d      	cmp	r5, r3
 800ab62:	f040 8210 	bne.w	800af86 <HAL_DMAEx_MultiBufferStart_IT+0x61a>
 800ab66:	f44f 6100 	mov.w	r1, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800ab6a:	4b39      	ldr	r3, [pc, #228]	; (800ac50 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 800ab6c:	4839      	ldr	r0, [pc, #228]	; (800ac54 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800ab6e:	4a31      	ldr	r2, [pc, #196]	; (800ac34 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800ab70:	429d      	cmp	r5, r3
 800ab72:	bf18      	it	ne
 800ab74:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800ab76:	6091      	str	r1, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800ab78:	f5a2 725e 	sub.w	r2, r2, #888	; 0x378
 800ab7c:	bf14      	ite	ne
 800ab7e:	2301      	movne	r3, #1
 800ab80:	2300      	moveq	r3, #0
 800ab82:	4295      	cmp	r5, r2
 800ab84:	bf0c      	ite	eq
 800ab86:	2300      	moveq	r3, #0
 800ab88:	f003 0301 	andne.w	r3, r3, #1
 800ab8c:	b11b      	cbz	r3, 800ab96 <HAL_DMAEx_MultiBufferStart_IT+0x22a>
 800ab8e:	4b2f      	ldr	r3, [pc, #188]	; (800ac4c <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 800ab90:	429d      	cmp	r5, r3
 800ab92:	f040 8212 	bne.w	800afba <HAL_DMAEx_MultiBufferStart_IT+0x64e>
 800ab96:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800ab9a:	4b2d      	ldr	r3, [pc, #180]	; (800ac50 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 800ab9c:	482d      	ldr	r0, [pc, #180]	; (800ac54 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800ab9e:	4925      	ldr	r1, [pc, #148]	; (800ac34 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800aba0:	429d      	cmp	r5, r3
 800aba2:	bf18      	it	ne
 800aba4:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800aba6:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800aba8:	bf14      	ite	ne
 800abaa:	2301      	movne	r3, #1
 800abac:	2300      	moveq	r3, #0
 800abae:	4a2a      	ldr	r2, [pc, #168]	; (800ac58 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 800abb0:	4295      	cmp	r5, r2
 800abb2:	bf0c      	ite	eq
 800abb4:	2300      	moveq	r3, #0
 800abb6:	f003 0301 	andne.w	r3, r3, #1
 800abba:	b11b      	cbz	r3, 800abc4 <HAL_DMAEx_MultiBufferStart_IT+0x258>
 800abbc:	4b23      	ldr	r3, [pc, #140]	; (800ac4c <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 800abbe:	429d      	cmp	r5, r3
 800abc0:	f040 822b 	bne.w	800b01a <HAL_DMAEx_MultiBufferStart_IT+0x6ae>
 800abc4:	f44f 7200 	mov.w	r2, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800abc8:	4b22      	ldr	r3, [pc, #136]	; (800ac54 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 800abca:	4821      	ldr	r0, [pc, #132]	; (800ac50 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800abcc:	4919      	ldr	r1, [pc, #100]	; (800ac34 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800abce:	429d      	cmp	r5, r3
 800abd0:	bf18      	it	ne
 800abd2:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800abd4:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800abd6:	bf14      	ite	ne
 800abd8:	2301      	movne	r3, #1
 800abda:	2300      	moveq	r3, #0
 800abdc:	4a1e      	ldr	r2, [pc, #120]	; (800ac58 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 800abde:	4295      	cmp	r5, r2
 800abe0:	bf0c      	ite	eq
 800abe2:	2300      	moveq	r3, #0
 800abe4:	f003 0301 	andne.w	r3, r3, #1
 800abe8:	b11b      	cbz	r3, 800abf2 <HAL_DMAEx_MultiBufferStart_IT+0x286>
 800abea:	4b18      	ldr	r3, [pc, #96]	; (800ac4c <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 800abec:	429d      	cmp	r5, r3
 800abee:	f040 81fc 	bne.w	800afea <HAL_DMAEx_MultiBufferStart_IT+0x67e>
 800abf2:	f44f 7280 	mov.w	r2, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800abf6:	4b17      	ldr	r3, [pc, #92]	; (800ac54 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 800abf8:	4815      	ldr	r0, [pc, #84]	; (800ac50 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800abfa:	490e      	ldr	r1, [pc, #56]	; (800ac34 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800abfc:	429d      	cmp	r5, r3
 800abfe:	bf18      	it	ne
 800ac00:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800ac02:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800ac04:	bf14      	ite	ne
 800ac06:	2301      	movne	r3, #1
 800ac08:	2300      	moveq	r3, #0
 800ac0a:	4a13      	ldr	r2, [pc, #76]	; (800ac58 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 800ac0c:	4295      	cmp	r5, r2
 800ac0e:	bf0c      	ite	eq
 800ac10:	2300      	moveq	r3, #0
 800ac12:	f003 0301 	andne.w	r3, r3, #1
 800ac16:	b11b      	cbz	r3, 800ac20 <HAL_DMAEx_MultiBufferStart_IT+0x2b4>
 800ac18:	4b0c      	ldr	r3, [pc, #48]	; (800ac4c <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 800ac1a:	429d      	cmp	r5, r3
 800ac1c:	f040 8215 	bne.w	800b04a <HAL_DMAEx_MultiBufferStart_IT+0x6de>
 800ac20:	2340      	movs	r3, #64	; 0x40
 800ac22:	e73b      	b.n	800aa9c <HAL_DMAEx_MultiBufferStart_IT+0x130>
 800ac24:	40026458 	.word	0x40026458
 800ac28:	40026010 	.word	0x40026010
 800ac2c:	40026070 	.word	0x40026070
 800ac30:	40026470 	.word	0x40026470
 800ac34:	40026400 	.word	0x40026400
 800ac38:	0802e19c 	.word	0x0802e19c
 800ac3c:	400260b8 	.word	0x400260b8
 800ac40:	40026410 	.word	0x40026410
 800ac44:	40026058 	.word	0x40026058
 800ac48:	40026000 	.word	0x40026000
 800ac4c:	40026488 	.word	0x40026488
 800ac50:	40026028 	.word	0x40026028
 800ac54:	40026428 	.word	0x40026428
 800ac58:	40026088 	.word	0x40026088
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800ac5c:	3b48      	subs	r3, #72	; 0x48
 800ac5e:	3118      	adds	r1, #24
 800ac60:	3218      	adds	r2, #24
 800ac62:	429d      	cmp	r5, r3
 800ac64:	bf18      	it	ne
 800ac66:	428d      	cmpne	r5, r1
 800ac68:	bf14      	ite	ne
 800ac6a:	2301      	movne	r3, #1
 800ac6c:	2300      	moveq	r3, #0
 800ac6e:	4295      	cmp	r5, r2
 800ac70:	bf0c      	ite	eq
 800ac72:	2300      	moveq	r3, #0
 800ac74:	f003 0301 	andne.w	r3, r3, #1
 800ac78:	b11b      	cbz	r3, 800ac82 <HAL_DMAEx_MultiBufferStart_IT+0x316>
 800ac7a:	4b7d      	ldr	r3, [pc, #500]	; (800ae70 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 800ac7c:	429d      	cmp	r5, r3
 800ac7e:	f040 8103 	bne.w	800ae88 <HAL_DMAEx_MultiBufferStart_IT+0x51c>
 800ac82:	4b7c      	ldr	r3, [pc, #496]	; (800ae74 <HAL_DMAEx_MultiBufferStart_IT+0x508>)
 800ac84:	f44f 6100 	mov.w	r1, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800ac88:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800ac8c:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800ac8e:	f44f 7100 	mov.w	r1, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800ac92:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800ac94:	f44f 7280 	mov.w	r2, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800ac98:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800ac9a:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800ac9c:	2240      	movs	r2, #64	; 0x40
 800ac9e:	e6b9      	b.n	800aa14 <HAL_DMAEx_MultiBufferStart_IT+0xa8>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800aca0:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 800aca4:	f501 6183 	add.w	r1, r1, #1048	; 0x418
 800aca8:	3218      	adds	r2, #24
 800acaa:	429d      	cmp	r5, r3
 800acac:	bf18      	it	ne
 800acae:	428d      	cmpne	r5, r1
 800acb0:	bf14      	ite	ne
 800acb2:	2301      	movne	r3, #1
 800acb4:	2300      	moveq	r3, #0
 800acb6:	4295      	cmp	r5, r2
 800acb8:	bf0c      	ite	eq
 800acba:	2300      	moveq	r3, #0
 800acbc:	f003 0301 	andne.w	r3, r3, #1
 800acc0:	b11b      	cbz	r3, 800acca <HAL_DMAEx_MultiBufferStart_IT+0x35e>
 800acc2:	4b6b      	ldr	r3, [pc, #428]	; (800ae70 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 800acc4:	429d      	cmp	r5, r3
 800acc6:	f040 81d8 	bne.w	800b07a <HAL_DMAEx_MultiBufferStart_IT+0x70e>
 800acca:	f44f 6100 	mov.w	r1, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800acce:	4b6a      	ldr	r3, [pc, #424]	; (800ae78 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
 800acd0:	486a      	ldr	r0, [pc, #424]	; (800ae7c <HAL_DMAEx_MultiBufferStart_IT+0x510>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800acd2:	4a6b      	ldr	r2, [pc, #428]	; (800ae80 <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800acd4:	429d      	cmp	r5, r3
 800acd6:	bf18      	it	ne
 800acd8:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800acda:	6091      	str	r1, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800acdc:	f102 0288 	add.w	r2, r2, #136	; 0x88
 800ace0:	bf14      	ite	ne
 800ace2:	2301      	movne	r3, #1
 800ace4:	2300      	moveq	r3, #0
 800ace6:	4295      	cmp	r5, r2
 800ace8:	bf0c      	ite	eq
 800acea:	2300      	moveq	r3, #0
 800acec:	f003 0301 	andne.w	r3, r3, #1
 800acf0:	b11b      	cbz	r3, 800acfa <HAL_DMAEx_MultiBufferStart_IT+0x38e>
 800acf2:	4b5f      	ldr	r3, [pc, #380]	; (800ae70 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 800acf4:	429d      	cmp	r5, r3
 800acf6:	f040 81d9 	bne.w	800b0ac <HAL_DMAEx_MultiBufferStart_IT+0x740>
 800acfa:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800acfe:	4b5e      	ldr	r3, [pc, #376]	; (800ae78 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
 800ad00:	485e      	ldr	r0, [pc, #376]	; (800ae7c <HAL_DMAEx_MultiBufferStart_IT+0x510>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800ad02:	495f      	ldr	r1, [pc, #380]	; (800ae80 <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800ad04:	429d      	cmp	r5, r3
 800ad06:	bf18      	it	ne
 800ad08:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800ad0a:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800ad0c:	bf14      	ite	ne
 800ad0e:	2301      	movne	r3, #1
 800ad10:	2300      	moveq	r3, #0
 800ad12:	4a5c      	ldr	r2, [pc, #368]	; (800ae84 <HAL_DMAEx_MultiBufferStart_IT+0x518>)
 800ad14:	4295      	cmp	r5, r2
 800ad16:	bf0c      	ite	eq
 800ad18:	2300      	moveq	r3, #0
 800ad1a:	f003 0301 	andne.w	r3, r3, #1
 800ad1e:	b11b      	cbz	r3, 800ad28 <HAL_DMAEx_MultiBufferStart_IT+0x3bc>
 800ad20:	4b53      	ldr	r3, [pc, #332]	; (800ae70 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 800ad22:	429d      	cmp	r5, r3
 800ad24:	f040 822c 	bne.w	800b180 <HAL_DMAEx_MultiBufferStart_IT+0x814>
 800ad28:	f44f 7200 	mov.w	r2, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800ad2c:	4b53      	ldr	r3, [pc, #332]	; (800ae7c <HAL_DMAEx_MultiBufferStart_IT+0x510>)
 800ad2e:	4852      	ldr	r0, [pc, #328]	; (800ae78 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800ad30:	4953      	ldr	r1, [pc, #332]	; (800ae80 <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800ad32:	429d      	cmp	r5, r3
 800ad34:	bf18      	it	ne
 800ad36:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800ad38:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800ad3a:	bf14      	ite	ne
 800ad3c:	2301      	movne	r3, #1
 800ad3e:	2300      	moveq	r3, #0
 800ad40:	4a50      	ldr	r2, [pc, #320]	; (800ae84 <HAL_DMAEx_MultiBufferStart_IT+0x518>)
 800ad42:	4295      	cmp	r5, r2
 800ad44:	bf0c      	ite	eq
 800ad46:	2300      	moveq	r3, #0
 800ad48:	f003 0301 	andne.w	r3, r3, #1
 800ad4c:	b11b      	cbz	r3, 800ad56 <HAL_DMAEx_MultiBufferStart_IT+0x3ea>
 800ad4e:	4b48      	ldr	r3, [pc, #288]	; (800ae70 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 800ad50:	429d      	cmp	r5, r3
 800ad52:	f040 81db 	bne.w	800b10c <HAL_DMAEx_MultiBufferStart_IT+0x7a0>
 800ad56:	f44f 7280 	mov.w	r2, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800ad5a:	4b47      	ldr	r3, [pc, #284]	; (800ae78 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
 800ad5c:	4847      	ldr	r0, [pc, #284]	; (800ae7c <HAL_DMAEx_MultiBufferStart_IT+0x510>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800ad5e:	4948      	ldr	r1, [pc, #288]	; (800ae80 <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800ad60:	429d      	cmp	r5, r3
 800ad62:	bf18      	it	ne
 800ad64:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800ad66:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800ad68:	bf14      	ite	ne
 800ad6a:	2301      	movne	r3, #1
 800ad6c:	2300      	moveq	r3, #0
 800ad6e:	4a45      	ldr	r2, [pc, #276]	; (800ae84 <HAL_DMAEx_MultiBufferStart_IT+0x518>)
 800ad70:	4295      	cmp	r5, r2
 800ad72:	bf0c      	ite	eq
 800ad74:	2300      	moveq	r3, #0
 800ad76:	f003 0301 	andne.w	r3, r3, #1
 800ad7a:	b11b      	cbz	r3, 800ad84 <HAL_DMAEx_MultiBufferStart_IT+0x418>
 800ad7c:	4b3c      	ldr	r3, [pc, #240]	; (800ae70 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 800ad7e:	429d      	cmp	r5, r3
 800ad80:	f040 822d 	bne.w	800b1de <HAL_DMAEx_MultiBufferStart_IT+0x872>
 800ad84:	2340      	movs	r3, #64	; 0x40
 800ad86:	e6d7      	b.n	800ab38 <HAL_DMAEx_MultiBufferStart_IT+0x1cc>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800ad88:	3b48      	subs	r3, #72	; 0x48
 800ad8a:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 800ad8e:	3218      	adds	r2, #24
 800ad90:	429d      	cmp	r5, r3
 800ad92:	bf18      	it	ne
 800ad94:	428d      	cmpne	r5, r1
 800ad96:	bf14      	ite	ne
 800ad98:	2301      	movne	r3, #1
 800ad9a:	2300      	moveq	r3, #0
 800ad9c:	4295      	cmp	r5, r2
 800ad9e:	bf0c      	ite	eq
 800ada0:	2300      	moveq	r3, #0
 800ada2:	f003 0301 	andne.w	r3, r3, #1
 800ada6:	b11b      	cbz	r3, 800adb0 <HAL_DMAEx_MultiBufferStart_IT+0x444>
 800ada8:	4b31      	ldr	r3, [pc, #196]	; (800ae70 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 800adaa:	429d      	cmp	r5, r3
 800adac:	f040 81d0 	bne.w	800b150 <HAL_DMAEx_MultiBufferStart_IT+0x7e4>
 800adb0:	f44f 6100 	mov.w	r1, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800adb4:	4b31      	ldr	r3, [pc, #196]	; (800ae7c <HAL_DMAEx_MultiBufferStart_IT+0x510>)
 800adb6:	4830      	ldr	r0, [pc, #192]	; (800ae78 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800adb8:	4a31      	ldr	r2, [pc, #196]	; (800ae80 <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800adba:	429d      	cmp	r5, r3
 800adbc:	bf18      	it	ne
 800adbe:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800adc0:	60d1      	str	r1, [r2, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800adc2:	f102 0288 	add.w	r2, r2, #136	; 0x88
 800adc6:	bf14      	ite	ne
 800adc8:	2301      	movne	r3, #1
 800adca:	2300      	moveq	r3, #0
 800adcc:	4295      	cmp	r5, r2
 800adce:	bf0c      	ite	eq
 800add0:	2300      	moveq	r3, #0
 800add2:	f003 0301 	andne.w	r3, r3, #1
 800add6:	b11b      	cbz	r3, 800ade0 <HAL_DMAEx_MultiBufferStart_IT+0x474>
 800add8:	4b25      	ldr	r3, [pc, #148]	; (800ae70 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 800adda:	429d      	cmp	r5, r3
 800addc:	f040 817e 	bne.w	800b0dc <HAL_DMAEx_MultiBufferStart_IT+0x770>
 800ade0:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800ade4:	4b24      	ldr	r3, [pc, #144]	; (800ae78 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
 800ade6:	4825      	ldr	r0, [pc, #148]	; (800ae7c <HAL_DMAEx_MultiBufferStart_IT+0x510>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800ade8:	4925      	ldr	r1, [pc, #148]	; (800ae80 <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800adea:	429d      	cmp	r5, r3
 800adec:	bf18      	it	ne
 800adee:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800adf0:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800adf2:	bf14      	ite	ne
 800adf4:	2301      	movne	r3, #1
 800adf6:	2300      	moveq	r3, #0
 800adf8:	4a22      	ldr	r2, [pc, #136]	; (800ae84 <HAL_DMAEx_MultiBufferStart_IT+0x518>)
 800adfa:	4295      	cmp	r5, r2
 800adfc:	bf0c      	ite	eq
 800adfe:	2300      	moveq	r3, #0
 800ae00:	f003 0301 	andne.w	r3, r3, #1
 800ae04:	b11b      	cbz	r3, 800ae0e <HAL_DMAEx_MultiBufferStart_IT+0x4a2>
 800ae06:	4b1a      	ldr	r3, [pc, #104]	; (800ae70 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 800ae08:	429d      	cmp	r5, r3
 800ae0a:	f040 81fe 	bne.w	800b20a <HAL_DMAEx_MultiBufferStart_IT+0x89e>
 800ae0e:	f44f 7200 	mov.w	r2, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800ae12:	4b1a      	ldr	r3, [pc, #104]	; (800ae7c <HAL_DMAEx_MultiBufferStart_IT+0x510>)
 800ae14:	4818      	ldr	r0, [pc, #96]	; (800ae78 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800ae16:	491a      	ldr	r1, [pc, #104]	; (800ae80 <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800ae18:	429d      	cmp	r5, r3
 800ae1a:	bf18      	it	ne
 800ae1c:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800ae1e:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800ae20:	bf14      	ite	ne
 800ae22:	2301      	movne	r3, #1
 800ae24:	2300      	moveq	r3, #0
 800ae26:	4a17      	ldr	r2, [pc, #92]	; (800ae84 <HAL_DMAEx_MultiBufferStart_IT+0x518>)
 800ae28:	4295      	cmp	r5, r2
 800ae2a:	bf0c      	ite	eq
 800ae2c:	2300      	moveq	r3, #0
 800ae2e:	f003 0301 	andne.w	r3, r3, #1
 800ae32:	b11b      	cbz	r3, 800ae3c <HAL_DMAEx_MultiBufferStart_IT+0x4d0>
 800ae34:	4b0e      	ldr	r3, [pc, #56]	; (800ae70 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 800ae36:	429d      	cmp	r5, r3
 800ae38:	f040 81ba 	bne.w	800b1b0 <HAL_DMAEx_MultiBufferStart_IT+0x844>
 800ae3c:	f44f 7280 	mov.w	r2, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800ae40:	4b0e      	ldr	r3, [pc, #56]	; (800ae7c <HAL_DMAEx_MultiBufferStart_IT+0x510>)
 800ae42:	480d      	ldr	r0, [pc, #52]	; (800ae78 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800ae44:	490e      	ldr	r1, [pc, #56]	; (800ae80 <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800ae46:	429d      	cmp	r5, r3
 800ae48:	bf18      	it	ne
 800ae4a:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800ae4c:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800ae4e:	bf14      	ite	ne
 800ae50:	2301      	movne	r3, #1
 800ae52:	2300      	moveq	r3, #0
 800ae54:	4a0b      	ldr	r2, [pc, #44]	; (800ae84 <HAL_DMAEx_MultiBufferStart_IT+0x518>)
 800ae56:	4295      	cmp	r5, r2
 800ae58:	bf0c      	ite	eq
 800ae5a:	2300      	moveq	r3, #0
 800ae5c:	f003 0301 	andne.w	r3, r3, #1
 800ae60:	b11b      	cbz	r3, 800ae6a <HAL_DMAEx_MultiBufferStart_IT+0x4fe>
 800ae62:	4b03      	ldr	r3, [pc, #12]	; (800ae70 <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 800ae64:	429d      	cmp	r5, r3
 800ae66:	f040 81e6 	bne.w	800b236 <HAL_DMAEx_MultiBufferStart_IT+0x8ca>
 800ae6a:	2340      	movs	r3, #64	; 0x40
 800ae6c:	e644      	b.n	800aaf8 <HAL_DMAEx_MultiBufferStart_IT+0x18c>
 800ae6e:	bf00      	nop
 800ae70:	40026488 	.word	0x40026488
 800ae74:	40026400 	.word	0x40026400
 800ae78:	40026428 	.word	0x40026428
 800ae7c:	40026028 	.word	0x40026028
 800ae80:	40026000 	.word	0x40026000
 800ae84:	40026088 	.word	0x40026088
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800ae88:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 800ae8c:	f501 6183 	add.w	r1, r1, #1048	; 0x418
 800ae90:	3218      	adds	r2, #24
 800ae92:	429d      	cmp	r5, r3
 800ae94:	bf18      	it	ne
 800ae96:	428d      	cmpne	r5, r1
 800ae98:	bf14      	ite	ne
 800ae9a:	2301      	movne	r3, #1
 800ae9c:	2300      	moveq	r3, #0
 800ae9e:	4295      	cmp	r5, r2
 800aea0:	bf0c      	ite	eq
 800aea2:	2300      	moveq	r3, #0
 800aea4:	f003 0301 	andne.w	r3, r3, #1
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	f000 81e6 	beq.w	800b27a <HAL_DMAEx_MultiBufferStart_IT+0x90e>
 800aeae:	4ba3      	ldr	r3, [pc, #652]	; (800b13c <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 800aeb0:	429d      	cmp	r5, r3
 800aeb2:	f000 81e2 	beq.w	800b27a <HAL_DMAEx_MultiBufferStart_IT+0x90e>
 800aeb6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800aeba:	4ba1      	ldr	r3, [pc, #644]	; (800b140 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 800aebc:	48a1      	ldr	r0, [pc, #644]	; (800b144 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800aebe:	4aa2      	ldr	r2, [pc, #648]	; (800b148 <HAL_DMAEx_MultiBufferStart_IT+0x7dc>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800aec0:	429d      	cmp	r5, r3
 800aec2:	bf18      	it	ne
 800aec4:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800aec6:	60d1      	str	r1, [r2, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800aec8:	f5a2 7258 	sub.w	r2, r2, #864	; 0x360
 800aecc:	bf14      	ite	ne
 800aece:	2301      	movne	r3, #1
 800aed0:	2300      	moveq	r3, #0
 800aed2:	4295      	cmp	r5, r2
 800aed4:	bf0c      	ite	eq
 800aed6:	2300      	moveq	r3, #0
 800aed8:	f003 0301 	andne.w	r3, r3, #1
 800aedc:	2b00      	cmp	r3, #0
 800aede:	f000 81c9 	beq.w	800b274 <HAL_DMAEx_MultiBufferStart_IT+0x908>
 800aee2:	4b96      	ldr	r3, [pc, #600]	; (800b13c <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 800aee4:	429d      	cmp	r5, r3
 800aee6:	f000 81c5 	beq.w	800b274 <HAL_DMAEx_MultiBufferStart_IT+0x908>
 800aeea:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800aeee:	4b94      	ldr	r3, [pc, #592]	; (800b140 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 800aef0:	4894      	ldr	r0, [pc, #592]	; (800b144 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800aef2:	4995      	ldr	r1, [pc, #596]	; (800b148 <HAL_DMAEx_MultiBufferStart_IT+0x7dc>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800aef4:	429d      	cmp	r5, r3
 800aef6:	bf18      	it	ne
 800aef8:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800aefa:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800aefc:	bf14      	ite	ne
 800aefe:	2301      	movne	r3, #1
 800af00:	2300      	moveq	r3, #0
 800af02:	4a92      	ldr	r2, [pc, #584]	; (800b14c <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 800af04:	4295      	cmp	r5, r2
 800af06:	bf0c      	ite	eq
 800af08:	2300      	moveq	r3, #0
 800af0a:	f003 0301 	andne.w	r3, r3, #1
 800af0e:	2b00      	cmp	r3, #0
 800af10:	f000 81ad 	beq.w	800b26e <HAL_DMAEx_MultiBufferStart_IT+0x902>
 800af14:	4b89      	ldr	r3, [pc, #548]	; (800b13c <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 800af16:	429d      	cmp	r5, r3
 800af18:	f000 81a9 	beq.w	800b26e <HAL_DMAEx_MultiBufferStart_IT+0x902>
 800af1c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800af20:	4b87      	ldr	r3, [pc, #540]	; (800b140 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 800af22:	4888      	ldr	r0, [pc, #544]	; (800b144 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800af24:	4988      	ldr	r1, [pc, #544]	; (800b148 <HAL_DMAEx_MultiBufferStart_IT+0x7dc>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800af26:	429d      	cmp	r5, r3
 800af28:	bf18      	it	ne
 800af2a:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800af2c:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800af2e:	bf14      	ite	ne
 800af30:	2301      	movne	r3, #1
 800af32:	2300      	moveq	r3, #0
 800af34:	4a85      	ldr	r2, [pc, #532]	; (800b14c <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 800af36:	4295      	cmp	r5, r2
 800af38:	bf0c      	ite	eq
 800af3a:	2300      	moveq	r3, #0
 800af3c:	f003 0301 	andne.w	r3, r3, #1
 800af40:	2b00      	cmp	r3, #0
 800af42:	f000 8191 	beq.w	800b268 <HAL_DMAEx_MultiBufferStart_IT+0x8fc>
 800af46:	4b7d      	ldr	r3, [pc, #500]	; (800b13c <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 800af48:	429d      	cmp	r5, r3
 800af4a:	f000 818d 	beq.w	800b268 <HAL_DMAEx_MultiBufferStart_IT+0x8fc>
 800af4e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800af52:	4b7b      	ldr	r3, [pc, #492]	; (800b140 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 800af54:	487b      	ldr	r0, [pc, #492]	; (800b144 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800af56:	497c      	ldr	r1, [pc, #496]	; (800b148 <HAL_DMAEx_MultiBufferStart_IT+0x7dc>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800af58:	429d      	cmp	r5, r3
 800af5a:	bf18      	it	ne
 800af5c:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800af5e:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800af60:	bf14      	ite	ne
 800af62:	2301      	movne	r3, #1
 800af64:	2300      	moveq	r3, #0
 800af66:	4a79      	ldr	r2, [pc, #484]	; (800b14c <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 800af68:	4295      	cmp	r5, r2
 800af6a:	bf0c      	ite	eq
 800af6c:	2300      	moveq	r3, #0
 800af6e:	f003 0301 	andne.w	r3, r3, #1
 800af72:	2b00      	cmp	r3, #0
 800af74:	f000 8174 	beq.w	800b260 <HAL_DMAEx_MultiBufferStart_IT+0x8f4>
 800af78:	4b70      	ldr	r3, [pc, #448]	; (800b13c <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 800af7a:	429d      	cmp	r5, r3
 800af7c:	f000 8170 	beq.w	800b260 <HAL_DMAEx_MultiBufferStart_IT+0x8f4>
 800af80:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800af84:	e546      	b.n	800aa14 <HAL_DMAEx_MultiBufferStart_IT+0xa8>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800af86:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 800af8a:	f501 6183 	add.w	r1, r1, #1048	; 0x418
 800af8e:	3218      	adds	r2, #24
 800af90:	429d      	cmp	r5, r3
 800af92:	bf18      	it	ne
 800af94:	428d      	cmpne	r5, r1
 800af96:	bf14      	ite	ne
 800af98:	2301      	movne	r3, #1
 800af9a:	2300      	moveq	r3, #0
 800af9c:	4295      	cmp	r5, r2
 800af9e:	bf0c      	ite	eq
 800afa0:	2300      	moveq	r3, #0
 800afa2:	f003 0301 	andne.w	r3, r3, #1
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	f000 816d 	beq.w	800b286 <HAL_DMAEx_MultiBufferStart_IT+0x91a>
 800afac:	4b63      	ldr	r3, [pc, #396]	; (800b13c <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 800afae:	429d      	cmp	r5, r3
 800afb0:	f000 8169 	beq.w	800b286 <HAL_DMAEx_MultiBufferStart_IT+0x91a>
 800afb4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 800afb8:	e5d7      	b.n	800ab6a <HAL_DMAEx_MultiBufferStart_IT+0x1fe>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800afba:	4b62      	ldr	r3, [pc, #392]	; (800b144 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
 800afbc:	4960      	ldr	r1, [pc, #384]	; (800b140 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 800afbe:	4a63      	ldr	r2, [pc, #396]	; (800b14c <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 800afc0:	429d      	cmp	r5, r3
 800afc2:	bf18      	it	ne
 800afc4:	428d      	cmpne	r5, r1
 800afc6:	bf14      	ite	ne
 800afc8:	2301      	movne	r3, #1
 800afca:	2300      	moveq	r3, #0
 800afcc:	4295      	cmp	r5, r2
 800afce:	bf0c      	ite	eq
 800afd0:	2300      	moveq	r3, #0
 800afd2:	f003 0301 	andne.w	r3, r3, #1
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	f000 815b 	beq.w	800b292 <HAL_DMAEx_MultiBufferStart_IT+0x926>
 800afdc:	4b57      	ldr	r3, [pc, #348]	; (800b13c <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 800afde:	429d      	cmp	r5, r3
 800afe0:	f000 8157 	beq.w	800b292 <HAL_DMAEx_MultiBufferStart_IT+0x926>
 800afe4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800afe8:	e5d7      	b.n	800ab9a <HAL_DMAEx_MultiBufferStart_IT+0x22e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800afea:	4b55      	ldr	r3, [pc, #340]	; (800b140 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 800afec:	4955      	ldr	r1, [pc, #340]	; (800b144 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
 800afee:	4a57      	ldr	r2, [pc, #348]	; (800b14c <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 800aff0:	429d      	cmp	r5, r3
 800aff2:	bf18      	it	ne
 800aff4:	428d      	cmpne	r5, r1
 800aff6:	bf14      	ite	ne
 800aff8:	2301      	movne	r3, #1
 800affa:	2300      	moveq	r3, #0
 800affc:	4295      	cmp	r5, r2
 800affe:	bf0c      	ite	eq
 800b000:	2300      	moveq	r3, #0
 800b002:	f003 0301 	andne.w	r3, r3, #1
 800b006:	2b00      	cmp	r3, #0
 800b008:	f000 8140 	beq.w	800b28c <HAL_DMAEx_MultiBufferStart_IT+0x920>
 800b00c:	4b4b      	ldr	r3, [pc, #300]	; (800b13c <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 800b00e:	429d      	cmp	r5, r3
 800b010:	f000 813c 	beq.w	800b28c <HAL_DMAEx_MultiBufferStart_IT+0x920>
 800b014:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b018:	e5ed      	b.n	800abf6 <HAL_DMAEx_MultiBufferStart_IT+0x28a>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800b01a:	4b49      	ldr	r3, [pc, #292]	; (800b140 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 800b01c:	4949      	ldr	r1, [pc, #292]	; (800b144 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
 800b01e:	4a4b      	ldr	r2, [pc, #300]	; (800b14c <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 800b020:	429d      	cmp	r5, r3
 800b022:	bf18      	it	ne
 800b024:	428d      	cmpne	r5, r1
 800b026:	bf14      	ite	ne
 800b028:	2301      	movne	r3, #1
 800b02a:	2300      	moveq	r3, #0
 800b02c:	4295      	cmp	r5, r2
 800b02e:	bf0c      	ite	eq
 800b030:	2300      	moveq	r3, #0
 800b032:	f003 0301 	andne.w	r3, r3, #1
 800b036:	2b00      	cmp	r3, #0
 800b038:	f000 812e 	beq.w	800b298 <HAL_DMAEx_MultiBufferStart_IT+0x92c>
 800b03c:	4b3f      	ldr	r3, [pc, #252]	; (800b13c <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 800b03e:	429d      	cmp	r5, r3
 800b040:	f000 812a 	beq.w	800b298 <HAL_DMAEx_MultiBufferStart_IT+0x92c>
 800b044:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800b048:	e5be      	b.n	800abc8 <HAL_DMAEx_MultiBufferStart_IT+0x25c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800b04a:	4b3d      	ldr	r3, [pc, #244]	; (800b140 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 800b04c:	493d      	ldr	r1, [pc, #244]	; (800b144 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
 800b04e:	4a3f      	ldr	r2, [pc, #252]	; (800b14c <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 800b050:	429d      	cmp	r5, r3
 800b052:	bf18      	it	ne
 800b054:	428d      	cmpne	r5, r1
 800b056:	bf14      	ite	ne
 800b058:	2301      	movne	r3, #1
 800b05a:	2300      	moveq	r3, #0
 800b05c:	4295      	cmp	r5, r2
 800b05e:	bf0c      	ite	eq
 800b060:	2300      	moveq	r3, #0
 800b062:	f003 0301 	andne.w	r3, r3, #1
 800b066:	2b00      	cmp	r3, #0
 800b068:	f000 810a 	beq.w	800b280 <HAL_DMAEx_MultiBufferStart_IT+0x914>
 800b06c:	4b33      	ldr	r3, [pc, #204]	; (800b13c <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 800b06e:	429d      	cmp	r5, r3
 800b070:	f000 8106 	beq.w	800b280 <HAL_DMAEx_MultiBufferStart_IT+0x914>
 800b074:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b078:	e510      	b.n	800aa9c <HAL_DMAEx_MultiBufferStart_IT+0x130>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800b07a:	3b48      	subs	r3, #72	; 0x48
 800b07c:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 800b080:	3218      	adds	r2, #24
 800b082:	429d      	cmp	r5, r3
 800b084:	bf18      	it	ne
 800b086:	428d      	cmpne	r5, r1
 800b088:	bf14      	ite	ne
 800b08a:	2301      	movne	r3, #1
 800b08c:	2300      	moveq	r3, #0
 800b08e:	4295      	cmp	r5, r2
 800b090:	bf0c      	ite	eq
 800b092:	2300      	moveq	r3, #0
 800b094:	f003 0301 	andne.w	r3, r3, #1
 800b098:	2b00      	cmp	r3, #0
 800b09a:	f000 8112 	beq.w	800b2c2 <HAL_DMAEx_MultiBufferStart_IT+0x956>
 800b09e:	4b27      	ldr	r3, [pc, #156]	; (800b13c <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 800b0a0:	429d      	cmp	r5, r3
 800b0a2:	f000 810e 	beq.w	800b2c2 <HAL_DMAEx_MultiBufferStart_IT+0x956>
 800b0a6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 800b0aa:	e610      	b.n	800acce <HAL_DMAEx_MultiBufferStart_IT+0x362>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800b0ac:	4b24      	ldr	r3, [pc, #144]	; (800b140 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 800b0ae:	4925      	ldr	r1, [pc, #148]	; (800b144 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
 800b0b0:	4a26      	ldr	r2, [pc, #152]	; (800b14c <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 800b0b2:	429d      	cmp	r5, r3
 800b0b4:	bf18      	it	ne
 800b0b6:	428d      	cmpne	r5, r1
 800b0b8:	bf14      	ite	ne
 800b0ba:	2301      	movne	r3, #1
 800b0bc:	2300      	moveq	r3, #0
 800b0be:	4295      	cmp	r5, r2
 800b0c0:	bf0c      	ite	eq
 800b0c2:	2300      	moveq	r3, #0
 800b0c4:	f003 0301 	andne.w	r3, r3, #1
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	f000 80ee 	beq.w	800b2aa <HAL_DMAEx_MultiBufferStart_IT+0x93e>
 800b0ce:	4b1b      	ldr	r3, [pc, #108]	; (800b13c <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 800b0d0:	429d      	cmp	r5, r3
 800b0d2:	f000 80ea 	beq.w	800b2aa <HAL_DMAEx_MultiBufferStart_IT+0x93e>
 800b0d6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800b0da:	e610      	b.n	800acfe <HAL_DMAEx_MultiBufferStart_IT+0x392>
 800b0dc:	4b19      	ldr	r3, [pc, #100]	; (800b144 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
 800b0de:	4918      	ldr	r1, [pc, #96]	; (800b140 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 800b0e0:	4a1a      	ldr	r2, [pc, #104]	; (800b14c <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 800b0e2:	429d      	cmp	r5, r3
 800b0e4:	bf18      	it	ne
 800b0e6:	428d      	cmpne	r5, r1
 800b0e8:	bf14      	ite	ne
 800b0ea:	2301      	movne	r3, #1
 800b0ec:	2300      	moveq	r3, #0
 800b0ee:	4295      	cmp	r5, r2
 800b0f0:	bf0c      	ite	eq
 800b0f2:	2300      	moveq	r3, #0
 800b0f4:	f003 0301 	andne.w	r3, r3, #1
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	f000 80e8 	beq.w	800b2ce <HAL_DMAEx_MultiBufferStart_IT+0x962>
 800b0fe:	4b0f      	ldr	r3, [pc, #60]	; (800b13c <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 800b100:	429d      	cmp	r5, r3
 800b102:	f000 80e4 	beq.w	800b2ce <HAL_DMAEx_MultiBufferStart_IT+0x962>
 800b106:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800b10a:	e66b      	b.n	800ade4 <HAL_DMAEx_MultiBufferStart_IT+0x478>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800b10c:	4b0d      	ldr	r3, [pc, #52]	; (800b144 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
 800b10e:	490c      	ldr	r1, [pc, #48]	; (800b140 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 800b110:	4a0e      	ldr	r2, [pc, #56]	; (800b14c <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 800b112:	429d      	cmp	r5, r3
 800b114:	bf18      	it	ne
 800b116:	428d      	cmpne	r5, r1
 800b118:	bf14      	ite	ne
 800b11a:	2301      	movne	r3, #1
 800b11c:	2300      	moveq	r3, #0
 800b11e:	4295      	cmp	r5, r2
 800b120:	bf0c      	ite	eq
 800b122:	2300      	moveq	r3, #0
 800b124:	f003 0301 	andne.w	r3, r3, #1
 800b128:	2b00      	cmp	r3, #0
 800b12a:	f000 80bb 	beq.w	800b2a4 <HAL_DMAEx_MultiBufferStart_IT+0x938>
 800b12e:	4b03      	ldr	r3, [pc, #12]	; (800b13c <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 800b130:	429d      	cmp	r5, r3
 800b132:	f000 80b7 	beq.w	800b2a4 <HAL_DMAEx_MultiBufferStart_IT+0x938>
 800b136:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b13a:	e60e      	b.n	800ad5a <HAL_DMAEx_MultiBufferStart_IT+0x3ee>
 800b13c:	400264a0 	.word	0x400264a0
 800b140:	40026040 	.word	0x40026040
 800b144:	40026440 	.word	0x40026440
 800b148:	40026400 	.word	0x40026400
 800b14c:	400260a0 	.word	0x400260a0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800b150:	3b48      	subs	r3, #72	; 0x48
 800b152:	3118      	adds	r1, #24
 800b154:	3218      	adds	r2, #24
 800b156:	429d      	cmp	r5, r3
 800b158:	bf18      	it	ne
 800b15a:	428d      	cmpne	r5, r1
 800b15c:	bf14      	ite	ne
 800b15e:	2301      	movne	r3, #1
 800b160:	2300      	moveq	r3, #0
 800b162:	4295      	cmp	r5, r2
 800b164:	bf0c      	ite	eq
 800b166:	2300      	moveq	r3, #0
 800b168:	f003 0301 	andne.w	r3, r3, #1
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	f000 80ab 	beq.w	800b2c8 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800b172:	4b5a      	ldr	r3, [pc, #360]	; (800b2dc <HAL_DMAEx_MultiBufferStart_IT+0x970>)
 800b174:	429d      	cmp	r5, r3
 800b176:	f000 80a7 	beq.w	800b2c8 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800b17a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 800b17e:	e619      	b.n	800adb4 <HAL_DMAEx_MultiBufferStart_IT+0x448>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800b180:	4b57      	ldr	r3, [pc, #348]	; (800b2e0 <HAL_DMAEx_MultiBufferStart_IT+0x974>)
 800b182:	4958      	ldr	r1, [pc, #352]	; (800b2e4 <HAL_DMAEx_MultiBufferStart_IT+0x978>)
 800b184:	4a58      	ldr	r2, [pc, #352]	; (800b2e8 <HAL_DMAEx_MultiBufferStart_IT+0x97c>)
 800b186:	429d      	cmp	r5, r3
 800b188:	bf18      	it	ne
 800b18a:	428d      	cmpne	r5, r1
 800b18c:	bf14      	ite	ne
 800b18e:	2301      	movne	r3, #1
 800b190:	2300      	moveq	r3, #0
 800b192:	4295      	cmp	r5, r2
 800b194:	bf0c      	ite	eq
 800b196:	2300      	moveq	r3, #0
 800b198:	f003 0301 	andne.w	r3, r3, #1
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	f000 808a 	beq.w	800b2b6 <HAL_DMAEx_MultiBufferStart_IT+0x94a>
 800b1a2:	4b4e      	ldr	r3, [pc, #312]	; (800b2dc <HAL_DMAEx_MultiBufferStart_IT+0x970>)
 800b1a4:	429d      	cmp	r5, r3
 800b1a6:	f000 8086 	beq.w	800b2b6 <HAL_DMAEx_MultiBufferStart_IT+0x94a>
 800b1aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800b1ae:	e5bd      	b.n	800ad2c <HAL_DMAEx_MultiBufferStart_IT+0x3c0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800b1b0:	4b4c      	ldr	r3, [pc, #304]	; (800b2e4 <HAL_DMAEx_MultiBufferStart_IT+0x978>)
 800b1b2:	494b      	ldr	r1, [pc, #300]	; (800b2e0 <HAL_DMAEx_MultiBufferStart_IT+0x974>)
 800b1b4:	4a4c      	ldr	r2, [pc, #304]	; (800b2e8 <HAL_DMAEx_MultiBufferStart_IT+0x97c>)
 800b1b6:	429d      	cmp	r5, r3
 800b1b8:	bf18      	it	ne
 800b1ba:	428d      	cmpne	r5, r1
 800b1bc:	bf14      	ite	ne
 800b1be:	2301      	movne	r3, #1
 800b1c0:	2300      	moveq	r3, #0
 800b1c2:	4295      	cmp	r5, r2
 800b1c4:	bf0c      	ite	eq
 800b1c6:	2300      	moveq	r3, #0
 800b1c8:	f003 0301 	andne.w	r3, r3, #1
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	f000 8081 	beq.w	800b2d4 <HAL_DMAEx_MultiBufferStart_IT+0x968>
 800b1d2:	4b42      	ldr	r3, [pc, #264]	; (800b2dc <HAL_DMAEx_MultiBufferStart_IT+0x970>)
 800b1d4:	429d      	cmp	r5, r3
 800b1d6:	d07d      	beq.n	800b2d4 <HAL_DMAEx_MultiBufferStart_IT+0x968>
 800b1d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b1dc:	e630      	b.n	800ae40 <HAL_DMAEx_MultiBufferStart_IT+0x4d4>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800b1de:	4b40      	ldr	r3, [pc, #256]	; (800b2e0 <HAL_DMAEx_MultiBufferStart_IT+0x974>)
 800b1e0:	4940      	ldr	r1, [pc, #256]	; (800b2e4 <HAL_DMAEx_MultiBufferStart_IT+0x978>)
 800b1e2:	4a41      	ldr	r2, [pc, #260]	; (800b2e8 <HAL_DMAEx_MultiBufferStart_IT+0x97c>)
 800b1e4:	429d      	cmp	r5, r3
 800b1e6:	bf18      	it	ne
 800b1e8:	428d      	cmpne	r5, r1
 800b1ea:	bf14      	ite	ne
 800b1ec:	2301      	movne	r3, #1
 800b1ee:	2300      	moveq	r3, #0
 800b1f0:	4295      	cmp	r5, r2
 800b1f2:	bf0c      	ite	eq
 800b1f4:	2300      	moveq	r3, #0
 800b1f6:	f003 0301 	andne.w	r3, r3, #1
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d058      	beq.n	800b2b0 <HAL_DMAEx_MultiBufferStart_IT+0x944>
 800b1fe:	4b37      	ldr	r3, [pc, #220]	; (800b2dc <HAL_DMAEx_MultiBufferStart_IT+0x970>)
 800b200:	429d      	cmp	r5, r3
 800b202:	d055      	beq.n	800b2b0 <HAL_DMAEx_MultiBufferStart_IT+0x944>
 800b204:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b208:	e496      	b.n	800ab38 <HAL_DMAEx_MultiBufferStart_IT+0x1cc>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800b20a:	4b35      	ldr	r3, [pc, #212]	; (800b2e0 <HAL_DMAEx_MultiBufferStart_IT+0x974>)
 800b20c:	4935      	ldr	r1, [pc, #212]	; (800b2e4 <HAL_DMAEx_MultiBufferStart_IT+0x978>)
 800b20e:	4a36      	ldr	r2, [pc, #216]	; (800b2e8 <HAL_DMAEx_MultiBufferStart_IT+0x97c>)
 800b210:	429d      	cmp	r5, r3
 800b212:	bf18      	it	ne
 800b214:	428d      	cmpne	r5, r1
 800b216:	bf14      	ite	ne
 800b218:	2301      	movne	r3, #1
 800b21a:	2300      	moveq	r3, #0
 800b21c:	4295      	cmp	r5, r2
 800b21e:	bf0c      	ite	eq
 800b220:	2300      	moveq	r3, #0
 800b222:	f003 0301 	andne.w	r3, r3, #1
 800b226:	2b00      	cmp	r3, #0
 800b228:	d048      	beq.n	800b2bc <HAL_DMAEx_MultiBufferStart_IT+0x950>
 800b22a:	4b2c      	ldr	r3, [pc, #176]	; (800b2dc <HAL_DMAEx_MultiBufferStart_IT+0x970>)
 800b22c:	429d      	cmp	r5, r3
 800b22e:	d045      	beq.n	800b2bc <HAL_DMAEx_MultiBufferStart_IT+0x950>
 800b230:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800b234:	e5ed      	b.n	800ae12 <HAL_DMAEx_MultiBufferStart_IT+0x4a6>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800b236:	4b2a      	ldr	r3, [pc, #168]	; (800b2e0 <HAL_DMAEx_MultiBufferStart_IT+0x974>)
 800b238:	492a      	ldr	r1, [pc, #168]	; (800b2e4 <HAL_DMAEx_MultiBufferStart_IT+0x978>)
 800b23a:	4a2b      	ldr	r2, [pc, #172]	; (800b2e8 <HAL_DMAEx_MultiBufferStart_IT+0x97c>)
 800b23c:	429d      	cmp	r5, r3
 800b23e:	bf18      	it	ne
 800b240:	428d      	cmpne	r5, r1
 800b242:	bf14      	ite	ne
 800b244:	2301      	movne	r3, #1
 800b246:	2300      	moveq	r3, #0
 800b248:	4295      	cmp	r5, r2
 800b24a:	bf0c      	ite	eq
 800b24c:	2300      	moveq	r3, #0
 800b24e:	f003 0301 	andne.w	r3, r3, #1
 800b252:	b323      	cbz	r3, 800b29e <HAL_DMAEx_MultiBufferStart_IT+0x932>
 800b254:	4b21      	ldr	r3, [pc, #132]	; (800b2dc <HAL_DMAEx_MultiBufferStart_IT+0x970>)
 800b256:	429d      	cmp	r5, r3
 800b258:	d021      	beq.n	800b29e <HAL_DMAEx_MultiBufferStart_IT+0x932>
 800b25a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b25e:	e44b      	b.n	800aaf8 <HAL_DMAEx_MultiBufferStart_IT+0x18c>
 800b260:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800b264:	f7ff bbd6 	b.w	800aa14 <HAL_DMAEx_MultiBufferStart_IT+0xa8>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800b268:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800b26c:	e671      	b.n	800af52 <HAL_DMAEx_MultiBufferStart_IT+0x5e6>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800b26e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800b272:	e655      	b.n	800af20 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800b274:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800b278:	e639      	b.n	800aeee <HAL_DMAEx_MultiBufferStart_IT+0x582>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800b27a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b27e:	e61c      	b.n	800aeba <HAL_DMAEx_MultiBufferStart_IT+0x54e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800b280:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b284:	e40a      	b.n	800aa9c <HAL_DMAEx_MultiBufferStart_IT+0x130>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800b286:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b28a:	e46e      	b.n	800ab6a <HAL_DMAEx_MultiBufferStart_IT+0x1fe>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800b28c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800b290:	e4b1      	b.n	800abf6 <HAL_DMAEx_MultiBufferStart_IT+0x28a>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800b292:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800b296:	e480      	b.n	800ab9a <HAL_DMAEx_MultiBufferStart_IT+0x22e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800b298:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800b29c:	e494      	b.n	800abc8 <HAL_DMAEx_MultiBufferStart_IT+0x25c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800b29e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b2a2:	e429      	b.n	800aaf8 <HAL_DMAEx_MultiBufferStart_IT+0x18c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800b2a4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800b2a8:	e557      	b.n	800ad5a <HAL_DMAEx_MultiBufferStart_IT+0x3ee>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800b2aa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800b2ae:	e526      	b.n	800acfe <HAL_DMAEx_MultiBufferStart_IT+0x392>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800b2b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b2b4:	e440      	b.n	800ab38 <HAL_DMAEx_MultiBufferStart_IT+0x1cc>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800b2b6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800b2ba:	e537      	b.n	800ad2c <HAL_DMAEx_MultiBufferStart_IT+0x3c0>
 800b2bc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800b2c0:	e5a7      	b.n	800ae12 <HAL_DMAEx_MultiBufferStart_IT+0x4a6>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800b2c2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b2c6:	e502      	b.n	800acce <HAL_DMAEx_MultiBufferStart_IT+0x362>
 800b2c8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b2cc:	e572      	b.n	800adb4 <HAL_DMAEx_MultiBufferStart_IT+0x448>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800b2ce:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800b2d2:	e587      	b.n	800ade4 <HAL_DMAEx_MultiBufferStart_IT+0x478>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800b2d4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800b2d8:	e5b2      	b.n	800ae40 <HAL_DMAEx_MultiBufferStart_IT+0x4d4>
 800b2da:	bf00      	nop
 800b2dc:	400264a0 	.word	0x400264a0
 800b2e0:	40026040 	.word	0x40026040
 800b2e4:	40026440 	.word	0x40026440
 800b2e8:	400260a0 	.word	0x400260a0

0800b2ec <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 800b2ec:	b570      	push	{r4, r5, r6, lr}
 800b2ee:	4604      	mov	r4, r0
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 800b2f0:	2900      	cmp	r1, #0
 800b2f2:	d15b      	bne.n	800b3ac <ETH_MACDMAConfig+0xc0>
                       macinit.Jabber | 
                       macinit.InterFrameGap |
                       macinit.CarrierSense |
                       (heth->Init).Speed | 
                       macinit.ReceiveOwn |
                       macinit.LoopbackMode |
 800b2f4:	e9d0 3102 	ldrd	r3, r1, [r0, #8]
 800b2f8:	4319      	orrs	r1, r3
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800b2fa:	69e3      	ldr	r3, [r4, #28]
 800b2fc:	b90b      	cbnz	r3, 800b302 <ETH_MACDMAConfig+0x16>
                       (heth->Init).DuplexMode | 
 800b2fe:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  tmpreg = (heth->Instance)->MACCR;
 800b302:	6822      	ldr	r2, [r4, #0]
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800b304:	2001      	movs	r0, #1
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 800b306:	4b2e      	ldr	r3, [pc, #184]	; (800b3c0 <ETH_MACDMAConfig+0xd4>)
  tmpreg = (heth->Instance)->MACCR;
 800b308:	6815      	ldr	r5, [r2, #0]
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 800b30a:	402b      	ands	r3, r5
 800b30c:	430b      	orrs	r3, r1
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 800b30e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 800b312:	6013      	str	r3, [r2, #0]
  tmpreg = (heth->Instance)->MACCR;
 800b314:	6815      	ldr	r5, [r2, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800b316:	f7fd ffbb 	bl	8009290 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 800b31a:	6823      	ldr	r3, [r4, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800b31c:	2240      	movs	r2, #64	; 0x40
                                        macinit.UnicastFramesFilter);
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800b31e:	2001      	movs	r0, #1
  (heth->Instance)->MACCR = tmpreg; 
 800b320:	601d      	str	r5, [r3, #0]
   (heth->Instance)->MACFFR = tmpreg;
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 800b322:	2500      	movs	r5, #0
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800b324:	605a      	str	r2, [r3, #4]
   tmpreg = (heth->Instance)->MACFFR;
 800b326:	685e      	ldr	r6, [r3, #4]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800b328:	f7fd ffb2 	bl	8009290 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 800b32c:	6823      	ldr	r3, [r4, #0]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 800b32e:	f64f 7141 	movw	r1, #65345	; 0xff41
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800b332:	2001      	movs	r0, #1
   (heth->Instance)->MACFFR = tmpreg;
 800b334:	605e      	str	r6, [r3, #4]
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 800b336:	609d      	str	r5, [r3, #8]
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 800b338:	60dd      	str	r5, [r3, #12]
   tmpreg = (heth->Instance)->MACFCR;
 800b33a:	699a      	ldr	r2, [r3, #24]
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 800b33c:	400a      	ands	r2, r1
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800b33e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 800b342:	619a      	str	r2, [r3, #24]
   tmpreg = (heth->Instance)->MACFCR;
 800b344:	699e      	ldr	r6, [r3, #24]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800b346:	f7fd ffa3 	bl	8009290 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 800b34a:	6823      	ldr	r3, [r4, #0]
                                            macinit.VLANTagIdentifier);
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800b34c:	2001      	movs	r0, #1
   (heth->Instance)->MACFCR = tmpreg;
 800b34e:	619e      	str	r6, [r3, #24]
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 800b350:	61dd      	str	r5, [r3, #28]
    tmpreg = (heth->Instance)->MACVLANTR;
 800b352:	69dd      	ldr	r5, [r3, #28]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800b354:	f7fd ff9c 	bl	8009290 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 800b358:	6820      	ldr	r0, [r4, #0]
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 800b35a:	491a      	ldr	r1, [pc, #104]	; (800b3c4 <ETH_MACDMAConfig+0xd8>)
    tmpreg = (heth->Instance)->DMAOMR;
 800b35c:	f500 5380 	add.w	r3, r0, #4096	; 0x1000
    (heth->Instance)->MACVLANTR = tmpreg;
 800b360:	61c5      	str	r5, [r0, #28]
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800b362:	4a19      	ldr	r2, [pc, #100]	; (800b3c8 <ETH_MACDMAConfig+0xdc>)
    tmpreg = (heth->Instance)->DMAOMR;
 800b364:	6998      	ldr	r0, [r3, #24]
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 800b366:	4001      	ands	r1, r0
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800b368:	2001      	movs	r0, #1
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800b36a:	430a      	orrs	r2, r1
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 800b36c:	619a      	str	r2, [r3, #24]
    tmpreg = (heth->Instance)->DMAOMR;
 800b36e:	699d      	ldr	r5, [r3, #24]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800b370:	f7fd ff8e 	bl	8009290 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 800b374:	6823      	ldr	r3, [r4, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800b376:	2001      	movs	r0, #1
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800b378:	4a14      	ldr	r2, [pc, #80]	; (800b3cc <ETH_MACDMAConfig+0xe0>)
    (heth->Instance)->DMAOMR = tmpreg;
 800b37a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b37e:	619d      	str	r5, [r3, #24]
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800b380:	601a      	str	r2, [r3, #0]
     tmpreg = (heth->Instance)->DMABMR;
 800b382:	681d      	ldr	r5, [r3, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800b384:	f7fd ff84 	bl	8009290 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 800b388:	6823      	ldr	r3, [r4, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800b38a:	69a2      	ldr	r2, [r4, #24]
     (heth->Instance)->DMABMR = tmpreg;
 800b38c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800b390:	2a01      	cmp	r2, #1
     (heth->Instance)->DMABMR = tmpreg;
 800b392:	601d      	str	r5, [r3, #0]
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800b394:	d103      	bne.n	800b39e <ETH_MACDMAConfig+0xb2>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 800b396:	69d9      	ldr	r1, [r3, #28]
 800b398:	4a0d      	ldr	r2, [pc, #52]	; (800b3d0 <ETH_MACDMAConfig+0xe4>)
 800b39a:	430a      	orrs	r2, r1
 800b39c:	61da      	str	r2, [r3, #28]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800b39e:	6962      	ldr	r2, [r4, #20]
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 800b3a0:	4b0c      	ldr	r3, [pc, #48]	; (800b3d4 <ETH_MACDMAConfig+0xe8>)
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 800b3a2:	8891      	ldrh	r1, [r2, #4]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 800b3a4:	6419      	str	r1, [r3, #64]	; 0x40
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 800b3a6:	6812      	ldr	r2, [r2, #0]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 800b3a8:	645a      	str	r2, [r3, #68]	; 0x44
}
 800b3aa:	bd70      	pop	{r4, r5, r6, pc}
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800b3ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
    (heth->Init).Speed = ETH_SPEED_100M;
 800b3b0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b3b4:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 800b3b8:	e9c0 3202 	strd	r3, r2, [r0, #8]
 800b3bc:	e79d      	b.n	800b2fa <ETH_MACDMAConfig+0xe>
 800b3be:	bf00      	nop
 800b3c0:	ff20810f 	.word	0xff20810f
 800b3c4:	f8de3f23 	.word	0xf8de3f23
 800b3c8:	02200004 	.word	0x02200004
 800b3cc:	02c12080 	.word	0x02c12080
 800b3d0:	00010040 	.word	0x00010040
 800b3d4:	40028000 	.word	0x40028000

0800b3d8 <HAL_ETH_DMATxDescListInit>:
{
 800b3d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3dc:	4680      	mov	r8, r0
  __HAL_LOCK(heth);
 800b3de:	f890 0045 	ldrb.w	r0, [r0, #69]	; 0x45
 800b3e2:	2801      	cmp	r0, #1
 800b3e4:	d03b      	beq.n	800b45e <HAL_ETH_DMATxDescListInit+0x86>
 800b3e6:	f04f 0c01 	mov.w	ip, #1
  heth->State = HAL_ETH_STATE_BUSY;
 800b3ea:	2002      	movs	r0, #2
  heth->TxDesc = DMATxDescTab;
 800b3ec:	f8c8 102c 	str.w	r1, [r8, #44]	; 0x2c
  __HAL_LOCK(heth);
 800b3f0:	f888 c045 	strb.w	ip, [r8, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 800b3f4:	f888 0044 	strb.w	r0, [r8, #68]	; 0x44
  for(i=0; i < TxBuffCount; i++)
 800b3f8:	b31b      	cbz	r3, 800b442 <HAL_ETH_DMATxDescListInit+0x6a>
 800b3fa:	4614      	mov	r4, r2
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800b3fc:	f8d8 a01c 	ldr.w	sl, [r8, #28]
    if(i < (TxBuffCount-1))
 800b400:	f103 39ff 	add.w	r9, r3, #4294967295
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 800b404:	460a      	mov	r2, r1
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 800b406:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    if(i < (TxBuffCount-1))
 800b40a:	f10c 36ff 	add.w	r6, ip, #4294967295
 800b40e:	f102 0e20 	add.w	lr, r2, #32
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 800b412:	460d      	mov	r5, r1
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 800b414:	6010      	str	r0, [r2, #0]
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 800b416:	6094      	str	r4, [r2, #8]
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800b418:	f1ba 0f00 	cmp.w	sl, #0
 800b41c:	d103      	bne.n	800b426 <HAL_ETH_DMATxDescListInit+0x4e>
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 800b41e:	6817      	ldr	r7, [r2, #0]
 800b420:	f447 0740 	orr.w	r7, r7, #12582912	; 0xc00000
 800b424:	6017      	str	r7, [r2, #0]
    if(i < (TxBuffCount-1))
 800b426:	454e      	cmp	r6, r9
  for(i=0; i < TxBuffCount; i++)
 800b428:	f204 54f4 	addw	r4, r4, #1524	; 0x5f4
 800b42c:	bf34      	ite	cc
 800b42e:	4675      	movcc	r5, lr
 800b430:	f102 0e20 	addcs.w	lr, r2, #32
 800b434:	4563      	cmp	r3, ip
 800b436:	60d5      	str	r5, [r2, #12]
 800b438:	f10c 0501 	add.w	r5, ip, #1
 800b43c:	4672      	mov	r2, lr
 800b43e:	46ac      	mov	ip, r5
 800b440:	d8e3      	bhi.n	800b40a <HAL_ETH_DMATxDescListInit+0x32>
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 800b442:	f8d8 3000 	ldr.w	r3, [r8]
  __HAL_UNLOCK(heth);
 800b446:	2200      	movs	r2, #0
  heth->State= HAL_ETH_STATE_READY;
 800b448:	2001      	movs	r0, #1
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 800b44a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b44e:	6119      	str	r1, [r3, #16]
  heth->State= HAL_ETH_STATE_READY;
 800b450:	f888 0044 	strb.w	r0, [r8, #68]	; 0x44
  return HAL_OK;
 800b454:	4610      	mov	r0, r2
  __HAL_UNLOCK(heth);
 800b456:	f888 2045 	strb.w	r2, [r8, #69]	; 0x45
}
 800b45a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(heth);
 800b45e:	2002      	movs	r0, #2
}
 800b460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800b464 <HAL_ETH_DMARxDescListInit>:
{
 800b464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b468:	4606      	mov	r6, r0
  __HAL_LOCK(heth);
 800b46a:	f890 0045 	ldrb.w	r0, [r0, #69]	; 0x45
 800b46e:	2801      	cmp	r0, #1
 800b470:	d033      	beq.n	800b4da <HAL_ETH_DMARxDescListInit+0x76>
 800b472:	f04f 0c01 	mov.w	ip, #1
  heth->State = HAL_ETH_STATE_BUSY;
 800b476:	2002      	movs	r0, #2
  heth->RxDesc = DMARxDescTab; 
 800b478:	62b1      	str	r1, [r6, #40]	; 0x28
  __HAL_LOCK(heth);
 800b47a:	f886 c045 	strb.w	ip, [r6, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 800b47e:	f886 0044 	strb.w	r0, [r6, #68]	; 0x44
  for(i=0; i < RxBuffCount; i++)
 800b482:	b1eb      	cbz	r3, 800b4c0 <HAL_ETH_DMARxDescListInit+0x5c>
 800b484:	4614      	mov	r4, r2
    if(i < (RxBuffCount-1))
 800b486:	f103 38ff 	add.w	r8, r3, #4294967295
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 800b48a:	460a      	mov	r2, r1
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 800b48c:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 800b490:	f244 50f4 	movw	r0, #17908	; 0x45f4
    if(i < (RxBuffCount-1))
 800b494:	f10c 3eff 	add.w	lr, ip, #4294967295
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 800b498:	460d      	mov	r5, r1
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 800b49a:	6094      	str	r4, [r2, #8]
  for(i=0; i < RxBuffCount; i++)
 800b49c:	f204 54f4 	addw	r4, r4, #1524	; 0x5f4
    if(i < (RxBuffCount-1))
 800b4a0:	45c6      	cmp	lr, r8
 800b4a2:	f102 0e20 	add.w	lr, r2, #32
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 800b4a6:	6017      	str	r7, [r2, #0]
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 800b4a8:	bf34      	ite	cc
 800b4aa:	4675      	movcc	r5, lr
 800b4ac:	f102 0e20 	addcs.w	lr, r2, #32
  for(i=0; i < RxBuffCount; i++)
 800b4b0:	4563      	cmp	r3, ip
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 800b4b2:	6050      	str	r0, [r2, #4]
    if(i < (RxBuffCount-1))
 800b4b4:	60d5      	str	r5, [r2, #12]
  for(i=0; i < RxBuffCount; i++)
 800b4b6:	f10c 0501 	add.w	r5, ip, #1
 800b4ba:	4672      	mov	r2, lr
 800b4bc:	46ac      	mov	ip, r5
 800b4be:	d8e9      	bhi.n	800b494 <HAL_ETH_DMARxDescListInit+0x30>
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 800b4c0:	6833      	ldr	r3, [r6, #0]
  __HAL_UNLOCK(heth);
 800b4c2:	2200      	movs	r2, #0
  heth->State= HAL_ETH_STATE_READY;
 800b4c4:	2001      	movs	r0, #1
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 800b4c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b4ca:	60d9      	str	r1, [r3, #12]
  heth->State= HAL_ETH_STATE_READY;
 800b4cc:	f886 0044 	strb.w	r0, [r6, #68]	; 0x44
  return HAL_OK;
 800b4d0:	4610      	mov	r0, r2
  __HAL_UNLOCK(heth);
 800b4d2:	f886 2045 	strb.w	r2, [r6, #69]	; 0x45
}
 800b4d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(heth);
 800b4da:	2002      	movs	r0, #2
}
 800b4dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b4e0 <HAL_ETH_TransmitFrame>:
  __HAL_LOCK(heth);
 800b4e0:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800b4e4:	2b01      	cmp	r3, #1
 800b4e6:	d078      	beq.n	800b5da <HAL_ETH_TransmitFrame+0xfa>
 800b4e8:	f04f 0c01 	mov.w	ip, #1
  heth->State = HAL_ETH_STATE_BUSY;
 800b4ec:	2302      	movs	r3, #2
 800b4ee:	4602      	mov	r2, r0
  __HAL_LOCK(heth);
 800b4f0:	f880 c045 	strb.w	ip, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 800b4f4:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  if (FrameLength == 0) 
 800b4f8:	2900      	cmp	r1, #0
 800b4fa:	d03c      	beq.n	800b576 <HAL_ETH_TransmitFrame+0x96>
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800b4fc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800b4fe:	6818      	ldr	r0, [r3, #0]
 800b500:	2800      	cmp	r0, #0
 800b502:	db60      	blt.n	800b5c6 <HAL_ETH_TransmitFrame+0xe6>
  if (FrameLength > ETH_TX_BUF_SIZE)
 800b504:	f240 50f4 	movw	r0, #1524	; 0x5f4
 800b508:	4281      	cmp	r1, r0
{
 800b50a:	b530      	push	{r4, r5, lr}
  if (FrameLength > ETH_TX_BUF_SIZE)
 800b50c:	d93c      	bls.n	800b588 <HAL_ETH_TransmitFrame+0xa8>
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 800b50e:	4c34      	ldr	r4, [pc, #208]	; (800b5e0 <HAL_ETH_TransmitFrame+0x100>)
 800b510:	fba4 4c01 	umull	r4, ip, r4, r1
 800b514:	ea4f 2c9c 	mov.w	ip, ip, lsr #10
    if (FrameLength % ETH_TX_BUF_SIZE) 
 800b518:	fb00 101c 	mls	r0, r0, ip, r1
 800b51c:	2800      	cmp	r0, #0
 800b51e:	d030      	beq.n	800b582 <HAL_ETH_TransmitFrame+0xa2>
      bufcount++;
 800b520:	f10c 0c01 	add.w	ip, ip, #1
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 800b524:	482f      	ldr	r0, [pc, #188]	; (800b5e4 <HAL_ETH_TransmitFrame+0x104>)
 800b526:	f201 51f4 	addw	r1, r1, #1524	; 0x5f4
    for (i=0; i< bufcount; i++)
 800b52a:	2400      	movs	r4, #0
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800b52c:	f240 55f4 	movw	r5, #1524	; 0x5f4
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 800b530:	fb00 110c 	mla	r1, r0, ip, r1
      if (i == (bufcount-1))
 800b534:	f10c 3eff 	add.w	lr, ip, #4294967295
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 800b538:	f3c1 010c 	ubfx	r1, r1, #0, #13
 800b53c:	e00f      	b.n	800b55e <HAL_ETH_TransmitFrame+0x7e>
      if (i == (bufcount-1))
 800b53e:	45a6      	cmp	lr, r4
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800b540:	605d      	str	r5, [r3, #4]
      if (i == (bufcount-1))
 800b542:	d104      	bne.n	800b54e <HAL_ETH_TransmitFrame+0x6e>
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 800b544:	6818      	ldr	r0, [r3, #0]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 800b546:	6059      	str	r1, [r3, #4]
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 800b548:	f040 5000 	orr.w	r0, r0, #536870912	; 0x20000000
 800b54c:	6018      	str	r0, [r3, #0]
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800b54e:	6818      	ldr	r0, [r3, #0]
    for (i=0; i< bufcount; i++)
 800b550:	3401      	adds	r4, #1
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800b552:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
    for (i=0; i< bufcount; i++)
 800b556:	4564      	cmp	r4, ip
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800b558:	6018      	str	r0, [r3, #0]
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 800b55a:	68db      	ldr	r3, [r3, #12]
    for (i=0; i< bufcount; i++)
 800b55c:	d03b      	beq.n	800b5d6 <HAL_ETH_TransmitFrame+0xf6>
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 800b55e:	6818      	ldr	r0, [r3, #0]
 800b560:	f020 5040 	bic.w	r0, r0, #805306368	; 0x30000000
 800b564:	6018      	str	r0, [r3, #0]
      if (i == 0) 
 800b566:	2c00      	cmp	r4, #0
 800b568:	d1e9      	bne.n	800b53e <HAL_ETH_TransmitFrame+0x5e>
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 800b56a:	6818      	ldr	r0, [r3, #0]
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800b56c:	605d      	str	r5, [r3, #4]
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 800b56e:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 800b572:	6018      	str	r0, [r3, #0]
      if (i == (bufcount-1))
 800b574:	e7eb      	b.n	800b54e <HAL_ETH_TransmitFrame+0x6e>
    return  HAL_ERROR;                                    
 800b576:	4660      	mov	r0, ip
    heth->State = HAL_ETH_STATE_READY;
 800b578:	f882 c044 	strb.w	ip, [r2, #68]	; 0x44
    __HAL_UNLOCK(heth);
 800b57c:	f882 1045 	strb.w	r1, [r2, #69]	; 0x45
    return  HAL_ERROR;                                    
 800b580:	4770      	bx	lr
  if (bufcount == 1)
 800b582:	f1bc 0f01 	cmp.w	ip, #1
 800b586:	d1cd      	bne.n	800b524 <HAL_ETH_TransmitFrame+0x44>
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 800b588:	6818      	ldr	r0, [r3, #0]
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 800b58a:	f3c1 010c 	ubfx	r1, r1, #0, #13
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 800b58e:	68dc      	ldr	r4, [r3, #12]
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 800b590:	f040 5040 	orr.w	r0, r0, #805306368	; 0x30000000
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 800b594:	6059      	str	r1, [r3, #4]
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 800b596:	6018      	str	r0, [r3, #0]
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800b598:	6819      	ldr	r1, [r3, #0]
 800b59a:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800b59e:	6019      	str	r1, [r3, #0]
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 800b5a0:	62d4      	str	r4, [r2, #44]	; 0x2c
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 800b5a2:	6813      	ldr	r3, [r2, #0]
 800b5a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5a8:	6959      	ldr	r1, [r3, #20]
 800b5aa:	0749      	lsls	r1, r1, #29
 800b5ac:	d503      	bpl.n	800b5b6 <HAL_ETH_TransmitFrame+0xd6>
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800b5ae:	2004      	movs	r0, #4
    (heth->Instance)->DMATPDR = 0;
 800b5b0:	2100      	movs	r1, #0
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800b5b2:	6158      	str	r0, [r3, #20]
    (heth->Instance)->DMATPDR = 0;
 800b5b4:	6059      	str	r1, [r3, #4]
  __HAL_UNLOCK(heth);
 800b5b6:	2300      	movs	r3, #0
  heth->State = HAL_ETH_STATE_READY;
 800b5b8:	2101      	movs	r1, #1
  return HAL_OK;
 800b5ba:	4618      	mov	r0, r3
  heth->State = HAL_ETH_STATE_READY;
 800b5bc:	f882 1044 	strb.w	r1, [r2, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800b5c0:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
}
 800b5c4:	bd30      	pop	{r4, r5, pc}
    heth->State = HAL_ETH_STATE_BUSY_TX;
 800b5c6:	2112      	movs	r1, #18
    __HAL_UNLOCK(heth);
 800b5c8:	2300      	movs	r3, #0
    return HAL_ERROR;
 800b5ca:	4660      	mov	r0, ip
    heth->State = HAL_ETH_STATE_BUSY_TX;
 800b5cc:	f882 1044 	strb.w	r1, [r2, #68]	; 0x44
    __HAL_UNLOCK(heth);
 800b5d0:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
    return HAL_ERROR;
 800b5d4:	4770      	bx	lr
 800b5d6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b5d8:	e7e3      	b.n	800b5a2 <HAL_ETH_TransmitFrame+0xc2>
  __HAL_LOCK(heth);
 800b5da:	2002      	movs	r0, #2
}
 800b5dc:	4770      	bx	lr
 800b5de:	bf00      	nop
 800b5e0:	ac02b00b 	.word	0xac02b00b
 800b5e4:	fffffa0c 	.word	0xfffffa0c

0800b5e8 <HAL_ETH_GetReceivedFrame_IT>:
  __HAL_LOCK(heth);
 800b5e8:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800b5ec:	2b01      	cmp	r3, #1
 800b5ee:	d02f      	beq.n	800b650 <HAL_ETH_GetReceivedFrame_IT+0x68>
  heth->State = HAL_ETH_STATE_BUSY;
 800b5f0:	2102      	movs	r1, #2
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800b5f2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800b5f4:	4602      	mov	r2, r0
{
 800b5f6:	b430      	push	{r4, r5}
  __HAL_LOCK(heth);
 800b5f8:	2401      	movs	r4, #1
  heth->State = HAL_ETH_STATE_BUSY;
 800b5fa:	f880 1044 	strb.w	r1, [r0, #68]	; 0x44
  __HAL_LOCK(heth);
 800b5fe:	f880 4045 	strb.w	r4, [r0, #69]	; 0x45
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800b602:	6819      	ldr	r1, [r3, #0]
 800b604:	2900      	cmp	r1, #0
 800b606:	db15      	blt.n	800b634 <HAL_ETH_GetReceivedFrame_IT+0x4c>
  uint32_t descriptorscancounter = 0;
 800b608:	2000      	movs	r0, #0
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 800b60a:	6819      	ldr	r1, [r3, #0]
    descriptorscancounter++;
 800b60c:	3001      	adds	r0, #1
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 800b60e:	f401 7140 	and.w	r1, r1, #768	; 0x300
 800b612:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800b616:	d016      	beq.n	800b646 <HAL_ETH_GetReceivedFrame_IT+0x5e>
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 800b618:	6819      	ldr	r1, [r3, #0]
 800b61a:	f411 7f40 	tst.w	r1, #768	; 0x300
      (heth->RxFrameInfos.SegCount)++;
 800b61e:	6b91      	ldr	r1, [r2, #56]	; 0x38
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 800b620:	d118      	bne.n	800b654 <HAL_ETH_GetReceivedFrame_IT+0x6c>
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 800b622:	68db      	ldr	r3, [r3, #12]
      (heth->RxFrameInfos.SegCount)++;
 800b624:	3101      	adds	r1, #1
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 800b626:	6293      	str	r3, [r2, #40]	; 0x28
      (heth->RxFrameInfos.SegCount)++;
 800b628:	6391      	str	r1, [r2, #56]	; 0x38
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800b62a:	6819      	ldr	r1, [r3, #0]
 800b62c:	2900      	cmp	r1, #0
 800b62e:	db01      	blt.n	800b634 <HAL_ETH_GetReceivedFrame_IT+0x4c>
 800b630:	2804      	cmp	r0, #4
 800b632:	d1ea      	bne.n	800b60a <HAL_ETH_GetReceivedFrame_IT+0x22>
  heth->State = HAL_ETH_STATE_READY;
 800b634:	2301      	movs	r3, #1
  __HAL_UNLOCK(heth);
 800b636:	2100      	movs	r1, #0
  return HAL_ERROR;
 800b638:	4618      	mov	r0, r3
  heth->State = HAL_ETH_STATE_READY;
 800b63a:	f882 3044 	strb.w	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800b63e:	f882 1045 	strb.w	r1, [r2, #69]	; 0x45
}
 800b642:	bc30      	pop	{r4, r5}
 800b644:	4770      	bx	lr
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 800b646:	6313      	str	r3, [r2, #48]	; 0x30
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 800b648:	68db      	ldr	r3, [r3, #12]
      heth->RxFrameInfos.SegCount = 1;   
 800b64a:	6394      	str	r4, [r2, #56]	; 0x38
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 800b64c:	6293      	str	r3, [r2, #40]	; 0x28
 800b64e:	e7ec      	b.n	800b62a <HAL_ETH_GetReceivedFrame_IT+0x42>
  __HAL_LOCK(heth);
 800b650:	2002      	movs	r0, #2
}
 800b652:	4770      	bx	lr
      (heth->RxFrameInfos.SegCount)++;
 800b654:	3101      	adds	r1, #1
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 800b656:	6353      	str	r3, [r2, #52]	; 0x34
      if ((heth->RxFrameInfos.SegCount) == 1)
 800b658:	2901      	cmp	r1, #1
      (heth->RxFrameInfos.SegCount)++;
 800b65a:	6391      	str	r1, [r2, #56]	; 0x38
      if ((heth->RxFrameInfos.SegCount) == 1)
 800b65c:	d011      	beq.n	800b682 <HAL_ETH_GetReceivedFrame_IT+0x9a>
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 800b65e:	6b10      	ldr	r0, [r2, #48]	; 0x30
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 800b660:	6819      	ldr	r1, [r3, #0]
      __HAL_UNLOCK(heth);
 800b662:	2400      	movs	r4, #0
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 800b664:	6885      	ldr	r5, [r0, #8]
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 800b666:	68d8      	ldr	r0, [r3, #12]
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 800b668:	f3c1 430d 	ubfx	r3, r1, #16, #14
      heth->State = HAL_ETH_STATE_READY;
 800b66c:	2101      	movs	r1, #1
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 800b66e:	6415      	str	r5, [r2, #64]	; 0x40
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 800b670:	3b04      	subs	r3, #4
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 800b672:	6290      	str	r0, [r2, #40]	; 0x28
      heth->State = HAL_ETH_STATE_READY;
 800b674:	f882 1044 	strb.w	r1, [r2, #68]	; 0x44
      return HAL_OK;
 800b678:	4620      	mov	r0, r4
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 800b67a:	63d3      	str	r3, [r2, #60]	; 0x3c
      __HAL_UNLOCK(heth);
 800b67c:	f882 4045 	strb.w	r4, [r2, #69]	; 0x45
      return HAL_OK;
 800b680:	e7df      	b.n	800b642 <HAL_ETH_GetReceivedFrame_IT+0x5a>
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 800b682:	4618      	mov	r0, r3
 800b684:	6313      	str	r3, [r2, #48]	; 0x30
 800b686:	e7eb      	b.n	800b660 <HAL_ETH_GetReceivedFrame_IT+0x78>

0800b688 <HAL_ETH_TxCpltCallback>:
 800b688:	4770      	bx	lr
 800b68a:	bf00      	nop

0800b68c <HAL_ETH_ErrorCallback>:
 800b68c:	4770      	bx	lr
 800b68e:	bf00      	nop

0800b690 <HAL_ETH_IRQHandler>:
{
 800b690:	b538      	push	{r3, r4, r5, lr}
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 800b692:	6803      	ldr	r3, [r0, #0]
{
 800b694:	4604      	mov	r4, r0
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 800b696:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b69a:	695d      	ldr	r5, [r3, #20]
 800b69c:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 800b6a0:	d125      	bne.n	800b6ee <HAL_ETH_IRQHandler+0x5e>
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 800b6a2:	695a      	ldr	r2, [r3, #20]
 800b6a4:	07d2      	lsls	r2, r2, #31
 800b6a6:	d416      	bmi.n	800b6d6 <HAL_ETH_IRQHandler+0x46>
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 800b6a8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800b6ac:	615a      	str	r2, [r3, #20]
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 800b6ae:	695b      	ldr	r3, [r3, #20]
 800b6b0:	041b      	lsls	r3, r3, #16
 800b6b2:	d400      	bmi.n	800b6b6 <HAL_ETH_IRQHandler+0x26>
}
 800b6b4:	bd38      	pop	{r3, r4, r5, pc}
    HAL_ETH_ErrorCallback(heth);
 800b6b6:	4620      	mov	r0, r4
 800b6b8:	f7ff ffe8 	bl	800b68c <HAL_ETH_ErrorCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 800b6bc:	6823      	ldr	r3, [r4, #0]
 800b6be:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    heth->State = HAL_ETH_STATE_READY;
 800b6c2:	2101      	movs	r1, #1
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 800b6c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
    __HAL_UNLOCK(heth);
 800b6c8:	2200      	movs	r2, #0
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 800b6ca:	6158      	str	r0, [r3, #20]
    heth->State = HAL_ETH_STATE_READY;
 800b6cc:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 800b6d0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
}
 800b6d4:	bd38      	pop	{r3, r4, r5, pc}
    HAL_ETH_TxCpltCallback(heth);
 800b6d6:	f7ff ffd7 	bl	800b688 <HAL_ETH_TxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 800b6da:	6823      	ldr	r3, [r4, #0]
 800b6dc:	2201      	movs	r2, #1
 800b6de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b6e2:	615a      	str	r2, [r3, #20]
    heth->State = HAL_ETH_STATE_READY;
 800b6e4:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 800b6e8:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 800b6ec:	e7dc      	b.n	800b6a8 <HAL_ETH_IRQHandler+0x18>
    HAL_ETH_RxCpltCallback(heth);
 800b6ee:	f009 ff4f 	bl	8015590 <HAL_ETH_RxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 800b6f2:	6823      	ldr	r3, [r4, #0]
 800b6f4:	2040      	movs	r0, #64	; 0x40
    heth->State = HAL_ETH_STATE_READY;
 800b6f6:	2101      	movs	r1, #1
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 800b6f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
    __HAL_UNLOCK(heth);
 800b6fc:	2200      	movs	r2, #0
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 800b6fe:	6158      	str	r0, [r3, #20]
    heth->State = HAL_ETH_STATE_READY;
 800b700:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 800b704:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800b708:	e7ce      	b.n	800b6a8 <HAL_ETH_IRQHandler+0x18>
 800b70a:	bf00      	nop

0800b70c <HAL_ETH_ReadPHYRegister>:
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 800b70c:	8a03      	ldrh	r3, [r0, #16]
 800b70e:	2b20      	cmp	r3, #32
{
 800b710:	b570      	push	{r4, r5, r6, lr}
 800b712:	4604      	mov	r4, r0
 800b714:	460e      	mov	r6, r1
 800b716:	4615      	mov	r5, r2
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 800b718:	d834      	bhi.n	800b784 <HAL_ETH_ReadPHYRegister+0x78>
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 800b71a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800b71e:	2b82      	cmp	r3, #130	; 0x82
 800b720:	d039      	beq.n	800b796 <HAL_ETH_ReadPHYRegister+0x8a>
  heth->State = HAL_ETH_STATE_BUSY_RD;
 800b722:	2382      	movs	r3, #130	; 0x82
  tmpreg = heth->Instance->MACMIIAR;
 800b724:	6820      	ldr	r0, [r4, #0]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 800b726:	01b1      	lsls	r1, r6, #6
  heth->State = HAL_ETH_STATE_BUSY_RD;
 800b728:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800b72c:	8a23      	ldrh	r3, [r4, #16]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 800b72e:	f401 61f8 	and.w	r1, r1, #1984	; 0x7c0
  tmpreg = heth->Instance->MACMIIAR;
 800b732:	6902      	ldr	r2, [r0, #16]
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800b734:	02db      	lsls	r3, r3, #11
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 800b736:	f002 021c 	and.w	r2, r2, #28
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800b73a:	b29b      	uxth	r3, r3
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 800b73c:	430b      	orrs	r3, r1
 800b73e:	4313      	orrs	r3, r2
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 800b740:	f043 0301 	orr.w	r3, r3, #1
  heth->Instance->MACMIIAR = tmpreg;
 800b744:	6103      	str	r3, [r0, #16]
  tickstart = HAL_GetTick();
 800b746:	f7fd fd9d 	bl	8009284 <HAL_GetTick>
 800b74a:	4606      	mov	r6, r0
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800b74c:	e004      	b.n	800b758 <HAL_ETH_ReadPHYRegister+0x4c>
    tmpreg = heth->Instance->MACMIIAR;
 800b74e:	6821      	ldr	r1, [r4, #0]
 800b750:	690b      	ldr	r3, [r1, #16]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800b752:	f013 0301 	ands.w	r3, r3, #1
 800b756:	d00d      	beq.n	800b774 <HAL_ETH_ReadPHYRegister+0x68>
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 800b758:	f7fd fd94 	bl	8009284 <HAL_GetTick>
 800b75c:	1b83      	subs	r3, r0, r6
 800b75e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b762:	d3f4      	bcc.n	800b74e <HAL_ETH_ReadPHYRegister+0x42>
      heth->State= HAL_ETH_STATE_READY;
 800b764:	2201      	movs	r2, #1
      __HAL_UNLOCK(heth);
 800b766:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 800b768:	2003      	movs	r0, #3
      heth->State= HAL_ETH_STATE_READY;
 800b76a:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 800b76e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 800b772:	bd70      	pop	{r4, r5, r6, pc}
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800b774:	694a      	ldr	r2, [r1, #20]
  heth->State = HAL_ETH_STATE_READY;
 800b776:	2101      	movs	r1, #1
  return HAL_OK;
 800b778:	4618      	mov	r0, r3
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800b77a:	b292      	uxth	r2, r2
 800b77c:	602a      	str	r2, [r5, #0]
  heth->State = HAL_ETH_STATE_READY;
 800b77e:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
}
 800b782:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 800b784:	f240 5116 	movw	r1, #1302	; 0x516
 800b788:	4804      	ldr	r0, [pc, #16]	; (800b79c <HAL_ETH_ReadPHYRegister+0x90>)
 800b78a:	f7fa f82b 	bl	80057e4 <assert_failed>
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 800b78e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800b792:	2b82      	cmp	r3, #130	; 0x82
 800b794:	d1c5      	bne.n	800b722 <HAL_ETH_ReadPHYRegister+0x16>
    return HAL_BUSY;
 800b796:	2002      	movs	r0, #2
}
 800b798:	bd70      	pop	{r4, r5, r6, pc}
 800b79a:	bf00      	nop
 800b79c:	0802e1d8 	.word	0x0802e1d8

0800b7a0 <HAL_ETH_WritePHYRegister>:
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 800b7a0:	8a03      	ldrh	r3, [r0, #16]
 800b7a2:	2b20      	cmp	r3, #32
{
 800b7a4:	b570      	push	{r4, r5, r6, lr}
 800b7a6:	4604      	mov	r4, r0
 800b7a8:	460d      	mov	r5, r1
 800b7aa:	4616      	mov	r6, r2
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 800b7ac:	d833      	bhi.n	800b816 <HAL_ETH_WritePHYRegister+0x76>
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 800b7ae:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800b7b2:	2b42      	cmp	r3, #66	; 0x42
 800b7b4:	d038      	beq.n	800b828 <HAL_ETH_WritePHYRegister+0x88>
  heth->State = HAL_ETH_STATE_BUSY_WR;
 800b7b6:	2342      	movs	r3, #66	; 0x42
  tmpreg = heth->Instance->MACMIIAR;
 800b7b8:	6820      	ldr	r0, [r4, #0]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 800b7ba:	01a9      	lsls	r1, r5, #6
  heth->State = HAL_ETH_STATE_BUSY_WR;
 800b7bc:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  tmpreg = heth->Instance->MACMIIAR;
 800b7c0:	b2b6      	uxth	r6, r6
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 800b7c2:	8a23      	ldrh	r3, [r4, #16]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 800b7c4:	f401 61f8 	and.w	r1, r1, #1984	; 0x7c0
  tmpreg = heth->Instance->MACMIIAR;
 800b7c8:	6905      	ldr	r5, [r0, #16]
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 800b7ca:	02db      	lsls	r3, r3, #11
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 800b7cc:	6146      	str	r6, [r0, #20]
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 800b7ce:	f005 051c 	and.w	r5, r5, #28
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 800b7d2:	b29b      	uxth	r3, r3
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 800b7d4:	430b      	orrs	r3, r1
 800b7d6:	432b      	orrs	r3, r5
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 800b7d8:	f043 0303 	orr.w	r3, r3, #3
  heth->Instance->MACMIIAR = tmpreg;
 800b7dc:	6103      	str	r3, [r0, #16]
  tickstart = HAL_GetTick();
 800b7de:	f7fd fd51 	bl	8009284 <HAL_GetTick>
 800b7e2:	4605      	mov	r5, r0
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800b7e4:	e004      	b.n	800b7f0 <HAL_ETH_WritePHYRegister+0x50>
    tmpreg = heth->Instance->MACMIIAR;
 800b7e6:	6823      	ldr	r3, [r4, #0]
 800b7e8:	691b      	ldr	r3, [r3, #16]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800b7ea:	f013 0301 	ands.w	r3, r3, #1
 800b7ee:	d00d      	beq.n	800b80c <HAL_ETH_WritePHYRegister+0x6c>
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 800b7f0:	f7fd fd48 	bl	8009284 <HAL_GetTick>
 800b7f4:	1b43      	subs	r3, r0, r5
 800b7f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b7fa:	d3f4      	bcc.n	800b7e6 <HAL_ETH_WritePHYRegister+0x46>
      heth->State= HAL_ETH_STATE_READY;
 800b7fc:	2201      	movs	r2, #1
      __HAL_UNLOCK(heth);
 800b7fe:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 800b800:	2003      	movs	r0, #3
      heth->State= HAL_ETH_STATE_READY;
 800b802:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 800b806:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 800b80a:	bd70      	pop	{r4, r5, r6, pc}
  heth->State = HAL_ETH_STATE_READY;
 800b80c:	2201      	movs	r2, #1
  return HAL_OK; 
 800b80e:	4618      	mov	r0, r3
  heth->State = HAL_ETH_STATE_READY;
 800b810:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
}
 800b814:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 800b816:	f240 515e 	movw	r1, #1374	; 0x55e
 800b81a:	4804      	ldr	r0, [pc, #16]	; (800b82c <HAL_ETH_WritePHYRegister+0x8c>)
 800b81c:	f7f9 ffe2 	bl	80057e4 <assert_failed>
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 800b820:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800b824:	2b42      	cmp	r3, #66	; 0x42
 800b826:	d1c6      	bne.n	800b7b6 <HAL_ETH_WritePHYRegister+0x16>
    return HAL_BUSY;
 800b828:	2002      	movs	r0, #2
}
 800b82a:	bd70      	pop	{r4, r5, r6, pc}
 800b82c:	0802e1d8 	.word	0x0802e1d8

0800b830 <HAL_ETH_Init>:
{
 800b830:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tempreg = 0, phyreg = 0;
 800b832:	2300      	movs	r3, #0
{
 800b834:	b083      	sub	sp, #12
  uint32_t tempreg = 0, phyreg = 0;
 800b836:	9300      	str	r3, [sp, #0]
  if(heth == NULL)
 800b838:	2800      	cmp	r0, #0
 800b83a:	f000 80f5 	beq.w	800ba28 <HAL_ETH_Init+0x1f8>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
 800b83e:	6843      	ldr	r3, [r0, #4]
 800b840:	4604      	mov	r4, r0
 800b842:	2b01      	cmp	r3, #1
 800b844:	f200 809c 	bhi.w	800b980 <HAL_ETH_Init+0x150>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 800b848:	69a3      	ldr	r3, [r4, #24]
 800b84a:	2b01      	cmp	r3, #1
 800b84c:	f200 808f 	bhi.w	800b96e <HAL_ETH_Init+0x13e>
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 800b850:	69e3      	ldr	r3, [r4, #28]
 800b852:	2b01      	cmp	r3, #1
 800b854:	d873      	bhi.n	800b93e <HAL_ETH_Init+0x10e>
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 800b856:	6a23      	ldr	r3, [r4, #32]
 800b858:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 800b85c:	d177      	bne.n	800b94e <HAL_ETH_Init+0x11e>
  if(heth->State == HAL_ETH_STATE_RESET)
 800b85e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800b862:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800b866:	2b00      	cmp	r3, #0
 800b868:	d07b      	beq.n	800b962 <HAL_ETH_Init+0x132>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b86a:	4b91      	ldr	r3, [pc, #580]	; (800bab0 <HAL_ETH_Init+0x280>)
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800b86c:	4a91      	ldr	r2, [pc, #580]	; (800bab4 <HAL_ETH_Init+0x284>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b86e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800b870:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800b874:	6459      	str	r1, [r3, #68]	; 0x44
 800b876:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b878:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b87c:	9301      	str	r3, [sp, #4]
 800b87e:	9901      	ldr	r1, [sp, #4]
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800b880:	6851      	ldr	r1, [r2, #4]
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800b882:	6823      	ldr	r3, [r4, #0]
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800b884:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800b888:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800b88c:	6051      	str	r1, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800b88e:	6851      	ldr	r1, [r2, #4]
 800b890:	6a20      	ldr	r0, [r4, #32]
 800b892:	4301      	orrs	r1, r0
 800b894:	6051      	str	r1, [r2, #4]
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800b896:	681a      	ldr	r2, [r3, #0]
 800b898:	f042 0201 	orr.w	r2, r2, #1
 800b89c:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800b89e:	f7fd fcf1 	bl	8009284 <HAL_GetTick>
 800b8a2:	4605      	mov	r5, r0
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800b8a4:	e005      	b.n	800b8b2 <HAL_ETH_Init+0x82>
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 800b8a6:	f7fd fced 	bl	8009284 <HAL_GetTick>
 800b8aa:	1b43      	subs	r3, r0, r5
 800b8ac:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800b8b0:	d86f      	bhi.n	800b992 <HAL_ETH_Init+0x162>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800b8b2:	6823      	ldr	r3, [r4, #0]
 800b8b4:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 800b8b8:	6812      	ldr	r2, [r2, #0]
 800b8ba:	07d0      	lsls	r0, r2, #31
 800b8bc:	d4f3      	bmi.n	800b8a6 <HAL_ETH_Init+0x76>
  tempreg = (heth->Instance)->MACMIIAR;
 800b8be:	691d      	ldr	r5, [r3, #16]
  hclk = HAL_RCC_GetHCLKFreq();
 800b8c0:	f003 faac 	bl	800ee1c <HAL_RCC_GetHCLKFreq>
  if((hclk >= 20000000)&&(hclk < 35000000))
 800b8c4:	4b7c      	ldr	r3, [pc, #496]	; (800bab8 <HAL_ETH_Init+0x288>)
 800b8c6:	4a7d      	ldr	r2, [pc, #500]	; (800babc <HAL_ETH_Init+0x28c>)
  tempreg &= ETH_MACMIIAR_CR_MASK;
 800b8c8:	f025 051c 	bic.w	r5, r5, #28
  if((hclk >= 20000000)&&(hclk < 35000000))
 800b8cc:	4403      	add	r3, r0
 800b8ce:	4293      	cmp	r3, r2
 800b8d0:	d274      	bcs.n	800b9bc <HAL_ETH_Init+0x18c>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800b8d2:	f045 0508 	orr.w	r5, r5, #8
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 800b8d6:	6823      	ldr	r3, [r4, #0]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800b8d8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800b8dc:	2100      	movs	r1, #0
 800b8de:	4620      	mov	r0, r4
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 800b8e0:	611d      	str	r5, [r3, #16]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800b8e2:	f7ff ff5d 	bl	800b7a0 <HAL_ETH_WritePHYRegister>
 800b8e6:	4605      	mov	r5, r0
 800b8e8:	2800      	cmp	r0, #0
 800b8ea:	d15c      	bne.n	800b9a6 <HAL_ETH_Init+0x176>
  HAL_Delay(PHY_RESET_DELAY);
 800b8ec:	20ff      	movs	r0, #255	; 0xff
 800b8ee:	f7fd fccf 	bl	8009290 <HAL_Delay>
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800b8f2:	6863      	ldr	r3, [r4, #4]
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d178      	bne.n	800b9ea <HAL_ETH_Init+0x1ba>
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
 800b8f8:	68a3      	ldr	r3, [r4, #8]
 800b8fa:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 800b8fe:	f040 809e 	bne.w	800ba3e <HAL_ETH_Init+0x20e>
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 800b902:	68e3      	ldr	r3, [r4, #12]
 800b904:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 800b908:	f040 8092 	bne.w	800ba30 <HAL_ETH_Init+0x200>
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 800b90c:	68a2      	ldr	r2, [r4, #8]
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 800b90e:	08db      	lsrs	r3, r3, #3
 800b910:	2100      	movs	r1, #0
 800b912:	4620      	mov	r0, r4
 800b914:	ea43 0252 	orr.w	r2, r3, r2, lsr #1
 800b918:	b292      	uxth	r2, r2
 800b91a:	f7ff ff41 	bl	800b7a0 <HAL_ETH_WritePHYRegister>
 800b91e:	2800      	cmp	r0, #0
 800b920:	d141      	bne.n	800b9a6 <HAL_ETH_Init+0x176>
    HAL_Delay(PHY_CONFIG_DELAY);
 800b922:	f640 70ff 	movw	r0, #4095	; 0xfff
 800b926:	f7fd fcb3 	bl	8009290 <HAL_Delay>
  ETH_MACDMAConfig(heth, err);
 800b92a:	4620      	mov	r0, r4
 800b92c:	2100      	movs	r1, #0
 800b92e:	f7ff fcdd 	bl	800b2ec <ETH_MACDMAConfig>
  heth->State= HAL_ETH_STATE_READY;
 800b932:	2301      	movs	r3, #1
}
 800b934:	4628      	mov	r0, r5
  heth->State= HAL_ETH_STATE_READY;
 800b936:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 800b93a:	b003      	add	sp, #12
 800b93c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 800b93e:	21e0      	movs	r1, #224	; 0xe0
 800b940:	485f      	ldr	r0, [pc, #380]	; (800bac0 <HAL_ETH_Init+0x290>)
 800b942:	f7f9 ff4f 	bl	80057e4 <assert_failed>
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 800b946:	6a23      	ldr	r3, [r4, #32]
 800b948:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 800b94c:	d087      	beq.n	800b85e <HAL_ETH_Init+0x2e>
 800b94e:	21e1      	movs	r1, #225	; 0xe1
 800b950:	485b      	ldr	r0, [pc, #364]	; (800bac0 <HAL_ETH_Init+0x290>)
 800b952:	f7f9 ff47 	bl	80057e4 <assert_failed>
  if(heth->State == HAL_ETH_STATE_RESET)
 800b956:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800b95a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d183      	bne.n	800b86a <HAL_ETH_Init+0x3a>
    HAL_ETH_MspInit(heth);
 800b962:	4620      	mov	r0, r4
    heth->Lock = HAL_UNLOCKED;
 800b964:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    HAL_ETH_MspInit(heth);
 800b968:	f009 fd84 	bl	8015474 <HAL_ETH_MspInit>
 800b96c:	e77d      	b.n	800b86a <HAL_ETH_Init+0x3a>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 800b96e:	21df      	movs	r1, #223	; 0xdf
 800b970:	4853      	ldr	r0, [pc, #332]	; (800bac0 <HAL_ETH_Init+0x290>)
 800b972:	f7f9 ff37 	bl	80057e4 <assert_failed>
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 800b976:	69e3      	ldr	r3, [r4, #28]
 800b978:	2b01      	cmp	r3, #1
 800b97a:	f67f af6c 	bls.w	800b856 <HAL_ETH_Init+0x26>
 800b97e:	e7de      	b.n	800b93e <HAL_ETH_Init+0x10e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
 800b980:	21de      	movs	r1, #222	; 0xde
 800b982:	484f      	ldr	r0, [pc, #316]	; (800bac0 <HAL_ETH_Init+0x290>)
 800b984:	f7f9 ff2e 	bl	80057e4 <assert_failed>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 800b988:	69a3      	ldr	r3, [r4, #24]
 800b98a:	2b01      	cmp	r3, #1
 800b98c:	f67f af60 	bls.w	800b850 <HAL_ETH_Init+0x20>
 800b990:	e7ed      	b.n	800b96e <HAL_ETH_Init+0x13e>
      heth->State= HAL_ETH_STATE_TIMEOUT;
 800b992:	2303      	movs	r3, #3
      __HAL_UNLOCK(heth);
 800b994:	2200      	movs	r2, #0
      return HAL_TIMEOUT;
 800b996:	461d      	mov	r5, r3
      heth->State= HAL_ETH_STATE_TIMEOUT;
 800b998:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 800b99c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
}
 800b9a0:	4628      	mov	r0, r5
 800b9a2:	b003      	add	sp, #12
 800b9a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ETH_MACDMAConfig(heth, err);
 800b9a6:	4620      	mov	r0, r4
 800b9a8:	2101      	movs	r1, #1
 800b9aa:	f7ff fc9f 	bl	800b2ec <ETH_MACDMAConfig>
      heth->State = HAL_ETH_STATE_READY;
 800b9ae:	2301      	movs	r3, #1
      return HAL_ERROR;
 800b9b0:	461d      	mov	r5, r3
      heth->State = HAL_ETH_STATE_READY;
 800b9b2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 800b9b6:	4628      	mov	r0, r5
 800b9b8:	b003      	add	sp, #12
 800b9ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if((hclk >= 35000000)&&(hclk < 60000000))
 800b9bc:	4b41      	ldr	r3, [pc, #260]	; (800bac4 <HAL_ETH_Init+0x294>)
 800b9be:	4a42      	ldr	r2, [pc, #264]	; (800bac8 <HAL_ETH_Init+0x298>)
 800b9c0:	4403      	add	r3, r0
 800b9c2:	4293      	cmp	r3, r2
 800b9c4:	d90e      	bls.n	800b9e4 <HAL_ETH_Init+0x1b4>
  else if((hclk >= 60000000)&&(hclk < 100000000))
 800b9c6:	4b41      	ldr	r3, [pc, #260]	; (800bacc <HAL_ETH_Init+0x29c>)
 800b9c8:	4a41      	ldr	r2, [pc, #260]	; (800bad0 <HAL_ETH_Init+0x2a0>)
 800b9ca:	4403      	add	r3, r0
 800b9cc:	4293      	cmp	r3, r2
 800b9ce:	d382      	bcc.n	800b8d6 <HAL_ETH_Init+0xa6>
  else if((hclk >= 100000000)&&(hclk < 150000000))
 800b9d0:	4b40      	ldr	r3, [pc, #256]	; (800bad4 <HAL_ETH_Init+0x2a4>)
 800b9d2:	4a41      	ldr	r2, [pc, #260]	; (800bad8 <HAL_ETH_Init+0x2a8>)
 800b9d4:	4403      	add	r3, r0
 800b9d6:	4293      	cmp	r3, r2
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800b9d8:	bf94      	ite	ls
 800b9da:	f045 0504 	orrls.w	r5, r5, #4
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 800b9de:	f045 0510 	orrhi.w	r5, r5, #16
 800b9e2:	e778      	b.n	800b8d6 <HAL_ETH_Init+0xa6>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 800b9e4:	f045 050c 	orr.w	r5, r5, #12
 800b9e8:	e775      	b.n	800b8d6 <HAL_ETH_Init+0xa6>
    tickstart = HAL_GetTick();
 800b9ea:	f7fd fc4b 	bl	8009284 <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 800b9ee:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800b9f2:	4606      	mov	r6, r0
 800b9f4:	e002      	b.n	800b9fc <HAL_ETH_Init+0x1cc>
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 800b9f6:	9b00      	ldr	r3, [sp, #0]
 800b9f8:	0759      	lsls	r1, r3, #29
 800b9fa:	d426      	bmi.n	800ba4a <HAL_ETH_Init+0x21a>
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800b9fc:	466a      	mov	r2, sp
 800b9fe:	2101      	movs	r1, #1
 800ba00:	4620      	mov	r0, r4
 800ba02:	f7ff fe83 	bl	800b70c <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 800ba06:	f7fd fc3d 	bl	8009284 <HAL_GetTick>
 800ba0a:	1b80      	subs	r0, r0, r6
 800ba0c:	42b8      	cmp	r0, r7
 800ba0e:	d9f2      	bls.n	800b9f6 <HAL_ETH_Init+0x1c6>
        ETH_MACDMAConfig(heth, err);
 800ba10:	2101      	movs	r1, #1
 800ba12:	4620      	mov	r0, r4
 800ba14:	f7ff fc6a 	bl	800b2ec <ETH_MACDMAConfig>
        heth->State= HAL_ETH_STATE_READY;
 800ba18:	2201      	movs	r2, #1
        __HAL_UNLOCK(heth);
 800ba1a:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 800ba1c:	2503      	movs	r5, #3
        heth->State= HAL_ETH_STATE_READY;
 800ba1e:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
        __HAL_UNLOCK(heth);
 800ba22:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
        return HAL_TIMEOUT;
 800ba26:	e7bb      	b.n	800b9a0 <HAL_ETH_Init+0x170>
    return HAL_ERROR;
 800ba28:	2501      	movs	r5, #1
}
 800ba2a:	4628      	mov	r0, r5
 800ba2c:	b003      	add	sp, #12
 800ba2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 800ba30:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 800ba34:	4822      	ldr	r0, [pc, #136]	; (800bac0 <HAL_ETH_Init+0x290>)
 800ba36:	f7f9 fed5 	bl	80057e4 <assert_failed>
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 800ba3a:	68e3      	ldr	r3, [r4, #12]
 800ba3c:	e766      	b.n	800b90c <HAL_ETH_Init+0xdc>
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
 800ba3e:	f240 11c5 	movw	r1, #453	; 0x1c5
 800ba42:	481f      	ldr	r0, [pc, #124]	; (800bac0 <HAL_ETH_Init+0x290>)
 800ba44:	f7f9 fece 	bl	80057e4 <assert_failed>
 800ba48:	e75b      	b.n	800b902 <HAL_ETH_Init+0xd2>
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 800ba4a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ba4e:	2100      	movs	r1, #0
 800ba50:	4620      	mov	r0, r4
 800ba52:	f7ff fea5 	bl	800b7a0 <HAL_ETH_WritePHYRegister>
 800ba56:	2800      	cmp	r0, #0
 800ba58:	d1a5      	bne.n	800b9a6 <HAL_ETH_Init+0x176>
    tickstart = HAL_GetTick();
 800ba5a:	f7fd fc13 	bl	8009284 <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 800ba5e:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800ba62:	4606      	mov	r6, r0
 800ba64:	e002      	b.n	800ba6c <HAL_ETH_Init+0x23c>
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800ba66:	9b00      	ldr	r3, [sp, #0]
 800ba68:	069a      	lsls	r2, r3, #26
 800ba6a:	d40a      	bmi.n	800ba82 <HAL_ETH_Init+0x252>
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800ba6c:	466a      	mov	r2, sp
 800ba6e:	2101      	movs	r1, #1
 800ba70:	4620      	mov	r0, r4
 800ba72:	f7ff fe4b 	bl	800b70c <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 800ba76:	f7fd fc05 	bl	8009284 <HAL_GetTick>
 800ba7a:	1b80      	subs	r0, r0, r6
 800ba7c:	42b8      	cmp	r0, r7
 800ba7e:	d9f2      	bls.n	800ba66 <HAL_ETH_Init+0x236>
 800ba80:	e7c6      	b.n	800ba10 <HAL_ETH_Init+0x1e0>
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 800ba82:	466a      	mov	r2, sp
 800ba84:	2110      	movs	r1, #16
 800ba86:	4620      	mov	r0, r4
 800ba88:	f7ff fe40 	bl	800b70c <HAL_ETH_ReadPHYRegister>
 800ba8c:	2800      	cmp	r0, #0
 800ba8e:	d18a      	bne.n	800b9a6 <HAL_ETH_Init+0x176>
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800ba90:	9b00      	ldr	r3, [sp, #0]
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 800ba92:	f013 0204 	ands.w	r2, r3, #4
 800ba96:	bf18      	it	ne
 800ba98:	f44f 6200 	movne.w	r2, #2048	; 0x800
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 800ba9c:	079b      	lsls	r3, r3, #30
 800ba9e:	60e2      	str	r2, [r4, #12]
 800baa0:	d501      	bpl.n	800baa6 <HAL_ETH_Init+0x276>
      (heth->Init).Speed = ETH_SPEED_10M; 
 800baa2:	60a0      	str	r0, [r4, #8]
 800baa4:	e741      	b.n	800b92a <HAL_ETH_Init+0xfa>
      (heth->Init).Speed = ETH_SPEED_100M;
 800baa6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800baaa:	60a3      	str	r3, [r4, #8]
 800baac:	e73d      	b.n	800b92a <HAL_ETH_Init+0xfa>
 800baae:	bf00      	nop
 800bab0:	40023800 	.word	0x40023800
 800bab4:	40013800 	.word	0x40013800
 800bab8:	feced300 	.word	0xfeced300
 800babc:	00e4e1c0 	.word	0x00e4e1c0
 800bac0:	0802e1d8 	.word	0x0802e1d8
 800bac4:	fde9f140 	.word	0xfde9f140
 800bac8:	017d783f 	.word	0x017d783f
 800bacc:	fc6c7900 	.word	0xfc6c7900
 800bad0:	02625a00 	.word	0x02625a00
 800bad4:	fa0a1f00 	.word	0xfa0a1f00
 800bad8:	02faf07f 	.word	0x02faf07f

0800badc <HAL_ETH_Start>:
  __HAL_LOCK(heth);
 800badc:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800bae0:	2b01      	cmp	r3, #1
 800bae2:	d044      	beq.n	800bb6e <HAL_ETH_Start+0x92>
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
  __IO uint32_t tmpreg = 0;
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 800bae4:	6803      	ldr	r3, [r0, #0]
  heth->State = HAL_ETH_STATE_BUSY;
 800bae6:	2202      	movs	r2, #2
{  
 800bae8:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(heth);
 800baea:	2601      	movs	r6, #1
{  
 800baec:	b084      	sub	sp, #16
  __IO uint32_t tmpreg = 0;
 800baee:	2500      	movs	r5, #0
  heth->State = HAL_ETH_STATE_BUSY;
 800baf0:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
  __HAL_LOCK(heth);
 800baf4:	f880 6045 	strb.w	r6, [r0, #69]	; 0x45
 800baf8:	4604      	mov	r4, r0
  __IO uint32_t tmpreg = 0;
 800bafa:	9503      	str	r5, [sp, #12]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800bafc:	4630      	mov	r0, r6
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 800bafe:	681a      	ldr	r2, [r3, #0]
 800bb00:	f042 0208 	orr.w	r2, r2, #8
 800bb04:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	9303      	str	r3, [sp, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800bb0a:	f7fd fbc1 	bl	8009290 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800bb0e:	9a03      	ldr	r2, [sp, #12]
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800bb10:	4630      	mov	r0, r6
  (heth->Instance)->MACCR = tmpreg;
 800bb12:	6823      	ldr	r3, [r4, #0]
 800bb14:	601a      	str	r2, [r3, #0]
  __IO uint32_t tmpreg = 0;
 800bb16:	9502      	str	r5, [sp, #8]
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 800bb18:	681a      	ldr	r2, [r3, #0]
 800bb1a:	f042 0204 	orr.w	r2, r2, #4
 800bb1e:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	9302      	str	r3, [sp, #8]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800bb24:	f7fd fbb4 	bl	8009290 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800bb28:	9a02      	ldr	r2, [sp, #8]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800bb2a:	4630      	mov	r0, r6
  (heth->Instance)->MACCR = tmpreg;
 800bb2c:	6823      	ldr	r3, [r4, #0]
 800bb2e:	601a      	str	r2, [r3, #0]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800bb30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  __IO uint32_t tmpreg = 0;
 800bb34:	9501      	str	r5, [sp, #4]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800bb36:	699a      	ldr	r2, [r3, #24]
 800bb38:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800bb3c:	619a      	str	r2, [r3, #24]
  tmpreg = (heth->Instance)->DMAOMR;
 800bb3e:	699b      	ldr	r3, [r3, #24]
 800bb40:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800bb42:	f7fd fba5 	bl	8009290 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800bb46:	6823      	ldr	r3, [r4, #0]
  return HAL_OK;
 800bb48:	4628      	mov	r0, r5
  (heth->Instance)->DMAOMR = tmpreg;
 800bb4a:	9a01      	ldr	r2, [sp, #4]
 800bb4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bb50:	619a      	str	r2, [r3, #24]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 800bb52:	699a      	ldr	r2, [r3, #24]
 800bb54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bb58:	619a      	str	r2, [r3, #24]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 800bb5a:	699a      	ldr	r2, [r3, #24]
 800bb5c:	f042 0202 	orr.w	r2, r2, #2
 800bb60:	619a      	str	r2, [r3, #24]
  heth->State= HAL_ETH_STATE_READY;
 800bb62:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800bb66:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
}
 800bb6a:	b004      	add	sp, #16
 800bb6c:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(heth);
 800bb6e:	2002      	movs	r0, #2
}
 800bb70:	4770      	bx	lr
 800bb72:	bf00      	nop

0800bb74 <HAL_ETH_Stop>:
  __HAL_LOCK(heth);
 800bb74:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800bb78:	2b01      	cmp	r3, #1
 800bb7a:	d046      	beq.n	800bc0a <HAL_ETH_Stop+0x96>
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 800bb7c:	6803      	ldr	r3, [r0, #0]
  heth->State = HAL_ETH_STATE_BUSY;
 800bb7e:	2102      	movs	r1, #2
{  
 800bb80:	b570      	push	{r4, r5, r6, lr}
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 800bb82:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
  __HAL_LOCK(heth);
 800bb86:	2601      	movs	r6, #1
  heth->State = HAL_ETH_STATE_BUSY;
 800bb88:	f880 1044 	strb.w	r1, [r0, #68]	; 0x44
{  
 800bb8c:	b084      	sub	sp, #16
  __HAL_LOCK(heth);
 800bb8e:	f880 6045 	strb.w	r6, [r0, #69]	; 0x45
  __IO uint32_t tmpreg = 0;
 800bb92:	2500      	movs	r5, #0
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 800bb94:	6991      	ldr	r1, [r2, #24]
 800bb96:	4604      	mov	r4, r0
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800bb98:	4630      	mov	r0, r6
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 800bb9a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 800bb9e:	6191      	str	r1, [r2, #24]
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 800bba0:	6991      	ldr	r1, [r2, #24]
 800bba2:	f021 0102 	bic.w	r1, r1, #2
 800bba6:	6191      	str	r1, [r2, #24]
  __IO uint32_t tmpreg = 0;
 800bba8:	9503      	str	r5, [sp, #12]
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 800bbaa:	681a      	ldr	r2, [r3, #0]
 800bbac:	f022 0204 	bic.w	r2, r2, #4
 800bbb0:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	9303      	str	r3, [sp, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800bbb6:	f7fd fb6b 	bl	8009290 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800bbba:	9a03      	ldr	r2, [sp, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800bbbc:	4630      	mov	r0, r6
  (heth->Instance)->MACCR = tmpreg;
 800bbbe:	6823      	ldr	r3, [r4, #0]
 800bbc0:	601a      	str	r2, [r3, #0]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800bbc2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  __IO uint32_t tmpreg = 0;
 800bbc6:	9502      	str	r5, [sp, #8]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800bbc8:	699a      	ldr	r2, [r3, #24]
 800bbca:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800bbce:	619a      	str	r2, [r3, #24]
  tmpreg = (heth->Instance)->DMAOMR;
 800bbd0:	699b      	ldr	r3, [r3, #24]
 800bbd2:	9302      	str	r3, [sp, #8]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800bbd4:	f7fd fb5c 	bl	8009290 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800bbd8:	6823      	ldr	r3, [r4, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800bbda:	4630      	mov	r0, r6
  (heth->Instance)->DMAOMR = tmpreg;
 800bbdc:	9902      	ldr	r1, [sp, #8]
 800bbde:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 800bbe2:	6191      	str	r1, [r2, #24]
  __IO uint32_t tmpreg = 0;
 800bbe4:	9501      	str	r5, [sp, #4]
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 800bbe6:	681a      	ldr	r2, [r3, #0]
 800bbe8:	f022 0208 	bic.w	r2, r2, #8
 800bbec:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800bbf2:	f7fd fb4d 	bl	8009290 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800bbf6:	9a01      	ldr	r2, [sp, #4]
  return HAL_OK;
 800bbf8:	4628      	mov	r0, r5
  (heth->Instance)->MACCR = tmpreg;
 800bbfa:	6823      	ldr	r3, [r4, #0]
 800bbfc:	601a      	str	r2, [r3, #0]
  heth->State = HAL_ETH_STATE_READY;
 800bbfe:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800bc02:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
}
 800bc06:	b004      	add	sp, #16
 800bc08:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(heth);
 800bc0a:	2002      	movs	r0, #2
}
 800bc0c:	4770      	bx	lr
 800bc0e:	bf00      	nop

0800bc10 <HAL_ETH_ConfigMAC>:
  __HAL_LOCK(heth);
 800bc10:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800bc14:	2b01      	cmp	r3, #1
 800bc16:	f000 8249 	beq.w	800c0ac <HAL_ETH_ConfigMAC+0x49c>
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 800bc1a:	6883      	ldr	r3, [r0, #8]
  heth->State= HAL_ETH_STATE_BUSY;
 800bc1c:	2202      	movs	r2, #2
{
 800bc1e:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 800bc20:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 800bc24:	460c      	mov	r4, r1
  __HAL_LOCK(heth);
 800bc26:	f04f 0101 	mov.w	r1, #1
 800bc2a:	4605      	mov	r5, r0
  heth->State= HAL_ETH_STATE_BUSY;
 800bc2c:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
  __HAL_LOCK(heth);
 800bc30:	f880 1045 	strb.w	r1, [r0, #69]	; 0x45
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 800bc34:	f040 8207 	bne.w	800c046 <HAL_ETH_ConfigMAC+0x436>
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
 800bc38:	68eb      	ldr	r3, [r5, #12]
 800bc3a:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 800bc3e:	f040 8114 	bne.w	800be6a <HAL_ETH_ConfigMAC+0x25a>
  if (macconf != NULL)
 800bc42:	2c00      	cmp	r4, #0
 800bc44:	f000 8119 	beq.w	800be7a <HAL_ETH_ConfigMAC+0x26a>
    assert_param(IS_ETH_WATCHDOG(macconf->Watchdog));
 800bc48:	6823      	ldr	r3, [r4, #0]
 800bc4a:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 800bc4e:	f040 8139 	bne.w	800bec4 <HAL_ETH_ConfigMAC+0x2b4>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 800bc52:	6863      	ldr	r3, [r4, #4]
 800bc54:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 800bc58:	f040 816b 	bne.w	800bf32 <HAL_ETH_ConfigMAC+0x322>
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 800bc5c:	68a3      	ldr	r3, [r4, #8]
 800bc5e:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 800bc62:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800bc66:	d002      	beq.n	800bc6e <HAL_ETH_ConfigMAC+0x5e>
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	f040 8221 	bne.w	800c0b0 <HAL_ETH_ConfigMAC+0x4a0>
    assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
 800bc6e:	68e3      	ldr	r3, [r4, #12]
 800bc70:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 800bc74:	f040 8152 	bne.w	800bf1c <HAL_ETH_ConfigMAC+0x30c>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 800bc78:	6923      	ldr	r3, [r4, #16]
 800bc7a:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 800bc7e:	f040 8142 	bne.w	800bf06 <HAL_ETH_ConfigMAC+0x2f6>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 800bc82:	6963      	ldr	r3, [r4, #20]
 800bc84:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 800bc88:	f040 8132 	bne.w	800bef0 <HAL_ETH_ConfigMAC+0x2e0>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 800bc8c:	69a3      	ldr	r3, [r4, #24]
 800bc8e:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 800bc92:	f040 8122 	bne.w	800beda <HAL_ETH_ConfigMAC+0x2ca>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 800bc96:	69e3      	ldr	r3, [r4, #28]
 800bc98:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 800bc9c:	f040 81a3 	bne.w	800bfe6 <HAL_ETH_ConfigMAC+0x3d6>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 800bca0:	6a23      	ldr	r3, [r4, #32]
 800bca2:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800bca6:	f040 818e 	bne.w	800bfc6 <HAL_ETH_ConfigMAC+0x3b6>
    assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
 800bcaa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bcac:	f033 0360 	bics.w	r3, r3, #96	; 0x60
 800bcb0:	f040 8193 	bne.w	800bfda <HAL_ETH_ConfigMAC+0x3ca>
    assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
 800bcb4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800bcb6:	f033 0310 	bics.w	r3, r3, #16
 800bcba:	f040 8179 	bne.w	800bfb0 <HAL_ETH_ConfigMAC+0x3a0>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 800bcbe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800bcc0:	f033 4300 	bics.w	r3, r3, #2147483648	; 0x80000000
 800bcc4:	f040 819a 	bne.w	800bffc <HAL_ETH_ConfigMAC+0x3ec>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 800bcc8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800bcca:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 800bcce:	d003      	beq.n	800bcd8 <HAL_ETH_ConfigMAC+0xc8>
 800bcd0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bcd4:	f040 81d8 	bne.w	800c088 <HAL_ETH_ConfigMAC+0x478>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 800bcd8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bcda:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800bcde:	2a40      	cmp	r2, #64	; 0x40
 800bce0:	d002      	beq.n	800bce8 <HAL_ETH_ConfigMAC+0xd8>
 800bce2:	2b80      	cmp	r3, #128	; 0x80
 800bce4:	f040 81ba 	bne.w	800c05c <HAL_ETH_ConfigMAC+0x44c>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 800bce8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800bcea:	f033 0320 	bics.w	r3, r3, #32
 800bcee:	f040 80de 	bne.w	800beae <HAL_ETH_ConfigMAC+0x29e>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 800bcf2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800bcf4:	f033 0308 	bics.w	r3, r3, #8
 800bcf8:	f040 80cf 	bne.w	800be9a <HAL_ETH_ConfigMAC+0x28a>
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 800bcfc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bcfe:	2b01      	cmp	r3, #1
 800bd00:	f200 80a5 	bhi.w	800be4e <HAL_ETH_ConfigMAC+0x23e>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 800bd04:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800bd06:	f240 4204 	movw	r2, #1028	; 0x404
 800bd0a:	4293      	cmp	r3, r2
 800bd0c:	bf18      	it	ne
 800bd0e:	2b10      	cmpne	r3, #16
 800bd10:	d003      	beq.n	800bd1a <HAL_ETH_ConfigMAC+0x10a>
 800bd12:	f033 0304 	bics.w	r3, r3, #4
 800bd16:	f040 81c3 	bne.w	800c0a0 <HAL_ETH_ConfigMAC+0x490>
    assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
 800bd1a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800bd1c:	f033 0202 	bics.w	r2, r3, #2
 800bd20:	d004      	beq.n	800bd2c <HAL_ETH_ConfigMAC+0x11c>
 800bd22:	f240 4202 	movw	r2, #1026	; 0x402
 800bd26:	4293      	cmp	r3, r2
 800bd28:	f040 81a3 	bne.w	800c072 <HAL_ETH_ConfigMAC+0x462>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 800bd2c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800bd2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bd32:	f080 816e 	bcs.w	800c012 <HAL_ETH_ConfigMAC+0x402>
    assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
 800bd36:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bd38:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800bd3c:	f040 8173 	bne.w	800c026 <HAL_ETH_ConfigMAC+0x416>
    assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
 800bd40:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800bd42:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 800bd46:	f040 8178 	bne.w	800c03a <HAL_ETH_ConfigMAC+0x42a>
    assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
 800bd4a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800bd4c:	f033 0308 	bics.w	r3, r3, #8
 800bd50:	f040 8123 	bne.w	800bf9a <HAL_ETH_ConfigMAC+0x38a>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 800bd54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bd56:	f033 0304 	bics.w	r3, r3, #4
 800bd5a:	f040 8113 	bne.w	800bf84 <HAL_ETH_ConfigMAC+0x374>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 800bd5e:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800bd60:	f033 0302 	bics.w	r3, r3, #2
 800bd64:	f040 8103 	bne.w	800bf6e <HAL_ETH_ConfigMAC+0x35e>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 800bd68:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800bd6a:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 800bd6e:	f040 80f3 	bne.w	800bf58 <HAL_ETH_ConfigMAC+0x348>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 800bd72:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800bd74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bd78:	f080 80e8 	bcs.w	800bf4c <HAL_ETH_ConfigMAC+0x33c>
    tmpreg = (heth->Instance)->MACCR;
 800bd7c:	682a      	ldr	r2, [r5, #0]
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 800bd7e:	49b5      	ldr	r1, [pc, #724]	; (800c054 <HAL_ETH_ConfigMAC+0x444>)
    tmpreg = (heth->Instance)->MACCR;
 800bd80:	6810      	ldr	r0, [r2, #0]
                         macconf->BackOffLimit | 
 800bd82:	6823      	ldr	r3, [r4, #0]
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 800bd84:	4001      	ands	r1, r0
                         macconf->BackOffLimit | 
 800bd86:	6860      	ldr	r0, [r4, #4]
 800bd88:	4303      	orrs	r3, r0
 800bd8a:	68a0      	ldr	r0, [r4, #8]
 800bd8c:	4303      	orrs	r3, r0
 800bd8e:	68e0      	ldr	r0, [r4, #12]
 800bd90:	4303      	orrs	r3, r0
 800bd92:	6920      	ldr	r0, [r4, #16]
 800bd94:	4303      	orrs	r3, r0
 800bd96:	6960      	ldr	r0, [r4, #20]
 800bd98:	4303      	orrs	r3, r0
 800bd9a:	69a0      	ldr	r0, [r4, #24]
 800bd9c:	4303      	orrs	r3, r0
 800bd9e:	69e0      	ldr	r0, [r4, #28]
 800bda0:	4303      	orrs	r3, r0
 800bda2:	6a20      	ldr	r0, [r4, #32]
 800bda4:	4303      	orrs	r3, r0
 800bda6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800bda8:	4303      	orrs	r3, r0
 800bdaa:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800bdac:	4303      	orrs	r3, r0
 800bdae:	68a8      	ldr	r0, [r5, #8]
 800bdb0:	4303      	orrs	r3, r0
 800bdb2:	68e8      	ldr	r0, [r5, #12]
 800bdb4:	4303      	orrs	r3, r0
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800bdb6:	2001      	movs	r0, #1
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 800bdb8:	430b      	orrs	r3, r1
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 800bdba:	6013      	str	r3, [r2, #0]
    tmpreg = (heth->Instance)->MACCR;
 800bdbc:	6816      	ldr	r6, [r2, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800bdbe:	f7fd fa67 	bl	8009290 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg; 
 800bdc2:	682a      	ldr	r2, [r5, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800bdc4:	2001      	movs	r0, #1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800bdc6:	e9d4 310b 	ldrd	r3, r1, [r4, #44]	; 0x2c
    (heth->Instance)->MACCR = tmpreg; 
 800bdca:	6016      	str	r6, [r2, #0]
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800bdcc:	430b      	orrs	r3, r1
                                          macconf->SourceAddrFilter |
 800bdce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bdd0:	430b      	orrs	r3, r1
                                          macconf->PassControlFrames |
 800bdd2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800bdd4:	430b      	orrs	r3, r1
                                          macconf->BroadcastFramesReception | 
 800bdd6:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800bdd8:	430b      	orrs	r3, r1
                                          macconf->DestinationAddrFilter |
 800bdda:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800bddc:	430b      	orrs	r3, r1
                                          macconf->PromiscuousMode |
 800bdde:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800bde0:	430b      	orrs	r3, r1
                                          macconf->MulticastFramesFilter |
 800bde2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800bde4:	430b      	orrs	r3, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800bde6:	6053      	str	r3, [r2, #4]
     tmpreg = (heth->Instance)->MACFFR;
 800bde8:	6856      	ldr	r6, [r2, #4]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800bdea:	f7fd fa51 	bl	8009290 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg;
 800bdee:	682a      	ldr	r2, [r5, #0]
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 800bdf0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 800bdf2:	6d21      	ldr	r1, [r4, #80]	; 0x50
     (heth->Instance)->MACFFR = tmpreg;
 800bdf4:	6056      	str	r6, [r2, #4]
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 800bdf6:	6093      	str	r3, [r2, #8]
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 800bdf8:	f64f 7341 	movw	r3, #65345	; 0xff41
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 800bdfc:	60d1      	str	r1, [r2, #12]
     tmpreg = (heth->Instance)->MACFCR;
 800bdfe:	6991      	ldr	r1, [r2, #24]
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 800be00:	4019      	ands	r1, r3
                          macconf->ReceiveFlowControl |
 800be02:	e9d4 3016 	ldrd	r3, r0, [r4, #88]	; 0x58
 800be06:	4303      	orrs	r3, r0
 800be08:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800be0a:	4303      	orrs	r3, r0
 800be0c:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800be0e:	4303      	orrs	r3, r0
 800be10:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800be12:	4303      	orrs	r3, r0
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 800be14:	6d60      	ldr	r0, [r4, #84]	; 0x54
                          macconf->ReceiveFlowControl |
 800be16:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800be1a:	2001      	movs	r0, #1
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 800be1c:	430b      	orrs	r3, r1
     (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 800be1e:	6193      	str	r3, [r2, #24]
     tmpreg = (heth->Instance)->MACFCR;
 800be20:	6996      	ldr	r6, [r2, #24]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800be22:	f7fd fa35 	bl	8009290 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg;
 800be26:	682b      	ldr	r3, [r5, #0]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 800be28:	2001      	movs	r0, #1
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800be2a:	e9d4 211b 	ldrd	r2, r1, [r4, #108]	; 0x6c
     (heth->Instance)->MACFCR = tmpreg;
 800be2e:	619e      	str	r6, [r3, #24]
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800be30:	430a      	orrs	r2, r1
 800be32:	61da      	str	r2, [r3, #28]
      tmpreg = (heth->Instance)->MACVLANTR;
 800be34:	69dc      	ldr	r4, [r3, #28]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 800be36:	f7fd fa2b 	bl	8009290 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg;
 800be3a:	682b      	ldr	r3, [r5, #0]
 800be3c:	61dc      	str	r4, [r3, #28]
  __HAL_UNLOCK(heth);
 800be3e:	2300      	movs	r3, #0
  heth->State= HAL_ETH_STATE_READY;
 800be40:	2201      	movs	r2, #1
  return HAL_OK;  
 800be42:	4618      	mov	r0, r3
  heth->State= HAL_ETH_STATE_READY;
 800be44:	f885 2044 	strb.w	r2, [r5, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800be48:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
}
 800be4c:	bd70      	pop	{r4, r5, r6, pc}
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 800be4e:	f240 6123 	movw	r1, #1571	; 0x623
 800be52:	4881      	ldr	r0, [pc, #516]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800be54:	f7f9 fcc6 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 800be58:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800be5a:	f240 4204 	movw	r2, #1028	; 0x404
 800be5e:	4293      	cmp	r3, r2
 800be60:	bf18      	it	ne
 800be62:	2b10      	cmpne	r3, #16
 800be64:	f47f af55 	bne.w	800bd12 <HAL_ETH_ConfigMAC+0x102>
 800be68:	e757      	b.n	800bd1a <HAL_ETH_ConfigMAC+0x10a>
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
 800be6a:	f240 610e 	movw	r1, #1550	; 0x60e
 800be6e:	487a      	ldr	r0, [pc, #488]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800be70:	f7f9 fcb8 	bl	80057e4 <assert_failed>
  if (macconf != NULL)
 800be74:	2c00      	cmp	r4, #0
 800be76:	f47f aee7 	bne.w	800bc48 <HAL_ETH_ConfigMAC+0x38>
    tmpreg = (heth->Instance)->MACCR;
 800be7a:	682a      	ldr	r2, [r5, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800be7c:	2001      	movs	r0, #1
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800be7e:	e9d5 3402 	ldrd	r3, r4, [r5, #8]
    tmpreg = (heth->Instance)->MACCR;
 800be82:	6811      	ldr	r1, [r2, #0]
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800be84:	4323      	orrs	r3, r4
    tmpreg &= ~((uint32_t)0x00004800);
 800be86:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800be8a:	430b      	orrs	r3, r1
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 800be8c:	6013      	str	r3, [r2, #0]
    tmpreg = (heth->Instance)->MACCR;
 800be8e:	6814      	ldr	r4, [r2, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800be90:	f7fd f9fe 	bl	8009290 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg;
 800be94:	682b      	ldr	r3, [r5, #0]
 800be96:	601c      	str	r4, [r3, #0]
 800be98:	e7d1      	b.n	800be3e <HAL_ETH_ConfigMAC+0x22e>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 800be9a:	f240 6122 	movw	r1, #1570	; 0x622
 800be9e:	486e      	ldr	r0, [pc, #440]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800bea0:	f7f9 fca0 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 800bea4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bea6:	2b01      	cmp	r3, #1
 800bea8:	f67f af2c 	bls.w	800bd04 <HAL_ETH_ConfigMAC+0xf4>
 800beac:	e7cf      	b.n	800be4e <HAL_ETH_ConfigMAC+0x23e>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 800beae:	f240 6121 	movw	r1, #1569	; 0x621
 800beb2:	4869      	ldr	r0, [pc, #420]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800beb4:	f7f9 fc96 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 800beb8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800beba:	f033 0308 	bics.w	r3, r3, #8
 800bebe:	f43f af1d 	beq.w	800bcfc <HAL_ETH_ConfigMAC+0xec>
 800bec2:	e7ea      	b.n	800be9a <HAL_ETH_ConfigMAC+0x28a>
    assert_param(IS_ETH_WATCHDOG(macconf->Watchdog));
 800bec4:	f240 6113 	movw	r1, #1555	; 0x613
 800bec8:	4863      	ldr	r0, [pc, #396]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800beca:	f7f9 fc8b 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 800bece:	6863      	ldr	r3, [r4, #4]
 800bed0:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 800bed4:	f43f aec2 	beq.w	800bc5c <HAL_ETH_ConfigMAC+0x4c>
 800bed8:	e02b      	b.n	800bf32 <HAL_ETH_ConfigMAC+0x322>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 800beda:	f240 6119 	movw	r1, #1561	; 0x619
 800bede:	485e      	ldr	r0, [pc, #376]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800bee0:	f7f9 fc80 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 800bee4:	69e3      	ldr	r3, [r4, #28]
 800bee6:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 800beea:	f43f aed9 	beq.w	800bca0 <HAL_ETH_ConfigMAC+0x90>
 800beee:	e07a      	b.n	800bfe6 <HAL_ETH_ConfigMAC+0x3d6>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 800bef0:	f44f 61c3 	mov.w	r1, #1560	; 0x618
 800bef4:	4858      	ldr	r0, [pc, #352]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800bef6:	f7f9 fc75 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 800befa:	69a3      	ldr	r3, [r4, #24]
 800befc:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 800bf00:	f43f aec9 	beq.w	800bc96 <HAL_ETH_ConfigMAC+0x86>
 800bf04:	e7e9      	b.n	800beda <HAL_ETH_ConfigMAC+0x2ca>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 800bf06:	f240 6117 	movw	r1, #1559	; 0x617
 800bf0a:	4853      	ldr	r0, [pc, #332]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800bf0c:	f7f9 fc6a 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 800bf10:	6963      	ldr	r3, [r4, #20]
 800bf12:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 800bf16:	f43f aeb9 	beq.w	800bc8c <HAL_ETH_ConfigMAC+0x7c>
 800bf1a:	e7e9      	b.n	800bef0 <HAL_ETH_ConfigMAC+0x2e0>
    assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
 800bf1c:	f240 6116 	movw	r1, #1558	; 0x616
 800bf20:	484d      	ldr	r0, [pc, #308]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800bf22:	f7f9 fc5f 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 800bf26:	6923      	ldr	r3, [r4, #16]
 800bf28:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 800bf2c:	f43f aea9 	beq.w	800bc82 <HAL_ETH_ConfigMAC+0x72>
 800bf30:	e7e9      	b.n	800bf06 <HAL_ETH_ConfigMAC+0x2f6>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 800bf32:	f240 6114 	movw	r1, #1556	; 0x614
 800bf36:	4848      	ldr	r0, [pc, #288]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800bf38:	f7f9 fc54 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 800bf3c:	68a3      	ldr	r3, [r4, #8]
 800bf3e:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 800bf42:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800bf46:	f47f ae8f 	bne.w	800bc68 <HAL_ETH_ConfigMAC+0x58>
 800bf4a:	e690      	b.n	800bc6e <HAL_ETH_ConfigMAC+0x5e>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 800bf4c:	f240 612d 	movw	r1, #1581	; 0x62d
 800bf50:	4841      	ldr	r0, [pc, #260]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800bf52:	f7f9 fc47 	bl	80057e4 <assert_failed>
 800bf56:	e711      	b.n	800bd7c <HAL_ETH_ConfigMAC+0x16c>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 800bf58:	f240 612c 	movw	r1, #1580	; 0x62c
 800bf5c:	483e      	ldr	r0, [pc, #248]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800bf5e:	f7f9 fc41 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 800bf62:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800bf64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bf68:	f4ff af08 	bcc.w	800bd7c <HAL_ETH_ConfigMAC+0x16c>
 800bf6c:	e7ee      	b.n	800bf4c <HAL_ETH_ConfigMAC+0x33c>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 800bf6e:	f240 612b 	movw	r1, #1579	; 0x62b
 800bf72:	4839      	ldr	r0, [pc, #228]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800bf74:	f7f9 fc36 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 800bf78:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800bf7a:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 800bf7e:	f43f aef8 	beq.w	800bd72 <HAL_ETH_ConfigMAC+0x162>
 800bf82:	e7e9      	b.n	800bf58 <HAL_ETH_ConfigMAC+0x348>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 800bf84:	f240 612a 	movw	r1, #1578	; 0x62a
 800bf88:	4833      	ldr	r0, [pc, #204]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800bf8a:	f7f9 fc2b 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 800bf8e:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800bf90:	f033 0302 	bics.w	r3, r3, #2
 800bf94:	f43f aee8 	beq.w	800bd68 <HAL_ETH_ConfigMAC+0x158>
 800bf98:	e7e9      	b.n	800bf6e <HAL_ETH_ConfigMAC+0x35e>
    assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
 800bf9a:	f240 6129 	movw	r1, #1577	; 0x629
 800bf9e:	482e      	ldr	r0, [pc, #184]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800bfa0:	f7f9 fc20 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 800bfa4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bfa6:	f033 0304 	bics.w	r3, r3, #4
 800bfaa:	f43f aed8 	beq.w	800bd5e <HAL_ETH_ConfigMAC+0x14e>
 800bfae:	e7e9      	b.n	800bf84 <HAL_ETH_ConfigMAC+0x374>
    assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
 800bfb0:	f240 611d 	movw	r1, #1565	; 0x61d
 800bfb4:	4828      	ldr	r0, [pc, #160]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800bfb6:	f7f9 fc15 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 800bfba:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800bfbc:	f033 4300 	bics.w	r3, r3, #2147483648	; 0x80000000
 800bfc0:	f43f ae82 	beq.w	800bcc8 <HAL_ETH_ConfigMAC+0xb8>
 800bfc4:	e01a      	b.n	800bffc <HAL_ETH_ConfigMAC+0x3ec>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 800bfc6:	f240 611b 	movw	r1, #1563	; 0x61b
 800bfca:	4823      	ldr	r0, [pc, #140]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800bfcc:	f7f9 fc0a 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
 800bfd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bfd2:	f033 0360 	bics.w	r3, r3, #96	; 0x60
 800bfd6:	f43f ae6d 	beq.w	800bcb4 <HAL_ETH_ConfigMAC+0xa4>
 800bfda:	f240 611c 	movw	r1, #1564	; 0x61c
 800bfde:	481e      	ldr	r0, [pc, #120]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800bfe0:	f7f9 fc00 	bl	80057e4 <assert_failed>
 800bfe4:	e666      	b.n	800bcb4 <HAL_ETH_ConfigMAC+0xa4>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 800bfe6:	f240 611a 	movw	r1, #1562	; 0x61a
 800bfea:	481b      	ldr	r0, [pc, #108]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800bfec:	f7f9 fbfa 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 800bff0:	6a23      	ldr	r3, [r4, #32]
 800bff2:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800bff6:	f43f ae58 	beq.w	800bcaa <HAL_ETH_ConfigMAC+0x9a>
 800bffa:	e7e4      	b.n	800bfc6 <HAL_ETH_ConfigMAC+0x3b6>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 800bffc:	f240 611e 	movw	r1, #1566	; 0x61e
 800c000:	4815      	ldr	r0, [pc, #84]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800c002:	f7f9 fbef 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 800c006:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800c008:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 800c00c:	f47f ae60 	bne.w	800bcd0 <HAL_ETH_ConfigMAC+0xc0>
 800c010:	e662      	b.n	800bcd8 <HAL_ETH_ConfigMAC+0xc8>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 800c012:	f240 6126 	movw	r1, #1574	; 0x626
 800c016:	4810      	ldr	r0, [pc, #64]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800c018:	f7f9 fbe4 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
 800c01c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c01e:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800c022:	f43f ae8d 	beq.w	800bd40 <HAL_ETH_ConfigMAC+0x130>
 800c026:	f240 6127 	movw	r1, #1575	; 0x627
 800c02a:	480b      	ldr	r0, [pc, #44]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800c02c:	f7f9 fbda 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
 800c030:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800c032:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 800c036:	f43f ae88 	beq.w	800bd4a <HAL_ETH_ConfigMAC+0x13a>
 800c03a:	f44f 61c5 	mov.w	r1, #1576	; 0x628
 800c03e:	4806      	ldr	r0, [pc, #24]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800c040:	f7f9 fbd0 	bl	80057e4 <assert_failed>
 800c044:	e681      	b.n	800bd4a <HAL_ETH_ConfigMAC+0x13a>
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 800c046:	f240 610d 	movw	r1, #1549	; 0x60d
 800c04a:	4803      	ldr	r0, [pc, #12]	; (800c058 <HAL_ETH_ConfigMAC+0x448>)
 800c04c:	f7f9 fbca 	bl	80057e4 <assert_failed>
 800c050:	e5f2      	b.n	800bc38 <HAL_ETH_ConfigMAC+0x28>
 800c052:	bf00      	nop
 800c054:	ff20810f 	.word	0xff20810f
 800c058:	0802e1d8 	.word	0x0802e1d8
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 800c05c:	f44f 61c4 	mov.w	r1, #1568	; 0x620
 800c060:	4816      	ldr	r0, [pc, #88]	; (800c0bc <HAL_ETH_ConfigMAC+0x4ac>)
 800c062:	f7f9 fbbf 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 800c066:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c068:	f033 0320 	bics.w	r3, r3, #32
 800c06c:	f43f ae41 	beq.w	800bcf2 <HAL_ETH_ConfigMAC+0xe2>
 800c070:	e71d      	b.n	800beae <HAL_ETH_ConfigMAC+0x29e>
    assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
 800c072:	f240 6125 	movw	r1, #1573	; 0x625
 800c076:	4811      	ldr	r0, [pc, #68]	; (800c0bc <HAL_ETH_ConfigMAC+0x4ac>)
 800c078:	f7f9 fbb4 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 800c07c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800c07e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c082:	f4ff ae58 	bcc.w	800bd36 <HAL_ETH_ConfigMAC+0x126>
 800c086:	e7c4      	b.n	800c012 <HAL_ETH_ConfigMAC+0x402>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 800c088:	f240 611f 	movw	r1, #1567	; 0x61f
 800c08c:	480b      	ldr	r0, [pc, #44]	; (800c0bc <HAL_ETH_ConfigMAC+0x4ac>)
 800c08e:	f7f9 fba9 	bl	80057e4 <assert_failed>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 800c092:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c094:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c098:	2a40      	cmp	r2, #64	; 0x40
 800c09a:	f47f ae22 	bne.w	800bce2 <HAL_ETH_ConfigMAC+0xd2>
 800c09e:	e623      	b.n	800bce8 <HAL_ETH_ConfigMAC+0xd8>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 800c0a0:	f240 6124 	movw	r1, #1572	; 0x624
 800c0a4:	4805      	ldr	r0, [pc, #20]	; (800c0bc <HAL_ETH_ConfigMAC+0x4ac>)
 800c0a6:	f7f9 fb9d 	bl	80057e4 <assert_failed>
 800c0aa:	e636      	b.n	800bd1a <HAL_ETH_ConfigMAC+0x10a>
  __HAL_LOCK(heth);
 800c0ac:	2002      	movs	r0, #2
}
 800c0ae:	4770      	bx	lr
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 800c0b0:	f240 6115 	movw	r1, #1557	; 0x615
 800c0b4:	4801      	ldr	r0, [pc, #4]	; (800c0bc <HAL_ETH_ConfigMAC+0x4ac>)
 800c0b6:	f7f9 fb95 	bl	80057e4 <assert_failed>
 800c0ba:	e5d8      	b.n	800bc6e <HAL_ETH_ConfigMAC+0x5e>
 800c0bc:	0802e1d8 	.word	0x0802e1d8

0800c0c0 <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800c0c0:	4b18      	ldr	r3, [pc, #96]	; (800c124 <FLASH_SetErrorCode+0x64>)
 800c0c2:	68db      	ldr	r3, [r3, #12]
 800c0c4:	079b      	lsls	r3, r3, #30
 800c0c6:	d504      	bpl.n	800c0d2 <FLASH_SetErrorCode+0x12>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800c0c8:	4a17      	ldr	r2, [pc, #92]	; (800c128 <FLASH_SetErrorCode+0x68>)
 800c0ca:	6993      	ldr	r3, [r2, #24]
 800c0cc:	f043 0320 	orr.w	r3, r3, #32
 800c0d0:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800c0d2:	4b14      	ldr	r3, [pc, #80]	; (800c124 <FLASH_SetErrorCode+0x64>)
 800c0d4:	68db      	ldr	r3, [r3, #12]
 800c0d6:	06d8      	lsls	r0, r3, #27
 800c0d8:	d504      	bpl.n	800c0e4 <FLASH_SetErrorCode+0x24>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800c0da:	4a13      	ldr	r2, [pc, #76]	; (800c128 <FLASH_SetErrorCode+0x68>)
 800c0dc:	6993      	ldr	r3, [r2, #24]
 800c0de:	f043 0310 	orr.w	r3, r3, #16
 800c0e2:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800c0e4:	4b0f      	ldr	r3, [pc, #60]	; (800c124 <FLASH_SetErrorCode+0x64>)
 800c0e6:	68db      	ldr	r3, [r3, #12]
 800c0e8:	0699      	lsls	r1, r3, #26
 800c0ea:	d504      	bpl.n	800c0f6 <FLASH_SetErrorCode+0x36>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800c0ec:	4a0e      	ldr	r2, [pc, #56]	; (800c128 <FLASH_SetErrorCode+0x68>)
 800c0ee:	6993      	ldr	r3, [r2, #24]
 800c0f0:	f043 0308 	orr.w	r3, r3, #8
 800c0f4:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800c0f6:	4b0b      	ldr	r3, [pc, #44]	; (800c124 <FLASH_SetErrorCode+0x64>)
 800c0f8:	68db      	ldr	r3, [r3, #12]
 800c0fa:	065a      	lsls	r2, r3, #25
 800c0fc:	d504      	bpl.n	800c108 <FLASH_SetErrorCode+0x48>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800c0fe:	4a0a      	ldr	r2, [pc, #40]	; (800c128 <FLASH_SetErrorCode+0x68>)
 800c100:	6993      	ldr	r3, [r2, #24]
 800c102:	f043 0304 	orr.w	r3, r3, #4
 800c106:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 800c108:	4b06      	ldr	r3, [pc, #24]	; (800c124 <FLASH_SetErrorCode+0x64>)
 800c10a:	68db      	ldr	r3, [r3, #12]
 800c10c:	061b      	lsls	r3, r3, #24
 800c10e:	d504      	bpl.n	800c11a <FLASH_SetErrorCode+0x5a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 800c110:	4a05      	ldr	r2, [pc, #20]	; (800c128 <FLASH_SetErrorCode+0x68>)
 800c112:	6993      	ldr	r3, [r2, #24]
 800c114:	f043 0302 	orr.w	r3, r3, #2
 800c118:	6193      	str	r3, [r2, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 800c11a:	4b02      	ldr	r3, [pc, #8]	; (800c124 <FLASH_SetErrorCode+0x64>)
 800c11c:	22f2      	movs	r2, #242	; 0xf2
 800c11e:	60da      	str	r2, [r3, #12]
}
 800c120:	4770      	bx	lr
 800c122:	bf00      	nop
 800c124:	40023c00 	.word	0x40023c00
 800c128:	2000356c 	.word	0x2000356c

0800c12c <FLASH_Program_Byte>:
{
 800c12c:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_FLASH_ADDRESS(Address));
 800c12e:	f100 4378 	add.w	r3, r0, #4160749568	; 0xf8000000
{
 800c132:	4604      	mov	r4, r0
 800c134:	460d      	mov	r5, r1
  assert_param(IS_FLASH_ADDRESS(Address));
 800c136:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c13a:	d304      	bcc.n	800c146 <FLASH_Program_Byte+0x1a>
 800c13c:	4b0c      	ldr	r3, [pc, #48]	; (800c170 <FLASH_Program_Byte+0x44>)
 800c13e:	4403      	add	r3, r0
 800c140:	f5b3 6f84 	cmp.w	r3, #1056	; 0x420
 800c144:	d20e      	bcs.n	800c164 <FLASH_Program_Byte+0x38>
  FLASH->CR &= CR_PSIZE_MASK;
 800c146:	4b0b      	ldr	r3, [pc, #44]	; (800c174 <FLASH_Program_Byte+0x48>)
 800c148:	691a      	ldr	r2, [r3, #16]
 800c14a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800c14e:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800c150:	691a      	ldr	r2, [r3, #16]
 800c152:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 800c154:	691a      	ldr	r2, [r3, #16]
 800c156:	f042 0201 	orr.w	r2, r2, #1
 800c15a:	611a      	str	r2, [r3, #16]
  *(__IO uint8_t*)Address = Data;
 800c15c:	7025      	strb	r5, [r4, #0]
	__ASM volatile ("dsb 0xF":::"memory");
 800c15e:	f3bf 8f4f 	dsb	sy
}
 800c162:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_FLASH_ADDRESS(Address));
 800c164:	f240 21ee 	movw	r1, #750	; 0x2ee
 800c168:	4803      	ldr	r0, [pc, #12]	; (800c178 <FLASH_Program_Byte+0x4c>)
 800c16a:	f7f9 fb3b 	bl	80057e4 <assert_failed>
 800c16e:	e7ea      	b.n	800c146 <FLASH_Program_Byte+0x1a>
 800c170:	e00f1000 	.word	0xe00f1000
 800c174:	40023c00 	.word	0x40023c00
 800c178:	0802e210 	.word	0x0802e210

0800c17c <FLASH_Program_HalfWord>:
{
 800c17c:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_FLASH_ADDRESS(Address));
 800c17e:	f100 4378 	add.w	r3, r0, #4160749568	; 0xf8000000
{
 800c182:	4604      	mov	r4, r0
 800c184:	460d      	mov	r5, r1
  assert_param(IS_FLASH_ADDRESS(Address));
 800c186:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c18a:	d304      	bcc.n	800c196 <FLASH_Program_HalfWord+0x1a>
 800c18c:	4b0d      	ldr	r3, [pc, #52]	; (800c1c4 <FLASH_Program_HalfWord+0x48>)
 800c18e:	4403      	add	r3, r0
 800c190:	f5b3 6f84 	cmp.w	r3, #1056	; 0x420
 800c194:	d210      	bcs.n	800c1b8 <FLASH_Program_HalfWord+0x3c>
  FLASH->CR &= CR_PSIZE_MASK;
 800c196:	4b0c      	ldr	r3, [pc, #48]	; (800c1c8 <FLASH_Program_HalfWord+0x4c>)
 800c198:	691a      	ldr	r2, [r3, #16]
 800c19a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800c19e:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800c1a0:	691a      	ldr	r2, [r3, #16]
 800c1a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c1a6:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 800c1a8:	691a      	ldr	r2, [r3, #16]
 800c1aa:	f042 0201 	orr.w	r2, r2, #1
 800c1ae:	611a      	str	r2, [r3, #16]
  *(__IO uint16_t*)Address = Data;
 800c1b0:	8025      	strh	r5, [r4, #0]
 800c1b2:	f3bf 8f4f 	dsb	sy
}
 800c1b6:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_FLASH_ADDRESS(Address));
 800c1b8:	f44f 7134 	mov.w	r1, #720	; 0x2d0
 800c1bc:	4803      	ldr	r0, [pc, #12]	; (800c1cc <FLASH_Program_HalfWord+0x50>)
 800c1be:	f7f9 fb11 	bl	80057e4 <assert_failed>
 800c1c2:	e7e8      	b.n	800c196 <FLASH_Program_HalfWord+0x1a>
 800c1c4:	e00f1000 	.word	0xe00f1000
 800c1c8:	40023c00 	.word	0x40023c00
 800c1cc:	0802e210 	.word	0x0802e210

0800c1d0 <FLASH_Program_Word>:
{
 800c1d0:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_FLASH_ADDRESS(Address));
 800c1d2:	f100 4378 	add.w	r3, r0, #4160749568	; 0xf8000000
{
 800c1d6:	4604      	mov	r4, r0
 800c1d8:	460d      	mov	r5, r1
  assert_param(IS_FLASH_ADDRESS(Address));
 800c1da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c1de:	d304      	bcc.n	800c1ea <FLASH_Program_Word+0x1a>
 800c1e0:	4b0d      	ldr	r3, [pc, #52]	; (800c218 <FLASH_Program_Word+0x48>)
 800c1e2:	4403      	add	r3, r0
 800c1e4:	f5b3 6f84 	cmp.w	r3, #1056	; 0x420
 800c1e8:	d210      	bcs.n	800c20c <FLASH_Program_Word+0x3c>
  FLASH->CR &= CR_PSIZE_MASK;
 800c1ea:	4b0c      	ldr	r3, [pc, #48]	; (800c21c <FLASH_Program_Word+0x4c>)
 800c1ec:	691a      	ldr	r2, [r3, #16]
 800c1ee:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800c1f2:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800c1f4:	691a      	ldr	r2, [r3, #16]
 800c1f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c1fa:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 800c1fc:	691a      	ldr	r2, [r3, #16]
 800c1fe:	f042 0201 	orr.w	r2, r2, #1
 800c202:	611a      	str	r2, [r3, #16]
  *(__IO uint32_t*)Address = Data;
 800c204:	6025      	str	r5, [r4, #0]
 800c206:	f3bf 8f4f 	dsb	sy
}
 800c20a:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_FLASH_ADDRESS(Address));
 800c20c:	f240 21b3 	movw	r1, #691	; 0x2b3
 800c210:	4803      	ldr	r0, [pc, #12]	; (800c220 <FLASH_Program_Word+0x50>)
 800c212:	f7f9 fae7 	bl	80057e4 <assert_failed>
 800c216:	e7e8      	b.n	800c1ea <FLASH_Program_Word+0x1a>
 800c218:	e00f1000 	.word	0xe00f1000
 800c21c:	40023c00 	.word	0x40023c00
 800c220:	0802e210 	.word	0x0802e210

0800c224 <FLASH_Program_DoubleWord>:
{
 800c224:	b570      	push	{r4, r5, r6, lr}
 800c226:	461d      	mov	r5, r3
  assert_param(IS_FLASH_ADDRESS(Address));
 800c228:	f100 4378 	add.w	r3, r0, #4160749568	; 0xf8000000
{
 800c22c:	4604      	mov	r4, r0
 800c22e:	4616      	mov	r6, r2
  assert_param(IS_FLASH_ADDRESS(Address));
 800c230:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c234:	d304      	bcc.n	800c240 <FLASH_Program_DoubleWord+0x1c>
 800c236:	4b0f      	ldr	r3, [pc, #60]	; (800c274 <FLASH_Program_DoubleWord+0x50>)
 800c238:	4403      	add	r3, r0
 800c23a:	f5b3 6f84 	cmp.w	r3, #1056	; 0x420
 800c23e:	d213      	bcs.n	800c268 <FLASH_Program_DoubleWord+0x44>
  FLASH->CR &= CR_PSIZE_MASK;
 800c240:	490d      	ldr	r1, [pc, #52]	; (800c278 <FLASH_Program_DoubleWord+0x54>)
 800c242:	690b      	ldr	r3, [r1, #16]
 800c244:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c248:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800c24a:	690b      	ldr	r3, [r1, #16]
 800c24c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800c250:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_CR_PG;
 800c252:	690b      	ldr	r3, [r1, #16]
 800c254:	f043 0301 	orr.w	r3, r3, #1
 800c258:	610b      	str	r3, [r1, #16]
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800c25a:	6026      	str	r6, [r4, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800c25c:	f3bf 8f6f 	isb	sy
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800c260:	6065      	str	r5, [r4, #4]
	__ASM volatile ("dsb 0xF":::"memory");
 800c262:	f3bf 8f4f 	dsb	sy
}
 800c266:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_FLASH_ADDRESS(Address));
 800c268:	f240 218e 	movw	r1, #654	; 0x28e
 800c26c:	4803      	ldr	r0, [pc, #12]	; (800c27c <FLASH_Program_DoubleWord+0x58>)
 800c26e:	f7f9 fab9 	bl	80057e4 <assert_failed>
 800c272:	e7e5      	b.n	800c240 <FLASH_Program_DoubleWord+0x1c>
 800c274:	e00f1000 	.word	0xe00f1000
 800c278:	40023c00 	.word	0x40023c00
 800c27c:	0802e210 	.word	0x0802e210

0800c280 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800c280:	4b06      	ldr	r3, [pc, #24]	; (800c29c <HAL_FLASH_Unlock+0x1c>)
 800c282:	691a      	ldr	r2, [r3, #16]
 800c284:	2a00      	cmp	r2, #0
 800c286:	db01      	blt.n	800c28c <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 800c288:	2000      	movs	r0, #0
}
 800c28a:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800c28c:	4904      	ldr	r1, [pc, #16]	; (800c2a0 <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800c28e:	4a05      	ldr	r2, [pc, #20]	; (800c2a4 <HAL_FLASH_Unlock+0x24>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800c290:	6059      	str	r1, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800c292:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800c294:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 800c296:	0fc0      	lsrs	r0, r0, #31
 800c298:	4770      	bx	lr
 800c29a:	bf00      	nop
 800c29c:	40023c00 	.word	0x40023c00
 800c2a0:	45670123 	.word	0x45670123
 800c2a4:	cdef89ab 	.word	0xcdef89ab

0800c2a8 <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 800c2a8:	4a03      	ldr	r2, [pc, #12]	; (800c2b8 <HAL_FLASH_Lock+0x10>)
}
 800c2aa:	2000      	movs	r0, #0
  FLASH->CR |= FLASH_CR_LOCK;
 800c2ac:	6913      	ldr	r3, [r2, #16]
 800c2ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c2b2:	6113      	str	r3, [r2, #16]
}
 800c2b4:	4770      	bx	lr
 800c2b6:	bf00      	nop
 800c2b8:	40023c00 	.word	0x40023c00

0800c2bc <HAL_FLASH_OB_Unlock>:
  if((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 800c2bc:	4b05      	ldr	r3, [pc, #20]	; (800c2d4 <HAL_FLASH_OB_Unlock+0x18>)
 800c2be:	695a      	ldr	r2, [r3, #20]
 800c2c0:	07d2      	lsls	r2, r2, #31
 800c2c2:	d505      	bpl.n	800c2d0 <HAL_FLASH_OB_Unlock+0x14>
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 800c2c4:	4904      	ldr	r1, [pc, #16]	; (800c2d8 <HAL_FLASH_OB_Unlock+0x1c>)
  return HAL_OK;  
 800c2c6:	2000      	movs	r0, #0
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 800c2c8:	4a04      	ldr	r2, [pc, #16]	; (800c2dc <HAL_FLASH_OB_Unlock+0x20>)
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 800c2ca:	6099      	str	r1, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 800c2cc:	609a      	str	r2, [r3, #8]
  return HAL_OK;  
 800c2ce:	4770      	bx	lr
    return HAL_ERROR;
 800c2d0:	2001      	movs	r0, #1
}
 800c2d2:	4770      	bx	lr
 800c2d4:	40023c00 	.word	0x40023c00
 800c2d8:	08192a3b 	.word	0x08192a3b
 800c2dc:	4c5d6e7f 	.word	0x4c5d6e7f

0800c2e0 <HAL_FLASH_OB_Lock>:
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 800c2e0:	4a03      	ldr	r2, [pc, #12]	; (800c2f0 <HAL_FLASH_OB_Lock+0x10>)
}
 800c2e2:	2000      	movs	r0, #0
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 800c2e4:	6953      	ldr	r3, [r2, #20]
 800c2e6:	f043 0301 	orr.w	r3, r3, #1
 800c2ea:	6153      	str	r3, [r2, #20]
}
 800c2ec:	4770      	bx	lr
 800c2ee:	bf00      	nop
 800c2f0:	40023c00 	.word	0x40023c00

0800c2f4 <HAL_FLASH_OB_Launch>:
{
 800c2f4:	b570      	push	{r4, r5, r6, lr}
  FLASH->OPTCR |= FLASH_OPTCR_OPTSTRT;
 800c2f6:	4c14      	ldr	r4, [pc, #80]	; (800c348 <HAL_FLASH_OB_Launch+0x54>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800c2f8:	2100      	movs	r1, #0
 800c2fa:	4a14      	ldr	r2, [pc, #80]	; (800c34c <HAL_FLASH_OB_Launch+0x58>)
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 800c2fc:	f24c 3650 	movw	r6, #50000	; 0xc350
  FLASH->OPTCR |= FLASH_OPTCR_OPTSTRT;
 800c300:	6963      	ldr	r3, [r4, #20]
 800c302:	f043 0302 	orr.w	r3, r3, #2
 800c306:	6163      	str	r3, [r4, #20]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800c308:	6191      	str	r1, [r2, #24]
  tickstart = HAL_GetTick();
 800c30a:	f7fc ffbb 	bl	8009284 <HAL_GetTick>
 800c30e:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800c310:	e004      	b.n	800c31c <HAL_FLASH_OB_Launch+0x28>
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 800c312:	f7fc ffb7 	bl	8009284 <HAL_GetTick>
 800c316:	1b40      	subs	r0, r0, r5
 800c318:	42b0      	cmp	r0, r6
 800c31a:	d80e      	bhi.n	800c33a <HAL_FLASH_OB_Launch+0x46>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800c31c:	68e3      	ldr	r3, [r4, #12]
 800c31e:	03db      	lsls	r3, r3, #15
 800c320:	d4f7      	bmi.n	800c312 <HAL_FLASH_OB_Launch+0x1e>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 800c322:	68e2      	ldr	r2, [r4, #12]
 800c324:	f012 02f2 	ands.w	r2, r2, #242	; 0xf2
 800c328:	d109      	bne.n	800c33e <HAL_FLASH_OB_Launch+0x4a>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800c32a:	68e0      	ldr	r0, [r4, #12]
 800c32c:	f010 0001 	ands.w	r0, r0, #1
 800c330:	d002      	beq.n	800c338 <HAL_FLASH_OB_Launch+0x44>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800c332:	2301      	movs	r3, #1
  return HAL_OK;
 800c334:	4610      	mov	r0, r2
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800c336:	60e3      	str	r3, [r4, #12]
}
 800c338:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_TIMEOUT;
 800c33a:	2003      	movs	r0, #3
}
 800c33c:	bd70      	pop	{r4, r5, r6, pc}
    FLASH_SetErrorCode();
 800c33e:	f7ff febf 	bl	800c0c0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800c342:	2001      	movs	r0, #1
}
 800c344:	bd70      	pop	{r4, r5, r6, pc}
 800c346:	bf00      	nop
 800c348:	40023c00 	.word	0x40023c00
 800c34c:	2000356c 	.word	0x2000356c

0800c350 <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 800c350:	4b01      	ldr	r3, [pc, #4]	; (800c358 <HAL_FLASH_GetError+0x8>)
 800c352:	6998      	ldr	r0, [r3, #24]
}  
 800c354:	4770      	bx	lr
 800c356:	bf00      	nop
 800c358:	2000356c 	.word	0x2000356c

0800c35c <FLASH_WaitForLastOperation>:
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800c35c:	4b13      	ldr	r3, [pc, #76]	; (800c3ac <FLASH_WaitForLastOperation+0x50>)
 800c35e:	2200      	movs	r2, #0
{ 
 800c360:	b570      	push	{r4, r5, r6, lr}
 800c362:	4604      	mov	r4, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800c364:	619a      	str	r2, [r3, #24]
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800c366:	4d12      	ldr	r5, [pc, #72]	; (800c3b0 <FLASH_WaitForLastOperation+0x54>)
  tickstart = HAL_GetTick();
 800c368:	f7fc ff8c 	bl	8009284 <HAL_GetTick>
 800c36c:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800c36e:	e001      	b.n	800c374 <FLASH_WaitForLastOperation+0x18>
    if(Timeout != HAL_MAX_DELAY)
 800c370:	1c62      	adds	r2, r4, #1
 800c372:	d10e      	bne.n	800c392 <FLASH_WaitForLastOperation+0x36>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800c374:	68eb      	ldr	r3, [r5, #12]
 800c376:	03db      	lsls	r3, r3, #15
 800c378:	d4fa      	bmi.n	800c370 <FLASH_WaitForLastOperation+0x14>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 800c37a:	68ea      	ldr	r2, [r5, #12]
 800c37c:	f012 02f2 	ands.w	r2, r2, #242	; 0xf2
 800c380:	d10f      	bne.n	800c3a2 <FLASH_WaitForLastOperation+0x46>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800c382:	68e8      	ldr	r0, [r5, #12]
 800c384:	f010 0001 	ands.w	r0, r0, #1
 800c388:	d002      	beq.n	800c390 <FLASH_WaitForLastOperation+0x34>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800c38a:	2301      	movs	r3, #1
  return HAL_OK;
 800c38c:	4610      	mov	r0, r2
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800c38e:	60eb      	str	r3, [r5, #12]
}  
 800c390:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 800c392:	b124      	cbz	r4, 800c39e <FLASH_WaitForLastOperation+0x42>
 800c394:	f7fc ff76 	bl	8009284 <HAL_GetTick>
 800c398:	1b80      	subs	r0, r0, r6
 800c39a:	42a0      	cmp	r0, r4
 800c39c:	d9ea      	bls.n	800c374 <FLASH_WaitForLastOperation+0x18>
        return HAL_TIMEOUT;
 800c39e:	2003      	movs	r0, #3
}  
 800c3a0:	bd70      	pop	{r4, r5, r6, pc}
    FLASH_SetErrorCode();
 800c3a2:	f7ff fe8d 	bl	800c0c0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800c3a6:	2001      	movs	r0, #1
}  
 800c3a8:	bd70      	pop	{r4, r5, r6, pc}
 800c3aa:	bf00      	nop
 800c3ac:	2000356c 	.word	0x2000356c
 800c3b0:	40023c00 	.word	0x40023c00

0800c3b4 <HAL_FLASH_Program>:
{
 800c3b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 800c3b8:	4d23      	ldr	r5, [pc, #140]	; (800c448 <HAL_FLASH_Program+0x94>)
{
 800c3ba:	4617      	mov	r7, r2
  __HAL_LOCK(&pFlash);
 800c3bc:	7d2a      	ldrb	r2, [r5, #20]
 800c3be:	2a01      	cmp	r2, #1
 800c3c0:	d03a      	beq.n	800c438 <HAL_FLASH_Program+0x84>
 800c3c2:	4698      	mov	r8, r3
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 800c3c4:	2803      	cmp	r0, #3
  __HAL_LOCK(&pFlash);
 800c3c6:	f04f 0301 	mov.w	r3, #1
 800c3ca:	4604      	mov	r4, r0
 800c3cc:	752b      	strb	r3, [r5, #20]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 800c3ce:	d81d      	bhi.n	800c40c <HAL_FLASH_Program+0x58>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c3d0:	f24c 3050 	movw	r0, #50000	; 0xc350
 800c3d4:	460e      	mov	r6, r1
 800c3d6:	f7ff ffc1 	bl	800c35c <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800c3da:	b998      	cbnz	r0, 800c404 <HAL_FLASH_Program+0x50>
    switch(TypeProgram)
 800c3dc:	3c01      	subs	r4, #1
 800c3de:	2c02      	cmp	r4, #2
 800c3e0:	d82d      	bhi.n	800c43e <HAL_FLASH_Program+0x8a>
 800c3e2:	e8df f004 	tbb	[pc, r4]
 800c3e6:	1e02      	.short	0x1e02
 800c3e8:	23          	.byte	0x23
 800c3e9:	00          	.byte	0x00
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800c3ea:	b2b9      	uxth	r1, r7
 800c3ec:	4630      	mov	r0, r6
 800c3ee:	f7ff fec5 	bl	800c17c <FLASH_Program_HalfWord>
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c3f2:	f24c 3050 	movw	r0, #50000	; 0xc350
 800c3f6:	f7ff ffb1 	bl	800c35c <FLASH_WaitForLastOperation>
    FLASH->CR &= (~FLASH_CR_PG);
 800c3fa:	4a14      	ldr	r2, [pc, #80]	; (800c44c <HAL_FLASH_Program+0x98>)
 800c3fc:	6913      	ldr	r3, [r2, #16]
 800c3fe:	f023 0301 	bic.w	r3, r3, #1
 800c402:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 800c404:	2300      	movs	r3, #0
 800c406:	752b      	strb	r3, [r5, #20]
}
 800c408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 800c40c:	4810      	ldr	r0, [pc, #64]	; (800c450 <HAL_FLASH_Program+0x9c>)
 800c40e:	21aa      	movs	r1, #170	; 0xaa
 800c410:	f7f9 f9e8 	bl	80057e4 <assert_failed>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c414:	f24c 3050 	movw	r0, #50000	; 0xc350
 800c418:	f7ff ffa0 	bl	800c35c <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800c41c:	2800      	cmp	r0, #0
 800c41e:	d1f1      	bne.n	800c404 <HAL_FLASH_Program+0x50>
 800c420:	e7e7      	b.n	800c3f2 <HAL_FLASH_Program+0x3e>
        FLASH_Program_Word(Address, (uint32_t) Data);
 800c422:	4639      	mov	r1, r7
 800c424:	4630      	mov	r0, r6
 800c426:	f7ff fed3 	bl	800c1d0 <FLASH_Program_Word>
        break;
 800c42a:	e7e2      	b.n	800c3f2 <HAL_FLASH_Program+0x3e>
        FLASH_Program_DoubleWord(Address, Data);
 800c42c:	463a      	mov	r2, r7
 800c42e:	4643      	mov	r3, r8
 800c430:	4630      	mov	r0, r6
 800c432:	f7ff fef7 	bl	800c224 <FLASH_Program_DoubleWord>
        break;
 800c436:	e7dc      	b.n	800c3f2 <HAL_FLASH_Program+0x3e>
  __HAL_LOCK(&pFlash);
 800c438:	2002      	movs	r0, #2
}
 800c43a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        FLASH_Program_Byte(Address, (uint8_t) Data);
 800c43e:	b2f9      	uxtb	r1, r7
 800c440:	4630      	mov	r0, r6
 800c442:	f7ff fe73 	bl	800c12c <FLASH_Program_Byte>
        break;
 800c446:	e7d4      	b.n	800c3f2 <HAL_FLASH_Program+0x3e>
 800c448:	2000356c 	.word	0x2000356c
 800c44c:	40023c00 	.word	0x40023c00
 800c450:	0802e210 	.word	0x0802e210

0800c454 <FLASH_MassErase>:
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 800c454:	2803      	cmp	r0, #3
{
 800c456:	b538      	push	{r3, r4, r5, lr}
 800c458:	4604      	mov	r4, r0
 800c45a:	460d      	mov	r5, r1
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 800c45c:	d82f      	bhi.n	800c4be <FLASH_MassErase+0x6a>
  assert_param(IS_FLASH_BANK(Banks));
 800c45e:	1e6b      	subs	r3, r5, #1
 800c460:	2b02      	cmp	r3, #2
 800c462:	d81c      	bhi.n	800c49e <FLASH_MassErase+0x4a>

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 800c464:	4b19      	ldr	r3, [pc, #100]	; (800c4cc <FLASH_MassErase+0x78>)
  if(Banks == FLASH_BANK_BOTH)
 800c466:	2d03      	cmp	r5, #3
  FLASH->CR &= CR_PSIZE_MASK;
 800c468:	691a      	ldr	r2, [r3, #16]
 800c46a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800c46e:	611a      	str	r2, [r3, #16]
  if(Banks == FLASH_BANK_BOTH)
 800c470:	d10e      	bne.n	800c490 <FLASH_MassErase+0x3c>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 800c472:	6919      	ldr	r1, [r3, #16]
 800c474:	f248 0204 	movw	r2, #32772	; 0x8004
 800c478:	430a      	orrs	r2, r1
 800c47a:	611a      	str	r2, [r3, #16]
  else
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;    
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 800c47c:	4a13      	ldr	r2, [pc, #76]	; (800c4cc <FLASH_MassErase+0x78>)
 800c47e:	6910      	ldr	r0, [r2, #16]
 800c480:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 800c484:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 800c488:	6110      	str	r0, [r2, #16]
 800c48a:	f3bf 8f4f 	dsb	sy
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 800c48e:	bd38      	pop	{r3, r4, r5, pc}
  else if(Banks == FLASH_BANK_2)
 800c490:	2d02      	cmp	r5, #2
 800c492:	d10e      	bne.n	800c4b2 <FLASH_MassErase+0x5e>
    FLASH->CR |= FLASH_CR_MER2;
 800c494:	691a      	ldr	r2, [r3, #16]
 800c496:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c49a:	611a      	str	r2, [r3, #16]
 800c49c:	e7ee      	b.n	800c47c <FLASH_MassErase+0x28>
  assert_param(IS_FLASH_BANK(Banks));
 800c49e:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 800c4a2:	480b      	ldr	r0, [pc, #44]	; (800c4d0 <FLASH_MassErase+0x7c>)
 800c4a4:	f7f9 f99e 	bl	80057e4 <assert_failed>
  FLASH->CR &= CR_PSIZE_MASK;
 800c4a8:	4a08      	ldr	r2, [pc, #32]	; (800c4cc <FLASH_MassErase+0x78>)
 800c4aa:	6913      	ldr	r3, [r2, #16]
 800c4ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c4b0:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_MER1;    
 800c4b2:	4a06      	ldr	r2, [pc, #24]	; (800c4cc <FLASH_MassErase+0x78>)
 800c4b4:	6913      	ldr	r3, [r2, #16]
 800c4b6:	f043 0304 	orr.w	r3, r3, #4
 800c4ba:	6113      	str	r3, [r2, #16]
 800c4bc:	e7de      	b.n	800c47c <FLASH_MassErase+0x28>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 800c4be:	f240 11bb 	movw	r1, #443	; 0x1bb
 800c4c2:	4803      	ldr	r0, [pc, #12]	; (800c4d0 <FLASH_MassErase+0x7c>)
 800c4c4:	f7f9 f98e 	bl	80057e4 <assert_failed>
 800c4c8:	e7c9      	b.n	800c45e <FLASH_MassErase+0xa>
 800c4ca:	bf00      	nop
 800c4cc:	40023c00 	.word	0x40023c00
 800c4d0:	0802e24c 	.word	0x0802e24c

0800c4d4 <HAL_FLASHEx_OBProgram>:
{
 800c4d4:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(&pFlash);
 800c4d6:	4d64      	ldr	r5, [pc, #400]	; (800c668 <HAL_FLASHEx_OBProgram+0x194>)
 800c4d8:	7d2b      	ldrb	r3, [r5, #20]
 800c4da:	2b01      	cmp	r3, #1
 800c4dc:	f000 80bb 	beq.w	800c656 <HAL_FLASHEx_OBProgram+0x182>
 800c4e0:	2301      	movs	r3, #1
 800c4e2:	4604      	mov	r4, r0
 800c4e4:	752b      	strb	r3, [r5, #20]
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));
 800c4e6:	6803      	ldr	r3, [r0, #0]
 800c4e8:	2b3f      	cmp	r3, #63	; 0x3f
 800c4ea:	f200 808c 	bhi.w	800c606 <HAL_FLASHEx_OBProgram+0x132>
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 800c4ee:	07d9      	lsls	r1, r3, #31
 800c4f0:	d40d      	bmi.n	800c50e <HAL_FLASHEx_OBProgram+0x3a>
  HAL_StatusTypeDef status = HAL_ERROR;
 800c4f2:	2001      	movs	r0, #1
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 800c4f4:	079a      	lsls	r2, r3, #30
 800c4f6:	d42c      	bmi.n	800c552 <HAL_FLASHEx_OBProgram+0x7e>
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 800c4f8:	075e      	lsls	r6, r3, #29
 800c4fa:	d440      	bmi.n	800c57e <HAL_FLASHEx_OBProgram+0xaa>
  if((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 800c4fc:	0719      	lsls	r1, r3, #28
 800c4fe:	d44f      	bmi.n	800c5a0 <HAL_FLASHEx_OBProgram+0xcc>
  if((pOBInit->OptionType & OPTIONBYTE_BOOTADDR_0) == OPTIONBYTE_BOOTADDR_0)
 800c500:	06da      	lsls	r2, r3, #27
 800c502:	d45b      	bmi.n	800c5bc <HAL_FLASHEx_OBProgram+0xe8>
  if((pOBInit->OptionType & OPTIONBYTE_BOOTADDR_1) == OPTIONBYTE_BOOTADDR_1)
 800c504:	069b      	lsls	r3, r3, #26
 800c506:	d46c      	bmi.n	800c5e2 <HAL_FLASHEx_OBProgram+0x10e>
  __HAL_UNLOCK(&pFlash);
 800c508:	2300      	movs	r3, #0
 800c50a:	752b      	strb	r3, [r5, #20]
}
 800c50c:	bd70      	pop	{r4, r5, r6, pc}
    assert_param(IS_WRPSTATE(pOBInit->WRPState));
 800c50e:	6863      	ldr	r3, [r4, #4]
 800c510:	2b01      	cmp	r3, #1
 800c512:	d905      	bls.n	800c520 <HAL_FLASHEx_OBProgram+0x4c>
 800c514:	f44f 7195 	mov.w	r1, #298	; 0x12a
 800c518:	4854      	ldr	r0, [pc, #336]	; (800c66c <HAL_FLASHEx_OBProgram+0x198>)
 800c51a:	f7f9 f963 	bl	80057e4 <assert_failed>
    if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 800c51e:	6863      	ldr	r3, [r4, #4]
      status = FLASH_OB_EnableWRP(pOBInit->WRPSector);
 800c520:	68a6      	ldr	r6, [r4, #8]
    if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 800c522:	2b01      	cmp	r3, #1
static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WRPSector)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
 800c524:	4b52      	ldr	r3, [pc, #328]	; (800c670 <HAL_FLASHEx_OBProgram+0x19c>)
 800c526:	ea03 0306 	and.w	r3, r3, r6
    if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 800c52a:	d07f      	beq.n	800c62c <HAL_FLASHEx_OBProgram+0x158>
static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WRPSector)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
 800c52c:	b903      	cbnz	r3, 800c530 <HAL_FLASHEx_OBProgram+0x5c>
 800c52e:	b926      	cbnz	r6, 800c53a <HAL_FLASHEx_OBProgram+0x66>
 800c530:	f240 314f 	movw	r1, #847	; 0x34f
 800c534:	484d      	ldr	r0, [pc, #308]	; (800c66c <HAL_FLASHEx_OBProgram+0x198>)
 800c536:	f7f9 f955 	bl	80057e4 <assert_failed>
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c53a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800c53e:	f7ff ff0d 	bl	800c35c <FLASH_WaitForLastOperation>

  if(status == HAL_OK)
 800c542:	b918      	cbnz	r0, 800c54c <HAL_FLASHEx_OBProgram+0x78>
  {
    /* Write protection disabled on sectors */
    FLASH->OPTCR |= (WRPSector); 
 800c544:	4b4b      	ldr	r3, [pc, #300]	; (800c674 <HAL_FLASHEx_OBProgram+0x1a0>)
 800c546:	695a      	ldr	r2, [r3, #20]
 800c548:	4316      	orrs	r6, r2
 800c54a:	615e      	str	r6, [r3, #20]
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 800c54c:	6823      	ldr	r3, [r4, #0]
 800c54e:	079a      	lsls	r2, r3, #30
 800c550:	d5d2      	bpl.n	800c4f8 <HAL_FLASHEx_OBProgram+0x24>
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 800c552:	7b26      	ldrb	r6, [r4, #12]
static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t Level)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(Level));
 800c554:	2eaa      	cmp	r6, #170	; 0xaa
 800c556:	bf18      	it	ne
 800c558:	2e55      	cmpne	r6, #85	; 0x55
 800c55a:	d006      	beq.n	800c56a <HAL_FLASHEx_OBProgram+0x96>
 800c55c:	2ecc      	cmp	r6, #204	; 0xcc
 800c55e:	d004      	beq.n	800c56a <HAL_FLASHEx_OBProgram+0x96>
 800c560:	f240 316e 	movw	r1, #878	; 0x36e
 800c564:	4841      	ldr	r0, [pc, #260]	; (800c66c <HAL_FLASHEx_OBProgram+0x198>)
 800c566:	f7f9 f93d 	bl	80057e4 <assert_failed>
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c56a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800c56e:	f7ff fef5 	bl	800c35c <FLASH_WaitForLastOperation>

  if(status == HAL_OK)
 800c572:	b908      	cbnz	r0, 800c578 <HAL_FLASHEx_OBProgram+0xa4>
  { 
    *(__IO uint8_t*)OPTCR_BYTE1_ADDRESS = Level;
 800c574:	4b3f      	ldr	r3, [pc, #252]	; (800c674 <HAL_FLASHEx_OBProgram+0x1a0>)
 800c576:	755e      	strb	r6, [r3, #21]
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 800c578:	6823      	ldr	r3, [r4, #0]
 800c57a:	075e      	lsls	r6, r3, #29
 800c57c:	d5be      	bpl.n	800c4fc <HAL_FLASHEx_OBProgram+0x28>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c57e:	f24c 3050 	movw	r0, #50000	; 0xc350
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_WWDG_SW, 
 800c582:	6966      	ldr	r6, [r4, #20]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c584:	f7ff feea 	bl	800c35c <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800c588:	b938      	cbnz	r0, 800c59a <HAL_FLASHEx_OBProgram+0xc6>
    MODIFY_REG(FLASH->OPTCR, useroptionmask, useroptionvalue);
 800c58a:	493a      	ldr	r1, [pc, #232]	; (800c674 <HAL_FLASHEx_OBProgram+0x1a0>)
    useroptionvalue = (Iwdg | Wwdg | Stop | Stdby | Iwdgstop | Iwdgstdby | NDBoot | NDBank);
 800c58c:	4b3a      	ldr	r3, [pc, #232]	; (800c678 <HAL_FLASHEx_OBProgram+0x1a4>)
    MODIFY_REG(FLASH->OPTCR, useroptionmask, useroptionvalue);
 800c58e:	4a3b      	ldr	r2, [pc, #236]	; (800c67c <HAL_FLASHEx_OBProgram+0x1a8>)
    useroptionvalue = (Iwdg | Wwdg | Stop | Stdby | Iwdgstop | Iwdgstdby | NDBoot | NDBank);
 800c590:	4033      	ands	r3, r6
    MODIFY_REG(FLASH->OPTCR, useroptionmask, useroptionvalue);
 800c592:	694e      	ldr	r6, [r1, #20]
 800c594:	4032      	ands	r2, r6
 800c596:	4313      	orrs	r3, r2
 800c598:	614b      	str	r3, [r1, #20]
  if((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 800c59a:	6823      	ldr	r3, [r4, #0]
 800c59c:	0719      	lsls	r1, r3, #28
 800c59e:	d5af      	bpl.n	800c500 <HAL_FLASHEx_OBProgram+0x2c>
    status = FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel);
 800c5a0:	6926      	ldr	r6, [r4, #16]
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_BOR_LevelConfig(uint8_t Level)
{
  /* Check the parameters */
  assert_param(IS_OB_BOR_LEVEL(Level));
 800c5a2:	f016 0ff3 	tst.w	r6, #243	; 0xf3
 800c5a6:	d158      	bne.n	800c65a <HAL_FLASHEx_OBProgram+0x186>

  /* Set the BOR Level */
  MODIFY_REG(FLASH->OPTCR, FLASH_OPTCR_BOR_LEV, Level);
 800c5a8:	4932      	ldr	r1, [pc, #200]	; (800c674 <HAL_FLASHEx_OBProgram+0x1a0>)
 800c5aa:	b2f6      	uxtb	r6, r6
    status = FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel);
 800c5ac:	2000      	movs	r0, #0
  MODIFY_REG(FLASH->OPTCR, FLASH_OPTCR_BOR_LEV, Level);
 800c5ae:	694a      	ldr	r2, [r1, #20]
 800c5b0:	f022 020c 	bic.w	r2, r2, #12
 800c5b4:	4332      	orrs	r2, r6
 800c5b6:	614a      	str	r2, [r1, #20]
  if((pOBInit->OptionType & OPTIONBYTE_BOOTADDR_0) == OPTIONBYTE_BOOTADDR_0)
 800c5b8:	06da      	lsls	r2, r3, #27
 800c5ba:	d5a3      	bpl.n	800c504 <HAL_FLASHEx_OBProgram+0x30>
    status = FLASH_OB_BootAddressConfig(OPTIONBYTE_BOOTADDR_0, pOBInit->BootAddr0);
 800c5bc:	69a6      	ldr	r6, [r4, #24]
static HAL_StatusTypeDef FLASH_OB_BootAddressConfig(uint32_t BootOption, uint32_t Address)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the parameters */
  assert_param(IS_OB_BOOT_ADDRESS(Address));
 800c5be:	f248 0313 	movw	r3, #32787	; 0x8013
 800c5c2:	429e      	cmp	r6, r3
 800c5c4:	d826      	bhi.n	800c614 <HAL_FLASHEx_OBProgram+0x140>
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c5c6:	f24c 3050 	movw	r0, #50000	; 0xc350
 800c5ca:	f7ff fec7 	bl	800c35c <FLASH_WaitForLastOperation>
  
  if(status == HAL_OK)
 800c5ce:	b928      	cbnz	r0, 800c5dc <HAL_FLASHEx_OBProgram+0x108>
  {
    if(BootOption == OPTIONBYTE_BOOTADDR_0)
    {			
      MODIFY_REG(FLASH->OPTCR1, FLASH_OPTCR1_BOOT_ADD0, Address);
 800c5d0:	4a28      	ldr	r2, [pc, #160]	; (800c674 <HAL_FLASHEx_OBProgram+0x1a0>)
 800c5d2:	4b2b      	ldr	r3, [pc, #172]	; (800c680 <HAL_FLASHEx_OBProgram+0x1ac>)
 800c5d4:	6991      	ldr	r1, [r2, #24]
 800c5d6:	400b      	ands	r3, r1
 800c5d8:	4333      	orrs	r3, r6
 800c5da:	6193      	str	r3, [r2, #24]
  if((pOBInit->OptionType & OPTIONBYTE_BOOTADDR_1) == OPTIONBYTE_BOOTADDR_1)
 800c5dc:	6823      	ldr	r3, [r4, #0]
 800c5de:	069b      	lsls	r3, r3, #26
 800c5e0:	d592      	bpl.n	800c508 <HAL_FLASHEx_OBProgram+0x34>
    status = FLASH_OB_BootAddressConfig(OPTIONBYTE_BOOTADDR_1, pOBInit->BootAddr1);
 800c5e2:	69e4      	ldr	r4, [r4, #28]
  assert_param(IS_OB_BOOT_ADDRESS(Address));
 800c5e4:	f248 0313 	movw	r3, #32787	; 0x8013
 800c5e8:	429c      	cmp	r4, r3
 800c5ea:	d819      	bhi.n	800c620 <HAL_FLASHEx_OBProgram+0x14c>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c5ec:	f24c 3050 	movw	r0, #50000	; 0xc350
 800c5f0:	f7ff feb4 	bl	800c35c <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800c5f4:	2800      	cmp	r0, #0
 800c5f6:	d187      	bne.n	800c508 <HAL_FLASHEx_OBProgram+0x34>
    }
    else
    {
      MODIFY_REG(FLASH->OPTCR1, FLASH_OPTCR1_BOOT_ADD1, (Address << 16));
 800c5f8:	4a1e      	ldr	r2, [pc, #120]	; (800c674 <HAL_FLASHEx_OBProgram+0x1a0>)
 800c5fa:	6993      	ldr	r3, [r2, #24]
 800c5fc:	b29b      	uxth	r3, r3
 800c5fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c602:	6193      	str	r3, [r2, #24]
 800c604:	e780      	b.n	800c508 <HAL_FLASHEx_OBProgram+0x34>
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));
 800c606:	f240 1125 	movw	r1, #293	; 0x125
 800c60a:	4818      	ldr	r0, [pc, #96]	; (800c66c <HAL_FLASHEx_OBProgram+0x198>)
 800c60c:	f7f9 f8ea 	bl	80057e4 <assert_failed>
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 800c610:	6823      	ldr	r3, [r4, #0]
 800c612:	e76c      	b.n	800c4ee <HAL_FLASHEx_OBProgram+0x1a>
  assert_param(IS_OB_BOOT_ADDRESS(Address));
 800c614:	f240 31a9 	movw	r1, #937	; 0x3a9
 800c618:	4814      	ldr	r0, [pc, #80]	; (800c66c <HAL_FLASHEx_OBProgram+0x198>)
 800c61a:	f7f9 f8e3 	bl	80057e4 <assert_failed>
 800c61e:	e7d2      	b.n	800c5c6 <HAL_FLASHEx_OBProgram+0xf2>
 800c620:	f240 31a9 	movw	r1, #937	; 0x3a9
 800c624:	4811      	ldr	r0, [pc, #68]	; (800c66c <HAL_FLASHEx_OBProgram+0x198>)
 800c626:	f7f9 f8dd 	bl	80057e4 <assert_failed>
 800c62a:	e7df      	b.n	800c5ec <HAL_FLASHEx_OBProgram+0x118>
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
 800c62c:	b96b      	cbnz	r3, 800c64a <HAL_FLASHEx_OBProgram+0x176>
 800c62e:	b166      	cbz	r6, 800c64a <HAL_FLASHEx_OBProgram+0x176>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c630:	f24c 3050 	movw	r0, #50000	; 0xc350
 800c634:	f7ff fe92 	bl	800c35c <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800c638:	2800      	cmp	r0, #0
 800c63a:	d187      	bne.n	800c54c <HAL_FLASHEx_OBProgram+0x78>
    FLASH->OPTCR &= (~WRPSector);  
 800c63c:	4a0d      	ldr	r2, [pc, #52]	; (800c674 <HAL_FLASHEx_OBProgram+0x1a0>)
 800c63e:	6953      	ldr	r3, [r2, #20]
 800c640:	ea23 0606 	bic.w	r6, r3, r6
 800c644:	6156      	str	r6, [r2, #20]
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 800c646:	6823      	ldr	r3, [r4, #0]
 800c648:	e754      	b.n	800c4f4 <HAL_FLASHEx_OBProgram+0x20>
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
 800c64a:	f240 312b 	movw	r1, #811	; 0x32b
 800c64e:	4807      	ldr	r0, [pc, #28]	; (800c66c <HAL_FLASHEx_OBProgram+0x198>)
 800c650:	f7f9 f8c8 	bl	80057e4 <assert_failed>
 800c654:	e7ec      	b.n	800c630 <HAL_FLASHEx_OBProgram+0x15c>
  __HAL_LOCK(&pFlash);
 800c656:	2002      	movs	r0, #2
}
 800c658:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_OB_BOR_LEVEL(Level));
 800c65a:	f44f 7162 	mov.w	r1, #904	; 0x388
 800c65e:	4803      	ldr	r0, [pc, #12]	; (800c66c <HAL_FLASHEx_OBProgram+0x198>)
 800c660:	f7f9 f8c0 	bl	80057e4 <assert_failed>
  if((pOBInit->OptionType & OPTIONBYTE_BOOTADDR_0) == OPTIONBYTE_BOOTADDR_0)
 800c664:	6823      	ldr	r3, [r4, #0]
 800c666:	e79f      	b.n	800c5a8 <HAL_FLASHEx_OBProgram+0xd4>
 800c668:	2000356c 	.word	0x2000356c
 800c66c:	0802e24c 	.word	0x0802e24c
 800c670:	f000ffff 	.word	0xf000ffff
 800c674:	40023c00 	.word	0x40023c00
 800c678:	f00000f0 	.word	0xf00000f0
 800c67c:	0fffff0f 	.word	0x0fffff0f
 800c680:	ffff0000 	.word	0xffff0000

0800c684 <HAL_FLASHEx_OBGetConfig>:
  return ((uint32_t)(FLASH->OPTCR & 0x0FFF0000));
 800c684:	4a11      	ldr	r2, [pc, #68]	; (800c6cc <HAL_FLASHEx_OBGetConfig+0x48>)
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER |\
 800c686:	213f      	movs	r1, #63	; 0x3f
  return ((uint32_t)(FLASH->OPTCR & 0x0FFF0000));
 800c688:	4b11      	ldr	r3, [pc, #68]	; (800c6d0 <HAL_FLASHEx_OBGetConfig+0x4c>)
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER |\
 800c68a:	6001      	str	r1, [r0, #0]
  return ((uint32_t)(FLASH->OPTCR & 0x0FFF0000));
 800c68c:	6951      	ldr	r1, [r2, #20]
 800c68e:	400b      	ands	r3, r1
  pOBInit->WRPSector = FLASH_OB_GetWRP();
 800c690:	6083      	str	r3, [r0, #8]
  */
static uint8_t FLASH_OB_GetRDP(void)
{
  uint8_t readstatus = OB_RDP_LEVEL_0;
  
  if ((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS)) == OB_RDP_LEVEL_0)
 800c692:	7d51      	ldrb	r1, [r2, #21]
 800c694:	29aa      	cmp	r1, #170	; 0xaa
 800c696:	b2cb      	uxtb	r3, r1
 800c698:	d015      	beq.n	800c6c6 <HAL_FLASHEx_OBGetConfig+0x42>
  {
    readstatus = OB_RDP_LEVEL_0;
  }
  else if ((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS)) == OB_RDP_LEVEL_2)
 800c69a:	7d53      	ldrb	r3, [r2, #21]
 800c69c:	2bcc      	cmp	r3, #204	; 0xcc
 800c69e:	bf0c      	ite	eq
 800c6a0:	22cc      	moveq	r2, #204	; 0xcc
 800c6a2:	2255      	movne	r2, #85	; 0x55
  return ((uint32_t)(FLASH->OPTCR & 0xF00000F0U));
 800c6a4:	4b09      	ldr	r3, [pc, #36]	; (800c6cc <HAL_FLASHEx_OBGetConfig+0x48>)
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 800c6a6:	60c2      	str	r2, [r0, #12]
  return ((uint32_t)(FLASH->OPTCR & 0xF00000F0U));
 800c6a8:	4a0a      	ldr	r2, [pc, #40]	; (800c6d4 <HAL_FLASHEx_OBGetConfig+0x50>)
 800c6aa:	6959      	ldr	r1, [r3, #20]
 800c6ac:	400a      	ands	r2, r1
  pOBInit->USERConfig = FLASH_OB_GetUser();
 800c6ae:	6142      	str	r2, [r0, #20]
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V  
  */
static uint32_t FLASH_OB_GetBOR(void)
{
  /* Return the FLASH BOR level */
  return ((uint32_t)(FLASH->OPTCR & 0x0C));
 800c6b0:	695a      	ldr	r2, [r3, #20]
 800c6b2:	f002 020c 	and.w	r2, r2, #12
  pOBInit->BORLevel = FLASH_OB_GetBOR();
 800c6b6:	6102      	str	r2, [r0, #16]
  uint32_t Address = 0;
    
	/* Return the Boot base Address */
  if(BootOption == OPTIONBYTE_BOOTADDR_0)
  {			
    Address = FLASH->OPTCR1 & FLASH_OPTCR1_BOOT_ADD0;
 800c6b8:	699a      	ldr	r2, [r3, #24]
 800c6ba:	b292      	uxth	r2, r2
  pOBInit->BootAddr0 = FLASH_OB_GetBootAddress(OPTIONBYTE_BOOTADDR_0);
 800c6bc:	6182      	str	r2, [r0, #24]
	}
  else
	{
		Address = ((FLASH->OPTCR1 & FLASH_OPTCR1_BOOT_ADD1) >> 16);
 800c6be:	699b      	ldr	r3, [r3, #24]
 800c6c0:	0c1b      	lsrs	r3, r3, #16
  pOBInit->BootAddr1 = FLASH_OB_GetBootAddress(OPTIONBYTE_BOOTADDR_1);
 800c6c2:	61c3      	str	r3, [r0, #28]
}
 800c6c4:	4770      	bx	lr
 800c6c6:	461a      	mov	r2, r3
 800c6c8:	e7ec      	b.n	800c6a4 <HAL_FLASHEx_OBGetConfig+0x20>
 800c6ca:	bf00      	nop
 800c6cc:	40023c00 	.word	0x40023c00
 800c6d0:	0fff0000 	.word	0x0fff0000
 800c6d4:	f00000f0 	.word	0xf00000f0

0800c6d8 <FLASH_Erase_Sector>:
  assert_param(IS_FLASH_SECTOR(Sector));
 800c6d8:	2817      	cmp	r0, #23
{
 800c6da:	b538      	push	{r3, r4, r5, lr}
 800c6dc:	4605      	mov	r5, r0
 800c6de:	460c      	mov	r4, r1
  assert_param(IS_FLASH_SECTOR(Sector));
 800c6e0:	d82b      	bhi.n	800c73a <FLASH_Erase_Sector+0x62>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 800c6e2:	2c03      	cmp	r4, #3
 800c6e4:	d821      	bhi.n	800c72a <FLASH_Erase_Sector+0x52>
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800c6e6:	b9dc      	cbnz	r4, 800c720 <FLASH_Erase_Sector+0x48>
  FLASH->CR &= CR_PSIZE_MASK;
 800c6e8:	4b1a      	ldr	r3, [pc, #104]	; (800c754 <FLASH_Erase_Sector+0x7c>)
  if(Sector > FLASH_SECTOR_11) 
 800c6ea:	2d0b      	cmp	r5, #11
  FLASH->CR &= CR_PSIZE_MASK;
 800c6ec:	691a      	ldr	r2, [r3, #16]
    Sector += 4;
 800c6ee:	bf88      	it	hi
 800c6f0:	3504      	addhi	r5, #4
  FLASH->CR &= CR_PSIZE_MASK;
 800c6f2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800c6f6:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 800c6f8:	6919      	ldr	r1, [r3, #16]
 800c6fa:	430c      	orrs	r4, r1
 800c6fc:	611c      	str	r4, [r3, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800c6fe:	691a      	ldr	r2, [r3, #16]
 800c700:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800c704:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800c706:	6918      	ldr	r0, [r3, #16]
 800c708:	ea40 05c5 	orr.w	r5, r0, r5, lsl #3
 800c70c:	f045 0502 	orr.w	r5, r5, #2
 800c710:	611d      	str	r5, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800c712:	691a      	ldr	r2, [r3, #16]
 800c714:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800c718:	611a      	str	r2, [r3, #16]
 800c71a:	f3bf 8f4f 	dsb	sy
}
 800c71e:	bd38      	pop	{r3, r4, r5, pc}
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800c720:	2c01      	cmp	r4, #1
 800c722:	d110      	bne.n	800c746 <FLASH_Erase_Sector+0x6e>
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800c724:	f44f 7480 	mov.w	r4, #256	; 0x100
 800c728:	e7de      	b.n	800c6e8 <FLASH_Erase_Sector+0x10>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 800c72a:	f44f 71f6 	mov.w	r1, #492	; 0x1ec
 800c72e:	480a      	ldr	r0, [pc, #40]	; (800c758 <FLASH_Erase_Sector+0x80>)
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800c730:	f44f 7440 	mov.w	r4, #768	; 0x300
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 800c734:	f7f9 f856 	bl	80057e4 <assert_failed>
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800c738:	e7d6      	b.n	800c6e8 <FLASH_Erase_Sector+0x10>
  assert_param(IS_FLASH_SECTOR(Sector));
 800c73a:	f240 11eb 	movw	r1, #491	; 0x1eb
 800c73e:	4806      	ldr	r0, [pc, #24]	; (800c758 <FLASH_Erase_Sector+0x80>)
 800c740:	f7f9 f850 	bl	80057e4 <assert_failed>
 800c744:	e7cd      	b.n	800c6e2 <FLASH_Erase_Sector+0xa>
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800c746:	2c02      	cmp	r4, #2
 800c748:	bf0c      	ite	eq
 800c74a:	f44f 7400 	moveq.w	r4, #512	; 0x200
 800c74e:	f44f 7440 	movne.w	r4, #768	; 0x300
 800c752:	e7c9      	b.n	800c6e8 <FLASH_Erase_Sector+0x10>
 800c754:	40023c00 	.word	0x40023c00
 800c758:	0802e24c 	.word	0x0802e24c

0800c75c <HAL_FLASHEx_Erase>:
{
 800c75c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 800c760:	4f2f      	ldr	r7, [pc, #188]	; (800c820 <HAL_FLASHEx_Erase+0xc4>)
 800c762:	7d3b      	ldrb	r3, [r7, #20]
 800c764:	2b01      	cmp	r3, #1
 800c766:	d040      	beq.n	800c7ea <HAL_FLASHEx_Erase+0x8e>
 800c768:	2301      	movs	r3, #1
 800c76a:	4604      	mov	r4, r0
 800c76c:	4688      	mov	r8, r1
 800c76e:	753b      	strb	r3, [r7, #20]
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
 800c770:	6803      	ldr	r3, [r0, #0]
 800c772:	2b01      	cmp	r3, #1
 800c774:	d903      	bls.n	800c77e <HAL_FLASHEx_Erase+0x22>
 800c776:	21a5      	movs	r1, #165	; 0xa5
 800c778:	482a      	ldr	r0, [pc, #168]	; (800c824 <HAL_FLASHEx_Erase+0xc8>)
 800c77a:	f7f9 f833 	bl	80057e4 <assert_failed>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c77e:	f24c 3050 	movw	r0, #50000	; 0xc350
 800c782:	f7ff fdeb 	bl	800c35c <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800c786:	4606      	mov	r6, r0
 800c788:	bb50      	cbnz	r0, 800c7e0 <HAL_FLASHEx_Erase+0x84>
    *SectorError = 0xFFFFFFFFU;
 800c78a:	f04f 33ff 	mov.w	r3, #4294967295
 800c78e:	f8c8 3000 	str.w	r3, [r8]
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800c792:	6823      	ldr	r3, [r4, #0]
 800c794:	2b01      	cmp	r3, #1
 800c796:	d034      	beq.n	800c802 <HAL_FLASHEx_Erase+0xa6>
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));
 800c798:	e9d4 5302 	ldrd	r5, r3, [r4, #8]
 800c79c:	442b      	add	r3, r5
 800c79e:	1e5a      	subs	r2, r3, #1
 800c7a0:	2a17      	cmp	r2, #23
 800c7a2:	d826      	bhi.n	800c7f2 <HAL_FLASHEx_Erase+0x96>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800c7a4:	429d      	cmp	r5, r3
 800c7a6:	d21b      	bcs.n	800c7e0 <HAL_FLASHEx_Erase+0x84>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 800c7a8:	f8df 907c 	ldr.w	r9, [pc, #124]	; 800c828 <HAL_FLASHEx_Erase+0xcc>
 800c7ac:	e005      	b.n	800c7ba <HAL_FLASHEx_Erase+0x5e>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800c7ae:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 800c7b2:	3501      	adds	r5, #1
 800c7b4:	4413      	add	r3, r2
 800c7b6:	42ab      	cmp	r3, r5
 800c7b8:	d912      	bls.n	800c7e0 <HAL_FLASHEx_Erase+0x84>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800c7ba:	4628      	mov	r0, r5
 800c7bc:	7c21      	ldrb	r1, [r4, #16]
 800c7be:	f7ff ff8b 	bl	800c6d8 <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c7c2:	f24c 3050 	movw	r0, #50000	; 0xc350
 800c7c6:	f7ff fdc9 	bl	800c35c <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 800c7ca:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c7ce:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800c7d2:	f8c9 3010 	str.w	r3, [r9, #16]
        if(status != HAL_OK) 
 800c7d6:	2800      	cmp	r0, #0
 800c7d8:	d0e9      	beq.n	800c7ae <HAL_FLASHEx_Erase+0x52>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c7da:	4606      	mov	r6, r0
          *SectorError = index;
 800c7dc:	f8c8 5000 	str.w	r5, [r8]
  __HAL_UNLOCK(&pFlash);
 800c7e0:	2300      	movs	r3, #0
}
 800c7e2:	4630      	mov	r0, r6
  __HAL_UNLOCK(&pFlash);
 800c7e4:	753b      	strb	r3, [r7, #20]
}
 800c7e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(&pFlash);
 800c7ea:	2602      	movs	r6, #2
}
 800c7ec:	4630      	mov	r0, r6
 800c7ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));
 800c7f2:	21c1      	movs	r1, #193	; 0xc1
 800c7f4:	480b      	ldr	r0, [pc, #44]	; (800c824 <HAL_FLASHEx_Erase+0xc8>)
 800c7f6:	f7f8 fff5 	bl	80057e4 <assert_failed>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800c7fa:	e9d4 5302 	ldrd	r5, r3, [r4, #8]
 800c7fe:	442b      	add	r3, r5
 800c800:	e7d0      	b.n	800c7a4 <HAL_FLASHEx_Erase+0x48>
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800c802:	6861      	ldr	r1, [r4, #4]
 800c804:	7c20      	ldrb	r0, [r4, #16]
 800c806:	f7ff fe25 	bl	800c454 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c80a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800c80e:	f7ff fda5 	bl	800c35c <FLASH_WaitForLastOperation>
      FLASH->CR &= (~FLASH_MER_BIT);
 800c812:	4a05      	ldr	r2, [pc, #20]	; (800c828 <HAL_FLASHEx_Erase+0xcc>)
 800c814:	4b05      	ldr	r3, [pc, #20]	; (800c82c <HAL_FLASHEx_Erase+0xd0>)
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c816:	4606      	mov	r6, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 800c818:	6911      	ldr	r1, [r2, #16]
 800c81a:	400b      	ands	r3, r1
 800c81c:	6113      	str	r3, [r2, #16]
 800c81e:	e7df      	b.n	800c7e0 <HAL_FLASHEx_Erase+0x84>
 800c820:	2000356c 	.word	0x2000356c
 800c824:	0802e24c 	.word	0x0802e24c
 800c828:	40023c00 	.word	0x40023c00
 800c82c:	ffff7ffb 	.word	0xffff7ffb

0800c830 <HAL_GPIO_Init>:
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800c830:	4bb9      	ldr	r3, [pc, #740]	; (800cb18 <HAL_GPIO_Init+0x2e8>)
 800c832:	4aba      	ldr	r2, [pc, #744]	; (800cb1c <HAL_GPIO_Init+0x2ec>)
 800c834:	4290      	cmp	r0, r2
 800c836:	bf18      	it	ne
 800c838:	4298      	cmpne	r0, r3
{
 800c83a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800c83e:	bf18      	it	ne
 800c840:	2301      	movne	r3, #1
{
 800c842:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800c844:	bf08      	it	eq
 800c846:	2300      	moveq	r3, #0
{
 800c848:	4606      	mov	r6, r0
 800c84a:	460f      	mov	r7, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800c84c:	9301      	str	r3, [sp, #4]
 800c84e:	d026      	beq.n	800c89e <HAL_GPIO_Init+0x6e>
 800c850:	4bb3      	ldr	r3, [pc, #716]	; (800cb20 <HAL_GPIO_Init+0x2f0>)
 800c852:	4298      	cmp	r0, r3
 800c854:	d023      	beq.n	800c89e <HAL_GPIO_Init+0x6e>
 800c856:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c85a:	4298      	cmp	r0, r3
 800c85c:	d01f      	beq.n	800c89e <HAL_GPIO_Init+0x6e>
 800c85e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c862:	4298      	cmp	r0, r3
 800c864:	d01b      	beq.n	800c89e <HAL_GPIO_Init+0x6e>
 800c866:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c86a:	4298      	cmp	r0, r3
 800c86c:	d017      	beq.n	800c89e <HAL_GPIO_Init+0x6e>
 800c86e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c872:	4298      	cmp	r0, r3
 800c874:	d013      	beq.n	800c89e <HAL_GPIO_Init+0x6e>
 800c876:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c87a:	4298      	cmp	r0, r3
 800c87c:	d00f      	beq.n	800c89e <HAL_GPIO_Init+0x6e>
 800c87e:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 800c882:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c886:	4290      	cmp	r0, r2
 800c888:	bf18      	it	ne
 800c88a:	4298      	cmpne	r0, r3
 800c88c:	d007      	beq.n	800c89e <HAL_GPIO_Init+0x6e>
 800c88e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c892:	4298      	cmp	r0, r3
 800c894:	d003      	beq.n	800c89e <HAL_GPIO_Init+0x6e>
 800c896:	21aa      	movs	r1, #170	; 0xaa
 800c898:	48a2      	ldr	r0, [pc, #648]	; (800cb24 <HAL_GPIO_Init+0x2f4>)
 800c89a:	f7f8 ffa3 	bl	80057e4 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800c89e:	883b      	ldrh	r3, [r7, #0]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	f000 811a 	beq.w	800cada <HAL_GPIO_Init+0x2aa>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800c8a6:	687a      	ldr	r2, [r7, #4]
 800c8a8:	f5b2 1f04 	cmp.w	r2, #2162688	; 0x210000
 800c8ac:	bf18      	it	ne
 800c8ae:	2a03      	cmpne	r2, #3
 800c8b0:	f422 1100 	bic.w	r1, r2, #2097152	; 0x200000
 800c8b4:	bf8c      	ite	hi
 800c8b6:	2301      	movhi	r3, #1
 800c8b8:	2300      	movls	r3, #0
 800c8ba:	f5b2 1f08 	cmp.w	r2, #2228224	; 0x220000
 800c8be:	bf0c      	ite	eq
 800c8c0:	2300      	moveq	r3, #0
 800c8c2:	f003 0301 	andne.w	r3, r3, #1
 800c8c6:	3a11      	subs	r2, #17
 800c8c8:	2a01      	cmp	r2, #1
 800c8ca:	bf94      	ite	ls
 800c8cc:	2300      	movls	r3, #0
 800c8ce:	f003 0301 	andhi.w	r3, r3, #1
 800c8d2:	f5b1 1f88 	cmp.w	r1, #1114112	; 0x110000
 800c8d6:	bf0c      	ite	eq
 800c8d8:	2300      	moveq	r3, #0
 800c8da:	f003 0301 	andne.w	r3, r3, #1
 800c8de:	b11b      	cbz	r3, 800c8e8 <HAL_GPIO_Init+0xb8>
 800c8e0:	f5b1 1f90 	cmp.w	r1, #1179648	; 0x120000
 800c8e4:	f040 813e 	bne.w	800cb64 <HAL_GPIO_Init+0x334>
{
 800c8e8:	2500      	movs	r5, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c8ea:	f8df a260 	ldr.w	sl, [pc, #608]	; 800cb4c <HAL_GPIO_Init+0x31c>

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800c8ee:	46b8      	mov	r8, r7
 800c8f0:	e003      	b.n	800c8fa <HAL_GPIO_Init+0xca>
  for(position = 0; position < GPIO_NUMBER; position++)
 800c8f2:	3501      	adds	r5, #1
 800c8f4:	2d10      	cmp	r5, #16
 800c8f6:	f000 80b3 	beq.w	800ca60 <HAL_GPIO_Init+0x230>
    ioposition = ((uint32_t)0x01) << position;
 800c8fa:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800c8fc:	f8d8 3000 	ldr.w	r3, [r8]
    ioposition = ((uint32_t)0x01) << position;
 800c900:	40ac      	lsls	r4, r5
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800c902:	ea04 0903 	and.w	r9, r4, r3
    if(iocurrent == ioposition)
 800c906:	ea34 0303 	bics.w	r3, r4, r3
 800c90a:	d1f2      	bne.n	800c8f2 <HAL_GPIO_Init+0xc2>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800c90c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c910:	f001 0303 	and.w	r3, r1, #3
 800c914:	1e5a      	subs	r2, r3, #1
 800c916:	2a01      	cmp	r2, #1
 800c918:	f240 80a5 	bls.w	800ca66 <HAL_GPIO_Init+0x236>
 800c91c:	006f      	lsls	r7, r5, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800c91e:	f04f 0b03 	mov.w	fp, #3
 800c922:	fa0b fb07 	lsl.w	fp, fp, r7
 800c926:	ea6f 0b0b 	mvn.w	fp, fp
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800c92a:	2b03      	cmp	r3, #3
 800c92c:	d025      	beq.n	800c97a <HAL_GPIO_Init+0x14a>
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800c92e:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800c932:	2802      	cmp	r0, #2
 800c934:	f200 80b3 	bhi.w	800ca9e <HAL_GPIO_Init+0x26e>
        temp = GPIOx->PUPDR;
 800c938:	68f4      	ldr	r4, [r6, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800c93a:	40b8      	lsls	r0, r7
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800c93c:	2b02      	cmp	r3, #2
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800c93e:	ea04 040b 	and.w	r4, r4, fp
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800c942:	ea40 0004 	orr.w	r0, r0, r4
        GPIOx->PUPDR = temp;
 800c946:	60f0      	str	r0, [r6, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800c948:	d117      	bne.n	800c97a <HAL_GPIO_Init+0x14a>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 800c94a:	f8d8 0010 	ldr.w	r0, [r8, #16]
 800c94e:	280f      	cmp	r0, #15
 800c950:	f200 80c8 	bhi.w	800cae4 <HAL_GPIO_Init+0x2b4>
        temp = GPIOx->AFR[position >> 3];
 800c954:	08ec      	lsrs	r4, r5, #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800c956:	f005 0e07 	and.w	lr, r5, #7
 800c95a:	f04f 0c0f 	mov.w	ip, #15
 800c95e:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 800c962:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp = GPIOx->AFR[position >> 3];
 800c966:	6a22      	ldr	r2, [r4, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800c968:	fa00 f00e 	lsl.w	r0, r0, lr
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800c96c:	fa0c fe0e 	lsl.w	lr, ip, lr
 800c970:	ea22 0c0e 	bic.w	ip, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800c974:	ea40 000c 	orr.w	r0, r0, ip
        GPIOx->AFR[position >> 3] = temp;
 800c978:	6220      	str	r0, [r4, #32]
      temp = GPIOx->MODER;
 800c97a:	6832      	ldr	r2, [r6, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800c97c:	40bb      	lsls	r3, r7
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800c97e:	f411 3f40 	tst.w	r1, #196608	; 0x30000
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800c982:	ea02 0b0b 	and.w	fp, r2, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800c986:	ea43 030b 	orr.w	r3, r3, fp
      GPIOx->MODER = temp;
 800c98a:	6033      	str	r3, [r6, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800c98c:	d0b1      	beq.n	800c8f2 <HAL_GPIO_Init+0xc2>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c98e:	f8da 2044 	ldr.w	r2, [sl, #68]	; 0x44
 800c992:	f025 0303 	bic.w	r3, r5, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800c996:	f005 0403 	and.w	r4, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c99a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800c99e:	00a4      	lsls	r4, r4, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c9a0:	f8ca 2044 	str.w	r2, [sl, #68]	; 0x44
 800c9a4:	f8da 2044 	ldr.w	r2, [sl, #68]	; 0x44
 800c9a8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800c9ac:	9203      	str	r2, [sp, #12]
 800c9ae:	4a5e      	ldr	r2, [pc, #376]	; (800cb28 <HAL_GPIO_Init+0x2f8>)
 800c9b0:	9803      	ldr	r0, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 800c9b2:	441a      	add	r2, r3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800c9b4:	230f      	movs	r3, #15
        temp = SYSCFG->EXTICR[position >> 2];
 800c9b6:	6890      	ldr	r0, [r2, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800c9b8:	40a3      	lsls	r3, r4
 800c9ba:	ea20 0303 	bic.w	r3, r0, r3
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800c9be:	4857      	ldr	r0, [pc, #348]	; (800cb1c <HAL_GPIO_Init+0x2ec>)
 800c9c0:	4286      	cmp	r6, r0
 800c9c2:	d025      	beq.n	800ca10 <HAL_GPIO_Init+0x1e0>
 800c9c4:	9801      	ldr	r0, [sp, #4]
 800c9c6:	2800      	cmp	r0, #0
 800c9c8:	d07d      	beq.n	800cac6 <HAL_GPIO_Init+0x296>
 800c9ca:	4855      	ldr	r0, [pc, #340]	; (800cb20 <HAL_GPIO_Init+0x2f0>)
 800c9cc:	4286      	cmp	r6, r0
 800c9ce:	d07f      	beq.n	800cad0 <HAL_GPIO_Init+0x2a0>
 800c9d0:	4856      	ldr	r0, [pc, #344]	; (800cb2c <HAL_GPIO_Init+0x2fc>)
 800c9d2:	4286      	cmp	r6, r0
 800c9d4:	f000 8091 	beq.w	800cafa <HAL_GPIO_Init+0x2ca>
 800c9d8:	4855      	ldr	r0, [pc, #340]	; (800cb30 <HAL_GPIO_Init+0x300>)
 800c9da:	4286      	cmp	r6, r0
 800c9dc:	f000 8092 	beq.w	800cb04 <HAL_GPIO_Init+0x2d4>
 800c9e0:	4854      	ldr	r0, [pc, #336]	; (800cb34 <HAL_GPIO_Init+0x304>)
 800c9e2:	4286      	cmp	r6, r0
 800c9e4:	f000 80b4 	beq.w	800cb50 <HAL_GPIO_Init+0x320>
 800c9e8:	4853      	ldr	r0, [pc, #332]	; (800cb38 <HAL_GPIO_Init+0x308>)
 800c9ea:	4286      	cmp	r6, r0
 800c9ec:	f000 80b5 	beq.w	800cb5a <HAL_GPIO_Init+0x32a>
 800c9f0:	4852      	ldr	r0, [pc, #328]	; (800cb3c <HAL_GPIO_Init+0x30c>)
 800c9f2:	4286      	cmp	r6, r0
 800c9f4:	f000 808b 	beq.w	800cb0e <HAL_GPIO_Init+0x2de>
 800c9f8:	4851      	ldr	r0, [pc, #324]	; (800cb40 <HAL_GPIO_Init+0x310>)
 800c9fa:	4286      	cmp	r6, r0
 800c9fc:	f000 80b7 	beq.w	800cb6e <HAL_GPIO_Init+0x33e>
 800ca00:	4850      	ldr	r0, [pc, #320]	; (800cb44 <HAL_GPIO_Init+0x314>)
 800ca02:	4286      	cmp	r6, r0
 800ca04:	bf0c      	ite	eq
 800ca06:	2009      	moveq	r0, #9
 800ca08:	200a      	movne	r0, #10
 800ca0a:	fa00 f404 	lsl.w	r4, r0, r4
 800ca0e:	4323      	orrs	r3, r4
        SYSCFG->EXTICR[position >> 2] = temp;
 800ca10:	6093      	str	r3, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 800ca12:	ea6f 0009 	mvn.w	r0, r9
        temp = EXTI->RTSR;
 800ca16:	4b4c      	ldr	r3, [pc, #304]	; (800cb48 <HAL_GPIO_Init+0x318>)
  for(position = 0; position < GPIO_NUMBER; position++)
 800ca18:	3501      	adds	r5, #1
        temp = EXTI->RTSR;
 800ca1a:	689a      	ldr	r2, [r3, #8]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800ca1c:	02cb      	lsls	r3, r1, #11
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 800ca1e:	4b4a      	ldr	r3, [pc, #296]	; (800cb48 <HAL_GPIO_Init+0x318>)
        temp &= ~((uint32_t)iocurrent);
 800ca20:	bf54      	ite	pl
 800ca22:	4002      	andpl	r2, r0
          temp |= iocurrent;
 800ca24:	ea49 0202 	orrmi.w	r2, r9, r2

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800ca28:	028f      	lsls	r7, r1, #10
        EXTI->RTSR = temp;
 800ca2a:	609a      	str	r2, [r3, #8]
        temp = EXTI->FTSR;
 800ca2c:	68da      	ldr	r2, [r3, #12]
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 800ca2e:	4b46      	ldr	r3, [pc, #280]	; (800cb48 <HAL_GPIO_Init+0x318>)
        temp &= ~((uint32_t)iocurrent);
 800ca30:	bf54      	ite	pl
 800ca32:	4002      	andpl	r2, r0
          temp |= iocurrent;
 800ca34:	ea49 0202 	orrmi.w	r2, r9, r2

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800ca38:	038c      	lsls	r4, r1, #14
        EXTI->FTSR = temp;
 800ca3a:	60da      	str	r2, [r3, #12]
        temp = EXTI->EMR;
 800ca3c:	685a      	ldr	r2, [r3, #4]
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 800ca3e:	4b42      	ldr	r3, [pc, #264]	; (800cb48 <HAL_GPIO_Init+0x318>)
        temp &= ~((uint32_t)iocurrent);
 800ca40:	bf54      	ite	pl
 800ca42:	4002      	andpl	r2, r0
          temp |= iocurrent;
 800ca44:	ea49 0202 	orrmi.w	r2, r9, r2
        EXTI->EMR = temp;
 800ca48:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800ca4a:	03ca      	lsls	r2, r1, #15
        temp = EXTI->IMR;
 800ca4c:	681b      	ldr	r3, [r3, #0]
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 800ca4e:	4a3e      	ldr	r2, [pc, #248]	; (800cb48 <HAL_GPIO_Init+0x318>)
        temp &= ~((uint32_t)iocurrent);
 800ca50:	bf54      	ite	pl
 800ca52:	4003      	andpl	r3, r0
          temp |= iocurrent;
 800ca54:	ea49 0303 	orrmi.w	r3, r9, r3
  for(position = 0; position < GPIO_NUMBER; position++)
 800ca58:	2d10      	cmp	r5, #16
        EXTI->IMR = temp;
 800ca5a:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800ca5c:	f47f af4d 	bne.w	800c8fa <HAL_GPIO_Init+0xca>
      }
    }
  }
}
 800ca60:	b005      	add	sp, #20
 800ca62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800ca66:	f8d8 000c 	ldr.w	r0, [r8, #12]
 800ca6a:	2803      	cmp	r0, #3
 800ca6c:	d820      	bhi.n	800cab0 <HAL_GPIO_Init+0x280>
        temp = GPIOx->OSPEEDR; 
 800ca6e:	006f      	lsls	r7, r5, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800ca70:	f04f 0b03 	mov.w	fp, #3
        temp |= (GPIO_Init->Speed << (position * 2));
 800ca74:	fa00 fc07 	lsl.w	ip, r0, r7
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800ca78:	fa0b fb07 	lsl.w	fp, fp, r7
        temp = GPIOx->OSPEEDR; 
 800ca7c:	68b0      	ldr	r0, [r6, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800ca7e:	ea20 000b 	bic.w	r0, r0, fp
 800ca82:	ea6f 0b0b 	mvn.w	fp, fp
        temp |= (GPIO_Init->Speed << (position * 2));
 800ca86:	ea4c 0000 	orr.w	r0, ip, r0
        GPIOx->OSPEEDR = temp;
 800ca8a:	60b0      	str	r0, [r6, #8]
        temp = GPIOx->OTYPER;
 800ca8c:	6870      	ldr	r0, [r6, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800ca8e:	ea20 0004 	bic.w	r0, r0, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ca92:	f3c1 1400 	ubfx	r4, r1, #4, #1
 800ca96:	40ac      	lsls	r4, r5
 800ca98:	4304      	orrs	r4, r0
        GPIOx->OTYPER = temp;
 800ca9a:	6074      	str	r4, [r6, #4]
 800ca9c:	e745      	b.n	800c92a <HAL_GPIO_Init+0xfa>
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800ca9e:	21ce      	movs	r1, #206	; 0xce
 800caa0:	4820      	ldr	r0, [pc, #128]	; (800cb24 <HAL_GPIO_Init+0x2f4>)
 800caa2:	f7f8 fe9f 	bl	80057e4 <assert_failed>
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800caa6:	e9d8 1001 	ldrd	r1, r0, [r8, #4]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800caaa:	f001 0303 	and.w	r3, r1, #3
 800caae:	e743      	b.n	800c938 <HAL_GPIO_Init+0x108>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800cab0:	21bd      	movs	r1, #189	; 0xbd
 800cab2:	481c      	ldr	r0, [pc, #112]	; (800cb24 <HAL_GPIO_Init+0x2f4>)
 800cab4:	f7f8 fe96 	bl	80057e4 <assert_failed>
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800cab8:	f8d8 1004 	ldr.w	r1, [r8, #4]
        temp |= (GPIO_Init->Speed << (position * 2));
 800cabc:	f8d8 000c 	ldr.w	r0, [r8, #12]
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800cac0:	f001 0303 	and.w	r3, r1, #3
 800cac4:	e7d3      	b.n	800ca6e <HAL_GPIO_Init+0x23e>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800cac6:	2001      	movs	r0, #1
 800cac8:	fa00 f404 	lsl.w	r4, r0, r4
 800cacc:	4323      	orrs	r3, r4
 800cace:	e79f      	b.n	800ca10 <HAL_GPIO_Init+0x1e0>
 800cad0:	2002      	movs	r0, #2
 800cad2:	fa00 f404 	lsl.w	r4, r0, r4
 800cad6:	4323      	orrs	r3, r4
 800cad8:	e79a      	b.n	800ca10 <HAL_GPIO_Init+0x1e0>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800cada:	21ab      	movs	r1, #171	; 0xab
 800cadc:	4811      	ldr	r0, [pc, #68]	; (800cb24 <HAL_GPIO_Init+0x2f4>)
 800cade:	f7f8 fe81 	bl	80057e4 <assert_failed>
 800cae2:	e6e0      	b.n	800c8a6 <HAL_GPIO_Init+0x76>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 800cae4:	21db      	movs	r1, #219	; 0xdb
 800cae6:	480f      	ldr	r0, [pc, #60]	; (800cb24 <HAL_GPIO_Init+0x2f4>)
 800cae8:	f7f8 fe7c 	bl	80057e4 <assert_failed>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800caec:	f8d8 1004 	ldr.w	r1, [r8, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800caf0:	f8d8 0010 	ldr.w	r0, [r8, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800caf4:	f001 0303 	and.w	r3, r1, #3
 800caf8:	e72c      	b.n	800c954 <HAL_GPIO_Init+0x124>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800cafa:	2003      	movs	r0, #3
 800cafc:	fa00 f404 	lsl.w	r4, r0, r4
 800cb00:	4323      	orrs	r3, r4
 800cb02:	e785      	b.n	800ca10 <HAL_GPIO_Init+0x1e0>
 800cb04:	2004      	movs	r0, #4
 800cb06:	fa00 f404 	lsl.w	r4, r0, r4
 800cb0a:	4323      	orrs	r3, r4
 800cb0c:	e780      	b.n	800ca10 <HAL_GPIO_Init+0x1e0>
 800cb0e:	2007      	movs	r0, #7
 800cb10:	fa00 f404 	lsl.w	r4, r0, r4
 800cb14:	4323      	orrs	r3, r4
 800cb16:	e77b      	b.n	800ca10 <HAL_GPIO_Init+0x1e0>
 800cb18:	40020400 	.word	0x40020400
 800cb1c:	40020000 	.word	0x40020000
 800cb20:	40020800 	.word	0x40020800
 800cb24:	0802e28c 	.word	0x0802e28c
 800cb28:	40013800 	.word	0x40013800
 800cb2c:	40020c00 	.word	0x40020c00
 800cb30:	40021000 	.word	0x40021000
 800cb34:	40021400 	.word	0x40021400
 800cb38:	40021800 	.word	0x40021800
 800cb3c:	40021c00 	.word	0x40021c00
 800cb40:	40022000 	.word	0x40022000
 800cb44:	40022400 	.word	0x40022400
 800cb48:	40013c00 	.word	0x40013c00
 800cb4c:	40023800 	.word	0x40023800
 800cb50:	2005      	movs	r0, #5
 800cb52:	fa00 f404 	lsl.w	r4, r0, r4
 800cb56:	4323      	orrs	r3, r4
 800cb58:	e75a      	b.n	800ca10 <HAL_GPIO_Init+0x1e0>
 800cb5a:	2006      	movs	r0, #6
 800cb5c:	fa00 f404 	lsl.w	r4, r0, r4
 800cb60:	4323      	orrs	r3, r4
 800cb62:	e755      	b.n	800ca10 <HAL_GPIO_Init+0x1e0>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800cb64:	21ac      	movs	r1, #172	; 0xac
 800cb66:	4804      	ldr	r0, [pc, #16]	; (800cb78 <HAL_GPIO_Init+0x348>)
 800cb68:	f7f8 fe3c 	bl	80057e4 <assert_failed>
 800cb6c:	e6bc      	b.n	800c8e8 <HAL_GPIO_Init+0xb8>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800cb6e:	2008      	movs	r0, #8
 800cb70:	fa00 f404 	lsl.w	r4, r0, r4
 800cb74:	4323      	orrs	r3, r4
 800cb76:	e74b      	b.n	800ca10 <HAL_GPIO_Init+0x1e0>
 800cb78:	0802e28c 	.word	0x0802e28c

0800cb7c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800cb7c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800cb80:	4f6b      	ldr	r7, [pc, #428]	; (800cd30 <HAL_GPIO_DeInit+0x1b4>)
{
 800cb82:	4604      	mov	r4, r0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800cb84:	4b6b      	ldr	r3, [pc, #428]	; (800cd34 <HAL_GPIO_DeInit+0x1b8>)
{
 800cb86:	460d      	mov	r5, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800cb88:	42b8      	cmp	r0, r7
 800cb8a:	bf18      	it	ne
 800cb8c:	4298      	cmpne	r0, r3
 800cb8e:	bf14      	ite	ne
 800cb90:	2701      	movne	r7, #1
 800cb92:	2700      	moveq	r7, #0
 800cb94:	d027      	beq.n	800cbe6 <HAL_GPIO_DeInit+0x6a>
 800cb96:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cb9a:	4298      	cmp	r0, r3
 800cb9c:	d023      	beq.n	800cbe6 <HAL_GPIO_DeInit+0x6a>
 800cb9e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cba2:	4298      	cmp	r0, r3
 800cba4:	d01f      	beq.n	800cbe6 <HAL_GPIO_DeInit+0x6a>
 800cba6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cbaa:	4298      	cmp	r0, r3
 800cbac:	d01b      	beq.n	800cbe6 <HAL_GPIO_DeInit+0x6a>
 800cbae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cbb2:	4298      	cmp	r0, r3
 800cbb4:	d017      	beq.n	800cbe6 <HAL_GPIO_DeInit+0x6a>
 800cbb6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cbba:	4298      	cmp	r0, r3
 800cbbc:	d013      	beq.n	800cbe6 <HAL_GPIO_DeInit+0x6a>
 800cbbe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cbc2:	4298      	cmp	r0, r3
 800cbc4:	d00f      	beq.n	800cbe6 <HAL_GPIO_DeInit+0x6a>
 800cbc6:	4a5c      	ldr	r2, [pc, #368]	; (800cd38 <HAL_GPIO_DeInit+0x1bc>)
 800cbc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cbcc:	4290      	cmp	r0, r2
 800cbce:	bf18      	it	ne
 800cbd0:	4298      	cmpne	r0, r3
 800cbd2:	d008      	beq.n	800cbe6 <HAL_GPIO_DeInit+0x6a>
 800cbd4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cbd8:	4298      	cmp	r0, r3
 800cbda:	d004      	beq.n	800cbe6 <HAL_GPIO_DeInit+0x6a>
 800cbdc:	f240 112b 	movw	r1, #299	; 0x12b
 800cbe0:	4856      	ldr	r0, [pc, #344]	; (800cd3c <HAL_GPIO_DeInit+0x1c0>)
 800cbe2:	f7f8 fdff 	bl	80057e4 <assert_failed>
{
 800cbe6:	2300      	movs	r3, #0
 800cbe8:	f8df b170 	ldr.w	fp, [pc, #368]	; 800cd5c <HAL_GPIO_DeInit+0x1e0>
    if(iocurrent == ioposition)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800cbec:	f8df a140 	ldr.w	sl, [pc, #320]	; 800cd30 <HAL_GPIO_DeInit+0x1b4>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800cbf0:	f8df 916c 	ldr.w	r9, [pc, #364]	; 800cd60 <HAL_GPIO_DeInit+0x1e4>
 800cbf4:	e002      	b.n	800cbfc <HAL_GPIO_DeInit+0x80>
  for(position = 0; position < GPIO_NUMBER; position++)
 800cbf6:	3301      	adds	r3, #1
 800cbf8:	2b10      	cmp	r3, #16
 800cbfa:	d07b      	beq.n	800ccf4 <HAL_GPIO_DeInit+0x178>
    ioposition = ((uint32_t)0x01) << position;
 800cbfc:	2001      	movs	r0, #1
 800cbfe:	fa00 f203 	lsl.w	r2, r0, r3
    if(iocurrent == ioposition)
 800cc02:	ea32 0105 	bics.w	r1, r2, r5
    iocurrent = (GPIO_Pin) & ioposition;
 800cc06:	ea02 0e05 	and.w	lr, r2, r5
    if(iocurrent == ioposition)
 800cc0a:	d1f4      	bne.n	800cbf6 <HAL_GPIO_DeInit+0x7a>
      tmp = SYSCFG->EXTICR[position >> 2];
 800cc0c:	f023 0603 	bic.w	r6, r3, #3
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 800cc10:	f003 0103 	and.w	r1, r3, #3
 800cc14:	f04f 0c0f 	mov.w	ip, #15
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800cc18:	4554      	cmp	r4, sl
 800cc1a:	445e      	add	r6, fp
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 800cc1c:	ea4f 0181 	mov.w	r1, r1, lsl #2
      tmp = SYSCFG->EXTICR[position >> 2];
 800cc20:	f8d6 8008 	ldr.w	r8, [r6, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 800cc24:	fa0c fc01 	lsl.w	ip, ip, r1
 800cc28:	ea0c 0808 	and.w	r8, ip, r8
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800cc2c:	d01e      	beq.n	800cc6c <HAL_GPIO_DeInit+0xf0>
 800cc2e:	2f00      	cmp	r7, #0
 800cc30:	d063      	beq.n	800ccfa <HAL_GPIO_DeInit+0x17e>
 800cc32:	4843      	ldr	r0, [pc, #268]	; (800cd40 <HAL_GPIO_DeInit+0x1c4>)
 800cc34:	4284      	cmp	r4, r0
 800cc36:	d063      	beq.n	800cd00 <HAL_GPIO_DeInit+0x184>
 800cc38:	4842      	ldr	r0, [pc, #264]	; (800cd44 <HAL_GPIO_DeInit+0x1c8>)
 800cc3a:	4284      	cmp	r4, r0
 800cc3c:	d064      	beq.n	800cd08 <HAL_GPIO_DeInit+0x18c>
 800cc3e:	4842      	ldr	r0, [pc, #264]	; (800cd48 <HAL_GPIO_DeInit+0x1cc>)
 800cc40:	4284      	cmp	r4, r0
 800cc42:	d065      	beq.n	800cd10 <HAL_GPIO_DeInit+0x194>
 800cc44:	4841      	ldr	r0, [pc, #260]	; (800cd4c <HAL_GPIO_DeInit+0x1d0>)
 800cc46:	4284      	cmp	r4, r0
 800cc48:	d066      	beq.n	800cd18 <HAL_GPIO_DeInit+0x19c>
 800cc4a:	4841      	ldr	r0, [pc, #260]	; (800cd50 <HAL_GPIO_DeInit+0x1d4>)
 800cc4c:	4284      	cmp	r4, r0
 800cc4e:	d053      	beq.n	800ccf8 <HAL_GPIO_DeInit+0x17c>
 800cc50:	4840      	ldr	r0, [pc, #256]	; (800cd54 <HAL_GPIO_DeInit+0x1d8>)
 800cc52:	4284      	cmp	r4, r0
 800cc54:	d064      	beq.n	800cd20 <HAL_GPIO_DeInit+0x1a4>
 800cc56:	4838      	ldr	r0, [pc, #224]	; (800cd38 <HAL_GPIO_DeInit+0x1bc>)
 800cc58:	4284      	cmp	r4, r0
 800cc5a:	d065      	beq.n	800cd28 <HAL_GPIO_DeInit+0x1ac>
 800cc5c:	483e      	ldr	r0, [pc, #248]	; (800cd58 <HAL_GPIO_DeInit+0x1dc>)
 800cc5e:	4284      	cmp	r4, r0
 800cc60:	bf14      	ite	ne
 800cc62:	200a      	movne	r0, #10
 800cc64:	2009      	moveq	r0, #9
 800cc66:	fa00 f101 	lsl.w	r1, r0, r1
 800cc6a:	e000      	b.n	800cc6e <HAL_GPIO_DeInit+0xf2>
 800cc6c:	2100      	movs	r1, #0
 800cc6e:	4588      	cmp	r8, r1
 800cc70:	d11b      	bne.n	800ccaa <HAL_GPIO_DeInit+0x12e>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800cc72:	f8d9 1000 	ldr.w	r1, [r9]
 800cc76:	ea21 010e 	bic.w	r1, r1, lr
 800cc7a:	f8c9 1000 	str.w	r1, [r9]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800cc7e:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cc82:	ea21 010e 	bic.w	r1, r1, lr
 800cc86:	f8c9 1004 	str.w	r1, [r9, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800cc8a:	f8d9 100c 	ldr.w	r1, [r9, #12]
 800cc8e:	ea21 010e 	bic.w	r1, r1, lr
 800cc92:	f8c9 100c 	str.w	r1, [r9, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800cc96:	f8d9 1008 	ldr.w	r1, [r9, #8]
 800cc9a:	ea21 010e 	bic.w	r1, r1, lr
 800cc9e:	f8c9 1008 	str.w	r1, [r9, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 800cca2:	68b1      	ldr	r1, [r6, #8]
 800cca4:	ea21 010c 	bic.w	r1, r1, ip
 800cca8:	60b1      	str	r1, [r6, #8]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 800ccaa:	0059      	lsls	r1, r3, #1
 800ccac:	2003      	movs	r0, #3

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800ccae:	f003 0c07 	and.w	ip, r3, #7
 800ccb2:	260f      	movs	r6, #15
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 800ccb4:	fa00 f101 	lsl.w	r1, r0, r1
 800ccb8:	6820      	ldr	r0, [r4, #0]
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800ccba:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 800ccbe:	ea20 0001 	bic.w	r0, r0, r1
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800ccc2:	fa06 fc0c 	lsl.w	ip, r6, ip
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 800ccc6:	6020      	str	r0, [r4, #0]
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800ccc8:	08d8      	lsrs	r0, r3, #3
  for(position = 0; position < GPIO_NUMBER; position++)
 800ccca:	3301      	adds	r3, #1
 800cccc:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 800ccd0:	2b10      	cmp	r3, #16
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800ccd2:	6a06      	ldr	r6, [r0, #32]
 800ccd4:	ea26 060c 	bic.w	r6, r6, ip
 800ccd8:	6206      	str	r6, [r0, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800ccda:	68e0      	ldr	r0, [r4, #12]
 800ccdc:	ea20 0001 	bic.w	r0, r0, r1
 800cce0:	60e0      	str	r0, [r4, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800cce2:	6860      	ldr	r0, [r4, #4]
 800cce4:	ea20 0202 	bic.w	r2, r0, r2
 800cce8:	6062      	str	r2, [r4, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800ccea:	68a2      	ldr	r2, [r4, #8]
 800ccec:	ea22 0101 	bic.w	r1, r2, r1
 800ccf0:	60a1      	str	r1, [r4, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 800ccf2:	d183      	bne.n	800cbfc <HAL_GPIO_DeInit+0x80>
    }
  }
}
 800ccf4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800ccf8:	2006      	movs	r0, #6
 800ccfa:	fa00 f101 	lsl.w	r1, r0, r1
 800ccfe:	e7b6      	b.n	800cc6e <HAL_GPIO_DeInit+0xf2>
 800cd00:	2002      	movs	r0, #2
 800cd02:	fa00 f101 	lsl.w	r1, r0, r1
 800cd06:	e7b2      	b.n	800cc6e <HAL_GPIO_DeInit+0xf2>
 800cd08:	2003      	movs	r0, #3
 800cd0a:	fa00 f101 	lsl.w	r1, r0, r1
 800cd0e:	e7ae      	b.n	800cc6e <HAL_GPIO_DeInit+0xf2>
 800cd10:	2004      	movs	r0, #4
 800cd12:	fa00 f101 	lsl.w	r1, r0, r1
 800cd16:	e7aa      	b.n	800cc6e <HAL_GPIO_DeInit+0xf2>
 800cd18:	2005      	movs	r0, #5
 800cd1a:	fa00 f101 	lsl.w	r1, r0, r1
 800cd1e:	e7a6      	b.n	800cc6e <HAL_GPIO_DeInit+0xf2>
 800cd20:	2007      	movs	r0, #7
 800cd22:	fa00 f101 	lsl.w	r1, r0, r1
 800cd26:	e7a2      	b.n	800cc6e <HAL_GPIO_DeInit+0xf2>
 800cd28:	2008      	movs	r0, #8
 800cd2a:	fa00 f101 	lsl.w	r1, r0, r1
 800cd2e:	e79e      	b.n	800cc6e <HAL_GPIO_DeInit+0xf2>
 800cd30:	40020000 	.word	0x40020000
 800cd34:	40020400 	.word	0x40020400
 800cd38:	40022000 	.word	0x40022000
 800cd3c:	0802e28c 	.word	0x0802e28c
 800cd40:	40020800 	.word	0x40020800
 800cd44:	40020c00 	.word	0x40020c00
 800cd48:	40021000 	.word	0x40021000
 800cd4c:	40021400 	.word	0x40021400
 800cd50:	40021800 	.word	0x40021800
 800cd54:	40021c00 	.word	0x40021c00
 800cd58:	40022400 	.word	0x40022400
 800cd5c:	40013800 	.word	0x40013800
 800cd60:	40013c00 	.word	0x40013c00

0800cd64 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800cd64:	b538      	push	{r3, r4, r5, lr}
 800cd66:	4605      	mov	r5, r0
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800cd68:	460c      	mov	r4, r1
 800cd6a:	b129      	cbz	r1, 800cd78 <HAL_GPIO_ReadPin+0x14>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800cd6c:	692b      	ldr	r3, [r5, #16]
 800cd6e:	421c      	tst	r4, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800cd70:	bf14      	ite	ne
 800cd72:	2001      	movne	r0, #1
 800cd74:	2000      	moveq	r0, #0
 800cd76:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800cd78:	f240 1177 	movw	r1, #375	; 0x177
 800cd7c:	4801      	ldr	r0, [pc, #4]	; (800cd84 <HAL_GPIO_ReadPin+0x20>)
 800cd7e:	f7f8 fd31 	bl	80057e4 <assert_failed>
 800cd82:	e7f3      	b.n	800cd6c <HAL_GPIO_ReadPin+0x8>
 800cd84:	0802e28c 	.word	0x0802e28c

0800cd88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800cd88:	b570      	push	{r4, r5, r6, lr}
 800cd8a:	4606      	mov	r6, r0
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800cd8c:	460c      	mov	r4, r1
{
 800cd8e:	4615      	mov	r5, r2
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800cd90:	b161      	cbz	r1, 800cdac <HAL_GPIO_WritePin+0x24>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800cd92:	2d01      	cmp	r5, #1
 800cd94:	d803      	bhi.n	800cd9e <HAL_GPIO_WritePin+0x16>

  if(PinState != GPIO_PIN_RESET)
 800cd96:	b905      	cbnz	r5, 800cd9a <HAL_GPIO_WritePin+0x12>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800cd98:	0424      	lsls	r4, r4, #16
 800cd9a:	61b4      	str	r4, [r6, #24]
  }
}
 800cd9c:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800cd9e:	f44f 71cc 	mov.w	r1, #408	; 0x198
 800cda2:	4805      	ldr	r0, [pc, #20]	; (800cdb8 <HAL_GPIO_WritePin+0x30>)
 800cda4:	f7f8 fd1e 	bl	80057e4 <assert_failed>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800cda8:	61b4      	str	r4, [r6, #24]
}
 800cdaa:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800cdac:	f240 1197 	movw	r1, #407	; 0x197
 800cdb0:	4801      	ldr	r0, [pc, #4]	; (800cdb8 <HAL_GPIO_WritePin+0x30>)
 800cdb2:	f7f8 fd17 	bl	80057e4 <assert_failed>
 800cdb6:	e7ec      	b.n	800cd92 <HAL_GPIO_WritePin+0xa>
 800cdb8:	0802e28c 	.word	0x0802e28c

0800cdbc <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800cdbc:	b538      	push	{r3, r4, r5, lr}
 800cdbe:	4605      	mov	r5, r0
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800cdc0:	460c      	mov	r4, r1
 800cdc2:	b141      	cbz	r1, 800cdd6 <HAL_GPIO_TogglePin+0x1a>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800cdc4:	6969      	ldr	r1, [r5, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800cdc6:	ea04 0301 	and.w	r3, r4, r1
 800cdca:	ea24 0401 	bic.w	r4, r4, r1
 800cdce:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800cdd2:	61ac      	str	r4, [r5, #24]
}
 800cdd4:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800cdd6:	f240 11af 	movw	r1, #431	; 0x1af
 800cdda:	4802      	ldr	r0, [pc, #8]	; (800cde4 <HAL_GPIO_TogglePin+0x28>)
 800cddc:	f7f8 fd02 	bl	80057e4 <assert_failed>
 800cde0:	e7f0      	b.n	800cdc4 <HAL_GPIO_TogglePin+0x8>
 800cde2:	bf00      	nop
 800cde4:	0802e28c 	.word	0x0802e28c

0800cde8 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800cde8:	4770      	bx	lr
 800cdea:	bf00      	nop

0800cdec <HAL_GPIO_EXTI_IRQHandler>:
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800cdec:	4a04      	ldr	r2, [pc, #16]	; (800ce00 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800cdee:	6951      	ldr	r1, [r2, #20]
 800cdf0:	4201      	tst	r1, r0
 800cdf2:	d100      	bne.n	800cdf6 <HAL_GPIO_EXTI_IRQHandler+0xa>
 800cdf4:	4770      	bx	lr
{
 800cdf6:	b508      	push	{r3, lr}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800cdf8:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800cdfa:	f7ff fff5 	bl	800cde8 <HAL_GPIO_EXTI_Callback>
}
 800cdfe:	bd08      	pop	{r3, pc}
 800ce00:	40013c00 	.word	0x40013c00

0800ce04 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800ce04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce08:	460d      	mov	r5, r1
 800ce0a:	4614      	mov	r4, r2
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800ce0c:	4926      	ldr	r1, [pc, #152]	; (800cea8 <I2C_TransferConfig+0xa4>)
{
 800ce0e:	461e      	mov	r6, r3
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800ce10:	4a26      	ldr	r2, [pc, #152]	; (800ceac <I2C_TransferConfig+0xa8>)
{
 800ce12:	4680      	mov	r8, r0
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800ce14:	6803      	ldr	r3, [r0, #0]
{
 800ce16:	9f06      	ldr	r7, [sp, #24]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800ce18:	4293      	cmp	r3, r2
 800ce1a:	bf18      	it	ne
 800ce1c:	428b      	cmpne	r3, r1
 800ce1e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800ce22:	bf14      	ite	ne
 800ce24:	2201      	movne	r2, #1
 800ce26:	2200      	moveq	r2, #0
 800ce28:	428b      	cmp	r3, r1
 800ce2a:	bf0c      	ite	eq
 800ce2c:	2200      	moveq	r2, #0
 800ce2e:	f002 0201 	andne.w	r2, r2, #1
 800ce32:	b112      	cbz	r2, 800ce3a <I2C_TransferConfig+0x36>
 800ce34:	4a1e      	ldr	r2, [pc, #120]	; (800ceb0 <I2C_TransferConfig+0xac>)
 800ce36:	4293      	cmp	r3, r2
 800ce38:	d123      	bne.n	800ce82 <I2C_TransferConfig+0x7e>
  assert_param(IS_TRANSFER_MODE(Mode));
 800ce3a:	f036 7380 	bics.w	r3, r6, #16777216	; 0x1000000
 800ce3e:	d002      	beq.n	800ce46 <I2C_TransferConfig+0x42>
 800ce40:	f1b6 7f00 	cmp.w	r6, #33554432	; 0x2000000
 800ce44:	d129      	bne.n	800ce9a <I2C_TransferConfig+0x96>
  assert_param(IS_TRANSFER_REQUEST(Request));
 800ce46:	4b1b      	ldr	r3, [pc, #108]	; (800ceb4 <I2C_TransferConfig+0xb0>)
 800ce48:	429f      	cmp	r7, r3
 800ce4a:	d005      	beq.n	800ce58 <I2C_TransferConfig+0x54>
 800ce4c:	f427 6380 	bic.w	r3, r7, #1024	; 0x400
 800ce50:	4a19      	ldr	r2, [pc, #100]	; (800ceb8 <I2C_TransferConfig+0xb4>)
 800ce52:	4293      	cmp	r3, r2
 800ce54:	d000      	beq.n	800ce58 <I2C_TransferConfig+0x54>
 800ce56:	b9d7      	cbnz	r7, 800ce8e <I2C_TransferConfig+0x8a>

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ce58:	ea47 4204 	orr.w	r2, r7, r4, lsl #16
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800ce5c:	f8d8 1000 	ldr.w	r1, [r8]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ce60:	f3c5 0309 	ubfx	r3, r5, #0, #10
 800ce64:	ea42 0406 	orr.w	r4, r2, r6
  MODIFY_REG(hi2c->Instance->CR2, \
 800ce68:	4a14      	ldr	r2, [pc, #80]	; (800cebc <I2C_TransferConfig+0xb8>)
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ce6a:	4323      	orrs	r3, r4
  MODIFY_REG(hi2c->Instance->CR2, \
 800ce6c:	ea42 5257 	orr.w	r2, r2, r7, lsr #21
 800ce70:	684f      	ldr	r7, [r1, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ce72:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 800ce76:	ea27 0702 	bic.w	r7, r7, r2
 800ce7a:	433b      	orrs	r3, r7
 800ce7c:	604b      	str	r3, [r1, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800ce7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800ce82:	f641 213a 	movw	r1, #6714	; 0x1a3a
 800ce86:	480e      	ldr	r0, [pc, #56]	; (800cec0 <I2C_TransferConfig+0xbc>)
 800ce88:	f7f8 fcac 	bl	80057e4 <assert_failed>
 800ce8c:	e7d5      	b.n	800ce3a <I2C_TransferConfig+0x36>
  assert_param(IS_TRANSFER_REQUEST(Request));
 800ce8e:	f641 213c 	movw	r1, #6716	; 0x1a3c
 800ce92:	480b      	ldr	r0, [pc, #44]	; (800cec0 <I2C_TransferConfig+0xbc>)
 800ce94:	f7f8 fca6 	bl	80057e4 <assert_failed>
 800ce98:	e7de      	b.n	800ce58 <I2C_TransferConfig+0x54>
  assert_param(IS_TRANSFER_MODE(Mode));
 800ce9a:	f641 213b 	movw	r1, #6715	; 0x1a3b
 800ce9e:	4808      	ldr	r0, [pc, #32]	; (800cec0 <I2C_TransferConfig+0xbc>)
 800cea0:	f7f8 fca0 	bl	80057e4 <assert_failed>
 800cea4:	e7cf      	b.n	800ce46 <I2C_TransferConfig+0x42>
 800cea6:	bf00      	nop
 800cea8:	40005800 	.word	0x40005800
 800ceac:	40005400 	.word	0x40005400
 800ceb0:	40006000 	.word	0x40006000
 800ceb4:	80004000 	.word	0x80004000
 800ceb8:	80002000 	.word	0x80002000
 800cebc:	03ff63ff 	.word	0x03ff63ff
 800cec0:	0802e2c8 	.word	0x0802e2c8

0800cec4 <I2C_IsErrorOccurred>:
{
 800cec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint32_t itflag   = hi2c->Instance->ISR;
 800cec8:	6803      	ldr	r3, [r0, #0]
{
 800ceca:	460d      	mov	r5, r1
 800cecc:	4604      	mov	r4, r0
  uint32_t itflag   = hi2c->Instance->ISR;
 800cece:	6999      	ldr	r1, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800ced0:	f011 0110 	ands.w	r1, r1, #16
 800ced4:	d045      	beq.n	800cf62 <I2C_IsErrorOccurred+0x9e>
 800ced6:	4617      	mov	r7, r2
  HAL_StatusTypeDef status = HAL_OK;
 800ced8:	f04f 0900 	mov.w	r9, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800cedc:	2210      	movs	r2, #16
              hi2c->State = HAL_I2C_STATE_READY;
 800cede:	f04f 0820 	mov.w	r8, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800cee2:	61da      	str	r2, [r3, #28]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800cee4:	699a      	ldr	r2, [r3, #24]
 800cee6:	0696      	lsls	r6, r2, #26
 800cee8:	f100 808d 	bmi.w	800d006 <I2C_IsErrorOccurred+0x142>
 800ceec:	f1b9 0f00 	cmp.w	r9, #0
 800cef0:	f040 808d 	bne.w	800d00e <I2C_IsErrorOccurred+0x14a>
      if (Timeout != HAL_MAX_DELAY)
 800cef4:	1c6a      	adds	r2, r5, #1
 800cef6:	d152      	bne.n	800cf9e <I2C_IsErrorOccurred+0xda>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800cef8:	699a      	ldr	r2, [r3, #24]
 800cefa:	0697      	lsls	r7, r2, #26
 800cefc:	d5fc      	bpl.n	800cef8 <I2C_IsErrorOccurred+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800cefe:	2220      	movs	r2, #32
    error_code |= HAL_I2C_ERROR_AF;
 800cf00:	2104      	movs	r1, #4
    status = HAL_ERROR;
 800cf02:	f04f 0901 	mov.w	r9, #1
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800cf06:	61da      	str	r2, [r3, #28]
  itflag = hi2c->Instance->ISR;
 800cf08:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800cf0a:	05d5      	lsls	r5, r2, #23
 800cf0c:	d42d      	bmi.n	800cf6a <I2C_IsErrorOccurred+0xa6>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800cf0e:	0557      	lsls	r7, r2, #21
 800cf10:	d53d      	bpl.n	800cf8e <I2C_IsErrorOccurred+0xca>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800cf12:	f44f 6080 	mov.w	r0, #1024	; 0x400
    error_code |= HAL_I2C_ERROR_OVR;
 800cf16:	f041 0108 	orr.w	r1, r1, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800cf1a:	61d8      	str	r0, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800cf1c:	0596      	lsls	r6, r2, #22
 800cf1e:	d504      	bpl.n	800cf2a <I2C_IsErrorOccurred+0x66>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800cf20:	f44f 7200 	mov.w	r2, #512	; 0x200
    error_code |= HAL_I2C_ERROR_ARLO;
 800cf24:	f041 0102 	orr.w	r1, r1, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800cf28:	61da      	str	r2, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800cf2a:	699a      	ldr	r2, [r3, #24]
 800cf2c:	0790      	lsls	r0, r2, #30
 800cf2e:	d501      	bpl.n	800cf34 <I2C_IsErrorOccurred+0x70>
    hi2c->Instance->TXDR = 0x00U;
 800cf30:	2200      	movs	r2, #0
 800cf32:	629a      	str	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800cf34:	699a      	ldr	r2, [r3, #24]
 800cf36:	07d2      	lsls	r2, r2, #31
 800cf38:	d524      	bpl.n	800cf84 <I2C_IsErrorOccurred+0xc0>
    I2C_RESET_CR2(hi2c);
 800cf3a:	685a      	ldr	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800cf3c:	2520      	movs	r5, #32
    I2C_RESET_CR2(hi2c);
 800cf3e:	4835      	ldr	r0, [pc, #212]	; (800d014 <I2C_IsErrorOccurred+0x150>)
    __HAL_UNLOCK(hi2c);
 800cf40:	f04f 0901 	mov.w	r9, #1
    I2C_RESET_CR2(hi2c);
 800cf44:	4002      	ands	r2, r0
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800cf46:	2000      	movs	r0, #0
    I2C_RESET_CR2(hi2c);
 800cf48:	605a      	str	r2, [r3, #4]
    hi2c->ErrorCode |= error_code;
 800cf4a:	6c63      	ldr	r3, [r4, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 800cf4c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->ErrorCode |= error_code;
 800cf50:	4319      	orrs	r1, r3
 800cf52:	6461      	str	r1, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800cf54:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800cf58:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 800cf5c:	4648      	mov	r0, r9
 800cf5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  HAL_StatusTypeDef status = HAL_OK;
 800cf62:	4689      	mov	r9, r1
  itflag = hi2c->Instance->ISR;
 800cf64:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800cf66:	05d5      	lsls	r5, r2, #23
 800cf68:	d5d1      	bpl.n	800cf0e <I2C_IsErrorOccurred+0x4a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800cf6a:	f44f 7080 	mov.w	r0, #256	; 0x100
    error_code |= HAL_I2C_ERROR_BERR;
 800cf6e:	f041 0101 	orr.w	r1, r1, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800cf72:	61d8      	str	r0, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800cf74:	0550      	lsls	r0, r2, #21
 800cf76:	d5d1      	bpl.n	800cf1c <I2C_IsErrorOccurred+0x58>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800cf78:	f44f 6080 	mov.w	r0, #1024	; 0x400
    error_code |= HAL_I2C_ERROR_OVR;
 800cf7c:	f041 0108 	orr.w	r1, r1, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800cf80:	61d8      	str	r0, [r3, #28]
 800cf82:	e7cb      	b.n	800cf1c <I2C_IsErrorOccurred+0x58>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800cf84:	699a      	ldr	r2, [r3, #24]
 800cf86:	f042 0201 	orr.w	r2, r2, #1
 800cf8a:	619a      	str	r2, [r3, #24]
 800cf8c:	e7d5      	b.n	800cf3a <I2C_IsErrorOccurred+0x76>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800cf8e:	0595      	lsls	r5, r2, #22
 800cf90:	d4c6      	bmi.n	800cf20 <I2C_IsErrorOccurred+0x5c>
  if (status != HAL_OK)
 800cf92:	f1b9 0f00 	cmp.w	r9, #0
 800cf96:	d1c8      	bne.n	800cf2a <I2C_IsErrorOccurred+0x66>
}
 800cf98:	4648      	mov	r0, r9
 800cf9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800cf9e:	f7fc f971 	bl	8009284 <HAL_GetTick>
 800cfa2:	1bc0      	subs	r0, r0, r7
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800cfa4:	6823      	ldr	r3, [r4, #0]
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800cfa6:	42a8      	cmp	r0, r5
 800cfa8:	d801      	bhi.n	800cfae <I2C_IsErrorOccurred+0xea>
 800cfaa:	2d00      	cmp	r5, #0
 800cfac:	d19a      	bne.n	800cee4 <I2C_IsErrorOccurred+0x20>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800cfae:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 800cfb0:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800cfb4:	6999      	ldr	r1, [r3, #24]
          tmp2 = hi2c->Mode;
 800cfb6:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800cfb8:	040e      	lsls	r6, r1, #16
 800cfba:	d50d      	bpl.n	800cfd8 <I2C_IsErrorOccurred+0x114>
              (tmp1 != I2C_CR2_STOP) && \
 800cfbc:	0441      	lsls	r1, r0, #17
 800cfbe:	d40b      	bmi.n	800cfd8 <I2C_IsErrorOccurred+0x114>
 800cfc0:	2a20      	cmp	r2, #32
 800cfc2:	d009      	beq.n	800cfd8 <I2C_IsErrorOccurred+0x114>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800cfc4:	685a      	ldr	r2, [r3, #4]
 800cfc6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cfca:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 800cfcc:	f7fc f95a 	bl	8009284 <HAL_GetTick>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cfd0:	6823      	ldr	r3, [r4, #0]
            tickstart = HAL_GetTick();
 800cfd2:	4607      	mov	r7, r0
 800cfd4:	e000      	b.n	800cfd8 <I2C_IsErrorOccurred+0x114>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cfd6:	6823      	ldr	r3, [r4, #0]
 800cfd8:	699e      	ldr	r6, [r3, #24]
 800cfda:	f016 0620 	ands.w	r6, r6, #32
 800cfde:	d181      	bne.n	800cee4 <I2C_IsErrorOccurred+0x20>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800cfe0:	f7fc f950 	bl	8009284 <HAL_GetTick>
 800cfe4:	1bc0      	subs	r0, r0, r7
 800cfe6:	2819      	cmp	r0, #25
 800cfe8:	d9f5      	bls.n	800cfd6 <I2C_IsErrorOccurred+0x112>
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800cfea:	6c63      	ldr	r3, [r4, #68]	; 0x44
              status = HAL_ERROR;
 800cfec:	f04f 0901 	mov.w	r9, #1
              __HAL_UNLOCK(hi2c);
 800cff0:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800cff4:	f043 0320 	orr.w	r3, r3, #32
 800cff8:	6463      	str	r3, [r4, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800cffa:	f884 8041 	strb.w	r8, [r4, #65]	; 0x41
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cffe:	6823      	ldr	r3, [r4, #0]
              hi2c->Mode = HAL_I2C_MODE_NONE;
 800d000:	f884 6042 	strb.w	r6, [r4, #66]	; 0x42
              status = HAL_ERROR;
 800d004:	e7e8      	b.n	800cfd8 <I2C_IsErrorOccurred+0x114>
    if (status == HAL_OK)
 800d006:	f1b9 0f00 	cmp.w	r9, #0
 800d00a:	f43f af78 	beq.w	800cefe <I2C_IsErrorOccurred+0x3a>
    error_code |= HAL_I2C_ERROR_AF;
 800d00e:	2104      	movs	r1, #4
 800d010:	e7a8      	b.n	800cf64 <I2C_IsErrorOccurred+0xa0>
 800d012:	bf00      	nop
 800d014:	fe00e800 	.word	0xfe00e800

0800d018 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800d018:	b570      	push	{r4, r5, r6, lr}
 800d01a:	4604      	mov	r4, r0
 800d01c:	460d      	mov	r5, r1
 800d01e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800d020:	e004      	b.n	800d02c <I2C_WaitOnTXISFlagUntilTimeout+0x14>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800d022:	f7ff ff4f 	bl	800cec4 <I2C_IsErrorOccurred>
 800d026:	b950      	cbnz	r0, 800d03e <I2C_WaitOnTXISFlagUntilTimeout+0x26>
    if (Timeout != HAL_MAX_DELAY)
 800d028:	1c6a      	adds	r2, r5, #1
 800d02a:	d10a      	bne.n	800d042 <I2C_WaitOnTXISFlagUntilTimeout+0x2a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800d02c:	6823      	ldr	r3, [r4, #0]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800d02e:	4632      	mov	r2, r6
 800d030:	4629      	mov	r1, r5
 800d032:	4620      	mov	r0, r4
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800d034:	699b      	ldr	r3, [r3, #24]
 800d036:	079b      	lsls	r3, r3, #30
 800d038:	d5f3      	bpl.n	800d022 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
  return HAL_OK;
 800d03a:	2000      	movs	r0, #0
}
 800d03c:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800d03e:	2001      	movs	r0, #1
}
 800d040:	bd70      	pop	{r4, r5, r6, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d042:	f7fc f91f 	bl	8009284 <HAL_GetTick>
 800d046:	1b80      	subs	r0, r0, r6
 800d048:	42a8      	cmp	r0, r5
 800d04a:	d801      	bhi.n	800d050 <I2C_WaitOnTXISFlagUntilTimeout+0x38>
 800d04c:	2d00      	cmp	r5, #0
 800d04e:	d1ed      	bne.n	800d02c <I2C_WaitOnTXISFlagUntilTimeout+0x14>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d050:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800d052:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d054:	2200      	movs	r2, #0
        return HAL_ERROR;
 800d056:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d058:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 800d05a:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d05e:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800d060:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d064:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 800d068:	bd70      	pop	{r4, r5, r6, pc}
 800d06a:	bf00      	nop

0800d06c <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 800d06c:	b570      	push	{r4, r5, r6, lr}
 800d06e:	4605      	mov	r5, r0
 800d070:	460c      	mov	r4, r1
 800d072:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800d074:	e008      	b.n	800d088 <I2C_WaitOnSTOPFlagUntilTimeout+0x1c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800d076:	f7ff ff25 	bl	800cec4 <I2C_IsErrorOccurred>
 800d07a:	b9d8      	cbnz	r0, 800d0b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d07c:	f7fc f902 	bl	8009284 <HAL_GetTick>
 800d080:	1b80      	subs	r0, r0, r6
 800d082:	42a0      	cmp	r0, r4
 800d084:	d809      	bhi.n	800d09a <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 800d086:	b144      	cbz	r4, 800d09a <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800d088:	682b      	ldr	r3, [r5, #0]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800d08a:	4632      	mov	r2, r6
 800d08c:	4621      	mov	r1, r4
 800d08e:	4628      	mov	r0, r5
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800d090:	699b      	ldr	r3, [r3, #24]
 800d092:	069b      	lsls	r3, r3, #26
 800d094:	d5ef      	bpl.n	800d076 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
  return HAL_OK;
 800d096:	2000      	movs	r0, #0
}
 800d098:	bd70      	pop	{r4, r5, r6, pc}
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d09a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800d09c:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d09e:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 800d0a0:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d0a2:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 800d0a4:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d0a8:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800d0aa:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d0ae:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
}
 800d0b2:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800d0b4:	2001      	movs	r0, #1
}
 800d0b6:	bd70      	pop	{r4, r5, r6, pc}

0800d0b8 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 800d0b8:	b570      	push	{r4, r5, r6, lr}
 800d0ba:	4604      	mov	r4, r0
 800d0bc:	460d      	mov	r5, r1
 800d0be:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800d0c0:	e00c      	b.n	800d0dc <I2C_WaitOnRXNEFlagUntilTimeout+0x24>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800d0c2:	f7ff feff 	bl	800cec4 <I2C_IsErrorOccurred>
 800d0c6:	b9e8      	cbnz	r0, 800d104 <I2C_WaitOnRXNEFlagUntilTimeout+0x4c>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800d0c8:	6823      	ldr	r3, [r4, #0]
 800d0ca:	699a      	ldr	r2, [r3, #24]
 800d0cc:	0691      	lsls	r1, r2, #26
 800d0ce:	d41b      	bmi.n	800d108 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d0d0:	f7fc f8d8 	bl	8009284 <HAL_GetTick>
 800d0d4:	1b80      	subs	r0, r0, r6
 800d0d6:	42a8      	cmp	r0, r5
 800d0d8:	d809      	bhi.n	800d0ee <I2C_WaitOnRXNEFlagUntilTimeout+0x36>
 800d0da:	b145      	cbz	r5, 800d0ee <I2C_WaitOnRXNEFlagUntilTimeout+0x36>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800d0dc:	6823      	ldr	r3, [r4, #0]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800d0de:	4632      	mov	r2, r6
 800d0e0:	4629      	mov	r1, r5
 800d0e2:	4620      	mov	r0, r4
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800d0e4:	699b      	ldr	r3, [r3, #24]
 800d0e6:	075b      	lsls	r3, r3, #29
 800d0e8:	d5eb      	bpl.n	800d0c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
        return HAL_OK;
 800d0ea:	2000      	movs	r0, #0
}
 800d0ec:	bd70      	pop	{r4, r5, r6, pc}
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d0ee:	6c63      	ldr	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800d0f0:	2220      	movs	r2, #32
      __HAL_UNLOCK(hi2c);
 800d0f2:	2100      	movs	r1, #0
      return HAL_ERROR;
 800d0f4:	2001      	movs	r0, #1
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d0f6:	4313      	orrs	r3, r2
      __HAL_UNLOCK(hi2c);
 800d0f8:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d0fc:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800d0fe:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
}
 800d102:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800d104:	2001      	movs	r0, #1
}
 800d106:	bd70      	pop	{r4, r5, r6, pc}
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800d108:	699a      	ldr	r2, [r3, #24]
 800d10a:	0752      	lsls	r2, r2, #29
 800d10c:	d502      	bpl.n	800d114 <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 800d10e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800d110:	2a00      	cmp	r2, #0
 800d112:	d1ea      	bne.n	800d0ea <I2C_WaitOnRXNEFlagUntilTimeout+0x32>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800d114:	699a      	ldr	r2, [r3, #24]
 800d116:	f012 0210 	ands.w	r2, r2, #16
 800d11a:	d012      	beq.n	800d142 <I2C_WaitOnRXNEFlagUntilTimeout+0x8a>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d11c:	2110      	movs	r1, #16
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800d11e:	2204      	movs	r2, #4
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d120:	61d9      	str	r1, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800d122:	6462      	str	r2, [r4, #68]	; 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d124:	2520      	movs	r5, #32
        I2C_RESET_CR2(hi2c);
 800d126:	4808      	ldr	r0, [pc, #32]	; (800d148 <I2C_WaitOnRXNEFlagUntilTimeout+0x90>)
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d128:	2100      	movs	r1, #0
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d12a:	61dd      	str	r5, [r3, #28]
        I2C_RESET_CR2(hi2c);
 800d12c:	685a      	ldr	r2, [r3, #4]
 800d12e:	4002      	ands	r2, r0
        return HAL_ERROR;
 800d130:	2001      	movs	r0, #1
        I2C_RESET_CR2(hi2c);
 800d132:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 800d134:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
        __HAL_UNLOCK(hi2c);
 800d138:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d13c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
}
 800d140:	bd70      	pop	{r4, r5, r6, pc}
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d142:	6462      	str	r2, [r4, #68]	; 0x44
 800d144:	e7ee      	b.n	800d124 <I2C_WaitOnRXNEFlagUntilTimeout+0x6c>
 800d146:	bf00      	nop
 800d148:	fe00e800 	.word	0xfe00e800

0800d14c <I2C_RequestMemoryRead>:
{
 800d14c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800d150:	4c26      	ldr	r4, [pc, #152]	; (800d1ec <I2C_RequestMemoryRead+0xa0>)
{
 800d152:	b083      	sub	sp, #12
 800d154:	4698      	mov	r8, r3
 800d156:	4605      	mov	r5, r0
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800d158:	9400      	str	r4, [sp, #0]
{
 800d15a:	4691      	mov	r9, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800d15c:	2300      	movs	r3, #0
 800d15e:	fa5f f288 	uxtb.w	r2, r8
{
 800d162:	e9dd 470a 	ldrd	r4, r7, [sp, #40]	; 0x28
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800d166:	f7ff fe4d 	bl	800ce04 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d16a:	4628      	mov	r0, r5
 800d16c:	463a      	mov	r2, r7
 800d16e:	4621      	mov	r1, r4
 800d170:	f7ff ff52 	bl	800d018 <I2C_WaitOnTXISFlagUntilTimeout>
 800d174:	b9e0      	cbnz	r0, 800d1b0 <I2C_RequestMemoryRead+0x64>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800d176:	f1b8 0f01 	cmp.w	r8, #1
 800d17a:	4606      	mov	r6, r0
 800d17c:	d10d      	bne.n	800d19a <I2C_RequestMemoryRead+0x4e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800d17e:	fa5f f389 	uxtb.w	r3, r9
 800d182:	682a      	ldr	r2, [r5, #0]
 800d184:	6293      	str	r3, [r2, #40]	; 0x28
 800d186:	e001      	b.n	800d18c <I2C_RequestMemoryRead+0x40>
    if (Timeout != HAL_MAX_DELAY)
 800d188:	1c61      	adds	r1, r4, #1
 800d18a:	d116      	bne.n	800d1ba <I2C_RequestMemoryRead+0x6e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d18c:	6993      	ldr	r3, [r2, #24]
 800d18e:	065b      	lsls	r3, r3, #25
 800d190:	d5fa      	bpl.n	800d188 <I2C_RequestMemoryRead+0x3c>
}
 800d192:	4630      	mov	r0, r6
 800d194:	b003      	add	sp, #12
 800d196:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800d19a:	ea4f 2219 	mov.w	r2, r9, lsr #8
 800d19e:	682b      	ldr	r3, [r5, #0]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d1a0:	4621      	mov	r1, r4
 800d1a2:	4628      	mov	r0, r5
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800d1a4:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d1a6:	463a      	mov	r2, r7
 800d1a8:	f7ff ff36 	bl	800d018 <I2C_WaitOnTXISFlagUntilTimeout>
 800d1ac:	2800      	cmp	r0, #0
 800d1ae:	d0e6      	beq.n	800d17e <I2C_RequestMemoryRead+0x32>
    return HAL_ERROR;
 800d1b0:	2601      	movs	r6, #1
}
 800d1b2:	4630      	mov	r0, r6
 800d1b4:	b003      	add	sp, #12
 800d1b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d1ba:	f7fc f863 	bl	8009284 <HAL_GetTick>
 800d1be:	1bc0      	subs	r0, r0, r7
 800d1c0:	4284      	cmp	r4, r0
 800d1c2:	d302      	bcc.n	800d1ca <I2C_RequestMemoryRead+0x7e>
 800d1c4:	b10c      	cbz	r4, 800d1ca <I2C_RequestMemoryRead+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d1c6:	682a      	ldr	r2, [r5, #0]
 800d1c8:	e7e0      	b.n	800d18c <I2C_RequestMemoryRead+0x40>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d1ca:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800d1cc:	2120      	movs	r1, #32
    return HAL_ERROR;
 800d1ce:	2601      	movs	r6, #1
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d1d0:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d1d2:	430b      	orrs	r3, r1
}
 800d1d4:	4630      	mov	r0, r6
        __HAL_UNLOCK(hi2c);
 800d1d6:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d1da:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800d1dc:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d1e0:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
}
 800d1e4:	b003      	add	sp, #12
 800d1e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d1ea:	bf00      	nop
 800d1ec:	80002000 	.word	0x80002000

0800d1f0 <HAL_I2C_Init>:
  if (hi2c == NULL)
 800d1f0:	2800      	cmp	r0, #0
 800d1f2:	f000 80c1 	beq.w	800d378 <HAL_I2C_Init+0x188>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800d1f6:	4b61      	ldr	r3, [pc, #388]	; (800d37c <HAL_I2C_Init+0x18c>)
 800d1f8:	6802      	ldr	r2, [r0, #0]
 800d1fa:	4961      	ldr	r1, [pc, #388]	; (800d380 <HAL_I2C_Init+0x190>)
{
 800d1fc:	b510      	push	{r4, lr}
 800d1fe:	4604      	mov	r4, r0
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800d200:	4860      	ldr	r0, [pc, #384]	; (800d384 <HAL_I2C_Init+0x194>)
 800d202:	429a      	cmp	r2, r3
 800d204:	bf18      	it	ne
 800d206:	4282      	cmpne	r2, r0
 800d208:	bf14      	ite	ne
 800d20a:	2301      	movne	r3, #1
 800d20c:	2300      	moveq	r3, #0
 800d20e:	428a      	cmp	r2, r1
 800d210:	bf0c      	ite	eq
 800d212:	2300      	moveq	r3, #0
 800d214:	f003 0301 	andne.w	r3, r3, #1
 800d218:	b11b      	cbz	r3, 800d222 <HAL_I2C_Init+0x32>
 800d21a:	4b5b      	ldr	r3, [pc, #364]	; (800d388 <HAL_I2C_Init+0x198>)
 800d21c:	429a      	cmp	r2, r3
 800d21e:	f040 80a5 	bne.w	800d36c <HAL_I2C_Init+0x17c>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800d222:	68a3      	ldr	r3, [r4, #8]
 800d224:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d228:	f080 809a 	bcs.w	800d360 <HAL_I2C_Init+0x170>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 800d22c:	68e3      	ldr	r3, [r4, #12]
 800d22e:	3b01      	subs	r3, #1
 800d230:	2b01      	cmp	r3, #1
 800d232:	d855      	bhi.n	800d2e0 <HAL_I2C_Init+0xf0>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800d234:	6923      	ldr	r3, [r4, #16]
 800d236:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 800d23a:	d15a      	bne.n	800d2f2 <HAL_I2C_Init+0x102>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800d23c:	6963      	ldr	r3, [r4, #20]
 800d23e:	2bff      	cmp	r3, #255	; 0xff
 800d240:	d85f      	bhi.n	800d302 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 800d242:	69a3      	ldr	r3, [r4, #24]
 800d244:	2b07      	cmp	r3, #7
 800d246:	d864      	bhi.n	800d312 <HAL_I2C_Init+0x122>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800d248:	69e3      	ldr	r3, [r4, #28]
 800d24a:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 800d24e:	d169      	bne.n	800d324 <HAL_I2C_Init+0x134>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 800d250:	6a23      	ldr	r3, [r4, #32]
 800d252:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 800d256:	d16e      	bne.n	800d336 <HAL_I2C_Init+0x146>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800d258:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800d25c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800d260:	2b00      	cmp	r3, #0
 800d262:	d073      	beq.n	800d34c <HAL_I2C_Init+0x15c>
  __HAL_I2C_DISABLE(hi2c);
 800d264:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800d266:	2124      	movs	r1, #36	; 0x24
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800d268:	6862      	ldr	r2, [r4, #4]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800d26a:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 800d26e:	6819      	ldr	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800d270:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800d274:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 800d276:	f021 0101 	bic.w	r1, r1, #1
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800d27a:	2801      	cmp	r0, #1
  __HAL_I2C_DISABLE(hi2c);
 800d27c:	6019      	str	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800d27e:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800d280:	689a      	ldr	r2, [r3, #8]
 800d282:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800d286:	609a      	str	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800d288:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800d28a:	d065      	beq.n	800d358 <HAL_I2C_Init+0x168>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800d28c:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800d290:	2802      	cmp	r0, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800d292:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800d294:	d102      	bne.n	800d29c <HAL_I2C_Init+0xac>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800d296:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d29a:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800d29c:	6858      	ldr	r0, [r3, #4]
  hi2c->State = HAL_I2C_STATE_READY;
 800d29e:	f04f 0c20 	mov.w	ip, #32
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800d2a2:	493a      	ldr	r1, [pc, #232]	; (800d38c <HAL_I2C_Init+0x19c>)
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800d2a4:	6922      	ldr	r2, [r4, #16]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800d2a6:	4301      	orrs	r1, r0
 800d2a8:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800d2aa:	68d9      	ldr	r1, [r3, #12]
 800d2ac:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 800d2b0:	60d9      	str	r1, [r3, #12]
                          (hi2c->Init.OwnAddress2Masks << 8));
 800d2b2:	e9d4 0105 	ldrd	r0, r1, [r4, #20]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800d2b6:	4302      	orrs	r2, r0
 800d2b8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800d2bc:	e9d4 1007 	ldrd	r1, r0, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800d2c0:	60da      	str	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d2c2:	2200      	movs	r2, #0
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800d2c4:	4301      	orrs	r1, r0
  return HAL_OK;
 800d2c6:	4610      	mov	r0, r2
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800d2c8:	6019      	str	r1, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 800d2ca:	6819      	ldr	r1, [r3, #0]
 800d2cc:	f041 0101 	orr.w	r1, r1, #1
 800d2d0:	6019      	str	r1, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d2d2:	6462      	str	r2, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800d2d4:	f884 c041 	strb.w	ip, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800d2d8:	6322      	str	r2, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800d2da:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 800d2de:	bd10      	pop	{r4, pc}
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 800d2e0:	f240 2117 	movw	r1, #535	; 0x217
 800d2e4:	482a      	ldr	r0, [pc, #168]	; (800d390 <HAL_I2C_Init+0x1a0>)
 800d2e6:	f7f8 fa7d 	bl	80057e4 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800d2ea:	6923      	ldr	r3, [r4, #16]
 800d2ec:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 800d2f0:	d0a4      	beq.n	800d23c <HAL_I2C_Init+0x4c>
 800d2f2:	f44f 7106 	mov.w	r1, #536	; 0x218
 800d2f6:	4826      	ldr	r0, [pc, #152]	; (800d390 <HAL_I2C_Init+0x1a0>)
 800d2f8:	f7f8 fa74 	bl	80057e4 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800d2fc:	6963      	ldr	r3, [r4, #20]
 800d2fe:	2bff      	cmp	r3, #255	; 0xff
 800d300:	d99f      	bls.n	800d242 <HAL_I2C_Init+0x52>
 800d302:	f240 2119 	movw	r1, #537	; 0x219
 800d306:	4822      	ldr	r0, [pc, #136]	; (800d390 <HAL_I2C_Init+0x1a0>)
 800d308:	f7f8 fa6c 	bl	80057e4 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 800d30c:	69a3      	ldr	r3, [r4, #24]
 800d30e:	2b07      	cmp	r3, #7
 800d310:	d99a      	bls.n	800d248 <HAL_I2C_Init+0x58>
 800d312:	f240 211a 	movw	r1, #538	; 0x21a
 800d316:	481e      	ldr	r0, [pc, #120]	; (800d390 <HAL_I2C_Init+0x1a0>)
 800d318:	f7f8 fa64 	bl	80057e4 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800d31c:	69e3      	ldr	r3, [r4, #28]
 800d31e:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 800d322:	d095      	beq.n	800d250 <HAL_I2C_Init+0x60>
 800d324:	f240 211b 	movw	r1, #539	; 0x21b
 800d328:	4819      	ldr	r0, [pc, #100]	; (800d390 <HAL_I2C_Init+0x1a0>)
 800d32a:	f7f8 fa5b 	bl	80057e4 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 800d32e:	6a23      	ldr	r3, [r4, #32]
 800d330:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 800d334:	d090      	beq.n	800d258 <HAL_I2C_Init+0x68>
 800d336:	f44f 7107 	mov.w	r1, #540	; 0x21c
 800d33a:	4815      	ldr	r0, [pc, #84]	; (800d390 <HAL_I2C_Init+0x1a0>)
 800d33c:	f7f8 fa52 	bl	80057e4 <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800d340:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800d344:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d18b      	bne.n	800d264 <HAL_I2C_Init+0x74>
    HAL_I2C_MspInit(hi2c);
 800d34c:	4620      	mov	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 800d34e:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 800d352:	f7fa f8d7 	bl	8007504 <HAL_I2C_MspInit>
 800d356:	e785      	b.n	800d264 <HAL_I2C_Init+0x74>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800d358:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d35c:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800d35e:	e79d      	b.n	800d29c <HAL_I2C_Init+0xac>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800d360:	f240 2116 	movw	r1, #534	; 0x216
 800d364:	480a      	ldr	r0, [pc, #40]	; (800d390 <HAL_I2C_Init+0x1a0>)
 800d366:	f7f8 fa3d 	bl	80057e4 <assert_failed>
 800d36a:	e75f      	b.n	800d22c <HAL_I2C_Init+0x3c>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800d36c:	f240 2115 	movw	r1, #533	; 0x215
 800d370:	4807      	ldr	r0, [pc, #28]	; (800d390 <HAL_I2C_Init+0x1a0>)
 800d372:	f7f8 fa37 	bl	80057e4 <assert_failed>
 800d376:	e754      	b.n	800d222 <HAL_I2C_Init+0x32>
    return HAL_ERROR;
 800d378:	2001      	movs	r0, #1
}
 800d37a:	4770      	bx	lr
 800d37c:	40005400 	.word	0x40005400
 800d380:	40005c00 	.word	0x40005c00
 800d384:	40005800 	.word	0x40005800
 800d388:	40006000 	.word	0x40006000
 800d38c:	02008000 	.word	0x02008000
 800d390:	0802e2c8 	.word	0x0802e2c8

0800d394 <HAL_I2C_Master_Transmit>:
{
 800d394:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d398:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800d39a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 800d39e:	b083      	sub	sp, #12
  if (hi2c->State == HAL_I2C_STATE_READY)
 800d3a0:	2b20      	cmp	r3, #32
{
 800d3a2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 800d3a4:	d16d      	bne.n	800d482 <HAL_I2C_Master_Transmit+0xee>
    __HAL_LOCK(hi2c);
 800d3a6:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800d3aa:	4604      	mov	r4, r0
 800d3ac:	2b01      	cmp	r3, #1
 800d3ae:	d068      	beq.n	800d482 <HAL_I2C_Master_Transmit+0xee>
 800d3b0:	2301      	movs	r3, #1
 800d3b2:	460f      	mov	r7, r1
 800d3b4:	4691      	mov	r9, r2
 800d3b6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800d3ba:	f7fb ff63 	bl	8009284 <HAL_GetTick>
 800d3be:	4606      	mov	r6, r0
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d3c0:	e004      	b.n	800d3cc <HAL_I2C_Master_Transmit+0x38>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d3c2:	f7fb ff5f 	bl	8009284 <HAL_GetTick>
 800d3c6:	1b80      	subs	r0, r0, r6
 800d3c8:	2819      	cmp	r0, #25
 800d3ca:	d85e      	bhi.n	800d48a <HAL_I2C_Master_Transmit+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d3cc:	6823      	ldr	r3, [r4, #0]
 800d3ce:	6999      	ldr	r1, [r3, #24]
 800d3d0:	f411 4100 	ands.w	r1, r1, #32768	; 0x8000
 800d3d4:	d1f5      	bne.n	800d3c2 <HAL_I2C_Master_Transmit+0x2e>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800d3d6:	2321      	movs	r3, #33	; 0x21
    hi2c->pBuffPtr  = pData;
 800d3d8:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 800d3dc:	6361      	str	r1, [r4, #52]	; 0x34
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800d3de:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800d3e2:	2310      	movs	r3, #16
 800d3e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d3e8:	6461      	str	r1, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 800d3ea:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d3ee:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800d3f0:	b29b      	uxth	r3, r3
 800d3f2:	2bff      	cmp	r3, #255	; 0xff
 800d3f4:	d86d      	bhi.n	800d4d2 <HAL_I2C_Master_Transmit+0x13e>
      hi2c->XferSize = hi2c->XferCount;
 800d3f6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d3f8:	4639      	mov	r1, r7
 800d3fa:	4b48      	ldr	r3, [pc, #288]	; (800d51c <HAL_I2C_Master_Transmit+0x188>)
 800d3fc:	4620      	mov	r0, r4
      hi2c->XferSize = hi2c->XferCount;
 800d3fe:	b292      	uxth	r2, r2
 800d400:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d402:	b2d2      	uxtb	r2, r2
 800d404:	9300      	str	r3, [sp, #0]
 800d406:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800d40a:	f7ff fcfb 	bl	800ce04 <I2C_TransferConfig>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d40e:	f04f 0800 	mov.w	r8, #0
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800d412:	f04f 09ff 	mov.w	r9, #255	; 0xff
    while (hi2c->XferCount > 0U)
 800d416:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d418:	4632      	mov	r2, r6
 800d41a:	4629      	mov	r1, r5
 800d41c:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 800d41e:	b29b      	uxth	r3, r3
 800d420:	b1eb      	cbz	r3, 800d45e <HAL_I2C_Master_Transmit+0xca>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d422:	f7ff fdf9 	bl	800d018 <I2C_WaitOnTXISFlagUntilTimeout>
 800d426:	2800      	cmp	r0, #0
 800d428:	d174      	bne.n	800d514 <HAL_I2C_Master_Transmit+0x180>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800d42a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d42c:	6821      	ldr	r1, [r4, #0]
 800d42e:	f810 2b01 	ldrb.w	r2, [r0], #1
      hi2c->XferSize--;
 800d432:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800d434:	628a      	str	r2, [r1, #40]	; 0x28
      hi2c->XferCount--;
 800d436:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800d438:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 800d43a:	6260      	str	r0, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800d43c:	3a01      	subs	r2, #1
      hi2c->XferSize--;
 800d43e:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 800d440:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 800d442:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800d444:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800d446:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800d448:	b292      	uxth	r2, r2
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d1e3      	bne.n	800d416 <HAL_I2C_Master_Transmit+0x82>
 800d44e:	bb6a      	cbnz	r2, 800d4ac <HAL_I2C_Master_Transmit+0x118>
    while (hi2c->XferCount > 0U)
 800d450:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d452:	4632      	mov	r2, r6
 800d454:	4629      	mov	r1, r5
 800d456:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 800d458:	b29b      	uxth	r3, r3
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d1e1      	bne.n	800d422 <HAL_I2C_Master_Transmit+0x8e>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d45e:	f7ff fe05 	bl	800d06c <I2C_WaitOnSTOPFlagUntilTimeout>
 800d462:	2800      	cmp	r0, #0
 800d464:	d156      	bne.n	800d514 <HAL_I2C_Master_Transmit+0x180>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d466:	6823      	ldr	r3, [r4, #0]
 800d468:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 800d46a:	4d2d      	ldr	r5, [pc, #180]	; (800d520 <HAL_I2C_Master_Transmit+0x18c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d46c:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800d46e:	685a      	ldr	r2, [r3, #4]
 800d470:	402a      	ands	r2, r5
 800d472:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800d474:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800d478:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800d47c:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 800d480:	e000      	b.n	800d484 <HAL_I2C_Master_Transmit+0xf0>
    return HAL_BUSY;
 800d482:	2002      	movs	r0, #2
}
 800d484:	b003      	add	sp, #12
 800d486:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d48a:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800d48c:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d48e:	2200      	movs	r2, #0
          return HAL_ERROR;
 800d490:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d492:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 800d494:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d498:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800d49a:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d49e:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 800d4a2:	b003      	add	sp, #12
 800d4a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (Timeout != HAL_MAX_DELAY)
 800d4a8:	1c6a      	adds	r2, r5, #1
 800d4aa:	d11d      	bne.n	800d4e8 <HAL_I2C_Master_Transmit+0x154>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d4ac:	698b      	ldr	r3, [r1, #24]
 800d4ae:	061b      	lsls	r3, r3, #24
 800d4b0:	d5fa      	bpl.n	800d4a8 <HAL_I2C_Master_Transmit+0x114>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d4b2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800d4b4:	b29b      	uxth	r3, r3
 800d4b6:	2bff      	cmp	r3, #255	; 0xff
 800d4b8:	d91f      	bls.n	800d4fa <HAL_I2C_Master_Transmit+0x166>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800d4ba:	f8a4 9028 	strh.w	r9, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d4be:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800d4c2:	22ff      	movs	r2, #255	; 0xff
 800d4c4:	4639      	mov	r1, r7
 800d4c6:	4620      	mov	r0, r4
 800d4c8:	f8cd 8000 	str.w	r8, [sp]
 800d4cc:	f7ff fc9a 	bl	800ce04 <I2C_TransferConfig>
 800d4d0:	e7a1      	b.n	800d416 <HAL_I2C_Master_Transmit+0x82>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800d4d2:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d4d4:	4b11      	ldr	r3, [pc, #68]	; (800d51c <HAL_I2C_Master_Transmit+0x188>)
 800d4d6:	4639      	mov	r1, r7
 800d4d8:	4620      	mov	r0, r4
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800d4da:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d4dc:	9300      	str	r3, [sp, #0]
 800d4de:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800d4e2:	f7ff fc8f 	bl	800ce04 <I2C_TransferConfig>
 800d4e6:	e792      	b.n	800d40e <HAL_I2C_Master_Transmit+0x7a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d4e8:	f7fb fecc 	bl	8009284 <HAL_GetTick>
 800d4ec:	1b80      	subs	r0, r0, r6
 800d4ee:	4285      	cmp	r5, r0
 800d4f0:	d3cb      	bcc.n	800d48a <HAL_I2C_Master_Transmit+0xf6>
 800d4f2:	2d00      	cmp	r5, #0
 800d4f4:	d0c9      	beq.n	800d48a <HAL_I2C_Master_Transmit+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d4f6:	6821      	ldr	r1, [r4, #0]
 800d4f8:	e7d8      	b.n	800d4ac <HAL_I2C_Master_Transmit+0x118>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d4fa:	f8cd 8000 	str.w	r8, [sp]
 800d4fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
          hi2c->XferSize = hi2c->XferCount;
 800d502:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d504:	4639      	mov	r1, r7
 800d506:	4620      	mov	r0, r4
          hi2c->XferSize = hi2c->XferCount;
 800d508:	b292      	uxth	r2, r2
 800d50a:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d50c:	b2d2      	uxtb	r2, r2
 800d50e:	f7ff fc79 	bl	800ce04 <I2C_TransferConfig>
 800d512:	e780      	b.n	800d416 <HAL_I2C_Master_Transmit+0x82>
        return HAL_ERROR;
 800d514:	2001      	movs	r0, #1
}
 800d516:	b003      	add	sp, #12
 800d518:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d51c:	80002000 	.word	0x80002000
 800d520:	fe00e800 	.word	0xfe00e800

0800d524 <HAL_I2C_Master_Receive>:
{
 800d524:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d528:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800d52a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 800d52e:	b083      	sub	sp, #12
  if (hi2c->State == HAL_I2C_STATE_READY)
 800d530:	2b20      	cmp	r3, #32
{
 800d532:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 800d534:	f040 8088 	bne.w	800d648 <HAL_I2C_Master_Receive+0x124>
    __HAL_LOCK(hi2c);
 800d538:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800d53c:	4604      	mov	r4, r0
 800d53e:	2b01      	cmp	r3, #1
 800d540:	f000 8082 	beq.w	800d648 <HAL_I2C_Master_Receive+0x124>
 800d544:	2301      	movs	r3, #1
 800d546:	460f      	mov	r7, r1
 800d548:	4691      	mov	r9, r2
 800d54a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800d54e:	f7fb fe99 	bl	8009284 <HAL_GetTick>
 800d552:	4606      	mov	r6, r0
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d554:	e004      	b.n	800d560 <HAL_I2C_Master_Receive+0x3c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d556:	f7fb fe95 	bl	8009284 <HAL_GetTick>
 800d55a:	1b80      	subs	r0, r0, r6
 800d55c:	2819      	cmp	r0, #25
 800d55e:	d87e      	bhi.n	800d65e <HAL_I2C_Master_Receive+0x13a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d560:	6823      	ldr	r3, [r4, #0]
 800d562:	6999      	ldr	r1, [r3, #24]
 800d564:	f411 4100 	ands.w	r1, r1, #32768	; 0x8000
 800d568:	d1f5      	bne.n	800d556 <HAL_I2C_Master_Receive+0x32>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800d56a:	2322      	movs	r3, #34	; 0x22
    hi2c->pBuffPtr  = pData;
 800d56c:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 800d570:	6361      	str	r1, [r4, #52]	; 0x34
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800d572:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800d576:	2310      	movs	r3, #16
 800d578:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d57c:	6461      	str	r1, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 800d57e:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d582:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800d584:	b29b      	uxth	r3, r3
 800d586:	2bff      	cmp	r3, #255	; 0xff
 800d588:	d878      	bhi.n	800d67c <HAL_I2C_Master_Receive+0x158>
      hi2c->XferSize = hi2c->XferCount;
 800d58a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d58c:	4639      	mov	r1, r7
 800d58e:	4b49      	ldr	r3, [pc, #292]	; (800d6b4 <HAL_I2C_Master_Receive+0x190>)
 800d590:	4620      	mov	r0, r4
      hi2c->XferSize = hi2c->XferCount;
 800d592:	b292      	uxth	r2, r2
 800d594:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d596:	b2d2      	uxtb	r2, r2
 800d598:	9300      	str	r3, [sp, #0]
 800d59a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800d59e:	f7ff fc31 	bl	800ce04 <I2C_TransferConfig>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d5a2:	f04f 0800 	mov.w	r8, #0
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800d5a6:	f04f 09ff 	mov.w	r9, #255	; 0xff
    while (hi2c->XferCount > 0U)
 800d5aa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d5ac:	4632      	mov	r2, r6
 800d5ae:	4629      	mov	r1, r5
 800d5b0:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 800d5b2:	b29b      	uxth	r3, r3
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d035      	beq.n	800d624 <HAL_I2C_Master_Receive+0x100>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d5b8:	f7ff fd7e 	bl	800d0b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800d5bc:	2800      	cmp	r0, #0
 800d5be:	d175      	bne.n	800d6ac <HAL_I2C_Master_Receive+0x188>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800d5c0:	6822      	ldr	r2, [r4, #0]
 800d5c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d5c4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800d5c6:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 800d5c8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800d5ca:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800d5cc:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 800d5ce:	6a61      	ldr	r1, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800d5d0:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 800d5d2:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 800d5d4:	3101      	adds	r1, #1
      hi2c->XferSize--;
 800d5d6:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 800d5d8:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800d5da:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 800d5dc:	6261      	str	r1, [r4, #36]	; 0x24
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800d5de:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 800d5e0:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d1e1      	bne.n	800d5aa <HAL_I2C_Master_Receive+0x86>
 800d5e6:	2a00      	cmp	r2, #0
 800d5e8:	d0df      	beq.n	800d5aa <HAL_I2C_Master_Receive+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d5ea:	6822      	ldr	r2, [r4, #0]
 800d5ec:	e001      	b.n	800d5f2 <HAL_I2C_Master_Receive+0xce>
    if (Timeout != HAL_MAX_DELAY)
 800d5ee:	1c69      	adds	r1, r5, #1
 800d5f0:	d12e      	bne.n	800d650 <HAL_I2C_Master_Receive+0x12c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d5f2:	6993      	ldr	r3, [r2, #24]
 800d5f4:	061b      	lsls	r3, r3, #24
 800d5f6:	d5fa      	bpl.n	800d5ee <HAL_I2C_Master_Receive+0xca>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d5f8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800d5fa:	b29b      	uxth	r3, r3
 800d5fc:	2bff      	cmp	r3, #255	; 0xff
 800d5fe:	d948      	bls.n	800d692 <HAL_I2C_Master_Receive+0x16e>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d600:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800d604:	22ff      	movs	r2, #255	; 0xff
 800d606:	4639      	mov	r1, r7
 800d608:	4620      	mov	r0, r4
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800d60a:	f8a4 9028 	strh.w	r9, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d60e:	f8cd 8000 	str.w	r8, [sp]
 800d612:	f7ff fbf7 	bl	800ce04 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800d616:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d618:	4632      	mov	r2, r6
 800d61a:	4629      	mov	r1, r5
    while (hi2c->XferCount > 0U)
 800d61c:	b29b      	uxth	r3, r3
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d61e:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 800d620:	2b00      	cmp	r3, #0
 800d622:	d1c9      	bne.n	800d5b8 <HAL_I2C_Master_Receive+0x94>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d624:	f7ff fd22 	bl	800d06c <I2C_WaitOnSTOPFlagUntilTimeout>
 800d628:	2800      	cmp	r0, #0
 800d62a:	d13f      	bne.n	800d6ac <HAL_I2C_Master_Receive+0x188>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d62c:	6823      	ldr	r3, [r4, #0]
 800d62e:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 800d630:	4d21      	ldr	r5, [pc, #132]	; (800d6b8 <HAL_I2C_Master_Receive+0x194>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d632:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800d634:	685a      	ldr	r2, [r3, #4]
 800d636:	402a      	ands	r2, r5
 800d638:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800d63a:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800d63e:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800d642:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 800d646:	e000      	b.n	800d64a <HAL_I2C_Master_Receive+0x126>
    return HAL_BUSY;
 800d648:	2002      	movs	r0, #2
}
 800d64a:	b003      	add	sp, #12
 800d64c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d650:	f7fb fe18 	bl	8009284 <HAL_GetTick>
 800d654:	1b80      	subs	r0, r0, r6
 800d656:	4285      	cmp	r5, r0
 800d658:	d301      	bcc.n	800d65e <HAL_I2C_Master_Receive+0x13a>
 800d65a:	2d00      	cmp	r5, #0
 800d65c:	d1c5      	bne.n	800d5ea <HAL_I2C_Master_Receive+0xc6>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d65e:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800d660:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d662:	2200      	movs	r2, #0
          return HAL_ERROR;
 800d664:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d666:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 800d668:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d66c:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800d66e:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d672:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 800d676:	b003      	add	sp, #12
 800d678:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800d67c:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d67e:	4b0d      	ldr	r3, [pc, #52]	; (800d6b4 <HAL_I2C_Master_Receive+0x190>)
 800d680:	4639      	mov	r1, r7
 800d682:	4620      	mov	r0, r4
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800d684:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d686:	9300      	str	r3, [sp, #0]
 800d688:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800d68c:	f7ff fbba 	bl	800ce04 <I2C_TransferConfig>
 800d690:	e787      	b.n	800d5a2 <HAL_I2C_Master_Receive+0x7e>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d692:	f8cd 8000 	str.w	r8, [sp]
 800d696:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
          hi2c->XferSize = hi2c->XferCount;
 800d69a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d69c:	4639      	mov	r1, r7
 800d69e:	4620      	mov	r0, r4
          hi2c->XferSize = hi2c->XferCount;
 800d6a0:	b292      	uxth	r2, r2
 800d6a2:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d6a4:	b2d2      	uxtb	r2, r2
 800d6a6:	f7ff fbad 	bl	800ce04 <I2C_TransferConfig>
 800d6aa:	e77e      	b.n	800d5aa <HAL_I2C_Master_Receive+0x86>
        return HAL_ERROR;
 800d6ac:	2001      	movs	r0, #1
}
 800d6ae:	b003      	add	sp, #12
 800d6b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d6b4:	80002400 	.word	0x80002400
 800d6b8:	fe00e800 	.word	0xfe00e800

0800d6bc <HAL_I2C_Mem_Read>:
{
 800d6bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6c0:	461f      	mov	r7, r3
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800d6c2:	3b01      	subs	r3, #1
{
 800d6c4:	b083      	sub	sp, #12
 800d6c6:	4605      	mov	r5, r0
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800d6c8:	2b01      	cmp	r3, #1
{
 800d6ca:	4688      	mov	r8, r1
 800d6cc:	4691      	mov	r9, r2
 800d6ce:	f8bd a034 	ldrh.w	sl, [sp, #52]	; 0x34
 800d6d2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800d6d4:	d904      	bls.n	800d6e0 <HAL_I2C_Mem_Read+0x24>
 800d6d6:	f640 11d4 	movw	r1, #2516	; 0x9d4
 800d6da:	486e      	ldr	r0, [pc, #440]	; (800d894 <HAL_I2C_Mem_Read+0x1d8>)
 800d6dc:	f7f8 f882 	bl	80057e4 <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_READY)
 800d6e0:	f895 3041 	ldrb.w	r3, [r5, #65]	; 0x41
 800d6e4:	2b20      	cmp	r3, #32
 800d6e6:	d17f      	bne.n	800d7e8 <HAL_I2C_Mem_Read+0x12c>
    if ((pData == NULL) || (Size == 0U))
 800d6e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d075      	beq.n	800d7da <HAL_I2C_Mem_Read+0x11e>
 800d6ee:	f1ba 0f00 	cmp.w	sl, #0
 800d6f2:	d072      	beq.n	800d7da <HAL_I2C_Mem_Read+0x11e>
    __HAL_LOCK(hi2c);
 800d6f4:	f895 3040 	ldrb.w	r3, [r5, #64]	; 0x40
 800d6f8:	2b01      	cmp	r3, #1
 800d6fa:	d075      	beq.n	800d7e8 <HAL_I2C_Mem_Read+0x12c>
 800d6fc:	2301      	movs	r3, #1
 800d6fe:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
    tickstart = HAL_GetTick();
 800d702:	f7fb fdbf 	bl	8009284 <HAL_GetTick>
 800d706:	4606      	mov	r6, r0
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d708:	e004      	b.n	800d714 <HAL_I2C_Mem_Read+0x58>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d70a:	f7fb fdbb 	bl	8009284 <HAL_GetTick>
 800d70e:	1b80      	subs	r0, r0, r6
 800d710:	2819      	cmp	r0, #25
 800d712:	d874      	bhi.n	800d7fe <HAL_I2C_Mem_Read+0x142>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d714:	682b      	ldr	r3, [r5, #0]
 800d716:	699b      	ldr	r3, [r3, #24]
 800d718:	f413 4b00 	ands.w	fp, r3, #32768	; 0x8000
 800d71c:	d1f5      	bne.n	800d70a <HAL_I2C_Mem_Read+0x4e>
    hi2c->pBuffPtr  = pData;
 800d71e:	990c      	ldr	r1, [sp, #48]	; 0x30
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800d720:	463b      	mov	r3, r7
    hi2c->XferISR   = NULL;
 800d722:	f8c5 b034 	str.w	fp, [r5, #52]	; 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800d726:	464a      	mov	r2, r9
    hi2c->pBuffPtr  = pData;
 800d728:	6269      	str	r1, [r5, #36]	; 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800d72a:	2122      	movs	r1, #34	; 0x22
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800d72c:	4628      	mov	r0, r5
 800d72e:	e9cd 4600 	strd	r4, r6, [sp]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800d732:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800d736:	2140      	movs	r1, #64	; 0x40
 800d738:	f885 1042 	strb.w	r1, [r5, #66]	; 0x42
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800d73c:	4641      	mov	r1, r8
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d73e:	f8c5 b044 	str.w	fp, [r5, #68]	; 0x44
    hi2c->XferCount = Size;
 800d742:	f8a5 a02a 	strh.w	sl, [r5, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800d746:	f7ff fd01 	bl	800d14c <I2C_RequestMemoryRead>
 800d74a:	2800      	cmp	r0, #0
 800d74c:	f040 8083 	bne.w	800d856 <HAL_I2C_Mem_Read+0x19a>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d750:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 800d752:	b29b      	uxth	r3, r3
 800d754:	2bff      	cmp	r3, #255	; 0xff
 800d756:	f240 808e 	bls.w	800d876 <HAL_I2C_Mem_Read+0x1ba>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d75a:	4b4f      	ldr	r3, [pc, #316]	; (800d898 <HAL_I2C_Mem_Read+0x1dc>)
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800d75c:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d75e:	4641      	mov	r1, r8
 800d760:	4628      	mov	r0, r5
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800d762:	852a      	strh	r2, [r5, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d764:	9300      	str	r3, [sp, #0]
 800d766:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800d76a:	f7ff fb4b 	bl	800ce04 <I2C_TransferConfig>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d76e:	2700      	movs	r7, #0
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800d770:	f04f 09ff 	mov.w	r9, #255	; 0xff
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d774:	682a      	ldr	r2, [r5, #0]
 800d776:	e001      	b.n	800d77c <HAL_I2C_Mem_Read+0xc0>
    if (Timeout != HAL_MAX_DELAY)
 800d778:	1c63      	adds	r3, r4, #1
 800d77a:	d139      	bne.n	800d7f0 <HAL_I2C_Mem_Read+0x134>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d77c:	6993      	ldr	r3, [r2, #24]
 800d77e:	0758      	lsls	r0, r3, #29
 800d780:	d5fa      	bpl.n	800d778 <HAL_I2C_Mem_Read+0xbc>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800d782:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800d784:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d786:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 800d788:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
      hi2c->XferSize--;
 800d78a:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
      hi2c->XferCount--;
 800d78c:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 800d78e:	6a69      	ldr	r1, [r5, #36]	; 0x24
      hi2c->XferSize--;
 800d790:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 800d792:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 800d794:	3101      	adds	r1, #1
      hi2c->XferSize--;
 800d796:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 800d798:	856a      	strh	r2, [r5, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800d79a:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
      hi2c->pBuffPtr++;
 800d79c:	6269      	str	r1, [r5, #36]	; 0x24
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800d79e:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 800d7a0:	852b      	strh	r3, [r5, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800d7a2:	b90b      	cbnz	r3, 800d7a8 <HAL_I2C_Mem_Read+0xec>
 800d7a4:	2a00      	cmp	r2, #0
 800d7a6:	d140      	bne.n	800d82a <HAL_I2C_Mem_Read+0x16e>
    } while (hi2c->XferCount > 0U);
 800d7a8:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 800d7aa:	b29b      	uxth	r3, r3
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d1e1      	bne.n	800d774 <HAL_I2C_Mem_Read+0xb8>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d7b0:	4632      	mov	r2, r6
 800d7b2:	4621      	mov	r1, r4
 800d7b4:	4628      	mov	r0, r5
 800d7b6:	f7ff fc59 	bl	800d06c <I2C_WaitOnSTOPFlagUntilTimeout>
 800d7ba:	2800      	cmp	r0, #0
 800d7bc:	d168      	bne.n	800d890 <HAL_I2C_Mem_Read+0x1d4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d7be:	682b      	ldr	r3, [r5, #0]
 800d7c0:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 800d7c2:	4c36      	ldr	r4, [pc, #216]	; (800d89c <HAL_I2C_Mem_Read+0x1e0>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d7c4:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800d7c6:	685a      	ldr	r2, [r3, #4]
 800d7c8:	4022      	ands	r2, r4
 800d7ca:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800d7cc:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800d7d0:	f885 0040 	strb.w	r0, [r5, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800d7d4:	f885 0042 	strb.w	r0, [r5, #66]	; 0x42
    return HAL_OK;
 800d7d8:	e003      	b.n	800d7e2 <HAL_I2C_Mem_Read+0x126>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800d7da:	f44f 7300 	mov.w	r3, #512	; 0x200
      return  HAL_ERROR;
 800d7de:	2001      	movs	r0, #1
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800d7e0:	646b      	str	r3, [r5, #68]	; 0x44
}
 800d7e2:	b003      	add	sp, #12
 800d7e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return HAL_BUSY;
 800d7e8:	2002      	movs	r0, #2
}
 800d7ea:	b003      	add	sp, #12
 800d7ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d7f0:	f7fb fd48 	bl	8009284 <HAL_GetTick>
 800d7f4:	1b80      	subs	r0, r0, r6
 800d7f6:	4284      	cmp	r4, r0
 800d7f8:	d301      	bcc.n	800d7fe <HAL_I2C_Mem_Read+0x142>
 800d7fa:	2c00      	cmp	r4, #0
 800d7fc:	d1ba      	bne.n	800d774 <HAL_I2C_Mem_Read+0xb8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d7fe:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800d800:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d802:	2200      	movs	r2, #0
          return HAL_ERROR;
 800d804:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d806:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 800d808:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d80c:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800d80e:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d812:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
}
 800d816:	b003      	add	sp, #12
 800d818:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d81c:	f7fb fd32 	bl	8009284 <HAL_GetTick>
 800d820:	1b80      	subs	r0, r0, r6
 800d822:	4284      	cmp	r4, r0
 800d824:	d3eb      	bcc.n	800d7fe <HAL_I2C_Mem_Read+0x142>
 800d826:	2c00      	cmp	r4, #0
 800d828:	d0e9      	beq.n	800d7fe <HAL_I2C_Mem_Read+0x142>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d82a:	682a      	ldr	r2, [r5, #0]
 800d82c:	e001      	b.n	800d832 <HAL_I2C_Mem_Read+0x176>
    if (Timeout != HAL_MAX_DELAY)
 800d82e:	1c61      	adds	r1, r4, #1
 800d830:	d1f4      	bne.n	800d81c <HAL_I2C_Mem_Read+0x160>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d832:	6993      	ldr	r3, [r2, #24]
 800d834:	061b      	lsls	r3, r3, #24
 800d836:	d5fa      	bpl.n	800d82e <HAL_I2C_Mem_Read+0x172>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d838:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 800d83a:	b29b      	uxth	r3, r3
 800d83c:	2bff      	cmp	r3, #255	; 0xff
 800d83e:	d90e      	bls.n	800d85e <HAL_I2C_Mem_Read+0x1a2>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800d840:	f8a5 9028 	strh.w	r9, [r5, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800d844:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800d848:	22ff      	movs	r2, #255	; 0xff
 800d84a:	4641      	mov	r1, r8
 800d84c:	4628      	mov	r0, r5
 800d84e:	9700      	str	r7, [sp, #0]
 800d850:	f7ff fad8 	bl	800ce04 <I2C_TransferConfig>
 800d854:	e7a8      	b.n	800d7a8 <HAL_I2C_Mem_Read+0xec>
      return HAL_ERROR;
 800d856:	2001      	movs	r0, #1
      __HAL_UNLOCK(hi2c);
 800d858:	f885 b040 	strb.w	fp, [r5, #64]	; 0x40
      return HAL_ERROR;
 800d85c:	e7c1      	b.n	800d7e2 <HAL_I2C_Mem_Read+0x126>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d85e:	9700      	str	r7, [sp, #0]
 800d860:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
          hi2c->XferSize = hi2c->XferCount;
 800d864:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d866:	4641      	mov	r1, r8
 800d868:	4628      	mov	r0, r5
          hi2c->XferSize = hi2c->XferCount;
 800d86a:	b292      	uxth	r2, r2
 800d86c:	852a      	strh	r2, [r5, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d86e:	b2d2      	uxtb	r2, r2
 800d870:	f7ff fac8 	bl	800ce04 <I2C_TransferConfig>
 800d874:	e798      	b.n	800d7a8 <HAL_I2C_Mem_Read+0xec>
      hi2c->XferSize = hi2c->XferCount;
 800d876:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d878:	4641      	mov	r1, r8
 800d87a:	4b07      	ldr	r3, [pc, #28]	; (800d898 <HAL_I2C_Mem_Read+0x1dc>)
 800d87c:	4628      	mov	r0, r5
      hi2c->XferSize = hi2c->XferCount;
 800d87e:	b292      	uxth	r2, r2
 800d880:	852a      	strh	r2, [r5, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d882:	b2d2      	uxtb	r2, r2
 800d884:	9300      	str	r3, [sp, #0]
 800d886:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800d88a:	f7ff fabb 	bl	800ce04 <I2C_TransferConfig>
 800d88e:	e76e      	b.n	800d76e <HAL_I2C_Mem_Read+0xb2>
      return HAL_ERROR;
 800d890:	2001      	movs	r0, #1
 800d892:	e7a6      	b.n	800d7e2 <HAL_I2C_Mem_Read+0x126>
 800d894:	0802e2c8 	.word	0x0802e2c8
 800d898:	80002400 	.word	0x80002400
 800d89c:	fe00e800 	.word	0xfe00e800

0800d8a0 <HAL_I2CEx_ConfigAnalogFilter>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800d8a0:	4b23      	ldr	r3, [pc, #140]	; (800d930 <HAL_I2CEx_ConfigAnalogFilter+0x90>)
 800d8a2:	6802      	ldr	r2, [r0, #0]
{
 800d8a4:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800d8a6:	4d23      	ldr	r5, [pc, #140]	; (800d934 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
{
 800d8a8:	4604      	mov	r4, r0
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800d8aa:	4e23      	ldr	r6, [pc, #140]	; (800d938 <HAL_I2CEx_ConfigAnalogFilter+0x98>)
 800d8ac:	429a      	cmp	r2, r3
 800d8ae:	bf18      	it	ne
 800d8b0:	42aa      	cmpne	r2, r5
{
 800d8b2:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800d8b4:	bf14      	ite	ne
 800d8b6:	2301      	movne	r3, #1
 800d8b8:	2300      	moveq	r3, #0
 800d8ba:	42b2      	cmp	r2, r6
 800d8bc:	bf0c      	ite	eq
 800d8be:	2300      	moveq	r3, #0
 800d8c0:	f003 0301 	andne.w	r3, r3, #1
 800d8c4:	b113      	cbz	r3, 800d8cc <HAL_I2CEx_ConfigAnalogFilter+0x2c>
 800d8c6:	4b1d      	ldr	r3, [pc, #116]	; (800d93c <HAL_I2CEx_ConfigAnalogFilter+0x9c>)
 800d8c8:	429a      	cmp	r2, r3
 800d8ca:	d12c      	bne.n	800d926 <HAL_I2CEx_ConfigAnalogFilter+0x86>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 800d8cc:	f435 5380 	bics.w	r3, r5, #4096	; 0x1000
 800d8d0:	d124      	bne.n	800d91c <HAL_I2CEx_ConfigAnalogFilter+0x7c>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d8d2:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800d8d6:	2b20      	cmp	r3, #32
 800d8d8:	b2de      	uxtb	r6, r3
 800d8da:	d11d      	bne.n	800d918 <HAL_I2CEx_ConfigAnalogFilter+0x78>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d8dc:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800d8e0:	2b01      	cmp	r3, #1
 800d8e2:	d019      	beq.n	800d918 <HAL_I2CEx_ConfigAnalogFilter+0x78>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d8e4:	6823      	ldr	r3, [r4, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 800d8e6:	2224      	movs	r2, #36	; 0x24
 800d8e8:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 800d8ec:	681a      	ldr	r2, [r3, #0]
 800d8ee:	f022 0201 	bic.w	r2, r2, #1
 800d8f2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800d8f4:	681a      	ldr	r2, [r3, #0]
 800d8f6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800d8fa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800d8fc:	6819      	ldr	r1, [r3, #0]
 800d8fe:	430d      	orrs	r5, r1
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d900:	2100      	movs	r1, #0
    hi2c->Instance->CR1 |= AnalogFilter;
 800d902:	601d      	str	r5, [r3, #0]

    return HAL_OK;
 800d904:	4608      	mov	r0, r1
    __HAL_I2C_ENABLE(hi2c);
 800d906:	681a      	ldr	r2, [r3, #0]
 800d908:	f042 0201 	orr.w	r2, r2, #1
 800d90c:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800d90e:	f884 6041 	strb.w	r6, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800d912:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 800d916:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 800d918:	2002      	movs	r0, #2
}
 800d91a:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 800d91c:	215f      	movs	r1, #95	; 0x5f
 800d91e:	4808      	ldr	r0, [pc, #32]	; (800d940 <HAL_I2CEx_ConfigAnalogFilter+0xa0>)
 800d920:	f7f7 ff60 	bl	80057e4 <assert_failed>
 800d924:	e7d5      	b.n	800d8d2 <HAL_I2CEx_ConfigAnalogFilter+0x32>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800d926:	215e      	movs	r1, #94	; 0x5e
 800d928:	4805      	ldr	r0, [pc, #20]	; (800d940 <HAL_I2CEx_ConfigAnalogFilter+0xa0>)
 800d92a:	f7f7 ff5b 	bl	80057e4 <assert_failed>
 800d92e:	e7cd      	b.n	800d8cc <HAL_I2CEx_ConfigAnalogFilter+0x2c>
 800d930:	40005400 	.word	0x40005400
 800d934:	40005800 	.word	0x40005800
 800d938:	40005c00 	.word	0x40005c00
 800d93c:	40006000 	.word	0x40006000
 800d940:	0802e300 	.word	0x0802e300

0800d944 <HAL_I2CEx_ConfigDigitalFilter>:
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800d944:	4b22      	ldr	r3, [pc, #136]	; (800d9d0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>)
 800d946:	6802      	ldr	r2, [r0, #0]
{
 800d948:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800d94a:	4d22      	ldr	r5, [pc, #136]	; (800d9d4 <HAL_I2CEx_ConfigDigitalFilter+0x90>)
{
 800d94c:	4604      	mov	r4, r0
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800d94e:	4e22      	ldr	r6, [pc, #136]	; (800d9d8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800d950:	429a      	cmp	r2, r3
 800d952:	bf18      	it	ne
 800d954:	42aa      	cmpne	r2, r5
{
 800d956:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800d958:	bf14      	ite	ne
 800d95a:	2301      	movne	r3, #1
 800d95c:	2300      	moveq	r3, #0
 800d95e:	42b2      	cmp	r2, r6
 800d960:	bf0c      	ite	eq
 800d962:	2300      	moveq	r3, #0
 800d964:	f003 0301 	andne.w	r3, r3, #1
 800d968:	b113      	cbz	r3, 800d970 <HAL_I2CEx_ConfigDigitalFilter+0x2c>
 800d96a:	4b1c      	ldr	r3, [pc, #112]	; (800d9dc <HAL_I2CEx_ConfigDigitalFilter+0x98>)
 800d96c:	429a      	cmp	r2, r3
 800d96e:	d12a      	bne.n	800d9c6 <HAL_I2CEx_ConfigDigitalFilter+0x82>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 800d970:	2d0f      	cmp	r5, #15
 800d972:	d823      	bhi.n	800d9bc <HAL_I2CEx_ConfigDigitalFilter+0x78>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d974:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800d978:	2b20      	cmp	r3, #32
 800d97a:	b2de      	uxtb	r6, r3
 800d97c:	d11c      	bne.n	800d9b8 <HAL_I2CEx_ConfigDigitalFilter+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d97e:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800d982:	2b01      	cmp	r3, #1
 800d984:	d018      	beq.n	800d9b8 <HAL_I2CEx_ConfigDigitalFilter+0x74>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d986:	6823      	ldr	r3, [r4, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 800d988:	2224      	movs	r2, #36	; 0x24
 800d98a:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 800d98e:	681a      	ldr	r2, [r3, #0]
 800d990:	f022 0201 	bic.w	r2, r2, #1
 800d994:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800d996:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800d998:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800d99c:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d9a0:	2100      	movs	r1, #0
    hi2c->Instance->CR1 = tmpreg;
 800d9a2:	601d      	str	r5, [r3, #0]

    return HAL_OK;
 800d9a4:	4608      	mov	r0, r1
    __HAL_I2C_ENABLE(hi2c);
 800d9a6:	681a      	ldr	r2, [r3, #0]
 800d9a8:	f042 0201 	orr.w	r2, r2, #1
 800d9ac:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800d9ae:	f884 6041 	strb.w	r6, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800d9b2:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 800d9b6:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 800d9b8:	2002      	movs	r0, #2
}
 800d9ba:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 800d9bc:	218d      	movs	r1, #141	; 0x8d
 800d9be:	4808      	ldr	r0, [pc, #32]	; (800d9e0 <HAL_I2CEx_ConfigDigitalFilter+0x9c>)
 800d9c0:	f7f7 ff10 	bl	80057e4 <assert_failed>
 800d9c4:	e7d6      	b.n	800d974 <HAL_I2CEx_ConfigDigitalFilter+0x30>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800d9c6:	218c      	movs	r1, #140	; 0x8c
 800d9c8:	4805      	ldr	r0, [pc, #20]	; (800d9e0 <HAL_I2CEx_ConfigDigitalFilter+0x9c>)
 800d9ca:	f7f7 ff0b 	bl	80057e4 <assert_failed>
 800d9ce:	e7cf      	b.n	800d970 <HAL_I2CEx_ConfigDigitalFilter+0x2c>
 800d9d0:	40005400 	.word	0x40005400
 800d9d4:	40005800 	.word	0x40005800
 800d9d8:	40005c00 	.word	0x40005c00
 800d9dc:	40006000 	.word	0x40006000
 800d9e0:	0802e300 	.word	0x0802e300

0800d9e4 <HAL_IWDG_Init>:
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800d9e4:	2800      	cmp	r0, #0
 800d9e6:	d04c      	beq.n	800da82 <HAL_IWDG_Init+0x9e>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
 800d9e8:	6802      	ldr	r2, [r0, #0]
{
 800d9ea:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
 800d9ec:	4b26      	ldr	r3, [pc, #152]	; (800da88 <HAL_IWDG_Init+0xa4>)
 800d9ee:	4604      	mov	r4, r0
 800d9f0:	429a      	cmp	r2, r3
 800d9f2:	d003      	beq.n	800d9fc <HAL_IWDG_Init+0x18>
 800d9f4:	21b5      	movs	r1, #181	; 0xb5
 800d9f6:	4825      	ldr	r0, [pc, #148]	; (800da8c <HAL_IWDG_Init+0xa8>)
 800d9f8:	f7f7 fef4 	bl	80057e4 <assert_failed>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
 800d9fc:	6863      	ldr	r3, [r4, #4]
 800d9fe:	2b06      	cmp	r3, #6
 800da00:	d835      	bhi.n	800da6e <HAL_IWDG_Init+0x8a>
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
 800da02:	68a3      	ldr	r3, [r4, #8]
 800da04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800da08:	d22c      	bcs.n	800da64 <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));
 800da0a:	68e3      	ldr	r3, [r4, #12]
 800da0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800da10:	d223      	bcs.n	800da5a <HAL_IWDG_Init+0x76>

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800da12:	f64c 40cc 	movw	r0, #52428	; 0xcccc
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800da16:	68a2      	ldr	r2, [r4, #8]
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800da18:	e9d4 3100 	ldrd	r3, r1, [r4]
  __HAL_IWDG_START(hiwdg);
 800da1c:	6018      	str	r0, [r3, #0]
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800da1e:	f245 5055 	movw	r0, #21845	; 0x5555
 800da22:	6018      	str	r0, [r3, #0]
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800da24:	6059      	str	r1, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800da26:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800da28:	f7fb fc2c 	bl	8009284 <HAL_GetTick>

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800da2c:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800da2e:	4605      	mov	r5, r0
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800da30:	68da      	ldr	r2, [r3, #12]
 800da32:	0751      	lsls	r1, r2, #29
 800da34:	d00a      	beq.n	800da4c <HAL_IWDG_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800da36:	f7fb fc25 	bl	8009284 <HAL_GetTick>
 800da3a:	1b43      	subs	r3, r0, r5
 800da3c:	2b31      	cmp	r3, #49	; 0x31
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800da3e:	6823      	ldr	r3, [r4, #0]
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800da40:	d9f6      	bls.n	800da30 <HAL_IWDG_Init+0x4c>
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800da42:	68da      	ldr	r2, [r3, #12]
 800da44:	0752      	lsls	r2, r2, #29
 800da46:	d0f3      	beq.n	800da30 <HAL_IWDG_Init+0x4c>
      {
        return HAL_TIMEOUT;
 800da48:	2003      	movs	r0, #3
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
}
 800da4a:	bd38      	pop	{r3, r4, r5, pc}
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800da4c:	6919      	ldr	r1, [r3, #16]
 800da4e:	68e2      	ldr	r2, [r4, #12]
 800da50:	4291      	cmp	r1, r2
 800da52:	d011      	beq.n	800da78 <HAL_IWDG_Init+0x94>
  return HAL_OK;
 800da54:	2000      	movs	r0, #0
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 800da56:	611a      	str	r2, [r3, #16]
}
 800da58:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));
 800da5a:	21b8      	movs	r1, #184	; 0xb8
 800da5c:	480b      	ldr	r0, [pc, #44]	; (800da8c <HAL_IWDG_Init+0xa8>)
 800da5e:	f7f7 fec1 	bl	80057e4 <assert_failed>
 800da62:	e7d6      	b.n	800da12 <HAL_IWDG_Init+0x2e>
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
 800da64:	21b7      	movs	r1, #183	; 0xb7
 800da66:	4809      	ldr	r0, [pc, #36]	; (800da8c <HAL_IWDG_Init+0xa8>)
 800da68:	f7f7 febc 	bl	80057e4 <assert_failed>
 800da6c:	e7cd      	b.n	800da0a <HAL_IWDG_Init+0x26>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
 800da6e:	21b6      	movs	r1, #182	; 0xb6
 800da70:	4806      	ldr	r0, [pc, #24]	; (800da8c <HAL_IWDG_Init+0xa8>)
 800da72:	f7f7 feb7 	bl	80057e4 <assert_failed>
 800da76:	e7c4      	b.n	800da02 <HAL_IWDG_Init+0x1e>
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800da78:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
  return HAL_OK;
 800da7c:	2000      	movs	r0, #0
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800da7e:	601a      	str	r2, [r3, #0]
}
 800da80:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800da82:	2001      	movs	r0, #1
}
 800da84:	4770      	bx	lr
 800da86:	bf00      	nop
 800da88:	40003000 	.word	0x40003000
 800da8c:	0802e33c 	.word	0x0802e33c

0800da90 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800da90:	4603      	mov	r3, r0
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800da92:	f64a 22aa 	movw	r2, #43690	; 0xaaaa

  /* Return function status */
  return HAL_OK;
}
 800da96:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	601a      	str	r2, [r3, #0]
}
 800da9c:	4770      	bx	lr
 800da9e:	bf00      	nop

0800daa0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800daa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800daa2:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800daa4:	2800      	cmp	r0, #0
 800daa6:	f000 809d 	beq.w	800dbe4 <HAL_PCD_Init+0x144>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 800daaa:	6804      	ldr	r4, [r0, #0]
 800daac:	4605      	mov	r5, r0
 800daae:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 800dab2:	d003      	beq.n	800dabc <HAL_PCD_Init+0x1c>
 800dab4:	4b4f      	ldr	r3, [pc, #316]	; (800dbf4 <HAL_PCD_Init+0x154>)
 800dab6:	429c      	cmp	r4, r3
 800dab8:	f040 8081 	bne.w	800dbbe <HAL_PCD_Init+0x11e>

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800dabc:	f895 33bd 	ldrb.w	r3, [r5, #957]	; 0x3bd
 800dac0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	f000 8086 	beq.w	800dbd6 <HAL_PCD_Init+0x136>
 800daca:	4620      	mov	r0, r4
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800dacc:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800dace:	462e      	mov	r6, r5
 800dad0:	1d2f      	adds	r7, r5, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 800dad2:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800dad6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800dad8:	466c      	mov	r4, sp
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800dada:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 800dade:	bf08      	it	eq
 800dae0:	612b      	streq	r3, [r5, #16]
  __HAL_PCD_DISABLE(hpcd);
 800dae2:	f006 fe87 	bl	80147f4 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800dae6:	f856 eb10 	ldr.w	lr, [r6], #16
 800daea:	46b4      	mov	ip, r6
 800daec:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800daf0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800daf2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800daf6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800daf8:	e89c 0003 	ldmia.w	ip, {r0, r1}
 800dafc:	e884 0003 	stmia.w	r4, {r0, r1}
 800db00:	4670      	mov	r0, lr
 800db02:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800db06:	f006 fdb5 	bl	8014674 <USB_CoreInit>
 800db0a:	4604      	mov	r4, r0
 800db0c:	b130      	cbz	r0, 800db1c <HAL_PCD_Init+0x7c>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 800db0e:	2401      	movs	r4, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 800db10:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 800db12:	4620      	mov	r0, r4
    hpcd->State = HAL_PCD_STATE_ERROR;
 800db14:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
}
 800db18:	b00b      	add	sp, #44	; 0x2c
 800db1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800db1c:	4601      	mov	r1, r0
 800db1e:	6828      	ldr	r0, [r5, #0]
 800db20:	f006 fe70 	bl	8014804 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800db24:	6868      	ldr	r0, [r5, #4]
 800db26:	b358      	cbz	r0, 800db80 <HAL_PCD_Init+0xe0>
 800db28:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 800db2a:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800db2e:	4621      	mov	r1, r4
    hpcd->IN_ep[i].is_in = 1U;
 800db30:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800db34:	f102 0c01 	add.w	ip, r2, #1
    hpcd->IN_ep[i].is_in = 1U;
 800db38:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 800db3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 800db40:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800db44:	fa5f f28c 	uxtb.w	r2, ip
    hpcd->IN_ep[i].is_in = 1U;
 800db48:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800db4c:	4282      	cmp	r2, r0
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800db4e:	f883 103f 	strb.w	r1, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].xfer_len = 0U;
 800db52:	6519      	str	r1, [r3, #80]	; 0x50
    hpcd->IN_ep[i].xfer_buff = 0U;
 800db54:	e9c3 1111 	strd	r1, r1, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800db58:	d3ea      	bcc.n	800db30 <HAL_PCD_Init+0x90>
    hpcd->OUT_ep[i].is_in = 0U;
 800db5a:	2200      	movs	r2, #0
 800db5c:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800db60:	1c61      	adds	r1, r4, #1
    hpcd->OUT_ep[i].is_in = 0U;
 800db62:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 800db66:	f883 41fc 	strb.w	r4, [r3, #508]	; 0x1fc
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800db6a:	b2cc      	uxtb	r4, r1
    hpcd->OUT_ep[i].is_in = 0U;
 800db6c:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800db70:	4284      	cmp	r4, r0
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800db72:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
    hpcd->OUT_ep[i].xfer_len = 0U;
 800db76:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800db7a:	e9c3 2281 	strd	r2, r2, [r3, #516]	; 0x204
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800db7e:	d3ed      	bcc.n	800db5c <HAL_PCD_Init+0xbc>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800db80:	466c      	mov	r4, sp
 800db82:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800db84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800db86:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800db88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800db8a:	e896 0003 	ldmia.w	r6, {r0, r1}
 800db8e:	e884 0003 	stmia.w	r4, {r0, r1}
 800db92:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800db96:	6828      	ldr	r0, [r5, #0]
 800db98:	f006 feb8 	bl	801490c <USB_DevInit>
 800db9c:	4604      	mov	r4, r0
 800db9e:	2800      	cmp	r0, #0
 800dba0:	d1b5      	bne.n	800db0e <HAL_PCD_Init+0x6e>
  hpcd->State = HAL_PCD_STATE_READY;
 800dba2:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 800dba4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  hpcd->USB_Address = 0U;
 800dba6:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 800dbaa:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 800dbac:	f885 23bd 	strb.w	r2, [r5, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
 800dbb0:	d01c      	beq.n	800dbec <HAL_PCD_Init+0x14c>
  (void)USB_DevDisconnect(hpcd->Instance);
 800dbb2:	6828      	ldr	r0, [r5, #0]
 800dbb4:	f007 fa72 	bl	801509c <USB_DevDisconnect>
}
 800dbb8:	4620      	mov	r0, r4
 800dbba:	b00b      	add	sp, #44	; 0x2c
 800dbbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 800dbbe:	2187      	movs	r1, #135	; 0x87
 800dbc0:	480d      	ldr	r0, [pc, #52]	; (800dbf8 <HAL_PCD_Init+0x158>)
 800dbc2:	f7f7 fe0f 	bl	80057e4 <assert_failed>
  if (hpcd->State == HAL_PCD_STATE_RESET)
 800dbc6:	f895 33bd 	ldrb.w	r3, [r5, #957]	; 0x3bd
  USBx = hpcd->Instance;
 800dbca:	682c      	ldr	r4, [r5, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 800dbcc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	f47f af7a 	bne.w	800daca <HAL_PCD_Init+0x2a>
    HAL_PCD_MspInit(hpcd);
 800dbd6:	4628      	mov	r0, r5
    hpcd->Lock = HAL_UNLOCKED;
 800dbd8:	f885 23bc 	strb.w	r2, [r5, #956]	; 0x3bc
    HAL_PCD_MspInit(hpcd);
 800dbdc:	f017 f976 	bl	8024ecc <HAL_PCD_MspInit>
  __HAL_PCD_DISABLE(hpcd);
 800dbe0:	6828      	ldr	r0, [r5, #0]
 800dbe2:	e773      	b.n	800dacc <HAL_PCD_Init+0x2c>
    return HAL_ERROR;
 800dbe4:	2401      	movs	r4, #1
}
 800dbe6:	4620      	mov	r0, r4
 800dbe8:	b00b      	add	sp, #44	; 0x2c
 800dbea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800dbec:	4628      	mov	r0, r5
 800dbee:	f000 fcc7 	bl	800e580 <HAL_PCDEx_ActivateLPM>
 800dbf2:	e7de      	b.n	800dbb2 <HAL_PCD_Init+0x112>
 800dbf4:	40040000 	.word	0x40040000
 800dbf8:	0802e378 	.word	0x0802e378

0800dbfc <HAL_PCD_Start>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 800dbfc:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 800dc00:	2b01      	cmp	r3, #1
 800dc02:	d00f      	beq.n	800dc24 <HAL_PCD_Start+0x28>
 800dc04:	2301      	movs	r3, #1
{
 800dc06:	b510      	push	{r4, lr}
 800dc08:	4604      	mov	r4, r0
  __HAL_PCD_ENABLE(hpcd);
 800dc0a:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 800dc0c:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  __HAL_PCD_ENABLE(hpcd);
 800dc10:	f006 fde8 	bl	80147e4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800dc14:	6820      	ldr	r0, [r4, #0]
 800dc16:	f007 fa31 	bl	801507c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800dc1a:	2300      	movs	r3, #0

  return HAL_OK;
 800dc1c:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 800dc1e:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 800dc22:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 800dc24:	2002      	movs	r0, #2
}
 800dc26:	4770      	bx	lr

0800dc28 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800dc28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800dc2c:	6807      	ldr	r7, [r0, #0]
{
 800dc2e:	b089      	sub	sp, #36	; 0x24
 800dc30:	4604      	mov	r4, r0
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800dc32:	4638      	mov	r0, r7
 800dc34:	f007 fa70 	bl	8015118 <USB_GetMode>
 800dc38:	b110      	cbz	r0, 800dc40 <HAL_PCD_IRQHandler+0x18>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
    }
  }
}
 800dc3a:	b009      	add	sp, #36	; 0x24
 800dc3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800dc40:	4683      	mov	fp, r0
 800dc42:	6820      	ldr	r0, [r4, #0]
 800dc44:	f007 fa3a 	bl	80150bc <USB_ReadInterrupts>
 800dc48:	2800      	cmp	r0, #0
 800dc4a:	d0f6      	beq.n	800dc3a <HAL_PCD_IRQHandler+0x12>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800dc4c:	6820      	ldr	r0, [r4, #0]
 800dc4e:	f007 fa35 	bl	80150bc <USB_ReadInterrupts>
 800dc52:	f010 0f02 	tst.w	r0, #2
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800dc56:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800dc58:	d003      	beq.n	800dc62 <HAL_PCD_IRQHandler+0x3a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800dc5a:	6943      	ldr	r3, [r0, #20]
 800dc5c:	f003 0302 	and.w	r3, r3, #2
 800dc60:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800dc62:	f007 fa2b 	bl	80150bc <USB_ReadInterrupts>
 800dc66:	f010 0f10 	tst.w	r0, #16
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800dc6a:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800dc6c:	d012      	beq.n	800dc94 <HAL_PCD_IRQHandler+0x6c>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800dc6e:	6983      	ldr	r3, [r0, #24]
 800dc70:	f023 0310 	bic.w	r3, r3, #16
 800dc74:	6183      	str	r3, [r0, #24]
      temp = USBx->GRXSTSP;
 800dc76:	6a3d      	ldr	r5, [r7, #32]
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800dc78:	f3c5 4343 	ubfx	r3, r5, #17, #4
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800dc7c:	f005 060f 	and.w	r6, r5, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800dc80:	2b02      	cmp	r3, #2
 800dc82:	f000 8253 	beq.w	800e12c <HAL_PCD_IRQHandler+0x504>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800dc86:	2b06      	cmp	r3, #6
 800dc88:	f000 81b1 	beq.w	800dfee <HAL_PCD_IRQHandler+0x3c6>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800dc8c:	6983      	ldr	r3, [r0, #24]
 800dc8e:	f043 0310 	orr.w	r3, r3, #16
 800dc92:	6183      	str	r3, [r0, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800dc94:	f007 fa12 	bl	80150bc <USB_ReadInterrupts>
 800dc98:	f410 2f00 	tst.w	r0, #524288	; 0x80000
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800dc9c:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800dc9e:	f040 80cf 	bne.w	800de40 <HAL_PCD_IRQHandler+0x218>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800dca2:	f007 fa0b 	bl	80150bc <USB_ReadInterrupts>
 800dca6:	f410 2f80 	tst.w	r0, #262144	; 0x40000
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800dcaa:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800dcac:	d175      	bne.n	800dd9a <HAL_PCD_IRQHandler+0x172>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800dcae:	f007 fa05 	bl	80150bc <USB_ReadInterrupts>
 800dcb2:	2800      	cmp	r0, #0
 800dcb4:	db5d      	blt.n	800dd72 <HAL_PCD_IRQHandler+0x14a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800dcb6:	6820      	ldr	r0, [r4, #0]
 800dcb8:	f007 fa00 	bl	80150bc <USB_ReadInterrupts>
 800dcbc:	0500      	lsls	r0, r0, #20
 800dcbe:	d44d      	bmi.n	800dd5c <HAL_PCD_IRQHandler+0x134>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800dcc0:	6820      	ldr	r0, [r4, #0]
 800dcc2:	f007 f9fb 	bl	80150bc <USB_ReadInterrupts>
 800dcc6:	0102      	lsls	r2, r0, #4
 800dcc8:	d514      	bpl.n	800dcf4 <HAL_PCD_IRQHandler+0xcc>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800dcca:	6822      	ldr	r2, [r4, #0]
 800dccc:	6953      	ldr	r3, [r2, #20]
 800dcce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800dcd2:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 800dcd4:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	f040 8172 	bne.w	800dfc2 <HAL_PCD_IRQHandler+0x39a>
        hpcd->LPM_State = LPM_L1;
 800dcde:	2101      	movs	r1, #1
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800dce0:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L1;
 800dce2:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800dce6:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800dce8:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800dcec:	f8c4 33f8 	str.w	r3, [r4, #1016]	; 0x3f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800dcf0:	f017 fa5a 	bl	80251a8 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800dcf4:	6820      	ldr	r0, [r4, #0]
 800dcf6:	f007 f9e1 	bl	80150bc <USB_ReadInterrupts>
 800dcfa:	04c3      	lsls	r3, r0, #19
 800dcfc:	f100 8116 	bmi.w	800df2c <HAL_PCD_IRQHandler+0x304>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800dd00:	6820      	ldr	r0, [r4, #0]
 800dd02:	f007 f9db 	bl	80150bc <USB_ReadInterrupts>
 800dd06:	f410 5f00 	tst.w	r0, #8192	; 0x2000
      (void)USB_ActivateSetup(hpcd->Instance);
 800dd0a:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800dd0c:	f040 80f7 	bne.w	800defe <HAL_PCD_IRQHandler+0x2d6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800dd10:	f007 f9d4 	bl	80150bc <USB_ReadInterrupts>
 800dd14:	0707      	lsls	r7, r0, #28
 800dd16:	f100 80e9 	bmi.w	800deec <HAL_PCD_IRQHandler+0x2c4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800dd1a:	6820      	ldr	r0, [r4, #0]
 800dd1c:	f007 f9ce 	bl	80150bc <USB_ReadInterrupts>
 800dd20:	02c6      	lsls	r6, r0, #11
 800dd22:	f100 80d9 	bmi.w	800ded8 <HAL_PCD_IRQHandler+0x2b0>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800dd26:	6820      	ldr	r0, [r4, #0]
 800dd28:	f007 f9c8 	bl	80150bc <USB_ReadInterrupts>
 800dd2c:	0285      	lsls	r5, r0, #10
 800dd2e:	f100 80c9 	bmi.w	800dec4 <HAL_PCD_IRQHandler+0x29c>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800dd32:	6820      	ldr	r0, [r4, #0]
 800dd34:	f007 f9c2 	bl	80150bc <USB_ReadInterrupts>
 800dd38:	0040      	lsls	r0, r0, #1
 800dd3a:	f100 80ba 	bmi.w	800deb2 <HAL_PCD_IRQHandler+0x28a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800dd3e:	6820      	ldr	r0, [r4, #0]
 800dd40:	f007 f9bc 	bl	80150bc <USB_ReadInterrupts>
 800dd44:	0741      	lsls	r1, r0, #29
 800dd46:	f57f af78 	bpl.w	800dc3a <HAL_PCD_IRQHandler+0x12>
      temp = hpcd->Instance->GOTGINT;
 800dd4a:	6823      	ldr	r3, [r4, #0]
 800dd4c:	685d      	ldr	r5, [r3, #4]
      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800dd4e:	076a      	lsls	r2, r5, #29
 800dd50:	f100 820d 	bmi.w	800e16e <HAL_PCD_IRQHandler+0x546>
      hpcd->Instance->GOTGINT |= temp;
 800dd54:	685a      	ldr	r2, [r3, #4]
 800dd56:	432a      	orrs	r2, r5
 800dd58:	605a      	str	r2, [r3, #4]
 800dd5a:	e76e      	b.n	800dc3a <HAL_PCD_IRQHandler+0x12>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800dd5c:	f8d7 3808 	ldr.w	r3, [r7, #2056]	; 0x808
 800dd60:	07d9      	lsls	r1, r3, #31
 800dd62:	f100 8200 	bmi.w	800e166 <HAL_PCD_IRQHandler+0x53e>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800dd66:	6820      	ldr	r0, [r4, #0]
 800dd68:	6943      	ldr	r3, [r0, #20]
 800dd6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800dd6e:	6143      	str	r3, [r0, #20]
 800dd70:	e7a7      	b.n	800dcc2 <HAL_PCD_IRQHandler+0x9a>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800dd72:	f8d7 2804 	ldr.w	r2, [r7, #2052]	; 0x804
 800dd76:	f022 0201 	bic.w	r2, r2, #1
 800dd7a:	f8c7 2804 	str.w	r2, [r7, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 800dd7e:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 800dd82:	2b01      	cmp	r3, #1
 800dd84:	f000 812c 	beq.w	800dfe0 <HAL_PCD_IRQHandler+0x3b8>
        HAL_PCD_ResumeCallback(hpcd);
 800dd88:	4620      	mov	r0, r4
 800dd8a:	f017 f93b 	bl	8025004 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800dd8e:	6820      	ldr	r0, [r4, #0]
 800dd90:	6943      	ldr	r3, [r0, #20]
 800dd92:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dd96:	6143      	str	r3, [r0, #20]
 800dd98:	e78e      	b.n	800dcb8 <HAL_PCD_IRQHandler+0x90>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800dd9a:	f007 f99b 	bl	80150d4 <USB_ReadDevAllInEpInterrupt>
      while (ep_intr != 0U)
 800dd9e:	4680      	mov	r8, r0
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800dda0:	6820      	ldr	r0, [r4, #0]
      while (ep_intr != 0U)
 800dda2:	f1b8 0f00 	cmp.w	r8, #0
 800dda6:	d082      	beq.n	800dcae <HAL_PCD_IRQHandler+0x86>
 800dda8:	4626      	mov	r6, r4
 800ddaa:	f507 6910 	add.w	r9, r7, #2304	; 0x900
      epnum = 0U;
 800ddae:	f04f 0a00 	mov.w	sl, #0
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800ddb2:	e9cd 7b03 	strd	r7, fp, [sp, #12]
 800ddb6:	e009      	b.n	800ddcc <HAL_PCD_IRQHandler+0x1a4>
      while (ep_intr != 0U)
 800ddb8:	ea5f 0858 	movs.w	r8, r8, lsr #1
        epnum++;
 800ddbc:	f10a 0a01 	add.w	sl, sl, #1
      while (ep_intr != 0U)
 800ddc0:	f106 061c 	add.w	r6, r6, #28
 800ddc4:	f109 0920 	add.w	r9, r9, #32
 800ddc8:	f000 8126 	beq.w	800e018 <HAL_PCD_IRQHandler+0x3f0>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800ddcc:	f018 0f01 	tst.w	r8, #1
 800ddd0:	d0f2      	beq.n	800ddb8 <HAL_PCD_IRQHandler+0x190>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800ddd2:	fa5f f78a 	uxtb.w	r7, sl
 800ddd6:	4639      	mov	r1, r7
 800ddd8:	f007 f98e 	bl	80150f8 <USB_ReadDevInEPInterrupt>
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800dddc:	07c3      	lsls	r3, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800ddde:	4605      	mov	r5, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800dde0:	d515      	bpl.n	800de0e <HAL_PCD_IRQHandler+0x1e6>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800dde2:	9903      	ldr	r1, [sp, #12]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800dde4:	f00a 030f 	and.w	r3, sl, #15
 800dde8:	2201      	movs	r2, #1
 800ddea:	409a      	lsls	r2, r3
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800ddec:	f8d1 3834 	ldr.w	r3, [r1, #2100]	; 0x834
 800ddf0:	ea23 0302 	bic.w	r3, r3, r2
 800ddf4:	f8c1 3834 	str.w	r3, [r1, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800ddf8:	2301      	movs	r3, #1
            if (hpcd->Init.dma_enable == 1U)
 800ddfa:	6921      	ldr	r1, [r4, #16]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800ddfc:	f8c9 3008 	str.w	r3, [r9, #8]
            if (hpcd->Init.dma_enable == 1U)
 800de00:	4299      	cmp	r1, r3
 800de02:	f000 81b9 	beq.w	800e178 <HAL_PCD_IRQHandler+0x550>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800de06:	4639      	mov	r1, r7
 800de08:	4620      	mov	r0, r4
 800de0a:	f017 f8bf 	bl	8024f8c <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800de0e:	0728      	lsls	r0, r5, #28
 800de10:	d502      	bpl.n	800de18 <HAL_PCD_IRQHandler+0x1f0>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800de12:	2308      	movs	r3, #8
 800de14:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800de18:	06e9      	lsls	r1, r5, #27
 800de1a:	d502      	bpl.n	800de22 <HAL_PCD_IRQHandler+0x1fa>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800de1c:	2310      	movs	r3, #16
 800de1e:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800de22:	066a      	lsls	r2, r5, #25
 800de24:	d502      	bpl.n	800de2c <HAL_PCD_IRQHandler+0x204>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800de26:	2340      	movs	r3, #64	; 0x40
 800de28:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800de2c:	07ab      	lsls	r3, r5, #30
 800de2e:	d502      	bpl.n	800de36 <HAL_PCD_IRQHandler+0x20e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800de30:	2302      	movs	r3, #2
 800de32:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800de36:	062d      	lsls	r5, r5, #24
 800de38:	f100 80f1 	bmi.w	800e01e <HAL_PCD_IRQHandler+0x3f6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800de3c:	6820      	ldr	r0, [r4, #0]
 800de3e:	e7bb      	b.n	800ddb8 <HAL_PCD_IRQHandler+0x190>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800de40:	f007 f940 	bl	80150c4 <USB_ReadDevAllOutEpInterrupt>
      while (ep_intr != 0U)
 800de44:	4605      	mov	r5, r0
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800de46:	6820      	ldr	r0, [r4, #0]
      while (ep_intr != 0U)
 800de48:	2d00      	cmp	r5, #0
 800de4a:	f43f af2a 	beq.w	800dca2 <HAL_PCD_IRQHandler+0x7a>
 800de4e:	f507 6630 	add.w	r6, r7, #2816	; 0xb00
 800de52:	46a2      	mov	sl, r4
      epnum = 0U;
 800de54:	f04f 0800 	mov.w	r8, #0
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800de58:	9703      	str	r7, [sp, #12]
 800de5a:	e008      	b.n	800de6e <HAL_PCD_IRQHandler+0x246>
      while (ep_intr != 0U)
 800de5c:	086d      	lsrs	r5, r5, #1
        epnum++;
 800de5e:	f108 0801 	add.w	r8, r8, #1
      while (ep_intr != 0U)
 800de62:	f106 0620 	add.w	r6, r6, #32
 800de66:	f10a 0a1c 	add.w	sl, sl, #28
 800de6a:	f000 80d3 	beq.w	800e014 <HAL_PCD_IRQHandler+0x3ec>
        if ((ep_intr & 0x1U) != 0U)
 800de6e:	07ef      	lsls	r7, r5, #31
 800de70:	d5f4      	bpl.n	800de5c <HAL_PCD_IRQHandler+0x234>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800de72:	fa5f f788 	uxtb.w	r7, r8
 800de76:	4639      	mov	r1, r7
 800de78:	f007 f934 	bl	80150e4 <USB_ReadDevOutEPInterrupt>
 800de7c:	4681      	mov	r9, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800de7e:	6820      	ldr	r0, [r4, #0]
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800de80:	f019 0f01 	tst.w	r9, #1
 800de84:	f040 8135 	bne.w	800e0f2 <HAL_PCD_IRQHandler+0x4ca>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800de88:	f019 0f08 	tst.w	r9, #8
 800de8c:	f040 8119 	bne.w	800e0c2 <HAL_PCD_IRQHandler+0x49a>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800de90:	f019 0f10 	tst.w	r9, #16
 800de94:	d001      	beq.n	800de9a <HAL_PCD_IRQHandler+0x272>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800de96:	2310      	movs	r3, #16
 800de98:	60b3      	str	r3, [r6, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800de9a:	f019 0f20 	tst.w	r9, #32
 800de9e:	d001      	beq.n	800dea4 <HAL_PCD_IRQHandler+0x27c>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800dea0:	2320      	movs	r3, #32
 800dea2:	60b3      	str	r3, [r6, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800dea4:	f419 5f00 	tst.w	r9, #8192	; 0x2000
 800dea8:	d0d8      	beq.n	800de5c <HAL_PCD_IRQHandler+0x234>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800deaa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800deae:	60b3      	str	r3, [r6, #8]
 800deb0:	e7d4      	b.n	800de5c <HAL_PCD_IRQHandler+0x234>
      HAL_PCD_ConnectCallback(hpcd);
 800deb2:	4620      	mov	r0, r4
 800deb4:	f017 f8b2 	bl	802501c <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800deb8:	6820      	ldr	r0, [r4, #0]
 800deba:	6943      	ldr	r3, [r0, #20]
 800debc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800dec0:	6143      	str	r3, [r0, #20]
 800dec2:	e73d      	b.n	800dd40 <HAL_PCD_IRQHandler+0x118>
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800dec4:	4620      	mov	r0, r4
 800dec6:	2100      	movs	r1, #0
 800dec8:	f017 f8a0 	bl	802500c <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800decc:	6820      	ldr	r0, [r4, #0]
 800dece:	6943      	ldr	r3, [r0, #20]
 800ded0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ded4:	6143      	str	r3, [r0, #20]
 800ded6:	e72d      	b.n	800dd34 <HAL_PCD_IRQHandler+0x10c>
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800ded8:	4620      	mov	r0, r4
 800deda:	2100      	movs	r1, #0
 800dedc:	f017 f89a 	bl	8025014 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800dee0:	6820      	ldr	r0, [r4, #0]
 800dee2:	6943      	ldr	r3, [r0, #20]
 800dee4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dee8:	6143      	str	r3, [r0, #20]
 800deea:	e71d      	b.n	800dd28 <HAL_PCD_IRQHandler+0x100>
      HAL_PCD_SOFCallback(hpcd);
 800deec:	4620      	mov	r0, r4
 800deee:	f017 f857 	bl	8024fa0 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800def2:	6820      	ldr	r0, [r4, #0]
 800def4:	6943      	ldr	r3, [r0, #20]
 800def6:	f003 0308 	and.w	r3, r3, #8
 800defa:	6143      	str	r3, [r0, #20]
 800defc:	e70e      	b.n	800dd1c <HAL_PCD_IRQHandler+0xf4>
      (void)USB_ActivateSetup(hpcd->Instance);
 800defe:	f007 f90f 	bl	8015120 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800df02:	6820      	ldr	r0, [r4, #0]
 800df04:	f006 fdc0 	bl	8014a88 <USB_GetDevSpeed>
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800df08:	6825      	ldr	r5, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800df0a:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800df0c:	f000 ff86 	bl	800ee1c <HAL_RCC_GetHCLKFreq>
 800df10:	7b22      	ldrb	r2, [r4, #12]
 800df12:	4601      	mov	r1, r0
 800df14:	4628      	mov	r0, r5
 800df16:	f006 fbeb 	bl	80146f0 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 800df1a:	4620      	mov	r0, r4
 800df1c:	f017 f844 	bl	8024fa8 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800df20:	6820      	ldr	r0, [r4, #0]
 800df22:	6943      	ldr	r3, [r0, #20]
 800df24:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800df28:	6143      	str	r3, [r0, #20]
 800df2a:	e6f1      	b.n	800dd10 <HAL_PCD_IRQHandler+0xe8>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800df2c:	f8d7 3804 	ldr.w	r3, [r7, #2052]	; 0x804
 800df30:	f507 6500 	add.w	r5, r7, #2048	; 0x800
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800df34:	2110      	movs	r1, #16
 800df36:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800df38:	f023 0301 	bic.w	r3, r3, #1
 800df3c:	606b      	str	r3, [r5, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800df3e:	f006 fc97 	bl	8014870 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800df42:	6860      	ldr	r0, [r4, #4]
 800df44:	b1e0      	cbz	r0, 800df80 <HAL_PCD_IRQHandler+0x358>
 800df46:	f507 6310 	add.w	r3, r7, #2304	; 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800df4a:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 800df4e:	6099      	str	r1, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800df50:	f10b 0b01 	add.w	fp, fp, #1
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800df54:	681a      	ldr	r2, [r3, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800df56:	3320      	adds	r3, #32
 800df58:	4583      	cmp	fp, r0
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800df5a:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800df5e:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800df62:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800df66:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 800df6a:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800df6e:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800df72:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 800df76:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800df7a:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800df7e:	d1e6      	bne.n	800df4e <HAL_PCD_IRQHandler+0x326>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800df80:	69eb      	ldr	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800df82:	6b22      	ldr	r2, [r4, #48]	; 0x30
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800df84:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800df88:	61eb      	str	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800df8a:	b9f2      	cbnz	r2, 800dfca <HAL_PCD_IRQHandler+0x3a2>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800df8c:	696a      	ldr	r2, [r5, #20]
 800df8e:	f242 032b 	movw	r3, #8235	; 0x202b
 800df92:	4313      	orrs	r3, r2
 800df94:	616b      	str	r3, [r5, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800df96:	692b      	ldr	r3, [r5, #16]
 800df98:	f043 030b 	orr.w	r3, r3, #11
 800df9c:	612b      	str	r3, [r5, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800df9e:	f8d7 3800 	ldr.w	r3, [r7, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800dfa2:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800dfa6:	7c21      	ldrb	r1, [r4, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800dfa8:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800dfac:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800dfae:	f8c7 3800 	str.w	r3, [r7, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800dfb2:	f007 f8cb 	bl	801514c <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800dfb6:	6820      	ldr	r0, [r4, #0]
 800dfb8:	6943      	ldr	r3, [r0, #20]
 800dfba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800dfbe:	6143      	str	r3, [r0, #20]
 800dfc0:	e69f      	b.n	800dd02 <HAL_PCD_IRQHandler+0xda>
        HAL_PCD_SuspendCallback(hpcd);
 800dfc2:	4620      	mov	r0, r4
 800dfc4:	f017 f806 	bl	8024fd4 <HAL_PCD_SuspendCallback>
 800dfc8:	e694      	b.n	800dcf4 <HAL_PCD_IRQHandler+0xcc>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800dfca:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 800dfce:	f043 030b 	orr.w	r3, r3, #11
 800dfd2:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800dfd6:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800dfd8:	f043 030b 	orr.w	r3, r3, #11
 800dfdc:	646b      	str	r3, [r5, #68]	; 0x44
 800dfde:	e7de      	b.n	800df9e <HAL_PCD_IRQHandler+0x376>
        hpcd->LPM_State = LPM_L0;
 800dfe0:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800dfe2:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 800dfe4:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800dfe8:	f017 f8de 	bl	80251a8 <HAL_PCDEx_LPM_Callback>
 800dfec:	e6cf      	b.n	800dd8e <HAL_PCD_IRQHandler+0x166>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800dfee:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800dff2:	2208      	movs	r2, #8
 800dff4:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 800dff8:	4638      	mov	r0, r7
 800dffa:	f006 ffa9 	bl	8014f50 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800dffe:	f3c5 130a 	ubfx	r3, r5, #4, #11
 800e002:	eb04 0286 	add.w	r2, r4, r6, lsl #2
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800e006:	6820      	ldr	r0, [r4, #0]
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800e008:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 800e00c:	440b      	add	r3, r1
 800e00e:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 800e012:	e63b      	b.n	800dc8c <HAL_PCD_IRQHandler+0x64>
 800e014:	9f03      	ldr	r7, [sp, #12]
 800e016:	e644      	b.n	800dca2 <HAL_PCD_IRQHandler+0x7a>
 800e018:	e9dd 7b03 	ldrd	r7, fp, [sp, #12]
 800e01c:	e647      	b.n	800dcae <HAL_PCD_IRQHandler+0x86>
  if (ep->xfer_count > ep->xfer_len)
 800e01e:	e9d6 5314 	ldrd	r5, r3, [r6, #80]	; 0x50
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800e022:	f8d4 b000 	ldr.w	fp, [r4]
  if (ep->xfer_count > ep->xfer_len)
 800e026:	42ab      	cmp	r3, r5
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800e028:	4658      	mov	r0, fp
  if (ep->xfer_count > ep->xfer_len)
 800e02a:	f63f aec5 	bhi.w	800ddb8 <HAL_PCD_IRQHandler+0x190>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800e02e:	f50b 6210 	add.w	r2, fp, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 800e032:	6c71      	ldr	r1, [r6, #68]	; 0x44
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e034:	f8cd b01c 	str.w	fp, [sp, #28]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800e038:	eb02 124a 	add.w	r2, r2, sl, lsl #5
 800e03c:	9205      	str	r2, [sp, #20]
  len = ep->xfer_len - ep->xfer_count;
 800e03e:	1aea      	subs	r2, r5, r3
  len32b = (len + 3U) / 4U;
 800e040:	428a      	cmp	r2, r1
 800e042:	bf28      	it	cs
 800e044:	460a      	movcs	r2, r1
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800e046:	9905      	ldr	r1, [sp, #20]
 800e048:	6989      	ldr	r1, [r1, #24]
  len32b = (len + 3U) / 4U;
 800e04a:	3203      	adds	r2, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800e04c:	b289      	uxth	r1, r1
 800e04e:	ebb1 0f92 	cmp.w	r1, r2, lsr #2
 800e052:	f0c0 80bc 	bcc.w	800e1ce <HAL_PCD_IRQHandler+0x5a6>
 800e056:	f8cd 8018 	str.w	r8, [sp, #24]
 800e05a:	46a0      	mov	r8, r4
 800e05c:	9c05      	ldr	r4, [sp, #20]
 800e05e:	e01a      	b.n	800e096 <HAL_PCD_IRQHandler+0x46e>
 800e060:	6c73      	ldr	r3, [r6, #68]	; 0x44
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800e062:	463a      	mov	r2, r7
 800e064:	6cb1      	ldr	r1, [r6, #72]	; 0x48
 800e066:	4658      	mov	r0, fp
 800e068:	429d      	cmp	r5, r3
 800e06a:	bf28      	it	cs
 800e06c:	461d      	movcs	r5, r3
 800e06e:	f898 3010 	ldrb.w	r3, [r8, #16]
 800e072:	9300      	str	r3, [sp, #0]
 800e074:	b2ab      	uxth	r3, r5
 800e076:	f006 ff55 	bl	8014f24 <USB_WritePacket>
    ep->xfer_buff  += len;
 800e07a:	6cb3      	ldr	r3, [r6, #72]	; 0x48
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800e07c:	69a1      	ldr	r1, [r4, #24]
    ep->xfer_buff  += len;
 800e07e:	442b      	add	r3, r5
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800e080:	b289      	uxth	r1, r1
    ep->xfer_buff  += len;
 800e082:	64b3      	str	r3, [r6, #72]	; 0x48
    ep->xfer_count += len;
 800e084:	6d73      	ldr	r3, [r6, #84]	; 0x54
 800e086:	442b      	add	r3, r5
    len32b = (len + 3U) / 4U;
 800e088:	3503      	adds	r5, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800e08a:	ebb1 0f95 	cmp.w	r1, r5, lsr #2
    ep->xfer_count += len;
 800e08e:	6573      	str	r3, [r6, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800e090:	f0c0 8096 	bcc.w	800e1c0 <HAL_PCD_IRQHandler+0x598>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800e094:	6d35      	ldr	r5, [r6, #80]	; 0x50
 800e096:	42ab      	cmp	r3, r5
    len = ep->xfer_len - ep->xfer_count;
 800e098:	eba5 0503 	sub.w	r5, r5, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800e09c:	d3e0      	bcc.n	800e060 <HAL_PCD_IRQHandler+0x438>
 800e09e:	4644      	mov	r4, r8
 800e0a0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800e0a4:	f8d4 b000 	ldr.w	fp, [r4]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800e0a8:	9b07      	ldr	r3, [sp, #28]
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800e0aa:	2201      	movs	r2, #1
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800e0ac:	4658      	mov	r0, fp
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800e0ae:	f503 6100 	add.w	r1, r3, #2048	; 0x800
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800e0b2:	f00a 030f 	and.w	r3, sl, #15
 800e0b6:	409a      	lsls	r2, r3
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800e0b8:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800e0ba:	ea23 0302 	bic.w	r3, r3, r2
 800e0be:	634b      	str	r3, [r1, #52]	; 0x34
 800e0c0:	e67a      	b.n	800ddb8 <HAL_PCD_IRQHandler+0x190>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800e0c2:	2208      	movs	r2, #8
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800e0c4:	eb00 1348 	add.w	r3, r0, r8, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800e0c8:	60b2      	str	r2, [r6, #8]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800e0ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800e0ce:	6c02      	ldr	r2, [r0, #64]	; 0x40

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800e0d0:	485f      	ldr	r0, [pc, #380]	; (800e250 <HAL_PCD_IRQHandler+0x628>)
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800e0d2:	6899      	ldr	r1, [r3, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800e0d4:	4282      	cmp	r2, r0
 800e0d6:	d961      	bls.n	800e19c <HAL_PCD_IRQHandler+0x574>
 800e0d8:	040a      	lsls	r2, r1, #16
 800e0da:	d502      	bpl.n	800e0e2 <HAL_PCD_IRQHandler+0x4ba>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800e0dc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800e0e0:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800e0e2:	4620      	mov	r0, r4
 800e0e4:	f016 ff42 	bl	8024f6c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800e0e8:	6921      	ldr	r1, [r4, #16]
 800e0ea:	2901      	cmp	r1, #1
 800e0ec:	d07f      	beq.n	800e1ee <HAL_PCD_IRQHandler+0x5c6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800e0ee:	6820      	ldr	r0, [r4, #0]
 800e0f0:	e6ce      	b.n	800de90 <HAL_PCD_IRQHandler+0x268>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800e0f2:	2201      	movs	r2, #1
  if (hpcd->Init.dma_enable == 1U)
 800e0f4:	6921      	ldr	r1, [r4, #16]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800e0f6:	60b2      	str	r2, [r6, #8]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800e0f8:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
  if (hpcd->Init.dma_enable == 1U)
 800e0fc:	2901      	cmp	r1, #1
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800e0fe:	f8d0 c040 	ldr.w	ip, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800e102:	eb02 1248 	add.w	r2, r2, r8, lsl #5
 800e106:	6893      	ldr	r3, [r2, #8]
  if (hpcd->Init.dma_enable == 1U)
 800e108:	d04d      	beq.n	800e1a6 <HAL_PCD_IRQHandler+0x57e>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800e10a:	4952      	ldr	r1, [pc, #328]	; (800e254 <HAL_PCD_IRQHandler+0x62c>)
 800e10c:	458c      	cmp	ip, r1
 800e10e:	d062      	beq.n	800e1d6 <HAL_PCD_IRQHandler+0x5ae>
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800e110:	f1b8 0f00 	cmp.w	r8, #0
 800e114:	d104      	bne.n	800e120 <HAL_PCD_IRQHandler+0x4f8>
 800e116:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 800e11a:	2a00      	cmp	r2, #0
 800e11c:	f000 8092 	beq.w	800e244 <HAL_PCD_IRQHandler+0x61c>
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800e120:	4620      	mov	r0, r4
 800e122:	4639      	mov	r1, r7
 800e124:	f016 ff28 	bl	8024f78 <HAL_PCD_DataOutStageCallback>
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800e128:	6820      	ldr	r0, [r4, #0]
 800e12a:	e6ad      	b.n	800de88 <HAL_PCD_IRQHandler+0x260>
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800e12c:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800e130:	421d      	tst	r5, r3
 800e132:	f43f adab 	beq.w	800dc8c <HAL_PCD_IRQHandler+0x64>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800e136:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 800e13a:	f3c5 120a 	ubfx	r2, r5, #4, #11
 800e13e:	4638      	mov	r0, r7
 800e140:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800e144:	4615      	mov	r5, r2
 800e146:	f8d6 1208 	ldr.w	r1, [r6, #520]	; 0x208
 800e14a:	f006 ff01 	bl	8014f50 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800e14e:	f8d6 3208 	ldr.w	r3, [r6, #520]	; 0x208
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800e152:	6820      	ldr	r0, [r4, #0]
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800e154:	442b      	add	r3, r5
 800e156:	f8c6 3208 	str.w	r3, [r6, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800e15a:	f8d6 3214 	ldr.w	r3, [r6, #532]	; 0x214
 800e15e:	442b      	add	r3, r5
 800e160:	f8c6 3214 	str.w	r3, [r6, #532]	; 0x214
 800e164:	e592      	b.n	800dc8c <HAL_PCD_IRQHandler+0x64>
        HAL_PCD_SuspendCallback(hpcd);
 800e166:	4620      	mov	r0, r4
 800e168:	f016 ff34 	bl	8024fd4 <HAL_PCD_SuspendCallback>
 800e16c:	e5fb      	b.n	800dd66 <HAL_PCD_IRQHandler+0x13e>
        HAL_PCD_DisconnectCallback(hpcd);
 800e16e:	4620      	mov	r0, r4
 800e170:	f016 ff58 	bl	8025024 <HAL_PCD_DisconnectCallback>
      hpcd->Instance->GOTGINT |= temp;
 800e174:	6823      	ldr	r3, [r4, #0]
 800e176:	e5ed      	b.n	800dd54 <HAL_PCD_IRQHandler+0x12c>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800e178:	e9d6 2311 	ldrd	r2, r3, [r6, #68]	; 0x44
 800e17c:	4413      	add	r3, r2
 800e17e:	64b3      	str	r3, [r6, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800e180:	f1ba 0f00 	cmp.w	sl, #0
 800e184:	f47f ae3f 	bne.w	800de06 <HAL_PCD_IRQHandler+0x1de>
 800e188:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	f47f ae3b 	bne.w	800de06 <HAL_PCD_IRQHandler+0x1de>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800e190:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800e194:	6820      	ldr	r0, [r4, #0]
 800e196:	f006 ffd9 	bl	801514c <USB_EP0_OutStart>
 800e19a:	e634      	b.n	800de06 <HAL_PCD_IRQHandler+0x1de>
  HAL_PCD_SetupStageCallback(hpcd);
 800e19c:	4620      	mov	r0, r4
 800e19e:	f016 fee5 	bl	8024f6c <HAL_PCD_SetupStageCallback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800e1a2:	6820      	ldr	r0, [r4, #0]
 800e1a4:	e674      	b.n	800de90 <HAL_PCD_IRQHandler+0x268>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800e1a6:	0719      	lsls	r1, r3, #28
 800e1a8:	d51c      	bpl.n	800e1e4 <HAL_PCD_IRQHandler+0x5bc>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800e1aa:	4929      	ldr	r1, [pc, #164]	; (800e250 <HAL_PCD_IRQHandler+0x628>)
 800e1ac:	458c      	cmp	ip, r1
 800e1ae:	f67f ae6b 	bls.w	800de88 <HAL_PCD_IRQHandler+0x260>
 800e1b2:	041f      	lsls	r7, r3, #16
 800e1b4:	f57f ae68 	bpl.w	800de88 <HAL_PCD_IRQHandler+0x260>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800e1b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e1bc:	6093      	str	r3, [r2, #8]
 800e1be:	e663      	b.n	800de88 <HAL_PCD_IRQHandler+0x260>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800e1c0:	4644      	mov	r4, r8
  if (ep->xfer_len <= ep->xfer_count)
 800e1c2:	6d35      	ldr	r5, [r6, #80]	; 0x50
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800e1c4:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800e1c8:	f8d4 b000 	ldr.w	fp, [r4]
 800e1cc:	4658      	mov	r0, fp
  if (ep->xfer_len <= ep->xfer_count)
 800e1ce:	42ab      	cmp	r3, r5
 800e1d0:	f4ff adf2 	bcc.w	800ddb8 <HAL_PCD_IRQHandler+0x190>
 800e1d4:	e768      	b.n	800e0a8 <HAL_PCD_IRQHandler+0x480>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800e1d6:	0419      	lsls	r1, r3, #16
 800e1d8:	d4ee      	bmi.n	800e1b8 <HAL_PCD_IRQHandler+0x590>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800e1da:	0699      	lsls	r1, r3, #26
 800e1dc:	d5a0      	bpl.n	800e120 <HAL_PCD_IRQHandler+0x4f8>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800e1de:	2120      	movs	r1, #32
 800e1e0:	6091      	str	r1, [r2, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800e1e2:	e79d      	b.n	800e120 <HAL_PCD_IRQHandler+0x4f8>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800e1e4:	0699      	lsls	r1, r3, #26
 800e1e6:	d508      	bpl.n	800e1fa <HAL_PCD_IRQHandler+0x5d2>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800e1e8:	2320      	movs	r3, #32
 800e1ea:	6093      	str	r3, [r2, #8]
 800e1ec:	e64c      	b.n	800de88 <HAL_PCD_IRQHandler+0x260>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800e1ee:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800e1f2:	6820      	ldr	r0, [r4, #0]
 800e1f4:	f006 ffaa 	bl	801514c <USB_EP0_OutStart>
 800e1f8:	e779      	b.n	800e0ee <HAL_PCD_IRQHandler+0x4c6>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800e1fa:	f013 0f28 	tst.w	r3, #40	; 0x28
 800e1fe:	f47f ae43 	bne.w	800de88 <HAL_PCD_IRQHandler+0x260>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800e202:	4913      	ldr	r1, [pc, #76]	; (800e250 <HAL_PCD_IRQHandler+0x628>)
 800e204:	458c      	cmp	ip, r1
 800e206:	d901      	bls.n	800e20c <HAL_PCD_IRQHandler+0x5e4>
 800e208:	041b      	lsls	r3, r3, #16
 800e20a:	d4d5      	bmi.n	800e1b8 <HAL_PCD_IRQHandler+0x590>
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800e20c:	6912      	ldr	r2, [r2, #16]
          hpcd->OUT_ep[epnum].maxpacket -
 800e20e:	f8da 1204 	ldr.w	r1, [sl, #516]	; 0x204
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800e212:	f3c2 0212 	ubfx	r2, r2, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800e216:	1a8a      	subs	r2, r1, r2
        hpcd->OUT_ep[epnum].xfer_count =
 800e218:	f8ca 2214 	str.w	r2, [sl, #532]	; 0x214
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800e21c:	f8da 2208 	ldr.w	r2, [sl, #520]	; 0x208
 800e220:	440a      	add	r2, r1
 800e222:	f8ca 2208 	str.w	r2, [sl, #520]	; 0x208
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800e226:	f1b8 0f00 	cmp.w	r8, #0
 800e22a:	f47f af79 	bne.w	800e120 <HAL_PCD_IRQHandler+0x4f8>
 800e22e:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 800e232:	2a00      	cmp	r2, #0
 800e234:	f47f af74 	bne.w	800e120 <HAL_PCD_IRQHandler+0x4f8>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800e238:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800e23c:	2101      	movs	r1, #1
 800e23e:	f006 ff85 	bl	801514c <USB_EP0_OutStart>
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800e242:	e76d      	b.n	800e120 <HAL_PCD_IRQHandler+0x4f8>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800e244:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800e248:	4641      	mov	r1, r8
 800e24a:	f006 ff7f 	bl	801514c <USB_EP0_OutStart>
 800e24e:	e767      	b.n	800e120 <HAL_PCD_IRQHandler+0x4f8>
 800e250:	4f54300a 	.word	0x4f54300a
 800e254:	4f54310a 	.word	0x4f54310a

0800e258 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 800e258:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 800e25c:	2a01      	cmp	r2, #1
 800e25e:	d00e      	beq.n	800e27e <HAL_PCD_SetAddress+0x26>
 800e260:	2201      	movs	r2, #1
{
 800e262:	b510      	push	{r4, lr}
 800e264:	4604      	mov	r4, r0
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800e266:	6800      	ldr	r0, [r0, #0]
  hpcd->USB_Address = address;
 800e268:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
  __HAL_LOCK(hpcd);
 800e26c:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800e270:	f006 fef2 	bl	8015058 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800e274:	2300      	movs	r3, #0
  return HAL_OK;
 800e276:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 800e278:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 800e27c:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 800e27e:	2002      	movs	r0, #2
}
 800e280:	4770      	bx	lr
 800e282:	bf00      	nop

0800e284 <HAL_PCD_EP_Open>:
{
 800e284:	b510      	push	{r4, lr}
 800e286:	f001 0e0f 	and.w	lr, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 800e28a:	0609      	lsls	r1, r1, #24
{
 800e28c:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 800e28e:	d427      	bmi.n	800e2e0 <HAL_PCD_EP_Open+0x5c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800e290:	f04f 0c1c 	mov.w	ip, #28
 800e294:	fb0c 0c0e 	mla	ip, ip, lr, r0
 800e298:	f50c 71fe 	add.w	r1, ip, #508	; 0x1fc
    ep->is_in = 0U;
 800e29c:	ebce 0cce 	rsb	ip, lr, lr, lsl #3
 800e2a0:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 800e2a4:	2000      	movs	r0, #0
 800e2a6:	f88c 01fd 	strb.w	r0, [ip, #509]	; 0x1fd
  ep->maxpacket = ep_mps;
 800e2aa:	608a      	str	r2, [r1, #8]
  if (ep->is_in != 0U)
 800e2ac:	784a      	ldrb	r2, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800e2ae:	f881 e000 	strb.w	lr, [r1]
  ep->type = ep_type;
 800e2b2:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 800e2b4:	b10a      	cbz	r2, 800e2ba <HAL_PCD_EP_Open+0x36>
    ep->tx_fifo_num = ep->num;
 800e2b6:	f8a1 e006 	strh.w	lr, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 800e2ba:	2b02      	cmp	r3, #2
 800e2bc:	d101      	bne.n	800e2c2 <HAL_PCD_EP_Open+0x3e>
    ep->data_pid_start = 0U;
 800e2be:	2300      	movs	r3, #0
 800e2c0:	710b      	strb	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 800e2c2:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800e2c6:	2b01      	cmp	r3, #1
 800e2c8:	d018      	beq.n	800e2fc <HAL_PCD_EP_Open+0x78>
 800e2ca:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800e2cc:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800e2ce:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800e2d2:	f006 fbe5 	bl	8014aa0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800e2d6:	2300      	movs	r3, #0
  return ret;
 800e2d8:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 800e2da:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 800e2de:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e2e0:	201c      	movs	r0, #28
    ep->is_in = 1U;
 800e2e2:	f04f 0c01 	mov.w	ip, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e2e6:	fb00 400e 	mla	r0, r0, lr, r4
 800e2ea:	f100 013c 	add.w	r1, r0, #60	; 0x3c
    ep->is_in = 1U;
 800e2ee:	ebce 00ce 	rsb	r0, lr, lr, lsl #3
 800e2f2:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 800e2f6:	f880 c03d 	strb.w	ip, [r0, #61]	; 0x3d
 800e2fa:	e7d6      	b.n	800e2aa <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 800e2fc:	2002      	movs	r0, #2
}
 800e2fe:	bd10      	pop	{r4, pc}

0800e300 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 800e300:	f011 0f80 	tst.w	r1, #128	; 0x80
 800e304:	f001 030f 	and.w	r3, r1, #15
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e308:	f04f 011c 	mov.w	r1, #28
{
 800e30c:	b510      	push	{r4, lr}
 800e30e:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 800e310:	d11a      	bne.n	800e348 <HAL_PCD_EP_Close+0x48>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800e312:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 800e316:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 800e31a:	2000      	movs	r0, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800e31c:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 800e320:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800e324:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 800e328:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 800e32a:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800e32e:	2b01      	cmp	r3, #1
 800e330:	d019      	beq.n	800e366 <HAL_PCD_EP_Close+0x66>
 800e332:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800e334:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800e336:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800e33a:	f006 fbf9 	bl	8014b30 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800e33e:	2300      	movs	r3, #0
  return HAL_OK;
 800e340:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 800e342:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 800e346:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e348:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 800e34c:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 800e350:	2001      	movs	r0, #1
 800e352:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e356:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800e358:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num   = ep_addr & EP_ADDR_MSK;
 800e35c:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 800e35e:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800e362:	2b01      	cmp	r3, #1
 800e364:	d1e5      	bne.n	800e332 <HAL_PCD_EP_Close+0x32>
 800e366:	2002      	movs	r0, #2
}
 800e368:	bd10      	pop	{r4, pc}
 800e36a:	bf00      	nop

0800e36c <HAL_PCD_EP_Receive>:
{
 800e36c:	b510      	push	{r4, lr}
 800e36e:	f001 040f 	and.w	r4, r1, #15
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800e372:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 800e374:	ebc4 0cc4 	rsb	ip, r4, r4, lsl #3
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800e378:	fb01 0104 	mla	r1, r1, r4, r0
  ep->xfer_buff = pBuf;
 800e37c:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800e380:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
  ep->xfer_len = len;
 800e384:	f8cc 3210 	str.w	r3, [ip, #528]	; 0x210
  ep->xfer_count = 0U;
 800e388:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;
 800e38a:	f8cc 2208 	str.w	r2, [ip, #520]	; 0x208
  ep->num = ep_addr & EP_ADDR_MSK;
 800e38e:	f88c 41fc 	strb.w	r4, [ip, #508]	; 0x1fc
  ep->xfer_count = 0U;
 800e392:	f8cc 3214 	str.w	r3, [ip, #532]	; 0x214
  ep->is_in = 0U;
 800e396:	f88c 31fd 	strb.w	r3, [ip, #509]	; 0x1fd
  if (hpcd->Init.dma_enable == 1U)
 800e39a:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800e39c:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 800e39e:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 800e3a0:	bf08      	it	eq
 800e3a2:	f8cc 220c 	streq.w	r2, [ip, #524]	; 0x20c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800e3a6:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800e3a8:	b91c      	cbnz	r4, 800e3b2 <HAL_PCD_EP_Receive+0x46>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800e3aa:	f006 fd37 	bl	8014e1c <USB_EP0StartXfer>
}
 800e3ae:	2000      	movs	r0, #0
 800e3b0:	bd10      	pop	{r4, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800e3b2:	f006 fc1b 	bl	8014bec <USB_EPStartXfer>
}
 800e3b6:	2000      	movs	r0, #0
 800e3b8:	bd10      	pop	{r4, pc}
 800e3ba:	bf00      	nop

0800e3bc <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800e3bc:	f001 010f 	and.w	r1, r1, #15
 800e3c0:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800e3c4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 800e3c8:	f8d1 0214 	ldr.w	r0, [r1, #532]	; 0x214
 800e3cc:	4770      	bx	lr
 800e3ce:	bf00      	nop

0800e3d0 <HAL_PCD_EP_Transmit>:
{
 800e3d0:	b510      	push	{r4, lr}
 800e3d2:	f001 040f 	and.w	r4, r1, #15
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e3d6:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 800e3d8:	ebc4 0cc4 	rsb	ip, r4, r4, lsl #3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e3dc:	fb01 0104 	mla	r1, r1, r4, r0
  ep->xfer_buff = pBuf;
 800e3e0:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e3e4:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_len = len;
 800e3e6:	f8cc 3050 	str.w	r3, [ip, #80]	; 0x50
  ep->xfer_count = 0U;
 800e3ea:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;
 800e3ec:	f8cc 2048 	str.w	r2, [ip, #72]	; 0x48
  ep->xfer_count = 0U;
 800e3f0:	f8cc 3054 	str.w	r3, [ip, #84]	; 0x54
  ep->is_in = 1U;
 800e3f4:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800e3f6:	f88c 403c 	strb.w	r4, [ip, #60]	; 0x3c
  ep->is_in = 1U;
 800e3fa:	f88c 303d 	strb.w	r3, [ip, #61]	; 0x3d
  if (hpcd->Init.dma_enable == 1U)
 800e3fe:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800e400:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 800e402:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 800e404:	bf08      	it	eq
 800e406:	f8cc 204c 	streq.w	r2, [ip, #76]	; 0x4c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800e40a:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800e40c:	b91c      	cbnz	r4, 800e416 <HAL_PCD_EP_Transmit+0x46>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800e40e:	f006 fd05 	bl	8014e1c <USB_EP0StartXfer>
}
 800e412:	2000      	movs	r0, #0
 800e414:	bd10      	pop	{r4, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800e416:	f006 fbe9 	bl	8014bec <USB_EPStartXfer>
}
 800e41a:	2000      	movs	r0, #0
 800e41c:	bd10      	pop	{r4, pc}
 800e41e:	bf00      	nop

0800e420 <HAL_PCD_EP_SetStall>:
{
 800e420:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800e422:	6843      	ldr	r3, [r0, #4]
 800e424:	f001 050f 	and.w	r5, r1, #15
 800e428:	429d      	cmp	r5, r3
 800e42a:	d834      	bhi.n	800e496 <HAL_PCD_EP_SetStall+0x76>
  if ((0x80U & ep_addr) == 0x80U)
 800e42c:	060b      	lsls	r3, r1, #24
 800e42e:	4604      	mov	r4, r0
 800e430:	d41d      	bmi.n	800e46e <HAL_PCD_EP_SetStall+0x4e>
    ep = &hpcd->OUT_ep[ep_addr];
 800e432:	221c      	movs	r2, #28
    ep->is_in = 0U;
 800e434:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
    ep = &hpcd->OUT_ep[ep_addr];
 800e438:	fb02 0101 	mla	r1, r2, r1, r0
    ep->is_in = 0U;
 800e43c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800e440:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 800e442:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 800e446:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  ep->is_stall = 1U;
 800e44a:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800e44c:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 800e44e:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 800e450:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 800e454:	429a      	cmp	r2, r3
 800e456:	d01c      	beq.n	800e492 <HAL_PCD_EP_SetStall+0x72>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800e458:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800e45a:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800e45e:	f006 fd9b 	bl	8014f98 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800e462:	b1d5      	cbz	r5, 800e49a <HAL_PCD_EP_SetStall+0x7a>
  __HAL_UNLOCK(hpcd);
 800e464:	2300      	movs	r3, #0
  return HAL_OK;
 800e466:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 800e468:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 800e46c:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e46e:	211c      	movs	r1, #28
    ep->is_in = 1U;
 800e470:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 800e474:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e476:	fb01 0105 	mla	r1, r1, r5, r0
    ep->is_in = 1U;
 800e47a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e47e:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800e480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  ep->is_stall = 1U;
 800e484:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800e486:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 800e488:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 800e48a:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 800e48e:	429a      	cmp	r2, r3
 800e490:	d1e2      	bne.n	800e458 <HAL_PCD_EP_SetStall+0x38>
 800e492:	2002      	movs	r0, #2
}
 800e494:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800e496:	2001      	movs	r0, #1
}
 800e498:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800e49a:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800e49e:	7c21      	ldrb	r1, [r4, #16]
 800e4a0:	6820      	ldr	r0, [r4, #0]
 800e4a2:	f006 fe53 	bl	801514c <USB_EP0_OutStart>
 800e4a6:	e7dd      	b.n	800e464 <HAL_PCD_EP_SetStall+0x44>

0800e4a8 <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800e4a8:	6842      	ldr	r2, [r0, #4]
{
 800e4aa:	b538      	push	{r3, r4, r5, lr}
 800e4ac:	f001 030f 	and.w	r3, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800e4b0:	4293      	cmp	r3, r2
 800e4b2:	d832      	bhi.n	800e51a <HAL_PCD_EP_ClrStall+0x72>
  if ((0x80U & ep_addr) == 0x80U)
 800e4b4:	f011 0f80 	tst.w	r1, #128	; 0x80
 800e4b8:	4604      	mov	r4, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e4ba:	f04f 011c 	mov.w	r1, #28
    ep->is_in = 1U;
 800e4be:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 800e4c2:	d119      	bne.n	800e4f8 <HAL_PCD_EP_ClrStall+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800e4c4:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 800e4c8:	2000      	movs	r0, #0
 800e4ca:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 800e4ce:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800e4d0:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 800e4d4:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 800e4d8:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 800e4da:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 800e4dc:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800e4e0:	2b01      	cmp	r3, #1
 800e4e2:	d018      	beq.n	800e516 <HAL_PCD_EP_ClrStall+0x6e>
 800e4e4:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800e4e6:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800e4e8:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800e4ec:	f006 fd88 	bl	8015000 <USB_EPClearStall>
  return HAL_OK;
 800e4f0:	4628      	mov	r0, r5
  __HAL_UNLOCK(hpcd);
 800e4f2:	f884 53bc 	strb.w	r5, [r4, #956]	; 0x3bc
}
 800e4f6:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e4f8:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 800e4fc:	2001      	movs	r0, #1
 800e4fe:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 800e502:	2500      	movs	r5, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e504:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800e506:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 800e50a:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 800e50c:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 800e50e:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800e512:	2b01      	cmp	r3, #1
 800e514:	d1e6      	bne.n	800e4e4 <HAL_PCD_EP_ClrStall+0x3c>
 800e516:	2002      	movs	r0, #2
}
 800e518:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800e51a:	2001      	movs	r0, #1
}
 800e51c:	bd38      	pop	{r3, r4, r5, pc}
 800e51e:	bf00      	nop

0800e520 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800e520:	b410      	push	{r4}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800e522:	6804      	ldr	r4, [r0, #0]
 800e524:	6a60      	ldr	r0, [r4, #36]	; 0x24

  if (fifo == 0U)
 800e526:	b931      	cbnz	r1, 800e536 <HAL_PCDEx_SetTxFiFo+0x16>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800e528:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800e52c:	62a0      	str	r0, [r4, #40]	; 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 800e52e:	2000      	movs	r0, #0
 800e530:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e534:	4770      	bx	lr
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800e536:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 800e538:	f1b1 0c01 	subs.w	ip, r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800e53c:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800e540:	d00b      	beq.n	800e55a <HAL_PCDEx_SetTxFiFo+0x3a>
 800e542:	2300      	movs	r3, #0
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800e544:	f103 0140 	add.w	r1, r3, #64	; 0x40
    for (i = 0U; i < (fifo - 1U); i++)
 800e548:	3301      	adds	r3, #1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800e54a:	eb04 0181 	add.w	r1, r4, r1, lsl #2
    for (i = 0U; i < (fifo - 1U); i++)
 800e54e:	b2db      	uxtb	r3, r3
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800e550:	6849      	ldr	r1, [r1, #4]
    for (i = 0U; i < (fifo - 1U); i++)
 800e552:	4563      	cmp	r3, ip
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800e554:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800e558:	d3f4      	bcc.n	800e544 <HAL_PCDEx_SetTxFiFo+0x24>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800e55a:	f10c 0c40 	add.w	ip, ip, #64	; 0x40
 800e55e:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800e562:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
}
 800e566:	f85d 4b04 	ldr.w	r4, [sp], #4
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800e56a:	f8cc 0004 	str.w	r0, [ip, #4]
}
 800e56e:	2000      	movs	r0, #0
 800e570:	4770      	bx	lr
 800e572:	bf00      	nop

0800e574 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800e574:	4603      	mov	r3, r0
  hpcd->Instance->GRXFSIZ = size;

  return HAL_OK;
}
 800e576:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	6259      	str	r1, [r3, #36]	; 0x24
}
 800e57c:	4770      	bx	lr
 800e57e:	bf00      	nop

0800e580 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800e580:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
 800e582:	f04f 0c00 	mov.w	ip, #0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800e586:	4909      	ldr	r1, [pc, #36]	; (800e5ac <HAL_PCDEx_ActivateLPM+0x2c>)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800e588:	681a      	ldr	r2, [r3, #0]

  return HAL_OK;
}
 800e58a:	4660      	mov	r0, ip
{
 800e58c:	b410      	push	{r4}
  hpcd->lpm_active = 1U;
 800e58e:	2401      	movs	r4, #1
  hpcd->LPM_State = LPM_L0;
 800e590:	f883 c3f4 	strb.w	ip, [r3, #1012]	; 0x3f4
  hpcd->lpm_active = 1U;
 800e594:	f8c3 43fc 	str.w	r4, [r3, #1020]	; 0x3fc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800e598:	6993      	ldr	r3, [r2, #24]
}
 800e59a:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800e59e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800e5a2:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800e5a4:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800e5a6:	4319      	orrs	r1, r3
 800e5a8:	6551      	str	r1, [r2, #84]	; 0x54
}
 800e5aa:	4770      	bx	lr
 800e5ac:	10000003 	.word	0x10000003

0800e5b0 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e5b0:	4a02      	ldr	r2, [pc, #8]	; (800e5bc <HAL_PWR_EnableBkUpAccess+0xc>)
 800e5b2:	6813      	ldr	r3, [r2, #0]
 800e5b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e5b8:	6013      	str	r3, [r2, #0]
}
 800e5ba:	4770      	bx	lr
 800e5bc:	40007000 	.word	0x40007000

0800e5c0 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 800e5c0:	4b1a      	ldr	r3, [pc, #104]	; (800e62c <HAL_PWREx_EnableOverDrive+0x6c>)
 800e5c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e5c4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
{
 800e5c8:	b530      	push	{r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 800e5ca:	641a      	str	r2, [r3, #64]	; 0x40
{
 800e5cc:	b083      	sub	sp, #12
  __HAL_RCC_PWR_CLK_ENABLE();
 800e5ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800e5d0:	4c17      	ldr	r4, [pc, #92]	; (800e630 <HAL_PWREx_EnableOverDrive+0x70>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800e5d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e5d6:	9301      	str	r3, [sp, #4]
 800e5d8:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 800e5da:	6823      	ldr	r3, [r4, #0]
 800e5dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800e5e0:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800e5e2:	f7fa fe4f 	bl	8009284 <HAL_GetTick>
 800e5e6:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800e5e8:	e005      	b.n	800e5f6 <HAL_PWREx_EnableOverDrive+0x36>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800e5ea:	f7fa fe4b 	bl	8009284 <HAL_GetTick>
 800e5ee:	1b40      	subs	r0, r0, r5
 800e5f0:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800e5f4:	d817      	bhi.n	800e626 <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800e5f6:	6863      	ldr	r3, [r4, #4]
 800e5f8:	03da      	lsls	r2, r3, #15
 800e5fa:	d5f6      	bpl.n	800e5ea <HAL_PWREx_EnableOverDrive+0x2a>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800e5fc:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800e5fe:	4d0c      	ldr	r5, [pc, #48]	; (800e630 <HAL_PWREx_EnableOverDrive+0x70>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800e600:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800e604:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800e606:	f7fa fe3d 	bl	8009284 <HAL_GetTick>
 800e60a:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800e60c:	e005      	b.n	800e61a <HAL_PWREx_EnableOverDrive+0x5a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800e60e:	f7fa fe39 	bl	8009284 <HAL_GetTick>
 800e612:	1b00      	subs	r0, r0, r4
 800e614:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800e618:	d805      	bhi.n	800e626 <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800e61a:	686b      	ldr	r3, [r5, #4]
 800e61c:	039b      	lsls	r3, r3, #14
 800e61e:	d5f6      	bpl.n	800e60e <HAL_PWREx_EnableOverDrive+0x4e>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 800e620:	2000      	movs	r0, #0
}
 800e622:	b003      	add	sp, #12
 800e624:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 800e626:	2003      	movs	r0, #3
}
 800e628:	b003      	add	sp, #12
 800e62a:	bd30      	pop	{r4, r5, pc}
 800e62c:	40023800 	.word	0x40023800
 800e630:	40007000 	.word	0x40007000

0800e634 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800e634:	2800      	cmp	r0, #0
 800e636:	f000 828c 	beq.w	800eb52 <HAL_RCC_OscConfig+0x51e>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800e63a:	6803      	ldr	r3, [r0, #0]
 800e63c:	2b0f      	cmp	r3, #15
{
 800e63e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e642:	4604      	mov	r4, r0
 800e644:	b082      	sub	sp, #8
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800e646:	f200 8123 	bhi.w	800e890 <HAL_RCC_OscConfig+0x25c>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800e64a:	07dd      	lsls	r5, r3, #31
 800e64c:	d534      	bpl.n	800e6b8 <HAL_RCC_OscConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800e64e:	6863      	ldr	r3, [r4, #4]
 800e650:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 800e654:	d003      	beq.n	800e65e <HAL_RCC_OscConfig+0x2a>
 800e656:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800e65a:	f040 8175 	bne.w	800e948 <HAL_RCC_OscConfig+0x314>
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800e65e:	4aa3      	ldr	r2, [pc, #652]	; (800e8ec <HAL_RCC_OscConfig+0x2b8>)
 800e660:	6893      	ldr	r3, [r2, #8]
 800e662:	f003 030c 	and.w	r3, r3, #12
 800e666:	2b04      	cmp	r3, #4
 800e668:	d01d      	beq.n	800e6a6 <HAL_RCC_OscConfig+0x72>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800e66a:	6893      	ldr	r3, [r2, #8]
 800e66c:	f003 030c 	and.w	r3, r3, #12
 800e670:	2b08      	cmp	r3, #8
 800e672:	d015      	beq.n	800e6a0 <HAL_RCC_OscConfig+0x6c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800e674:	6863      	ldr	r3, [r4, #4]
 800e676:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e67a:	f000 816b 	beq.w	800e954 <HAL_RCC_OscConfig+0x320>
 800e67e:	2b00      	cmp	r3, #0
 800e680:	f000 819c 	beq.w	800e9bc <HAL_RCC_OscConfig+0x388>
 800e684:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800e688:	4b98      	ldr	r3, [pc, #608]	; (800e8ec <HAL_RCC_OscConfig+0x2b8>)
 800e68a:	681a      	ldr	r2, [r3, #0]
 800e68c:	f000 822d 	beq.w	800eaea <HAL_RCC_OscConfig+0x4b6>
 800e690:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800e694:	601a      	str	r2, [r3, #0]
 800e696:	681a      	ldr	r2, [r3, #0]
 800e698:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800e69c:	601a      	str	r2, [r3, #0]
 800e69e:	e15e      	b.n	800e95e <HAL_RCC_OscConfig+0x32a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800e6a0:	6853      	ldr	r3, [r2, #4]
 800e6a2:	0258      	lsls	r0, r3, #9
 800e6a4:	d5e6      	bpl.n	800e674 <HAL_RCC_OscConfig+0x40>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e6a6:	4b91      	ldr	r3, [pc, #580]	; (800e8ec <HAL_RCC_OscConfig+0x2b8>)
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	0399      	lsls	r1, r3, #14
 800e6ac:	d503      	bpl.n	800e6b6 <HAL_RCC_OscConfig+0x82>
 800e6ae:	6863      	ldr	r3, [r4, #4]
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	f000 80ff 	beq.w	800e8b4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800e6b6:	6823      	ldr	r3, [r4, #0]
 800e6b8:	079f      	lsls	r7, r3, #30
 800e6ba:	d531      	bpl.n	800e720 <HAL_RCC_OscConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800e6bc:	68e3      	ldr	r3, [r4, #12]
 800e6be:	2b01      	cmp	r3, #1
 800e6c0:	f200 80fc 	bhi.w	800e8bc <HAL_RCC_OscConfig+0x288>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800e6c4:	6923      	ldr	r3, [r4, #16]
 800e6c6:	2b1f      	cmp	r3, #31
 800e6c8:	f200 8101 	bhi.w	800e8ce <HAL_RCC_OscConfig+0x29a>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800e6cc:	4b87      	ldr	r3, [pc, #540]	; (800e8ec <HAL_RCC_OscConfig+0x2b8>)
 800e6ce:	689a      	ldr	r2, [r3, #8]
 800e6d0:	f012 0f0c 	tst.w	r2, #12
 800e6d4:	f000 80e7 	beq.w	800e8a6 <HAL_RCC_OscConfig+0x272>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800e6d8:	689a      	ldr	r2, [r3, #8]
 800e6da:	f002 020c 	and.w	r2, r2, #12
 800e6de:	2a08      	cmp	r2, #8
 800e6e0:	f000 80dd 	beq.w	800e89e <HAL_RCC_OscConfig+0x26a>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800e6e4:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800e6e6:	4d81      	ldr	r5, [pc, #516]	; (800e8ec <HAL_RCC_OscConfig+0x2b8>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	f000 819d 	beq.w	800ea28 <HAL_RCC_OscConfig+0x3f4>
        __HAL_RCC_HSI_ENABLE();
 800e6ee:	682b      	ldr	r3, [r5, #0]
 800e6f0:	f043 0301 	orr.w	r3, r3, #1
 800e6f4:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e6f6:	f7fa fdc5 	bl	8009284 <HAL_GetTick>
 800e6fa:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800e6fc:	e005      	b.n	800e70a <HAL_RCC_OscConfig+0xd6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e6fe:	f7fa fdc1 	bl	8009284 <HAL_GetTick>
 800e702:	1b80      	subs	r0, r0, r6
 800e704:	2802      	cmp	r0, #2
 800e706:	f200 8155 	bhi.w	800e9b4 <HAL_RCC_OscConfig+0x380>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800e70a:	682b      	ldr	r3, [r5, #0]
 800e70c:	0798      	lsls	r0, r3, #30
 800e70e:	d5f6      	bpl.n	800e6fe <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e710:	682b      	ldr	r3, [r5, #0]
 800e712:	6922      	ldr	r2, [r4, #16]
 800e714:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800e718:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800e71c:	602b      	str	r3, [r5, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800e71e:	6823      	ldr	r3, [r4, #0]
 800e720:	071a      	lsls	r2, r3, #28
 800e722:	d42a      	bmi.n	800e77a <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800e724:	075e      	lsls	r6, r3, #29
 800e726:	d544      	bpl.n	800e7b2 <HAL_RCC_OscConfig+0x17e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800e728:	68a3      	ldr	r3, [r4, #8]
 800e72a:	2b01      	cmp	r3, #1
 800e72c:	d906      	bls.n	800e73c <HAL_RCC_OscConfig+0x108>
 800e72e:	2b05      	cmp	r3, #5
 800e730:	d004      	beq.n	800e73c <HAL_RCC_OscConfig+0x108>
 800e732:	f240 2106 	movw	r1, #518	; 0x206
 800e736:	486e      	ldr	r0, [pc, #440]	; (800e8f0 <HAL_RCC_OscConfig+0x2bc>)
 800e738:	f7f7 f854 	bl	80057e4 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800e73c:	4b6b      	ldr	r3, [pc, #428]	; (800e8ec <HAL_RCC_OscConfig+0x2b8>)
 800e73e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e740:	00d5      	lsls	r5, r2, #3
 800e742:	f140 80ec 	bpl.w	800e91e <HAL_RCC_OscConfig+0x2ea>
  FlagStatus pwrclkchanged = RESET;
 800e746:	2500      	movs	r5, #0
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e748:	4e6a      	ldr	r6, [pc, #424]	; (800e8f4 <HAL_RCC_OscConfig+0x2c0>)
 800e74a:	6833      	ldr	r3, [r6, #0]
 800e74c:	05d8      	lsls	r0, r3, #23
 800e74e:	f140 8121 	bpl.w	800e994 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800e752:	68a3      	ldr	r3, [r4, #8]
 800e754:	2b01      	cmp	r3, #1
 800e756:	f000 8179 	beq.w	800ea4c <HAL_RCC_OscConfig+0x418>
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	f000 8144 	beq.w	800e9e8 <HAL_RCC_OscConfig+0x3b4>
 800e760:	2b05      	cmp	r3, #5
 800e762:	4b62      	ldr	r3, [pc, #392]	; (800e8ec <HAL_RCC_OscConfig+0x2b8>)
 800e764:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800e766:	f000 81c8 	beq.w	800eafa <HAL_RCC_OscConfig+0x4c6>
 800e76a:	f022 0201 	bic.w	r2, r2, #1
 800e76e:	671a      	str	r2, [r3, #112]	; 0x70
 800e770:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800e772:	f022 0204 	bic.w	r2, r2, #4
 800e776:	671a      	str	r2, [r3, #112]	; 0x70
 800e778:	e16d      	b.n	800ea56 <HAL_RCC_OscConfig+0x422>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800e77a:	6963      	ldr	r3, [r4, #20]
 800e77c:	2b01      	cmp	r3, #1
 800e77e:	f200 80c4 	bhi.w	800e90a <HAL_RCC_OscConfig+0x2d6>
      __HAL_RCC_LSI_ENABLE();
 800e782:	4d5a      	ldr	r5, [pc, #360]	; (800e8ec <HAL_RCC_OscConfig+0x2b8>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800e784:	2b00      	cmp	r3, #0
 800e786:	f000 80a8 	beq.w	800e8da <HAL_RCC_OscConfig+0x2a6>
      __HAL_RCC_LSI_ENABLE();
 800e78a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800e78c:	f043 0301 	orr.w	r3, r3, #1
 800e790:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800e792:	f7fa fd77 	bl	8009284 <HAL_GetTick>
 800e796:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800e798:	e005      	b.n	800e7a6 <HAL_RCC_OscConfig+0x172>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e79a:	f7fa fd73 	bl	8009284 <HAL_GetTick>
 800e79e:	1b80      	subs	r0, r0, r6
 800e7a0:	2802      	cmp	r0, #2
 800e7a2:	f200 8107 	bhi.w	800e9b4 <HAL_RCC_OscConfig+0x380>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800e7a6:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800e7a8:	079b      	lsls	r3, r3, #30
 800e7aa:	d5f6      	bpl.n	800e79a <HAL_RCC_OscConfig+0x166>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800e7ac:	6823      	ldr	r3, [r4, #0]
 800e7ae:	075e      	lsls	r6, r3, #29
 800e7b0:	d4ba      	bmi.n	800e728 <HAL_RCC_OscConfig+0xf4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800e7b2:	69a0      	ldr	r0, [r4, #24]
 800e7b4:	2802      	cmp	r0, #2
 800e7b6:	f200 80bd 	bhi.w	800e934 <HAL_RCC_OscConfig+0x300>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800e7ba:	2800      	cmp	r0, #0
 800e7bc:	d064      	beq.n	800e888 <HAL_RCC_OscConfig+0x254>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800e7be:	4d4b      	ldr	r5, [pc, #300]	; (800e8ec <HAL_RCC_OscConfig+0x2b8>)
 800e7c0:	68ab      	ldr	r3, [r5, #8]
 800e7c2:	f003 030c 	and.w	r3, r3, #12
 800e7c6:	2b08      	cmp	r3, #8
 800e7c8:	f000 8158 	beq.w	800ea7c <HAL_RCC_OscConfig+0x448>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800e7cc:	2802      	cmp	r0, #2
 800e7ce:	f040 81ae 	bne.w	800eb2e <HAL_RCC_OscConfig+0x4fa>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800e7d2:	69e3      	ldr	r3, [r4, #28]
 800e7d4:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 800e7d8:	f040 81a3 	bne.w	800eb22 <HAL_RCC_OscConfig+0x4ee>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800e7dc:	6a23      	ldr	r3, [r4, #32]
 800e7de:	3b02      	subs	r3, #2
 800e7e0:	2b3d      	cmp	r3, #61	; 0x3d
 800e7e2:	f200 8198 	bhi.w	800eb16 <HAL_RCC_OscConfig+0x4e2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800e7e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e7e8:	3b32      	subs	r3, #50	; 0x32
 800e7ea:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800e7ee:	f200 818c 	bhi.w	800eb0a <HAL_RCC_OscConfig+0x4d6>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800e7f2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e7f4:	2b08      	cmp	r3, #8
 800e7f6:	f200 8172 	bhi.w	800eade <HAL_RCC_OscConfig+0x4aa>
 800e7fa:	f44f 72aa 	mov.w	r2, #340	; 0x154
 800e7fe:	fa22 f303 	lsr.w	r3, r2, r3
 800e802:	07d8      	lsls	r0, r3, #31
 800e804:	f140 816b 	bpl.w	800eade <HAL_RCC_OscConfig+0x4aa>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800e808:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800e80a:	3b02      	subs	r3, #2
 800e80c:	2b0d      	cmp	r3, #13
 800e80e:	f200 81a8 	bhi.w	800eb62 <HAL_RCC_OscConfig+0x52e>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800e812:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e814:	3b02      	subs	r3, #2
 800e816:	2b05      	cmp	r3, #5
 800e818:	f200 819d 	bhi.w	800eb56 <HAL_RCC_OscConfig+0x522>
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e81c:	4d33      	ldr	r5, [pc, #204]	; (800e8ec <HAL_RCC_OscConfig+0x2b8>)
 800e81e:	682b      	ldr	r3, [r5, #0]
 800e820:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e824:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e826:	f7fa fd2d 	bl	8009284 <HAL_GetTick>
 800e82a:	4606      	mov	r6, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800e82c:	e005      	b.n	800e83a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e82e:	f7fa fd29 	bl	8009284 <HAL_GetTick>
 800e832:	1b80      	subs	r0, r0, r6
 800e834:	2802      	cmp	r0, #2
 800e836:	f200 80bd 	bhi.w	800e9b4 <HAL_RCC_OscConfig+0x380>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800e83a:	682b      	ldr	r3, [r5, #0]
 800e83c:	0199      	lsls	r1, r3, #6
 800e83e:	d4f6      	bmi.n	800e82e <HAL_RCC_OscConfig+0x1fa>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800e840:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 800e844:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800e846:	430b      	orrs	r3, r1
 800e848:	6b21      	ldr	r1, [r4, #48]	; 0x30

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800e84a:	4e28      	ldr	r6, [pc, #160]	; (800e8ec <HAL_RCC_OscConfig+0x2b8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800e84c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800e850:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	; 0x28
 800e854:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800e858:	0852      	lsrs	r2, r2, #1
 800e85a:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800e85e:	3a01      	subs	r2, #1
 800e860:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e864:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800e866:	682b      	ldr	r3, [r5, #0]
 800e868:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800e86c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800e86e:	f7fa fd09 	bl	8009284 <HAL_GetTick>
 800e872:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800e874:	e005      	b.n	800e882 <HAL_RCC_OscConfig+0x24e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e876:	f7fa fd05 	bl	8009284 <HAL_GetTick>
 800e87a:	1b00      	subs	r0, r0, r4
 800e87c:	2802      	cmp	r0, #2
 800e87e:	f200 8099 	bhi.w	800e9b4 <HAL_RCC_OscConfig+0x380>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800e882:	6833      	ldr	r3, [r6, #0]
 800e884:	019a      	lsls	r2, r3, #6
 800e886:	d5f6      	bpl.n	800e876 <HAL_RCC_OscConfig+0x242>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 800e888:	2000      	movs	r0, #0
}
 800e88a:	b002      	add	sp, #8
 800e88c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800e890:	f240 1163 	movw	r1, #355	; 0x163
 800e894:	4816      	ldr	r0, [pc, #88]	; (800e8f0 <HAL_RCC_OscConfig+0x2bc>)
 800e896:	f7f6 ffa5 	bl	80057e4 <assert_failed>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800e89a:	6823      	ldr	r3, [r4, #0]
 800e89c:	e6d5      	b.n	800e64a <HAL_RCC_OscConfig+0x16>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800e89e:	685b      	ldr	r3, [r3, #4]
 800e8a0:	025e      	lsls	r6, r3, #9
 800e8a2:	f53f af1f 	bmi.w	800e6e4 <HAL_RCC_OscConfig+0xb0>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800e8a6:	4b11      	ldr	r3, [pc, #68]	; (800e8ec <HAL_RCC_OscConfig+0x2b8>)
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	079d      	lsls	r5, r3, #30
 800e8ac:	d565      	bpl.n	800e97a <HAL_RCC_OscConfig+0x346>
 800e8ae:	68e3      	ldr	r3, [r4, #12]
 800e8b0:	2b01      	cmp	r3, #1
 800e8b2:	d062      	beq.n	800e97a <HAL_RCC_OscConfig+0x346>
        return HAL_ERROR;
 800e8b4:	2001      	movs	r0, #1
}
 800e8b6:	b002      	add	sp, #8
 800e8b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800e8bc:	f240 119b 	movw	r1, #411	; 0x19b
 800e8c0:	480b      	ldr	r0, [pc, #44]	; (800e8f0 <HAL_RCC_OscConfig+0x2bc>)
 800e8c2:	f7f6 ff8f 	bl	80057e4 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800e8c6:	6923      	ldr	r3, [r4, #16]
 800e8c8:	2b1f      	cmp	r3, #31
 800e8ca:	f67f aeff 	bls.w	800e6cc <HAL_RCC_OscConfig+0x98>
 800e8ce:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 800e8d2:	4807      	ldr	r0, [pc, #28]	; (800e8f0 <HAL_RCC_OscConfig+0x2bc>)
 800e8d4:	f7f6 ff86 	bl	80057e4 <assert_failed>
 800e8d8:	e6f8      	b.n	800e6cc <HAL_RCC_OscConfig+0x98>
      __HAL_RCC_LSI_DISABLE();
 800e8da:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800e8dc:	f023 0301 	bic.w	r3, r3, #1
 800e8e0:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800e8e2:	f7fa fccf 	bl	8009284 <HAL_GetTick>
 800e8e6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800e8e8:	e00b      	b.n	800e902 <HAL_RCC_OscConfig+0x2ce>
 800e8ea:	bf00      	nop
 800e8ec:	40023800 	.word	0x40023800
 800e8f0:	0802e3b0 	.word	0x0802e3b0
 800e8f4:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e8f8:	f7fa fcc4 	bl	8009284 <HAL_GetTick>
 800e8fc:	1b80      	subs	r0, r0, r6
 800e8fe:	2802      	cmp	r0, #2
 800e900:	d858      	bhi.n	800e9b4 <HAL_RCC_OscConfig+0x380>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800e902:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800e904:	079f      	lsls	r7, r3, #30
 800e906:	d4f7      	bmi.n	800e8f8 <HAL_RCC_OscConfig+0x2c4>
 800e908:	e750      	b.n	800e7ac <HAL_RCC_OscConfig+0x178>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800e90a:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 800e90e:	4898      	ldr	r0, [pc, #608]	; (800eb70 <HAL_RCC_OscConfig+0x53c>)
 800e910:	f7f6 ff68 	bl	80057e4 <assert_failed>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800e914:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 800e916:	4d97      	ldr	r5, [pc, #604]	; (800eb74 <HAL_RCC_OscConfig+0x540>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800e918:	2b00      	cmp	r3, #0
 800e91a:	d0de      	beq.n	800e8da <HAL_RCC_OscConfig+0x2a6>
 800e91c:	e735      	b.n	800e78a <HAL_RCC_OscConfig+0x156>
      __HAL_RCC_PWR_CLK_ENABLE();
 800e91e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 800e920:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800e922:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800e926:	641a      	str	r2, [r3, #64]	; 0x40
 800e928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e92a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e92e:	9301      	str	r3, [sp, #4]
 800e930:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800e932:	e709      	b.n	800e748 <HAL_RCC_OscConfig+0x114>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800e934:	488e      	ldr	r0, [pc, #568]	; (800eb70 <HAL_RCC_OscConfig+0x53c>)
 800e936:	f240 214a 	movw	r1, #586	; 0x24a
 800e93a:	f7f6 ff53 	bl	80057e4 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800e93e:	69a0      	ldr	r0, [r4, #24]
 800e940:	2800      	cmp	r0, #0
 800e942:	f47f af3c 	bne.w	800e7be <HAL_RCC_OscConfig+0x18a>
 800e946:	e79f      	b.n	800e888 <HAL_RCC_OscConfig+0x254>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800e948:	f240 1169 	movw	r1, #361	; 0x169
 800e94c:	4888      	ldr	r0, [pc, #544]	; (800eb70 <HAL_RCC_OscConfig+0x53c>)
 800e94e:	f7f6 ff49 	bl	80057e4 <assert_failed>
 800e952:	e684      	b.n	800e65e <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800e954:	4a87      	ldr	r2, [pc, #540]	; (800eb74 <HAL_RCC_OscConfig+0x540>)
 800e956:	6813      	ldr	r3, [r2, #0]
 800e958:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800e95c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800e95e:	f7fa fc91 	bl	8009284 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800e962:	4e84      	ldr	r6, [pc, #528]	; (800eb74 <HAL_RCC_OscConfig+0x540>)
        tickstart = HAL_GetTick();
 800e964:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800e966:	e004      	b.n	800e972 <HAL_RCC_OscConfig+0x33e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e968:	f7fa fc8c 	bl	8009284 <HAL_GetTick>
 800e96c:	1b40      	subs	r0, r0, r5
 800e96e:	2864      	cmp	r0, #100	; 0x64
 800e970:	d820      	bhi.n	800e9b4 <HAL_RCC_OscConfig+0x380>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800e972:	6833      	ldr	r3, [r6, #0]
 800e974:	039a      	lsls	r2, r3, #14
 800e976:	d5f7      	bpl.n	800e968 <HAL_RCC_OscConfig+0x334>
 800e978:	e69d      	b.n	800e6b6 <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e97a:	4a7e      	ldr	r2, [pc, #504]	; (800eb74 <HAL_RCC_OscConfig+0x540>)
 800e97c:	6921      	ldr	r1, [r4, #16]
 800e97e:	6813      	ldr	r3, [r2, #0]
 800e980:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800e984:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800e988:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800e98a:	6823      	ldr	r3, [r4, #0]
 800e98c:	071a      	lsls	r2, r3, #28
 800e98e:	f57f aec9 	bpl.w	800e724 <HAL_RCC_OscConfig+0xf0>
 800e992:	e6f2      	b.n	800e77a <HAL_RCC_OscConfig+0x146>
      PWR->CR1 |= PWR_CR1_DBP;
 800e994:	6833      	ldr	r3, [r6, #0]
 800e996:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e99a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800e99c:	f7fa fc72 	bl	8009284 <HAL_GetTick>
 800e9a0:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e9a2:	6833      	ldr	r3, [r6, #0]
 800e9a4:	05d9      	lsls	r1, r3, #23
 800e9a6:	f53f aed4 	bmi.w	800e752 <HAL_RCC_OscConfig+0x11e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e9aa:	f7fa fc6b 	bl	8009284 <HAL_GetTick>
 800e9ae:	1bc0      	subs	r0, r0, r7
 800e9b0:	2864      	cmp	r0, #100	; 0x64
 800e9b2:	d9f6      	bls.n	800e9a2 <HAL_RCC_OscConfig+0x36e>
            return HAL_TIMEOUT;
 800e9b4:	2003      	movs	r0, #3
}
 800e9b6:	b002      	add	sp, #8
 800e9b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800e9bc:	4d6d      	ldr	r5, [pc, #436]	; (800eb74 <HAL_RCC_OscConfig+0x540>)
 800e9be:	682b      	ldr	r3, [r5, #0]
 800e9c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e9c4:	602b      	str	r3, [r5, #0]
 800e9c6:	682b      	ldr	r3, [r5, #0]
 800e9c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800e9cc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800e9ce:	f7fa fc59 	bl	8009284 <HAL_GetTick>
 800e9d2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800e9d4:	e004      	b.n	800e9e0 <HAL_RCC_OscConfig+0x3ac>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e9d6:	f7fa fc55 	bl	8009284 <HAL_GetTick>
 800e9da:	1b80      	subs	r0, r0, r6
 800e9dc:	2864      	cmp	r0, #100	; 0x64
 800e9de:	d8e9      	bhi.n	800e9b4 <HAL_RCC_OscConfig+0x380>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800e9e0:	682b      	ldr	r3, [r5, #0]
 800e9e2:	039b      	lsls	r3, r3, #14
 800e9e4:	d4f7      	bmi.n	800e9d6 <HAL_RCC_OscConfig+0x3a2>
 800e9e6:	e666      	b.n	800e6b6 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800e9e8:	4e62      	ldr	r6, [pc, #392]	; (800eb74 <HAL_RCC_OscConfig+0x540>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e9ea:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800e9ee:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800e9f0:	f023 0301 	bic.w	r3, r3, #1
 800e9f4:	6733      	str	r3, [r6, #112]	; 0x70
 800e9f6:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800e9f8:	f023 0304 	bic.w	r3, r3, #4
 800e9fc:	6733      	str	r3, [r6, #112]	; 0x70
      tickstart = HAL_GetTick();
 800e9fe:	f7fa fc41 	bl	8009284 <HAL_GetTick>
 800ea02:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ea04:	e004      	b.n	800ea10 <HAL_RCC_OscConfig+0x3dc>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ea06:	f7fa fc3d 	bl	8009284 <HAL_GetTick>
 800ea0a:	1bc0      	subs	r0, r0, r7
 800ea0c:	4540      	cmp	r0, r8
 800ea0e:	d8d1      	bhi.n	800e9b4 <HAL_RCC_OscConfig+0x380>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ea10:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800ea12:	079b      	lsls	r3, r3, #30
 800ea14:	d4f7      	bmi.n	800ea06 <HAL_RCC_OscConfig+0x3d2>
    if (pwrclkchanged == SET)
 800ea16:	2d00      	cmp	r5, #0
 800ea18:	f43f aecb 	beq.w	800e7b2 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_PWR_CLK_DISABLE();
 800ea1c:	4a55      	ldr	r2, [pc, #340]	; (800eb74 <HAL_RCC_OscConfig+0x540>)
 800ea1e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800ea20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ea24:	6413      	str	r3, [r2, #64]	; 0x40
 800ea26:	e6c4      	b.n	800e7b2 <HAL_RCC_OscConfig+0x17e>
        __HAL_RCC_HSI_DISABLE();
 800ea28:	682b      	ldr	r3, [r5, #0]
 800ea2a:	f023 0301 	bic.w	r3, r3, #1
 800ea2e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800ea30:	f7fa fc28 	bl	8009284 <HAL_GetTick>
 800ea34:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ea36:	e004      	b.n	800ea42 <HAL_RCC_OscConfig+0x40e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ea38:	f7fa fc24 	bl	8009284 <HAL_GetTick>
 800ea3c:	1b80      	subs	r0, r0, r6
 800ea3e:	2802      	cmp	r0, #2
 800ea40:	d8b8      	bhi.n	800e9b4 <HAL_RCC_OscConfig+0x380>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ea42:	682b      	ldr	r3, [r5, #0]
 800ea44:	0799      	lsls	r1, r3, #30
 800ea46:	d4f7      	bmi.n	800ea38 <HAL_RCC_OscConfig+0x404>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ea48:	6823      	ldr	r3, [r4, #0]
 800ea4a:	e669      	b.n	800e720 <HAL_RCC_OscConfig+0xec>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ea4c:	4a49      	ldr	r2, [pc, #292]	; (800eb74 <HAL_RCC_OscConfig+0x540>)
 800ea4e:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800ea50:	f043 0301 	orr.w	r3, r3, #1
 800ea54:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 800ea56:	f7fa fc15 	bl	8009284 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ea5a:	4f46      	ldr	r7, [pc, #280]	; (800eb74 <HAL_RCC_OscConfig+0x540>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ea5c:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800ea60:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ea62:	e004      	b.n	800ea6e <HAL_RCC_OscConfig+0x43a>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ea64:	f7fa fc0e 	bl	8009284 <HAL_GetTick>
 800ea68:	1b80      	subs	r0, r0, r6
 800ea6a:	4540      	cmp	r0, r8
 800ea6c:	d8a2      	bhi.n	800e9b4 <HAL_RCC_OscConfig+0x380>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ea6e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ea70:	079a      	lsls	r2, r3, #30
 800ea72:	d5f7      	bpl.n	800ea64 <HAL_RCC_OscConfig+0x430>
    if (pwrclkchanged == SET)
 800ea74:	2d00      	cmp	r5, #0
 800ea76:	f43f ae9c 	beq.w	800e7b2 <HAL_RCC_OscConfig+0x17e>
 800ea7a:	e7cf      	b.n	800ea1c <HAL_RCC_OscConfig+0x3e8>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ea7c:	2801      	cmp	r0, #1
      pll_config = RCC->PLLCFGR;
 800ea7e:	686a      	ldr	r2, [r5, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ea80:	f43f af03 	beq.w	800e88a <HAL_RCC_OscConfig+0x256>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ea84:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ea88:	69e1      	ldr	r1, [r4, #28]
 800ea8a:	428b      	cmp	r3, r1
 800ea8c:	f47f af12 	bne.w	800e8b4 <HAL_RCC_OscConfig+0x280>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800ea90:	f002 033f 	and.w	r3, r2, #63	; 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ea94:	6a21      	ldr	r1, [r4, #32]
 800ea96:	428b      	cmp	r3, r1
 800ea98:	f47f af0c 	bne.w	800e8b4 <HAL_RCC_OscConfig+0x280>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800ea9c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800eaa0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800eaa2:	4013      	ands	r3, r2
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800eaa4:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 800eaa8:	f47f af04 	bne.w	800e8b4 <HAL_RCC_OscConfig+0x280>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800eaac:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800eaae:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
 800eab2:	085b      	lsrs	r3, r3, #1
 800eab4:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800eab6:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 800eaba:	f47f aefb 	bne.w	800e8b4 <HAL_RCC_OscConfig+0x280>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800eabe:	f002 6370 	and.w	r3, r2, #251658240	; 0xf000000
 800eac2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800eac4:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 800eac8:	f47f aef4 	bne.w	800e8b4 <HAL_RCC_OscConfig+0x280>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800eacc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800eace:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ead2:	ebb2 7f03 	cmp.w	r2, r3, lsl #28
  return HAL_OK;
 800ead6:	bf14      	ite	ne
 800ead8:	2001      	movne	r0, #1
 800eada:	2000      	moveq	r0, #0
 800eadc:	e6d5      	b.n	800e88a <HAL_RCC_OscConfig+0x256>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800eade:	f240 2156 	movw	r1, #598	; 0x256
 800eae2:	4823      	ldr	r0, [pc, #140]	; (800eb70 <HAL_RCC_OscConfig+0x53c>)
 800eae4:	f7f6 fe7e 	bl	80057e4 <assert_failed>
 800eae8:	e68e      	b.n	800e808 <HAL_RCC_OscConfig+0x1d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800eaea:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800eaee:	601a      	str	r2, [r3, #0]
 800eaf0:	681a      	ldr	r2, [r3, #0]
 800eaf2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800eaf6:	601a      	str	r2, [r3, #0]
 800eaf8:	e731      	b.n	800e95e <HAL_RCC_OscConfig+0x32a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800eafa:	f042 0204 	orr.w	r2, r2, #4
 800eafe:	671a      	str	r2, [r3, #112]	; 0x70
 800eb00:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800eb02:	f042 0201 	orr.w	r2, r2, #1
 800eb06:	671a      	str	r2, [r3, #112]	; 0x70
 800eb08:	e7a5      	b.n	800ea56 <HAL_RCC_OscConfig+0x422>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800eb0a:	f240 2155 	movw	r1, #597	; 0x255
 800eb0e:	4818      	ldr	r0, [pc, #96]	; (800eb70 <HAL_RCC_OscConfig+0x53c>)
 800eb10:	f7f6 fe68 	bl	80057e4 <assert_failed>
 800eb14:	e66d      	b.n	800e7f2 <HAL_RCC_OscConfig+0x1be>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800eb16:	f44f 7115 	mov.w	r1, #596	; 0x254
 800eb1a:	4815      	ldr	r0, [pc, #84]	; (800eb70 <HAL_RCC_OscConfig+0x53c>)
 800eb1c:	f7f6 fe62 	bl	80057e4 <assert_failed>
 800eb20:	e661      	b.n	800e7e6 <HAL_RCC_OscConfig+0x1b2>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800eb22:	f240 2153 	movw	r1, #595	; 0x253
 800eb26:	4812      	ldr	r0, [pc, #72]	; (800eb70 <HAL_RCC_OscConfig+0x53c>)
 800eb28:	f7f6 fe5c 	bl	80057e4 <assert_failed>
 800eb2c:	e656      	b.n	800e7dc <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_PLL_DISABLE();
 800eb2e:	682b      	ldr	r3, [r5, #0]
 800eb30:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800eb34:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800eb36:	f7fa fba5 	bl	8009284 <HAL_GetTick>
 800eb3a:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800eb3c:	e005      	b.n	800eb4a <HAL_RCC_OscConfig+0x516>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800eb3e:	f7fa fba1 	bl	8009284 <HAL_GetTick>
 800eb42:	1b00      	subs	r0, r0, r4
 800eb44:	2802      	cmp	r0, #2
 800eb46:	f63f af35 	bhi.w	800e9b4 <HAL_RCC_OscConfig+0x380>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800eb4a:	682b      	ldr	r3, [r5, #0]
 800eb4c:	019b      	lsls	r3, r3, #6
 800eb4e:	d4f6      	bmi.n	800eb3e <HAL_RCC_OscConfig+0x50a>
 800eb50:	e69a      	b.n	800e888 <HAL_RCC_OscConfig+0x254>
    return HAL_ERROR;
 800eb52:	2001      	movs	r0, #1
}
 800eb54:	4770      	bx	lr
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800eb56:	f240 2159 	movw	r1, #601	; 0x259
 800eb5a:	4805      	ldr	r0, [pc, #20]	; (800eb70 <HAL_RCC_OscConfig+0x53c>)
 800eb5c:	f7f6 fe42 	bl	80057e4 <assert_failed>
 800eb60:	e65c      	b.n	800e81c <HAL_RCC_OscConfig+0x1e8>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800eb62:	f240 2157 	movw	r1, #599	; 0x257
 800eb66:	4802      	ldr	r0, [pc, #8]	; (800eb70 <HAL_RCC_OscConfig+0x53c>)
 800eb68:	f7f6 fe3c 	bl	80057e4 <assert_failed>
 800eb6c:	e651      	b.n	800e812 <HAL_RCC_OscConfig+0x1de>
 800eb6e:	bf00      	nop
 800eb70:	0802e3b0 	.word	0x0802e3b0
 800eb74:	40023800 	.word	0x40023800

0800eb78 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800eb78:	4916      	ldr	r1, [pc, #88]	; (800ebd4 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 800eb7a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800eb7c:	688b      	ldr	r3, [r1, #8]
 800eb7e:	f003 030c 	and.w	r3, r3, #12
 800eb82:	2b04      	cmp	r3, #4
 800eb84:	d01b      	beq.n	800ebbe <HAL_RCC_GetSysClockFreq+0x46>
 800eb86:	2b08      	cmp	r3, #8
 800eb88:	d117      	bne.n	800ebba <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800eb8a:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800eb8c:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800eb8e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800eb92:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800eb94:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
 800eb98:	d113      	bne.n	800ebc2 <HAL_RCC_GetSysClockFreq+0x4a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800eb9a:	480f      	ldr	r0, [pc, #60]	; (800ebd8 <HAL_RCC_GetSysClockFreq+0x60>)
 800eb9c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800eba0:	fba1 0100 	umull	r0, r1, r1, r0
 800eba4:	f7f1 fc04 	bl	80003b0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800eba8:	4b0a      	ldr	r3, [pc, #40]	; (800ebd4 <HAL_RCC_GetSysClockFreq+0x5c>)
 800ebaa:	685b      	ldr	r3, [r3, #4]
 800ebac:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800ebb0:	3301      	adds	r3, #1
 800ebb2:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 800ebb4:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800ebb8:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 800ebba:	4807      	ldr	r0, [pc, #28]	; (800ebd8 <HAL_RCC_GetSysClockFreq+0x60>)
}
 800ebbc:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ebbe:	4807      	ldr	r0, [pc, #28]	; (800ebdc <HAL_RCC_GetSysClockFreq+0x64>)
}
 800ebc0:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ebc2:	4806      	ldr	r0, [pc, #24]	; (800ebdc <HAL_RCC_GetSysClockFreq+0x64>)
 800ebc4:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800ebc8:	2300      	movs	r3, #0
 800ebca:	fba1 0100 	umull	r0, r1, r1, r0
 800ebce:	f7f1 fbef 	bl	80003b0 <__aeabi_uldivmod>
 800ebd2:	e7e9      	b.n	800eba8 <HAL_RCC_GetSysClockFreq+0x30>
 800ebd4:	40023800 	.word	0x40023800
 800ebd8:	00f42400 	.word	0x00f42400
 800ebdc:	007a1200 	.word	0x007a1200

0800ebe0 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800ebe0:	2800      	cmp	r0, #0
 800ebe2:	f000 80f6 	beq.w	800edd2 <HAL_RCC_ClockConfig+0x1f2>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800ebe6:	6803      	ldr	r3, [r0, #0]
 800ebe8:	3b01      	subs	r3, #1
 800ebea:	2b0e      	cmp	r3, #14
{
 800ebec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebf0:	4604      	mov	r4, r0
 800ebf2:	460d      	mov	r5, r1
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800ebf4:	f200 80d6 	bhi.w	800eda4 <HAL_RCC_ClockConfig+0x1c4>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800ebf8:	2d0f      	cmp	r5, #15
 800ebfa:	f200 80c3 	bhi.w	800ed84 <HAL_RCC_ClockConfig+0x1a4>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ebfe:	4a81      	ldr	r2, [pc, #516]	; (800ee04 <HAL_RCC_ClockConfig+0x224>)
 800ec00:	6813      	ldr	r3, [r2, #0]
 800ec02:	f003 030f 	and.w	r3, r3, #15
 800ec06:	42ab      	cmp	r3, r5
 800ec08:	d36f      	bcc.n	800ecea <HAL_RCC_ClockConfig+0x10a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ec0a:	6823      	ldr	r3, [r4, #0]
 800ec0c:	0798      	lsls	r0, r3, #30
 800ec0e:	d530      	bpl.n	800ec72 <HAL_RCC_ClockConfig+0x92>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ec10:	0759      	lsls	r1, r3, #29
 800ec12:	d504      	bpl.n	800ec1e <HAL_RCC_ClockConfig+0x3e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ec14:	497c      	ldr	r1, [pc, #496]	; (800ee08 <HAL_RCC_ClockConfig+0x228>)
 800ec16:	688a      	ldr	r2, [r1, #8]
 800ec18:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 800ec1c:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ec1e:	071a      	lsls	r2, r3, #28
 800ec20:	d504      	bpl.n	800ec2c <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800ec22:	4979      	ldr	r1, [pc, #484]	; (800ee08 <HAL_RCC_ClockConfig+0x228>)
 800ec24:	688a      	ldr	r2, [r1, #8]
 800ec26:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 800ec2a:	608a      	str	r2, [r1, #8]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800ec2c:	68a1      	ldr	r1, [r4, #8]
 800ec2e:	f021 0220 	bic.w	r2, r1, #32
 800ec32:	f021 0080 	bic.w	r0, r1, #128	; 0x80
 800ec36:	2a90      	cmp	r2, #144	; 0x90
 800ec38:	bf18      	it	ne
 800ec3a:	2800      	cmpne	r0, #0
 800ec3c:	f021 0040 	bic.w	r0, r1, #64	; 0x40
 800ec40:	bf14      	ite	ne
 800ec42:	2201      	movne	r2, #1
 800ec44:	2200      	moveq	r2, #0
 800ec46:	29f0      	cmp	r1, #240	; 0xf0
 800ec48:	bf0c      	ite	eq
 800ec4a:	2200      	moveq	r2, #0
 800ec4c:	f002 0201 	andne.w	r2, r2, #1
 800ec50:	28a0      	cmp	r0, #160	; 0xa0
 800ec52:	bf0c      	ite	eq
 800ec54:	2200      	moveq	r2, #0
 800ec56:	f002 0201 	andne.w	r2, r2, #1
 800ec5a:	b122      	cbz	r2, 800ec66 <HAL_RCC_ClockConfig+0x86>
 800ec5c:	f021 0210 	bic.w	r2, r1, #16
 800ec60:	2ac0      	cmp	r2, #192	; 0xc0
 800ec62:	f040 80b8 	bne.w	800edd6 <HAL_RCC_ClockConfig+0x1f6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ec66:	4868      	ldr	r0, [pc, #416]	; (800ee08 <HAL_RCC_ClockConfig+0x228>)
 800ec68:	6882      	ldr	r2, [r0, #8]
 800ec6a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800ec6e:	4311      	orrs	r1, r2
 800ec70:	6081      	str	r1, [r0, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ec72:	07df      	lsls	r7, r3, #31
 800ec74:	d526      	bpl.n	800ecc4 <HAL_RCC_ClockConfig+0xe4>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800ec76:	6863      	ldr	r3, [r4, #4]
 800ec78:	2b02      	cmp	r3, #2
 800ec7a:	f200 80a1 	bhi.w	800edc0 <HAL_RCC_ClockConfig+0x1e0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ec7e:	4a62      	ldr	r2, [pc, #392]	; (800ee08 <HAL_RCC_ClockConfig+0x228>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ec80:	2b01      	cmp	r3, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ec82:	6812      	ldr	r2, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ec84:	f000 8098 	beq.w	800edb8 <HAL_RCC_ClockConfig+0x1d8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ec88:	2b02      	cmp	r3, #2
 800ec8a:	f000 8091 	beq.w	800edb0 <HAL_RCC_ClockConfig+0x1d0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ec8e:	0791      	lsls	r1, r2, #30
 800ec90:	d528      	bpl.n	800ece4 <HAL_RCC_ClockConfig+0x104>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ec92:	4e5d      	ldr	r6, [pc, #372]	; (800ee08 <HAL_RCC_ClockConfig+0x228>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ec94:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ec98:	68b2      	ldr	r2, [r6, #8]
 800ec9a:	f022 0203 	bic.w	r2, r2, #3
 800ec9e:	4313      	orrs	r3, r2
 800eca0:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800eca2:	f7fa faef 	bl	8009284 <HAL_GetTick>
 800eca6:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800eca8:	e005      	b.n	800ecb6 <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ecaa:	f7fa faeb 	bl	8009284 <HAL_GetTick>
 800ecae:	1bc0      	subs	r0, r0, r7
 800ecb0:	4540      	cmp	r0, r8
 800ecb2:	f200 808c 	bhi.w	800edce <HAL_RCC_ClockConfig+0x1ee>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ecb6:	68b3      	ldr	r3, [r6, #8]
 800ecb8:	6862      	ldr	r2, [r4, #4]
 800ecba:	f003 030c 	and.w	r3, r3, #12
 800ecbe:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800ecc2:	d1f2      	bne.n	800ecaa <HAL_RCC_ClockConfig+0xca>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ecc4:	4a4f      	ldr	r2, [pc, #316]	; (800ee04 <HAL_RCC_ClockConfig+0x224>)
 800ecc6:	6813      	ldr	r3, [r2, #0]
 800ecc8:	f003 030f 	and.w	r3, r3, #15
 800eccc:	42ab      	cmp	r3, r5
 800ecce:	d91a      	bls.n	800ed06 <HAL_RCC_ClockConfig+0x126>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ecd0:	6813      	ldr	r3, [r2, #0]
 800ecd2:	f023 030f 	bic.w	r3, r3, #15
 800ecd6:	432b      	orrs	r3, r5
 800ecd8:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ecda:	6813      	ldr	r3, [r2, #0]
 800ecdc:	f003 030f 	and.w	r3, r3, #15
 800ece0:	42ab      	cmp	r3, r5
 800ece2:	d010      	beq.n	800ed06 <HAL_RCC_ClockConfig+0x126>
    return HAL_ERROR;
 800ece4:	2001      	movs	r0, #1
}
 800ece6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ecea:	6813      	ldr	r3, [r2, #0]
 800ecec:	f023 030f 	bic.w	r3, r3, #15
 800ecf0:	432b      	orrs	r3, r5
 800ecf2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ecf4:	6813      	ldr	r3, [r2, #0]
 800ecf6:	f003 030f 	and.w	r3, r3, #15
 800ecfa:	42ab      	cmp	r3, r5
 800ecfc:	d1f2      	bne.n	800ece4 <HAL_RCC_ClockConfig+0x104>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ecfe:	6823      	ldr	r3, [r4, #0]
 800ed00:	0798      	lsls	r0, r3, #30
 800ed02:	d485      	bmi.n	800ec10 <HAL_RCC_ClockConfig+0x30>
 800ed04:	e7b5      	b.n	800ec72 <HAL_RCC_ClockConfig+0x92>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ed06:	6823      	ldr	r3, [r4, #0]
 800ed08:	075a      	lsls	r2, r3, #29
 800ed0a:	d512      	bpl.n	800ed32 <HAL_RCC_ClockConfig+0x152>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800ed0c:	68e1      	ldr	r1, [r4, #12]
 800ed0e:	f421 5280 	bic.w	r2, r1, #4096	; 0x1000
 800ed12:	f421 6000 	bic.w	r0, r1, #2048	; 0x800
 800ed16:	f5b0 5fa0 	cmp.w	r0, #5120	; 0x1400
 800ed1a:	bf18      	it	ne
 800ed1c:	2a00      	cmpne	r2, #0
 800ed1e:	d002      	beq.n	800ed26 <HAL_RCC_ClockConfig+0x146>
 800ed20:	f5b1 5fc0 	cmp.w	r1, #6144	; 0x1800
 800ed24:	d15f      	bne.n	800ede6 <HAL_RCC_ClockConfig+0x206>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ed26:	4838      	ldr	r0, [pc, #224]	; (800ee08 <HAL_RCC_ClockConfig+0x228>)
 800ed28:	6882      	ldr	r2, [r0, #8]
 800ed2a:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 800ed2e:	430a      	orrs	r2, r1
 800ed30:	6082      	str	r2, [r0, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ed32:	071b      	lsls	r3, r3, #28
 800ed34:	d513      	bpl.n	800ed5e <HAL_RCC_ClockConfig+0x17e>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800ed36:	6922      	ldr	r2, [r4, #16]
 800ed38:	f422 6100 	bic.w	r1, r2, #2048	; 0x800
 800ed3c:	f422 5380 	bic.w	r3, r2, #4096	; 0x1000
 800ed40:	f5b1 5fa0 	cmp.w	r1, #5120	; 0x1400
 800ed44:	bf18      	it	ne
 800ed46:	2b00      	cmpne	r3, #0
 800ed48:	d002      	beq.n	800ed50 <HAL_RCC_ClockConfig+0x170>
 800ed4a:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 800ed4e:	d152      	bne.n	800edf6 <HAL_RCC_ClockConfig+0x216>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800ed50:	492d      	ldr	r1, [pc, #180]	; (800ee08 <HAL_RCC_ClockConfig+0x228>)
 800ed52:	688b      	ldr	r3, [r1, #8]
 800ed54:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800ed58:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800ed5c:	608b      	str	r3, [r1, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800ed5e:	f7ff ff0b 	bl	800eb78 <HAL_RCC_GetSysClockFreq>
 800ed62:	4a29      	ldr	r2, [pc, #164]	; (800ee08 <HAL_RCC_ClockConfig+0x228>)
 800ed64:	4c29      	ldr	r4, [pc, #164]	; (800ee0c <HAL_RCC_ClockConfig+0x22c>)
 800ed66:	4603      	mov	r3, r0
 800ed68:	6892      	ldr	r2, [r2, #8]
  HAL_InitTick(uwTickPrio);
 800ed6a:	4829      	ldr	r0, [pc, #164]	; (800ee10 <HAL_RCC_ClockConfig+0x230>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800ed6c:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800ed70:	4928      	ldr	r1, [pc, #160]	; (800ee14 <HAL_RCC_ClockConfig+0x234>)
  HAL_InitTick(uwTickPrio);
 800ed72:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800ed74:	5ca2      	ldrb	r2, [r4, r2]
 800ed76:	40d3      	lsrs	r3, r2
 800ed78:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 800ed7a:	f7f9 f9f3 	bl	8008164 <HAL_InitTick>
  return HAL_OK;
 800ed7e:	2000      	movs	r0, #0
}
 800ed80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_FLASH_LATENCY(FLatency));
 800ed84:	f240 21de 	movw	r1, #734	; 0x2de
 800ed88:	4823      	ldr	r0, [pc, #140]	; (800ee18 <HAL_RCC_ClockConfig+0x238>)
 800ed8a:	f7f6 fd2b 	bl	80057e4 <assert_failed>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ed8e:	4b1d      	ldr	r3, [pc, #116]	; (800ee04 <HAL_RCC_ClockConfig+0x224>)
      return HAL_ERROR;
 800ed90:	2001      	movs	r0, #1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ed92:	681a      	ldr	r2, [r3, #0]
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ed94:	6819      	ldr	r1, [r3, #0]
 800ed96:	f021 010f 	bic.w	r1, r1, #15
 800ed9a:	430d      	orrs	r5, r1
 800ed9c:	601d      	str	r5, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ed9e:	681b      	ldr	r3, [r3, #0]
}
 800eda0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800eda4:	f240 21dd 	movw	r1, #733	; 0x2dd
 800eda8:	481b      	ldr	r0, [pc, #108]	; (800ee18 <HAL_RCC_ClockConfig+0x238>)
 800edaa:	f7f6 fd1b 	bl	80057e4 <assert_failed>
 800edae:	e723      	b.n	800ebf8 <HAL_RCC_ClockConfig+0x18>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800edb0:	0190      	lsls	r0, r2, #6
 800edb2:	f53f af6e 	bmi.w	800ec92 <HAL_RCC_ClockConfig+0xb2>
 800edb6:	e795      	b.n	800ece4 <HAL_RCC_ClockConfig+0x104>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800edb8:	0396      	lsls	r6, r2, #14
 800edba:	f53f af6a 	bmi.w	800ec92 <HAL_RCC_ClockConfig+0xb2>
 800edbe:	e791      	b.n	800ece4 <HAL_RCC_ClockConfig+0x104>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800edc0:	f240 3109 	movw	r1, #777	; 0x309
 800edc4:	4814      	ldr	r0, [pc, #80]	; (800ee18 <HAL_RCC_ClockConfig+0x238>)
 800edc6:	f7f6 fd0d 	bl	80057e4 <assert_failed>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800edca:	6863      	ldr	r3, [r4, #4]
 800edcc:	e757      	b.n	800ec7e <HAL_RCC_ClockConfig+0x9e>
        return HAL_TIMEOUT;
 800edce:	2003      	movs	r0, #3
 800edd0:	e789      	b.n	800ece6 <HAL_RCC_ClockConfig+0x106>
    return HAL_ERROR;
 800edd2:	2001      	movs	r0, #1
}
 800edd4:	4770      	bx	lr
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800edd6:	f240 3102 	movw	r1, #770	; 0x302
 800edda:	480f      	ldr	r0, [pc, #60]	; (800ee18 <HAL_RCC_ClockConfig+0x238>)
 800eddc:	f7f6 fd02 	bl	80057e4 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ede0:	68a1      	ldr	r1, [r4, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ede2:	6823      	ldr	r3, [r4, #0]
 800ede4:	e73f      	b.n	800ec66 <HAL_RCC_ClockConfig+0x86>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800ede6:	f240 3146 	movw	r1, #838	; 0x346
 800edea:	480b      	ldr	r0, [pc, #44]	; (800ee18 <HAL_RCC_ClockConfig+0x238>)
 800edec:	f7f6 fcfa 	bl	80057e4 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800edf0:	68e1      	ldr	r1, [r4, #12]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800edf2:	6823      	ldr	r3, [r4, #0]
 800edf4:	e797      	b.n	800ed26 <HAL_RCC_ClockConfig+0x146>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800edf6:	f240 314d 	movw	r1, #845	; 0x34d
 800edfa:	4807      	ldr	r0, [pc, #28]	; (800ee18 <HAL_RCC_ClockConfig+0x238>)
 800edfc:	f7f6 fcf2 	bl	80057e4 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800ee00:	6922      	ldr	r2, [r4, #16]
 800ee02:	e7a5      	b.n	800ed50 <HAL_RCC_ClockConfig+0x170>
 800ee04:	40023c00 	.word	0x40023c00
 800ee08:	40023800 	.word	0x40023800
 800ee0c:	0802d9b8 	.word	0x0802d9b8
 800ee10:	20000318 	.word	0x20000318
 800ee14:	200002b8 	.word	0x200002b8
 800ee18:	0802e3b0 	.word	0x0802e3b0

0800ee1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 800ee1c:	4b01      	ldr	r3, [pc, #4]	; (800ee24 <HAL_RCC_GetHCLKFreq+0x8>)
}
 800ee1e:	6818      	ldr	r0, [r3, #0]
 800ee20:	4770      	bx	lr
 800ee22:	bf00      	nop
 800ee24:	200002b8 	.word	0x200002b8

0800ee28 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800ee28:	4b04      	ldr	r3, [pc, #16]	; (800ee3c <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 800ee2a:	4905      	ldr	r1, [pc, #20]	; (800ee40 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800ee2c:	689b      	ldr	r3, [r3, #8]
 800ee2e:	4a05      	ldr	r2, [pc, #20]	; (800ee44 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800ee30:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800ee34:	6808      	ldr	r0, [r1, #0]
 800ee36:	5cd3      	ldrb	r3, [r2, r3]
}
 800ee38:	40d8      	lsrs	r0, r3
 800ee3a:	4770      	bx	lr
 800ee3c:	40023800 	.word	0x40023800
 800ee40:	200002b8 	.word	0x200002b8
 800ee44:	0802d9c8 	.word	0x0802d9c8

0800ee48 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800ee48:	4b04      	ldr	r3, [pc, #16]	; (800ee5c <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 800ee4a:	4905      	ldr	r1, [pc, #20]	; (800ee60 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800ee4c:	689b      	ldr	r3, [r3, #8]
 800ee4e:	4a05      	ldr	r2, [pc, #20]	; (800ee64 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800ee50:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800ee54:	6808      	ldr	r0, [r1, #0]
 800ee56:	5cd3      	ldrb	r3, [r2, r3]
}
 800ee58:	40d8      	lsrs	r0, r3
 800ee5a:	4770      	bx	lr
 800ee5c:	40023800 	.word	0x40023800
 800ee60:	200002b8 	.word	0x200002b8
 800ee64:	0802d9c8 	.word	0x0802d9c8

0800ee68 <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800ee68:	4b0e      	ldr	r3, [pc, #56]	; (800eea4 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800ee6a:	220f      	movs	r2, #15
 800ee6c:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800ee6e:	689a      	ldr	r2, [r3, #8]
 800ee70:	f002 0203 	and.w	r2, r2, #3
 800ee74:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800ee76:	689a      	ldr	r2, [r3, #8]
 800ee78:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800ee7c:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800ee7e:	689a      	ldr	r2, [r3, #8]
 800ee80:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 800ee84:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800ee86:	689b      	ldr	r3, [r3, #8]
 800ee88:	08db      	lsrs	r3, r3, #3
{
 800ee8a:	b410      	push	{r4}
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800ee8c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800ee90:	4c05      	ldr	r4, [pc, #20]	; (800eea8 <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800ee92:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800ee94:	6823      	ldr	r3, [r4, #0]
}
 800ee96:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800ee9a:	f003 030f 	and.w	r3, r3, #15
 800ee9e:	600b      	str	r3, [r1, #0]
}
 800eea0:	4770      	bx	lr
 800eea2:	bf00      	nop
 800eea4:	40023800 	.word	0x40023800
 800eea8:	40023c00 	.word	0x40023c00

0800eeac <HAL_RCCEx_PeriphCLKConfig>:
  uint32_t tmpreg1 = 0;
  uint32_t plli2sused = 0;
  uint32_t pllsaiused = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800eeac:	4a56      	ldr	r2, [pc, #344]	; (800f008 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800eeae:	6803      	ldr	r3, [r0, #0]
 800eeb0:	401a      	ands	r2, r3
{
 800eeb2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800eeb6:	4604      	mov	r4, r0
 800eeb8:	b083      	sub	sp, #12
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800eeba:	2a00      	cmp	r2, #0
 800eebc:	f000 833f 	beq.w	800f53e <HAL_RCCEx_PeriphCLKConfig+0x692>

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800eec0:	f013 0601 	ands.w	r6, r3, #1
 800eec4:	d00f      	beq.n	800eee6 <HAL_RCCEx_PeriphCLKConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 800eec6:	6b66      	ldr	r6, [r4, #52]	; 0x34
 800eec8:	f436 0200 	bics.w	r2, r6, #8388608	; 0x800000
 800eecc:	f040 8342 	bne.w	800f554 <HAL_RCCEx_PeriphCLKConfig+0x6a8>

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800eed0:	4a4e      	ldr	r2, [pc, #312]	; (800f00c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800eed2:	6891      	ldr	r1, [r2, #8]
 800eed4:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 800eed8:	6091      	str	r1, [r2, #8]
 800eeda:	6891      	ldr	r1, [r2, #8]
 800eedc:	4331      	orrs	r1, r6

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800eede:	fab6 f686 	clz	r6, r6
 800eee2:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800eee4:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800eee6:	f413 2500 	ands.w	r5, r3, #524288	; 0x80000
 800eeea:	d014      	beq.n	800ef16 <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 800eeec:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 800eeee:	f435 1240 	bics.w	r2, r5, #3145728	; 0x300000
 800eef2:	f040 838d 	bne.w	800f610 <HAL_RCCEx_PeriphCLKConfig+0x764>

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800eef6:	4945      	ldr	r1, [pc, #276]	; (800f00c <HAL_RCCEx_PeriphCLKConfig+0x160>)
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800eef8:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800eefc:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 800ef00:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800ef04:	ea42 0205 	orr.w	r2, r2, r5
 800ef08:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800ef0c:	f000 831f 	beq.w	800f54e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800ef10:	fab5 f585 	clz	r5, r5
 800ef14:	096d      	lsrs	r5, r5, #5
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800ef16:	02d9      	lsls	r1, r3, #11
 800ef18:	d514      	bpl.n	800ef44 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 800ef1a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800ef1c:	f431 0240 	bics.w	r2, r1, #12582912	; 0xc00000
 800ef20:	f040 837d 	bne.w	800f61e <HAL_RCCEx_PeriphCLKConfig+0x772>

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800ef24:	4839      	ldr	r0, [pc, #228]	; (800f00c <HAL_RCCEx_PeriphCLKConfig+0x160>)

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800ef26:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800ef2a:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800ef2e:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800ef32:	ea42 0201 	orr.w	r2, r2, r1
 800ef36:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800ef3a:	f000 8306 	beq.w	800f54a <HAL_RCCEx_PeriphCLKConfig+0x69e>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 800ef3e:	2900      	cmp	r1, #0
 800ef40:	bf08      	it	eq
 800ef42:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 800ef44:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800ef48:	bf18      	it	ne
 800ef4a:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800ef4c:	069a      	lsls	r2, r3, #26
 800ef4e:	f140 8099 	bpl.w	800f084 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800ef52:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800ef54:	482e      	ldr	r0, [pc, #184]	; (800f010 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800ef56:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800ef5a:	bf18      	it	ne
 800ef5c:	f5b2 7f00 	cmpne.w	r2, #512	; 0x200
 800ef60:	f422 27a0 	bic.w	r7, r2, #327680	; 0x50000
 800ef64:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
 800ef68:	bf14      	ite	ne
 800ef6a:	2301      	movne	r3, #1
 800ef6c:	2300      	moveq	r3, #0
 800ef6e:	4287      	cmp	r7, r0
 800ef70:	bf0c      	ite	eq
 800ef72:	2300      	moveq	r3, #0
 800ef74:	f003 0301 	andne.w	r3, r3, #1
 800ef78:	f422 2710 	bic.w	r7, r2, #589824	; 0x90000
 800ef7c:	f500 3000 	add.w	r0, r0, #131072	; 0x20000
 800ef80:	4287      	cmp	r7, r0
 800ef82:	bf0c      	ite	eq
 800ef84:	2300      	moveq	r3, #0
 800ef86:	f003 0301 	andne.w	r3, r3, #1
 800ef8a:	f500 2080 	add.w	r0, r0, #262144	; 0x40000
 800ef8e:	f422 1788 	bic.w	r7, r2, #1114112	; 0x110000
 800ef92:	4281      	cmp	r1, r0
 800ef94:	bf0c      	ite	eq
 800ef96:	2300      	moveq	r3, #0
 800ef98:	f003 0301 	andne.w	r3, r3, #1
 800ef9c:	f500 20c0 	add.w	r0, r0, #393216	; 0x60000
 800efa0:	4287      	cmp	r7, r0
 800efa2:	bf0c      	ite	eq
 800efa4:	2300      	moveq	r3, #0
 800efa6:	f003 0301 	andne.w	r3, r3, #1
 800efaa:	f500 3000 	add.w	r0, r0, #131072	; 0x20000
 800efae:	4281      	cmp	r1, r0
 800efb0:	bf0c      	ite	eq
 800efb2:	2300      	moveq	r3, #0
 800efb4:	f003 0301 	andne.w	r3, r3, #1
 800efb8:	f500 2080 	add.w	r0, r0, #262144	; 0x40000
 800efbc:	4281      	cmp	r1, r0
 800efbe:	bf0c      	ite	eq
 800efc0:	2300      	moveq	r3, #0
 800efc2:	f003 0301 	andne.w	r3, r3, #1
 800efc6:	f500 2080 	add.w	r0, r0, #262144	; 0x40000
 800efca:	4281      	cmp	r1, r0
 800efcc:	bf0c      	ite	eq
 800efce:	2300      	moveq	r3, #0
 800efd0:	f003 0301 	andne.w	r3, r3, #1
 800efd4:	b12b      	cbz	r3, 800efe2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800efd6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800efda:	4b0e      	ldr	r3, [pc, #56]	; (800f014 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800efdc:	429a      	cmp	r2, r3
 800efde:	f040 8438 	bne.w	800f852 <HAL_RCCEx_PeriphCLKConfig+0x9a6>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800efe2:	4b0a      	ldr	r3, [pc, #40]	; (800f00c <HAL_RCCEx_PeriphCLKConfig+0x160>)

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800efe4:	4f0c      	ldr	r7, [pc, #48]	; (800f018 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800efe6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800efe8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800efec:	641a      	str	r2, [r3, #64]	; 0x40
 800efee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eff0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800eff4:	9301      	str	r3, [sp, #4]
 800eff6:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 800eff8:	683b      	ldr	r3, [r7, #0]
 800effa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800effe:	603b      	str	r3, [r7, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f000:	f7fa f940 	bl	8009284 <HAL_GetTick>
 800f004:	4680      	mov	r8, r0

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800f006:	e010      	b.n	800f02a <HAL_RCCEx_PeriphCLKConfig+0x17e>
 800f008:	1dfffff9 	.word	0x1dfffff9
 800f00c:	40023800 	.word	0x40023800
 800f010:	00020300 	.word	0x00020300
 800f014:	001c0300 	.word	0x001c0300
 800f018:	40007000 	.word	0x40007000
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800f01c:	f7fa f932 	bl	8009284 <HAL_GetTick>
 800f020:	eba0 0008 	sub.w	r0, r0, r8
 800f024:	2864      	cmp	r0, #100	; 0x64
 800f026:	f200 8286 	bhi.w	800f536 <HAL_RCCEx_PeriphCLKConfig+0x68a>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800f02a:	683b      	ldr	r3, [r7, #0]
 800f02c:	05db      	lsls	r3, r3, #23
 800f02e:	d5f5      	bpl.n	800f01c <HAL_RCCEx_PeriphCLKConfig+0x170>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800f030:	4fb0      	ldr	r7, [pc, #704]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800f032:	6b23      	ldr	r3, [r4, #48]	; 0x30
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800f034:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800f036:	f403 7140 	and.w	r1, r3, #768	; 0x300
 800f03a:	f412 7240 	ands.w	r2, r2, #768	; 0x300
 800f03e:	d011      	beq.n	800f064 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800f040:	4291      	cmp	r1, r2
 800f042:	d00f      	beq.n	800f064 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800f044:	6f3a      	ldr	r2, [r7, #112]	; 0x70

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800f046:	6f38      	ldr	r0, [r7, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800f048:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 800f04c:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 800f050:	6738      	str	r0, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800f052:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800f054:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 800f058:	6738      	str	r0, [r7, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800f05a:	673a      	str	r2, [r7, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800f05c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800f05e:	07d0      	lsls	r0, r2, #31
 800f060:	f100 836c 	bmi.w	800f73c <HAL_RCCEx_PeriphCLKConfig+0x890>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800f064:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 800f068:	f000 82c9 	beq.w	800f5fe <HAL_RCCEx_PeriphCLKConfig+0x752>
 800f06c:	49a1      	ldr	r1, [pc, #644]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800f06e:	688a      	ldr	r2, [r1, #8]
 800f070:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800f074:	608a      	str	r2, [r1, #8]
 800f076:	4a9f      	ldr	r2, [pc, #636]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800f078:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f07c:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800f07e:	430b      	orrs	r3, r1
 800f080:	6713      	str	r3, [r2, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800f082:	6823      	ldr	r3, [r4, #0]
 800f084:	06da      	lsls	r2, r3, #27
 800f086:	d510      	bpl.n	800f0aa <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 800f088:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 800f08a:	f037 7280 	bics.w	r2, r7, #16777216	; 0x1000000
 800f08e:	f040 82db 	bne.w	800f648 <HAL_RCCEx_PeriphCLKConfig+0x79c>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800f092:	4a98      	ldr	r2, [pc, #608]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800f094:	f8d2 008c 	ldr.w	r0, [r2, #140]	; 0x8c
 800f098:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
 800f09c:	f8c2 008c 	str.w	r0, [r2, #140]	; 0x8c
 800f0a0:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 800f0a4:	4339      	orrs	r1, r7
 800f0a6:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800f0aa:	045f      	lsls	r7, r3, #17
 800f0ac:	d50f      	bpl.n	800f0ce <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800f0ae:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800f0b0:	f431 3280 	bics.w	r2, r1, #65536	; 0x10000
 800f0b4:	d003      	beq.n	800f0be <HAL_RCCEx_PeriphCLKConfig+0x212>
 800f0b6:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800f0ba:	f040 8299 	bne.w	800f5f0 <HAL_RCCEx_PeriphCLKConfig+0x744>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800f0be:	488d      	ldr	r0, [pc, #564]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800f0c0:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800f0c4:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800f0c8:	430a      	orrs	r2, r1
 800f0ca:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800f0ce:	0418      	lsls	r0, r3, #16
 800f0d0:	d50f      	bpl.n	800f0f2 <HAL_RCCEx_PeriphCLKConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800f0d2:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800f0d4:	f431 2280 	bics.w	r2, r1, #262144	; 0x40000
 800f0d8:	d003      	beq.n	800f0e2 <HAL_RCCEx_PeriphCLKConfig+0x236>
 800f0da:	f5b1 2f00 	cmp.w	r1, #524288	; 0x80000
 800f0de:	f040 826a 	bne.w	800f5b6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800f0e2:	4884      	ldr	r0, [pc, #528]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800f0e4:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800f0e8:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800f0ec:	430a      	orrs	r2, r1
 800f0ee:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800f0f2:	03d9      	lsls	r1, r3, #15
 800f0f4:	d50f      	bpl.n	800f116 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800f0f6:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800f0f8:	f431 1280 	bics.w	r2, r1, #1048576	; 0x100000
 800f0fc:	d003      	beq.n	800f106 <HAL_RCCEx_PeriphCLKConfig+0x25a>
 800f0fe:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800f102:	f040 8260 	bne.w	800f5c6 <HAL_RCCEx_PeriphCLKConfig+0x71a>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800f106:	487b      	ldr	r0, [pc, #492]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800f108:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800f10c:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800f110:	430a      	orrs	r2, r1
 800f112:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800f116:	039a      	lsls	r2, r3, #14
 800f118:	d50f      	bpl.n	800f13a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 800f11a:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800f11c:	f431 0280 	bics.w	r2, r1, #4194304	; 0x400000
 800f120:	d003      	beq.n	800f12a <HAL_RCCEx_PeriphCLKConfig+0x27e>
 800f122:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800f126:	f040 825b 	bne.w	800f5e0 <HAL_RCCEx_PeriphCLKConfig+0x734>

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800f12a:	4872      	ldr	r0, [pc, #456]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800f12c:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800f130:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800f134:	430a      	orrs	r2, r1
 800f136:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800f13a:	065f      	lsls	r7, r3, #25
 800f13c:	d50b      	bpl.n	800f156 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800f13e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800f140:	2903      	cmp	r1, #3
 800f142:	f200 82b3 	bhi.w	800f6ac <HAL_RCCEx_PeriphCLKConfig+0x800>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800f146:	486b      	ldr	r0, [pc, #428]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800f148:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800f14c:	f022 0203 	bic.w	r2, r2, #3
 800f150:	430a      	orrs	r2, r1
 800f152:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800f156:	0618      	lsls	r0, r3, #24
 800f158:	d50c      	bpl.n	800f174 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800f15a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800f15c:	f031 020c 	bics.w	r2, r1, #12
 800f160:	f040 82b4 	bne.w	800f6cc <HAL_RCCEx_PeriphCLKConfig+0x820>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800f164:	4863      	ldr	r0, [pc, #396]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800f166:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800f16a:	f022 020c 	bic.w	r2, r2, #12
 800f16e:	430a      	orrs	r2, r1
 800f170:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800f174:	05d9      	lsls	r1, r3, #23
 800f176:	d50c      	bpl.n	800f192 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800f178:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800f17a:	f031 0230 	bics.w	r2, r1, #48	; 0x30
 800f17e:	f040 82ad 	bne.w	800f6dc <HAL_RCCEx_PeriphCLKConfig+0x830>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800f182:	485c      	ldr	r0, [pc, #368]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800f184:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800f188:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800f18c:	430a      	orrs	r2, r1
 800f18e:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800f192:	059a      	lsls	r2, r3, #22
 800f194:	d50c      	bpl.n	800f1b0 <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800f196:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800f198:	f031 02c0 	bics.w	r2, r1, #192	; 0xc0
 800f19c:	f040 82a6 	bne.w	800f6ec <HAL_RCCEx_PeriphCLKConfig+0x840>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800f1a0:	4854      	ldr	r0, [pc, #336]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800f1a2:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800f1a6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800f1aa:	430a      	orrs	r2, r1
 800f1ac:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800f1b0:	055f      	lsls	r7, r3, #21
 800f1b2:	d50c      	bpl.n	800f1ce <HAL_RCCEx_PeriphCLKConfig+0x322>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800f1b4:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800f1b6:	f431 7240 	bics.w	r2, r1, #768	; 0x300
 800f1ba:	f040 829f 	bne.w	800f6fc <HAL_RCCEx_PeriphCLKConfig+0x850>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800f1be:	484d      	ldr	r0, [pc, #308]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800f1c0:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800f1c4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800f1c8:	430a      	orrs	r2, r1
 800f1ca:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800f1ce:	0518      	lsls	r0, r3, #20
 800f1d0:	d50c      	bpl.n	800f1ec <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 800f1d2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800f1d4:	f431 6240 	bics.w	r2, r1, #3072	; 0xc00
 800f1d8:	f040 8298 	bne.w	800f70c <HAL_RCCEx_PeriphCLKConfig+0x860>

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800f1dc:	4845      	ldr	r0, [pc, #276]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800f1de:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800f1e2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800f1e6:	430a      	orrs	r2, r1
 800f1e8:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800f1ec:	04d9      	lsls	r1, r3, #19
 800f1ee:	d50c      	bpl.n	800f20a <HAL_RCCEx_PeriphCLKConfig+0x35e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 800f1f0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800f1f2:	f431 5240 	bics.w	r2, r1, #12288	; 0x3000
 800f1f6:	f040 8291 	bne.w	800f71c <HAL_RCCEx_PeriphCLKConfig+0x870>

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800f1fa:	483e      	ldr	r0, [pc, #248]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800f1fc:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800f200:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800f204:	430a      	orrs	r2, r1
 800f206:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800f20a:	049a      	lsls	r2, r3, #18
 800f20c:	d50c      	bpl.n	800f228 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 800f20e:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800f210:	f431 4240 	bics.w	r2, r1, #49152	; 0xc000
 800f214:	f040 828a 	bne.w	800f72c <HAL_RCCEx_PeriphCLKConfig+0x880>

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800f218:	4836      	ldr	r0, [pc, #216]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800f21a:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800f21e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800f222:	430a      	orrs	r2, r1
 800f224:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800f228:	025f      	lsls	r7, r3, #9
 800f22a:	d50c      	bpl.n	800f246 <HAL_RCCEx_PeriphCLKConfig+0x39a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 800f22c:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800f22e:	f031 6280 	bics.w	r2, r1, #67108864	; 0x4000000
 800f232:	f040 8222 	bne.w	800f67a <HAL_RCCEx_PeriphCLKConfig+0x7ce>

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800f236:	482f      	ldr	r0, [pc, #188]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800f238:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800f23c:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800f240:	430a      	orrs	r2, r1
 800f242:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800f246:	0298      	lsls	r0, r3, #10
 800f248:	d510      	bpl.n	800f26c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 800f24a:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800f24c:	f031 6200 	bics.w	r2, r1, #134217728	; 0x8000000
 800f250:	f040 821b 	bne.w	800f68a <HAL_RCCEx_PeriphCLKConfig+0x7de>

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800f254:	4827      	ldr	r0, [pc, #156]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 800f256:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800f25a:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
      pllsaiused = 1;
 800f25e:	bf08      	it	eq
 800f260:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800f262:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
 800f266:	430a      	orrs	r2, r1
 800f268:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 800f26c:	f013 0f08 	tst.w	r3, #8
 800f270:	bf18      	it	ne
 800f272:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800f274:	0359      	lsls	r1, r3, #13
 800f276:	d50c      	bpl.n	800f292 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800f278:	6f61      	ldr	r1, [r4, #116]	; 0x74
 800f27a:	f031 7240 	bics.w	r2, r1, #50331648	; 0x3000000
 800f27e:	f040 821d 	bne.w	800f6bc <HAL_RCCEx_PeriphCLKConfig+0x810>

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800f282:	481c      	ldr	r0, [pc, #112]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800f284:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800f288:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800f28c:	430a      	orrs	r2, r1
 800f28e:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800f292:	021a      	lsls	r2, r3, #8
 800f294:	d50d      	bpl.n	800f2b2 <HAL_RCCEx_PeriphCLKConfig+0x406>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 800f296:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800f29a:	f031 5280 	bics.w	r2, r1, #268435456	; 0x10000000
 800f29e:	f040 81fc 	bne.w	800f69a <HAL_RCCEx_PeriphCLKConfig+0x7ee>

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800f2a2:	4814      	ldr	r0, [pc, #80]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800f2a4:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800f2a8:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800f2ac:	430a      	orrs	r2, r1
 800f2ae:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800f2b2:	015f      	lsls	r7, r3, #5
 800f2b4:	d50d      	bpl.n	800f2d2 <HAL_RCCEx_PeriphCLKConfig+0x426>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
 800f2b6:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800f2ba:	f031 5200 	bics.w	r2, r1, #536870912	; 0x20000000
 800f2be:	f040 81ca 	bne.w	800f656 <HAL_RCCEx_PeriphCLKConfig+0x7aa>

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800f2c2:	480c      	ldr	r0, [pc, #48]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800f2c4:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800f2c8:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800f2cc:	430a      	orrs	r2, r1
 800f2ce:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800f2d2:	0118      	lsls	r0, r3, #4
 800f2d4:	d510      	bpl.n	800f2f8 <HAL_RCCEx_PeriphCLKConfig+0x44c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800f2d6:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800f2da:	f031 7200 	bics.w	r2, r1, #33554432	; 0x2000000
 800f2de:	f040 81c3 	bne.w	800f668 <HAL_RCCEx_PeriphCLKConfig+0x7bc>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800f2e2:	4804      	ldr	r0, [pc, #16]	; (800f2f4 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800f2e4:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800f2e8:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 800f2ec:	430a      	orrs	r2, r1
 800f2ee:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
 800f2f2:	e001      	b.n	800f2f8 <HAL_RCCEx_PeriphCLKConfig+0x44c>
 800f2f4:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800f2f8:	00d9      	lsls	r1, r3, #3
 800f2fa:	d50d      	bpl.n	800f318 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 800f2fc:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800f300:	f032 6380 	bics.w	r3, r2, #67108864	; 0x4000000
 800f304:	f040 8198 	bne.w	800f638 <HAL_RCCEx_PeriphCLKConfig+0x78c>

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800f308:	49b3      	ldr	r1, [pc, #716]	; (800f5d8 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 800f30a:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
 800f30e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800f312:	4313      	orrs	r3, r2
 800f314:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800f318:	2e01      	cmp	r6, #1
 800f31a:	d003      	beq.n	800f324 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800f31c:	6823      	ldr	r3, [r4, #0]
 800f31e:	019a      	lsls	r2, r3, #6
 800f320:	f140 8083 	bpl.w	800f42a <HAL_RCCEx_PeriphCLKConfig+0x57e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800f324:	4eac      	ldr	r6, [pc, #688]	; (800f5d8 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 800f326:	6833      	ldr	r3, [r6, #0]
 800f328:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800f32c:	6033      	str	r3, [r6, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f32e:	f7f9 ffa9 	bl	8009284 <HAL_GetTick>
 800f332:	4607      	mov	r7, r0

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800f334:	e005      	b.n	800f342 <HAL_RCCEx_PeriphCLKConfig+0x496>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800f336:	f7f9 ffa5 	bl	8009284 <HAL_GetTick>
 800f33a:	1bc0      	subs	r0, r0, r7
 800f33c:	2864      	cmp	r0, #100	; 0x64
 800f33e:	f200 80fa 	bhi.w	800f536 <HAL_RCCEx_PeriphCLKConfig+0x68a>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800f342:	6833      	ldr	r3, [r6, #0]
 800f344:	011b      	lsls	r3, r3, #4
 800f346:	d4f6      	bmi.n	800f336 <HAL_RCCEx_PeriphCLKConfig+0x48a>
        return HAL_TIMEOUT;
      }
    }

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 800f348:	6863      	ldr	r3, [r4, #4]
 800f34a:	3b32      	subs	r3, #50	; 0x32
 800f34c:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800f350:	f200 816c 	bhi.w	800f62c <HAL_RCCEx_PeriphCLKConfig+0x780>

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800f354:	6823      	ldr	r3, [r4, #0]
 800f356:	07df      	lsls	r7, r3, #31
 800f358:	d517      	bpl.n	800f38a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800f35a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800f35c:	b9aa      	cbnz	r2, 800f38a <HAL_RCCEx_PeriphCLKConfig+0x4de>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800f35e:	68a7      	ldr	r7, [r4, #8]
 800f360:	1eba      	subs	r2, r7, #2
 800f362:	2a05      	cmp	r2, #5
 800f364:	f200 820c 	bhi.w	800f780 <HAL_RCCEx_PeriphCLKConfig+0x8d4>

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800f368:	499b      	ldr	r1, [pc, #620]	; (800f5d8 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800f36a:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800f36c:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800f370:	f8d1 6084 	ldr.w	r6, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800f374:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 800f378:	f006 6670 	and.w	r6, r6, #251658240	; 0xf000000
 800f37c:	4332      	orrs	r2, r6
 800f37e:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 800f382:	ea42 7207 	orr.w	r2, r2, r7, lsl #28
 800f386:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800f38a:	031e      	lsls	r6, r3, #12
 800f38c:	f100 80e9 	bmi.w	800f562 <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 800f390:	02d8      	lsls	r0, r3, #11
 800f392:	d504      	bpl.n	800f39e <HAL_RCCEx_PeriphCLKConfig+0x4f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800f394:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800f396:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800f39a:	f000 80e7 	beq.w	800f56c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800f39e:	01d9      	lsls	r1, r3, #7
 800f3a0:	d514      	bpl.n	800f3cc <HAL_RCCEx_PeriphCLKConfig+0x520>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800f3a2:	6927      	ldr	r7, [r4, #16]
 800f3a4:	2f03      	cmp	r7, #3
 800f3a6:	f200 81f9 	bhi.w	800f79c <HAL_RCCEx_PeriphCLKConfig+0x8f0>

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800f3aa:	498b      	ldr	r1, [pc, #556]	; (800f5d8 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800f3ac:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800f3ae:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800f3b2:	f8d1 6084 	ldr.w	r6, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800f3b6:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800f3ba:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 800f3be:	4332      	orrs	r2, r6
 800f3c0:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 800f3c4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800f3c8:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800f3cc:	019a      	lsls	r2, r3, #6
 800f3ce:	d51a      	bpl.n	800f406 <HAL_RCCEx_PeriphCLKConfig+0x55a>
    {
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800f3d0:	6923      	ldr	r3, [r4, #16]
 800f3d2:	2b03      	cmp	r3, #3
 800f3d4:	f200 81dc 	bhi.w	800f790 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800f3d8:	68a3      	ldr	r3, [r4, #8]
 800f3da:	3b02      	subs	r3, #2
 800f3dc:	2b05      	cmp	r3, #5
 800f3de:	f200 81ec 	bhi.w	800f7ba <HAL_RCCEx_PeriphCLKConfig+0x90e>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800f3e2:	68e2      	ldr	r2, [r4, #12]
 800f3e4:	1e93      	subs	r3, r2, #2
 800f3e6:	2b0d      	cmp	r3, #13
 800f3e8:	f200 81e0 	bhi.w	800f7ac <HAL_RCCEx_PeriphCLKConfig+0x900>

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800f3ec:	6923      	ldr	r3, [r4, #16]
 800f3ee:	6861      	ldr	r1, [r4, #4]
 800f3f0:	041b      	lsls	r3, r3, #16
 800f3f2:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800f3f6:	68a1      	ldr	r1, [r4, #8]
 800f3f8:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800f3fc:	4976      	ldr	r1, [pc, #472]	; (800f5d8 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 800f3fe:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800f402:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800f406:	4e74      	ldr	r6, [pc, #464]	; (800f5d8 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 800f408:	6833      	ldr	r3, [r6, #0]
 800f40a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800f40e:	6033      	str	r3, [r6, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f410:	f7f9 ff38 	bl	8009284 <HAL_GetTick>
 800f414:	4607      	mov	r7, r0

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800f416:	e005      	b.n	800f424 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800f418:	f7f9 ff34 	bl	8009284 <HAL_GetTick>
 800f41c:	1bc0      	subs	r0, r0, r7
 800f41e:	2864      	cmp	r0, #100	; 0x64
 800f420:	f200 8089 	bhi.w	800f536 <HAL_RCCEx_PeriphCLKConfig+0x68a>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800f424:	6833      	ldr	r3, [r6, #0]
 800f426:	011b      	lsls	r3, r3, #4
 800f428:	d5f6      	bpl.n	800f418 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800f42a:	2d01      	cmp	r5, #1
 800f42c:	d003      	beq.n	800f436 <HAL_RCCEx_PeriphCLKConfig+0x58a>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800f42e:	2000      	movs	r0, #0
}
 800f430:	b003      	add	sp, #12
 800f432:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PLLSAI_DISABLE();
 800f436:	4d68      	ldr	r5, [pc, #416]	; (800f5d8 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 800f438:	682b      	ldr	r3, [r5, #0]
 800f43a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800f43e:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800f440:	f7f9 ff20 	bl	8009284 <HAL_GetTick>
 800f444:	4606      	mov	r6, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800f446:	e004      	b.n	800f452 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800f448:	f7f9 ff1c 	bl	8009284 <HAL_GetTick>
 800f44c:	1b80      	subs	r0, r0, r6
 800f44e:	2864      	cmp	r0, #100	; 0x64
 800f450:	d871      	bhi.n	800f536 <HAL_RCCEx_PeriphCLKConfig+0x68a>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800f452:	682b      	ldr	r3, [r5, #0]
 800f454:	009f      	lsls	r7, r3, #2
 800f456:	d4f7      	bmi.n	800f448 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 800f458:	6963      	ldr	r3, [r4, #20]
 800f45a:	3b32      	subs	r3, #50	; 0x32
 800f45c:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800f460:	f200 81b9 	bhi.w	800f7d6 <HAL_RCCEx_PeriphCLKConfig+0x92a>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800f464:	6823      	ldr	r3, [r4, #0]
 800f466:	031d      	lsls	r5, r3, #12
 800f468:	f140 81ad 	bpl.w	800f7c6 <HAL_RCCEx_PeriphCLKConfig+0x91a>
 800f46c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800f46e:	2a00      	cmp	r2, #0
 800f470:	f040 81a9 	bne.w	800f7c6 <HAL_RCCEx_PeriphCLKConfig+0x91a>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 800f474:	69a3      	ldr	r3, [r4, #24]
 800f476:	3b02      	subs	r3, #2
 800f478:	2b0d      	cmp	r3, #13
 800f47a:	f200 81d5 	bhi.w	800f828 <HAL_RCCEx_PeriphCLKConfig+0x97c>
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 800f47e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800f480:	1e59      	subs	r1, r3, #1
 800f482:	291f      	cmp	r1, #31
 800f484:	f200 81c8 	bhi.w	800f818 <HAL_RCCEx_PeriphCLKConfig+0x96c>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800f488:	4a53      	ldr	r2, [pc, #332]	; (800f5d8 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 800f48a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800f48e:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800f492:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800f496:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 800f49a:	4303      	orrs	r3, r0
 800f49c:	6960      	ldr	r0, [r4, #20]
 800f49e:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800f4a2:	69a0      	ldr	r0, [r4, #24]
 800f4a4:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800f4a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800f4ac:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800f4b0:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 800f4b4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800f4b8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800f4bc:	6823      	ldr	r3, [r4, #0]
 800f4be:	0299      	lsls	r1, r3, #10
 800f4c0:	d504      	bpl.n	800f4cc <HAL_RCCEx_PeriphCLKConfig+0x620>
 800f4c2:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800f4c4:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
 800f4c8:	f000 818b 	beq.w	800f7e2 <HAL_RCCEx_PeriphCLKConfig+0x936>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800f4cc:	071a      	lsls	r2, r3, #28
 800f4ce:	d522      	bpl.n	800f516 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 800f4d0:	69e3      	ldr	r3, [r4, #28]
 800f4d2:	3b02      	subs	r3, #2
 800f4d4:	2b05      	cmp	r3, #5
 800f4d6:	f200 8199 	bhi.w	800f80c <HAL_RCCEx_PeriphCLKConfig+0x960>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 800f4da:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800f4dc:	f430 3340 	bics.w	r3, r0, #196608	; 0x30000
 800f4e0:	f040 81a8 	bne.w	800f834 <HAL_RCCEx_PeriphCLKConfig+0x988>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800f4e4:	4a3c      	ldr	r2, [pc, #240]	; (800f5d8 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800f4e6:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800f4e8:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800f4ec:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800f4f0:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 800f4f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800f4f8:	430b      	orrs	r3, r1
 800f4fa:	69e1      	ldr	r1, [r4, #28]
 800f4fc:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 800f500:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800f504:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800f508:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800f50c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800f510:	4303      	orrs	r3, r0
 800f512:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 800f516:	4c30      	ldr	r4, [pc, #192]	; (800f5d8 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 800f518:	6823      	ldr	r3, [r4, #0]
 800f51a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f51e:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 800f520:	f7f9 feb0 	bl	8009284 <HAL_GetTick>
 800f524:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800f526:	6823      	ldr	r3, [r4, #0]
 800f528:	009b      	lsls	r3, r3, #2
 800f52a:	d480      	bmi.n	800f42e <HAL_RCCEx_PeriphCLKConfig+0x582>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800f52c:	f7f9 feaa 	bl	8009284 <HAL_GetTick>
 800f530:	1b40      	subs	r0, r0, r5
 800f532:	2864      	cmp	r0, #100	; 0x64
 800f534:	d9f7      	bls.n	800f526 <HAL_RCCEx_PeriphCLKConfig+0x67a>
        return HAL_TIMEOUT;
 800f536:	2003      	movs	r0, #3
}
 800f538:	b003      	add	sp, #12
 800f53a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800f53e:	2172      	movs	r1, #114	; 0x72
 800f540:	4826      	ldr	r0, [pc, #152]	; (800f5dc <HAL_RCCEx_PeriphCLKConfig+0x730>)
 800f542:	f7f6 f94f 	bl	80057e4 <assert_failed>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800f546:	6823      	ldr	r3, [r4, #0]
 800f548:	e4ba      	b.n	800eec0 <HAL_RCCEx_PeriphCLKConfig+0x14>
      plli2sused = 1;
 800f54a:	2601      	movs	r6, #1
 800f54c:	e4fa      	b.n	800ef44 <HAL_RCCEx_PeriphCLKConfig+0x98>
  uint32_t pllsaiused = 0;
 800f54e:	2500      	movs	r5, #0
      plli2sused = 1;
 800f550:	2601      	movs	r6, #1
 800f552:	e4e0      	b.n	800ef16 <HAL_RCCEx_PeriphCLKConfig+0x6a>
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 800f554:	2178      	movs	r1, #120	; 0x78
 800f556:	4821      	ldr	r0, [pc, #132]	; (800f5dc <HAL_RCCEx_PeriphCLKConfig+0x730>)
 800f558:	f7f6 f944 	bl	80057e4 <assert_failed>
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800f55c:	6b66      	ldr	r6, [r4, #52]	; 0x34
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800f55e:	6823      	ldr	r3, [r4, #0]
 800f560:	e4b6      	b.n	800eed0 <HAL_RCCEx_PeriphCLKConfig+0x24>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800f562:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800f564:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800f568:	f47f af12 	bne.w	800f390 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800f56c:	68e3      	ldr	r3, [r4, #12]
 800f56e:	3b02      	subs	r3, #2
 800f570:	2b0d      	cmp	r3, #13
 800f572:	f200 80f7 	bhi.w	800f764 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 800f576:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f578:	1e59      	subs	r1, r3, #1
 800f57a:	291f      	cmp	r1, #31
 800f57c:	f200 80f8 	bhi.w	800f770 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800f580:	4a15      	ldr	r2, [pc, #84]	; (800f5d8 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 800f582:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800f586:	f8d2 0084 	ldr.w	r0, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800f58a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800f58e:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 800f592:	4303      	orrs	r3, r0
 800f594:	6860      	ldr	r0, [r4, #4]
 800f596:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800f59a:	68e0      	ldr	r0, [r4, #12]
 800f59c:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800f5a0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800f5a4:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800f5a8:	f023 031f 	bic.w	r3, r3, #31
 800f5ac:	430b      	orrs	r3, r1
 800f5ae:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800f5b2:	6823      	ldr	r3, [r4, #0]
 800f5b4:	e6f3      	b.n	800f39e <HAL_RCCEx_PeriphCLKConfig+0x4f2>
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800f5b6:	f240 1105 	movw	r1, #261	; 0x105
 800f5ba:	4808      	ldr	r0, [pc, #32]	; (800f5dc <HAL_RCCEx_PeriphCLKConfig+0x730>)
 800f5bc:	f7f6 f912 	bl	80057e4 <assert_failed>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800f5c0:	6ea1      	ldr	r1, [r4, #104]	; 0x68
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800f5c2:	6823      	ldr	r3, [r4, #0]
 800f5c4:	e58d      	b.n	800f0e2 <HAL_RCCEx_PeriphCLKConfig+0x236>
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800f5c6:	f240 110f 	movw	r1, #271	; 0x10f
 800f5ca:	4804      	ldr	r0, [pc, #16]	; (800f5dc <HAL_RCCEx_PeriphCLKConfig+0x730>)
 800f5cc:	f7f6 f90a 	bl	80057e4 <assert_failed>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800f5d0:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800f5d2:	6823      	ldr	r3, [r4, #0]
 800f5d4:	e597      	b.n	800f106 <HAL_RCCEx_PeriphCLKConfig+0x25a>
 800f5d6:	bf00      	nop
 800f5d8:	40023800 	.word	0x40023800
 800f5dc:	0802e3e8 	.word	0x0802e3e8
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 800f5e0:	f240 1119 	movw	r1, #281	; 0x119
 800f5e4:	489e      	ldr	r0, [pc, #632]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f5e6:	f7f6 f8fd 	bl	80057e4 <assert_failed>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800f5ea:	6f21      	ldr	r1, [r4, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800f5ec:	6823      	ldr	r3, [r4, #0]
 800f5ee:	e59c      	b.n	800f12a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800f5f0:	21fb      	movs	r1, #251	; 0xfb
 800f5f2:	489b      	ldr	r0, [pc, #620]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f5f4:	f7f6 f8f6 	bl	80057e4 <assert_failed>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800f5f8:	6e61      	ldr	r1, [r4, #100]	; 0x64
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800f5fa:	6823      	ldr	r3, [r4, #0]
 800f5fc:	e55f      	b.n	800f0be <HAL_RCCEx_PeriphCLKConfig+0x212>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800f5fe:	4899      	ldr	r0, [pc, #612]	; (800f864 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800f600:	4999      	ldr	r1, [pc, #612]	; (800f868 <HAL_RCCEx_PeriphCLKConfig+0x9bc>)
 800f602:	6882      	ldr	r2, [r0, #8]
 800f604:	4019      	ands	r1, r3
 800f606:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800f60a:	430a      	orrs	r2, r1
 800f60c:	6082      	str	r2, [r0, #8]
 800f60e:	e532      	b.n	800f076 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 800f610:	2188      	movs	r1, #136	; 0x88
 800f612:	4893      	ldr	r0, [pc, #588]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f614:	f7f6 f8e6 	bl	80057e4 <assert_failed>
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800f618:	6be5      	ldr	r5, [r4, #60]	; 0x3c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800f61a:	6823      	ldr	r3, [r4, #0]
 800f61c:	e46b      	b.n	800eef6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 800f61e:	219c      	movs	r1, #156	; 0x9c
 800f620:	488f      	ldr	r0, [pc, #572]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f622:	f7f6 f8df 	bl	80057e4 <assert_failed>
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800f626:	6c21      	ldr	r1, [r4, #64]	; 0x40
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800f628:	6823      	ldr	r3, [r4, #0]
 800f62a:	e47b      	b.n	800ef24 <HAL_RCCEx_PeriphCLKConfig+0x78>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 800f62c:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 800f630:	488b      	ldr	r0, [pc, #556]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f632:	f7f6 f8d7 	bl	80057e4 <assert_failed>
 800f636:	e68d      	b.n	800f354 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 800f638:	f44f 71df 	mov.w	r1, #446	; 0x1be
 800f63c:	4888      	ldr	r0, [pc, #544]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f63e:	f7f6 f8d1 	bl	80057e4 <assert_failed>
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800f642:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800f646:	e65f      	b.n	800f308 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 800f648:	21f1      	movs	r1, #241	; 0xf1
 800f64a:	4885      	ldr	r0, [pc, #532]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f64c:	f7f6 f8ca 	bl	80057e4 <assert_failed>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800f650:	6ba7      	ldr	r7, [r4, #56]	; 0x38
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800f652:	6823      	ldr	r3, [r4, #0]
 800f654:	e51d      	b.n	800f092 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
 800f656:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f65a:	4881      	ldr	r0, [pc, #516]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f65c:	f7f6 f8c2 	bl	80057e4 <assert_failed>
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800f660:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800f664:	6823      	ldr	r3, [r4, #0]
 800f666:	e62c      	b.n	800f2c2 <HAL_RCCEx_PeriphCLKConfig+0x416>
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800f668:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 800f66c:	487c      	ldr	r0, [pc, #496]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f66e:	f7f6 f8b9 	bl	80057e4 <assert_failed>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800f672:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800f676:	6823      	ldr	r3, [r4, #0]
 800f678:	e633      	b.n	800f2e2 <HAL_RCCEx_PeriphCLKConfig+0x436>
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 800f67a:	f240 1173 	movw	r1, #371	; 0x173
 800f67e:	4878      	ldr	r0, [pc, #480]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f680:	f7f6 f8b0 	bl	80057e4 <assert_failed>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800f684:	6fa1      	ldr	r1, [r4, #120]	; 0x78
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800f686:	6823      	ldr	r3, [r4, #0]
 800f688:	e5d5      	b.n	800f236 <HAL_RCCEx_PeriphCLKConfig+0x38a>
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 800f68a:	f240 117d 	movw	r1, #381	; 0x17d
 800f68e:	4874      	ldr	r0, [pc, #464]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f690:	f7f6 f8a8 	bl	80057e4 <assert_failed>
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800f694:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800f696:	6823      	ldr	r3, [r4, #0]
 800f698:	e5dc      	b.n	800f254 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 800f69a:	f240 119f 	movw	r1, #415	; 0x19f
 800f69e:	4870      	ldr	r0, [pc, #448]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f6a0:	f7f6 f8a0 	bl	80057e4 <assert_failed>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800f6a4:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800f6a8:	6823      	ldr	r3, [r4, #0]
 800f6aa:	e5fa      	b.n	800f2a2 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800f6ac:	f240 1123 	movw	r1, #291	; 0x123
 800f6b0:	486b      	ldr	r0, [pc, #428]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f6b2:	f7f6 f897 	bl	80057e4 <assert_failed>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800f6b6:	6c61      	ldr	r1, [r4, #68]	; 0x44
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800f6b8:	6823      	ldr	r3, [r4, #0]
 800f6ba:	e544      	b.n	800f146 <HAL_RCCEx_PeriphCLKConfig+0x29a>
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800f6bc:	f240 1195 	movw	r1, #405	; 0x195
 800f6c0:	4867      	ldr	r0, [pc, #412]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f6c2:	f7f6 f88f 	bl	80057e4 <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800f6c6:	6f61      	ldr	r1, [r4, #116]	; 0x74
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800f6c8:	6823      	ldr	r3, [r4, #0]
 800f6ca:	e5da      	b.n	800f282 <HAL_RCCEx_PeriphCLKConfig+0x3d6>
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800f6cc:	f240 112d 	movw	r1, #301	; 0x12d
 800f6d0:	4863      	ldr	r0, [pc, #396]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f6d2:	f7f6 f887 	bl	80057e4 <assert_failed>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800f6d6:	6ca1      	ldr	r1, [r4, #72]	; 0x48
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800f6d8:	6823      	ldr	r3, [r4, #0]
 800f6da:	e543      	b.n	800f164 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800f6dc:	f240 1137 	movw	r1, #311	; 0x137
 800f6e0:	485f      	ldr	r0, [pc, #380]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f6e2:	f7f6 f87f 	bl	80057e4 <assert_failed>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800f6e6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800f6e8:	6823      	ldr	r3, [r4, #0]
 800f6ea:	e54a      	b.n	800f182 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800f6ec:	f240 1141 	movw	r1, #321	; 0x141
 800f6f0:	485b      	ldr	r0, [pc, #364]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f6f2:	f7f6 f877 	bl	80057e4 <assert_failed>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800f6f6:	6d21      	ldr	r1, [r4, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800f6f8:	6823      	ldr	r3, [r4, #0]
 800f6fa:	e551      	b.n	800f1a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800f6fc:	f240 114b 	movw	r1, #331	; 0x14b
 800f700:	4857      	ldr	r0, [pc, #348]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f702:	f7f6 f86f 	bl	80057e4 <assert_failed>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800f706:	6d61      	ldr	r1, [r4, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800f708:	6823      	ldr	r3, [r4, #0]
 800f70a:	e558      	b.n	800f1be <HAL_RCCEx_PeriphCLKConfig+0x312>
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 800f70c:	f240 1155 	movw	r1, #341	; 0x155
 800f710:	4853      	ldr	r0, [pc, #332]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f712:	f7f6 f867 	bl	80057e4 <assert_failed>
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800f716:	6da1      	ldr	r1, [r4, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800f718:	6823      	ldr	r3, [r4, #0]
 800f71a:	e55f      	b.n	800f1dc <HAL_RCCEx_PeriphCLKConfig+0x330>
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 800f71c:	f240 115f 	movw	r1, #351	; 0x15f
 800f720:	484f      	ldr	r0, [pc, #316]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f722:	f7f6 f85f 	bl	80057e4 <assert_failed>
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800f726:	6de1      	ldr	r1, [r4, #92]	; 0x5c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800f728:	6823      	ldr	r3, [r4, #0]
 800f72a:	e566      	b.n	800f1fa <HAL_RCCEx_PeriphCLKConfig+0x34e>
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 800f72c:	f240 1169 	movw	r1, #361	; 0x169
 800f730:	484b      	ldr	r0, [pc, #300]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f732:	f7f6 f857 	bl	80057e4 <assert_failed>
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800f736:	6e21      	ldr	r1, [r4, #96]	; 0x60
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800f738:	6823      	ldr	r3, [r4, #0]
 800f73a:	e56d      	b.n	800f218 <HAL_RCCEx_PeriphCLKConfig+0x36c>
        tickstart = HAL_GetTick();
 800f73c:	f7f9 fda2 	bl	8009284 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f740:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800f744:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f746:	e006      	b.n	800f756 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f748:	f7f9 fd9c 	bl	8009284 <HAL_GetTick>
 800f74c:	eba0 0008 	sub.w	r0, r0, r8
 800f750:	4548      	cmp	r0, r9
 800f752:	f63f aef0 	bhi.w	800f536 <HAL_RCCEx_PeriphCLKConfig+0x68a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f756:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f758:	0799      	lsls	r1, r3, #30
 800f75a:	d5f5      	bpl.n	800f748 <HAL_RCCEx_PeriphCLKConfig+0x89c>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800f75c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800f75e:	f403 7140 	and.w	r1, r3, #768	; 0x300
 800f762:	e47f      	b.n	800f064 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800f764:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 800f768:	483d      	ldr	r0, [pc, #244]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f76a:	f7f6 f83b 	bl	80057e4 <assert_failed>
 800f76e:	e702      	b.n	800f576 <HAL_RCCEx_PeriphCLKConfig+0x6ca>
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 800f770:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 800f774:	483a      	ldr	r0, [pc, #232]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f776:	f7f6 f835 	bl	80057e4 <assert_failed>
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800f77a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f77c:	1e59      	subs	r1, r3, #1
 800f77e:	e6ff      	b.n	800f580 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800f780:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 800f784:	4836      	ldr	r0, [pc, #216]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f786:	f7f6 f82d 	bl	80057e4 <assert_failed>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800f78a:	68a7      	ldr	r7, [r4, #8]
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800f78c:	6823      	ldr	r3, [r4, #0]
 800f78e:	e5eb      	b.n	800f368 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800f790:	f44f 7105 	mov.w	r1, #532	; 0x214
 800f794:	4832      	ldr	r0, [pc, #200]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f796:	f7f6 f825 	bl	80057e4 <assert_failed>
 800f79a:	e61d      	b.n	800f3d8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800f79c:	f240 2105 	movw	r1, #517	; 0x205
 800f7a0:	482f      	ldr	r0, [pc, #188]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f7a2:	f7f6 f81f 	bl	80057e4 <assert_failed>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800f7a6:	6927      	ldr	r7, [r4, #16]
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800f7a8:	6823      	ldr	r3, [r4, #0]
 800f7aa:	e5fe      	b.n	800f3aa <HAL_RCCEx_PeriphCLKConfig+0x4fe>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800f7ac:	f240 2116 	movw	r1, #534	; 0x216
 800f7b0:	482b      	ldr	r0, [pc, #172]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f7b2:	f7f6 f817 	bl	80057e4 <assert_failed>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800f7b6:	68e2      	ldr	r2, [r4, #12]
 800f7b8:	e618      	b.n	800f3ec <HAL_RCCEx_PeriphCLKConfig+0x540>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800f7ba:	f240 2115 	movw	r1, #533	; 0x215
 800f7be:	4828      	ldr	r0, [pc, #160]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f7c0:	f7f6 f810 	bl	80057e4 <assert_failed>
 800f7c4:	e60d      	b.n	800f3e2 <HAL_RCCEx_PeriphCLKConfig+0x536>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800f7c6:	02d8      	lsls	r0, r3, #11
 800f7c8:	f57f ae79 	bpl.w	800f4be <HAL_RCCEx_PeriphCLKConfig+0x612>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800f7cc:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800f7ce:	2a00      	cmp	r2, #0
 800f7d0:	f47f ae75 	bne.w	800f4be <HAL_RCCEx_PeriphCLKConfig+0x612>
 800f7d4:	e64e      	b.n	800f474 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 800f7d6:	f44f 7111 	mov.w	r1, #580	; 0x244
 800f7da:	4821      	ldr	r0, [pc, #132]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f7dc:	f7f6 f802 	bl	80057e4 <assert_failed>
 800f7e0:	e640      	b.n	800f464 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 800f7e2:	6a20      	ldr	r0, [r4, #32]
 800f7e4:	2803      	cmp	r0, #3
 800f7e6:	d82c      	bhi.n	800f842 <HAL_RCCEx_PeriphCLKConfig+0x996>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800f7e8:	491e      	ldr	r1, [pc, #120]	; (800f864 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800f7ea:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800f7ee:	f8d1 5088 	ldr.w	r5, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800f7f2:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800f7f6:	f005 45e0 	and.w	r5, r5, #1879048192	; 0x70000000
 800f7fa:	432a      	orrs	r2, r5
 800f7fc:	6965      	ldr	r5, [r4, #20]
 800f7fe:	ea42 1285 	orr.w	r2, r2, r5, lsl #6
 800f802:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800f806:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
 800f80a:	e65f      	b.n	800f4cc <HAL_RCCEx_PeriphCLKConfig+0x620>
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 800f80c:	f240 216f 	movw	r1, #623	; 0x26f
 800f810:	4813      	ldr	r0, [pc, #76]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f812:	f7f5 ffe7 	bl	80057e4 <assert_failed>
 800f816:	e660      	b.n	800f4da <HAL_RCCEx_PeriphCLKConfig+0x62e>
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 800f818:	f240 214d 	movw	r1, #589	; 0x24d
 800f81c:	4810      	ldr	r0, [pc, #64]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f81e:	f7f5 ffe1 	bl	80057e4 <assert_failed>
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800f822:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800f824:	1e59      	subs	r1, r3, #1
 800f826:	e62f      	b.n	800f488 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 800f828:	f240 214b 	movw	r1, #587	; 0x24b
 800f82c:	480c      	ldr	r0, [pc, #48]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f82e:	f7f5 ffd9 	bl	80057e4 <assert_failed>
 800f832:	e624      	b.n	800f47e <HAL_RCCEx_PeriphCLKConfig+0x5d2>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 800f834:	480a      	ldr	r0, [pc, #40]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f836:	f44f 711c 	mov.w	r1, #624	; 0x270
 800f83a:	f7f5 ffd3 	bl	80057e4 <assert_failed>
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800f83e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800f840:	e650      	b.n	800f4e4 <HAL_RCCEx_PeriphCLKConfig+0x638>
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 800f842:	4807      	ldr	r0, [pc, #28]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f844:	f44f 7118 	mov.w	r1, #608	; 0x260
 800f848:	f7f5 ffcc 	bl	80057e4 <assert_failed>
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800f84c:	6a20      	ldr	r0, [r4, #32]
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800f84e:	6823      	ldr	r3, [r4, #0]
 800f850:	e7ca      	b.n	800f7e8 <HAL_RCCEx_PeriphCLKConfig+0x93c>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800f852:	21b7      	movs	r1, #183	; 0xb7
 800f854:	4802      	ldr	r0, [pc, #8]	; (800f860 <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800f856:	f7f5 ffc5 	bl	80057e4 <assert_failed>
 800f85a:	f7ff bbc2 	b.w	800efe2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800f85e:	bf00      	nop
 800f860:	0802e3e8 	.word	0x0802e3e8
 800f864:	40023800 	.word	0x40023800
 800f868:	0ffffcff 	.word	0x0ffffcff

0800f86c <HAL_RNG_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800f86c:	b308      	cbz	r0, 800f8b2 <HAL_RNG_Init+0x46>
  {
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_RNG_ALL_INSTANCE(hrng->Instance));
 800f86e:	4b12      	ldr	r3, [pc, #72]	; (800f8b8 <HAL_RNG_Init+0x4c>)
 800f870:	6802      	ldr	r2, [r0, #0]
 800f872:	429a      	cmp	r2, r3
{
 800f874:	b510      	push	{r4, lr}
 800f876:	4604      	mov	r4, r0
  assert_param(IS_RNG_ALL_INSTANCE(hrng->Instance));
 800f878:	d003      	beq.n	800f882 <HAL_RNG_Init+0x16>
 800f87a:	21a3      	movs	r1, #163	; 0xa3
 800f87c:	480f      	ldr	r0, [pc, #60]	; (800f8bc <HAL_RNG_Init+0x50>)
 800f87e:	f7f5 ffb1 	bl	80057e4 <assert_failed>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800f882:	7963      	ldrb	r3, [r4, #5]
 800f884:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800f888:	b173      	cbz	r3, 800f8a8 <HAL_RNG_Init+0x3c>
  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800f88a:	6821      	ldr	r1, [r4, #0]
  hrng->State = HAL_RNG_STATE_BUSY;
 800f88c:	2302      	movs	r3, #2

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800f88e:	2200      	movs	r2, #0
  hrng->State = HAL_RNG_STATE_READY;
 800f890:	f04f 0c01 	mov.w	ip, #1
  hrng->State = HAL_RNG_STATE_BUSY;
 800f894:	7163      	strb	r3, [r4, #5]
  __HAL_RNG_ENABLE(hrng);
 800f896:	680b      	ldr	r3, [r1, #0]

  /* Return function status */
  return HAL_OK;
 800f898:	4610      	mov	r0, r2
  __HAL_RNG_ENABLE(hrng);
 800f89a:	f043 0304 	orr.w	r3, r3, #4
 800f89e:	600b      	str	r3, [r1, #0]
  hrng->State = HAL_RNG_STATE_READY;
 800f8a0:	f884 c005 	strb.w	ip, [r4, #5]
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800f8a4:	60a2      	str	r2, [r4, #8]
}
 800f8a6:	bd10      	pop	{r4, pc}
    HAL_RNG_MspInit(hrng);
 800f8a8:	4620      	mov	r0, r4
    hrng->Lock = HAL_UNLOCKED;
 800f8aa:	7122      	strb	r2, [r4, #4]
    HAL_RNG_MspInit(hrng);
 800f8ac:	f7f7 feda 	bl	8007664 <HAL_RNG_MspInit>
 800f8b0:	e7eb      	b.n	800f88a <HAL_RNG_Init+0x1e>
    return HAL_ERROR;
 800f8b2:	2001      	movs	r0, #1
}
 800f8b4:	4770      	bx	lr
 800f8b6:	bf00      	nop
 800f8b8:	50060800 	.word	0x50060800
 800f8bc:	0802e424 	.word	0x0802e424

0800f8c0 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 800f8c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f8c2:	460c      	mov	r4, r1
 800f8c4:	4615      	mov	r5, r2
 800f8c6:	b083      	sub	sp, #12
 800f8c8:	4606      	mov	r6, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800f8ca:	4425      	add	r5, r4
 800f8cc:	f7f9 fcda 	bl	8009284 <HAL_GetTick>
 800f8d0:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 800f8d2:	f7f9 fcd7 	bl	8009284 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800f8d6:	4b25      	ldr	r3, [pc, #148]	; (800f96c <SPI_WaitFlagStateUntilTimeout.constprop.0+0xac>)
  tmp_tickstart = HAL_GetTick();
 800f8d8:	4607      	mov	r7, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800f8da:	681b      	ldr	r3, [r3, #0]
 800f8dc:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 800f8e0:	fb05 f303 	mul.w	r3, r5, r3
 800f8e4:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f8e6:	6832      	ldr	r2, [r6, #0]
 800f8e8:	e001      	b.n	800f8ee <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2e>
  {
    if (Timeout != HAL_MAX_DELAY)
 800f8ea:	1c63      	adds	r3, r4, #1
 800f8ec:	d106      	bne.n	800f8fc <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3c>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f8ee:	6893      	ldr	r3, [r2, #8]
 800f8f0:	f013 0380 	ands.w	r3, r3, #128	; 0x80
 800f8f4:	d1f9      	bne.n	800f8ea <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2a>
      }
      count--;
    }
  }

  return HAL_OK;
 800f8f6:	4618      	mov	r0, r3
}
 800f8f8:	b003      	add	sp, #12
 800f8fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f8fc:	f7f9 fcc2 	bl	8009284 <HAL_GetTick>
 800f900:	1bc0      	subs	r0, r0, r7
 800f902:	42a8      	cmp	r0, r5
 800f904:	d208      	bcs.n	800f918 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x58>
      if (count == 0U)
 800f906:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 800f908:	2b00      	cmp	r3, #0
      count--;
 800f90a:	9b01      	ldr	r3, [sp, #4]
 800f90c:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 800f910:	bf08      	it	eq
 800f912:	2500      	moveq	r5, #0
      count--;
 800f914:	9301      	str	r3, [sp, #4]
 800f916:	e7e6      	b.n	800f8e6 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x26>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f918:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f91c:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f91e:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f922:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800f926:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f928:	d014      	beq.n	800f954 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x94>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f92a:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 800f92c:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800f930:	d007      	beq.n	800f942 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x82>
        hspi->State = HAL_SPI_STATE_READY;
 800f932:	2101      	movs	r1, #1
        __HAL_UNLOCK(hspi);
 800f934:	2200      	movs	r2, #0
        return HAL_TIMEOUT;
 800f936:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 800f938:	f886 105d 	strb.w	r1, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 800f93c:	f886 205c 	strb.w	r2, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 800f940:	e7da      	b.n	800f8f8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x38>
          SPI_RESET_CRC(hspi);
 800f942:	681a      	ldr	r2, [r3, #0]
 800f944:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800f948:	601a      	str	r2, [r3, #0]
 800f94a:	681a      	ldr	r2, [r3, #0]
 800f94c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800f950:	601a      	str	r2, [r3, #0]
 800f952:	e7ee      	b.n	800f932 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x72>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f954:	68b2      	ldr	r2, [r6, #8]
 800f956:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800f95a:	d002      	beq.n	800f962 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa2>
 800f95c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800f960:	d1e3      	bne.n	800f92a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
          __HAL_SPI_DISABLE(hspi);
 800f962:	681a      	ldr	r2, [r3, #0]
 800f964:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f968:	601a      	str	r2, [r3, #0]
 800f96a:	e7de      	b.n	800f92a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
 800f96c:	200002b8 	.word	0x200002b8

0800f970 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800f970:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f974:	4615      	mov	r5, r2
 800f976:	4698      	mov	r8, r3
 800f978:	b083      	sub	sp, #12
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800f97a:	2300      	movs	r3, #0

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800f97c:	44a8      	add	r8, r5
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800f97e:	4606      	mov	r6, r0
  __IO uint8_t  tmpreg8 = 0;
 800f980:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800f984:	460c      	mov	r4, r1
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800f986:	f7f9 fc7d 	bl	8009284 <HAL_GetTick>
 800f98a:	eba8 0700 	sub.w	r7, r8, r0
  tmp_tickstart = HAL_GetTick();
 800f98e:	f7f9 fc79 	bl	8009284 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800f992:	4b2e      	ldr	r3, [pc, #184]	; (800fa4c <SPI_WaitFifoStateUntilTimeout.constprop.0+0xdc>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800f994:	f8d6 9000 	ldr.w	r9, [r6]
  tmp_tickstart = HAL_GetTick();
 800f998:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800f99a:	681b      	ldr	r3, [r3, #0]

  while ((hspi->Instance->SR & Fifo) != State)
 800f99c:	464a      	mov	r2, r9
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800f99e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800f9a2:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800f9a6:	0d1b      	lsrs	r3, r3, #20
 800f9a8:	fb07 f303 	mul.w	r3, r7, r3
 800f9ac:	9301      	str	r3, [sp, #4]
  while ((hspi->Instance->SR & Fifo) != State)
 800f9ae:	e00b      	b.n	800f9c8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800f9b0:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
 800f9b4:	d106      	bne.n	800f9c4 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800f9b6:	f899 300c 	ldrb.w	r3, [r9, #12]
 800f9ba:	b2db      	uxtb	r3, r3
 800f9bc:	f88d 3003 	strb.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800f9c0:	f89d 3003 	ldrb.w	r3, [sp, #3]
    }

    if (Timeout != HAL_MAX_DELAY)
 800f9c4:	1c6b      	adds	r3, r5, #1
 800f9c6:	d106      	bne.n	800f9d6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x66>
  while ((hspi->Instance->SR & Fifo) != State)
 800f9c8:	6893      	ldr	r3, [r2, #8]
 800f9ca:	4023      	ands	r3, r4
 800f9cc:	d1f0      	bne.n	800f9b0 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x40>
      }
      count--;
    }
  }

  return HAL_OK;
 800f9ce:	4618      	mov	r0, r3
}
 800f9d0:	b003      	add	sp, #12
 800f9d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f9d6:	f7f9 fc55 	bl	8009284 <HAL_GetTick>
 800f9da:	eba0 0008 	sub.w	r0, r0, r8
 800f9de:	42b8      	cmp	r0, r7
 800f9e0:	d209      	bcs.n	800f9f6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
      if (count == 0U)
 800f9e2:	9b01      	ldr	r3, [sp, #4]
  while ((hspi->Instance->SR & Fifo) != State)
 800f9e4:	6832      	ldr	r2, [r6, #0]
        tmp_timeout = 0U;
 800f9e6:	2b00      	cmp	r3, #0
      count--;
 800f9e8:	9b01      	ldr	r3, [sp, #4]
 800f9ea:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 800f9ee:	bf08      	it	eq
 800f9f0:	2700      	moveq	r7, #0
      count--;
 800f9f2:	9301      	str	r3, [sp, #4]
 800f9f4:	e7e8      	b.n	800f9c8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f9f6:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f9fa:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f9fc:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800fa00:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800fa04:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fa06:	d014      	beq.n	800fa32 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc2>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800fa08:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 800fa0a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800fa0e:	d007      	beq.n	800fa20 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xb0>
        hspi->State = HAL_SPI_STATE_READY;
 800fa10:	2101      	movs	r1, #1
        __HAL_UNLOCK(hspi);
 800fa12:	2200      	movs	r2, #0
        return HAL_TIMEOUT;
 800fa14:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 800fa16:	f886 105d 	strb.w	r1, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 800fa1a:	f886 205c 	strb.w	r2, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 800fa1e:	e7d7      	b.n	800f9d0 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x60>
          SPI_RESET_CRC(hspi);
 800fa20:	681a      	ldr	r2, [r3, #0]
 800fa22:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800fa26:	601a      	str	r2, [r3, #0]
 800fa28:	681a      	ldr	r2, [r3, #0]
 800fa2a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800fa2e:	601a      	str	r2, [r3, #0]
 800fa30:	e7ee      	b.n	800fa10 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa0>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fa32:	68b2      	ldr	r2, [r6, #8]
 800fa34:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800fa38:	d002      	beq.n	800fa40 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xd0>
 800fa3a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800fa3e:	d1e3      	bne.n	800fa08 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x98>
          __HAL_SPI_DISABLE(hspi);
 800fa40:	681a      	ldr	r2, [r3, #0]
 800fa42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800fa46:	601a      	str	r2, [r3, #0]
 800fa48:	e7de      	b.n	800fa08 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x98>
 800fa4a:	bf00      	nop
 800fa4c:	200002b8 	.word	0x200002b8

0800fa50 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800fa50:	b570      	push	{r4, r5, r6, lr}
 800fa52:	b084      	sub	sp, #16
 800fa54:	4613      	mov	r3, r2
 800fa56:	460e      	mov	r6, r1
 800fa58:	4605      	mov	r5, r0
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800fa5a:	9201      	str	r2, [sp, #4]
 800fa5c:	460a      	mov	r2, r1
 800fa5e:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800fa62:	f7ff ff85 	bl	800f970 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 800fa66:	9b01      	ldr	r3, [sp, #4]
 800fa68:	bb58      	cbnz	r0, 800fac2 <SPI_EndRxTxTransaction+0x72>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800fa6a:	4919      	ldr	r1, [pc, #100]	; (800fad0 <SPI_EndRxTxTransaction+0x80>)
 800fa6c:	4a19      	ldr	r2, [pc, #100]	; (800fad4 <SPI_EndRxTxTransaction+0x84>)
 800fa6e:	6808      	ldr	r0, [r1, #0]
 800fa70:	fba2 2000 	umull	r2, r0, r2, r0
 800fa74:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800fa78:	0d40      	lsrs	r0, r0, #21
 800fa7a:	fb02 f000 	mul.w	r0, r2, r0
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800fa7e:	686a      	ldr	r2, [r5, #4]
 800fa80:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800fa84:	9003      	str	r0, [sp, #12]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800fa86:	d107      	bne.n	800fa98 <SPI_EndRxTxTransaction+0x48>
 800fa88:	e012      	b.n	800fab0 <SPI_EndRxTxTransaction+0x60>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 800fa8a:	9c03      	ldr	r4, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800fa8c:	682a      	ldr	r2, [r5, #0]
      count--;
 800fa8e:	3c01      	subs	r4, #1
 800fa90:	9403      	str	r4, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800fa92:	6894      	ldr	r4, [r2, #8]
 800fa94:	0622      	lsls	r2, r4, #24
 800fa96:	d502      	bpl.n	800fa9e <SPI_EndRxTxTransaction+0x4e>
      if (count == 0U)
 800fa98:	9c03      	ldr	r4, [sp, #12]
 800fa9a:	2c00      	cmp	r4, #0
 800fa9c:	d1f5      	bne.n	800fa8a <SPI_EndRxTxTransaction+0x3a>
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800fa9e:	4632      	mov	r2, r6
 800faa0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800faa4:	4628      	mov	r0, r5
 800faa6:	f7ff ff63 	bl	800f970 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 800faaa:	b950      	cbnz	r0, 800fac2 <SPI_EndRxTxTransaction+0x72>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 800faac:	b004      	add	sp, #16
 800faae:	bd70      	pop	{r4, r5, r6, pc}
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800fab0:	461a      	mov	r2, r3
 800fab2:	4631      	mov	r1, r6
 800fab4:	4628      	mov	r0, r5
 800fab6:	9301      	str	r3, [sp, #4]
 800fab8:	f7ff ff02 	bl	800f8c0 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 800fabc:	9b01      	ldr	r3, [sp, #4]
 800fabe:	2800      	cmp	r0, #0
 800fac0:	d0ed      	beq.n	800fa9e <SPI_EndRxTxTransaction+0x4e>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800fac2:	6e2b      	ldr	r3, [r5, #96]	; 0x60
    return HAL_TIMEOUT;
 800fac4:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800fac6:	f043 0320 	orr.w	r3, r3, #32
 800faca:	662b      	str	r3, [r5, #96]	; 0x60
}
 800facc:	b004      	add	sp, #16
 800face:	bd70      	pop	{r4, r5, r6, pc}
 800fad0:	200002b8 	.word	0x200002b8
 800fad4:	165e9f81 	.word	0x165e9f81

0800fad8 <HAL_SPI_Init>:
  if (hspi == NULL)
 800fad8:	2800      	cmp	r0, #0
 800fada:	f000 8128 	beq.w	800fd2e <HAL_SPI_Init+0x256>
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800fade:	6802      	ldr	r2, [r0, #0]
 800fae0:	4ba7      	ldr	r3, [pc, #668]	; (800fd80 <HAL_SPI_Init+0x2a8>)
 800fae2:	49a8      	ldr	r1, [pc, #672]	; (800fd84 <HAL_SPI_Init+0x2ac>)
{
 800fae4:	b570      	push	{r4, r5, r6, lr}
 800fae6:	4604      	mov	r4, r0
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800fae8:	48a7      	ldr	r0, [pc, #668]	; (800fd88 <HAL_SPI_Init+0x2b0>)
 800faea:	429a      	cmp	r2, r3
 800faec:	bf18      	it	ne
 800faee:	4282      	cmpne	r2, r0
 800faf0:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800faf4:	bf14      	ite	ne
 800faf6:	2301      	movne	r3, #1
 800faf8:	2300      	moveq	r3, #0
 800fafa:	428a      	cmp	r2, r1
 800fafc:	bf0c      	ite	eq
 800fafe:	2300      	moveq	r3, #0
 800fb00:	f003 0301 	andne.w	r3, r3, #1
 800fb04:	f501 318a 	add.w	r1, r1, #70656	; 0x11400
 800fb08:	4282      	cmp	r2, r0
 800fb0a:	bf0c      	ite	eq
 800fb0c:	2300      	moveq	r3, #0
 800fb0e:	f003 0301 	andne.w	r3, r3, #1
 800fb12:	428a      	cmp	r2, r1
 800fb14:	bf0c      	ite	eq
 800fb16:	2300      	moveq	r3, #0
 800fb18:	f003 0301 	andne.w	r3, r3, #1
 800fb1c:	b11b      	cbz	r3, 800fb26 <HAL_SPI_Init+0x4e>
 800fb1e:	4b9b      	ldr	r3, [pc, #620]	; (800fd8c <HAL_SPI_Init+0x2b4>)
 800fb20:	429a      	cmp	r2, r3
 800fb22:	f040 80fe 	bne.w	800fd22 <HAL_SPI_Init+0x24a>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800fb26:	6863      	ldr	r3, [r4, #4]
 800fb28:	b11b      	cbz	r3, 800fb32 <HAL_SPI_Init+0x5a>
 800fb2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800fb2e:	f040 80cd 	bne.w	800fccc <HAL_SPI_Init+0x1f4>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800fb32:	68a3      	ldr	r3, [r4, #8]
 800fb34:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 800fb38:	d003      	beq.n	800fb42 <HAL_SPI_Init+0x6a>
 800fb3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fb3e:	f040 80db 	bne.w	800fcf8 <HAL_SPI_Init+0x220>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800fb42:	68e2      	ldr	r2, [r4, #12]
 800fb44:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
 800fb48:	f422 7040 	bic.w	r0, r2, #768	; 0x300
 800fb4c:	f422 6110 	bic.w	r1, r2, #2304	; 0x900
 800fb50:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800fb54:	bf18      	it	ne
 800fb56:	f5b0 6f00 	cmpne.w	r0, #2048	; 0x800
 800fb5a:	bf14      	ite	ne
 800fb5c:	2301      	movne	r3, #1
 800fb5e:	2300      	moveq	r3, #0
 800fb60:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 800fb64:	bf0c      	ite	eq
 800fb66:	2300      	moveq	r3, #0
 800fb68:	f003 0301 	andne.w	r3, r3, #1
 800fb6c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800fb70:	bf0c      	ite	eq
 800fb72:	2300      	moveq	r3, #0
 800fb74:	f003 0301 	andne.w	r3, r3, #1
 800fb78:	b12b      	cbz	r3, 800fb86 <HAL_SPI_Init+0xae>
 800fb7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800fb7e:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800fb82:	f040 80f7 	bne.w	800fd74 <HAL_SPI_Init+0x29c>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800fb86:	69a3      	ldr	r3, [r4, #24]
 800fb88:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 800fb8c:	d003      	beq.n	800fb96 <HAL_SPI_Init+0xbe>
 800fb8e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800fb92:	f040 80a1 	bne.w	800fcd8 <HAL_SPI_Init+0x200>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800fb96:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fb98:	f033 0308 	bics.w	r3, r3, #8
 800fb9c:	f040 80a6 	bne.w	800fcec <HAL_SPI_Init+0x214>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800fba0:	69e3      	ldr	r3, [r4, #28]
 800fba2:	f023 0318 	bic.w	r3, r3, #24
 800fba6:	2b20      	cmp	r3, #32
 800fba8:	d002      	beq.n	800fbb0 <HAL_SPI_Init+0xd8>
 800fbaa:	2b00      	cmp	r3, #0
 800fbac:	f040 80d6 	bne.w	800fd5c <HAL_SPI_Init+0x284>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800fbb0:	6a23      	ldr	r3, [r4, #32]
 800fbb2:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800fbb6:	f040 80a8 	bne.w	800fd0a <HAL_SPI_Init+0x232>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800fbba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fbbc:	f033 0210 	bics.w	r2, r3, #16
 800fbc0:	d17b      	bne.n	800fcba <HAL_SPI_Init+0x1e2>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	d16e      	bne.n	800fca4 <HAL_SPI_Init+0x1cc>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800fbc6:	6923      	ldr	r3, [r4, #16]
 800fbc8:	f033 0302 	bics.w	r3, r3, #2
 800fbcc:	f040 80c0 	bne.w	800fd50 <HAL_SPI_Init+0x278>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800fbd0:	6963      	ldr	r3, [r4, #20]
 800fbd2:	2b01      	cmp	r3, #1
 800fbd4:	d904      	bls.n	800fbe0 <HAL_SPI_Init+0x108>
 800fbd6:	f44f 71a9 	mov.w	r1, #338	; 0x152
 800fbda:	486d      	ldr	r0, [pc, #436]	; (800fd90 <HAL_SPI_Init+0x2b8>)
 800fbdc:	f7f5 fe02 	bl	80057e4 <assert_failed>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800fbe0:	6863      	ldr	r3, [r4, #4]
 800fbe2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800fbe6:	f000 80a4 	beq.w	800fd32 <HAL_SPI_Init+0x25a>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800fbea:	2300      	movs	r3, #0
 800fbec:	61e3      	str	r3, [r4, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800fbee:	2200      	movs	r2, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 800fbf0:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800fbf4:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800fbf6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	f000 808b 	beq.w	800fd16 <HAL_SPI_Init+0x23e>
  __HAL_SPI_DISABLE(hspi);
 800fc00:	6825      	ldr	r5, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 800fc02:	2202      	movs	r2, #2
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800fc04:	68e3      	ldr	r3, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 800fc06:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 800fc0a:	682a      	ldr	r2, [r5, #0]
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800fc0c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 800fc10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800fc14:	bf8c      	ite	hi
 800fc16:	f04f 0c00 	movhi.w	ip, #0
 800fc1a:	f44f 5c80 	movls.w	ip, #4096	; 0x1000
  __HAL_SPI_DISABLE(hspi);
 800fc1e:	602a      	str	r2, [r5, #0]
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800fc20:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800fc24:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
 800fc28:	d16c      	bne.n	800fd04 <HAL_SPI_Init+0x22c>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800fc2a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800fc2c:	f402 5000 	and.w	r0, r2, #8192	; 0x2000
 800fc30:	6861      	ldr	r1, [r4, #4]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800fc32:	f403 6e70 	and.w	lr, r3, #3840	; 0xf00
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800fc36:	6923      	ldr	r3, [r4, #16]
 800fc38:	f401 7282 	and.w	r2, r1, #260	; 0x104
 800fc3c:	68a1      	ldr	r1, [r4, #8]
 800fc3e:	f003 0302 	and.w	r3, r3, #2
 800fc42:	69a6      	ldr	r6, [r4, #24]
 800fc44:	f401 4104 	and.w	r1, r1, #33792	; 0x8400
 800fc48:	430a      	orrs	r2, r1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800fc4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800fc4c:	431a      	orrs	r2, r3
 800fc4e:	6963      	ldr	r3, [r4, #20]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800fc50:	f001 0108 	and.w	r1, r1, #8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800fc54:	f003 0301 	and.w	r3, r3, #1
 800fc58:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800fc5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fc5c:	f003 0310 	and.w	r3, r3, #16
 800fc60:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800fc62:	69e1      	ldr	r1, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800fc64:	ea43 030e 	orr.w	r3, r3, lr
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800fc68:	f406 7e00 	and.w	lr, r6, #512	; 0x200
 800fc6c:	f001 0138 	and.w	r1, r1, #56	; 0x38
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800fc70:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800fc72:	ea42 020e 	orr.w	r2, r2, lr
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800fc76:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800fc7a:	430a      	orrs	r2, r1
 800fc7c:	6a21      	ldr	r1, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800fc7e:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800fc80:	f001 0180 	and.w	r1, r1, #128	; 0x80
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800fc84:	ea43 030c 	orr.w	r3, r3, ip
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800fc88:	430a      	orrs	r2, r1
 800fc8a:	4302      	orrs	r2, r0
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800fc8c:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800fc8e:	602a      	str	r2, [r5, #0]
  hspi->State     = HAL_SPI_STATE_READY;
 800fc90:	2201      	movs	r2, #1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800fc92:	606b      	str	r3, [r5, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800fc94:	69eb      	ldr	r3, [r5, #28]
 800fc96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800fc9a:	61eb      	str	r3, [r5, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800fc9c:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800fc9e:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
}
 800fca2:	bd70      	pop	{r4, r5, r6, pc}
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800fca4:	69e3      	ldr	r3, [r4, #28]
 800fca6:	f023 0318 	bic.w	r3, r3, #24
 800fcaa:	2b20      	cmp	r3, #32
 800fcac:	d001      	beq.n	800fcb2 <HAL_SPI_Init+0x1da>
 800fcae:	2b00      	cmp	r3, #0
 800fcb0:	d15a      	bne.n	800fd68 <HAL_SPI_Init+0x290>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800fcb2:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800fcb4:	e9c4 3304 	strd	r3, r3, [r4, #16]
 800fcb8:	e799      	b.n	800fbee <HAL_SPI_Init+0x116>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800fcba:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 800fcbe:	4834      	ldr	r0, [pc, #208]	; (800fd90 <HAL_SPI_Init+0x2b8>)
 800fcc0:	f7f5 fd90 	bl	80057e4 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800fcc4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	d1ec      	bne.n	800fca4 <HAL_SPI_Init+0x1cc>
 800fcca:	e77c      	b.n	800fbc6 <HAL_SPI_Init+0xee>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800fccc:	f240 1147 	movw	r1, #327	; 0x147
 800fcd0:	482f      	ldr	r0, [pc, #188]	; (800fd90 <HAL_SPI_Init+0x2b8>)
 800fcd2:	f7f5 fd87 	bl	80057e4 <assert_failed>
 800fcd6:	e72c      	b.n	800fb32 <HAL_SPI_Init+0x5a>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800fcd8:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 800fcdc:	482c      	ldr	r0, [pc, #176]	; (800fd90 <HAL_SPI_Init+0x2b8>)
 800fcde:	f7f5 fd81 	bl	80057e4 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800fce2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fce4:	f033 0308 	bics.w	r3, r3, #8
 800fce8:	f43f af5a 	beq.w	800fba0 <HAL_SPI_Init+0xc8>
 800fcec:	f240 114b 	movw	r1, #331	; 0x14b
 800fcf0:	4827      	ldr	r0, [pc, #156]	; (800fd90 <HAL_SPI_Init+0x2b8>)
 800fcf2:	f7f5 fd77 	bl	80057e4 <assert_failed>
 800fcf6:	e753      	b.n	800fba0 <HAL_SPI_Init+0xc8>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800fcf8:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800fcfc:	4824      	ldr	r0, [pc, #144]	; (800fd90 <HAL_SPI_Init+0x2b8>)
 800fcfe:	f7f5 fd71 	bl	80057e4 <assert_failed>
 800fd02:	e71e      	b.n	800fb42 <HAL_SPI_Init+0x6a>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800fd04:	2000      	movs	r0, #0
 800fd06:	62a0      	str	r0, [r4, #40]	; 0x28
 800fd08:	e792      	b.n	800fc30 <HAL_SPI_Init+0x158>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800fd0a:	f240 114d 	movw	r1, #333	; 0x14d
 800fd0e:	4820      	ldr	r0, [pc, #128]	; (800fd90 <HAL_SPI_Init+0x2b8>)
 800fd10:	f7f5 fd68 	bl	80057e4 <assert_failed>
 800fd14:	e751      	b.n	800fbba <HAL_SPI_Init+0xe2>
    HAL_SPI_MspInit(hspi);
 800fd16:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 800fd18:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 800fd1c:	f7f7 fcb8 	bl	8007690 <HAL_SPI_MspInit>
 800fd20:	e76e      	b.n	800fc00 <HAL_SPI_Init+0x128>
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800fd22:	f44f 71a3 	mov.w	r1, #326	; 0x146
 800fd26:	481a      	ldr	r0, [pc, #104]	; (800fd90 <HAL_SPI_Init+0x2b8>)
 800fd28:	f7f5 fd5c 	bl	80057e4 <assert_failed>
 800fd2c:	e6fb      	b.n	800fb26 <HAL_SPI_Init+0x4e>
    return HAL_ERROR;
 800fd2e:	2001      	movs	r0, #1
}
 800fd30:	4770      	bx	lr
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800fd32:	69e3      	ldr	r3, [r4, #28]
 800fd34:	f023 0318 	bic.w	r3, r3, #24
 800fd38:	2b20      	cmp	r3, #32
 800fd3a:	f43f af58 	beq.w	800fbee <HAL_SPI_Init+0x116>
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	f43f af55 	beq.w	800fbee <HAL_SPI_Init+0x116>
 800fd44:	f44f 71ab 	mov.w	r1, #342	; 0x156
 800fd48:	4811      	ldr	r0, [pc, #68]	; (800fd90 <HAL_SPI_Init+0x2b8>)
 800fd4a:	f7f5 fd4b 	bl	80057e4 <assert_failed>
 800fd4e:	e74e      	b.n	800fbee <HAL_SPI_Init+0x116>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800fd50:	f240 1151 	movw	r1, #337	; 0x151
 800fd54:	480e      	ldr	r0, [pc, #56]	; (800fd90 <HAL_SPI_Init+0x2b8>)
 800fd56:	f7f5 fd45 	bl	80057e4 <assert_failed>
 800fd5a:	e739      	b.n	800fbd0 <HAL_SPI_Init+0xf8>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800fd5c:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800fd60:	480b      	ldr	r0, [pc, #44]	; (800fd90 <HAL_SPI_Init+0x2b8>)
 800fd62:	f7f5 fd3f 	bl	80057e4 <assert_failed>
 800fd66:	e723      	b.n	800fbb0 <HAL_SPI_Init+0xd8>
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800fd68:	f44f 71b0 	mov.w	r1, #352	; 0x160
 800fd6c:	4808      	ldr	r0, [pc, #32]	; (800fd90 <HAL_SPI_Init+0x2b8>)
 800fd6e:	f7f5 fd39 	bl	80057e4 <assert_failed>
 800fd72:	e79e      	b.n	800fcb2 <HAL_SPI_Init+0x1da>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800fd74:	f240 1149 	movw	r1, #329	; 0x149
 800fd78:	4805      	ldr	r0, [pc, #20]	; (800fd90 <HAL_SPI_Init+0x2b8>)
 800fd7a:	f7f5 fd33 	bl	80057e4 <assert_failed>
 800fd7e:	e702      	b.n	800fb86 <HAL_SPI_Init+0xae>
 800fd80:	40013000 	.word	0x40013000
 800fd84:	40003c00 	.word	0x40003c00
 800fd88:	40003800 	.word	0x40003800
 800fd8c:	40015400 	.word	0x40015400
 800fd90:	0802e45c 	.word	0x0802e45c

0800fd94 <HAL_SPI_Transmit>:
{
 800fd94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd98:	461d      	mov	r5, r3
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800fd9a:	6883      	ldr	r3, [r0, #8]
{
 800fd9c:	b082      	sub	sp, #8
 800fd9e:	4604      	mov	r4, r0
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800fda0:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
{
 800fda4:	460f      	mov	r7, r1
 800fda6:	4690      	mov	r8, r2
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800fda8:	d171      	bne.n	800fe8e <HAL_SPI_Transmit+0xfa>
  __HAL_LOCK(hspi);
 800fdaa:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 800fdae:	2b01      	cmp	r3, #1
 800fdb0:	d076      	beq.n	800fea0 <HAL_SPI_Transmit+0x10c>
 800fdb2:	2301      	movs	r3, #1
 800fdb4:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 800fdb8:	f7f9 fa64 	bl	8009284 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 800fdbc:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  tickstart = HAL_GetTick();
 800fdc0:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800fdc2:	2b01      	cmp	r3, #1
 800fdc4:	b2d8      	uxtb	r0, r3
 800fdc6:	d009      	beq.n	800fddc <HAL_SPI_Transmit+0x48>
    errorcode = HAL_BUSY;
 800fdc8:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800fdca:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800fdcc:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800fdce:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800fdd2:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 800fdd6:	b002      	add	sp, #8
 800fdd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 800fddc:	2f00      	cmp	r7, #0
 800fdde:	d0f4      	beq.n	800fdca <HAL_SPI_Transmit+0x36>
 800fde0:	fab8 f388 	clz	r3, r8
 800fde4:	095b      	lsrs	r3, r3, #5
 800fde6:	f1b8 0f00 	cmp.w	r8, #0
 800fdea:	d0ee      	beq.n	800fdca <HAL_SPI_Transmit+0x36>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800fdec:	2203      	movs	r2, #3
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800fdee:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800fdf0:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800fdf4:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fdf8:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->TxXferCount = Size;
 800fdfa:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->RxXferCount = 0U;
 800fdfe:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800fe02:	63a7      	str	r7, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800fe04:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
  hspi->RxISR       = NULL;
 800fe08:	e9c4 3313 	strd	r3, r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fe0c:	68a3      	ldr	r3, [r4, #8]
 800fe0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    __HAL_SPI_DISABLE(hspi);
 800fe12:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fe14:	d07a      	beq.n	800ff0c <HAL_SPI_Transmit+0x178>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800fe16:	681a      	ldr	r2, [r3, #0]
 800fe18:	0652      	lsls	r2, r2, #25
 800fe1a:	d403      	bmi.n	800fe24 <HAL_SPI_Transmit+0x90>
    __HAL_SPI_ENABLE(hspi);
 800fe1c:	681a      	ldr	r2, [r3, #0]
 800fe1e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800fe22:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800fe24:	68e2      	ldr	r2, [r4, #12]
 800fe26:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fe2a:	6862      	ldr	r2, [r4, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800fe2c:	d93c      	bls.n	800fea8 <HAL_SPI_Transmit+0x114>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fe2e:	b112      	cbz	r2, 800fe36 <HAL_SPI_Transmit+0xa2>
 800fe30:	f1b8 0f01 	cmp.w	r8, #1
 800fe34:	d107      	bne.n	800fe46 <HAL_SPI_Transmit+0xb2>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800fe36:	f837 2b02 	ldrh.w	r2, [r7], #2
 800fe3a:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 800fe3c:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800fe3e:	63a7      	str	r7, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 800fe40:	3a01      	subs	r2, #1
 800fe42:	b292      	uxth	r2, r2
 800fe44:	87e2      	strh	r2, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800fe46:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800fe48:	b292      	uxth	r2, r2
 800fe4a:	b992      	cbnz	r2, 800fe72 <HAL_SPI_Transmit+0xde>
 800fe4c:	e072      	b.n	800ff34 <HAL_SPI_Transmit+0x1a0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800fe4e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800fe50:	f832 1b02 	ldrh.w	r1, [r2], #2
 800fe54:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount--;
 800fe56:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800fe5a:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800fe5c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800fe60:	fa1f fc8c 	uxth.w	ip, ip
 800fe64:	f8a4 c03e 	strh.w	ip, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800fe68:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800fe6a:	b29b      	uxth	r3, r3
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d061      	beq.n	800ff34 <HAL_SPI_Transmit+0x1a0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800fe70:	6823      	ldr	r3, [r4, #0]
 800fe72:	689a      	ldr	r2, [r3, #8]
 800fe74:	0797      	lsls	r7, r2, #30
 800fe76:	d4ea      	bmi.n	800fe4e <HAL_SPI_Transmit+0xba>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fe78:	f7f9 fa04 	bl	8009284 <HAL_GetTick>
 800fe7c:	1b80      	subs	r0, r0, r6
 800fe7e:	42a8      	cmp	r0, r5
 800fe80:	d301      	bcc.n	800fe86 <HAL_SPI_Transmit+0xf2>
 800fe82:	1c68      	adds	r0, r5, #1
 800fe84:	d101      	bne.n	800fe8a <HAL_SPI_Transmit+0xf6>
 800fe86:	2d00      	cmp	r5, #0
 800fe88:	d1ee      	bne.n	800fe68 <HAL_SPI_Transmit+0xd4>
          errorcode = HAL_TIMEOUT;
 800fe8a:	2003      	movs	r0, #3
 800fe8c:	e79d      	b.n	800fdca <HAL_SPI_Transmit+0x36>
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800fe8e:	f240 313d 	movw	r1, #829	; 0x33d
 800fe92:	4838      	ldr	r0, [pc, #224]	; (800ff74 <HAL_SPI_Transmit+0x1e0>)
 800fe94:	f7f5 fca6 	bl	80057e4 <assert_failed>
  __HAL_LOCK(hspi);
 800fe98:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 800fe9c:	2b01      	cmp	r3, #1
 800fe9e:	d188      	bne.n	800fdb2 <HAL_SPI_Transmit+0x1e>
 800fea0:	2002      	movs	r0, #2
}
 800fea2:	b002      	add	sp, #8
 800fea4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fea8:	b112      	cbz	r2, 800feb0 <HAL_SPI_Transmit+0x11c>
 800feaa:	f1b8 0f01 	cmp.w	r8, #1
 800feae:	d10b      	bne.n	800fec8 <HAL_SPI_Transmit+0x134>
      if (hspi->TxXferCount > 1U)
 800feb0:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800feb2:	b292      	uxth	r2, r2
 800feb4:	2a01      	cmp	r2, #1
 800feb6:	d953      	bls.n	800ff60 <HAL_SPI_Transmit+0x1cc>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800feb8:	f837 2b02 	ldrh.w	r2, [r7], #2
 800febc:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount -= 2U;
 800febe:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800fec0:	63a7      	str	r7, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800fec2:	3b02      	subs	r3, #2
 800fec4:	b29b      	uxth	r3, r3
 800fec6:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800fec8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800feca:	b29b      	uxth	r3, r3
 800fecc:	b983      	cbnz	r3, 800fef0 <HAL_SPI_Transmit+0x15c>
 800fece:	e031      	b.n	800ff34 <HAL_SPI_Transmit+0x1a0>
        if (hspi->TxXferCount > 1U)
 800fed0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800fed2:	b29b      	uxth	r3, r3
 800fed4:	2b01      	cmp	r3, #1
 800fed6:	d922      	bls.n	800ff1e <HAL_SPI_Transmit+0x18a>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800fed8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800feda:	f831 3b02 	ldrh.w	r3, [r1], #2
 800fede:	60d3      	str	r3, [r2, #12]
          hspi->TxXferCount -= 2U;
 800fee0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800fee2:	63a1      	str	r1, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800fee4:	3b02      	subs	r3, #2
 800fee6:	b29b      	uxth	r3, r3
 800fee8:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800feea:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 800feec:	b289      	uxth	r1, r1
 800feee:	b309      	cbz	r1, 800ff34 <HAL_SPI_Transmit+0x1a0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800fef0:	6822      	ldr	r2, [r4, #0]
 800fef2:	6893      	ldr	r3, [r2, #8]
 800fef4:	0799      	lsls	r1, r3, #30
 800fef6:	d4eb      	bmi.n	800fed0 <HAL_SPI_Transmit+0x13c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fef8:	f7f9 f9c4 	bl	8009284 <HAL_GetTick>
 800fefc:	1b80      	subs	r0, r0, r6
 800fefe:	42a8      	cmp	r0, r5
 800ff00:	d301      	bcc.n	800ff06 <HAL_SPI_Transmit+0x172>
 800ff02:	1c6b      	adds	r3, r5, #1
 800ff04:	d1c1      	bne.n	800fe8a <HAL_SPI_Transmit+0xf6>
 800ff06:	2d00      	cmp	r5, #0
 800ff08:	d1ef      	bne.n	800feea <HAL_SPI_Transmit+0x156>
 800ff0a:	e7be      	b.n	800fe8a <HAL_SPI_Transmit+0xf6>
    __HAL_SPI_DISABLE(hspi);
 800ff0c:	681a      	ldr	r2, [r3, #0]
 800ff0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ff12:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ff14:	681a      	ldr	r2, [r3, #0]
 800ff16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ff1a:	601a      	str	r2, [r3, #0]
 800ff1c:	e77b      	b.n	800fe16 <HAL_SPI_Transmit+0x82>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ff1e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800ff20:	781b      	ldrb	r3, [r3, #0]
 800ff22:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 800ff24:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 800ff26:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800ff28:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 800ff2a:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 800ff2c:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 800ff2e:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800ff30:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800ff32:	e7da      	b.n	800feea <HAL_SPI_Transmit+0x156>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ff34:	4632      	mov	r2, r6
 800ff36:	4629      	mov	r1, r5
 800ff38:	4620      	mov	r0, r4
 800ff3a:	f7ff fd89 	bl	800fa50 <SPI_EndRxTxTransaction>
 800ff3e:	b108      	cbz	r0, 800ff44 <HAL_SPI_Transmit+0x1b0>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ff40:	2320      	movs	r3, #32
 800ff42:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ff44:	68a3      	ldr	r3, [r4, #8]
 800ff46:	b933      	cbnz	r3, 800ff56 <HAL_SPI_Transmit+0x1c2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ff48:	6822      	ldr	r2, [r4, #0]
 800ff4a:	9301      	str	r3, [sp, #4]
 800ff4c:	68d3      	ldr	r3, [r2, #12]
 800ff4e:	9301      	str	r3, [sp, #4]
 800ff50:	6893      	ldr	r3, [r2, #8]
 800ff52:	9301      	str	r3, [sp, #4]
 800ff54:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ff56:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 800ff58:	3800      	subs	r0, #0
 800ff5a:	bf18      	it	ne
 800ff5c:	2001      	movne	r0, #1
error:
 800ff5e:	e734      	b.n	800fdca <HAL_SPI_Transmit+0x36>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ff60:	783a      	ldrb	r2, [r7, #0]
 800ff62:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 800ff64:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr ++;
 800ff66:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800ff68:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr ++;
 800ff6a:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 800ff6c:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr ++;
 800ff6e:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800ff70:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800ff72:	e7a9      	b.n	800fec8 <HAL_SPI_Transmit+0x134>
 800ff74:	0802e45c 	.word	0x0802e45c

0800ff78 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ff78:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ff7a:	4a12      	ldr	r2, [pc, #72]	; (800ffc4 <TIM_OC5_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ff7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
{
 800ff80:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ff82:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800ff84:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800ff86:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 800ff88:	6d45      	ldr	r5, [r0, #84]	; 0x54
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ff8a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ff8e:	402a      	ands	r2, r5
  tmpccmrx |= OC_Config->OCMode;
 800ff90:	680d      	ldr	r5, [r1, #0]
 800ff92:	432a      	orrs	r2, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ff94:	688d      	ldr	r5, [r1, #8]
 800ff96:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ff9a:	4d0b      	ldr	r5, [pc, #44]	; (800ffc8 <TIM_OC5_SetConfig+0x50>)
 800ff9c:	42a8      	cmp	r0, r5
 800ff9e:	d00a      	beq.n	800ffb6 <TIM_OC5_SetConfig+0x3e>
 800ffa0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800ffa4:	42a8      	cmp	r0, r5
 800ffa6:	d006      	beq.n	800ffb6 <TIM_OC5_SetConfig+0x3e>

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ffa8:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800ffaa:	6044      	str	r4, [r0, #4]
  TIMx->CCMR3 = tmpccmrx;
 800ffac:	6542      	str	r2, [r0, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 800ffae:	6581      	str	r1, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ffb0:	6203      	str	r3, [r0, #32]
}
 800ffb2:	bc30      	pop	{r4, r5}
 800ffb4:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ffb6:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ffba:	694d      	ldr	r5, [r1, #20]
 800ffbc:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 800ffc0:	e7f2      	b.n	800ffa8 <TIM_OC5_SetConfig+0x30>
 800ffc2:	bf00      	nop
 800ffc4:	fffeff8f 	.word	0xfffeff8f
 800ffc8:	40010000 	.word	0x40010000

0800ffcc <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ffcc:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ffce:	4a12      	ldr	r2, [pc, #72]	; (8010018 <TIM_OC6_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ffd0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
{
 800ffd4:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ffd6:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800ffd8:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800ffda:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 800ffdc:	6d45      	ldr	r5, [r0, #84]	; 0x54
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ffde:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ffe2:	402a      	ands	r2, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ffe4:	680d      	ldr	r5, [r1, #0]
 800ffe6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ffea:	688d      	ldr	r5, [r1, #8]
 800ffec:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fff0:	4d0a      	ldr	r5, [pc, #40]	; (801001c <TIM_OC6_SetConfig+0x50>)
 800fff2:	42a8      	cmp	r0, r5
 800fff4:	d00a      	beq.n	801000c <TIM_OC6_SetConfig+0x40>
 800fff6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800fffa:	42a8      	cmp	r0, r5
 800fffc:	d006      	beq.n	801000c <TIM_OC6_SetConfig+0x40>

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800fffe:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8010000:	6044      	str	r4, [r0, #4]
  TIMx->CCMR3 = tmpccmrx;
 8010002:	6542      	str	r2, [r0, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 8010004:	65c1      	str	r1, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010006:	6203      	str	r3, [r0, #32]
}
 8010008:	bc30      	pop	{r4, r5}
 801000a:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS6;
 801000c:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8010010:	694d      	ldr	r5, [r1, #20]
 8010012:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
 8010016:	e7f2      	b.n	800fffe <TIM_OC6_SetConfig+0x32>
 8010018:	feff8fff 	.word	0xfeff8fff
 801001c:	40010000 	.word	0x40010000

08010020 <TIM_OC1_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010020:	6a03      	ldr	r3, [r0, #32]
 8010022:	f023 0301 	bic.w	r3, r3, #1
{
 8010026:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801002a:	6203      	str	r3, [r0, #32]
{
 801002c:	4604      	mov	r4, r0
  tmpccer = TIMx->CCER;
 801002e:	6a05      	ldr	r5, [r0, #32]
{
 8010030:	460e      	mov	r6, r1
  tmpcr2 =  TIMx->CR2;
 8010032:	f8d0 8004 	ldr.w	r8, [r0, #4]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8010036:	4b27      	ldr	r3, [pc, #156]	; (80100d4 <TIM_OC1_SetConfig+0xb4>)
  tmpccer &= ~TIM_CCER_CC1P;
 8010038:	f025 0502 	bic.w	r5, r5, #2
  tmpccmrx = TIMx->CCMR1;
 801003c:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= OC_Config->OCMode;
 801003e:	680f      	ldr	r7, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8010040:	4013      	ands	r3, r2
  tmpccmrx |= OC_Config->OCMode;
 8010042:	431f      	orrs	r7, r3
  tmpccer |= OC_Config->OCPolarity;
 8010044:	688b      	ldr	r3, [r1, #8]
 8010046:	431d      	orrs	r5, r3
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8010048:	4b23      	ldr	r3, [pc, #140]	; (80100d8 <TIM_OC1_SetConfig+0xb8>)
 801004a:	4298      	cmp	r0, r3
 801004c:	d00b      	beq.n	8010066 <TIM_OC1_SetConfig+0x46>
 801004e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8010052:	4298      	cmp	r0, r3
 8010054:	d007      	beq.n	8010066 <TIM_OC1_SetConfig+0x46>
  TIMx->CCR1 = OC_Config->Pulse;
 8010056:	6872      	ldr	r2, [r6, #4]
  TIMx->CR2 = tmpcr2;
 8010058:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 801005c:	61a7      	str	r7, [r4, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 801005e:	6362      	str	r2, [r4, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8010060:	6225      	str	r5, [r4, #32]
}
 8010062:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8010066:	68f3      	ldr	r3, [r6, #12]
 8010068:	f033 0208 	bics.w	r2, r3, #8
 801006c:	d120      	bne.n	80100b0 <TIM_OC1_SetConfig+0x90>
    tmpccer &= ~TIM_CCER_CC1NP;
 801006e:	f025 0508 	bic.w	r5, r5, #8
    tmpccer |= OC_Config->OCNPolarity;
 8010072:	431d      	orrs	r5, r3
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8010074:	69b3      	ldr	r3, [r6, #24]
 8010076:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC1NE;
 801007a:	f025 0504 	bic.w	r5, r5, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 801007e:	d11e      	bne.n	80100be <TIM_OC1_SetConfig+0x9e>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8010080:	6973      	ldr	r3, [r6, #20]
 8010082:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8010086:	d106      	bne.n	8010096 <TIM_OC1_SetConfig+0x76>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8010088:	f428 7240 	bic.w	r2, r8, #768	; 0x300
 801008c:	69b1      	ldr	r1, [r6, #24]
 801008e:	430a      	orrs	r2, r1
    tmpcr2 |= OC_Config->OCNIdleState;
 8010090:	ea42 0803 	orr.w	r8, r2, r3
 8010094:	e7df      	b.n	8010056 <TIM_OC1_SetConfig+0x36>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8010096:	f641 316d 	movw	r1, #7021	; 0x1b6d
 801009a:	4810      	ldr	r0, [pc, #64]	; (80100dc <TIM_OC1_SetConfig+0xbc>)
 801009c:	f7f5 fba2 	bl	80057e4 <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80100a0:	f428 7240 	bic.w	r2, r8, #768	; 0x300
 80100a4:	69b1      	ldr	r1, [r6, #24]
    tmpcr2 |= OC_Config->OCIdleState;
 80100a6:	6973      	ldr	r3, [r6, #20]
    tmpcr2 |= OC_Config->OCNIdleState;
 80100a8:	430a      	orrs	r2, r1
 80100aa:	ea42 0803 	orr.w	r8, r2, r3
 80100ae:	e7d2      	b.n	8010056 <TIM_OC1_SetConfig+0x36>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80100b0:	f641 315f 	movw	r1, #7007	; 0x1b5f
 80100b4:	4809      	ldr	r0, [pc, #36]	; (80100dc <TIM_OC1_SetConfig+0xbc>)
 80100b6:	f7f5 fb95 	bl	80057e4 <assert_failed>
    tmpccer |= OC_Config->OCNPolarity;
 80100ba:	68f3      	ldr	r3, [r6, #12]
 80100bc:	e7d7      	b.n	801006e <TIM_OC1_SetConfig+0x4e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80100be:	f641 316c 	movw	r1, #7020	; 0x1b6c
 80100c2:	4806      	ldr	r0, [pc, #24]	; (80100dc <TIM_OC1_SetConfig+0xbc>)
 80100c4:	f7f5 fb8e 	bl	80057e4 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80100c8:	6973      	ldr	r3, [r6, #20]
 80100ca:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80100ce:	d0db      	beq.n	8010088 <TIM_OC1_SetConfig+0x68>
 80100d0:	e7e1      	b.n	8010096 <TIM_OC1_SetConfig+0x76>
 80100d2:	bf00      	nop
 80100d4:	fffeff8c 	.word	0xfffeff8c
 80100d8:	40010000 	.word	0x40010000
 80100dc:	0802e494 	.word	0x0802e494

080100e0 <TIM_OC3_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80100e0:	6a03      	ldr	r3, [r0, #32]
 80100e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
{
 80100e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80100ea:	6203      	str	r3, [r0, #32]
{
 80100ec:	4604      	mov	r4, r0
  tmpccer = TIMx->CCER;
 80100ee:	6a05      	ldr	r5, [r0, #32]
{
 80100f0:	460e      	mov	r6, r1
  tmpcr2 =  TIMx->CR2;
 80100f2:	f8d0 8004 	ldr.w	r8, [r0, #4]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80100f6:	4b29      	ldr	r3, [pc, #164]	; (801019c <TIM_OC3_SetConfig+0xbc>)
  tmpccer &= ~TIM_CCER_CC3P;
 80100f8:	f425 7500 	bic.w	r5, r5, #512	; 0x200
  tmpccmrx = TIMx->CCMR2;
 80100fc:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx |= OC_Config->OCMode;
 80100fe:	680f      	ldr	r7, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8010100:	4013      	ands	r3, r2
  tmpccmrx |= OC_Config->OCMode;
 8010102:	431f      	orrs	r7, r3
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8010104:	688b      	ldr	r3, [r1, #8]
 8010106:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 801010a:	4b25      	ldr	r3, [pc, #148]	; (80101a0 <TIM_OC3_SetConfig+0xc0>)
 801010c:	4298      	cmp	r0, r3
 801010e:	d00b      	beq.n	8010128 <TIM_OC3_SetConfig+0x48>
 8010110:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8010114:	4298      	cmp	r0, r3
 8010116:	d007      	beq.n	8010128 <TIM_OC3_SetConfig+0x48>
  TIMx->CCR3 = OC_Config->Pulse;
 8010118:	6872      	ldr	r2, [r6, #4]
  TIMx->CR2 = tmpcr2;
 801011a:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 801011e:	61e7      	str	r7, [r4, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8010120:	63e2      	str	r2, [r4, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8010122:	6225      	str	r5, [r4, #32]
}
 8010124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8010128:	68f3      	ldr	r3, [r6, #12]
 801012a:	f033 0208 	bics.w	r2, r3, #8
 801012e:	d123      	bne.n	8010178 <TIM_OC3_SetConfig+0x98>
    tmpccer &= ~TIM_CCER_CC3NP;
 8010130:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8010134:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8010138:	69b3      	ldr	r3, [r6, #24]
 801013a:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC3NE;
 801013e:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8010142:	d120      	bne.n	8010186 <TIM_OC3_SetConfig+0xa6>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8010144:	6973      	ldr	r3, [r6, #20]
 8010146:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 801014a:	d107      	bne.n	801015c <TIM_OC3_SetConfig+0x7c>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 801014c:	f428 5240 	bic.w	r2, r8, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8010150:	69b1      	ldr	r1, [r6, #24]
 8010152:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 8010156:	ea42 1803 	orr.w	r8, r2, r3, lsl #4
 801015a:	e7dd      	b.n	8010118 <TIM_OC3_SetConfig+0x38>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 801015c:	f641 4103 	movw	r1, #7171	; 0x1c03
 8010160:	4810      	ldr	r0, [pc, #64]	; (80101a4 <TIM_OC3_SetConfig+0xc4>)
 8010162:	f7f5 fb3f 	bl	80057e4 <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8010166:	f428 5240 	bic.w	r2, r8, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801016a:	69b1      	ldr	r1, [r6, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 801016c:	6973      	ldr	r3, [r6, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801016e:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 8010172:	ea42 1803 	orr.w	r8, r2, r3, lsl #4
 8010176:	e7cf      	b.n	8010118 <TIM_OC3_SetConfig+0x38>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8010178:	f641 31f5 	movw	r1, #7157	; 0x1bf5
 801017c:	4809      	ldr	r0, [pc, #36]	; (80101a4 <TIM_OC3_SetConfig+0xc4>)
 801017e:	f7f5 fb31 	bl	80057e4 <assert_failed>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8010182:	68f3      	ldr	r3, [r6, #12]
 8010184:	e7d4      	b.n	8010130 <TIM_OC3_SetConfig+0x50>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8010186:	f641 4102 	movw	r1, #7170	; 0x1c02
 801018a:	4806      	ldr	r0, [pc, #24]	; (80101a4 <TIM_OC3_SetConfig+0xc4>)
 801018c:	f7f5 fb2a 	bl	80057e4 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8010190:	6973      	ldr	r3, [r6, #20]
 8010192:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8010196:	d0d9      	beq.n	801014c <TIM_OC3_SetConfig+0x6c>
 8010198:	e7e0      	b.n	801015c <TIM_OC3_SetConfig+0x7c>
 801019a:	bf00      	nop
 801019c:	fffeff8c 	.word	0xfffeff8c
 80101a0:	40010000 	.word	0x40010000
 80101a4:	0802e494 	.word	0x0802e494

080101a8 <TIM_OC4_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80101a8:	6a03      	ldr	r3, [r0, #32]
 80101aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
{
 80101ae:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80101b0:	6203      	str	r3, [r0, #32]
{
 80101b2:	460d      	mov	r5, r1
  tmpccer = TIMx->CCER;
 80101b4:	6a06      	ldr	r6, [r0, #32]
{
 80101b6:	b083      	sub	sp, #12
  tmpcr2 =  TIMx->CR2;
 80101b8:	6842      	ldr	r2, [r0, #4]
{
 80101ba:	4604      	mov	r4, r0
  tmpccmrx = TIMx->CCMR2;
 80101bc:	69c1      	ldr	r1, [r0, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 80101be:	f426 5600 	bic.w	r6, r6, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80101c2:	4b16      	ldr	r3, [pc, #88]	; (801021c <TIM_OC4_SetConfig+0x74>)
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80101c4:	682f      	ldr	r7, [r5, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80101c6:	400b      	ands	r3, r1
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80101c8:	ea43 2707 	orr.w	r7, r3, r7, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80101cc:	68ab      	ldr	r3, [r5, #8]
 80101ce:	ea46 3603 	orr.w	r6, r6, r3, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80101d2:	4b13      	ldr	r3, [pc, #76]	; (8010220 <TIM_OC4_SetConfig+0x78>)
 80101d4:	4298      	cmp	r0, r3
 80101d6:	d00a      	beq.n	80101ee <TIM_OC4_SetConfig+0x46>
 80101d8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80101dc:	4298      	cmp	r0, r3
 80101de:	d006      	beq.n	80101ee <TIM_OC4_SetConfig+0x46>
  TIMx->CCR4 = OC_Config->Pulse;
 80101e0:	686b      	ldr	r3, [r5, #4]
  TIMx->CR2 = tmpcr2;
 80101e2:	6062      	str	r2, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 80101e4:	61e7      	str	r7, [r4, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80101e6:	6423      	str	r3, [r4, #64]	; 0x40
  TIMx->CCER = tmpccer;
 80101e8:	6226      	str	r6, [r4, #32]
}
 80101ea:	b003      	add	sp, #12
 80101ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80101ee:	696b      	ldr	r3, [r5, #20]
 80101f0:	f433 7180 	bics.w	r1, r3, #256	; 0x100
 80101f4:	d104      	bne.n	8010200 <TIM_OC4_SetConfig+0x58>
    tmpcr2 &= ~TIM_CR2_OIS4;
 80101f6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80101fa:	ea42 1283 	orr.w	r2, r2, r3, lsl #6
 80101fe:	e7ef      	b.n	80101e0 <TIM_OC4_SetConfig+0x38>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8010200:	f641 4141 	movw	r1, #7233	; 0x1c41
 8010204:	4807      	ldr	r0, [pc, #28]	; (8010224 <TIM_OC4_SetConfig+0x7c>)
 8010206:	9201      	str	r2, [sp, #4]
 8010208:	f7f5 faec 	bl	80057e4 <assert_failed>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 801020c:	9a01      	ldr	r2, [sp, #4]
 801020e:	696b      	ldr	r3, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010210:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010214:	ea42 1283 	orr.w	r2, r2, r3, lsl #6
 8010218:	e7e2      	b.n	80101e0 <TIM_OC4_SetConfig+0x38>
 801021a:	bf00      	nop
 801021c:	feff8cff 	.word	0xfeff8cff
 8010220:	40010000 	.word	0x40010000
 8010224:	0802e494 	.word	0x0802e494

08010228 <TIM_SlaveTimer_SetConfig>:
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010228:	6803      	ldr	r3, [r0, #0]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 801022a:	684a      	ldr	r2, [r1, #4]
{
 801022c:	b570      	push	{r4, r5, r6, lr}
 801022e:	460c      	mov	r4, r1
  tmpsmcr = htim->Instance->SMCR;
 8010230:	6899      	ldr	r1, [r3, #8]
{
 8010232:	4605      	mov	r5, r0

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8010234:	2a50      	cmp	r2, #80	; 0x50
  tmpsmcr &= ~TIM_SMCR_TS;
 8010236:	f021 0c70 	bic.w	ip, r1, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_SMS;
 801023a:	4980      	ldr	r1, [pc, #512]	; (801043c <TIM_SlaveTimer_SetConfig+0x214>)
  tmpsmcr |= sSlaveConfig->SlaveMode;
 801023c:	6820      	ldr	r0, [r4, #0]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 801023e:	ea42 0c0c 	orr.w	ip, r2, ip
  tmpsmcr &= ~TIM_SMCR_SMS;
 8010242:	ea0c 0101 	and.w	r1, ip, r1
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8010246:	ea41 0100 	orr.w	r1, r1, r0
  htim->Instance->SMCR = tmpsmcr;
 801024a:	6099      	str	r1, [r3, #8]
  switch (sSlaveConfig->InputTrigger)
 801024c:	f000 8104 	beq.w	8010458 <TIM_SlaveTimer_SetConfig+0x230>
 8010250:	d953      	bls.n	80102fa <TIM_SlaveTimer_SetConfig+0xd2>
 8010252:	2a60      	cmp	r2, #96	; 0x60
 8010254:	f000 816b 	beq.w	801052e <TIM_SlaveTimer_SetConfig+0x306>
 8010258:	2a70      	cmp	r2, #112	; 0x70
 801025a:	d151      	bne.n	8010300 <TIM_SlaveTimer_SetConfig+0xd8>
  {
    case TIM_TS_ETRF:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 801025c:	4a78      	ldr	r2, [pc, #480]	; (8010440 <TIM_SlaveTimer_SetConfig+0x218>)
 801025e:	4979      	ldr	r1, [pc, #484]	; (8010444 <TIM_SlaveTimer_SetConfig+0x21c>)
 8010260:	4293      	cmp	r3, r2
 8010262:	bf18      	it	ne
 8010264:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 8010268:	bf14      	ite	ne
 801026a:	2201      	movne	r2, #1
 801026c:	2200      	moveq	r2, #0
 801026e:	428b      	cmp	r3, r1
 8010270:	bf0c      	ite	eq
 8010272:	2200      	moveq	r2, #0
 8010274:	f002 0201 	andne.w	r2, r2, #1
 8010278:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 801027c:	428b      	cmp	r3, r1
 801027e:	bf0c      	ite	eq
 8010280:	2200      	moveq	r2, #0
 8010282:	f002 0201 	andne.w	r2, r2, #1
 8010286:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 801028a:	428b      	cmp	r3, r1
 801028c:	bf0c      	ite	eq
 801028e:	2200      	moveq	r2, #0
 8010290:	f002 0201 	andne.w	r2, r2, #1
 8010294:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 8010298:	428b      	cmp	r3, r1
 801029a:	bf0c      	ite	eq
 801029c:	2200      	moveq	r2, #0
 801029e:	f002 0201 	andne.w	r2, r2, #1
 80102a2:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 80102a6:	428b      	cmp	r3, r1
 80102a8:	bf0c      	ite	eq
 80102aa:	2200      	moveq	r2, #0
 80102ac:	f002 0201 	andne.w	r2, r2, #1
 80102b0:	b11a      	cbz	r2, 80102ba <TIM_SlaveTimer_SetConfig+0x92>
 80102b2:	4a65      	ldr	r2, [pc, #404]	; (8010448 <TIM_SlaveTimer_SetConfig+0x220>)
 80102b4:	4293      	cmp	r3, r2
 80102b6:	f040 81bb 	bne.w	8010630 <TIM_SlaveTimer_SetConfig+0x408>
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
 80102ba:	68e3      	ldr	r3, [r4, #12]
 80102bc:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 80102c0:	f040 819e 	bne.w	8010600 <TIM_SlaveTimer_SetConfig+0x3d8>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 80102c4:	68a3      	ldr	r3, [r4, #8]
 80102c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80102ca:	bf18      	it	ne
 80102cc:	2b0a      	cmpne	r3, #10
 80102ce:	d003      	beq.n	80102d8 <TIM_SlaveTimer_SetConfig+0xb0>
 80102d0:	f033 0302 	bics.w	r3, r3, #2
 80102d4:	f040 81a6 	bne.w	8010624 <TIM_SlaveTimer_SetConfig+0x3fc>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 80102d8:	6921      	ldr	r1, [r4, #16]
 80102da:	290f      	cmp	r1, #15
 80102dc:	f200 8175 	bhi.w	80105ca <TIM_SlaveTimer_SetConfig+0x3a2>
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80102e0:	682d      	ldr	r5, [r5, #0]
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80102e2:	e9d4 0302 	ldrd	r0, r3, [r4, #8]
 80102e6:	68aa      	ldr	r2, [r5, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80102e8:	4303      	orrs	r3, r0
  HAL_StatusTypeDef status = HAL_OK;
 80102ea:	2000      	movs	r0, #0
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80102ec:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80102f0:	4313      	orrs	r3, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80102f2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80102f6:	60ab      	str	r3, [r5, #8]
}
 80102f8:	bd70      	pop	{r4, r5, r6, pc}
  switch (sSlaveConfig->InputTrigger)
 80102fa:	2a40      	cmp	r2, #64	; 0x40
 80102fc:	d03a      	beq.n	8010374 <TIM_SlaveTimer_SetConfig+0x14c>
 80102fe:	d901      	bls.n	8010304 <TIM_SlaveTimer_SetConfig+0xdc>
        return HAL_ERROR;
 8010300:	2001      	movs	r0, #1
}
 8010302:	bd70      	pop	{r4, r5, r6, pc}
  switch (sSlaveConfig->InputTrigger)
 8010304:	2a20      	cmp	r2, #32
 8010306:	d002      	beq.n	801030e <TIM_SlaveTimer_SetConfig+0xe6>
 8010308:	d930      	bls.n	801036c <TIM_SlaveTimer_SetConfig+0x144>
 801030a:	2a30      	cmp	r2, #48	; 0x30
 801030c:	d1f8      	bne.n	8010300 <TIM_SlaveTimer_SetConfig+0xd8>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 801030e:	4a4c      	ldr	r2, [pc, #304]	; (8010440 <TIM_SlaveTimer_SetConfig+0x218>)
 8010310:	484c      	ldr	r0, [pc, #304]	; (8010444 <TIM_SlaveTimer_SetConfig+0x21c>)
 8010312:	4293      	cmp	r3, r2
 8010314:	bf18      	it	ne
 8010316:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 801031a:	494c      	ldr	r1, [pc, #304]	; (801044c <TIM_SlaveTimer_SetConfig+0x224>)
 801031c:	4c4c      	ldr	r4, [pc, #304]	; (8010450 <TIM_SlaveTimer_SetConfig+0x228>)
 801031e:	bf14      	ite	ne
 8010320:	2201      	movne	r2, #1
 8010322:	2200      	moveq	r2, #0
 8010324:	4283      	cmp	r3, r0
 8010326:	bf0c      	ite	eq
 8010328:	2200      	moveq	r2, #0
 801032a:	f002 0201 	andne.w	r2, r2, #1
 801032e:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 8010332:	428b      	cmp	r3, r1
 8010334:	bf0c      	ite	eq
 8010336:	2200      	moveq	r2, #0
 8010338:	f002 0201 	andne.w	r2, r2, #1
 801033c:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
 8010340:	42a3      	cmp	r3, r4
 8010342:	bf0c      	ite	eq
 8010344:	2200      	moveq	r2, #0
 8010346:	f002 0201 	andne.w	r2, r2, #1
 801034a:	4283      	cmp	r3, r0
 801034c:	bf0c      	ite	eq
 801034e:	2200      	moveq	r2, #0
 8010350:	f002 0201 	andne.w	r2, r2, #1
 8010354:	428b      	cmp	r3, r1
 8010356:	bf0c      	ite	eq
 8010358:	2200      	moveq	r2, #0
 801035a:	f002 0201 	andne.w	r2, r2, #1
 801035e:	b11a      	cbz	r2, 8010368 <TIM_SlaveTimer_SetConfig+0x140>
 8010360:	4a39      	ldr	r2, [pc, #228]	; (8010448 <TIM_SlaveTimer_SetConfig+0x220>)
 8010362:	4293      	cmp	r3, r2
 8010364:	f040 816a 	bne.w	801063c <TIM_SlaveTimer_SetConfig+0x414>
  HAL_StatusTypeDef status = HAL_OK;
 8010368:	2000      	movs	r0, #0
}
 801036a:	bd70      	pop	{r4, r5, r6, pc}
  switch (sSlaveConfig->InputTrigger)
 801036c:	f032 0210 	bics.w	r2, r2, #16
 8010370:	d1c6      	bne.n	8010300 <TIM_SlaveTimer_SetConfig+0xd8>
 8010372:	e7cc      	b.n	801030e <TIM_SlaveTimer_SetConfig+0xe6>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8010374:	4a32      	ldr	r2, [pc, #200]	; (8010440 <TIM_SlaveTimer_SetConfig+0x218>)
 8010376:	4933      	ldr	r1, [pc, #204]	; (8010444 <TIM_SlaveTimer_SetConfig+0x21c>)
 8010378:	4293      	cmp	r3, r2
 801037a:	bf18      	it	ne
 801037c:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 8010380:	bf14      	ite	ne
 8010382:	2201      	movne	r2, #1
 8010384:	2200      	moveq	r2, #0
 8010386:	428b      	cmp	r3, r1
 8010388:	bf0c      	ite	eq
 801038a:	2200      	moveq	r2, #0
 801038c:	f002 0201 	andne.w	r2, r2, #1
 8010390:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8010394:	428b      	cmp	r3, r1
 8010396:	bf0c      	ite	eq
 8010398:	2200      	moveq	r2, #0
 801039a:	f002 0201 	andne.w	r2, r2, #1
 801039e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80103a2:	428b      	cmp	r3, r1
 80103a4:	bf0c      	ite	eq
 80103a6:	2200      	moveq	r2, #0
 80103a8:	f002 0201 	andne.w	r2, r2, #1
 80103ac:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 80103b0:	428b      	cmp	r3, r1
 80103b2:	bf0c      	ite	eq
 80103b4:	2200      	moveq	r2, #0
 80103b6:	f002 0201 	andne.w	r2, r2, #1
 80103ba:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 80103be:	428b      	cmp	r3, r1
 80103c0:	bf0c      	ite	eq
 80103c2:	2200      	moveq	r2, #0
 80103c4:	f002 0201 	andne.w	r2, r2, #1
 80103c8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80103cc:	428b      	cmp	r3, r1
 80103ce:	bf0c      	ite	eq
 80103d0:	2200      	moveq	r2, #0
 80103d2:	f002 0201 	andne.w	r2, r2, #1
 80103d6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80103da:	428b      	cmp	r3, r1
 80103dc:	bf0c      	ite	eq
 80103de:	2200      	moveq	r2, #0
 80103e0:	f002 0201 	andne.w	r2, r2, #1
 80103e4:	f5a1 3198 	sub.w	r1, r1, #77824	; 0x13000
 80103e8:	428b      	cmp	r3, r1
 80103ea:	bf0c      	ite	eq
 80103ec:	2200      	moveq	r2, #0
 80103ee:	f002 0201 	andne.w	r2, r2, #1
 80103f2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80103f6:	428b      	cmp	r3, r1
 80103f8:	bf0c      	ite	eq
 80103fa:	2200      	moveq	r2, #0
 80103fc:	f002 0201 	andne.w	r2, r2, #1
 8010400:	b11a      	cbz	r2, 801040a <TIM_SlaveTimer_SetConfig+0x1e2>
 8010402:	4a14      	ldr	r2, [pc, #80]	; (8010454 <TIM_SlaveTimer_SetConfig+0x22c>)
 8010404:	4293      	cmp	r3, r2
 8010406:	f040 8126 	bne.w	8010656 <TIM_SlaveTimer_SetConfig+0x42e>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 801040a:	6923      	ldr	r3, [r4, #16]
 801040c:	2b0f      	cmp	r3, #15
 801040e:	f200 80ea 	bhi.w	80105e6 <TIM_SlaveTimer_SetConfig+0x3be>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8010412:	6823      	ldr	r3, [r4, #0]
 8010414:	2b05      	cmp	r3, #5
 8010416:	f43f af73 	beq.w	8010300 <TIM_SlaveTimer_SetConfig+0xd8>
      tmpccer = htim->Instance->CCER;
 801041a:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801041c:	2000      	movs	r0, #0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 801041e:	6925      	ldr	r5, [r4, #16]
      tmpccer = htim->Instance->CCER;
 8010420:	6a1c      	ldr	r4, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8010422:	6a19      	ldr	r1, [r3, #32]
 8010424:	f021 0101 	bic.w	r1, r1, #1
 8010428:	6219      	str	r1, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 801042a:	699a      	ldr	r2, [r3, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801042c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8010430:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 8010434:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8010436:	621c      	str	r4, [r3, #32]
}
 8010438:	bd70      	pop	{r4, r5, r6, pc}
 801043a:	bf00      	nop
 801043c:	fffefff8 	.word	0xfffefff8
 8010440:	40010000 	.word	0x40010000
 8010444:	40000400 	.word	0x40000400
 8010448:	40001800 	.word	0x40001800
 801044c:	40000800 	.word	0x40000800
 8010450:	40000c00 	.word	0x40000c00
 8010454:	40002000 	.word	0x40002000
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8010458:	4a85      	ldr	r2, [pc, #532]	; (8010670 <TIM_SlaveTimer_SetConfig+0x448>)
 801045a:	4986      	ldr	r1, [pc, #536]	; (8010674 <TIM_SlaveTimer_SetConfig+0x44c>)
 801045c:	4293      	cmp	r3, r2
 801045e:	bf18      	it	ne
 8010460:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 8010464:	bf14      	ite	ne
 8010466:	2201      	movne	r2, #1
 8010468:	2200      	moveq	r2, #0
 801046a:	428b      	cmp	r3, r1
 801046c:	bf0c      	ite	eq
 801046e:	2200      	moveq	r2, #0
 8010470:	f002 0201 	andne.w	r2, r2, #1
 8010474:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8010478:	428b      	cmp	r3, r1
 801047a:	bf0c      	ite	eq
 801047c:	2200      	moveq	r2, #0
 801047e:	f002 0201 	andne.w	r2, r2, #1
 8010482:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8010486:	428b      	cmp	r3, r1
 8010488:	bf0c      	ite	eq
 801048a:	2200      	moveq	r2, #0
 801048c:	f002 0201 	andne.w	r2, r2, #1
 8010490:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 8010494:	428b      	cmp	r3, r1
 8010496:	bf0c      	ite	eq
 8010498:	2200      	moveq	r2, #0
 801049a:	f002 0201 	andne.w	r2, r2, #1
 801049e:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 80104a2:	428b      	cmp	r3, r1
 80104a4:	bf0c      	ite	eq
 80104a6:	2200      	moveq	r2, #0
 80104a8:	f002 0201 	andne.w	r2, r2, #1
 80104ac:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80104b0:	428b      	cmp	r3, r1
 80104b2:	bf0c      	ite	eq
 80104b4:	2200      	moveq	r2, #0
 80104b6:	f002 0201 	andne.w	r2, r2, #1
 80104ba:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80104be:	428b      	cmp	r3, r1
 80104c0:	bf0c      	ite	eq
 80104c2:	2200      	moveq	r2, #0
 80104c4:	f002 0201 	andne.w	r2, r2, #1
 80104c8:	f5a1 3198 	sub.w	r1, r1, #77824	; 0x13000
 80104cc:	428b      	cmp	r3, r1
 80104ce:	bf0c      	ite	eq
 80104d0:	2200      	moveq	r2, #0
 80104d2:	f002 0201 	andne.w	r2, r2, #1
 80104d6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80104da:	428b      	cmp	r3, r1
 80104dc:	bf0c      	ite	eq
 80104de:	2200      	moveq	r2, #0
 80104e0:	f002 0201 	andne.w	r2, r2, #1
 80104e4:	b11a      	cbz	r2, 80104ee <TIM_SlaveTimer_SetConfig+0x2c6>
 80104e6:	4a64      	ldr	r2, [pc, #400]	; (8010678 <TIM_SlaveTimer_SetConfig+0x450>)
 80104e8:	4293      	cmp	r3, r2
 80104ea:	f040 80ba 	bne.w	8010662 <TIM_SlaveTimer_SetConfig+0x43a>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 80104ee:	68a3      	ldr	r3, [r4, #8]
 80104f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80104f4:	bf18      	it	ne
 80104f6:	2b0a      	cmpne	r3, #10
 80104f8:	d003      	beq.n	8010502 <TIM_SlaveTimer_SetConfig+0x2da>
 80104fa:	f033 0302 	bics.w	r3, r3, #2
 80104fe:	f040 808b 	bne.w	8010618 <TIM_SlaveTimer_SetConfig+0x3f0>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 8010502:	6926      	ldr	r6, [r4, #16]
 8010504:	2e0f      	cmp	r6, #15
 8010506:	d874      	bhi.n	80105f2 <TIM_SlaveTimer_SetConfig+0x3ca>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010508:	682b      	ldr	r3, [r5, #0]
 801050a:	68a1      	ldr	r1, [r4, #8]
  tmpccer = TIMx->CCER;
 801050c:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801050e:	6a1c      	ldr	r4, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010510:	f020 000a 	bic.w	r0, r0, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010514:	f024 0401 	bic.w	r4, r4, #1
  tmpccer |= TIM_ICPolarity;
 8010518:	4301      	orrs	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 801051a:	2000      	movs	r0, #0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801051c:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801051e:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010520:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010524:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8010528:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801052a:	6219      	str	r1, [r3, #32]
}
 801052c:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 801052e:	4a50      	ldr	r2, [pc, #320]	; (8010670 <TIM_SlaveTimer_SetConfig+0x448>)
 8010530:	4950      	ldr	r1, [pc, #320]	; (8010674 <TIM_SlaveTimer_SetConfig+0x44c>)
 8010532:	4293      	cmp	r3, r2
 8010534:	bf18      	it	ne
 8010536:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 801053a:	bf14      	ite	ne
 801053c:	2201      	movne	r2, #1
 801053e:	2200      	moveq	r2, #0
 8010540:	428b      	cmp	r3, r1
 8010542:	bf0c      	ite	eq
 8010544:	2200      	moveq	r2, #0
 8010546:	f002 0201 	andne.w	r2, r2, #1
 801054a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 801054e:	428b      	cmp	r3, r1
 8010550:	bf0c      	ite	eq
 8010552:	2200      	moveq	r2, #0
 8010554:	f002 0201 	andne.w	r2, r2, #1
 8010558:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 801055c:	428b      	cmp	r3, r1
 801055e:	bf0c      	ite	eq
 8010560:	2200      	moveq	r2, #0
 8010562:	f002 0201 	andne.w	r2, r2, #1
 8010566:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 801056a:	428b      	cmp	r3, r1
 801056c:	bf0c      	ite	eq
 801056e:	2200      	moveq	r2, #0
 8010570:	f002 0201 	andne.w	r2, r2, #1
 8010574:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 8010578:	428b      	cmp	r3, r1
 801057a:	bf0c      	ite	eq
 801057c:	2200      	moveq	r2, #0
 801057e:	f002 0201 	andne.w	r2, r2, #1
 8010582:	b112      	cbz	r2, 801058a <TIM_SlaveTimer_SetConfig+0x362>
 8010584:	4a3d      	ldr	r2, [pc, #244]	; (801067c <TIM_SlaveTimer_SetConfig+0x454>)
 8010586:	4293      	cmp	r3, r2
 8010588:	d15f      	bne.n	801064a <TIM_SlaveTimer_SetConfig+0x422>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 801058a:	68a3      	ldr	r3, [r4, #8]
 801058c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010590:	bf18      	it	ne
 8010592:	2b0a      	cmpne	r3, #10
 8010594:	d002      	beq.n	801059c <TIM_SlaveTimer_SetConfig+0x374>
 8010596:	f033 0302 	bics.w	r3, r3, #2
 801059a:	d137      	bne.n	801060c <TIM_SlaveTimer_SetConfig+0x3e4>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 801059c:	6926      	ldr	r6, [r4, #16]
 801059e:	2e0f      	cmp	r6, #15
 80105a0:	d81a      	bhi.n	80105d8 <TIM_SlaveTimer_SetConfig+0x3b0>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80105a2:	682b      	ldr	r3, [r5, #0]
 80105a4:	68a4      	ldr	r4, [r4, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80105a6:	6a18      	ldr	r0, [r3, #32]
 80105a8:	f020 0010 	bic.w	r0, r0, #16
 80105ac:	6218      	str	r0, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 80105ae:	2000      	movs	r0, #0
  tmpccmr1 = TIMx->CCMR1;
 80105b0:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80105b2:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80105b4:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80105b8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80105bc:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 80105c0:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 80105c4:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80105c6:	621a      	str	r2, [r3, #32]
}
 80105c8:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 80105ca:	f641 41e9 	movw	r1, #7401	; 0x1ce9
 80105ce:	482c      	ldr	r0, [pc, #176]	; (8010680 <TIM_SlaveTimer_SetConfig+0x458>)
 80105d0:	f7f5 f908 	bl	80057e4 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 80105d4:	6921      	ldr	r1, [r4, #16]
 80105d6:	e683      	b.n	80102e0 <TIM_SlaveTimer_SetConfig+0xb8>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 80105d8:	f641 511f 	movw	r1, #7455	; 0x1d1f
 80105dc:	4828      	ldr	r0, [pc, #160]	; (8010680 <TIM_SlaveTimer_SetConfig+0x458>)
 80105de:	f7f5 f901 	bl	80057e4 <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80105e2:	6926      	ldr	r6, [r4, #16]
 80105e4:	e7dd      	b.n	80105a2 <TIM_SlaveTimer_SetConfig+0x37a>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 80105e6:	f641 41f6 	movw	r1, #7414	; 0x1cf6
 80105ea:	4825      	ldr	r0, [pc, #148]	; (8010680 <TIM_SlaveTimer_SetConfig+0x458>)
 80105ec:	f7f5 f8fa 	bl	80057e4 <assert_failed>
 80105f0:	e70f      	b.n	8010412 <TIM_SlaveTimer_SetConfig+0x1ea>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 80105f2:	f641 5111 	movw	r1, #7441	; 0x1d11
 80105f6:	4822      	ldr	r0, [pc, #136]	; (8010680 <TIM_SlaveTimer_SetConfig+0x458>)
 80105f8:	f7f5 f8f4 	bl	80057e4 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80105fc:	6926      	ldr	r6, [r4, #16]
 80105fe:	e783      	b.n	8010508 <TIM_SlaveTimer_SetConfig+0x2e0>
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
 8010600:	f641 41e7 	movw	r1, #7399	; 0x1ce7
 8010604:	481e      	ldr	r0, [pc, #120]	; (8010680 <TIM_SlaveTimer_SetConfig+0x458>)
 8010606:	f7f5 f8ed 	bl	80057e4 <assert_failed>
 801060a:	e65b      	b.n	80102c4 <TIM_SlaveTimer_SetConfig+0x9c>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 801060c:	f641 511e 	movw	r1, #7454	; 0x1d1e
 8010610:	481b      	ldr	r0, [pc, #108]	; (8010680 <TIM_SlaveTimer_SetConfig+0x458>)
 8010612:	f7f5 f8e7 	bl	80057e4 <assert_failed>
 8010616:	e7c1      	b.n	801059c <TIM_SlaveTimer_SetConfig+0x374>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 8010618:	f641 5110 	movw	r1, #7440	; 0x1d10
 801061c:	4818      	ldr	r0, [pc, #96]	; (8010680 <TIM_SlaveTimer_SetConfig+0x458>)
 801061e:	f7f5 f8e1 	bl	80057e4 <assert_failed>
 8010622:	e76e      	b.n	8010502 <TIM_SlaveTimer_SetConfig+0x2da>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 8010624:	f641 41e8 	movw	r1, #7400	; 0x1ce8
 8010628:	4815      	ldr	r0, [pc, #84]	; (8010680 <TIM_SlaveTimer_SetConfig+0x458>)
 801062a:	f7f5 f8db 	bl	80057e4 <assert_failed>
 801062e:	e653      	b.n	80102d8 <TIM_SlaveTimer_SetConfig+0xb0>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8010630:	f641 41e6 	movw	r1, #7398	; 0x1ce6
 8010634:	4812      	ldr	r0, [pc, #72]	; (8010680 <TIM_SlaveTimer_SetConfig+0x458>)
 8010636:	f7f5 f8d5 	bl	80057e4 <assert_failed>
 801063a:	e63e      	b.n	80102ba <TIM_SlaveTimer_SetConfig+0x92>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 801063c:	f641 512e 	movw	r1, #7470	; 0x1d2e
 8010640:	480f      	ldr	r0, [pc, #60]	; (8010680 <TIM_SlaveTimer_SetConfig+0x458>)
 8010642:	f7f5 f8cf 	bl	80057e4 <assert_failed>
  HAL_StatusTypeDef status = HAL_OK;
 8010646:	2000      	movs	r0, #0
}
 8010648:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 801064a:	f641 511d 	movw	r1, #7453	; 0x1d1d
 801064e:	480c      	ldr	r0, [pc, #48]	; (8010680 <TIM_SlaveTimer_SetConfig+0x458>)
 8010650:	f7f5 f8c8 	bl	80057e4 <assert_failed>
 8010654:	e799      	b.n	801058a <TIM_SlaveTimer_SetConfig+0x362>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8010656:	f641 41f5 	movw	r1, #7413	; 0x1cf5
 801065a:	4809      	ldr	r0, [pc, #36]	; (8010680 <TIM_SlaveTimer_SetConfig+0x458>)
 801065c:	f7f5 f8c2 	bl	80057e4 <assert_failed>
 8010660:	e6d3      	b.n	801040a <TIM_SlaveTimer_SetConfig+0x1e2>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8010662:	f641 510f 	movw	r1, #7439	; 0x1d0f
 8010666:	4806      	ldr	r0, [pc, #24]	; (8010680 <TIM_SlaveTimer_SetConfig+0x458>)
 8010668:	f7f5 f8bc 	bl	80057e4 <assert_failed>
 801066c:	e73f      	b.n	80104ee <TIM_SlaveTimer_SetConfig+0x2c6>
 801066e:	bf00      	nop
 8010670:	40010000 	.word	0x40010000
 8010674:	40000400 	.word	0x40000400
 8010678:	40002000 	.word	0x40002000
 801067c:	40001800 	.word	0x40001800
 8010680:	0802e494 	.word	0x0802e494

08010684 <HAL_TIM_Base_Start>:
{
 8010684:	b538      	push	{r3, r4, r5, lr}
 8010686:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8010688:	4b52      	ldr	r3, [pc, #328]	; (80107d4 <HAL_TIM_Base_Start+0x150>)
 801068a:	4d53      	ldr	r5, [pc, #332]	; (80107d8 <HAL_TIM_Base_Start+0x154>)
 801068c:	6822      	ldr	r2, [r4, #0]
 801068e:	4953      	ldr	r1, [pc, #332]	; (80107dc <HAL_TIM_Base_Start+0x158>)
 8010690:	429a      	cmp	r2, r3
 8010692:	bf18      	it	ne
 8010694:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8010698:	4851      	ldr	r0, [pc, #324]	; (80107e0 <HAL_TIM_Base_Start+0x15c>)
 801069a:	bf14      	ite	ne
 801069c:	2301      	movne	r3, #1
 801069e:	2300      	moveq	r3, #0
 80106a0:	42aa      	cmp	r2, r5
 80106a2:	bf0c      	ite	eq
 80106a4:	2300      	moveq	r3, #0
 80106a6:	f003 0301 	andne.w	r3, r3, #1
 80106aa:	428a      	cmp	r2, r1
 80106ac:	bf0c      	ite	eq
 80106ae:	2300      	moveq	r3, #0
 80106b0:	f003 0301 	andne.w	r3, r3, #1
 80106b4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80106b8:	4282      	cmp	r2, r0
 80106ba:	bf0c      	ite	eq
 80106bc:	2300      	moveq	r3, #0
 80106be:	f003 0301 	andne.w	r3, r3, #1
 80106c2:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 80106c6:	428a      	cmp	r2, r1
 80106c8:	bf0c      	ite	eq
 80106ca:	2300      	moveq	r3, #0
 80106cc:	f003 0301 	andne.w	r3, r3, #1
 80106d0:	f501 4174 	add.w	r1, r1, #62464	; 0xf400
 80106d4:	4282      	cmp	r2, r0
 80106d6:	bf0c      	ite	eq
 80106d8:	2300      	moveq	r3, #0
 80106da:	f003 0301 	andne.w	r3, r3, #1
 80106de:	f500 3096 	add.w	r0, r0, #76800	; 0x12c00
 80106e2:	428a      	cmp	r2, r1
 80106e4:	bf0c      	ite	eq
 80106e6:	2300      	moveq	r3, #0
 80106e8:	f003 0301 	andne.w	r3, r3, #1
 80106ec:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 80106f0:	4282      	cmp	r2, r0
 80106f2:	bf0c      	ite	eq
 80106f4:	2300      	moveq	r3, #0
 80106f6:	f003 0301 	andne.w	r3, r3, #1
 80106fa:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 80106fe:	428a      	cmp	r2, r1
 8010700:	bf0c      	ite	eq
 8010702:	2300      	moveq	r3, #0
 8010704:	f003 0301 	andne.w	r3, r3, #1
 8010708:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 801070c:	4282      	cmp	r2, r0
 801070e:	bf0c      	ite	eq
 8010710:	2300      	moveq	r3, #0
 8010712:	f003 0301 	andne.w	r3, r3, #1
 8010716:	428a      	cmp	r2, r1
 8010718:	bf0c      	ite	eq
 801071a:	2300      	moveq	r3, #0
 801071c:	f003 0301 	andne.w	r3, r3, #1
 8010720:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8010724:	428a      	cmp	r2, r1
 8010726:	bf0c      	ite	eq
 8010728:	2300      	moveq	r3, #0
 801072a:	f003 0301 	andne.w	r3, r3, #1
 801072e:	b113      	cbz	r3, 8010736 <HAL_TIM_Base_Start+0xb2>
 8010730:	4b2c      	ldr	r3, [pc, #176]	; (80107e4 <HAL_TIM_Base_Start+0x160>)
 8010732:	429a      	cmp	r2, r3
 8010734:	d143      	bne.n	80107be <HAL_TIM_Base_Start+0x13a>
  if (htim->State != HAL_TIM_STATE_READY)
 8010736:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 801073a:	2b01      	cmp	r3, #1
 801073c:	d13b      	bne.n	80107b6 <HAL_TIM_Base_Start+0x132>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801073e:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8010740:	2002      	movs	r0, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010742:	4b24      	ldr	r3, [pc, #144]	; (80107d4 <HAL_TIM_Base_Start+0x150>)
 8010744:	4d24      	ldr	r5, [pc, #144]	; (80107d8 <HAL_TIM_Base_Start+0x154>)
 8010746:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 801074a:	bf18      	it	ne
 801074c:	429a      	cmpne	r2, r3
 801074e:	4923      	ldr	r1, [pc, #140]	; (80107dc <HAL_TIM_Base_Start+0x158>)
  htim->State = HAL_TIM_STATE_BUSY;
 8010750:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010754:	bf0c      	ite	eq
 8010756:	2301      	moveq	r3, #1
 8010758:	2300      	movne	r3, #0
 801075a:	4c21      	ldr	r4, [pc, #132]	; (80107e0 <HAL_TIM_Base_Start+0x15c>)
 801075c:	42aa      	cmp	r2, r5
 801075e:	bf08      	it	eq
 8010760:	f043 0301 	orreq.w	r3, r3, #1
 8010764:	4820      	ldr	r0, [pc, #128]	; (80107e8 <HAL_TIM_Base_Start+0x164>)
 8010766:	428a      	cmp	r2, r1
 8010768:	bf08      	it	eq
 801076a:	f043 0301 	orreq.w	r3, r3, #1
 801076e:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
 8010772:	42a2      	cmp	r2, r4
 8010774:	bf08      	it	eq
 8010776:	f043 0301 	orreq.w	r3, r3, #1
 801077a:	4282      	cmp	r2, r0
 801077c:	bf08      	it	eq
 801077e:	f043 0301 	orreq.w	r3, r3, #1
 8010782:	428a      	cmp	r2, r1
 8010784:	bf08      	it	eq
 8010786:	f043 0301 	orreq.w	r3, r3, #1
 801078a:	b933      	cbnz	r3, 801079a <HAL_TIM_Base_Start+0x116>
 801078c:	f5a0 406c 	sub.w	r0, r0, #60416	; 0xec00
 8010790:	1a10      	subs	r0, r2, r0
 8010792:	fab0 f080 	clz	r0, r0
 8010796:	0940      	lsrs	r0, r0, #5
 8010798:	b1b8      	cbz	r0, 80107ca <HAL_TIM_Base_Start+0x146>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801079a:	6891      	ldr	r1, [r2, #8]
 801079c:	4b13      	ldr	r3, [pc, #76]	; (80107ec <HAL_TIM_Base_Start+0x168>)
 801079e:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80107a0:	2b06      	cmp	r3, #6
 80107a2:	d00a      	beq.n	80107ba <HAL_TIM_Base_Start+0x136>
 80107a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80107a8:	d007      	beq.n	80107ba <HAL_TIM_Base_Start+0x136>
      __HAL_TIM_ENABLE(htim);
 80107aa:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 80107ac:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 80107ae:	f043 0301 	orr.w	r3, r3, #1
 80107b2:	6013      	str	r3, [r2, #0]
}
 80107b4:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80107b6:	2001      	movs	r0, #1
}
 80107b8:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 80107ba:	2000      	movs	r0, #0
}
 80107bc:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80107be:	f240 1197 	movw	r1, #407	; 0x197
 80107c2:	480b      	ldr	r0, [pc, #44]	; (80107f0 <HAL_TIM_Base_Start+0x16c>)
 80107c4:	f7f5 f80e 	bl	80057e4 <assert_failed>
 80107c8:	e7b5      	b.n	8010736 <HAL_TIM_Base_Start+0xb2>
    __HAL_TIM_ENABLE(htim);
 80107ca:	6813      	ldr	r3, [r2, #0]
 80107cc:	f043 0301 	orr.w	r3, r3, #1
 80107d0:	6013      	str	r3, [r2, #0]
}
 80107d2:	bd38      	pop	{r3, r4, r5, pc}
 80107d4:	40010000 	.word	0x40010000
 80107d8:	40000400 	.word	0x40000400
 80107dc:	40000800 	.word	0x40000800
 80107e0:	40000c00 	.word	0x40000c00
 80107e4:	40002000 	.word	0x40002000
 80107e8:	40010400 	.word	0x40010400
 80107ec:	00010007 	.word	0x00010007
 80107f0:	0802e494 	.word	0x0802e494

080107f4 <HAL_TIM_Base_Start_IT>:
{
 80107f4:	b538      	push	{r3, r4, r5, lr}
 80107f6:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80107f8:	4b54      	ldr	r3, [pc, #336]	; (801094c <HAL_TIM_Base_Start_IT+0x158>)
 80107fa:	4d55      	ldr	r5, [pc, #340]	; (8010950 <HAL_TIM_Base_Start_IT+0x15c>)
 80107fc:	6822      	ldr	r2, [r4, #0]
 80107fe:	4955      	ldr	r1, [pc, #340]	; (8010954 <HAL_TIM_Base_Start_IT+0x160>)
 8010800:	429a      	cmp	r2, r3
 8010802:	bf18      	it	ne
 8010804:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8010808:	4853      	ldr	r0, [pc, #332]	; (8010958 <HAL_TIM_Base_Start_IT+0x164>)
 801080a:	bf14      	ite	ne
 801080c:	2301      	movne	r3, #1
 801080e:	2300      	moveq	r3, #0
 8010810:	42aa      	cmp	r2, r5
 8010812:	bf0c      	ite	eq
 8010814:	2300      	moveq	r3, #0
 8010816:	f003 0301 	andne.w	r3, r3, #1
 801081a:	428a      	cmp	r2, r1
 801081c:	bf0c      	ite	eq
 801081e:	2300      	moveq	r3, #0
 8010820:	f003 0301 	andne.w	r3, r3, #1
 8010824:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010828:	4282      	cmp	r2, r0
 801082a:	bf0c      	ite	eq
 801082c:	2300      	moveq	r3, #0
 801082e:	f003 0301 	andne.w	r3, r3, #1
 8010832:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8010836:	428a      	cmp	r2, r1
 8010838:	bf0c      	ite	eq
 801083a:	2300      	moveq	r3, #0
 801083c:	f003 0301 	andne.w	r3, r3, #1
 8010840:	f501 4174 	add.w	r1, r1, #62464	; 0xf400
 8010844:	4282      	cmp	r2, r0
 8010846:	bf0c      	ite	eq
 8010848:	2300      	moveq	r3, #0
 801084a:	f003 0301 	andne.w	r3, r3, #1
 801084e:	f500 3096 	add.w	r0, r0, #76800	; 0x12c00
 8010852:	428a      	cmp	r2, r1
 8010854:	bf0c      	ite	eq
 8010856:	2300      	moveq	r3, #0
 8010858:	f003 0301 	andne.w	r3, r3, #1
 801085c:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 8010860:	4282      	cmp	r2, r0
 8010862:	bf0c      	ite	eq
 8010864:	2300      	moveq	r3, #0
 8010866:	f003 0301 	andne.w	r3, r3, #1
 801086a:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 801086e:	428a      	cmp	r2, r1
 8010870:	bf0c      	ite	eq
 8010872:	2300      	moveq	r3, #0
 8010874:	f003 0301 	andne.w	r3, r3, #1
 8010878:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 801087c:	4282      	cmp	r2, r0
 801087e:	bf0c      	ite	eq
 8010880:	2300      	moveq	r3, #0
 8010882:	f003 0301 	andne.w	r3, r3, #1
 8010886:	428a      	cmp	r2, r1
 8010888:	bf0c      	ite	eq
 801088a:	2300      	moveq	r3, #0
 801088c:	f003 0301 	andne.w	r3, r3, #1
 8010890:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8010894:	428a      	cmp	r2, r1
 8010896:	bf0c      	ite	eq
 8010898:	2300      	moveq	r3, #0
 801089a:	f003 0301 	andne.w	r3, r3, #1
 801089e:	b113      	cbz	r3, 80108a6 <HAL_TIM_Base_Start_IT+0xb2>
 80108a0:	4b2e      	ldr	r3, [pc, #184]	; (801095c <HAL_TIM_Base_Start_IT+0x168>)
 80108a2:	429a      	cmp	r2, r3
 80108a4:	d147      	bne.n	8010936 <HAL_TIM_Base_Start_IT+0x142>
  if (htim->State != HAL_TIM_STATE_READY)
 80108a6:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80108aa:	2b01      	cmp	r3, #1
 80108ac:	d13f      	bne.n	801092e <HAL_TIM_Base_Start_IT+0x13a>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80108ae:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80108b0:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80108b2:	4b26      	ldr	r3, [pc, #152]	; (801094c <HAL_TIM_Base_Start_IT+0x158>)
 80108b4:	4d26      	ldr	r5, [pc, #152]	; (8010950 <HAL_TIM_Base_Start_IT+0x15c>)
 80108b6:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80108ba:	bf18      	it	ne
 80108bc:	429a      	cmpne	r2, r3
 80108be:	4825      	ldr	r0, [pc, #148]	; (8010954 <HAL_TIM_Base_Start_IT+0x160>)
  htim->State = HAL_TIM_STATE_BUSY;
 80108c0:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80108c4:	bf0c      	ite	eq
 80108c6:	2301      	moveq	r3, #1
 80108c8:	2300      	movne	r3, #0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80108ca:	68d1      	ldr	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80108cc:	42aa      	cmp	r2, r5
 80108ce:	bf08      	it	eq
 80108d0:	f043 0301 	orreq.w	r3, r3, #1
 80108d4:	4c20      	ldr	r4, [pc, #128]	; (8010958 <HAL_TIM_Base_Start_IT+0x164>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80108d6:	f041 0101 	orr.w	r1, r1, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80108da:	4282      	cmp	r2, r0
 80108dc:	bf08      	it	eq
 80108de:	f043 0301 	orreq.w	r3, r3, #1
 80108e2:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80108e6:	60d1      	str	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80108e8:	42a2      	cmp	r2, r4
 80108ea:	bf08      	it	eq
 80108ec:	f043 0301 	orreq.w	r3, r3, #1
 80108f0:	491b      	ldr	r1, [pc, #108]	; (8010960 <HAL_TIM_Base_Start_IT+0x16c>)
 80108f2:	4282      	cmp	r2, r0
 80108f4:	bf08      	it	eq
 80108f6:	f043 0301 	orreq.w	r3, r3, #1
 80108fa:	428a      	cmp	r2, r1
 80108fc:	bf08      	it	eq
 80108fe:	f043 0301 	orreq.w	r3, r3, #1
 8010902:	b933      	cbnz	r3, 8010912 <HAL_TIM_Base_Start_IT+0x11e>
 8010904:	f5a0 406c 	sub.w	r0, r0, #60416	; 0xec00
 8010908:	1a10      	subs	r0, r2, r0
 801090a:	fab0 f080 	clz	r0, r0
 801090e:	0940      	lsrs	r0, r0, #5
 8010910:	b1b8      	cbz	r0, 8010942 <HAL_TIM_Base_Start_IT+0x14e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010912:	6891      	ldr	r1, [r2, #8]
 8010914:	4b13      	ldr	r3, [pc, #76]	; (8010964 <HAL_TIM_Base_Start_IT+0x170>)
 8010916:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010918:	2b06      	cmp	r3, #6
 801091a:	d00a      	beq.n	8010932 <HAL_TIM_Base_Start_IT+0x13e>
 801091c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010920:	d007      	beq.n	8010932 <HAL_TIM_Base_Start_IT+0x13e>
      __HAL_TIM_ENABLE(htim);
 8010922:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 8010924:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 8010926:	f043 0301 	orr.w	r3, r3, #1
 801092a:	6013      	str	r3, [r2, #0]
}
 801092c:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 801092e:	2001      	movs	r0, #1
}
 8010930:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8010932:	2000      	movs	r0, #0
}
 8010934:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8010936:	f44f 71e9 	mov.w	r1, #466	; 0x1d2
 801093a:	480b      	ldr	r0, [pc, #44]	; (8010968 <HAL_TIM_Base_Start_IT+0x174>)
 801093c:	f7f4 ff52 	bl	80057e4 <assert_failed>
 8010940:	e7b1      	b.n	80108a6 <HAL_TIM_Base_Start_IT+0xb2>
    __HAL_TIM_ENABLE(htim);
 8010942:	6813      	ldr	r3, [r2, #0]
 8010944:	f043 0301 	orr.w	r3, r3, #1
 8010948:	6013      	str	r3, [r2, #0]
}
 801094a:	bd38      	pop	{r3, r4, r5, pc}
 801094c:	40010000 	.word	0x40010000
 8010950:	40000400 	.word	0x40000400
 8010954:	40000800 	.word	0x40000800
 8010958:	40000c00 	.word	0x40000c00
 801095c:	40002000 	.word	0x40002000
 8010960:	40014000 	.word	0x40014000
 8010964:	00010007 	.word	0x00010007
 8010968:	0802e494 	.word	0x0802e494

0801096c <HAL_TIM_OC_MspInit>:
 801096c:	4770      	bx	lr
 801096e:	bf00      	nop

08010970 <HAL_TIM_PWM_MspInit>:
 8010970:	4770      	bx	lr
 8010972:	bf00      	nop

08010974 <HAL_TIM_IC_MspInit>:
 8010974:	4770      	bx	lr
 8010976:	bf00      	nop

08010978 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8010978:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 801097c:	2b01      	cmp	r3, #1
 801097e:	f000 8151 	beq.w	8010c24 <HAL_TIM_ConfigClockSource+0x2ac>
 8010982:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8010984:	2302      	movs	r3, #2
{
 8010986:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8010988:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 801098c:	460d      	mov	r5, r1
 801098e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8010992:	4604      	mov	r4, r0
 8010994:	680b      	ldr	r3, [r1, #0]
 8010996:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801099a:	bf18      	it	ne
 801099c:	f5b3 5f00 	cmpne.w	r3, #8192	; 0x2000
 80109a0:	bf14      	ite	ne
 80109a2:	2201      	movne	r2, #1
 80109a4:	2200      	moveq	r2, #0
 80109a6:	f033 0130 	bics.w	r1, r3, #48	; 0x30
 80109aa:	f002 0201 	and.w	r2, r2, #1
 80109ae:	bf08      	it	eq
 80109b0:	2200      	moveq	r2, #0
 80109b2:	b112      	cbz	r2, 80109ba <HAL_TIM_ConfigClockSource+0x42>
 80109b4:	2940      	cmp	r1, #64	; 0x40
 80109b6:	f040 8267 	bne.w	8010e88 <HAL_TIM_ConfigClockSource+0x510>
  tmpsmcr = htim->Instance->SMCR;
 80109ba:	6822      	ldr	r2, [r4, #0]
  switch (sClockSourceConfig->ClockSource)
 80109bc:	2b60      	cmp	r3, #96	; 0x60
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80109be:	499a      	ldr	r1, [pc, #616]	; (8010c28 <HAL_TIM_ConfigClockSource+0x2b0>)
  tmpsmcr = htim->Instance->SMCR;
 80109c0:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80109c2:	ea01 0100 	and.w	r1, r1, r0
  htim->Instance->SMCR = tmpsmcr;
 80109c6:	6091      	str	r1, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80109c8:	f000 8138 	beq.w	8010c3c <HAL_TIM_ConfigClockSource+0x2c4>
 80109cc:	d84f      	bhi.n	8010a6e <HAL_TIM_ConfigClockSource+0xf6>
 80109ce:	2b40      	cmp	r3, #64	; 0x40
 80109d0:	f000 81d7 	beq.w	8010d82 <HAL_TIM_ConfigClockSource+0x40a>
 80109d4:	f240 80a2 	bls.w	8010b1c <HAL_TIM_ConfigClockSource+0x1a4>
 80109d8:	2b50      	cmp	r3, #80	; 0x50
 80109da:	f040 8097 	bne.w	8010b0c <HAL_TIM_ConfigClockSource+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80109de:	4b93      	ldr	r3, [pc, #588]	; (8010c2c <HAL_TIM_ConfigClockSource+0x2b4>)
 80109e0:	4993      	ldr	r1, [pc, #588]	; (8010c30 <HAL_TIM_ConfigClockSource+0x2b8>)
 80109e2:	429a      	cmp	r2, r3
 80109e4:	bf18      	it	ne
 80109e6:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 80109ea:	bf14      	ite	ne
 80109ec:	2301      	movne	r3, #1
 80109ee:	2300      	moveq	r3, #0
 80109f0:	428a      	cmp	r2, r1
 80109f2:	bf0c      	ite	eq
 80109f4:	2300      	moveq	r3, #0
 80109f6:	f003 0301 	andne.w	r3, r3, #1
 80109fa:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80109fe:	428a      	cmp	r2, r1
 8010a00:	bf0c      	ite	eq
 8010a02:	2300      	moveq	r3, #0
 8010a04:	f003 0301 	andne.w	r3, r3, #1
 8010a08:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8010a0c:	428a      	cmp	r2, r1
 8010a0e:	bf0c      	ite	eq
 8010a10:	2300      	moveq	r3, #0
 8010a12:	f003 0301 	andne.w	r3, r3, #1
 8010a16:	b11b      	cbz	r3, 8010a20 <HAL_TIM_ConfigClockSource+0xa8>
 8010a18:	4b86      	ldr	r3, [pc, #536]	; (8010c34 <HAL_TIM_ConfigClockSource+0x2bc>)
 8010a1a:	429a      	cmp	r2, r3
 8010a1c:	f040 8222 	bne.w	8010e64 <HAL_TIM_ConfigClockSource+0x4ec>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8010a20:	686b      	ldr	r3, [r5, #4]
 8010a22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010a26:	bf18      	it	ne
 8010a28:	2b0a      	cmpne	r3, #10
 8010a2a:	d003      	beq.n	8010a34 <HAL_TIM_ConfigClockSource+0xbc>
 8010a2c:	f033 0302 	bics.w	r3, r3, #2
 8010a30:	f040 81fe 	bne.w	8010e30 <HAL_TIM_ConfigClockSource+0x4b8>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8010a34:	68ee      	ldr	r6, [r5, #12]
 8010a36:	2e0f      	cmp	r6, #15
 8010a38:	f200 8242 	bhi.w	8010ec0 <HAL_TIM_ConfigClockSource+0x548>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010a3c:	6823      	ldr	r3, [r4, #0]
 8010a3e:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 8010a40:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010a42:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010a44:	f020 000a 	bic.w	r0, r0, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010a48:	f025 0501 	bic.w	r5, r5, #1
  tmpccer |= TIM_ICPolarity;
 8010a4c:	4301      	orrs	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 8010a4e:	2000      	movs	r0, #0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010a50:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010a52:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010a54:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010a58:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8010a5c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010a5e:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8010a60:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8010a62:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010a66:	f042 0257 	orr.w	r2, r2, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8010a6a:	609a      	str	r2, [r3, #8]
}
 8010a6c:	e04f      	b.n	8010b0e <HAL_TIM_ConfigClockSource+0x196>
  switch (sClockSourceConfig->ClockSource)
 8010a6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010a72:	f000 812c 	beq.w	8010cce <HAL_TIM_ConfigClockSource+0x356>
 8010a76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8010a7a:	d17e      	bne.n	8010b7a <HAL_TIM_ConfigClockSource+0x202>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8010a7c:	4b6b      	ldr	r3, [pc, #428]	; (8010c2c <HAL_TIM_ConfigClockSource+0x2b4>)
 8010a7e:	496c      	ldr	r1, [pc, #432]	; (8010c30 <HAL_TIM_ConfigClockSource+0x2b8>)
 8010a80:	429a      	cmp	r2, r3
 8010a82:	bf18      	it	ne
 8010a84:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8010a88:	bf14      	ite	ne
 8010a8a:	2301      	movne	r3, #1
 8010a8c:	2300      	moveq	r3, #0
 8010a8e:	428a      	cmp	r2, r1
 8010a90:	bf0c      	ite	eq
 8010a92:	2300      	moveq	r3, #0
 8010a94:	f003 0301 	andne.w	r3, r3, #1
 8010a98:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8010a9c:	428a      	cmp	r2, r1
 8010a9e:	bf0c      	ite	eq
 8010aa0:	2300      	moveq	r3, #0
 8010aa2:	f003 0301 	andne.w	r3, r3, #1
 8010aa6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8010aaa:	428a      	cmp	r2, r1
 8010aac:	bf0c      	ite	eq
 8010aae:	2300      	moveq	r3, #0
 8010ab0:	f003 0301 	andne.w	r3, r3, #1
 8010ab4:	b11b      	cbz	r3, 8010abe <HAL_TIM_ConfigClockSource+0x146>
 8010ab6:	4b5f      	ldr	r3, [pc, #380]	; (8010c34 <HAL_TIM_ConfigClockSource+0x2bc>)
 8010ab8:	429a      	cmp	r2, r3
 8010aba:	f040 81c5 	bne.w	8010e48 <HAL_TIM_ConfigClockSource+0x4d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8010abe:	68ab      	ldr	r3, [r5, #8]
 8010ac0:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8010ac4:	f040 8210 	bne.w	8010ee8 <HAL_TIM_ConfigClockSource+0x570>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8010ac8:	686b      	ldr	r3, [r5, #4]
 8010aca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010ace:	bf18      	it	ne
 8010ad0:	2b0a      	cmpne	r3, #10
 8010ad2:	d003      	beq.n	8010adc <HAL_TIM_ConfigClockSource+0x164>
 8010ad4:	f033 0302 	bics.w	r3, r3, #2
 8010ad8:	f040 81a4 	bne.w	8010e24 <HAL_TIM_ConfigClockSource+0x4ac>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8010adc:	68ee      	ldr	r6, [r5, #12]
 8010ade:	2e0f      	cmp	r6, #15
 8010ae0:	f200 81d9 	bhi.w	8010e96 <HAL_TIM_ConfigClockSource+0x51e>
      TIM_ETR_SetConfig(htim->Instance,
 8010ae4:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8010ae6:	e9d5 0301 	ldrd	r0, r3, [r5, #4]
 8010aea:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010aec:	4303      	orrs	r3, r0
  HAL_StatusTypeDef status = HAL_OK;
 8010aee:	2000      	movs	r0, #0
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010af0:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 8010af4:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010af6:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  TIMx->SMCR = tmpsmcr;
 8010afa:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8010afc:	6893      	ldr	r3, [r2, #8]
 8010afe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010b02:	6093      	str	r3, [r2, #8]
      break;
 8010b04:	e003      	b.n	8010b0e <HAL_TIM_ConfigClockSource+0x196>
  switch (sClockSourceConfig->ClockSource)
 8010b06:	f033 0110 	bics.w	r1, r3, #16
 8010b0a:	d00c      	beq.n	8010b26 <HAL_TIM_ConfigClockSource+0x1ae>
 8010b0c:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8010b0e:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 8010b10:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8010b12:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8010b16:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8010b1a:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8010b1c:	2b20      	cmp	r3, #32
 8010b1e:	d002      	beq.n	8010b26 <HAL_TIM_ConfigClockSource+0x1ae>
 8010b20:	d9f1      	bls.n	8010b06 <HAL_TIM_ConfigClockSource+0x18e>
 8010b22:	2b30      	cmp	r3, #48	; 0x30
 8010b24:	d1f2      	bne.n	8010b0c <HAL_TIM_ConfigClockSource+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8010b26:	4941      	ldr	r1, [pc, #260]	; (8010c2c <HAL_TIM_ConfigClockSource+0x2b4>)
 8010b28:	4841      	ldr	r0, [pc, #260]	; (8010c30 <HAL_TIM_ConfigClockSource+0x2b8>)
 8010b2a:	428a      	cmp	r2, r1
 8010b2c:	bf18      	it	ne
 8010b2e:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8010b32:	bf14      	ite	ne
 8010b34:	2101      	movne	r1, #1
 8010b36:	2100      	moveq	r1, #0
 8010b38:	4282      	cmp	r2, r0
 8010b3a:	bf0c      	ite	eq
 8010b3c:	2100      	moveq	r1, #0
 8010b3e:	f001 0101 	andne.w	r1, r1, #1
 8010b42:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8010b46:	4282      	cmp	r2, r0
 8010b48:	bf0c      	ite	eq
 8010b4a:	2100      	moveq	r1, #0
 8010b4c:	f001 0101 	andne.w	r1, r1, #1
 8010b50:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8010b54:	4282      	cmp	r2, r0
 8010b56:	bf0c      	ite	eq
 8010b58:	2100      	moveq	r1, #0
 8010b5a:	f001 0101 	andne.w	r1, r1, #1
 8010b5e:	b119      	cbz	r1, 8010b68 <HAL_TIM_ConfigClockSource+0x1f0>
 8010b60:	4934      	ldr	r1, [pc, #208]	; (8010c34 <HAL_TIM_ConfigClockSource+0x2bc>)
 8010b62:	428a      	cmp	r2, r1
 8010b64:	f040 8176 	bne.w	8010e54 <HAL_TIM_ConfigClockSource+0x4dc>
  tmpsmcr = TIMx->SMCR;
 8010b68:	6891      	ldr	r1, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8010b6a:	2000      	movs	r0, #0
  tmpsmcr &= ~TIM_SMCR_TS;
 8010b6c:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010b70:	430b      	orrs	r3, r1
 8010b72:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8010b76:	6093      	str	r3, [r2, #8]
}
 8010b78:	e7c9      	b.n	8010b0e <HAL_TIM_ConfigClockSource+0x196>
  switch (sClockSourceConfig->ClockSource)
 8010b7a:	2b70      	cmp	r3, #112	; 0x70
 8010b7c:	d1c6      	bne.n	8010b0c <HAL_TIM_ConfigClockSource+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8010b7e:	4b2b      	ldr	r3, [pc, #172]	; (8010c2c <HAL_TIM_ConfigClockSource+0x2b4>)
 8010b80:	492b      	ldr	r1, [pc, #172]	; (8010c30 <HAL_TIM_ConfigClockSource+0x2b8>)
 8010b82:	429a      	cmp	r2, r3
 8010b84:	bf18      	it	ne
 8010b86:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8010b8a:	bf14      	ite	ne
 8010b8c:	2301      	movne	r3, #1
 8010b8e:	2300      	moveq	r3, #0
 8010b90:	428a      	cmp	r2, r1
 8010b92:	bf0c      	ite	eq
 8010b94:	2300      	moveq	r3, #0
 8010b96:	f003 0301 	andne.w	r3, r3, #1
 8010b9a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8010b9e:	428a      	cmp	r2, r1
 8010ba0:	bf0c      	ite	eq
 8010ba2:	2300      	moveq	r3, #0
 8010ba4:	f003 0301 	andne.w	r3, r3, #1
 8010ba8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8010bac:	428a      	cmp	r2, r1
 8010bae:	bf0c      	ite	eq
 8010bb0:	2300      	moveq	r3, #0
 8010bb2:	f003 0301 	andne.w	r3, r3, #1
 8010bb6:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 8010bba:	428a      	cmp	r2, r1
 8010bbc:	bf0c      	ite	eq
 8010bbe:	2300      	moveq	r3, #0
 8010bc0:	f003 0301 	andne.w	r3, r3, #1
 8010bc4:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 8010bc8:	428a      	cmp	r2, r1
 8010bca:	bf0c      	ite	eq
 8010bcc:	2300      	moveq	r3, #0
 8010bce:	f003 0301 	andne.w	r3, r3, #1
 8010bd2:	b11b      	cbz	r3, 8010bdc <HAL_TIM_ConfigClockSource+0x264>
 8010bd4:	4b18      	ldr	r3, [pc, #96]	; (8010c38 <HAL_TIM_ConfigClockSource+0x2c0>)
 8010bd6:	429a      	cmp	r2, r3
 8010bd8:	f040 818c 	bne.w	8010ef4 <HAL_TIM_ConfigClockSource+0x57c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8010bdc:	68ab      	ldr	r3, [r5, #8]
 8010bde:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8010be2:	f040 817b 	bne.w	8010edc <HAL_TIM_ConfigClockSource+0x564>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8010be6:	686b      	ldr	r3, [r5, #4]
 8010be8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010bec:	bf18      	it	ne
 8010bee:	2b0a      	cmpne	r3, #10
 8010bf0:	d003      	beq.n	8010bfa <HAL_TIM_ConfigClockSource+0x282>
 8010bf2:	f033 0302 	bics.w	r3, r3, #2
 8010bf6:	f040 8121 	bne.w	8010e3c <HAL_TIM_ConfigClockSource+0x4c4>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8010bfa:	68ee      	ldr	r6, [r5, #12]
 8010bfc:	2e0f      	cmp	r6, #15
 8010bfe:	f200 8166 	bhi.w	8010ece <HAL_TIM_ConfigClockSource+0x556>
      TIM_ETR_SetConfig(htim->Instance,
 8010c02:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8010c04:	e9d5 0301 	ldrd	r0, r3, [r5, #4]
 8010c08:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010c0a:	4303      	orrs	r3, r0
  HAL_StatusTypeDef status = HAL_OK;
 8010c0c:	2000      	movs	r0, #0
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010c0e:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 8010c12:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010c14:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  TIMx->SMCR = tmpsmcr;
 8010c18:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8010c1a:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8010c1c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8010c20:	6093      	str	r3, [r2, #8]
      break;
 8010c22:	e774      	b.n	8010b0e <HAL_TIM_ConfigClockSource+0x196>
  __HAL_LOCK(htim);
 8010c24:	2002      	movs	r0, #2
}
 8010c26:	4770      	bx	lr
 8010c28:	fffe0088 	.word	0xfffe0088
 8010c2c:	40010000 	.word	0x40010000
 8010c30:	40000400 	.word	0x40000400
 8010c34:	40010400 	.word	0x40010400
 8010c38:	40001800 	.word	0x40001800
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8010c3c:	4bb0      	ldr	r3, [pc, #704]	; (8010f00 <HAL_TIM_ConfigClockSource+0x588>)
 8010c3e:	49b1      	ldr	r1, [pc, #708]	; (8010f04 <HAL_TIM_ConfigClockSource+0x58c>)
 8010c40:	429a      	cmp	r2, r3
 8010c42:	bf18      	it	ne
 8010c44:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8010c48:	bf14      	ite	ne
 8010c4a:	2301      	movne	r3, #1
 8010c4c:	2300      	moveq	r3, #0
 8010c4e:	428a      	cmp	r2, r1
 8010c50:	bf0c      	ite	eq
 8010c52:	2300      	moveq	r3, #0
 8010c54:	f003 0301 	andne.w	r3, r3, #1
 8010c58:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8010c5c:	428a      	cmp	r2, r1
 8010c5e:	bf0c      	ite	eq
 8010c60:	2300      	moveq	r3, #0
 8010c62:	f003 0301 	andne.w	r3, r3, #1
 8010c66:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8010c6a:	428a      	cmp	r2, r1
 8010c6c:	bf0c      	ite	eq
 8010c6e:	2300      	moveq	r3, #0
 8010c70:	f003 0301 	andne.w	r3, r3, #1
 8010c74:	b11b      	cbz	r3, 8010c7e <HAL_TIM_ConfigClockSource+0x306>
 8010c76:	4ba4      	ldr	r3, [pc, #656]	; (8010f08 <HAL_TIM_ConfigClockSource+0x590>)
 8010c78:	429a      	cmp	r2, r3
 8010c7a:	f040 80ff 	bne.w	8010e7c <HAL_TIM_ConfigClockSource+0x504>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8010c7e:	686b      	ldr	r3, [r5, #4]
 8010c80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010c84:	bf18      	it	ne
 8010c86:	2b0a      	cmpne	r3, #10
 8010c88:	d003      	beq.n	8010c92 <HAL_TIM_ConfigClockSource+0x31a>
 8010c8a:	f033 0302 	bics.w	r3, r3, #2
 8010c8e:	f040 80c3 	bne.w	8010e18 <HAL_TIM_ConfigClockSource+0x4a0>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8010c92:	68ee      	ldr	r6, [r5, #12]
 8010c94:	2e0f      	cmp	r6, #15
 8010c96:	f200 810c 	bhi.w	8010eb2 <HAL_TIM_ConfigClockSource+0x53a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8010c9a:	6823      	ldr	r3, [r4, #0]
 8010c9c:	686d      	ldr	r5, [r5, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010c9e:	6a18      	ldr	r0, [r3, #32]
 8010ca0:	f020 0010 	bic.w	r0, r0, #16
 8010ca4:	6218      	str	r0, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 8010ca6:	2000      	movs	r0, #0
  tmpccmr1 = TIMx->CCMR1;
 8010ca8:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8010caa:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010cac:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010cb0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8010cb4:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 8010cb8:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8010cbc:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8010cbe:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8010cc0:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8010cc2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010cc6:	f042 0267 	orr.w	r2, r2, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8010cca:	609a      	str	r2, [r3, #8]
}
 8010ccc:	e71f      	b.n	8010b0e <HAL_TIM_ConfigClockSource+0x196>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8010cce:	4b8c      	ldr	r3, [pc, #560]	; (8010f00 <HAL_TIM_ConfigClockSource+0x588>)
 8010cd0:	488c      	ldr	r0, [pc, #560]	; (8010f04 <HAL_TIM_ConfigClockSource+0x58c>)
 8010cd2:	429a      	cmp	r2, r3
 8010cd4:	bf18      	it	ne
 8010cd6:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8010cda:	498c      	ldr	r1, [pc, #560]	; (8010f0c <HAL_TIM_ConfigClockSource+0x594>)
 8010cdc:	bf14      	ite	ne
 8010cde:	2301      	movne	r3, #1
 8010ce0:	2300      	moveq	r3, #0
 8010ce2:	4282      	cmp	r2, r0
 8010ce4:	bf0c      	ite	eq
 8010ce6:	2300      	moveq	r3, #0
 8010ce8:	f003 0301 	andne.w	r3, r3, #1
 8010cec:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8010cf0:	428a      	cmp	r2, r1
 8010cf2:	bf0c      	ite	eq
 8010cf4:	2300      	moveq	r3, #0
 8010cf6:	f003 0301 	andne.w	r3, r3, #1
 8010cfa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010cfe:	4282      	cmp	r2, r0
 8010d00:	bf0c      	ite	eq
 8010d02:	2300      	moveq	r3, #0
 8010d04:	f003 0301 	andne.w	r3, r3, #1
 8010d08:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8010d0c:	428a      	cmp	r2, r1
 8010d0e:	bf0c      	ite	eq
 8010d10:	2300      	moveq	r3, #0
 8010d12:	f003 0301 	andne.w	r3, r3, #1
 8010d16:	f501 4174 	add.w	r1, r1, #62464	; 0xf400
 8010d1a:	4282      	cmp	r2, r0
 8010d1c:	bf0c      	ite	eq
 8010d1e:	2300      	moveq	r3, #0
 8010d20:	f003 0301 	andne.w	r3, r3, #1
 8010d24:	f500 3096 	add.w	r0, r0, #76800	; 0x12c00
 8010d28:	428a      	cmp	r2, r1
 8010d2a:	bf0c      	ite	eq
 8010d2c:	2300      	moveq	r3, #0
 8010d2e:	f003 0301 	andne.w	r3, r3, #1
 8010d32:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 8010d36:	4282      	cmp	r2, r0
 8010d38:	bf0c      	ite	eq
 8010d3a:	2300      	moveq	r3, #0
 8010d3c:	f003 0301 	andne.w	r3, r3, #1
 8010d40:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8010d44:	428a      	cmp	r2, r1
 8010d46:	bf0c      	ite	eq
 8010d48:	2300      	moveq	r3, #0
 8010d4a:	f003 0301 	andne.w	r3, r3, #1
 8010d4e:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 8010d52:	4282      	cmp	r2, r0
 8010d54:	bf0c      	ite	eq
 8010d56:	2300      	moveq	r3, #0
 8010d58:	f003 0301 	andne.w	r3, r3, #1
 8010d5c:	428a      	cmp	r2, r1
 8010d5e:	bf0c      	ite	eq
 8010d60:	2300      	moveq	r3, #0
 8010d62:	f003 0301 	andne.w	r3, r3, #1
 8010d66:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8010d6a:	428a      	cmp	r2, r1
 8010d6c:	bf0c      	ite	eq
 8010d6e:	2300      	moveq	r3, #0
 8010d70:	f003 0301 	andne.w	r3, r3, #1
 8010d74:	b11b      	cbz	r3, 8010d7e <HAL_TIM_ConfigClockSource+0x406>
 8010d76:	4b66      	ldr	r3, [pc, #408]	; (8010f10 <HAL_TIM_ConfigClockSource+0x598>)
 8010d78:	429a      	cmp	r2, r3
 8010d7a:	f040 80cd 	bne.w	8010f18 <HAL_TIM_ConfigClockSource+0x5a0>
  HAL_StatusTypeDef status = HAL_OK;
 8010d7e:	2000      	movs	r0, #0
 8010d80:	e6c5      	b.n	8010b0e <HAL_TIM_ConfigClockSource+0x196>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8010d82:	4b5f      	ldr	r3, [pc, #380]	; (8010f00 <HAL_TIM_ConfigClockSource+0x588>)
 8010d84:	495f      	ldr	r1, [pc, #380]	; (8010f04 <HAL_TIM_ConfigClockSource+0x58c>)
 8010d86:	429a      	cmp	r2, r3
 8010d88:	bf18      	it	ne
 8010d8a:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8010d8e:	bf14      	ite	ne
 8010d90:	2301      	movne	r3, #1
 8010d92:	2300      	moveq	r3, #0
 8010d94:	428a      	cmp	r2, r1
 8010d96:	bf0c      	ite	eq
 8010d98:	2300      	moveq	r3, #0
 8010d9a:	f003 0301 	andne.w	r3, r3, #1
 8010d9e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8010da2:	428a      	cmp	r2, r1
 8010da4:	bf0c      	ite	eq
 8010da6:	2300      	moveq	r3, #0
 8010da8:	f003 0301 	andne.w	r3, r3, #1
 8010dac:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8010db0:	428a      	cmp	r2, r1
 8010db2:	bf0c      	ite	eq
 8010db4:	2300      	moveq	r3, #0
 8010db6:	f003 0301 	andne.w	r3, r3, #1
 8010dba:	b113      	cbz	r3, 8010dc2 <HAL_TIM_ConfigClockSource+0x44a>
 8010dbc:	4b52      	ldr	r3, [pc, #328]	; (8010f08 <HAL_TIM_ConfigClockSource+0x590>)
 8010dbe:	429a      	cmp	r2, r3
 8010dc0:	d156      	bne.n	8010e70 <HAL_TIM_ConfigClockSource+0x4f8>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8010dc2:	686b      	ldr	r3, [r5, #4]
 8010dc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010dc8:	bf18      	it	ne
 8010dca:	2b0a      	cmpne	r3, #10
 8010dcc:	d002      	beq.n	8010dd4 <HAL_TIM_ConfigClockSource+0x45c>
 8010dce:	f033 0302 	bics.w	r3, r3, #2
 8010dd2:	d11b      	bne.n	8010e0c <HAL_TIM_ConfigClockSource+0x494>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8010dd4:	68ee      	ldr	r6, [r5, #12]
 8010dd6:	2e0f      	cmp	r6, #15
 8010dd8:	d864      	bhi.n	8010ea4 <HAL_TIM_ConfigClockSource+0x52c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010dda:	6823      	ldr	r3, [r4, #0]
 8010ddc:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 8010dde:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010de0:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010de2:	f020 000a 	bic.w	r0, r0, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010de6:	f025 0501 	bic.w	r5, r5, #1
  tmpccer |= TIM_ICPolarity;
 8010dea:	4301      	orrs	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 8010dec:	2000      	movs	r0, #0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010dee:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010df0:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010df2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010df6:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8010dfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010dfc:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8010dfe:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8010e00:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010e04:	f042 0247 	orr.w	r2, r2, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8010e08:	609a      	str	r2, [r3, #8]
}
 8010e0a:	e680      	b.n	8010b0e <HAL_TIM_ConfigClockSource+0x196>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8010e0c:	f241 51a6 	movw	r1, #5542	; 0x15a6
 8010e10:	4840      	ldr	r0, [pc, #256]	; (8010f14 <HAL_TIM_ConfigClockSource+0x59c>)
 8010e12:	f7f4 fce7 	bl	80057e4 <assert_failed>
 8010e16:	e7dd      	b.n	8010dd4 <HAL_TIM_ConfigClockSource+0x45c>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8010e18:	f241 5196 	movw	r1, #5526	; 0x1596
 8010e1c:	483d      	ldr	r0, [pc, #244]	; (8010f14 <HAL_TIM_ConfigClockSource+0x59c>)
 8010e1e:	f7f4 fce1 	bl	80057e4 <assert_failed>
 8010e22:	e736      	b.n	8010c92 <HAL_TIM_ConfigClockSource+0x31a>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8010e24:	f241 5173 	movw	r1, #5491	; 0x1573
 8010e28:	483a      	ldr	r0, [pc, #232]	; (8010f14 <HAL_TIM_ConfigClockSource+0x59c>)
 8010e2a:	f7f4 fcdb 	bl	80057e4 <assert_failed>
 8010e2e:	e655      	b.n	8010adc <HAL_TIM_ConfigClockSource+0x164>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8010e30:	f241 5186 	movw	r1, #5510	; 0x1586
 8010e34:	4837      	ldr	r0, [pc, #220]	; (8010f14 <HAL_TIM_ConfigClockSource+0x59c>)
 8010e36:	f7f4 fcd5 	bl	80057e4 <assert_failed>
 8010e3a:	e5fb      	b.n	8010a34 <HAL_TIM_ConfigClockSource+0xbc>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8010e3c:	f241 515b 	movw	r1, #5467	; 0x155b
 8010e40:	4834      	ldr	r0, [pc, #208]	; (8010f14 <HAL_TIM_ConfigClockSource+0x59c>)
 8010e42:	f7f4 fccf 	bl	80057e4 <assert_failed>
 8010e46:	e6d8      	b.n	8010bfa <HAL_TIM_ConfigClockSource+0x282>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8010e48:	f241 516f 	movw	r1, #5487	; 0x156f
 8010e4c:	4831      	ldr	r0, [pc, #196]	; (8010f14 <HAL_TIM_ConfigClockSource+0x59c>)
 8010e4e:	f7f4 fcc9 	bl	80057e4 <assert_failed>
 8010e52:	e634      	b.n	8010abe <HAL_TIM_ConfigClockSource+0x146>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8010e54:	f241 51b6 	movw	r1, #5558	; 0x15b6
 8010e58:	482e      	ldr	r0, [pc, #184]	; (8010f14 <HAL_TIM_ConfigClockSource+0x59c>)
 8010e5a:	f7f4 fcc3 	bl	80057e4 <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8010e5e:	6822      	ldr	r2, [r4, #0]
 8010e60:	682b      	ldr	r3, [r5, #0]
 8010e62:	e681      	b.n	8010b68 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8010e64:	f241 5183 	movw	r1, #5507	; 0x1583
 8010e68:	482a      	ldr	r0, [pc, #168]	; (8010f14 <HAL_TIM_ConfigClockSource+0x59c>)
 8010e6a:	f7f4 fcbb 	bl	80057e4 <assert_failed>
 8010e6e:	e5d7      	b.n	8010a20 <HAL_TIM_ConfigClockSource+0xa8>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8010e70:	f241 51a3 	movw	r1, #5539	; 0x15a3
 8010e74:	4827      	ldr	r0, [pc, #156]	; (8010f14 <HAL_TIM_ConfigClockSource+0x59c>)
 8010e76:	f7f4 fcb5 	bl	80057e4 <assert_failed>
 8010e7a:	e7a2      	b.n	8010dc2 <HAL_TIM_ConfigClockSource+0x44a>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8010e7c:	f241 5193 	movw	r1, #5523	; 0x1593
 8010e80:	4824      	ldr	r0, [pc, #144]	; (8010f14 <HAL_TIM_ConfigClockSource+0x59c>)
 8010e82:	f7f4 fcaf 	bl	80057e4 <assert_failed>
 8010e86:	e6fa      	b.n	8010c7e <HAL_TIM_ConfigClockSource+0x306>
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8010e88:	f241 5144 	movw	r1, #5444	; 0x1544
 8010e8c:	4821      	ldr	r0, [pc, #132]	; (8010f14 <HAL_TIM_ConfigClockSource+0x59c>)
 8010e8e:	f7f4 fca9 	bl	80057e4 <assert_failed>
  switch (sClockSourceConfig->ClockSource)
 8010e92:	682b      	ldr	r3, [r5, #0]
 8010e94:	e591      	b.n	80109ba <HAL_TIM_ConfigClockSource+0x42>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8010e96:	f241 5174 	movw	r1, #5492	; 0x1574
 8010e9a:	481e      	ldr	r0, [pc, #120]	; (8010f14 <HAL_TIM_ConfigClockSource+0x59c>)
 8010e9c:	f7f4 fca2 	bl	80057e4 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8010ea0:	68ee      	ldr	r6, [r5, #12]
 8010ea2:	e61f      	b.n	8010ae4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8010ea4:	f241 51a7 	movw	r1, #5543	; 0x15a7
 8010ea8:	481a      	ldr	r0, [pc, #104]	; (8010f14 <HAL_TIM_ConfigClockSource+0x59c>)
 8010eaa:	f7f4 fc9b 	bl	80057e4 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010eae:	68ee      	ldr	r6, [r5, #12]
 8010eb0:	e793      	b.n	8010dda <HAL_TIM_ConfigClockSource+0x462>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8010eb2:	f241 5197 	movw	r1, #5527	; 0x1597
 8010eb6:	4817      	ldr	r0, [pc, #92]	; (8010f14 <HAL_TIM_ConfigClockSource+0x59c>)
 8010eb8:	f7f4 fc94 	bl	80057e4 <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8010ebc:	68ee      	ldr	r6, [r5, #12]
 8010ebe:	e6ec      	b.n	8010c9a <HAL_TIM_ConfigClockSource+0x322>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8010ec0:	f241 5187 	movw	r1, #5511	; 0x1587
 8010ec4:	4813      	ldr	r0, [pc, #76]	; (8010f14 <HAL_TIM_ConfigClockSource+0x59c>)
 8010ec6:	f7f4 fc8d 	bl	80057e4 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010eca:	68ee      	ldr	r6, [r5, #12]
 8010ecc:	e5b6      	b.n	8010a3c <HAL_TIM_ConfigClockSource+0xc4>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8010ece:	f241 515c 	movw	r1, #5468	; 0x155c
 8010ed2:	4810      	ldr	r0, [pc, #64]	; (8010f14 <HAL_TIM_ConfigClockSource+0x59c>)
 8010ed4:	f7f4 fc86 	bl	80057e4 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8010ed8:	68ee      	ldr	r6, [r5, #12]
 8010eda:	e692      	b.n	8010c02 <HAL_TIM_ConfigClockSource+0x28a>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8010edc:	f241 515a 	movw	r1, #5466	; 0x155a
 8010ee0:	480c      	ldr	r0, [pc, #48]	; (8010f14 <HAL_TIM_ConfigClockSource+0x59c>)
 8010ee2:	f7f4 fc7f 	bl	80057e4 <assert_failed>
 8010ee6:	e67e      	b.n	8010be6 <HAL_TIM_ConfigClockSource+0x26e>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8010ee8:	f241 5172 	movw	r1, #5490	; 0x1572
 8010eec:	4809      	ldr	r0, [pc, #36]	; (8010f14 <HAL_TIM_ConfigClockSource+0x59c>)
 8010eee:	f7f4 fc79 	bl	80057e4 <assert_failed>
 8010ef2:	e5e9      	b.n	8010ac8 <HAL_TIM_ConfigClockSource+0x150>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8010ef4:	f241 5157 	movw	r1, #5463	; 0x1557
 8010ef8:	4806      	ldr	r0, [pc, #24]	; (8010f14 <HAL_TIM_ConfigClockSource+0x59c>)
 8010efa:	f7f4 fc73 	bl	80057e4 <assert_failed>
 8010efe:	e66d      	b.n	8010bdc <HAL_TIM_ConfigClockSource+0x264>
 8010f00:	40010000 	.word	0x40010000
 8010f04:	40000400 	.word	0x40000400
 8010f08:	40010400 	.word	0x40010400
 8010f0c:	40000800 	.word	0x40000800
 8010f10:	40002000 	.word	0x40002000
 8010f14:	0802e494 	.word	0x0802e494
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8010f18:	4803      	ldr	r0, [pc, #12]	; (8010f28 <HAL_TIM_ConfigClockSource+0x5b0>)
 8010f1a:	f241 5150 	movw	r1, #5456	; 0x1550
 8010f1e:	f7f4 fc61 	bl	80057e4 <assert_failed>
  HAL_StatusTypeDef status = HAL_OK;
 8010f22:	2000      	movs	r0, #0
 8010f24:	e5f3      	b.n	8010b0e <HAL_TIM_ConfigClockSource+0x196>
 8010f26:	bf00      	nop
 8010f28:	0802e494 	.word	0x0802e494

08010f2c <HAL_TIM_SlaveConfigSynchro>:
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 8010f2c:	6802      	ldr	r2, [r0, #0]
{
 8010f2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 8010f30:	4b39      	ldr	r3, [pc, #228]	; (8011018 <HAL_TIM_SlaveConfigSynchro+0xec>)
{
 8010f32:	460d      	mov	r5, r1
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 8010f34:	4f39      	ldr	r7, [pc, #228]	; (801101c <HAL_TIM_SlaveConfigSynchro+0xf0>)
{
 8010f36:	4604      	mov	r4, r0
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 8010f38:	429a      	cmp	r2, r3
 8010f3a:	bf18      	it	ne
 8010f3c:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8010f40:	4e37      	ldr	r6, [pc, #220]	; (8011020 <HAL_TIM_SlaveConfigSynchro+0xf4>)
 8010f42:	4938      	ldr	r1, [pc, #224]	; (8011024 <HAL_TIM_SlaveConfigSynchro+0xf8>)
 8010f44:	bf14      	ite	ne
 8010f46:	2301      	movne	r3, #1
 8010f48:	2300      	moveq	r3, #0
 8010f4a:	42ba      	cmp	r2, r7
 8010f4c:	bf0c      	ite	eq
 8010f4e:	2300      	moveq	r3, #0
 8010f50:	f003 0301 	andne.w	r3, r3, #1
 8010f54:	42b2      	cmp	r2, r6
 8010f56:	bf0c      	ite	eq
 8010f58:	2300      	moveq	r3, #0
 8010f5a:	f003 0301 	andne.w	r3, r3, #1
 8010f5e:	428a      	cmp	r2, r1
 8010f60:	bf0c      	ite	eq
 8010f62:	2300      	moveq	r3, #0
 8010f64:	f003 0301 	andne.w	r3, r3, #1
 8010f68:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 8010f6c:	428a      	cmp	r2, r1
 8010f6e:	bf0c      	ite	eq
 8010f70:	2300      	moveq	r3, #0
 8010f72:	f003 0301 	andne.w	r3, r3, #1
 8010f76:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 8010f7a:	428a      	cmp	r2, r1
 8010f7c:	bf0c      	ite	eq
 8010f7e:	2300      	moveq	r3, #0
 8010f80:	f003 0301 	andne.w	r3, r3, #1
 8010f84:	b113      	cbz	r3, 8010f8c <HAL_TIM_SlaveConfigSynchro+0x60>
 8010f86:	4b28      	ldr	r3, [pc, #160]	; (8011028 <HAL_TIM_SlaveConfigSynchro+0xfc>)
 8010f88:	429a      	cmp	r2, r3
 8010f8a:	d138      	bne.n	8010ffe <HAL_TIM_SlaveConfigSynchro+0xd2>
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 8010f8c:	682b      	ldr	r3, [r5, #0]
 8010f8e:	1f1a      	subs	r2, r3, #4
 8010f90:	2a03      	cmp	r2, #3
 8010f92:	d902      	bls.n	8010f9a <HAL_TIM_SlaveConfigSynchro+0x6e>
 8010f94:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 8010f98:	d12b      	bne.n	8010ff2 <HAL_TIM_SlaveConfigSynchro+0xc6>
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
 8010f9a:	686b      	ldr	r3, [r5, #4]
 8010f9c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8010fa0:	2b40      	cmp	r3, #64	; 0x40
 8010fa2:	d000      	beq.n	8010fa6 <HAL_TIM_SlaveConfigSynchro+0x7a>
 8010fa4:	bb8b      	cbnz	r3, 801100a <HAL_TIM_SlaveConfigSynchro+0xde>
  __HAL_LOCK(htim);
 8010fa6:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8010faa:	2b01      	cmp	r3, #1
 8010fac:	d01f      	beq.n	8010fee <HAL_TIM_SlaveConfigSynchro+0xc2>
 8010fae:	2601      	movs	r6, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8010fb0:	2302      	movs	r3, #2
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8010fb2:	4629      	mov	r1, r5
 8010fb4:	4620      	mov	r0, r4
  __HAL_LOCK(htim);
 8010fb6:	f884 603c 	strb.w	r6, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8010fba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8010fbe:	f7ff f933 	bl	8010228 <TIM_SlaveTimer_SetConfig>
 8010fc2:	b968      	cbnz	r0, 8010fe0 <HAL_TIM_SlaveConfigSynchro+0xb4>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8010fc4:	6823      	ldr	r3, [r4, #0]
 8010fc6:	68da      	ldr	r2, [r3, #12]
 8010fc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8010fcc:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8010fce:	68da      	ldr	r2, [r3, #12]
 8010fd0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8010fd4:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 8010fd6:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8010fda:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8010fde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_UNLOCK(htim);
 8010fe0:	2300      	movs	r3, #0
    return HAL_ERROR;
 8010fe2:	4630      	mov	r0, r6
    htim->State = HAL_TIM_STATE_READY;
 8010fe4:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8010fe8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8010fec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 8010fee:	2002      	movs	r0, #2
}
 8010ff0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 8010ff2:	f241 51f7 	movw	r1, #5623	; 0x15f7
 8010ff6:	480d      	ldr	r0, [pc, #52]	; (801102c <HAL_TIM_SlaveConfigSynchro+0x100>)
 8010ff8:	f7f4 fbf4 	bl	80057e4 <assert_failed>
 8010ffc:	e7cd      	b.n	8010f9a <HAL_TIM_SlaveConfigSynchro+0x6e>
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 8010ffe:	f241 51f6 	movw	r1, #5622	; 0x15f6
 8011002:	480a      	ldr	r0, [pc, #40]	; (801102c <HAL_TIM_SlaveConfigSynchro+0x100>)
 8011004:	f7f4 fbee 	bl	80057e4 <assert_failed>
 8011008:	e7c0      	b.n	8010f8c <HAL_TIM_SlaveConfigSynchro+0x60>
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
 801100a:	f241 51f8 	movw	r1, #5624	; 0x15f8
 801100e:	4807      	ldr	r0, [pc, #28]	; (801102c <HAL_TIM_SlaveConfigSynchro+0x100>)
 8011010:	f7f4 fbe8 	bl	80057e4 <assert_failed>
 8011014:	e7c7      	b.n	8010fa6 <HAL_TIM_SlaveConfigSynchro+0x7a>
 8011016:	bf00      	nop
 8011018:	40010000 	.word	0x40010000
 801101c:	40000400 	.word	0x40000400
 8011020:	40000800 	.word	0x40000800
 8011024:	40000c00 	.word	0x40000c00
 8011028:	40001800 	.word	0x40001800
 801102c:	0802e494 	.word	0x0802e494

08011030 <HAL_TIM_OC_DelayElapsedCallback>:
 8011030:	4770      	bx	lr
 8011032:	bf00      	nop

08011034 <TIM_DMACaptureCplt>:
{
 8011034:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8011036:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8011038:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801103a:	4283      	cmp	r3, r0
 801103c:	d01e      	beq.n	801107c <TIM_DMACaptureCplt+0x48>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 801103e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8011040:	4283      	cmp	r3, r0
 8011042:	d00b      	beq.n	801105c <TIM_DMACaptureCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8011044:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8011046:	4283      	cmp	r3, r0
 8011048:	d027      	beq.n	801109a <TIM_DMACaptureCplt+0x66>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 801104a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801104c:	4283      	cmp	r3, r0
 801104e:	d02f      	beq.n	80110b0 <TIM_DMACaptureCplt+0x7c>
  HAL_TIM_IC_CaptureCallback(htim);
 8011050:	4620      	mov	r0, r4
 8011052:	f7f3 fa65 	bl	8004520 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011056:	2300      	movs	r3, #0
 8011058:	7723      	strb	r3, [r4, #28]
}
 801105a:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801105c:	2202      	movs	r2, #2
 801105e:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8011060:	69db      	ldr	r3, [r3, #28]
 8011062:	2b00      	cmp	r3, #0
 8011064:	d1f4      	bne.n	8011050 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8011066:	2301      	movs	r3, #1
  HAL_TIM_IC_CaptureCallback(htim);
 8011068:	4620      	mov	r0, r4
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 801106a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 801106e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  HAL_TIM_IC_CaptureCallback(htim);
 8011072:	f7f3 fa55 	bl	8004520 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011076:	2300      	movs	r3, #0
 8011078:	7723      	strb	r3, [r4, #28]
}
 801107a:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801107c:	2201      	movs	r2, #1
 801107e:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8011080:	69db      	ldr	r3, [r3, #28]
 8011082:	2b00      	cmp	r3, #0
 8011084:	d1e4      	bne.n	8011050 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8011086:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
  HAL_TIM_IC_CaptureCallback(htim);
 801108a:	4620      	mov	r0, r4
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 801108c:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
  HAL_TIM_IC_CaptureCallback(htim);
 8011090:	f7f3 fa46 	bl	8004520 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011094:	2300      	movs	r3, #0
 8011096:	7723      	strb	r3, [r4, #28]
}
 8011098:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801109a:	2204      	movs	r2, #4
 801109c:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 801109e:	69db      	ldr	r3, [r3, #28]
 80110a0:	2b00      	cmp	r3, #0
 80110a2:	d1d5      	bne.n	8011050 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80110a4:	2301      	movs	r3, #1
 80110a6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80110aa:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80110ae:	e7cf      	b.n	8011050 <TIM_DMACaptureCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80110b0:	2208      	movs	r2, #8
 80110b2:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80110b4:	69db      	ldr	r3, [r3, #28]
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	d1ca      	bne.n	8011050 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80110ba:	2301      	movs	r3, #1
 80110bc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80110c0:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
 80110c4:	e7c4      	b.n	8011050 <TIM_DMACaptureCplt+0x1c>
 80110c6:	bf00      	nop

080110c8 <HAL_TIM_IC_CaptureHalfCpltCallback>:
 80110c8:	4770      	bx	lr
 80110ca:	bf00      	nop

080110cc <TIM_DMACaptureHalfCplt>:
{
 80110cc:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80110ce:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80110d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80110d2:	4283      	cmp	r3, r0
 80110d4:	d016      	beq.n	8011104 <TIM_DMACaptureHalfCplt+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80110d6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80110d8:	4283      	cmp	r3, r0
 80110da:	d00b      	beq.n	80110f4 <TIM_DMACaptureHalfCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80110dc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80110de:	4283      	cmp	r3, r0
 80110e0:	d018      	beq.n	8011114 <TIM_DMACaptureHalfCplt+0x48>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80110e2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80110e4:	4283      	cmp	r3, r0
 80110e6:	d01d      	beq.n	8011124 <TIM_DMACaptureHalfCplt+0x58>
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 80110e8:	4620      	mov	r0, r4
 80110ea:	f7ff ffed 	bl	80110c8 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80110ee:	2300      	movs	r3, #0
 80110f0:	7723      	strb	r3, [r4, #28]
}
 80110f2:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80110f4:	2302      	movs	r3, #2
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 80110f6:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80110f8:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 80110fa:	f7ff ffe5 	bl	80110c8 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80110fe:	2300      	movs	r3, #0
 8011100:	7723      	strb	r3, [r4, #28]
}
 8011102:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8011104:	2301      	movs	r3, #1
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8011106:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8011108:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 801110a:	f7ff ffdd 	bl	80110c8 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801110e:	2300      	movs	r3, #0
 8011110:	7723      	strb	r3, [r4, #28]
}
 8011112:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8011114:	2304      	movs	r3, #4
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8011116:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8011118:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 801111a:	f7ff ffd5 	bl	80110c8 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801111e:	2300      	movs	r3, #0
 8011120:	7723      	strb	r3, [r4, #28]
}
 8011122:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8011124:	2308      	movs	r3, #8
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8011126:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8011128:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 801112a:	f7ff ffcd 	bl	80110c8 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801112e:	2300      	movs	r3, #0
 8011130:	7723      	strb	r3, [r4, #28]
}
 8011132:	bd10      	pop	{r4, pc}

08011134 <HAL_TIM_PWM_PulseFinishedCallback>:
 8011134:	4770      	bx	lr
 8011136:	bf00      	nop

08011138 <HAL_TIM_TriggerCallback>:
 8011138:	4770      	bx	lr
 801113a:	bf00      	nop

0801113c <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 801113c:	6803      	ldr	r3, [r0, #0]
 801113e:	691a      	ldr	r2, [r3, #16]
 8011140:	0791      	lsls	r1, r2, #30
{
 8011142:	b510      	push	{r4, lr}
 8011144:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8011146:	d502      	bpl.n	801114e <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8011148:	68da      	ldr	r2, [r3, #12]
 801114a:	0792      	lsls	r2, r2, #30
 801114c:	d468      	bmi.n	8011220 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 801114e:	691a      	ldr	r2, [r3, #16]
 8011150:	0752      	lsls	r2, r2, #29
 8011152:	d502      	bpl.n	801115a <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8011154:	68da      	ldr	r2, [r3, #12]
 8011156:	0750      	lsls	r0, r2, #29
 8011158:	d44f      	bmi.n	80111fa <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 801115a:	691a      	ldr	r2, [r3, #16]
 801115c:	0711      	lsls	r1, r2, #28
 801115e:	d502      	bpl.n	8011166 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8011160:	68da      	ldr	r2, [r3, #12]
 8011162:	0712      	lsls	r2, r2, #28
 8011164:	d437      	bmi.n	80111d6 <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8011166:	691a      	ldr	r2, [r3, #16]
 8011168:	06d0      	lsls	r0, r2, #27
 801116a:	d502      	bpl.n	8011172 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 801116c:	68da      	ldr	r2, [r3, #12]
 801116e:	06d1      	lsls	r1, r2, #27
 8011170:	d41e      	bmi.n	80111b0 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8011172:	691a      	ldr	r2, [r3, #16]
 8011174:	07d2      	lsls	r2, r2, #31
 8011176:	d502      	bpl.n	801117e <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8011178:	68da      	ldr	r2, [r3, #12]
 801117a:	07d0      	lsls	r0, r2, #31
 801117c:	d469      	bmi.n	8011252 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 801117e:	691a      	ldr	r2, [r3, #16]
 8011180:	0611      	lsls	r1, r2, #24
 8011182:	d502      	bpl.n	801118a <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8011184:	68da      	ldr	r2, [r3, #12]
 8011186:	0612      	lsls	r2, r2, #24
 8011188:	d46b      	bmi.n	8011262 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 801118a:	691a      	ldr	r2, [r3, #16]
 801118c:	05d0      	lsls	r0, r2, #23
 801118e:	d502      	bpl.n	8011196 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8011190:	68da      	ldr	r2, [r3, #12]
 8011192:	0611      	lsls	r1, r2, #24
 8011194:	d46d      	bmi.n	8011272 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8011196:	691a      	ldr	r2, [r3, #16]
 8011198:	0652      	lsls	r2, r2, #25
 801119a:	d502      	bpl.n	80111a2 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 801119c:	68da      	ldr	r2, [r3, #12]
 801119e:	0650      	lsls	r0, r2, #25
 80111a0:	d46f      	bmi.n	8011282 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80111a2:	691a      	ldr	r2, [r3, #16]
 80111a4:	0691      	lsls	r1, r2, #26
 80111a6:	d502      	bpl.n	80111ae <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80111a8:	68da      	ldr	r2, [r3, #12]
 80111aa:	0692      	lsls	r2, r2, #26
 80111ac:	d449      	bmi.n	8011242 <HAL_TIM_IRQHandler+0x106>
}
 80111ae:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80111b0:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80111b4:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 80111b6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80111b8:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80111ba:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80111bc:	69db      	ldr	r3, [r3, #28]
 80111be:	f413 7f40 	tst.w	r3, #768	; 0x300
 80111c2:	d16f      	bne.n	80112a4 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80111c4:	f7ff ff34 	bl	8011030 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80111c8:	4620      	mov	r0, r4
 80111ca:	f7ff ffb3 	bl	8011134 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80111ce:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80111d0:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80111d2:	7722      	strb	r2, [r4, #28]
 80111d4:	e7cd      	b.n	8011172 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80111d6:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80111da:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 80111dc:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80111de:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80111e0:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80111e2:	69db      	ldr	r3, [r3, #28]
 80111e4:	079b      	lsls	r3, r3, #30
 80111e6:	d15a      	bne.n	801129e <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80111e8:	f7ff ff22 	bl	8011030 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80111ec:	4620      	mov	r0, r4
 80111ee:	f7ff ffa1 	bl	8011134 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80111f2:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80111f4:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80111f6:	7722      	strb	r2, [r4, #28]
 80111f8:	e7b5      	b.n	8011166 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80111fa:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80111fe:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8011200:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8011202:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8011204:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8011206:	699b      	ldr	r3, [r3, #24]
 8011208:	f413 7f40 	tst.w	r3, #768	; 0x300
 801120c:	d144      	bne.n	8011298 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801120e:	f7ff ff0f 	bl	8011030 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011212:	4620      	mov	r0, r4
 8011214:	f7ff ff8e 	bl	8011134 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011218:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 801121a:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801121c:	7722      	strb	r2, [r4, #28]
 801121e:	e79c      	b.n	801115a <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8011220:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8011224:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8011226:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8011228:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 801122a:	699b      	ldr	r3, [r3, #24]
 801122c:	0799      	lsls	r1, r3, #30
 801122e:	d130      	bne.n	8011292 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8011230:	f7ff fefe 	bl	8011030 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011234:	4620      	mov	r0, r4
 8011236:	f7ff ff7d 	bl	8011134 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801123a:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 801123c:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801123e:	7722      	strb	r2, [r4, #28]
 8011240:	e785      	b.n	801114e <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8011242:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8011246:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8011248:	611a      	str	r2, [r3, #16]
}
 801124a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 801124e:	f001 be53 	b.w	8012ef8 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8011252:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8011256:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8011258:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 801125a:	f7f3 f9c9 	bl	80045f0 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 801125e:	6823      	ldr	r3, [r4, #0]
 8011260:	e78d      	b.n	801117e <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8011262:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8011266:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8011268:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 801126a:	f001 fe47 	bl	8012efc <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 801126e:	6823      	ldr	r3, [r4, #0]
 8011270:	e78b      	b.n	801118a <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8011272:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 8011276:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8011278:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 801127a:	f001 fe41 	bl	8012f00 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 801127e:	6823      	ldr	r3, [r4, #0]
 8011280:	e789      	b.n	8011196 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8011282:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8011286:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8011288:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 801128a:	f7ff ff55 	bl	8011138 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 801128e:	6823      	ldr	r3, [r4, #0]
 8011290:	e787      	b.n	80111a2 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 8011292:	f7f3 f945 	bl	8004520 <HAL_TIM_IC_CaptureCallback>
 8011296:	e7d0      	b.n	801123a <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 8011298:	f7f3 f942 	bl	8004520 <HAL_TIM_IC_CaptureCallback>
 801129c:	e7bc      	b.n	8011218 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 801129e:	f7f3 f93f 	bl	8004520 <HAL_TIM_IC_CaptureCallback>
 80112a2:	e7a6      	b.n	80111f2 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 80112a4:	f7f3 f93c 	bl	8004520 <HAL_TIM_IC_CaptureCallback>
 80112a8:	e791      	b.n	80111ce <HAL_TIM_IRQHandler+0x92>
 80112aa:	bf00      	nop

080112ac <HAL_TIM_ErrorCallback>:
 80112ac:	4770      	bx	lr
 80112ae:	bf00      	nop

080112b0 <TIM_DMAError>:
{
 80112b0:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80112b2:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80112b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80112b6:	4283      	cmp	r3, r0
 80112b8:	d01c      	beq.n	80112f4 <TIM_DMAError+0x44>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80112ba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80112bc:	4283      	cmp	r3, r0
 80112be:	d00e      	beq.n	80112de <TIM_DMAError+0x2e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80112c0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80112c2:	4283      	cmp	r3, r0
 80112c4:	d020      	beq.n	8011308 <TIM_DMAError+0x58>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80112c6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80112c8:	4283      	cmp	r3, r0
 80112ca:	d028      	beq.n	801131e <TIM_DMAError+0x6e>
    htim->State = HAL_TIM_STATE_READY;
 80112cc:	2301      	movs	r3, #1
  HAL_TIM_ErrorCallback(htim);
 80112ce:	4620      	mov	r0, r4
    htim->State = HAL_TIM_STATE_READY;
 80112d0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  HAL_TIM_ErrorCallback(htim);
 80112d4:	f7ff ffea 	bl	80112ac <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80112d8:	2300      	movs	r3, #0
 80112da:	7723      	strb	r3, [r4, #28]
}
 80112dc:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80112de:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80112e0:	2202      	movs	r2, #2
  HAL_TIM_ErrorCallback(htim);
 80112e2:	4620      	mov	r0, r4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80112e4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80112e8:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 80112ea:	f7ff ffdf 	bl	80112ac <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80112ee:	2300      	movs	r3, #0
 80112f0:	7723      	strb	r3, [r4, #28]
}
 80112f2:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80112f4:	2301      	movs	r3, #1
  HAL_TIM_ErrorCallback(htim);
 80112f6:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80112f8:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80112fa:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  HAL_TIM_ErrorCallback(htim);
 80112fe:	f7ff ffd5 	bl	80112ac <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011302:	2300      	movs	r3, #0
 8011304:	7723      	strb	r3, [r4, #28]
}
 8011306:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8011308:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801130a:	2204      	movs	r2, #4
  HAL_TIM_ErrorCallback(htim);
 801130c:	4620      	mov	r0, r4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 801130e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8011312:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 8011314:	f7ff ffca 	bl	80112ac <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011318:	2300      	movs	r3, #0
 801131a:	7723      	strb	r3, [r4, #28]
}
 801131c:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 801131e:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8011320:	2208      	movs	r2, #8
  HAL_TIM_ErrorCallback(htim);
 8011322:	4620      	mov	r0, r4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8011324:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8011328:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 801132a:	f7ff ffbf 	bl	80112ac <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801132e:	2300      	movs	r3, #0
 8011330:	7723      	strb	r3, [r4, #28]
}
 8011332:	bd10      	pop	{r4, pc}

08011334 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8011334:	4a3c      	ldr	r2, [pc, #240]	; (8011428 <TIM_Base_SetConfig+0xf4>)
 8011336:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  tmpcr1 = TIMx->CR1;
 801133a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801133c:	eba0 0202 	sub.w	r2, r0, r2
 8011340:	fab2 f282 	clz	r2, r2
{
 8011344:	b470      	push	{r4, r5, r6}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8011346:	ea4f 1252 	mov.w	r2, r2, lsr #5
 801134a:	d010      	beq.n	801136e <TIM_Base_SetConfig+0x3a>
 801134c:	b97a      	cbnz	r2, 801136e <TIM_Base_SetConfig+0x3a>
 801134e:	4d37      	ldr	r5, [pc, #220]	; (801142c <TIM_Base_SetConfig+0xf8>)
 8011350:	4c37      	ldr	r4, [pc, #220]	; (8011430 <TIM_Base_SetConfig+0xfc>)
 8011352:	42a0      	cmp	r0, r4
 8011354:	bf18      	it	ne
 8011356:	42a8      	cmpne	r0, r5
 8011358:	d12b      	bne.n	80113b2 <TIM_Base_SetConfig+0x7e>
 801135a:	4c36      	ldr	r4, [pc, #216]	; (8011434 <TIM_Base_SetConfig+0x100>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801135c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8011360:	684d      	ldr	r5, [r1, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8011362:	1b04      	subs	r4, r0, r4
    tmpcr1 |= Structure->CounterMode;
 8011364:	432b      	orrs	r3, r5
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8011366:	fab4 f484 	clz	r4, r4
 801136a:	0964      	lsrs	r4, r4, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801136c:	e008      	b.n	8011380 <TIM_Base_SetConfig+0x4c>
    tmpcr1 |= Structure->CounterMode;
 801136e:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8011370:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8011374:	4323      	orrs	r3, r4
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8011376:	4c2f      	ldr	r4, [pc, #188]	; (8011434 <TIM_Base_SetConfig+0x100>)
 8011378:	1b04      	subs	r4, r0, r4
 801137a:	fab4 f484 	clz	r4, r4
 801137e:	0964      	lsrs	r4, r4, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8011380:	68cd      	ldr	r5, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8011382:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8011386:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8011388:	694d      	ldr	r5, [r1, #20]
 801138a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801138e:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8011390:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8011392:	688b      	ldr	r3, [r1, #8]
 8011394:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8011396:	680b      	ldr	r3, [r1, #0]
 8011398:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801139a:	b922      	cbnz	r2, 80113a6 <TIM_Base_SetConfig+0x72>
 801139c:	b91c      	cbnz	r4, 80113a6 <TIM_Base_SetConfig+0x72>
  TIMx->EGR = TIM_EGR_UG;
 801139e:	2301      	movs	r3, #1
}
 80113a0:	bc70      	pop	{r4, r5, r6}
  TIMx->EGR = TIM_EGR_UG;
 80113a2:	6143      	str	r3, [r0, #20]
}
 80113a4:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 80113a6:	690b      	ldr	r3, [r1, #16]
 80113a8:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80113aa:	2301      	movs	r3, #1
}
 80113ac:	bc70      	pop	{r4, r5, r6}
  TIMx->EGR = TIM_EGR_UG;
 80113ae:	6143      	str	r3, [r0, #20]
}
 80113b0:	4770      	bx	lr
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80113b2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80113b6:	42a0      	cmp	r0, r4
 80113b8:	d024      	beq.n	8011404 <TIM_Base_SetConfig+0xd0>
 80113ba:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 80113be:	42a0      	cmp	r0, r4
 80113c0:	d020      	beq.n	8011404 <TIM_Base_SetConfig+0xd0>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80113c2:	4c1d      	ldr	r4, [pc, #116]	; (8011438 <TIM_Base_SetConfig+0x104>)
 80113c4:	4d1d      	ldr	r5, [pc, #116]	; (801143c <TIM_Base_SetConfig+0x108>)
 80113c6:	42a0      	cmp	r0, r4
 80113c8:	bf18      	it	ne
 80113ca:	42a8      	cmpne	r0, r5
 80113cc:	bf0c      	ite	eq
 80113ce:	2401      	moveq	r4, #1
 80113d0:	2400      	movne	r4, #0
 80113d2:	d027      	beq.n	8011424 <TIM_Base_SetConfig+0xf0>
 80113d4:	4e1a      	ldr	r6, [pc, #104]	; (8011440 <TIM_Base_SetConfig+0x10c>)
 80113d6:	f5a5 3594 	sub.w	r5, r5, #75776	; 0x12800
 80113da:	42a8      	cmp	r0, r5
 80113dc:	bf18      	it	ne
 80113de:	42b0      	cmpne	r0, r6
 80113e0:	d0ce      	beq.n	8011380 <TIM_Base_SetConfig+0x4c>
 80113e2:	4c18      	ldr	r4, [pc, #96]	; (8011444 <TIM_Base_SetConfig+0x110>)
 80113e4:	42a0      	cmp	r0, r4
 80113e6:	d01d      	beq.n	8011424 <TIM_Base_SetConfig+0xf0>
 80113e8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80113ec:	42a0      	cmp	r0, r4
 80113ee:	d019      	beq.n	8011424 <TIM_Base_SetConfig+0xf0>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80113f0:	694d      	ldr	r5, [r1, #20]
 80113f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 80113f6:	688c      	ldr	r4, [r1, #8]
  TIMx->PSC = Structure->Prescaler;
 80113f8:	680a      	ldr	r2, [r1, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80113fa:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80113fc:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80113fe:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8011400:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8011402:	e7cc      	b.n	801139e <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 8011404:	684d      	ldr	r5, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8011406:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801140a:	4c0a      	ldr	r4, [pc, #40]	; (8011434 <TIM_Base_SetConfig+0x100>)
    tmpcr1 |= Structure->CounterMode;
 801140c:	432b      	orrs	r3, r5
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801140e:	4d0e      	ldr	r5, [pc, #56]	; (8011448 <TIM_Base_SetConfig+0x114>)
 8011410:	1b04      	subs	r4, r0, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8011412:	42a8      	cmp	r0, r5
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8011414:	fab4 f484 	clz	r4, r4
 8011418:	ea4f 1454 	mov.w	r4, r4, lsr #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801141c:	d0b0      	beq.n	8011380 <TIM_Base_SetConfig+0x4c>
 801141e:	2c00      	cmp	r4, #0
 8011420:	d1ae      	bne.n	8011380 <TIM_Base_SetConfig+0x4c>
 8011422:	e7ce      	b.n	80113c2 <TIM_Base_SetConfig+0x8e>
 8011424:	2400      	movs	r4, #0
 8011426:	e7ab      	b.n	8011380 <TIM_Base_SetConfig+0x4c>
 8011428:	40010000 	.word	0x40010000
 801142c:	40000400 	.word	0x40000400
 8011430:	40000800 	.word	0x40000800
 8011434:	40010400 	.word	0x40010400
 8011438:	40014400 	.word	0x40014400
 801143c:	40014000 	.word	0x40014000
 8011440:	40014800 	.word	0x40014800
 8011444:	40001c00 	.word	0x40001c00
 8011448:	40000c00 	.word	0x40000c00

0801144c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 801144c:	2800      	cmp	r0, #0
 801144e:	f000 80b8 	beq.w	80115c2 <HAL_TIM_Base_Init+0x176>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8011452:	6802      	ldr	r2, [r0, #0]
 8011454:	4b5f      	ldr	r3, [pc, #380]	; (80115d4 <HAL_TIM_Base_Init+0x188>)
 8011456:	4960      	ldr	r1, [pc, #384]	; (80115d8 <HAL_TIM_Base_Init+0x18c>)
 8011458:	429a      	cmp	r2, r3
 801145a:	bf18      	it	ne
 801145c:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
{
 8011460:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8011462:	bf14      	ite	ne
 8011464:	2301      	movne	r3, #1
 8011466:	2300      	moveq	r3, #0
 8011468:	4604      	mov	r4, r0
 801146a:	485c      	ldr	r0, [pc, #368]	; (80115dc <HAL_TIM_Base_Init+0x190>)
 801146c:	4282      	cmp	r2, r0
 801146e:	bf0c      	ite	eq
 8011470:	2300      	moveq	r3, #0
 8011472:	f003 0301 	andne.w	r3, r3, #1
 8011476:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 801147a:	428a      	cmp	r2, r1
 801147c:	bf0c      	ite	eq
 801147e:	2300      	moveq	r3, #0
 8011480:	f003 0301 	andne.w	r3, r3, #1
 8011484:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8011488:	4282      	cmp	r2, r0
 801148a:	bf0c      	ite	eq
 801148c:	2300      	moveq	r3, #0
 801148e:	f003 0301 	andne.w	r3, r3, #1
 8011492:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8011496:	428a      	cmp	r2, r1
 8011498:	bf0c      	ite	eq
 801149a:	2300      	moveq	r3, #0
 801149c:	f003 0301 	andne.w	r3, r3, #1
 80114a0:	f501 4174 	add.w	r1, r1, #62464	; 0xf400
 80114a4:	4282      	cmp	r2, r0
 80114a6:	bf0c      	ite	eq
 80114a8:	2300      	moveq	r3, #0
 80114aa:	f003 0301 	andne.w	r3, r3, #1
 80114ae:	f500 3096 	add.w	r0, r0, #76800	; 0x12c00
 80114b2:	428a      	cmp	r2, r1
 80114b4:	bf0c      	ite	eq
 80114b6:	2300      	moveq	r3, #0
 80114b8:	f003 0301 	andne.w	r3, r3, #1
 80114bc:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 80114c0:	4282      	cmp	r2, r0
 80114c2:	bf0c      	ite	eq
 80114c4:	2300      	moveq	r3, #0
 80114c6:	f003 0301 	andne.w	r3, r3, #1
 80114ca:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 80114ce:	428a      	cmp	r2, r1
 80114d0:	bf0c      	ite	eq
 80114d2:	2300      	moveq	r3, #0
 80114d4:	f003 0301 	andne.w	r3, r3, #1
 80114d8:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 80114dc:	4282      	cmp	r2, r0
 80114de:	bf0c      	ite	eq
 80114e0:	2300      	moveq	r3, #0
 80114e2:	f003 0301 	andne.w	r3, r3, #1
 80114e6:	428a      	cmp	r2, r1
 80114e8:	bf0c      	ite	eq
 80114ea:	2300      	moveq	r3, #0
 80114ec:	f003 0301 	andne.w	r3, r3, #1
 80114f0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80114f4:	428a      	cmp	r2, r1
 80114f6:	bf0c      	ite	eq
 80114f8:	2300      	moveq	r3, #0
 80114fa:	f003 0301 	andne.w	r3, r3, #1
 80114fe:	b113      	cbz	r3, 8011506 <HAL_TIM_Base_Init+0xba>
 8011500:	4b37      	ldr	r3, [pc, #220]	; (80115e0 <HAL_TIM_Base_Init+0x194>)
 8011502:	429a      	cmp	r2, r3
 8011504:	d15f      	bne.n	80115c6 <HAL_TIM_Base_Init+0x17a>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8011506:	68a3      	ldr	r3, [r4, #8]
 8011508:	f023 0210 	bic.w	r2, r3, #16
 801150c:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 8011510:	2920      	cmp	r1, #32
 8011512:	bf18      	it	ne
 8011514:	2a00      	cmpne	r2, #0
 8011516:	d001      	beq.n	801151c <HAL_TIM_Base_Init+0xd0>
 8011518:	2b40      	cmp	r3, #64	; 0x40
 801151a:	d14c      	bne.n	80115b6 <HAL_TIM_Base_Init+0x16a>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 801151c:	6923      	ldr	r3, [r4, #16]
 801151e:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8011522:	d002      	beq.n	801152a <HAL_TIM_Base_Init+0xde>
 8011524:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011528:	d12b      	bne.n	8011582 <HAL_TIM_Base_Init+0x136>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 801152a:	69a3      	ldr	r3, [r4, #24]
 801152c:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8011530:	d130      	bne.n	8011594 <HAL_TIM_Base_Init+0x148>
  if (htim->State == HAL_TIM_STATE_RESET)
 8011532:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8011536:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 801153a:	b3b3      	cbz	r3, 80115aa <HAL_TIM_Base_Init+0x15e>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801153c:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 801153e:	2302      	movs	r3, #2
 8011540:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011544:	f851 0b04 	ldr.w	r0, [r1], #4
 8011548:	f7ff fef4 	bl	8011334 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801154c:	2301      	movs	r3, #1
  return HAL_OK;
 801154e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011550:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011554:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8011558:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 801155c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8011560:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8011564:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011568:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801156c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8011570:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011574:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8011578:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 801157c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8011580:	bd10      	pop	{r4, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8011582:	f44f 718c 	mov.w	r1, #280	; 0x118
 8011586:	4817      	ldr	r0, [pc, #92]	; (80115e4 <HAL_TIM_Base_Init+0x198>)
 8011588:	f7f4 f92c 	bl	80057e4 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 801158c:	69a3      	ldr	r3, [r4, #24]
 801158e:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8011592:	d0ce      	beq.n	8011532 <HAL_TIM_Base_Init+0xe6>
 8011594:	f240 1119 	movw	r1, #281	; 0x119
 8011598:	4812      	ldr	r0, [pc, #72]	; (80115e4 <HAL_TIM_Base_Init+0x198>)
 801159a:	f7f4 f923 	bl	80057e4 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 801159e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80115a2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	d1c8      	bne.n	801153c <HAL_TIM_Base_Init+0xf0>
    HAL_TIM_Base_MspInit(htim);
 80115aa:	4620      	mov	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80115ac:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80115b0:	f7f6 f924 	bl	80077fc <HAL_TIM_Base_MspInit>
 80115b4:	e7c2      	b.n	801153c <HAL_TIM_Base_Init+0xf0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80115b6:	f240 1117 	movw	r1, #279	; 0x117
 80115ba:	480a      	ldr	r0, [pc, #40]	; (80115e4 <HAL_TIM_Base_Init+0x198>)
 80115bc:	f7f4 f912 	bl	80057e4 <assert_failed>
 80115c0:	e7ac      	b.n	801151c <HAL_TIM_Base_Init+0xd0>
    return HAL_ERROR;
 80115c2:	2001      	movs	r0, #1
}
 80115c4:	4770      	bx	lr
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80115c6:	f44f 718b 	mov.w	r1, #278	; 0x116
 80115ca:	4806      	ldr	r0, [pc, #24]	; (80115e4 <HAL_TIM_Base_Init+0x198>)
 80115cc:	f7f4 f90a 	bl	80057e4 <assert_failed>
 80115d0:	e799      	b.n	8011506 <HAL_TIM_Base_Init+0xba>
 80115d2:	bf00      	nop
 80115d4:	40010000 	.word	0x40010000
 80115d8:	40000800 	.word	0x40000800
 80115dc:	40000400 	.word	0x40000400
 80115e0:	40002000 	.word	0x40002000
 80115e4:	0802e494 	.word	0x0802e494

080115e8 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 80115e8:	2800      	cmp	r0, #0
 80115ea:	f000 80b8 	beq.w	801175e <HAL_TIM_OC_Init+0x176>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80115ee:	6802      	ldr	r2, [r0, #0]
 80115f0:	4b5f      	ldr	r3, [pc, #380]	; (8011770 <HAL_TIM_OC_Init+0x188>)
 80115f2:	4960      	ldr	r1, [pc, #384]	; (8011774 <HAL_TIM_OC_Init+0x18c>)
 80115f4:	429a      	cmp	r2, r3
 80115f6:	bf18      	it	ne
 80115f8:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
{
 80115fc:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80115fe:	bf14      	ite	ne
 8011600:	2301      	movne	r3, #1
 8011602:	2300      	moveq	r3, #0
 8011604:	4604      	mov	r4, r0
 8011606:	485c      	ldr	r0, [pc, #368]	; (8011778 <HAL_TIM_OC_Init+0x190>)
 8011608:	4282      	cmp	r2, r0
 801160a:	bf0c      	ite	eq
 801160c:	2300      	moveq	r3, #0
 801160e:	f003 0301 	andne.w	r3, r3, #1
 8011612:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8011616:	428a      	cmp	r2, r1
 8011618:	bf0c      	ite	eq
 801161a:	2300      	moveq	r3, #0
 801161c:	f003 0301 	andne.w	r3, r3, #1
 8011620:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8011624:	4282      	cmp	r2, r0
 8011626:	bf0c      	ite	eq
 8011628:	2300      	moveq	r3, #0
 801162a:	f003 0301 	andne.w	r3, r3, #1
 801162e:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8011632:	428a      	cmp	r2, r1
 8011634:	bf0c      	ite	eq
 8011636:	2300      	moveq	r3, #0
 8011638:	f003 0301 	andne.w	r3, r3, #1
 801163c:	f501 4174 	add.w	r1, r1, #62464	; 0xf400
 8011640:	4282      	cmp	r2, r0
 8011642:	bf0c      	ite	eq
 8011644:	2300      	moveq	r3, #0
 8011646:	f003 0301 	andne.w	r3, r3, #1
 801164a:	f500 3096 	add.w	r0, r0, #76800	; 0x12c00
 801164e:	428a      	cmp	r2, r1
 8011650:	bf0c      	ite	eq
 8011652:	2300      	moveq	r3, #0
 8011654:	f003 0301 	andne.w	r3, r3, #1
 8011658:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 801165c:	4282      	cmp	r2, r0
 801165e:	bf0c      	ite	eq
 8011660:	2300      	moveq	r3, #0
 8011662:	f003 0301 	andne.w	r3, r3, #1
 8011666:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 801166a:	428a      	cmp	r2, r1
 801166c:	bf0c      	ite	eq
 801166e:	2300      	moveq	r3, #0
 8011670:	f003 0301 	andne.w	r3, r3, #1
 8011674:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 8011678:	4282      	cmp	r2, r0
 801167a:	bf0c      	ite	eq
 801167c:	2300      	moveq	r3, #0
 801167e:	f003 0301 	andne.w	r3, r3, #1
 8011682:	428a      	cmp	r2, r1
 8011684:	bf0c      	ite	eq
 8011686:	2300      	moveq	r3, #0
 8011688:	f003 0301 	andne.w	r3, r3, #1
 801168c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8011690:	428a      	cmp	r2, r1
 8011692:	bf0c      	ite	eq
 8011694:	2300      	moveq	r3, #0
 8011696:	f003 0301 	andne.w	r3, r3, #1
 801169a:	b113      	cbz	r3, 80116a2 <HAL_TIM_OC_Init+0xba>
 801169c:	4b37      	ldr	r3, [pc, #220]	; (801177c <HAL_TIM_OC_Init+0x194>)
 801169e:	429a      	cmp	r2, r3
 80116a0:	d15f      	bne.n	8011762 <HAL_TIM_OC_Init+0x17a>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80116a2:	68a3      	ldr	r3, [r4, #8]
 80116a4:	f023 0210 	bic.w	r2, r3, #16
 80116a8:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 80116ac:	2920      	cmp	r1, #32
 80116ae:	bf18      	it	ne
 80116b0:	2a00      	cmpne	r2, #0
 80116b2:	d001      	beq.n	80116b8 <HAL_TIM_OC_Init+0xd0>
 80116b4:	2b40      	cmp	r3, #64	; 0x40
 80116b6:	d14c      	bne.n	8011752 <HAL_TIM_OC_Init+0x16a>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80116b8:	6923      	ldr	r3, [r4, #16]
 80116ba:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80116be:	d002      	beq.n	80116c6 <HAL_TIM_OC_Init+0xde>
 80116c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80116c4:	d12b      	bne.n	801171e <HAL_TIM_OC_Init+0x136>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80116c6:	69a3      	ldr	r3, [r4, #24]
 80116c8:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80116cc:	d130      	bne.n	8011730 <HAL_TIM_OC_Init+0x148>
  if (htim->State == HAL_TIM_STATE_RESET)
 80116ce:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80116d2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80116d6:	b3b3      	cbz	r3, 8011746 <HAL_TIM_OC_Init+0x15e>
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80116d8:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 80116da:	2302      	movs	r3, #2
 80116dc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80116e0:	f851 0b04 	ldr.w	r0, [r1], #4
 80116e4:	f7ff fe26 	bl	8011334 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80116e8:	2301      	movs	r3, #1
  return HAL_OK;
 80116ea:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80116ec:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80116f0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80116f4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80116f8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80116fc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8011700:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011704:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011708:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 801170c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011710:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8011714:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8011718:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 801171c:	bd10      	pop	{r4, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 801171e:	f240 2197 	movw	r1, #663	; 0x297
 8011722:	4817      	ldr	r0, [pc, #92]	; (8011780 <HAL_TIM_OC_Init+0x198>)
 8011724:	f7f4 f85e 	bl	80057e4 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8011728:	69a3      	ldr	r3, [r4, #24]
 801172a:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 801172e:	d0ce      	beq.n	80116ce <HAL_TIM_OC_Init+0xe6>
 8011730:	f44f 7126 	mov.w	r1, #664	; 0x298
 8011734:	4812      	ldr	r0, [pc, #72]	; (8011780 <HAL_TIM_OC_Init+0x198>)
 8011736:	f7f4 f855 	bl	80057e4 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 801173a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 801173e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8011742:	2b00      	cmp	r3, #0
 8011744:	d1c8      	bne.n	80116d8 <HAL_TIM_OC_Init+0xf0>
    HAL_TIM_OC_MspInit(htim);
 8011746:	4620      	mov	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8011748:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 801174c:	f7ff f90e 	bl	801096c <HAL_TIM_OC_MspInit>
 8011750:	e7c2      	b.n	80116d8 <HAL_TIM_OC_Init+0xf0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8011752:	f240 2196 	movw	r1, #662	; 0x296
 8011756:	480a      	ldr	r0, [pc, #40]	; (8011780 <HAL_TIM_OC_Init+0x198>)
 8011758:	f7f4 f844 	bl	80057e4 <assert_failed>
 801175c:	e7ac      	b.n	80116b8 <HAL_TIM_OC_Init+0xd0>
    return HAL_ERROR;
 801175e:	2001      	movs	r0, #1
}
 8011760:	4770      	bx	lr
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8011762:	f240 2195 	movw	r1, #661	; 0x295
 8011766:	4806      	ldr	r0, [pc, #24]	; (8011780 <HAL_TIM_OC_Init+0x198>)
 8011768:	f7f4 f83c 	bl	80057e4 <assert_failed>
 801176c:	e799      	b.n	80116a2 <HAL_TIM_OC_Init+0xba>
 801176e:	bf00      	nop
 8011770:	40010000 	.word	0x40010000
 8011774:	40000800 	.word	0x40000800
 8011778:	40000400 	.word	0x40000400
 801177c:	40002000 	.word	0x40002000
 8011780:	0802e494 	.word	0x0802e494

08011784 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8011784:	2800      	cmp	r0, #0
 8011786:	f000 80b8 	beq.w	80118fa <HAL_TIM_PWM_Init+0x176>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 801178a:	6802      	ldr	r2, [r0, #0]
 801178c:	4b5f      	ldr	r3, [pc, #380]	; (801190c <HAL_TIM_PWM_Init+0x188>)
 801178e:	4960      	ldr	r1, [pc, #384]	; (8011910 <HAL_TIM_PWM_Init+0x18c>)
 8011790:	429a      	cmp	r2, r3
 8011792:	bf18      	it	ne
 8011794:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
{
 8011798:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 801179a:	bf14      	ite	ne
 801179c:	2301      	movne	r3, #1
 801179e:	2300      	moveq	r3, #0
 80117a0:	4604      	mov	r4, r0
 80117a2:	485c      	ldr	r0, [pc, #368]	; (8011914 <HAL_TIM_PWM_Init+0x190>)
 80117a4:	4282      	cmp	r2, r0
 80117a6:	bf0c      	ite	eq
 80117a8:	2300      	moveq	r3, #0
 80117aa:	f003 0301 	andne.w	r3, r3, #1
 80117ae:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 80117b2:	428a      	cmp	r2, r1
 80117b4:	bf0c      	ite	eq
 80117b6:	2300      	moveq	r3, #0
 80117b8:	f003 0301 	andne.w	r3, r3, #1
 80117bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80117c0:	4282      	cmp	r2, r0
 80117c2:	bf0c      	ite	eq
 80117c4:	2300      	moveq	r3, #0
 80117c6:	f003 0301 	andne.w	r3, r3, #1
 80117ca:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 80117ce:	428a      	cmp	r2, r1
 80117d0:	bf0c      	ite	eq
 80117d2:	2300      	moveq	r3, #0
 80117d4:	f003 0301 	andne.w	r3, r3, #1
 80117d8:	f501 4174 	add.w	r1, r1, #62464	; 0xf400
 80117dc:	4282      	cmp	r2, r0
 80117de:	bf0c      	ite	eq
 80117e0:	2300      	moveq	r3, #0
 80117e2:	f003 0301 	andne.w	r3, r3, #1
 80117e6:	f500 3096 	add.w	r0, r0, #76800	; 0x12c00
 80117ea:	428a      	cmp	r2, r1
 80117ec:	bf0c      	ite	eq
 80117ee:	2300      	moveq	r3, #0
 80117f0:	f003 0301 	andne.w	r3, r3, #1
 80117f4:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 80117f8:	4282      	cmp	r2, r0
 80117fa:	bf0c      	ite	eq
 80117fc:	2300      	moveq	r3, #0
 80117fe:	f003 0301 	andne.w	r3, r3, #1
 8011802:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8011806:	428a      	cmp	r2, r1
 8011808:	bf0c      	ite	eq
 801180a:	2300      	moveq	r3, #0
 801180c:	f003 0301 	andne.w	r3, r3, #1
 8011810:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 8011814:	4282      	cmp	r2, r0
 8011816:	bf0c      	ite	eq
 8011818:	2300      	moveq	r3, #0
 801181a:	f003 0301 	andne.w	r3, r3, #1
 801181e:	428a      	cmp	r2, r1
 8011820:	bf0c      	ite	eq
 8011822:	2300      	moveq	r3, #0
 8011824:	f003 0301 	andne.w	r3, r3, #1
 8011828:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 801182c:	428a      	cmp	r2, r1
 801182e:	bf0c      	ite	eq
 8011830:	2300      	moveq	r3, #0
 8011832:	f003 0301 	andne.w	r3, r3, #1
 8011836:	b113      	cbz	r3, 801183e <HAL_TIM_PWM_Init+0xba>
 8011838:	4b37      	ldr	r3, [pc, #220]	; (8011918 <HAL_TIM_PWM_Init+0x194>)
 801183a:	429a      	cmp	r2, r3
 801183c:	d15f      	bne.n	80118fe <HAL_TIM_PWM_Init+0x17a>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 801183e:	68a3      	ldr	r3, [r4, #8]
 8011840:	f023 0210 	bic.w	r2, r3, #16
 8011844:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 8011848:	2920      	cmp	r1, #32
 801184a:	bf18      	it	ne
 801184c:	2a00      	cmpne	r2, #0
 801184e:	d001      	beq.n	8011854 <HAL_TIM_PWM_Init+0xd0>
 8011850:	2b40      	cmp	r3, #64	; 0x40
 8011852:	d14c      	bne.n	80118ee <HAL_TIM_PWM_Init+0x16a>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8011854:	6923      	ldr	r3, [r4, #16]
 8011856:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 801185a:	d002      	beq.n	8011862 <HAL_TIM_PWM_Init+0xde>
 801185c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011860:	d12b      	bne.n	80118ba <HAL_TIM_PWM_Init+0x136>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8011862:	69a3      	ldr	r3, [r4, #24]
 8011864:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8011868:	d130      	bne.n	80118cc <HAL_TIM_PWM_Init+0x148>
  if (htim->State == HAL_TIM_STATE_RESET)
 801186a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 801186e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8011872:	b3b3      	cbz	r3, 80118e2 <HAL_TIM_PWM_Init+0x15e>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011874:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8011876:	2302      	movs	r3, #2
 8011878:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801187c:	f851 0b04 	ldr.w	r0, [r1], #4
 8011880:	f7ff fd58 	bl	8011334 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011884:	2301      	movs	r3, #1
  return HAL_OK;
 8011886:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011888:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801188c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8011890:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8011894:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8011898:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 801189c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80118a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80118a4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80118a8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80118ac:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80118b0:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80118b4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80118b8:	bd10      	pop	{r4, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80118ba:	f240 5132 	movw	r1, #1330	; 0x532
 80118be:	4817      	ldr	r0, [pc, #92]	; (801191c <HAL_TIM_PWM_Init+0x198>)
 80118c0:	f7f3 ff90 	bl	80057e4 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80118c4:	69a3      	ldr	r3, [r4, #24]
 80118c6:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80118ca:	d0ce      	beq.n	801186a <HAL_TIM_PWM_Init+0xe6>
 80118cc:	f240 5133 	movw	r1, #1331	; 0x533
 80118d0:	4812      	ldr	r0, [pc, #72]	; (801191c <HAL_TIM_PWM_Init+0x198>)
 80118d2:	f7f3 ff87 	bl	80057e4 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 80118d6:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80118da:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d1c8      	bne.n	8011874 <HAL_TIM_PWM_Init+0xf0>
    HAL_TIM_PWM_MspInit(htim);
 80118e2:	4620      	mov	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80118e4:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80118e8:	f7ff f842 	bl	8010970 <HAL_TIM_PWM_MspInit>
 80118ec:	e7c2      	b.n	8011874 <HAL_TIM_PWM_Init+0xf0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80118ee:	f240 5131 	movw	r1, #1329	; 0x531
 80118f2:	480a      	ldr	r0, [pc, #40]	; (801191c <HAL_TIM_PWM_Init+0x198>)
 80118f4:	f7f3 ff76 	bl	80057e4 <assert_failed>
 80118f8:	e7ac      	b.n	8011854 <HAL_TIM_PWM_Init+0xd0>
    return HAL_ERROR;
 80118fa:	2001      	movs	r0, #1
}
 80118fc:	4770      	bx	lr
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80118fe:	f44f 61a6 	mov.w	r1, #1328	; 0x530
 8011902:	4806      	ldr	r0, [pc, #24]	; (801191c <HAL_TIM_PWM_Init+0x198>)
 8011904:	f7f3 ff6e 	bl	80057e4 <assert_failed>
 8011908:	e799      	b.n	801183e <HAL_TIM_PWM_Init+0xba>
 801190a:	bf00      	nop
 801190c:	40010000 	.word	0x40010000
 8011910:	40000800 	.word	0x40000800
 8011914:	40000400 	.word	0x40000400
 8011918:	40002000 	.word	0x40002000
 801191c:	0802e494 	.word	0x0802e494

08011920 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 8011920:	2800      	cmp	r0, #0
 8011922:	f000 80b8 	beq.w	8011a96 <HAL_TIM_IC_Init+0x176>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8011926:	6802      	ldr	r2, [r0, #0]
 8011928:	4b5f      	ldr	r3, [pc, #380]	; (8011aa8 <HAL_TIM_IC_Init+0x188>)
 801192a:	4960      	ldr	r1, [pc, #384]	; (8011aac <HAL_TIM_IC_Init+0x18c>)
 801192c:	429a      	cmp	r2, r3
 801192e:	bf18      	it	ne
 8011930:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
{
 8011934:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8011936:	bf14      	ite	ne
 8011938:	2301      	movne	r3, #1
 801193a:	2300      	moveq	r3, #0
 801193c:	4604      	mov	r4, r0
 801193e:	485c      	ldr	r0, [pc, #368]	; (8011ab0 <HAL_TIM_IC_Init+0x190>)
 8011940:	4282      	cmp	r2, r0
 8011942:	bf0c      	ite	eq
 8011944:	2300      	moveq	r3, #0
 8011946:	f003 0301 	andne.w	r3, r3, #1
 801194a:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 801194e:	428a      	cmp	r2, r1
 8011950:	bf0c      	ite	eq
 8011952:	2300      	moveq	r3, #0
 8011954:	f003 0301 	andne.w	r3, r3, #1
 8011958:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801195c:	4282      	cmp	r2, r0
 801195e:	bf0c      	ite	eq
 8011960:	2300      	moveq	r3, #0
 8011962:	f003 0301 	andne.w	r3, r3, #1
 8011966:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 801196a:	428a      	cmp	r2, r1
 801196c:	bf0c      	ite	eq
 801196e:	2300      	moveq	r3, #0
 8011970:	f003 0301 	andne.w	r3, r3, #1
 8011974:	f501 4174 	add.w	r1, r1, #62464	; 0xf400
 8011978:	4282      	cmp	r2, r0
 801197a:	bf0c      	ite	eq
 801197c:	2300      	moveq	r3, #0
 801197e:	f003 0301 	andne.w	r3, r3, #1
 8011982:	f500 3096 	add.w	r0, r0, #76800	; 0x12c00
 8011986:	428a      	cmp	r2, r1
 8011988:	bf0c      	ite	eq
 801198a:	2300      	moveq	r3, #0
 801198c:	f003 0301 	andne.w	r3, r3, #1
 8011990:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 8011994:	4282      	cmp	r2, r0
 8011996:	bf0c      	ite	eq
 8011998:	2300      	moveq	r3, #0
 801199a:	f003 0301 	andne.w	r3, r3, #1
 801199e:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 80119a2:	428a      	cmp	r2, r1
 80119a4:	bf0c      	ite	eq
 80119a6:	2300      	moveq	r3, #0
 80119a8:	f003 0301 	andne.w	r3, r3, #1
 80119ac:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 80119b0:	4282      	cmp	r2, r0
 80119b2:	bf0c      	ite	eq
 80119b4:	2300      	moveq	r3, #0
 80119b6:	f003 0301 	andne.w	r3, r3, #1
 80119ba:	428a      	cmp	r2, r1
 80119bc:	bf0c      	ite	eq
 80119be:	2300      	moveq	r3, #0
 80119c0:	f003 0301 	andne.w	r3, r3, #1
 80119c4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80119c8:	428a      	cmp	r2, r1
 80119ca:	bf0c      	ite	eq
 80119cc:	2300      	moveq	r3, #0
 80119ce:	f003 0301 	andne.w	r3, r3, #1
 80119d2:	b113      	cbz	r3, 80119da <HAL_TIM_IC_Init+0xba>
 80119d4:	4b37      	ldr	r3, [pc, #220]	; (8011ab4 <HAL_TIM_IC_Init+0x194>)
 80119d6:	429a      	cmp	r2, r3
 80119d8:	d15f      	bne.n	8011a9a <HAL_TIM_IC_Init+0x17a>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80119da:	68a3      	ldr	r3, [r4, #8]
 80119dc:	f023 0210 	bic.w	r2, r3, #16
 80119e0:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 80119e4:	2920      	cmp	r1, #32
 80119e6:	bf18      	it	ne
 80119e8:	2a00      	cmpne	r2, #0
 80119ea:	d001      	beq.n	80119f0 <HAL_TIM_IC_Init+0xd0>
 80119ec:	2b40      	cmp	r3, #64	; 0x40
 80119ee:	d14c      	bne.n	8011a8a <HAL_TIM_IC_Init+0x16a>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80119f0:	6923      	ldr	r3, [r4, #16]
 80119f2:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80119f6:	d002      	beq.n	80119fe <HAL_TIM_IC_Init+0xde>
 80119f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80119fc:	d12b      	bne.n	8011a56 <HAL_TIM_IC_Init+0x136>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80119fe:	69a3      	ldr	r3, [r4, #24]
 8011a00:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8011a04:	d130      	bne.n	8011a68 <HAL_TIM_IC_Init+0x148>
  if (htim->State == HAL_TIM_STATE_RESET)
 8011a06:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8011a0a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8011a0e:	b3b3      	cbz	r3, 8011a7e <HAL_TIM_IC_Init+0x15e>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011a10:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8011a12:	2302      	movs	r3, #2
 8011a14:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011a18:	f851 0b04 	ldr.w	r0, [r1], #4
 8011a1c:	f7ff fc8a 	bl	8011334 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011a20:	2301      	movs	r3, #1
  return HAL_OK;
 8011a22:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011a24:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011a28:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8011a2c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8011a30:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8011a34:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8011a38:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011a3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011a40:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8011a44:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011a48:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8011a4c:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8011a50:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8011a54:	bd10      	pop	{r4, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8011a56:	f240 71cc 	movw	r1, #1996	; 0x7cc
 8011a5a:	4817      	ldr	r0, [pc, #92]	; (8011ab8 <HAL_TIM_IC_Init+0x198>)
 8011a5c:	f7f3 fec2 	bl	80057e4 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8011a60:	69a3      	ldr	r3, [r4, #24]
 8011a62:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8011a66:	d0ce      	beq.n	8011a06 <HAL_TIM_IC_Init+0xe6>
 8011a68:	f240 71cd 	movw	r1, #1997	; 0x7cd
 8011a6c:	4812      	ldr	r0, [pc, #72]	; (8011ab8 <HAL_TIM_IC_Init+0x198>)
 8011a6e:	f7f3 feb9 	bl	80057e4 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 8011a72:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8011a76:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8011a7a:	2b00      	cmp	r3, #0
 8011a7c:	d1c8      	bne.n	8011a10 <HAL_TIM_IC_Init+0xf0>
    HAL_TIM_IC_MspInit(htim);
 8011a7e:	4620      	mov	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8011a80:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 8011a84:	f7fe ff76 	bl	8010974 <HAL_TIM_IC_MspInit>
 8011a88:	e7c2      	b.n	8011a10 <HAL_TIM_IC_Init+0xf0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8011a8a:	f240 71cb 	movw	r1, #1995	; 0x7cb
 8011a8e:	480a      	ldr	r0, [pc, #40]	; (8011ab8 <HAL_TIM_IC_Init+0x198>)
 8011a90:	f7f3 fea8 	bl	80057e4 <assert_failed>
 8011a94:	e7ac      	b.n	80119f0 <HAL_TIM_IC_Init+0xd0>
    return HAL_ERROR;
 8011a96:	2001      	movs	r0, #1
}
 8011a98:	4770      	bx	lr
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8011a9a:	f240 71ca 	movw	r1, #1994	; 0x7ca
 8011a9e:	4806      	ldr	r0, [pc, #24]	; (8011ab8 <HAL_TIM_IC_Init+0x198>)
 8011aa0:	f7f3 fea0 	bl	80057e4 <assert_failed>
 8011aa4:	e799      	b.n	80119da <HAL_TIM_IC_Init+0xba>
 8011aa6:	bf00      	nop
 8011aa8:	40010000 	.word	0x40010000
 8011aac:	40000800 	.word	0x40000800
 8011ab0:	40000400 	.word	0x40000400
 8011ab4:	40002000 	.word	0x40002000
 8011ab8:	0802e494 	.word	0x0802e494

08011abc <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8011abc:	6a03      	ldr	r3, [r0, #32]
 8011abe:	f023 0310 	bic.w	r3, r3, #16
{
 8011ac2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8011ac6:	6203      	str	r3, [r0, #32]
{
 8011ac8:	4604      	mov	r4, r0
  tmpccer = TIMx->CCER;
 8011aca:	6a05      	ldr	r5, [r0, #32]
{
 8011acc:	460e      	mov	r6, r1
  tmpcr2 =  TIMx->CR2;
 8011ace:	f8d0 8004 	ldr.w	r8, [r0, #4]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8011ad2:	4b29      	ldr	r3, [pc, #164]	; (8011b78 <TIM_OC2_SetConfig+0xbc>)
  tmpccer &= ~TIM_CCER_CC2P;
 8011ad4:	f025 0520 	bic.w	r5, r5, #32
  tmpccmrx = TIMx->CCMR1;
 8011ad8:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8011ada:	680f      	ldr	r7, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8011adc:	4013      	ands	r3, r2
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8011ade:	ea43 2707 	orr.w	r7, r3, r7, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8011ae2:	688b      	ldr	r3, [r1, #8]
 8011ae4:	ea45 1503 	orr.w	r5, r5, r3, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8011ae8:	4b24      	ldr	r3, [pc, #144]	; (8011b7c <TIM_OC2_SetConfig+0xc0>)
 8011aea:	4298      	cmp	r0, r3
 8011aec:	d00b      	beq.n	8011b06 <TIM_OC2_SetConfig+0x4a>
 8011aee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8011af2:	4298      	cmp	r0, r3
 8011af4:	d007      	beq.n	8011b06 <TIM_OC2_SetConfig+0x4a>
  TIMx->CCR2 = OC_Config->Pulse;
 8011af6:	6872      	ldr	r2, [r6, #4]
  TIMx->CR2 = tmpcr2;
 8011af8:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 8011afc:	61a7      	str	r7, [r4, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8011afe:	63a2      	str	r2, [r4, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8011b00:	6225      	str	r5, [r4, #32]
}
 8011b02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8011b06:	68f3      	ldr	r3, [r6, #12]
 8011b08:	f033 0208 	bics.w	r2, r3, #8
 8011b0c:	d123      	bne.n	8011b56 <TIM_OC2_SetConfig+0x9a>
    tmpccer &= ~TIM_CCER_CC2NP;
 8011b0e:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8011b12:	ea45 1503 	orr.w	r5, r5, r3, lsl #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8011b16:	69b3      	ldr	r3, [r6, #24]
 8011b18:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC2NE;
 8011b1c:	f025 0540 	bic.w	r5, r5, #64	; 0x40
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8011b20:	d120      	bne.n	8011b64 <TIM_OC2_SetConfig+0xa8>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8011b22:	6973      	ldr	r3, [r6, #20]
 8011b24:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8011b28:	d107      	bne.n	8011b3a <TIM_OC2_SetConfig+0x7e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8011b2a:	f428 6240 	bic.w	r2, r8, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8011b2e:	69b1      	ldr	r1, [r6, #24]
 8011b30:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 8011b34:	ea42 0883 	orr.w	r8, r2, r3, lsl #2
 8011b38:	e7dd      	b.n	8011af6 <TIM_OC2_SetConfig+0x3a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8011b3a:	f641 31b9 	movw	r1, #7097	; 0x1bb9
 8011b3e:	4810      	ldr	r0, [pc, #64]	; (8011b80 <TIM_OC2_SetConfig+0xc4>)
 8011b40:	f7f3 fe50 	bl	80057e4 <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8011b44:	f428 6240 	bic.w	r2, r8, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8011b48:	69b1      	ldr	r1, [r6, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8011b4a:	6973      	ldr	r3, [r6, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8011b4c:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 8011b50:	ea42 0883 	orr.w	r8, r2, r3, lsl #2
 8011b54:	e7cf      	b.n	8011af6 <TIM_OC2_SetConfig+0x3a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8011b56:	f641 31aa 	movw	r1, #7082	; 0x1baa
 8011b5a:	4809      	ldr	r0, [pc, #36]	; (8011b80 <TIM_OC2_SetConfig+0xc4>)
 8011b5c:	f7f3 fe42 	bl	80057e4 <assert_failed>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8011b60:	68f3      	ldr	r3, [r6, #12]
 8011b62:	e7d4      	b.n	8011b0e <TIM_OC2_SetConfig+0x52>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8011b64:	f641 31b8 	movw	r1, #7096	; 0x1bb8
 8011b68:	4805      	ldr	r0, [pc, #20]	; (8011b80 <TIM_OC2_SetConfig+0xc4>)
 8011b6a:	f7f3 fe3b 	bl	80057e4 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8011b6e:	6973      	ldr	r3, [r6, #20]
 8011b70:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8011b74:	d0d9      	beq.n	8011b2a <TIM_OC2_SetConfig+0x6e>
 8011b76:	e7e0      	b.n	8011b3a <TIM_OC2_SetConfig+0x7e>
 8011b78:	feff8cff 	.word	0xfeff8cff
 8011b7c:	40010000 	.word	0x40010000
 8011b80:	0802e494 	.word	0x0802e494

08011b84 <HAL_TIM_OC_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
 8011b84:	2a14      	cmp	r2, #20
{
 8011b86:	b570      	push	{r4, r5, r6, lr}
 8011b88:	4614      	mov	r4, r2
 8011b8a:	4605      	mov	r5, r0
 8011b8c:	460e      	mov	r6, r1
  assert_param(IS_TIM_CHANNELS(Channel));
 8011b8e:	d937      	bls.n	8011c00 <HAL_TIM_OC_ConfigChannel+0x7c>
 8011b90:	2a3c      	cmp	r2, #60	; 0x3c
 8011b92:	d139      	bne.n	8011c08 <HAL_TIM_OC_ConfigChannel+0x84>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 8011b94:	6833      	ldr	r3, [r6, #0]
 8011b96:	f023 0210 	bic.w	r2, r3, #16
 8011b9a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8011b9e:	2a40      	cmp	r2, #64	; 0x40
 8011ba0:	bf18      	it	ne
 8011ba2:	2b00      	cmpne	r3, #0
 8011ba4:	d003      	beq.n	8011bae <HAL_TIM_OC_ConfigChannel+0x2a>
 8011ba6:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8011baa:	f040 8138 	bne.w	8011e1e <HAL_TIM_OC_ConfigChannel+0x29a>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8011bae:	68b3      	ldr	r3, [r6, #8]
 8011bb0:	f033 0302 	bics.w	r3, r3, #2
 8011bb4:	d12e      	bne.n	8011c14 <HAL_TIM_OC_ConfigChannel+0x90>
  __HAL_LOCK(htim);
 8011bb6:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8011bba:	2b01      	cmp	r3, #1
 8011bbc:	d033      	beq.n	8011c26 <HAL_TIM_OC_ConfigChannel+0xa2>
 8011bbe:	2301      	movs	r3, #1
 8011bc0:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  switch (Channel)
 8011bc4:	2c14      	cmp	r4, #20
 8011bc6:	d816      	bhi.n	8011bf6 <HAL_TIM_OC_ConfigChannel+0x72>
 8011bc8:	e8df f014 	tbh	[pc, r4, lsl #1]
 8011bcc:	0015002f 	.word	0x0015002f
 8011bd0:	00150015 	.word	0x00150015
 8011bd4:	00150080 	.word	0x00150080
 8011bd8:	00150015 	.word	0x00150015
 8011bdc:	001500b5 	.word	0x001500b5
 8011be0:	00150015 	.word	0x00150015
 8011be4:	001500db 	.word	0x001500db
 8011be8:	00150015 	.word	0x00150015
 8011bec:	00150101 	.word	0x00150101
 8011bf0:	00150015 	.word	0x00150015
 8011bf4:	010e      	.short	0x010e
 8011bf6:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8011bf8:	2300      	movs	r3, #0
 8011bfa:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 8011bfe:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 8011c00:	4b98      	ldr	r3, [pc, #608]	; (8011e64 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 8011c02:	40d3      	lsrs	r3, r2
 8011c04:	07db      	lsls	r3, r3, #31
 8011c06:	d4c5      	bmi.n	8011b94 <HAL_TIM_OC_ConfigChannel+0x10>
 8011c08:	f640 71df 	movw	r1, #4063	; 0xfdf
 8011c0c:	4896      	ldr	r0, [pc, #600]	; (8011e68 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8011c0e:	f7f3 fde9 	bl	80057e4 <assert_failed>
 8011c12:	e7bf      	b.n	8011b94 <HAL_TIM_OC_ConfigChannel+0x10>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8011c14:	f640 71e1 	movw	r1, #4065	; 0xfe1
 8011c18:	4893      	ldr	r0, [pc, #588]	; (8011e68 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8011c1a:	f7f3 fde3 	bl	80057e4 <assert_failed>
  __HAL_LOCK(htim);
 8011c1e:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8011c22:	2b01      	cmp	r3, #1
 8011c24:	d1cb      	bne.n	8011bbe <HAL_TIM_OC_ConfigChannel+0x3a>
 8011c26:	2002      	movs	r0, #2
}
 8011c28:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8011c2a:	6828      	ldr	r0, [r5, #0]
 8011c2c:	4b8f      	ldr	r3, [pc, #572]	; (8011e6c <HAL_TIM_OC_ConfigChannel+0x2e8>)
 8011c2e:	4a90      	ldr	r2, [pc, #576]	; (8011e70 <HAL_TIM_OC_ConfigChannel+0x2ec>)
 8011c30:	4298      	cmp	r0, r3
 8011c32:	bf18      	it	ne
 8011c34:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8011c38:	bf14      	ite	ne
 8011c3a:	2301      	movne	r3, #1
 8011c3c:	2300      	moveq	r3, #0
 8011c3e:	4290      	cmp	r0, r2
 8011c40:	bf0c      	ite	eq
 8011c42:	2300      	moveq	r3, #0
 8011c44:	f003 0301 	andne.w	r3, r3, #1
 8011c48:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011c4c:	4290      	cmp	r0, r2
 8011c4e:	bf0c      	ite	eq
 8011c50:	2300      	moveq	r3, #0
 8011c52:	f003 0301 	andne.w	r3, r3, #1
 8011c56:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011c5a:	4290      	cmp	r0, r2
 8011c5c:	bf0c      	ite	eq
 8011c5e:	2300      	moveq	r3, #0
 8011c60:	f003 0301 	andne.w	r3, r3, #1
 8011c64:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8011c68:	4290      	cmp	r0, r2
 8011c6a:	bf0c      	ite	eq
 8011c6c:	2300      	moveq	r3, #0
 8011c6e:	f003 0301 	andne.w	r3, r3, #1
 8011c72:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8011c76:	4290      	cmp	r0, r2
 8011c78:	bf0c      	ite	eq
 8011c7a:	2300      	moveq	r3, #0
 8011c7c:	f003 0301 	andne.w	r3, r3, #1
 8011c80:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011c84:	4290      	cmp	r0, r2
 8011c86:	bf0c      	ite	eq
 8011c88:	2300      	moveq	r3, #0
 8011c8a:	f003 0301 	andne.w	r3, r3, #1
 8011c8e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011c92:	4290      	cmp	r0, r2
 8011c94:	bf0c      	ite	eq
 8011c96:	2300      	moveq	r3, #0
 8011c98:	f003 0301 	andne.w	r3, r3, #1
 8011c9c:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8011ca0:	4290      	cmp	r0, r2
 8011ca2:	bf0c      	ite	eq
 8011ca4:	2300      	moveq	r3, #0
 8011ca6:	f003 0301 	andne.w	r3, r3, #1
 8011caa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011cae:	4290      	cmp	r0, r2
 8011cb0:	bf0c      	ite	eq
 8011cb2:	2300      	moveq	r3, #0
 8011cb4:	f003 0301 	andne.w	r3, r3, #1
 8011cb8:	b11b      	cbz	r3, 8011cc2 <HAL_TIM_OC_ConfigChannel+0x13e>
 8011cba:	4b6e      	ldr	r3, [pc, #440]	; (8011e74 <HAL_TIM_OC_ConfigChannel+0x2f0>)
 8011cbc:	4298      	cmp	r0, r3
 8011cbe:	f040 80c9 	bne.w	8011e54 <HAL_TIM_OC_ConfigChannel+0x2d0>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8011cc2:	4631      	mov	r1, r6
 8011cc4:	f7fe f9ac 	bl	8010020 <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8011cc8:	2000      	movs	r0, #0
      break;
 8011cca:	e795      	b.n	8011bf8 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8011ccc:	6828      	ldr	r0, [r5, #0]
 8011cce:	4b67      	ldr	r3, [pc, #412]	; (8011e6c <HAL_TIM_OC_ConfigChannel+0x2e8>)
 8011cd0:	4a67      	ldr	r2, [pc, #412]	; (8011e70 <HAL_TIM_OC_ConfigChannel+0x2ec>)
 8011cd2:	4298      	cmp	r0, r3
 8011cd4:	bf18      	it	ne
 8011cd6:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8011cda:	bf14      	ite	ne
 8011cdc:	2301      	movne	r3, #1
 8011cde:	2300      	moveq	r3, #0
 8011ce0:	4290      	cmp	r0, r2
 8011ce2:	bf0c      	ite	eq
 8011ce4:	2300      	moveq	r3, #0
 8011ce6:	f003 0301 	andne.w	r3, r3, #1
 8011cea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011cee:	4290      	cmp	r0, r2
 8011cf0:	bf0c      	ite	eq
 8011cf2:	2300      	moveq	r3, #0
 8011cf4:	f003 0301 	andne.w	r3, r3, #1
 8011cf8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011cfc:	4290      	cmp	r0, r2
 8011cfe:	bf0c      	ite	eq
 8011d00:	2300      	moveq	r3, #0
 8011d02:	f003 0301 	andne.w	r3, r3, #1
 8011d06:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8011d0a:	4290      	cmp	r0, r2
 8011d0c:	bf0c      	ite	eq
 8011d0e:	2300      	moveq	r3, #0
 8011d10:	f003 0301 	andne.w	r3, r3, #1
 8011d14:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8011d18:	4290      	cmp	r0, r2
 8011d1a:	bf0c      	ite	eq
 8011d1c:	2300      	moveq	r3, #0
 8011d1e:	f003 0301 	andne.w	r3, r3, #1
 8011d22:	b11b      	cbz	r3, 8011d2c <HAL_TIM_OC_ConfigChannel+0x1a8>
 8011d24:	4b54      	ldr	r3, [pc, #336]	; (8011e78 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 8011d26:	4298      	cmp	r0, r3
 8011d28:	f040 808d 	bne.w	8011e46 <HAL_TIM_OC_ConfigChannel+0x2c2>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8011d2c:	4631      	mov	r1, r6
 8011d2e:	f7ff fec5 	bl	8011abc <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8011d32:	2000      	movs	r0, #0
      break;
 8011d34:	e760      	b.n	8011bf8 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8011d36:	6828      	ldr	r0, [r5, #0]
 8011d38:	4b4c      	ldr	r3, [pc, #304]	; (8011e6c <HAL_TIM_OC_ConfigChannel+0x2e8>)
 8011d3a:	4a4d      	ldr	r2, [pc, #308]	; (8011e70 <HAL_TIM_OC_ConfigChannel+0x2ec>)
 8011d3c:	4298      	cmp	r0, r3
 8011d3e:	bf18      	it	ne
 8011d40:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8011d44:	bf14      	ite	ne
 8011d46:	2301      	movne	r3, #1
 8011d48:	2300      	moveq	r3, #0
 8011d4a:	4290      	cmp	r0, r2
 8011d4c:	bf0c      	ite	eq
 8011d4e:	2300      	moveq	r3, #0
 8011d50:	f003 0301 	andne.w	r3, r3, #1
 8011d54:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011d58:	4290      	cmp	r0, r2
 8011d5a:	bf0c      	ite	eq
 8011d5c:	2300      	moveq	r3, #0
 8011d5e:	f003 0301 	andne.w	r3, r3, #1
 8011d62:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011d66:	4290      	cmp	r0, r2
 8011d68:	bf0c      	ite	eq
 8011d6a:	2300      	moveq	r3, #0
 8011d6c:	f003 0301 	andne.w	r3, r3, #1
 8011d70:	b113      	cbz	r3, 8011d78 <HAL_TIM_OC_ConfigChannel+0x1f4>
 8011d72:	4b42      	ldr	r3, [pc, #264]	; (8011e7c <HAL_TIM_OC_ConfigChannel+0x2f8>)
 8011d74:	4298      	cmp	r0, r3
 8011d76:	d15f      	bne.n	8011e38 <HAL_TIM_OC_ConfigChannel+0x2b4>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8011d78:	4631      	mov	r1, r6
 8011d7a:	f7fe f9b1 	bl	80100e0 <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8011d7e:	2000      	movs	r0, #0
      break;
 8011d80:	e73a      	b.n	8011bf8 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8011d82:	6828      	ldr	r0, [r5, #0]
 8011d84:	4b39      	ldr	r3, [pc, #228]	; (8011e6c <HAL_TIM_OC_ConfigChannel+0x2e8>)
 8011d86:	4a3a      	ldr	r2, [pc, #232]	; (8011e70 <HAL_TIM_OC_ConfigChannel+0x2ec>)
 8011d88:	4298      	cmp	r0, r3
 8011d8a:	bf18      	it	ne
 8011d8c:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8011d90:	bf14      	ite	ne
 8011d92:	2301      	movne	r3, #1
 8011d94:	2300      	moveq	r3, #0
 8011d96:	4290      	cmp	r0, r2
 8011d98:	bf0c      	ite	eq
 8011d9a:	2300      	moveq	r3, #0
 8011d9c:	f003 0301 	andne.w	r3, r3, #1
 8011da0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011da4:	4290      	cmp	r0, r2
 8011da6:	bf0c      	ite	eq
 8011da8:	2300      	moveq	r3, #0
 8011daa:	f003 0301 	andne.w	r3, r3, #1
 8011dae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011db2:	4290      	cmp	r0, r2
 8011db4:	bf0c      	ite	eq
 8011db6:	2300      	moveq	r3, #0
 8011db8:	f003 0301 	andne.w	r3, r3, #1
 8011dbc:	b113      	cbz	r3, 8011dc4 <HAL_TIM_OC_ConfigChannel+0x240>
 8011dbe:	4b2f      	ldr	r3, [pc, #188]	; (8011e7c <HAL_TIM_OC_ConfigChannel+0x2f8>)
 8011dc0:	4298      	cmp	r0, r3
 8011dc2:	d132      	bne.n	8011e2a <HAL_TIM_OC_ConfigChannel+0x2a6>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8011dc4:	4631      	mov	r1, r6
 8011dc6:	f7fe f9ef 	bl	80101a8 <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8011dca:	2000      	movs	r0, #0
      break;
 8011dcc:	e714      	b.n	8011bf8 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 8011dce:	6828      	ldr	r0, [r5, #0]
 8011dd0:	4b26      	ldr	r3, [pc, #152]	; (8011e6c <HAL_TIM_OC_ConfigChannel+0x2e8>)
 8011dd2:	4298      	cmp	r0, r3
 8011dd4:	d003      	beq.n	8011dde <HAL_TIM_OC_ConfigChannel+0x25a>
 8011dd6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8011dda:	4298      	cmp	r0, r3
 8011ddc:	d118      	bne.n	8011e10 <HAL_TIM_OC_ConfigChannel+0x28c>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8011dde:	4631      	mov	r1, r6
 8011de0:	f7fe f8ca 	bl	800ff78 <TIM_OC5_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8011de4:	2000      	movs	r0, #0
      break;
 8011de6:	e707      	b.n	8011bf8 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 8011de8:	6828      	ldr	r0, [r5, #0]
 8011dea:	4b20      	ldr	r3, [pc, #128]	; (8011e6c <HAL_TIM_OC_ConfigChannel+0x2e8>)
 8011dec:	4298      	cmp	r0, r3
 8011dee:	d003      	beq.n	8011df8 <HAL_TIM_OC_ConfigChannel+0x274>
 8011df0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8011df4:	4298      	cmp	r0, r3
 8011df6:	d104      	bne.n	8011e02 <HAL_TIM_OC_ConfigChannel+0x27e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8011df8:	4631      	mov	r1, r6
 8011dfa:	f7fe f8e7 	bl	800ffcc <TIM_OC6_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8011dfe:	2000      	movs	r0, #0
      break;
 8011e00:	e6fa      	b.n	8011bf8 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 8011e02:	4819      	ldr	r0, [pc, #100]	; (8011e68 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8011e04:	f241 011d 	movw	r1, #4125	; 0x101d
 8011e08:	f7f3 fcec 	bl	80057e4 <assert_failed>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8011e0c:	6828      	ldr	r0, [r5, #0]
 8011e0e:	e7f3      	b.n	8011df8 <HAL_TIM_OC_ConfigChannel+0x274>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 8011e10:	4815      	ldr	r0, [pc, #84]	; (8011e68 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8011e12:	f241 0113 	movw	r1, #4115	; 0x1013
 8011e16:	f7f3 fce5 	bl	80057e4 <assert_failed>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8011e1a:	6828      	ldr	r0, [r5, #0]
 8011e1c:	e7df      	b.n	8011dde <HAL_TIM_OC_ConfigChannel+0x25a>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 8011e1e:	f44f 617e 	mov.w	r1, #4064	; 0xfe0
 8011e22:	4811      	ldr	r0, [pc, #68]	; (8011e68 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8011e24:	f7f3 fcde 	bl	80057e4 <assert_failed>
 8011e28:	e6c1      	b.n	8011bae <HAL_TIM_OC_ConfigChannel+0x2a>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8011e2a:	480f      	ldr	r0, [pc, #60]	; (8011e68 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8011e2c:	f241 0109 	movw	r1, #4105	; 0x1009
 8011e30:	f7f3 fcd8 	bl	80057e4 <assert_failed>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8011e34:	6828      	ldr	r0, [r5, #0]
 8011e36:	e7c5      	b.n	8011dc4 <HAL_TIM_OC_ConfigChannel+0x240>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8011e38:	480b      	ldr	r0, [pc, #44]	; (8011e68 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8011e3a:	f640 71ff 	movw	r1, #4095	; 0xfff
 8011e3e:	f7f3 fcd1 	bl	80057e4 <assert_failed>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8011e42:	6828      	ldr	r0, [r5, #0]
 8011e44:	e798      	b.n	8011d78 <HAL_TIM_OC_ConfigChannel+0x1f4>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8011e46:	4808      	ldr	r0, [pc, #32]	; (8011e68 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8011e48:	f640 71f5 	movw	r1, #4085	; 0xff5
 8011e4c:	f7f3 fcca 	bl	80057e4 <assert_failed>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8011e50:	6828      	ldr	r0, [r5, #0]
 8011e52:	e76b      	b.n	8011d2c <HAL_TIM_OC_ConfigChannel+0x1a8>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8011e54:	4804      	ldr	r0, [pc, #16]	; (8011e68 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8011e56:	f640 71eb 	movw	r1, #4075	; 0xfeb
 8011e5a:	f7f3 fcc3 	bl	80057e4 <assert_failed>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8011e5e:	6828      	ldr	r0, [r5, #0]
 8011e60:	e72f      	b.n	8011cc2 <HAL_TIM_OC_ConfigChannel+0x13e>
 8011e62:	bf00      	nop
 8011e64:	00111111 	.word	0x00111111
 8011e68:	0802e494 	.word	0x0802e494
 8011e6c:	40010000 	.word	0x40010000
 8011e70:	40000400 	.word	0x40000400
 8011e74:	40002000 	.word	0x40002000
 8011e78:	40001800 	.word	0x40001800
 8011e7c:	40010400 	.word	0x40010400

08011e80 <HAL_TIM_PWM_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
 8011e80:	2a14      	cmp	r2, #20
{
 8011e82:	b570      	push	{r4, r5, r6, lr}
 8011e84:	4616      	mov	r6, r2
 8011e86:	4605      	mov	r5, r0
 8011e88:	460c      	mov	r4, r1
  assert_param(IS_TIM_CHANNELS(Channel));
 8011e8a:	d933      	bls.n	8011ef4 <HAL_TIM_PWM_ConfigChannel+0x74>
 8011e8c:	2a3c      	cmp	r2, #60	; 0x3c
 8011e8e:	d135      	bne.n	8011efc <HAL_TIM_PWM_ConfigChannel+0x7c>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8011e90:	6822      	ldr	r2, [r4, #0]
 8011e92:	4b90      	ldr	r3, [pc, #576]	; (80120d4 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8011e94:	4013      	ands	r3, r2
 8011e96:	2b60      	cmp	r3, #96	; 0x60
 8011e98:	d004      	beq.n	8011ea4 <HAL_TIM_PWM_ConfigChannel+0x24>
 8011e9a:	f022 0210 	bic.w	r2, r2, #16
 8011e9e:	4b8e      	ldr	r3, [pc, #568]	; (80120d8 <HAL_TIM_PWM_ConfigChannel+0x258>)
 8011ea0:	429a      	cmp	r2, r3
 8011ea2:	d147      	bne.n	8011f34 <HAL_TIM_PWM_ConfigChannel+0xb4>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8011ea4:	68a3      	ldr	r3, [r4, #8]
 8011ea6:	f033 0302 	bics.w	r3, r3, #2
 8011eaa:	d13d      	bne.n	8011f28 <HAL_TIM_PWM_ConfigChannel+0xa8>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8011eac:	6923      	ldr	r3, [r4, #16]
 8011eae:	f033 0304 	bics.w	r3, r3, #4
 8011eb2:	d12e      	bne.n	8011f12 <HAL_TIM_PWM_ConfigChannel+0x92>
  __HAL_LOCK(htim);
 8011eb4:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8011eb8:	2b01      	cmp	r3, #1
 8011eba:	d033      	beq.n	8011f24 <HAL_TIM_PWM_ConfigChannel+0xa4>
 8011ebc:	2301      	movs	r3, #1
 8011ebe:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  switch (Channel)
 8011ec2:	2e14      	cmp	r6, #20
 8011ec4:	d820      	bhi.n	8011f08 <HAL_TIM_PWM_ConfigChannel+0x88>
 8011ec6:	e8df f016 	tbh	[pc, r6, lsl #1]
 8011eca:	00a7      	.short	0x00a7
 8011ecc:	001f001f 	.word	0x001f001f
 8011ed0:	0115001f 	.word	0x0115001f
 8011ed4:	001f001f 	.word	0x001f001f
 8011ed8:	0157001f 	.word	0x0157001f
 8011edc:	001f001f 	.word	0x001f001f
 8011ee0:	0057001f 	.word	0x0057001f
 8011ee4:	001f001f 	.word	0x001f001f
 8011ee8:	008c001f 	.word	0x008c001f
 8011eec:	001f001f 	.word	0x001f001f
 8011ef0:	003b001f 	.word	0x003b001f
  assert_param(IS_TIM_CHANNELS(Channel));
 8011ef4:	4b79      	ldr	r3, [pc, #484]	; (80120dc <HAL_TIM_PWM_ConfigChannel+0x25c>)
 8011ef6:	40d3      	lsrs	r3, r2
 8011ef8:	07db      	lsls	r3, r3, #31
 8011efa:	d4c9      	bmi.n	8011e90 <HAL_TIM_PWM_ConfigChannel+0x10>
 8011efc:	f241 01a7 	movw	r1, #4263	; 0x10a7
 8011f00:	4877      	ldr	r0, [pc, #476]	; (80120e0 <HAL_TIM_PWM_ConfigChannel+0x260>)
 8011f02:	f7f3 fc6f 	bl	80057e4 <assert_failed>
 8011f06:	e7c3      	b.n	8011e90 <HAL_TIM_PWM_ConfigChannel+0x10>
  switch (Channel)
 8011f08:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8011f0a:	2300      	movs	r3, #0
 8011f0c:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 8011f10:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8011f12:	f241 01aa 	movw	r1, #4266	; 0x10aa
 8011f16:	4872      	ldr	r0, [pc, #456]	; (80120e0 <HAL_TIM_PWM_ConfigChannel+0x260>)
 8011f18:	f7f3 fc64 	bl	80057e4 <assert_failed>
  __HAL_LOCK(htim);
 8011f1c:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8011f20:	2b01      	cmp	r3, #1
 8011f22:	d1cb      	bne.n	8011ebc <HAL_TIM_PWM_ConfigChannel+0x3c>
 8011f24:	2002      	movs	r0, #2
}
 8011f26:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8011f28:	f241 01a9 	movw	r1, #4265	; 0x10a9
 8011f2c:	486c      	ldr	r0, [pc, #432]	; (80120e0 <HAL_TIM_PWM_ConfigChannel+0x260>)
 8011f2e:	f7f3 fc59 	bl	80057e4 <assert_failed>
 8011f32:	e7bb      	b.n	8011eac <HAL_TIM_PWM_ConfigChannel+0x2c>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8011f34:	f241 01a8 	movw	r1, #4264	; 0x10a8
 8011f38:	4869      	ldr	r0, [pc, #420]	; (80120e0 <HAL_TIM_PWM_ConfigChannel+0x260>)
 8011f3a:	f7f3 fc53 	bl	80057e4 <assert_failed>
 8011f3e:	e7b1      	b.n	8011ea4 <HAL_TIM_PWM_ConfigChannel+0x24>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 8011f40:	6828      	ldr	r0, [r5, #0]
 8011f42:	4b68      	ldr	r3, [pc, #416]	; (80120e4 <HAL_TIM_PWM_ConfigChannel+0x264>)
 8011f44:	4298      	cmp	r0, r3
 8011f46:	d004      	beq.n	8011f52 <HAL_TIM_PWM_ConfigChannel+0xd2>
 8011f48:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8011f4c:	4298      	cmp	r0, r3
 8011f4e:	f040 814d 	bne.w	80121ec <HAL_TIM_PWM_ConfigChannel+0x36c>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8011f52:	4621      	mov	r1, r4
 8011f54:	f7fe f83a 	bl	800ffcc <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8011f58:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8011f5a:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8011f5c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8011f5e:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8011f62:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8011f64:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8011f66:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8011f6a:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8011f6c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8011f6e:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  HAL_StatusTypeDef status = HAL_OK;
 8011f72:	2000      	movs	r0, #0
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8011f74:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8011f76:	e7c8      	b.n	8011f0a <HAL_TIM_PWM_ConfigChannel+0x8a>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8011f78:	6828      	ldr	r0, [r5, #0]
 8011f7a:	4b5a      	ldr	r3, [pc, #360]	; (80120e4 <HAL_TIM_PWM_ConfigChannel+0x264>)
 8011f7c:	4a5a      	ldr	r2, [pc, #360]	; (80120e8 <HAL_TIM_PWM_ConfigChannel+0x268>)
 8011f7e:	4298      	cmp	r0, r3
 8011f80:	bf18      	it	ne
 8011f82:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8011f86:	bf14      	ite	ne
 8011f88:	2301      	movne	r3, #1
 8011f8a:	2300      	moveq	r3, #0
 8011f8c:	4290      	cmp	r0, r2
 8011f8e:	bf0c      	ite	eq
 8011f90:	2300      	moveq	r3, #0
 8011f92:	f003 0301 	andne.w	r3, r3, #1
 8011f96:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011f9a:	4290      	cmp	r0, r2
 8011f9c:	bf0c      	ite	eq
 8011f9e:	2300      	moveq	r3, #0
 8011fa0:	f003 0301 	andne.w	r3, r3, #1
 8011fa4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011fa8:	4290      	cmp	r0, r2
 8011faa:	bf0c      	ite	eq
 8011fac:	2300      	moveq	r3, #0
 8011fae:	f003 0301 	andne.w	r3, r3, #1
 8011fb2:	b11b      	cbz	r3, 8011fbc <HAL_TIM_PWM_ConfigChannel+0x13c>
 8011fb4:	4b4d      	ldr	r3, [pc, #308]	; (80120ec <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8011fb6:	4298      	cmp	r0, r3
 8011fb8:	f040 811f 	bne.w	80121fa <HAL_TIM_PWM_ConfigChannel+0x37a>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8011fbc:	4621      	mov	r1, r4
 8011fbe:	f7fe f8f3 	bl	80101a8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8011fc2:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8011fc4:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8011fc6:	69d9      	ldr	r1, [r3, #28]
 8011fc8:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8011fcc:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8011fce:	69d9      	ldr	r1, [r3, #28]
 8011fd0:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8011fd4:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8011fd6:	69da      	ldr	r2, [r3, #28]
 8011fd8:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  HAL_StatusTypeDef status = HAL_OK;
 8011fdc:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8011fde:	61da      	str	r2, [r3, #28]
      break;
 8011fe0:	e793      	b.n	8011f0a <HAL_TIM_PWM_ConfigChannel+0x8a>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 8011fe2:	6828      	ldr	r0, [r5, #0]
 8011fe4:	4b3f      	ldr	r3, [pc, #252]	; (80120e4 <HAL_TIM_PWM_ConfigChannel+0x264>)
 8011fe6:	4298      	cmp	r0, r3
 8011fe8:	d004      	beq.n	8011ff4 <HAL_TIM_PWM_ConfigChannel+0x174>
 8011fea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8011fee:	4298      	cmp	r0, r3
 8011ff0:	f040 80f5 	bne.w	80121de <HAL_TIM_PWM_ConfigChannel+0x35e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8011ff4:	4621      	mov	r1, r4
 8011ff6:	f7fd ffbf 	bl	800ff78 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8011ffa:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8011ffc:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8011ffe:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8012000:	f041 0108 	orr.w	r1, r1, #8
 8012004:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8012006:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8012008:	f021 0104 	bic.w	r1, r1, #4
 801200c:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 801200e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8012010:	4302      	orrs	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
 8012012:	2000      	movs	r0, #0
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8012014:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8012016:	e778      	b.n	8011f0a <HAL_TIM_PWM_ConfigChannel+0x8a>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8012018:	6828      	ldr	r0, [r5, #0]
 801201a:	4b32      	ldr	r3, [pc, #200]	; (80120e4 <HAL_TIM_PWM_ConfigChannel+0x264>)
 801201c:	4a32      	ldr	r2, [pc, #200]	; (80120e8 <HAL_TIM_PWM_ConfigChannel+0x268>)
 801201e:	4298      	cmp	r0, r3
 8012020:	bf18      	it	ne
 8012022:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8012026:	bf14      	ite	ne
 8012028:	2301      	movne	r3, #1
 801202a:	2300      	moveq	r3, #0
 801202c:	4290      	cmp	r0, r2
 801202e:	bf0c      	ite	eq
 8012030:	2300      	moveq	r3, #0
 8012032:	f003 0301 	andne.w	r3, r3, #1
 8012036:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801203a:	4290      	cmp	r0, r2
 801203c:	bf0c      	ite	eq
 801203e:	2300      	moveq	r3, #0
 8012040:	f003 0301 	andne.w	r3, r3, #1
 8012044:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8012048:	4290      	cmp	r0, r2
 801204a:	bf0c      	ite	eq
 801204c:	2300      	moveq	r3, #0
 801204e:	f003 0301 	andne.w	r3, r3, #1
 8012052:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8012056:	4290      	cmp	r0, r2
 8012058:	bf0c      	ite	eq
 801205a:	2300      	moveq	r3, #0
 801205c:	f003 0301 	andne.w	r3, r3, #1
 8012060:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8012064:	4290      	cmp	r0, r2
 8012066:	bf0c      	ite	eq
 8012068:	2300      	moveq	r3, #0
 801206a:	f003 0301 	andne.w	r3, r3, #1
 801206e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8012072:	4290      	cmp	r0, r2
 8012074:	bf0c      	ite	eq
 8012076:	2300      	moveq	r3, #0
 8012078:	f003 0301 	andne.w	r3, r3, #1
 801207c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8012080:	4290      	cmp	r0, r2
 8012082:	bf0c      	ite	eq
 8012084:	2300      	moveq	r3, #0
 8012086:	f003 0301 	andne.w	r3, r3, #1
 801208a:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 801208e:	4290      	cmp	r0, r2
 8012090:	bf0c      	ite	eq
 8012092:	2300      	moveq	r3, #0
 8012094:	f003 0301 	andne.w	r3, r3, #1
 8012098:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801209c:	4290      	cmp	r0, r2
 801209e:	bf0c      	ite	eq
 80120a0:	2300      	moveq	r3, #0
 80120a2:	f003 0301 	andne.w	r3, r3, #1
 80120a6:	b11b      	cbz	r3, 80120b0 <HAL_TIM_PWM_ConfigChannel+0x230>
 80120a8:	4b11      	ldr	r3, [pc, #68]	; (80120f0 <HAL_TIM_PWM_ConfigChannel+0x270>)
 80120aa:	4298      	cmp	r0, r3
 80120ac:	f040 80ba 	bne.w	8012224 <HAL_TIM_PWM_ConfigChannel+0x3a4>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80120b0:	4621      	mov	r1, r4
 80120b2:	f7fd ffb5 	bl	8010020 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80120b6:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80120b8:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80120ba:	6999      	ldr	r1, [r3, #24]
 80120bc:	f041 0108 	orr.w	r1, r1, #8
 80120c0:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80120c2:	6999      	ldr	r1, [r3, #24]
 80120c4:	f021 0104 	bic.w	r1, r1, #4
 80120c8:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80120ca:	699a      	ldr	r2, [r3, #24]
 80120cc:	4302      	orrs	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
 80120ce:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80120d0:	619a      	str	r2, [r3, #24]
      break;
 80120d2:	e71a      	b.n	8011f0a <HAL_TIM_PWM_ConfigChannel+0x8a>
 80120d4:	fffeffef 	.word	0xfffeffef
 80120d8:	00010040 	.word	0x00010040
 80120dc:	00111111 	.word	0x00111111
 80120e0:	0802e494 	.word	0x0802e494
 80120e4:	40010000 	.word	0x40010000
 80120e8:	40000400 	.word	0x40000400
 80120ec:	40010400 	.word	0x40010400
 80120f0:	40002000 	.word	0x40002000
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 80120f4:	6828      	ldr	r0, [r5, #0]
 80120f6:	4b4f      	ldr	r3, [pc, #316]	; (8012234 <HAL_TIM_PWM_ConfigChannel+0x3b4>)
 80120f8:	4a4f      	ldr	r2, [pc, #316]	; (8012238 <HAL_TIM_PWM_ConfigChannel+0x3b8>)
 80120fa:	4298      	cmp	r0, r3
 80120fc:	bf18      	it	ne
 80120fe:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8012102:	bf14      	ite	ne
 8012104:	2301      	movne	r3, #1
 8012106:	2300      	moveq	r3, #0
 8012108:	4290      	cmp	r0, r2
 801210a:	bf0c      	ite	eq
 801210c:	2300      	moveq	r3, #0
 801210e:	f003 0301 	andne.w	r3, r3, #1
 8012112:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8012116:	4290      	cmp	r0, r2
 8012118:	bf0c      	ite	eq
 801211a:	2300      	moveq	r3, #0
 801211c:	f003 0301 	andne.w	r3, r3, #1
 8012120:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8012124:	4290      	cmp	r0, r2
 8012126:	bf0c      	ite	eq
 8012128:	2300      	moveq	r3, #0
 801212a:	f003 0301 	andne.w	r3, r3, #1
 801212e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8012132:	4290      	cmp	r0, r2
 8012134:	bf0c      	ite	eq
 8012136:	2300      	moveq	r3, #0
 8012138:	f003 0301 	andne.w	r3, r3, #1
 801213c:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8012140:	4290      	cmp	r0, r2
 8012142:	bf0c      	ite	eq
 8012144:	2300      	moveq	r3, #0
 8012146:	f003 0301 	andne.w	r3, r3, #1
 801214a:	b113      	cbz	r3, 8012152 <HAL_TIM_PWM_ConfigChannel+0x2d2>
 801214c:	4b3b      	ldr	r3, [pc, #236]	; (801223c <HAL_TIM_PWM_ConfigChannel+0x3bc>)
 801214e:	4298      	cmp	r0, r3
 8012150:	d161      	bne.n	8012216 <HAL_TIM_PWM_ConfigChannel+0x396>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8012152:	4621      	mov	r1, r4
 8012154:	f7ff fcb2 	bl	8011abc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8012158:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 801215a:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 801215c:	6999      	ldr	r1, [r3, #24]
 801215e:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8012162:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8012164:	6999      	ldr	r1, [r3, #24]
 8012166:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 801216a:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 801216c:	699a      	ldr	r2, [r3, #24]
 801216e:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  HAL_StatusTypeDef status = HAL_OK;
 8012172:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8012174:	619a      	str	r2, [r3, #24]
      break;
 8012176:	e6c8      	b.n	8011f0a <HAL_TIM_PWM_ConfigChannel+0x8a>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8012178:	6828      	ldr	r0, [r5, #0]
 801217a:	4b2e      	ldr	r3, [pc, #184]	; (8012234 <HAL_TIM_PWM_ConfigChannel+0x3b4>)
 801217c:	4a2e      	ldr	r2, [pc, #184]	; (8012238 <HAL_TIM_PWM_ConfigChannel+0x3b8>)
 801217e:	4298      	cmp	r0, r3
 8012180:	bf18      	it	ne
 8012182:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8012186:	bf14      	ite	ne
 8012188:	2301      	movne	r3, #1
 801218a:	2300      	moveq	r3, #0
 801218c:	4290      	cmp	r0, r2
 801218e:	bf0c      	ite	eq
 8012190:	2300      	moveq	r3, #0
 8012192:	f003 0301 	andne.w	r3, r3, #1
 8012196:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801219a:	4290      	cmp	r0, r2
 801219c:	bf0c      	ite	eq
 801219e:	2300      	moveq	r3, #0
 80121a0:	f003 0301 	andne.w	r3, r3, #1
 80121a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80121a8:	4290      	cmp	r0, r2
 80121aa:	bf0c      	ite	eq
 80121ac:	2300      	moveq	r3, #0
 80121ae:	f003 0301 	andne.w	r3, r3, #1
 80121b2:	b113      	cbz	r3, 80121ba <HAL_TIM_PWM_ConfigChannel+0x33a>
 80121b4:	4b22      	ldr	r3, [pc, #136]	; (8012240 <HAL_TIM_PWM_ConfigChannel+0x3c0>)
 80121b6:	4298      	cmp	r0, r3
 80121b8:	d126      	bne.n	8012208 <HAL_TIM_PWM_ConfigChannel+0x388>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80121ba:	4621      	mov	r1, r4
 80121bc:	f7fd ff90 	bl	80100e0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80121c0:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80121c2:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80121c4:	69d9      	ldr	r1, [r3, #28]
 80121c6:	f041 0108 	orr.w	r1, r1, #8
 80121ca:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80121cc:	69d9      	ldr	r1, [r3, #28]
 80121ce:	f021 0104 	bic.w	r1, r1, #4
 80121d2:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80121d4:	69da      	ldr	r2, [r3, #28]
 80121d6:	4302      	orrs	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
 80121d8:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80121da:	61da      	str	r2, [r3, #28]
      break;
 80121dc:	e695      	b.n	8011f0a <HAL_TIM_PWM_ConfigChannel+0x8a>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 80121de:	4819      	ldr	r0, [pc, #100]	; (8012244 <HAL_TIM_PWM_ConfigChannel+0x3c4>)
 80121e0:	f241 01f8 	movw	r1, #4344	; 0x10f8
 80121e4:	f7f3 fafe 	bl	80057e4 <assert_failed>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80121e8:	6828      	ldr	r0, [r5, #0]
 80121ea:	e703      	b.n	8011ff4 <HAL_TIM_PWM_ConfigChannel+0x174>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 80121ec:	4815      	ldr	r0, [pc, #84]	; (8012244 <HAL_TIM_PWM_ConfigChannel+0x3c4>)
 80121ee:	f241 1109 	movw	r1, #4361	; 0x1109
 80121f2:	f7f3 faf7 	bl	80057e4 <assert_failed>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80121f6:	6828      	ldr	r0, [r5, #0]
 80121f8:	e6ab      	b.n	8011f52 <HAL_TIM_PWM_ConfigChannel+0xd2>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 80121fa:	4812      	ldr	r0, [pc, #72]	; (8012244 <HAL_TIM_PWM_ConfigChannel+0x3c4>)
 80121fc:	f241 01e7 	movw	r1, #4327	; 0x10e7
 8012200:	f7f3 faf0 	bl	80057e4 <assert_failed>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8012204:	6828      	ldr	r0, [r5, #0]
 8012206:	e6d9      	b.n	8011fbc <HAL_TIM_PWM_ConfigChannel+0x13c>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8012208:	480e      	ldr	r0, [pc, #56]	; (8012244 <HAL_TIM_PWM_ConfigChannel+0x3c4>)
 801220a:	f241 01d6 	movw	r1, #4310	; 0x10d6
 801220e:	f7f3 fae9 	bl	80057e4 <assert_failed>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8012212:	6828      	ldr	r0, [r5, #0]
 8012214:	e7d1      	b.n	80121ba <HAL_TIM_PWM_ConfigChannel+0x33a>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8012216:	480b      	ldr	r0, [pc, #44]	; (8012244 <HAL_TIM_PWM_ConfigChannel+0x3c4>)
 8012218:	f241 01c5 	movw	r1, #4293	; 0x10c5
 801221c:	f7f3 fae2 	bl	80057e4 <assert_failed>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8012220:	6828      	ldr	r0, [r5, #0]
 8012222:	e796      	b.n	8012152 <HAL_TIM_PWM_ConfigChannel+0x2d2>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8012224:	4807      	ldr	r0, [pc, #28]	; (8012244 <HAL_TIM_PWM_ConfigChannel+0x3c4>)
 8012226:	f241 01b4 	movw	r1, #4276	; 0x10b4
 801222a:	f7f3 fadb 	bl	80057e4 <assert_failed>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 801222e:	6828      	ldr	r0, [r5, #0]
 8012230:	e73e      	b.n	80120b0 <HAL_TIM_PWM_ConfigChannel+0x230>
 8012232:	bf00      	nop
 8012234:	40010000 	.word	0x40010000
 8012238:	40000400 	.word	0x40000400
 801223c:	40001800 	.word	0x40001800
 8012240:	40010400 	.word	0x40010400
 8012244:	0802e494 	.word	0x0802e494

08012248 <TIM_TI1_SetConfig>:
{
 8012248:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801224a:	6a04      	ldr	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 801224c:	4e1b      	ldr	r6, [pc, #108]	; (80122bc <TIM_TI1_SetConfig+0x74>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801224e:	f024 0401 	bic.w	r4, r4, #1
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8012252:	42b0      	cmp	r0, r6
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012254:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012256:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8012258:	6a05      	ldr	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 801225a:	d01d      	beq.n	8012298 <TIM_TI1_SetConfig+0x50>
 801225c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8012260:	d01a      	beq.n	8012298 <TIM_TI1_SetConfig+0x50>
 8012262:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 8012266:	42b0      	cmp	r0, r6
 8012268:	d016      	beq.n	8012298 <TIM_TI1_SetConfig+0x50>
 801226a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 801226e:	42b0      	cmp	r0, r6
 8012270:	d012      	beq.n	8012298 <TIM_TI1_SetConfig+0x50>
 8012272:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8012276:	42b0      	cmp	r0, r6
 8012278:	d00e      	beq.n	8012298 <TIM_TI1_SetConfig+0x50>
 801227a:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 801227e:	42b0      	cmp	r0, r6
 8012280:	d00a      	beq.n	8012298 <TIM_TI1_SetConfig+0x50>
 8012282:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 8012286:	42b0      	cmp	r0, r6
 8012288:	d006      	beq.n	8012298 <TIM_TI1_SetConfig+0x50>
 801228a:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 801228e:	42b0      	cmp	r0, r6
 8012290:	d002      	beq.n	8012298 <TIM_TI1_SetConfig+0x50>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8012292:	f044 0201 	orr.w	r2, r4, #1
 8012296:	e002      	b.n	801229e <TIM_TI1_SetConfig+0x56>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8012298:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 801229c:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 801229e:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80122a0:	f025 040a 	bic.w	r4, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80122a4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80122a8:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80122ac:	b2db      	uxtb	r3, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80122ae:	4321      	orrs	r1, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80122b0:	4313      	orrs	r3, r2
}
 80122b2:	bc70      	pop	{r4, r5, r6}
  TIMx->CCMR1 = tmpccmr1;
 80122b4:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80122b6:	6201      	str	r1, [r0, #32]
}
 80122b8:	4770      	bx	lr
 80122ba:	bf00      	nop
 80122bc:	40010000 	.word	0x40010000

080122c0 <HAL_TIM_IC_ConfigChannel>:
{
 80122c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 80122c2:	4ba8      	ldr	r3, [pc, #672]	; (8012564 <HAL_TIM_IC_ConfigChannel+0x2a4>)
{
 80122c4:	460c      	mov	r4, r1
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 80122c6:	6801      	ldr	r1, [r0, #0]
{
 80122c8:	4616      	mov	r6, r2
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 80122ca:	4fa7      	ldr	r7, [pc, #668]	; (8012568 <HAL_TIM_IC_ConfigChannel+0x2a8>)
{
 80122cc:	4605      	mov	r5, r0
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 80122ce:	4299      	cmp	r1, r3
 80122d0:	bf18      	it	ne
 80122d2:	f1b1 4f80 	cmpne.w	r1, #1073741824	; 0x40000000
 80122d6:	4aa5      	ldr	r2, [pc, #660]	; (801256c <HAL_TIM_IC_ConfigChannel+0x2ac>)
 80122d8:	bf14      	ite	ne
 80122da:	2301      	movne	r3, #1
 80122dc:	2300      	moveq	r3, #0
 80122de:	42b9      	cmp	r1, r7
 80122e0:	bf0c      	ite	eq
 80122e2:	2300      	moveq	r3, #0
 80122e4:	f003 0301 	andne.w	r3, r3, #1
 80122e8:	4291      	cmp	r1, r2
 80122ea:	bf0c      	ite	eq
 80122ec:	2300      	moveq	r3, #0
 80122ee:	f003 0301 	andne.w	r3, r3, #1
 80122f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80122f6:	4291      	cmp	r1, r2
 80122f8:	bf0c      	ite	eq
 80122fa:	2300      	moveq	r3, #0
 80122fc:	f003 0301 	andne.w	r3, r3, #1
 8012300:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8012304:	4291      	cmp	r1, r2
 8012306:	bf0c      	ite	eq
 8012308:	2300      	moveq	r3, #0
 801230a:	f003 0301 	andne.w	r3, r3, #1
 801230e:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8012312:	4291      	cmp	r1, r2
 8012314:	bf0c      	ite	eq
 8012316:	2300      	moveq	r3, #0
 8012318:	f003 0301 	andne.w	r3, r3, #1
 801231c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8012320:	4291      	cmp	r1, r2
 8012322:	bf0c      	ite	eq
 8012324:	2300      	moveq	r3, #0
 8012326:	f003 0301 	andne.w	r3, r3, #1
 801232a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801232e:	4291      	cmp	r1, r2
 8012330:	bf0c      	ite	eq
 8012332:	2300      	moveq	r3, #0
 8012334:	f003 0301 	andne.w	r3, r3, #1
 8012338:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 801233c:	4291      	cmp	r1, r2
 801233e:	bf0c      	ite	eq
 8012340:	2300      	moveq	r3, #0
 8012342:	f003 0301 	andne.w	r3, r3, #1
 8012346:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801234a:	4291      	cmp	r1, r2
 801234c:	bf0c      	ite	eq
 801234e:	2300      	moveq	r3, #0
 8012350:	f003 0301 	andne.w	r3, r3, #1
 8012354:	b11b      	cbz	r3, 801235e <HAL_TIM_IC_ConfigChannel+0x9e>
 8012356:	4b86      	ldr	r3, [pc, #536]	; (8012570 <HAL_TIM_IC_ConfigChannel+0x2b0>)
 8012358:	4299      	cmp	r1, r3
 801235a:	f040 8158 	bne.w	801260e <HAL_TIM_IC_ConfigChannel+0x34e>
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 801235e:	6823      	ldr	r3, [r4, #0]
 8012360:	f033 0202 	bics.w	r2, r3, #2
 8012364:	d001      	beq.n	801236a <HAL_TIM_IC_ConfigChannel+0xaa>
 8012366:	2b0a      	cmp	r3, #10
 8012368:	d11e      	bne.n	80123a8 <HAL_TIM_IC_ConfigChannel+0xe8>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 801236a:	6863      	ldr	r3, [r4, #4]
 801236c:	3b01      	subs	r3, #1
 801236e:	2b02      	cmp	r3, #2
 8012370:	d823      	bhi.n	80123ba <HAL_TIM_IC_ConfigChannel+0xfa>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 8012372:	68a3      	ldr	r3, [r4, #8]
 8012374:	f033 030c 	bics.w	r3, r3, #12
 8012378:	d128      	bne.n	80123cc <HAL_TIM_IC_ConfigChannel+0x10c>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 801237a:	68e3      	ldr	r3, [r4, #12]
 801237c:	2b0f      	cmp	r3, #15
 801237e:	d82d      	bhi.n	80123dc <HAL_TIM_IC_ConfigChannel+0x11c>
  __HAL_LOCK(htim);
 8012380:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8012384:	2b01      	cmp	r3, #1
 8012386:	d032      	beq.n	80123ee <HAL_TIM_IC_ConfigChannel+0x12e>
 8012388:	2001      	movs	r0, #1
 801238a:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 801238e:	b386      	cbz	r6, 80123f2 <HAL_TIM_IC_ConfigChannel+0x132>
  else if (Channel == TIM_CHANNEL_2)
 8012390:	2e04      	cmp	r6, #4
 8012392:	d042      	beq.n	801241a <HAL_TIM_IC_ConfigChannel+0x15a>
  else if (Channel == TIM_CHANNEL_3)
 8012394:	2e08      	cmp	r6, #8
 8012396:	f000 80f3 	beq.w	8012580 <HAL_TIM_IC_ConfigChannel+0x2c0>
  else if (Channel == TIM_CHANNEL_4)
 801239a:	2e0c      	cmp	r6, #12
 801239c:	f000 8095 	beq.w	80124ca <HAL_TIM_IC_ConfigChannel+0x20a>
  __HAL_UNLOCK(htim);
 80123a0:	2300      	movs	r3, #0
 80123a2:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 80123a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 80123a8:	f241 0141 	movw	r1, #4161	; 0x1041
 80123ac:	4871      	ldr	r0, [pc, #452]	; (8012574 <HAL_TIM_IC_ConfigChannel+0x2b4>)
 80123ae:	f7f3 fa19 	bl	80057e4 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 80123b2:	6863      	ldr	r3, [r4, #4]
 80123b4:	3b01      	subs	r3, #1
 80123b6:	2b02      	cmp	r3, #2
 80123b8:	d9db      	bls.n	8012372 <HAL_TIM_IC_ConfigChannel+0xb2>
 80123ba:	f241 0142 	movw	r1, #4162	; 0x1042
 80123be:	486d      	ldr	r0, [pc, #436]	; (8012574 <HAL_TIM_IC_ConfigChannel+0x2b4>)
 80123c0:	f7f3 fa10 	bl	80057e4 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 80123c4:	68a3      	ldr	r3, [r4, #8]
 80123c6:	f033 030c 	bics.w	r3, r3, #12
 80123ca:	d0d6      	beq.n	801237a <HAL_TIM_IC_ConfigChannel+0xba>
 80123cc:	f241 0143 	movw	r1, #4163	; 0x1043
 80123d0:	4868      	ldr	r0, [pc, #416]	; (8012574 <HAL_TIM_IC_ConfigChannel+0x2b4>)
 80123d2:	f7f3 fa07 	bl	80057e4 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 80123d6:	68e3      	ldr	r3, [r4, #12]
 80123d8:	2b0f      	cmp	r3, #15
 80123da:	d9d1      	bls.n	8012380 <HAL_TIM_IC_ConfigChannel+0xc0>
 80123dc:	f241 0144 	movw	r1, #4164	; 0x1044
 80123e0:	4864      	ldr	r0, [pc, #400]	; (8012574 <HAL_TIM_IC_ConfigChannel+0x2b4>)
 80123e2:	f7f3 f9ff 	bl	80057e4 <assert_failed>
  __HAL_LOCK(htim);
 80123e6:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 80123ea:	2b01      	cmp	r3, #1
 80123ec:	d1cc      	bne.n	8012388 <HAL_TIM_IC_ConfigChannel+0xc8>
 80123ee:	2002      	movs	r0, #2
}
 80123f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TIM_TI1_SetConfig(htim->Instance,
 80123f2:	e9d4 1200 	ldrd	r1, r2, [r4]
 80123f6:	68e3      	ldr	r3, [r4, #12]
 80123f8:	6828      	ldr	r0, [r5, #0]
 80123fa:	f7ff ff25 	bl	8012248 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80123fe:	682b      	ldr	r3, [r5, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8012400:	68a4      	ldr	r4, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8012402:	4630      	mov	r0, r6
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8012404:	6999      	ldr	r1, [r3, #24]
 8012406:	f021 010c 	bic.w	r1, r1, #12
 801240a:	6199      	str	r1, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 801240c:	699a      	ldr	r2, [r3, #24]
 801240e:	4322      	orrs	r2, r4
 8012410:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8012412:	2300      	movs	r3, #0
 8012414:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  return status;
 8012418:	e7c5      	b.n	80123a6 <HAL_TIM_IC_ConfigChannel+0xe6>
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 801241a:	682a      	ldr	r2, [r5, #0]
 801241c:	4b51      	ldr	r3, [pc, #324]	; (8012564 <HAL_TIM_IC_ConfigChannel+0x2a4>)
 801241e:	4952      	ldr	r1, [pc, #328]	; (8012568 <HAL_TIM_IC_ConfigChannel+0x2a8>)
 8012420:	429a      	cmp	r2, r3
 8012422:	bf18      	it	ne
 8012424:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8012428:	bf14      	ite	ne
 801242a:	2301      	movne	r3, #1
 801242c:	2300      	moveq	r3, #0
 801242e:	428a      	cmp	r2, r1
 8012430:	bf0c      	ite	eq
 8012432:	2300      	moveq	r3, #0
 8012434:	f003 0301 	andne.w	r3, r3, #1
 8012438:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 801243c:	428a      	cmp	r2, r1
 801243e:	bf0c      	ite	eq
 8012440:	2300      	moveq	r3, #0
 8012442:	f003 0301 	andne.w	r3, r3, #1
 8012446:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 801244a:	428a      	cmp	r2, r1
 801244c:	bf0c      	ite	eq
 801244e:	2300      	moveq	r3, #0
 8012450:	f003 0301 	andne.w	r3, r3, #1
 8012454:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 8012458:	428a      	cmp	r2, r1
 801245a:	bf0c      	ite	eq
 801245c:	2300      	moveq	r3, #0
 801245e:	f003 0301 	andne.w	r3, r3, #1
 8012462:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 8012466:	428a      	cmp	r2, r1
 8012468:	bf0c      	ite	eq
 801246a:	2300      	moveq	r3, #0
 801246c:	f003 0301 	andne.w	r3, r3, #1
 8012470:	b11b      	cbz	r3, 801247a <HAL_TIM_IC_ConfigChannel+0x1ba>
 8012472:	4b41      	ldr	r3, [pc, #260]	; (8012578 <HAL_TIM_IC_ConfigChannel+0x2b8>)
 8012474:	429a      	cmp	r2, r3
 8012476:	f040 80d7 	bne.w	8012628 <HAL_TIM_IC_ConfigChannel+0x368>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801247a:	6a16      	ldr	r6, [r2, #32]
    TIM_TI2_SetConfig(htim->Instance,
 801247c:	68e3      	ldr	r3, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801247e:	f026 0610 	bic.w	r6, r6, #16
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8012482:	031b      	lsls	r3, r3, #12
    TIM_TI2_SetConfig(htim->Instance,
 8012484:	e9d4 0700 	ldrd	r0, r7, [r4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012488:	6216      	str	r6, [r2, #32]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 801248a:	b29b      	uxth	r3, r3
  tmpccmr1 = TIMx->CCMR1;
 801248c:	6991      	ldr	r1, [r2, #24]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 801248e:	0100      	lsls	r0, r0, #4
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8012490:	68a4      	ldr	r4, [r4, #8]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8012492:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8012496:	f000 00a0 	and.w	r0, r0, #160	; 0xa0
  tmpccmr1 |= (TIM_ICSelection << 8U);
 801249a:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801249e:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80124a2:	430b      	orrs	r3, r1
  tmpccer = TIMx->CCER;
 80124a4:	6a11      	ldr	r1, [r2, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 80124a6:	6193      	str	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80124a8:	f021 03a0 	bic.w	r3, r1, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80124ac:	4303      	orrs	r3, r0
  HAL_StatusTypeDef status = HAL_OK;
 80124ae:	2000      	movs	r0, #0
  TIMx->CCER = tmpccer;
 80124b0:	6213      	str	r3, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80124b2:	6991      	ldr	r1, [r2, #24]
 80124b4:	f421 6140 	bic.w	r1, r1, #3072	; 0xc00
 80124b8:	6191      	str	r1, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80124ba:	6993      	ldr	r3, [r2, #24]
 80124bc:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 80124c0:	6193      	str	r3, [r2, #24]
  __HAL_UNLOCK(htim);
 80124c2:	2300      	movs	r3, #0
 80124c4:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  return status;
 80124c8:	e76d      	b.n	80123a6 <HAL_TIM_IC_ConfigChannel+0xe6>
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 80124ca:	682b      	ldr	r3, [r5, #0]
 80124cc:	4a25      	ldr	r2, [pc, #148]	; (8012564 <HAL_TIM_IC_ConfigChannel+0x2a4>)
 80124ce:	4926      	ldr	r1, [pc, #152]	; (8012568 <HAL_TIM_IC_ConfigChannel+0x2a8>)
 80124d0:	4293      	cmp	r3, r2
 80124d2:	bf18      	it	ne
 80124d4:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 80124d8:	bf14      	ite	ne
 80124da:	2201      	movne	r2, #1
 80124dc:	2200      	moveq	r2, #0
 80124de:	428b      	cmp	r3, r1
 80124e0:	bf0c      	ite	eq
 80124e2:	2200      	moveq	r2, #0
 80124e4:	f002 0201 	andne.w	r2, r2, #1
 80124e8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80124ec:	428b      	cmp	r3, r1
 80124ee:	bf0c      	ite	eq
 80124f0:	2200      	moveq	r2, #0
 80124f2:	f002 0201 	andne.w	r2, r2, #1
 80124f6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80124fa:	428b      	cmp	r3, r1
 80124fc:	bf0c      	ite	eq
 80124fe:	2200      	moveq	r2, #0
 8012500:	f002 0201 	andne.w	r2, r2, #1
 8012504:	b142      	cbz	r2, 8012518 <HAL_TIM_IC_ConfigChannel+0x258>
 8012506:	4a1d      	ldr	r2, [pc, #116]	; (801257c <HAL_TIM_IC_ConfigChannel+0x2bc>)
 8012508:	4293      	cmp	r3, r2
 801250a:	d005      	beq.n	8012518 <HAL_TIM_IC_ConfigChannel+0x258>
 801250c:	f241 017a 	movw	r1, #4218	; 0x107a
 8012510:	4818      	ldr	r0, [pc, #96]	; (8012574 <HAL_TIM_IC_ConfigChannel+0x2b4>)
 8012512:	f7f3 f967 	bl	80057e4 <assert_failed>
    TIM_TI4_SetConfig(htim->Instance,
 8012516:	682b      	ldr	r3, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8012518:	6a1e      	ldr	r6, [r3, #32]
    TIM_TI4_SetConfig(htim->Instance,
 801251a:	68e2      	ldr	r2, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 801251c:	f426 5680 	bic.w	r6, r6, #4096	; 0x1000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8012520:	0312      	lsls	r2, r2, #12
    TIM_TI4_SetConfig(htim->Instance,
 8012522:	e9d4 0700 	ldrd	r0, r7, [r4]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8012526:	621e      	str	r6, [r3, #32]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8012528:	b292      	uxth	r2, r2
  tmpccmr2 = TIMx->CCMR2;
 801252a:	69d9      	ldr	r1, [r3, #28]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 801252c:	0300      	lsls	r0, r0, #12
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 801252e:	68a4      	ldr	r4, [r4, #8]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8012530:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8012534:	f400 4020 	and.w	r0, r0, #40960	; 0xa000
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8012538:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 801253c:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8012540:	430a      	orrs	r2, r1
  tmpccer = TIMx->CCER;
 8012542:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCMR2 = tmpccmr2;
 8012544:	61da      	str	r2, [r3, #28]
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8012546:	f421 4220 	bic.w	r2, r1, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 801254a:	4302      	orrs	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
 801254c:	2000      	movs	r0, #0
  TIMx->CCER = tmpccer ;
 801254e:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8012550:	69d9      	ldr	r1, [r3, #28]
 8012552:	f421 6140 	bic.w	r1, r1, #3072	; 0xc00
 8012556:	61d9      	str	r1, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8012558:	69da      	ldr	r2, [r3, #28]
 801255a:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 801255e:	61da      	str	r2, [r3, #28]
 8012560:	e71e      	b.n	80123a0 <HAL_TIM_IC_ConfigChannel+0xe0>
 8012562:	bf00      	nop
 8012564:	40010000 	.word	0x40010000
 8012568:	40000400 	.word	0x40000400
 801256c:	40000800 	.word	0x40000800
 8012570:	40002000 	.word	0x40002000
 8012574:	0802e494 	.word	0x0802e494
 8012578:	40001800 	.word	0x40001800
 801257c:	40010400 	.word	0x40010400
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8012580:	682b      	ldr	r3, [r5, #0]
 8012582:	4a2d      	ldr	r2, [pc, #180]	; (8012638 <HAL_TIM_IC_ConfigChannel+0x378>)
 8012584:	492d      	ldr	r1, [pc, #180]	; (801263c <HAL_TIM_IC_ConfigChannel+0x37c>)
 8012586:	4293      	cmp	r3, r2
 8012588:	bf18      	it	ne
 801258a:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 801258e:	bf14      	ite	ne
 8012590:	2201      	movne	r2, #1
 8012592:	2200      	moveq	r2, #0
 8012594:	428b      	cmp	r3, r1
 8012596:	bf0c      	ite	eq
 8012598:	2200      	moveq	r2, #0
 801259a:	f002 0201 	andne.w	r2, r2, #1
 801259e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80125a2:	428b      	cmp	r3, r1
 80125a4:	bf0c      	ite	eq
 80125a6:	2200      	moveq	r2, #0
 80125a8:	f002 0201 	andne.w	r2, r2, #1
 80125ac:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80125b0:	428b      	cmp	r3, r1
 80125b2:	bf0c      	ite	eq
 80125b4:	2200      	moveq	r2, #0
 80125b6:	f002 0201 	andne.w	r2, r2, #1
 80125ba:	b112      	cbz	r2, 80125c2 <HAL_TIM_IC_ConfigChannel+0x302>
 80125bc:	4a20      	ldr	r2, [pc, #128]	; (8012640 <HAL_TIM_IC_ConfigChannel+0x380>)
 80125be:	4293      	cmp	r3, r2
 80125c0:	d12b      	bne.n	801261a <HAL_TIM_IC_ConfigChannel+0x35a>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80125c2:	6a1e      	ldr	r6, [r3, #32]
    TIM_TI3_SetConfig(htim->Instance,
 80125c4:	68e2      	ldr	r2, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80125c6:	f426 7680 	bic.w	r6, r6, #256	; 0x100
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80125ca:	0112      	lsls	r2, r2, #4
    TIM_TI3_SetConfig(htim->Instance,
 80125cc:	e9d4 0100 	ldrd	r0, r1, [r4]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80125d0:	621e      	str	r6, [r3, #32]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80125d2:	b2d2      	uxtb	r2, r2
  tmpccmr2 = TIMx->CCMR2;
 80125d4:	69de      	ldr	r6, [r3, #28]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80125d6:	0200      	lsls	r0, r0, #8
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80125d8:	68a4      	ldr	r4, [r4, #8]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80125da:	f026 0603 	bic.w	r6, r6, #3
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80125de:	f400 6020 	and.w	r0, r0, #2560	; 0xa00
  tmpccmr2 |= TIM_ICSelection;
 80125e2:	4331      	orrs	r1, r6
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80125e4:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80125e8:	430a      	orrs	r2, r1
  tmpccer = TIMx->CCER;
 80125ea:	6a19      	ldr	r1, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80125ec:	f421 6120 	bic.w	r1, r1, #2560	; 0xa00
  TIMx->CCMR2 = tmpccmr2;
 80125f0:	61da      	str	r2, [r3, #28]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80125f2:	4301      	orrs	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 80125f4:	2000      	movs	r0, #0
  TIMx->CCER = tmpccer;
 80125f6:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80125f8:	69d9      	ldr	r1, [r3, #28]
 80125fa:	f021 010c 	bic.w	r1, r1, #12
 80125fe:	61d9      	str	r1, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8012600:	69da      	ldr	r2, [r3, #28]
 8012602:	4322      	orrs	r2, r4
 8012604:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8012606:	2300      	movs	r3, #0
 8012608:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  return status;
 801260c:	e6cb      	b.n	80123a6 <HAL_TIM_IC_ConfigChannel+0xe6>
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 801260e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
 8012612:	480c      	ldr	r0, [pc, #48]	; (8012644 <HAL_TIM_IC_ConfigChannel+0x384>)
 8012614:	f7f3 f8e6 	bl	80057e4 <assert_failed>
 8012618:	e6a1      	b.n	801235e <HAL_TIM_IC_ConfigChannel+0x9e>
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 801261a:	f241 016a 	movw	r1, #4202	; 0x106a
 801261e:	4809      	ldr	r0, [pc, #36]	; (8012644 <HAL_TIM_IC_ConfigChannel+0x384>)
 8012620:	f7f3 f8e0 	bl	80057e4 <assert_failed>
    TIM_TI3_SetConfig(htim->Instance,
 8012624:	682b      	ldr	r3, [r5, #0]
 8012626:	e7cc      	b.n	80125c2 <HAL_TIM_IC_ConfigChannel+0x302>
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8012628:	f241 015a 	movw	r1, #4186	; 0x105a
 801262c:	4805      	ldr	r0, [pc, #20]	; (8012644 <HAL_TIM_IC_ConfigChannel+0x384>)
 801262e:	f7f3 f8d9 	bl	80057e4 <assert_failed>
    TIM_TI2_SetConfig(htim->Instance,
 8012632:	682a      	ldr	r2, [r5, #0]
 8012634:	e721      	b.n	801247a <HAL_TIM_IC_ConfigChannel+0x1ba>
 8012636:	bf00      	nop
 8012638:	40010000 	.word	0x40010000
 801263c:	40000400 	.word	0x40000400
 8012640:	40010400 	.word	0x40010400
 8012644:	0802e494 	.word	0x0802e494

08012648 <TIM_CCxChannelCmd>:
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8012648:	4b2b      	ldr	r3, [pc, #172]	; (80126f8 <TIM_CCxChannelCmd+0xb0>)
 801264a:	4298      	cmp	r0, r3
{
 801264c:	b530      	push	{r4, r5, lr}
 801264e:	4604      	mov	r4, r0
 8012650:	b083      	sub	sp, #12
 8012652:	460d      	mov	r5, r1
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8012654:	d031      	beq.n	80126ba <TIM_CCxChannelCmd+0x72>
 8012656:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 801265a:	d02e      	beq.n	80126ba <TIM_CCxChannelCmd+0x72>
 801265c:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8012660:	4298      	cmp	r0, r3
 8012662:	d02a      	beq.n	80126ba <TIM_CCxChannelCmd+0x72>
 8012664:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8012668:	4298      	cmp	r0, r3
 801266a:	d026      	beq.n	80126ba <TIM_CCxChannelCmd+0x72>
 801266c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8012670:	4298      	cmp	r0, r3
 8012672:	d022      	beq.n	80126ba <TIM_CCxChannelCmd+0x72>
 8012674:	f503 4378 	add.w	r3, r3, #63488	; 0xf800
 8012678:	4298      	cmp	r0, r3
 801267a:	d01e      	beq.n	80126ba <TIM_CCxChannelCmd+0x72>
 801267c:	f503 5370 	add.w	r3, r3, #15360	; 0x3c00
 8012680:	4298      	cmp	r0, r3
 8012682:	d01a      	beq.n	80126ba <TIM_CCxChannelCmd+0x72>
 8012684:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8012688:	4298      	cmp	r0, r3
 801268a:	d016      	beq.n	80126ba <TIM_CCxChannelCmd+0x72>
 801268c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8012690:	4298      	cmp	r0, r3
 8012692:	d012      	beq.n	80126ba <TIM_CCxChannelCmd+0x72>
 8012694:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 8012698:	4298      	cmp	r0, r3
 801269a:	d00e      	beq.n	80126ba <TIM_CCxChannelCmd+0x72>
 801269c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80126a0:	4298      	cmp	r0, r3
 80126a2:	d00a      	beq.n	80126ba <TIM_CCxChannelCmd+0x72>
 80126a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80126a8:	4298      	cmp	r0, r3
 80126aa:	d006      	beq.n	80126ba <TIM_CCxChannelCmd+0x72>
 80126ac:	f641 6199 	movw	r1, #7833	; 0x1e99
 80126b0:	4812      	ldr	r0, [pc, #72]	; (80126fc <TIM_CCxChannelCmd+0xb4>)
 80126b2:	9201      	str	r2, [sp, #4]
 80126b4:	f7f3 f896 	bl	80057e4 <assert_failed>
 80126b8:	9a01      	ldr	r2, [sp, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
 80126ba:	2d14      	cmp	r5, #20
 80126bc:	d90f      	bls.n	80126de <TIM_CCxChannelCmd+0x96>
 80126be:	2d3c      	cmp	r5, #60	; 0x3c
 80126c0:	d111      	bne.n	80126e6 <TIM_CCxChannelCmd+0x9e>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80126c2:	f005 051f 	and.w	r5, r5, #31
 80126c6:	2101      	movs	r1, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80126c8:	6a23      	ldr	r3, [r4, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80126ca:	40a9      	lsls	r1, r5

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80126cc:	40aa      	lsls	r2, r5
  TIMx->CCER &= ~tmp;
 80126ce:	ea23 0301 	bic.w	r3, r3, r1
 80126d2:	6223      	str	r3, [r4, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80126d4:	6a25      	ldr	r5, [r4, #32]
 80126d6:	4315      	orrs	r5, r2
 80126d8:	6225      	str	r5, [r4, #32]
}
 80126da:	b003      	add	sp, #12
 80126dc:	bd30      	pop	{r4, r5, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 80126de:	4b08      	ldr	r3, [pc, #32]	; (8012700 <TIM_CCxChannelCmd+0xb8>)
 80126e0:	40eb      	lsrs	r3, r5
 80126e2:	07db      	lsls	r3, r3, #31
 80126e4:	d4ed      	bmi.n	80126c2 <TIM_CCxChannelCmd+0x7a>
 80126e6:	f641 619a 	movw	r1, #7834	; 0x1e9a
 80126ea:	4804      	ldr	r0, [pc, #16]	; (80126fc <TIM_CCxChannelCmd+0xb4>)
 80126ec:	9201      	str	r2, [sp, #4]
 80126ee:	f7f3 f879 	bl	80057e4 <assert_failed>
 80126f2:	9a01      	ldr	r2, [sp, #4]
 80126f4:	e7e5      	b.n	80126c2 <TIM_CCxChannelCmd+0x7a>
 80126f6:	bf00      	nop
 80126f8:	40010000 	.word	0x40010000
 80126fc:	0802e494 	.word	0x0802e494
 8012700:	00111111 	.word	0x00111111

08012704 <HAL_TIM_IC_Start_DMA>:
{
 8012704:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012708:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 801270a:	460d      	mov	r5, r1
{
 801270c:	4617      	mov	r7, r2
 801270e:	4698      	mov	r8, r3
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8012710:	2900      	cmp	r1, #0
 8012712:	f040 8087 	bne.w	8012824 <HAL_TIM_IC_Start_DMA+0x120>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8012716:	6803      	ldr	r3, [r0, #0]
 8012718:	4aa4      	ldr	r2, [pc, #656]	; (80129ac <HAL_TIM_IC_Start_DMA+0x2a8>)
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 801271a:	f890 603e 	ldrb.w	r6, [r0, #62]	; 0x3e
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 801271e:	4293      	cmp	r3, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8012720:	f890 9044 	ldrb.w	r9, [r0, #68]	; 0x44
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8012724:	b2f6      	uxtb	r6, r6
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8012726:	fa5f f989 	uxtb.w	r9, r9
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 801272a:	d037      	beq.n	801279c <HAL_TIM_IC_Start_DMA+0x98>
 801272c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012730:	d034      	beq.n	801279c <HAL_TIM_IC_Start_DMA+0x98>
 8012732:	4a9f      	ldr	r2, [pc, #636]	; (80129b0 <HAL_TIM_IC_Start_DMA+0x2ac>)
 8012734:	4293      	cmp	r3, r2
 8012736:	d031      	beq.n	801279c <HAL_TIM_IC_Start_DMA+0x98>
 8012738:	4a9e      	ldr	r2, [pc, #632]	; (80129b4 <HAL_TIM_IC_Start_DMA+0x2b0>)
 801273a:	4293      	cmp	r3, r2
 801273c:	d066      	beq.n	801280c <HAL_TIM_IC_Start_DMA+0x108>
 801273e:	4a9e      	ldr	r2, [pc, #632]	; (80129b8 <HAL_TIM_IC_Start_DMA+0x2b4>)
 8012740:	4293      	cmp	r3, r2
 8012742:	d063      	beq.n	801280c <HAL_TIM_IC_Start_DMA+0x108>
 8012744:	4a9d      	ldr	r2, [pc, #628]	; (80129bc <HAL_TIM_IC_Start_DMA+0x2b8>)
 8012746:	4293      	cmp	r3, r2
 8012748:	f040 80f7 	bne.w	801293a <HAL_TIM_IC_Start_DMA+0x236>
 801274c:	2d14      	cmp	r5, #20
 801274e:	d862      	bhi.n	8012816 <HAL_TIM_IC_Start_DMA+0x112>
 8012750:	4a9b      	ldr	r2, [pc, #620]	; (80129c0 <HAL_TIM_IC_Start_DMA+0x2bc>)
 8012752:	40ea      	lsrs	r2, r5
 8012754:	07d2      	lsls	r2, r2, #31
 8012756:	d55e      	bpl.n	8012816 <HAL_TIM_IC_Start_DMA+0x112>
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 8012758:	4994      	ldr	r1, [pc, #592]	; (80129ac <HAL_TIM_IC_Start_DMA+0x2a8>)
 801275a:	4a95      	ldr	r2, [pc, #596]	; (80129b0 <HAL_TIM_IC_Start_DMA+0x2ac>)
 801275c:	428b      	cmp	r3, r1
 801275e:	bf18      	it	ne
 8012760:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 8012764:	bf14      	ite	ne
 8012766:	2101      	movne	r1, #1
 8012768:	2100      	moveq	r1, #0
 801276a:	4293      	cmp	r3, r2
 801276c:	bf0c      	ite	eq
 801276e:	2100      	moveq	r1, #0
 8012770:	f001 0101 	andne.w	r1, r1, #1
 8012774:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8012778:	4293      	cmp	r3, r2
 801277a:	bf0c      	ite	eq
 801277c:	2100      	moveq	r1, #0
 801277e:	f001 0101 	andne.w	r1, r1, #1
 8012782:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8012786:	4293      	cmp	r3, r2
 8012788:	bf0c      	ite	eq
 801278a:	2100      	moveq	r1, #0
 801278c:	f001 0101 	andne.w	r1, r1, #1
 8012790:	b121      	cbz	r1, 801279c <HAL_TIM_IC_Start_DMA+0x98>
 8012792:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8012796:	4293      	cmp	r3, r2
 8012798:	f040 80c5 	bne.w	8012926 <HAL_TIM_IC_Start_DMA+0x222>
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 801279c:	2e02      	cmp	r6, #2
 801279e:	d06a      	beq.n	8012876 <HAL_TIM_IC_Start_DMA+0x172>
 80127a0:	f1b9 0f02 	cmp.w	r9, #2
 80127a4:	d067      	beq.n	8012876 <HAL_TIM_IC_Start_DMA+0x172>
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 80127a6:	2e01      	cmp	r6, #1
 80127a8:	d106      	bne.n	80127b8 <HAL_TIM_IC_Start_DMA+0xb4>
 80127aa:	f1b9 0f01 	cmp.w	r9, #1
 80127ae:	d103      	bne.n	80127b8 <HAL_TIM_IC_Start_DMA+0xb4>
    if ((pData == NULL) && (Length > 0U))
 80127b0:	b92f      	cbnz	r7, 80127be <HAL_TIM_IC_Start_DMA+0xba>
 80127b2:	f1b8 0f00 	cmp.w	r8, #0
 80127b6:	d002      	beq.n	80127be <HAL_TIM_IC_Start_DMA+0xba>
    return HAL_ERROR;
 80127b8:	2001      	movs	r0, #1
}
 80127ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80127be:	2302      	movs	r3, #2
 80127c0:	2d00      	cmp	r5, #0
 80127c2:	d05b      	beq.n	801287c <HAL_TIM_IC_Start_DMA+0x178>
 80127c4:	2d04      	cmp	r5, #4
 80127c6:	f000 8119 	beq.w	80129fc <HAL_TIM_IC_Start_DMA+0x2f8>
 80127ca:	2d08      	cmp	r5, #8
 80127cc:	f000 8141 	beq.w	8012a52 <HAL_TIM_IC_Start_DMA+0x34e>
 80127d0:	2d0c      	cmp	r5, #12
 80127d2:	f000 815d 	beq.w	8012a90 <HAL_TIM_IC_Start_DMA+0x38c>
 80127d6:	2d10      	cmp	r5, #16
 80127d8:	f000 812f 	beq.w	8012a3a <HAL_TIM_IC_Start_DMA+0x336>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80127dc:	4629      	mov	r1, r5
  switch (Channel)
 80127de:	3d04      	subs	r5, #4
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80127e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80127e4:	2201      	movs	r2, #1
 80127e6:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80127e8:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80127ec:	f7ff ff2c 	bl	8012648 <TIM_CCxChannelCmd>
  switch (Channel)
 80127f0:	2d08      	cmp	r5, #8
 80127f2:	f200 812b 	bhi.w	8012a4c <HAL_TIM_IC_Start_DMA+0x348>
 80127f6:	e8df f015 	tbh	[pc, r5, lsl #1]
 80127fa:	010a      	.short	0x010a
 80127fc:	01290129 	.word	0x01290129
 8012800:	01350129 	.word	0x01350129
 8012804:	01290129 	.word	0x01290129
 8012808:	01540129 	.word	0x01540129
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 801280c:	f035 0204 	bics.w	r2, r5, #4
 8012810:	d0a2      	beq.n	8012758 <HAL_TIM_IC_Start_DMA+0x54>
 8012812:	2a08      	cmp	r2, #8
 8012814:	d0a0      	beq.n	8012758 <HAL_TIM_IC_Start_DMA+0x54>
 8012816:	f640 114a 	movw	r1, #2378	; 0x94a
 801281a:	486a      	ldr	r0, [pc, #424]	; (80129c4 <HAL_TIM_IC_Start_DMA+0x2c0>)
 801281c:	f7f2 ffe2 	bl	80057e4 <assert_failed>
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 8012820:	6823      	ldr	r3, [r4, #0]
 8012822:	e799      	b.n	8012758 <HAL_TIM_IC_Start_DMA+0x54>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8012824:	2904      	cmp	r1, #4
 8012826:	f000 8090 	beq.w	801294a <HAL_TIM_IC_Start_DMA+0x246>
 801282a:	2908      	cmp	r1, #8
 801282c:	f000 80e0 	beq.w	80129f0 <HAL_TIM_IC_Start_DMA+0x2ec>
 8012830:	290c      	cmp	r1, #12
 8012832:	d07e      	beq.n	8012932 <HAL_TIM_IC_Start_DMA+0x22e>
 8012834:	2910      	cmp	r1, #16
 8012836:	f000 814a 	beq.w	8012ace <HAL_TIM_IC_Start_DMA+0x3ca>
 801283a:	f890 6043 	ldrb.w	r6, [r0, #67]	; 0x43
 801283e:	b2f6      	uxtb	r6, r6
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8012840:	6823      	ldr	r3, [r4, #0]
 8012842:	4a5a      	ldr	r2, [pc, #360]	; (80129ac <HAL_TIM_IC_Start_DMA+0x2a8>)
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8012844:	f894 9047 	ldrb.w	r9, [r4, #71]	; 0x47
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8012848:	4293      	cmp	r3, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 801284a:	fa5f f989 	uxtb.w	r9, r9
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 801284e:	f000 8098 	beq.w	8012982 <HAL_TIM_IC_Start_DMA+0x27e>
 8012852:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012856:	f000 8088 	beq.w	801296a <HAL_TIM_IC_Start_DMA+0x266>
 801285a:	4a55      	ldr	r2, [pc, #340]	; (80129b0 <HAL_TIM_IC_Start_DMA+0x2ac>)
 801285c:	4293      	cmp	r3, r2
 801285e:	f47f af6b 	bne.w	8012738 <HAL_TIM_IC_Start_DMA+0x34>
 8012862:	f035 020c 	bics.w	r2, r5, #12
 8012866:	d099      	beq.n	801279c <HAL_TIM_IC_Start_DMA+0x98>
 8012868:	4a57      	ldr	r2, [pc, #348]	; (80129c8 <HAL_TIM_IC_Start_DMA+0x2c4>)
 801286a:	4293      	cmp	r3, r2
 801286c:	d1d3      	bne.n	8012816 <HAL_TIM_IC_Start_DMA+0x112>
 801286e:	2d00      	cmp	r5, #0
 8012870:	f43f af72 	beq.w	8012758 <HAL_TIM_IC_Start_DMA+0x54>
 8012874:	e7cf      	b.n	8012816 <HAL_TIM_IC_Start_DMA+0x112>
    return HAL_BUSY;
 8012876:	2002      	movs	r0, #2
}
 8012878:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801287c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012880:	4629      	mov	r1, r5
 8012882:	2201      	movs	r2, #1
 8012884:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012886:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801288a:	f7ff fedd 	bl	8012648 <TIM_CCxChannelCmd>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 801288e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8012890:	494e      	ldr	r1, [pc, #312]	; (80129cc <HAL_TIM_IC_Start_DMA+0x2c8>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 8012892:	4643      	mov	r3, r8
 8012894:	463a      	mov	r2, r7
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8012896:	63c1      	str	r1, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8012898:	494d      	ldr	r1, [pc, #308]	; (80129d0 <HAL_TIM_IC_Start_DMA+0x2cc>)
 801289a:	6401      	str	r1, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 801289c:	494d      	ldr	r1, [pc, #308]	; (80129d4 <HAL_TIM_IC_Start_DMA+0x2d0>)
 801289e:	64c1      	str	r1, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 80128a0:	6821      	ldr	r1, [r4, #0]
 80128a2:	3134      	adds	r1, #52	; 0x34
 80128a4:	f7f7 feb8 	bl	800a618 <HAL_DMA_Start_IT>
 80128a8:	2800      	cmp	r0, #0
 80128aa:	d185      	bne.n	80127b8 <HAL_TIM_IC_Start_DMA+0xb4>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80128ac:	6822      	ldr	r2, [r4, #0]
 80128ae:	68d3      	ldr	r3, [r2, #12]
 80128b0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80128b4:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80128b6:	4b3d      	ldr	r3, [pc, #244]	; (80129ac <HAL_TIM_IC_Start_DMA+0x2a8>)
 80128b8:	4c3d      	ldr	r4, [pc, #244]	; (80129b0 <HAL_TIM_IC_Start_DMA+0x2ac>)
 80128ba:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80128be:	bf18      	it	ne
 80128c0:	429a      	cmpne	r2, r3
 80128c2:	493c      	ldr	r1, [pc, #240]	; (80129b4 <HAL_TIM_IC_Start_DMA+0x2b0>)
 80128c4:	bf0c      	ite	eq
 80128c6:	2301      	moveq	r3, #1
 80128c8:	2300      	movne	r3, #0
 80128ca:	42a2      	cmp	r2, r4
 80128cc:	bf08      	it	eq
 80128ce:	f043 0301 	orreq.w	r3, r3, #1
 80128d2:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80128d6:	428a      	cmp	r2, r1
 80128d8:	bf08      	it	eq
 80128da:	f043 0301 	orreq.w	r3, r3, #1
 80128de:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 80128e2:	42a2      	cmp	r2, r4
 80128e4:	bf08      	it	eq
 80128e6:	f043 0301 	orreq.w	r3, r3, #1
 80128ea:	428a      	cmp	r2, r1
 80128ec:	bf08      	it	eq
 80128ee:	f043 0301 	orreq.w	r3, r3, #1
 80128f2:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 80128f6:	428a      	cmp	r2, r1
 80128f8:	bf08      	it	eq
 80128fa:	f043 0301 	orreq.w	r3, r3, #1
 80128fe:	b913      	cbnz	r3, 8012906 <HAL_TIM_IC_Start_DMA+0x202>
 8012900:	4b35      	ldr	r3, [pc, #212]	; (80129d8 <HAL_TIM_IC_Start_DMA+0x2d4>)
 8012902:	429a      	cmp	r2, r3
 8012904:	d109      	bne.n	801291a <HAL_TIM_IC_Start_DMA+0x216>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012906:	6891      	ldr	r1, [r2, #8]
 8012908:	4b34      	ldr	r3, [pc, #208]	; (80129dc <HAL_TIM_IC_Start_DMA+0x2d8>)
 801290a:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801290c:	2b06      	cmp	r3, #6
 801290e:	f43f af54 	beq.w	80127ba <HAL_TIM_IC_Start_DMA+0xb6>
 8012912:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012916:	f43f af50 	beq.w	80127ba <HAL_TIM_IC_Start_DMA+0xb6>
    __HAL_TIM_ENABLE(htim);
 801291a:	6813      	ldr	r3, [r2, #0]
 801291c:	f043 0301 	orr.w	r3, r3, #1
 8012920:	6013      	str	r3, [r2, #0]
}
 8012922:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 8012926:	f640 114b 	movw	r1, #2379	; 0x94b
 801292a:	4826      	ldr	r0, [pc, #152]	; (80129c4 <HAL_TIM_IC_Start_DMA+0x2c0>)
 801292c:	f7f2 ff5a 	bl	80057e4 <assert_failed>
 8012930:	e734      	b.n	801279c <HAL_TIM_IC_Start_DMA+0x98>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8012932:	f890 6041 	ldrb.w	r6, [r0, #65]	; 0x41
 8012936:	b2f6      	uxtb	r6, r6
 8012938:	e782      	b.n	8012840 <HAL_TIM_IC_Start_DMA+0x13c>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 801293a:	4a29      	ldr	r2, [pc, #164]	; (80129e0 <HAL_TIM_IC_Start_DMA+0x2dc>)
 801293c:	4293      	cmp	r3, r2
 801293e:	d128      	bne.n	8012992 <HAL_TIM_IC_Start_DMA+0x28e>
 8012940:	f035 0204 	bics.w	r2, r5, #4
 8012944:	f47f af67 	bne.w	8012816 <HAL_TIM_IC_Start_DMA+0x112>
 8012948:	e706      	b.n	8012758 <HAL_TIM_IC_Start_DMA+0x54>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 801294a:	f890 603f 	ldrb.w	r6, [r0, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 801294e:	f890 9045 	ldrb.w	r9, [r0, #69]	; 0x45
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8012952:	b2f6      	uxtb	r6, r6
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8012954:	6823      	ldr	r3, [r4, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8012956:	fa5f f989 	uxtb.w	r9, r9
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 801295a:	4a14      	ldr	r2, [pc, #80]	; (80129ac <HAL_TIM_IC_Start_DMA+0x2a8>)
 801295c:	4293      	cmp	r3, r2
 801295e:	f43f af1d 	beq.w	801279c <HAL_TIM_IC_Start_DMA+0x98>
 8012962:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012966:	f47f af78 	bne.w	801285a <HAL_TIM_IC_Start_DMA+0x156>
 801296a:	f035 020c 	bics.w	r2, r5, #12
 801296e:	f43f af15 	beq.w	801279c <HAL_TIM_IC_Start_DMA+0x98>
 8012972:	4a1c      	ldr	r2, [pc, #112]	; (80129e4 <HAL_TIM_IC_Start_DMA+0x2e0>)
 8012974:	4293      	cmp	r3, r2
 8012976:	f47f af77 	bne.w	8012868 <HAL_TIM_IC_Start_DMA+0x164>
 801297a:	2d00      	cmp	r5, #0
 801297c:	f43f aeec 	beq.w	8012758 <HAL_TIM_IC_Start_DMA+0x54>
 8012980:	e749      	b.n	8012816 <HAL_TIM_IC_Start_DMA+0x112>
 8012982:	f025 0204 	bic.w	r2, r5, #4
 8012986:	2a08      	cmp	r2, #8
 8012988:	f43f af08 	beq.w	801279c <HAL_TIM_IC_Start_DMA+0x98>
 801298c:	2a10      	cmp	r2, #16
 801298e:	f43f af05 	beq.w	801279c <HAL_TIM_IC_Start_DMA+0x98>
 8012992:	4a15      	ldr	r2, [pc, #84]	; (80129e8 <HAL_TIM_IC_Start_DMA+0x2e4>)
 8012994:	4293      	cmp	r3, r2
 8012996:	f43f af6a 	beq.w	801286e <HAL_TIM_IC_Start_DMA+0x16a>
 801299a:	4a14      	ldr	r2, [pc, #80]	; (80129ec <HAL_TIM_IC_Start_DMA+0x2e8>)
 801299c:	4293      	cmp	r3, r2
 801299e:	f43f af66 	beq.w	801286e <HAL_TIM_IC_Start_DMA+0x16a>
 80129a2:	4a0d      	ldr	r2, [pc, #52]	; (80129d8 <HAL_TIM_IC_Start_DMA+0x2d4>)
 80129a4:	4293      	cmp	r3, r2
 80129a6:	d0cb      	beq.n	8012940 <HAL_TIM_IC_Start_DMA+0x23c>
 80129a8:	e7e3      	b.n	8012972 <HAL_TIM_IC_Start_DMA+0x26e>
 80129aa:	bf00      	nop
 80129ac:	40010000 	.word	0x40010000
 80129b0:	40000400 	.word	0x40000400
 80129b4:	40000800 	.word	0x40000800
 80129b8:	40000c00 	.word	0x40000c00
 80129bc:	40010400 	.word	0x40010400
 80129c0:	00111111 	.word	0x00111111
 80129c4:	0802e494 	.word	0x0802e494
 80129c8:	40002000 	.word	0x40002000
 80129cc:	08011035 	.word	0x08011035
 80129d0:	080110cd 	.word	0x080110cd
 80129d4:	080112b1 	.word	0x080112b1
 80129d8:	40001800 	.word	0x40001800
 80129dc:	00010007 	.word	0x00010007
 80129e0:	40014000 	.word	0x40014000
 80129e4:	40001c00 	.word	0x40001c00
 80129e8:	40014400 	.word	0x40014400
 80129ec:	40014800 	.word	0x40014800
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80129f0:	f890 6040 	ldrb.w	r6, [r0, #64]	; 0x40
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80129f4:	f890 9046 	ldrb.w	r9, [r0, #70]	; 0x46
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80129f8:	b2f6      	uxtb	r6, r6
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80129fa:	e7ab      	b.n	8012954 <HAL_TIM_IC_Start_DMA+0x250>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80129fc:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012a00:	4629      	mov	r1, r5
 8012a02:	2201      	movs	r2, #1
 8012a04:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012a06:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012a0a:	f7ff fe1d 	bl	8012648 <TIM_CCxChannelCmd>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8012a0e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 8012a10:	4643      	mov	r3, r8
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8012a12:	4931      	ldr	r1, [pc, #196]	; (8012ad8 <HAL_TIM_IC_Start_DMA+0x3d4>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 8012a14:	463a      	mov	r2, r7
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8012a16:	63c1      	str	r1, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8012a18:	4930      	ldr	r1, [pc, #192]	; (8012adc <HAL_TIM_IC_Start_DMA+0x3d8>)
 8012a1a:	6401      	str	r1, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8012a1c:	4930      	ldr	r1, [pc, #192]	; (8012ae0 <HAL_TIM_IC_Start_DMA+0x3dc>)
 8012a1e:	64c1      	str	r1, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 8012a20:	6821      	ldr	r1, [r4, #0]
 8012a22:	3138      	adds	r1, #56	; 0x38
 8012a24:	f7f7 fdf8 	bl	800a618 <HAL_DMA_Start_IT>
 8012a28:	2800      	cmp	r0, #0
 8012a2a:	f47f aec5 	bne.w	80127b8 <HAL_TIM_IC_Start_DMA+0xb4>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8012a2e:	6822      	ldr	r2, [r4, #0]
 8012a30:	68d3      	ldr	r3, [r2, #12]
 8012a32:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8012a36:	60d3      	str	r3, [r2, #12]
      break;
 8012a38:	e73d      	b.n	80128b6 <HAL_TIM_IC_Start_DMA+0x1b2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012a3a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012a3e:	2201      	movs	r2, #1
 8012a40:	4629      	mov	r1, r5
 8012a42:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012a44:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012a48:	f7ff fdfe 	bl	8012648 <TIM_CCxChannelCmd>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012a4c:	6822      	ldr	r2, [r4, #0]
      status = HAL_ERROR;
 8012a4e:	2001      	movs	r0, #1
 8012a50:	e731      	b.n	80128b6 <HAL_TIM_IC_Start_DMA+0x1b2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012a52:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012a56:	4629      	mov	r1, r5
 8012a58:	2201      	movs	r2, #1
 8012a5a:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012a5c:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012a60:	f7ff fdf2 	bl	8012648 <TIM_CCxChannelCmd>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8012a64:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 8012a66:	4643      	mov	r3, r8
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8012a68:	491b      	ldr	r1, [pc, #108]	; (8012ad8 <HAL_TIM_IC_Start_DMA+0x3d4>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 8012a6a:	463a      	mov	r2, r7
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8012a6c:	63c1      	str	r1, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8012a6e:	491b      	ldr	r1, [pc, #108]	; (8012adc <HAL_TIM_IC_Start_DMA+0x3d8>)
 8012a70:	6401      	str	r1, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8012a72:	491b      	ldr	r1, [pc, #108]	; (8012ae0 <HAL_TIM_IC_Start_DMA+0x3dc>)
 8012a74:	64c1      	str	r1, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 8012a76:	6821      	ldr	r1, [r4, #0]
 8012a78:	313c      	adds	r1, #60	; 0x3c
 8012a7a:	f7f7 fdcd 	bl	800a618 <HAL_DMA_Start_IT>
 8012a7e:	2800      	cmp	r0, #0
 8012a80:	f47f ae9a 	bne.w	80127b8 <HAL_TIM_IC_Start_DMA+0xb4>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8012a84:	6822      	ldr	r2, [r4, #0]
 8012a86:	68d3      	ldr	r3, [r2, #12]
 8012a88:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8012a8c:	60d3      	str	r3, [r2, #12]
      break;
 8012a8e:	e712      	b.n	80128b6 <HAL_TIM_IC_Start_DMA+0x1b2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012a90:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012a94:	4629      	mov	r1, r5
 8012a96:	2201      	movs	r2, #1
 8012a98:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012a9a:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012a9e:	f7ff fdd3 	bl	8012648 <TIM_CCxChannelCmd>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8012aa2:	6b20      	ldr	r0, [r4, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8012aa4:	4643      	mov	r3, r8
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8012aa6:	490c      	ldr	r1, [pc, #48]	; (8012ad8 <HAL_TIM_IC_Start_DMA+0x3d4>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8012aa8:	463a      	mov	r2, r7
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8012aaa:	63c1      	str	r1, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8012aac:	490b      	ldr	r1, [pc, #44]	; (8012adc <HAL_TIM_IC_Start_DMA+0x3d8>)
 8012aae:	6401      	str	r1, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8012ab0:	490b      	ldr	r1, [pc, #44]	; (8012ae0 <HAL_TIM_IC_Start_DMA+0x3dc>)
 8012ab2:	64c1      	str	r1, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8012ab4:	6821      	ldr	r1, [r4, #0]
 8012ab6:	3140      	adds	r1, #64	; 0x40
 8012ab8:	f7f7 fdae 	bl	800a618 <HAL_DMA_Start_IT>
 8012abc:	2800      	cmp	r0, #0
 8012abe:	f47f ae7b 	bne.w	80127b8 <HAL_TIM_IC_Start_DMA+0xb4>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8012ac2:	6822      	ldr	r2, [r4, #0]
 8012ac4:	68d3      	ldr	r3, [r2, #12]
 8012ac6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8012aca:	60d3      	str	r3, [r2, #12]
      break;
 8012acc:	e6f3      	b.n	80128b6 <HAL_TIM_IC_Start_DMA+0x1b2>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8012ace:	f890 6042 	ldrb.w	r6, [r0, #66]	; 0x42
 8012ad2:	b2f6      	uxtb	r6, r6
 8012ad4:	e6b4      	b.n	8012840 <HAL_TIM_IC_Start_DMA+0x13c>
 8012ad6:	bf00      	nop
 8012ad8:	08011035 	.word	0x08011035
 8012adc:	080110cd 	.word	0x080110cd
 8012ae0:	080112b1 	.word	0x080112b1

08012ae4 <HAL_TIM_IC_Stop_DMA>:
{
 8012ae4:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8012ae6:	4b82      	ldr	r3, [pc, #520]	; (8012cf0 <HAL_TIM_IC_Stop_DMA+0x20c>)
{
 8012ae8:	4604      	mov	r4, r0
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8012aea:	6800      	ldr	r0, [r0, #0]
{
 8012aec:	460d      	mov	r5, r1
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8012aee:	4298      	cmp	r0, r3
 8012af0:	f000 80cc 	beq.w	8012c8c <HAL_TIM_IC_Stop_DMA+0x1a8>
 8012af4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8012af8:	d056      	beq.n	8012ba8 <HAL_TIM_IC_Stop_DMA+0xc4>
 8012afa:	4b7e      	ldr	r3, [pc, #504]	; (8012cf4 <HAL_TIM_IC_Stop_DMA+0x210>)
 8012afc:	4298      	cmp	r0, r3
 8012afe:	d053      	beq.n	8012ba8 <HAL_TIM_IC_Stop_DMA+0xc4>
 8012b00:	4b7d      	ldr	r3, [pc, #500]	; (8012cf8 <HAL_TIM_IC_Stop_DMA+0x214>)
 8012b02:	4298      	cmp	r0, r3
 8012b04:	d050      	beq.n	8012ba8 <HAL_TIM_IC_Stop_DMA+0xc4>
 8012b06:	4b7d      	ldr	r3, [pc, #500]	; (8012cfc <HAL_TIM_IC_Stop_DMA+0x218>)
 8012b08:	4298      	cmp	r0, r3
 8012b0a:	d04d      	beq.n	8012ba8 <HAL_TIM_IC_Stop_DMA+0xc4>
 8012b0c:	4b7c      	ldr	r3, [pc, #496]	; (8012d00 <HAL_TIM_IC_Stop_DMA+0x21c>)
 8012b0e:	4298      	cmp	r0, r3
 8012b10:	f000 80bc 	beq.w	8012c8c <HAL_TIM_IC_Stop_DMA+0x1a8>
 8012b14:	4b7b      	ldr	r3, [pc, #492]	; (8012d04 <HAL_TIM_IC_Stop_DMA+0x220>)
 8012b16:	4298      	cmp	r0, r3
 8012b18:	d00c      	beq.n	8012b34 <HAL_TIM_IC_Stop_DMA+0x50>
 8012b1a:	4b7b      	ldr	r3, [pc, #492]	; (8012d08 <HAL_TIM_IC_Stop_DMA+0x224>)
 8012b1c:	4298      	cmp	r0, r3
 8012b1e:	f000 80d9 	beq.w	8012cd4 <HAL_TIM_IC_Stop_DMA+0x1f0>
 8012b22:	4b7a      	ldr	r3, [pc, #488]	; (8012d0c <HAL_TIM_IC_Stop_DMA+0x228>)
 8012b24:	4298      	cmp	r0, r3
 8012b26:	f000 80d5 	beq.w	8012cd4 <HAL_TIM_IC_Stop_DMA+0x1f0>
 8012b2a:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 8012b2e:	4298      	cmp	r0, r3
 8012b30:	f040 80c9 	bne.w	8012cc6 <HAL_TIM_IC_Stop_DMA+0x1e2>
 8012b34:	f035 0304 	bics.w	r3, r5, #4
 8012b38:	f000 80cf 	beq.w	8012cda <HAL_TIM_IC_Stop_DMA+0x1f6>
 8012b3c:	4874      	ldr	r0, [pc, #464]	; (8012d10 <HAL_TIM_IC_Stop_DMA+0x22c>)
 8012b3e:	f640 11e5 	movw	r1, #2533	; 0x9e5
 8012b42:	f7f2 fe4f 	bl	80057e4 <assert_failed>
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 8012b46:	6820      	ldr	r0, [r4, #0]
 8012b48:	4b69      	ldr	r3, [pc, #420]	; (8012cf0 <HAL_TIM_IC_Stop_DMA+0x20c>)
 8012b4a:	4a6a      	ldr	r2, [pc, #424]	; (8012cf4 <HAL_TIM_IC_Stop_DMA+0x210>)
 8012b4c:	4298      	cmp	r0, r3
 8012b4e:	bf18      	it	ne
 8012b50:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8012b54:	bf14      	ite	ne
 8012b56:	2301      	movne	r3, #1
 8012b58:	2300      	moveq	r3, #0
 8012b5a:	4290      	cmp	r0, r2
 8012b5c:	bf0c      	ite	eq
 8012b5e:	2300      	moveq	r3, #0
 8012b60:	f003 0301 	andne.w	r3, r3, #1
 8012b64:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8012b68:	4290      	cmp	r0, r2
 8012b6a:	bf0c      	ite	eq
 8012b6c:	2300      	moveq	r3, #0
 8012b6e:	f003 0301 	andne.w	r3, r3, #1
 8012b72:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8012b76:	4290      	cmp	r0, r2
 8012b78:	bf0c      	ite	eq
 8012b7a:	2300      	moveq	r3, #0
 8012b7c:	f003 0301 	andne.w	r3, r3, #1
 8012b80:	b11b      	cbz	r3, 8012b8a <HAL_TIM_IC_Stop_DMA+0xa6>
 8012b82:	4b5f      	ldr	r3, [pc, #380]	; (8012d00 <HAL_TIM_IC_Stop_DMA+0x21c>)
 8012b84:	4298      	cmp	r0, r3
 8012b86:	f040 80a8 	bne.w	8012cda <HAL_TIM_IC_Stop_DMA+0x1f6>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8012b8a:	2200      	movs	r2, #0
 8012b8c:	4629      	mov	r1, r5
 8012b8e:	f7ff fd5b 	bl	8012648 <TIM_CCxChannelCmd>
  switch (Channel)
 8012b92:	2d0c      	cmp	r5, #12
 8012b94:	d80c      	bhi.n	8012bb0 <HAL_TIM_IC_Stop_DMA+0xcc>
 8012b96:	e8df f005 	tbb	[pc, r5]
 8012b9a:	0b0d      	.short	0x0b0d
 8012b9c:	0b640b0b 	.word	0x0b640b0b
 8012ba0:	0b4a0b0b 	.word	0x0b4a0b0b
 8012ba4:	0b0b      	.short	0x0b0b
 8012ba6:	22          	.byte	0x22
 8012ba7:	00          	.byte	0x00
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8012ba8:	f035 030c 	bics.w	r3, r5, #12
 8012bac:	d1c6      	bne.n	8012b3c <HAL_TIM_IC_Stop_DMA+0x58>
 8012bae:	e7ec      	b.n	8012b8a <HAL_TIM_IC_Stop_DMA+0xa6>
  switch (Channel)
 8012bb0:	2001      	movs	r0, #1
}
 8012bb2:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8012bb4:	6822      	ldr	r2, [r4, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8012bb6:	6a60      	ldr	r0, [r4, #36]	; 0x24
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8012bb8:	68d3      	ldr	r3, [r2, #12]
 8012bba:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8012bbe:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8012bc0:	f7f7 fdce 	bl	800a760 <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 8012bc4:	6823      	ldr	r3, [r4, #0]
 8012bc6:	f241 1211 	movw	r2, #4369	; 0x1111
 8012bca:	6a19      	ldr	r1, [r3, #32]
 8012bcc:	4211      	tst	r1, r2
 8012bce:	d06c      	beq.n	8012caa <HAL_TIM_IC_Stop_DMA+0x1c6>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8012bd0:	2301      	movs	r3, #1
 8012bd2:	2000      	movs	r0, #0
 8012bd4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8012bd8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 8012bdc:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8012bde:	6822      	ldr	r2, [r4, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8012be0:	6b20      	ldr	r0, [r4, #48]	; 0x30
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8012be2:	68d3      	ldr	r3, [r2, #12]
 8012be4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012be8:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8012bea:	f7f7 fdb9 	bl	800a760 <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 8012bee:	6823      	ldr	r3, [r4, #0]
 8012bf0:	f241 1211 	movw	r2, #4369	; 0x1111
 8012bf4:	6a19      	ldr	r1, [r3, #32]
 8012bf6:	4211      	tst	r1, r2
 8012bf8:	d161      	bne.n	8012cbe <HAL_TIM_IC_Stop_DMA+0x1da>
 8012bfa:	6a19      	ldr	r1, [r3, #32]
 8012bfc:	f240 4244 	movw	r2, #1092	; 0x444
 8012c00:	4211      	tst	r1, r2
 8012c02:	d15c      	bne.n	8012cbe <HAL_TIM_IC_Stop_DMA+0x1da>
 8012c04:	681a      	ldr	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8012c06:	2d04      	cmp	r5, #4
    __HAL_TIM_DISABLE(htim);
 8012c08:	f022 0201 	bic.w	r2, r2, #1
 8012c0c:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8012c0e:	d036      	beq.n	8012c7e <HAL_TIM_IC_Stop_DMA+0x19a>
 8012c10:	2d08      	cmp	r5, #8
 8012c12:	d01f      	beq.n	8012c54 <HAL_TIM_IC_Stop_DMA+0x170>
 8012c14:	2d0c      	cmp	r5, #12
 8012c16:	d052      	beq.n	8012cbe <HAL_TIM_IC_Stop_DMA+0x1da>
 8012c18:	2d10      	cmp	r5, #16
 8012c1a:	f04f 0301 	mov.w	r3, #1
 8012c1e:	d063      	beq.n	8012ce8 <HAL_TIM_IC_Stop_DMA+0x204>
 8012c20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8012c24:	2301      	movs	r3, #1
 8012c26:	2000      	movs	r0, #0
 8012c28:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
}
 8012c2c:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8012c2e:	6822      	ldr	r2, [r4, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8012c30:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8012c32:	68d3      	ldr	r3, [r2, #12]
 8012c34:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8012c38:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8012c3a:	f7f7 fd91 	bl	800a760 <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 8012c3e:	6823      	ldr	r3, [r4, #0]
 8012c40:	f241 1211 	movw	r2, #4369	; 0x1111
 8012c44:	6a19      	ldr	r1, [r3, #32]
 8012c46:	4211      	tst	r1, r2
 8012c48:	d104      	bne.n	8012c54 <HAL_TIM_IC_Stop_DMA+0x170>
 8012c4a:	6a19      	ldr	r1, [r3, #32]
 8012c4c:	f240 4244 	movw	r2, #1092	; 0x444
 8012c50:	4211      	tst	r1, r2
 8012c52:	d0d7      	beq.n	8012c04 <HAL_TIM_IC_Stop_DMA+0x120>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8012c54:	2301      	movs	r3, #1
 8012c56:	2000      	movs	r0, #0
 8012c58:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8012c5c:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
}
 8012c60:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8012c62:	6822      	ldr	r2, [r4, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8012c64:	6aa0      	ldr	r0, [r4, #40]	; 0x28
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8012c66:	68d3      	ldr	r3, [r2, #12]
 8012c68:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8012c6c:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8012c6e:	f7f7 fd77 	bl	800a760 <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 8012c72:	6823      	ldr	r3, [r4, #0]
 8012c74:	f241 1211 	movw	r2, #4369	; 0x1111
 8012c78:	6a19      	ldr	r1, [r3, #32]
 8012c7a:	4211      	tst	r1, r2
 8012c7c:	d00f      	beq.n	8012c9e <HAL_TIM_IC_Stop_DMA+0x1ba>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8012c7e:	2301      	movs	r3, #1
 8012c80:	2000      	movs	r0, #0
 8012c82:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8012c86:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 8012c8a:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8012c8c:	2d14      	cmp	r5, #20
 8012c8e:	f63f af55 	bhi.w	8012b3c <HAL_TIM_IC_Stop_DMA+0x58>
 8012c92:	4b20      	ldr	r3, [pc, #128]	; (8012d14 <HAL_TIM_IC_Stop_DMA+0x230>)
 8012c94:	40eb      	lsrs	r3, r5
 8012c96:	07db      	lsls	r3, r3, #31
 8012c98:	f53f af77 	bmi.w	8012b8a <HAL_TIM_IC_Stop_DMA+0xa6>
 8012c9c:	e74e      	b.n	8012b3c <HAL_TIM_IC_Stop_DMA+0x58>
    __HAL_TIM_DISABLE(htim);
 8012c9e:	6a19      	ldr	r1, [r3, #32]
 8012ca0:	f240 4244 	movw	r2, #1092	; 0x444
 8012ca4:	4211      	tst	r1, r2
 8012ca6:	d0ad      	beq.n	8012c04 <HAL_TIM_IC_Stop_DMA+0x120>
 8012ca8:	e7e9      	b.n	8012c7e <HAL_TIM_IC_Stop_DMA+0x19a>
 8012caa:	6a19      	ldr	r1, [r3, #32]
 8012cac:	f240 4244 	movw	r2, #1092	; 0x444
 8012cb0:	4211      	tst	r1, r2
 8012cb2:	d18d      	bne.n	8012bd0 <HAL_TIM_IC_Stop_DMA+0xec>
 8012cb4:	681a      	ldr	r2, [r3, #0]
 8012cb6:	f022 0201 	bic.w	r2, r2, #1
 8012cba:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8012cbc:	e788      	b.n	8012bd0 <HAL_TIM_IC_Stop_DMA+0xec>
 8012cbe:	2301      	movs	r3, #1
 8012cc0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8012cc4:	e7ae      	b.n	8012c24 <HAL_TIM_IC_Stop_DMA+0x140>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8012cc6:	4b14      	ldr	r3, [pc, #80]	; (8012d18 <HAL_TIM_IC_Stop_DMA+0x234>)
 8012cc8:	4298      	cmp	r0, r3
 8012cca:	d003      	beq.n	8012cd4 <HAL_TIM_IC_Stop_DMA+0x1f0>
 8012ccc:	4b13      	ldr	r3, [pc, #76]	; (8012d1c <HAL_TIM_IC_Stop_DMA+0x238>)
 8012cce:	4298      	cmp	r0, r3
 8012cd0:	f47f af34 	bne.w	8012b3c <HAL_TIM_IC_Stop_DMA+0x58>
 8012cd4:	2d00      	cmp	r5, #0
 8012cd6:	f47f af31 	bne.w	8012b3c <HAL_TIM_IC_Stop_DMA+0x58>
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 8012cda:	480d      	ldr	r0, [pc, #52]	; (8012d10 <HAL_TIM_IC_Stop_DMA+0x22c>)
 8012cdc:	f640 11e6 	movw	r1, #2534	; 0x9e6
 8012ce0:	f7f2 fd80 	bl	80057e4 <assert_failed>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8012ce4:	6820      	ldr	r0, [r4, #0]
 8012ce6:	e750      	b.n	8012b8a <HAL_TIM_IC_Stop_DMA+0xa6>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8012ce8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012cec:	e79a      	b.n	8012c24 <HAL_TIM_IC_Stop_DMA+0x140>
 8012cee:	bf00      	nop
 8012cf0:	40010000 	.word	0x40010000
 8012cf4:	40000400 	.word	0x40000400
 8012cf8:	40000800 	.word	0x40000800
 8012cfc:	40000c00 	.word	0x40000c00
 8012d00:	40010400 	.word	0x40010400
 8012d04:	40014000 	.word	0x40014000
 8012d08:	40014400 	.word	0x40014400
 8012d0c:	40014800 	.word	0x40014800
 8012d10:	0802e494 	.word	0x0802e494
 8012d14:	00111111 	.word	0x00111111
 8012d18:	40001c00 	.word	0x40001c00
 8012d1c:	40002000 	.word	0x40002000

08012d20 <HAL_TIMEx_MasterConfigSynchronization>:
{
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8012d20:	6802      	ldr	r2, [r0, #0]
{
 8012d22:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8012d26:	4b6d      	ldr	r3, [pc, #436]	; (8012edc <HAL_TIMEx_MasterConfigSynchronization+0x1bc>)
{
 8012d28:	460d      	mov	r5, r1
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8012d2a:	4f6d      	ldr	r7, [pc, #436]	; (8012ee0 <HAL_TIMEx_MasterConfigSynchronization+0x1c0>)
{
 8012d2c:	4604      	mov	r4, r0
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8012d2e:	429a      	cmp	r2, r3
 8012d30:	bf18      	it	ne
 8012d32:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8012d36:	4e6b      	ldr	r6, [pc, #428]	; (8012ee4 <HAL_TIMEx_MasterConfigSynchronization+0x1c4>)
 8012d38:	496b      	ldr	r1, [pc, #428]	; (8012ee8 <HAL_TIMEx_MasterConfigSynchronization+0x1c8>)
 8012d3a:	bf14      	ite	ne
 8012d3c:	2301      	movne	r3, #1
 8012d3e:	2300      	moveq	r3, #0
 8012d40:	42ba      	cmp	r2, r7
 8012d42:	bf0c      	ite	eq
 8012d44:	2300      	moveq	r3, #0
 8012d46:	f003 0301 	andne.w	r3, r3, #1
 8012d4a:	42b2      	cmp	r2, r6
 8012d4c:	bf0c      	ite	eq
 8012d4e:	2300      	moveq	r3, #0
 8012d50:	f003 0301 	andne.w	r3, r3, #1
 8012d54:	428a      	cmp	r2, r1
 8012d56:	bf0c      	ite	eq
 8012d58:	2300      	moveq	r3, #0
 8012d5a:	f003 0301 	andne.w	r3, r3, #1
 8012d5e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8012d62:	428a      	cmp	r2, r1
 8012d64:	bf0c      	ite	eq
 8012d66:	2300      	moveq	r3, #0
 8012d68:	f003 0301 	andne.w	r3, r3, #1
 8012d6c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8012d70:	428a      	cmp	r2, r1
 8012d72:	bf0c      	ite	eq
 8012d74:	2300      	moveq	r3, #0
 8012d76:	f003 0301 	andne.w	r3, r3, #1
 8012d7a:	b11b      	cbz	r3, 8012d84 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8012d7c:	4b5b      	ldr	r3, [pc, #364]	; (8012eec <HAL_TIMEx_MasterConfigSynchronization+0x1cc>)
 8012d7e:	429a      	cmp	r2, r3
 8012d80:	f040 808c 	bne.w	8012e9c <HAL_TIMEx_MasterConfigSynchronization+0x17c>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8012d84:	682b      	ldr	r3, [r5, #0]
 8012d86:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8012d8a:	2b40      	cmp	r3, #64	; 0x40
 8012d8c:	d002      	beq.n	8012d94 <HAL_TIMEx_MasterConfigSynchronization+0x74>
 8012d8e:	2b00      	cmp	r3, #0
 8012d90:	f040 808a 	bne.w	8012ea8 <HAL_TIMEx_MasterConfigSynchronization+0x188>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8012d94:	68ab      	ldr	r3, [r5, #8]
 8012d96:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8012d9a:	d173      	bne.n	8012e84 <HAL_TIMEx_MasterConfigSynchronization+0x164>

  /* Check input state */
  __HAL_LOCK(htim);
 8012d9c:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8012da0:	2b01      	cmp	r3, #1
 8012da2:	d078      	beq.n	8012e96 <HAL_TIMEx_MasterConfigSynchronization+0x176>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8012da4:	6822      	ldr	r2, [r4, #0]
  __HAL_LOCK(htim);
 8012da6:	2101      	movs	r1, #1

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8012da8:	f8df 9130 	ldr.w	r9, [pc, #304]	; 8012edc <HAL_TIMEx_MasterConfigSynchronization+0x1bc>
  htim->State = HAL_TIM_STATE_BUSY;
 8012dac:	2302      	movs	r3, #2
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8012dae:	f8df 813c 	ldr.w	r8, [pc, #316]	; 8012eec <HAL_TIMEx_MasterConfigSynchronization+0x1cc>
  __HAL_LOCK(htim);
 8012db2:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8012db6:	eba2 0009 	sub.w	r0, r2, r9
 8012dba:	eba2 0108 	sub.w	r1, r2, r8
  htim->State = HAL_TIM_STATE_BUSY;
 8012dbe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8012dc2:	fab0 f080 	clz	r0, r0
  tmpcr2 = htim->Instance->CR2;
 8012dc6:	6857      	ldr	r7, [r2, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8012dc8:	fab1 f181 	clz	r1, r1
  tmpsmcr = htim->Instance->SMCR;
 8012dcc:	6896      	ldr	r6, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8012dce:	0940      	lsrs	r0, r0, #5
 8012dd0:	0949      	lsrs	r1, r1, #5
 8012dd2:	ea50 0301 	orrs.w	r3, r0, r1
 8012dd6:	d135      	bne.n	8012e44 <HAL_TIMEx_MasterConfigSynchronization+0x124>
 8012dd8:	4619      	mov	r1, r3
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012dda:	430b      	orrs	r3, r1
 8012ddc:	4940      	ldr	r1, [pc, #256]	; (8012ee0 <HAL_TIMEx_MasterConfigSynchronization+0x1c0>)
  tmpcr2 &= ~TIM_CR2_MMS;
 8012dde:	f027 0770 	bic.w	r7, r7, #112	; 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012de2:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8012de6:	bf08      	it	eq
 8012de8:	f043 0301 	orreq.w	r3, r3, #1
 8012dec:	428a      	cmp	r2, r1
 8012dee:	bf08      	it	eq
 8012df0:	f043 0301 	orreq.w	r3, r3, #1
 8012df4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8012df8:	428a      	cmp	r2, r1
 8012dfa:	bf08      	it	eq
 8012dfc:	f043 0301 	orreq.w	r3, r3, #1
 8012e00:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8012e04:	428a      	cmp	r2, r1
 8012e06:	bf08      	it	eq
 8012e08:	f043 0301 	orreq.w	r3, r3, #1
 8012e0c:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8012e10:	428a      	cmp	r2, r1
 8012e12:	bf08      	it	eq
 8012e14:	f043 0301 	orreq.w	r3, r3, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8012e18:	6829      	ldr	r1, [r5, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012e1a:	b2db      	uxtb	r3, r3
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8012e1c:	430f      	orrs	r7, r1
  htim->Instance->CR2 = tmpcr2;
 8012e1e:	6057      	str	r7, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012e20:	b913      	cbnz	r3, 8012e28 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8012e22:	4b33      	ldr	r3, [pc, #204]	; (8012ef0 <HAL_TIMEx_MasterConfigSynchronization+0x1d0>)
 8012e24:	429a      	cmp	r2, r3
 8012e26:	d104      	bne.n	8012e32 <HAL_TIMEx_MasterConfigSynchronization+0x112>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8012e28:	68ab      	ldr	r3, [r5, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8012e2a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8012e2e:	431e      	orrs	r6, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8012e30:	6096      	str	r6, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8012e32:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8012e34:	2201      	movs	r2, #1

  return HAL_OK;
 8012e36:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 8012e38:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8012e3c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8012e40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 8012e44:	f8d5 e004 	ldr.w	lr, [r5, #4]
 8012e48:	f42e 1340 	bic.w	r3, lr, #3145728	; 0x300000
 8012e4c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8012e50:	bf18      	it	ne
 8012e52:	2b00      	cmpne	r3, #0
 8012e54:	bf14      	ite	ne
 8012e56:	f04f 0c01 	movne.w	ip, #1
 8012e5a:	f04f 0c00 	moveq.w	ip, #0
 8012e5e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8012e62:	bf0c      	ite	eq
 8012e64:	f04f 0c00 	moveq.w	ip, #0
 8012e68:	f00c 0c01 	andne.w	ip, ip, #1
 8012e6c:	f1bc 0f00 	cmp.w	ip, #0
 8012e70:	d002      	beq.n	8012e78 <HAL_TIMEx_MasterConfigSynchronization+0x158>
 8012e72:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8012e76:	d11d      	bne.n	8012eb4 <HAL_TIMEx_MasterConfigSynchronization+0x194>
    tmpcr2 &= ~TIM_CR2_MMS2;
 8012e78:	f427 0770 	bic.w	r7, r7, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8012e7c:	4603      	mov	r3, r0
 8012e7e:	ea47 070e 	orr.w	r7, r7, lr
 8012e82:	e7aa      	b.n	8012dda <HAL_TIMEx_MasterConfigSynchronization+0xba>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8012e84:	f240 71b5 	movw	r1, #1973	; 0x7b5
 8012e88:	481a      	ldr	r0, [pc, #104]	; (8012ef4 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 8012e8a:	f7f2 fcab 	bl	80057e4 <assert_failed>
  __HAL_LOCK(htim);
 8012e8e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8012e92:	2b01      	cmp	r3, #1
 8012e94:	d186      	bne.n	8012da4 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8012e96:	2002      	movs	r0, #2
}
 8012e98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8012e9c:	f240 71b3 	movw	r1, #1971	; 0x7b3
 8012ea0:	4814      	ldr	r0, [pc, #80]	; (8012ef4 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 8012ea2:	f7f2 fc9f 	bl	80057e4 <assert_failed>
 8012ea6:	e76d      	b.n	8012d84 <HAL_TIMEx_MasterConfigSynchronization+0x64>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8012ea8:	f240 71b4 	movw	r1, #1972	; 0x7b4
 8012eac:	4811      	ldr	r0, [pc, #68]	; (8012ef4 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 8012eae:	f7f2 fc99 	bl	80057e4 <assert_failed>
 8012eb2:	e76f      	b.n	8012d94 <HAL_TIMEx_MasterConfigSynchronization+0x74>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 8012eb4:	f240 71c7 	movw	r1, #1991	; 0x7c7
 8012eb8:	480e      	ldr	r0, [pc, #56]	; (8012ef4 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 8012eba:	f7f2 fc93 	bl	80057e4 <assert_failed>
  htim->Instance->CR2 = tmpcr2;
 8012ebe:	6822      	ldr	r2, [r4, #0]
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8012ec0:	f8d5 e004 	ldr.w	lr, [r5, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012ec4:	eba2 0309 	sub.w	r3, r2, r9
 8012ec8:	eba2 0c08 	sub.w	ip, r2, r8
 8012ecc:	4258      	negs	r0, r3
 8012ece:	4158      	adcs	r0, r3
 8012ed0:	f1dc 0100 	rsbs	r1, ip, #0
 8012ed4:	eb41 010c 	adc.w	r1, r1, ip
 8012ed8:	e7ce      	b.n	8012e78 <HAL_TIMEx_MasterConfigSynchronization+0x158>
 8012eda:	bf00      	nop
 8012edc:	40010000 	.word	0x40010000
 8012ee0:	40000400 	.word	0x40000400
 8012ee4:	40000800 	.word	0x40000800
 8012ee8:	40000c00 	.word	0x40000c00
 8012eec:	40010400 	.word	0x40010400
 8012ef0:	40001800 	.word	0x40001800
 8012ef4:	0802e4cc 	.word	0x0802e4cc

08012ef8 <HAL_TIMEx_CommutCallback>:
 8012ef8:	4770      	bx	lr
 8012efa:	bf00      	nop

08012efc <HAL_TIMEx_BreakCallback>:
 8012efc:	4770      	bx	lr
 8012efe:	bf00      	nop

08012f00 <HAL_TIMEx_Break2Callback>:
 8012f00:	4770      	bx	lr
 8012f02:	bf00      	nop

08012f04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8012f04:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012f06:	e852 3f00 	ldrex	r3, [r2]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8012f0a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012f0e:	e842 3100 	strex	r1, r3, [r2]
 8012f12:	2900      	cmp	r1, #0
 8012f14:	d1f7      	bne.n	8012f06 <UART_EndRxTransfer+0x2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012f16:	f102 0308 	add.w	r3, r2, #8
 8012f1a:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012f1e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012f22:	f102 0c08 	add.w	ip, r2, #8
 8012f26:	e84c 3100 	strex	r1, r3, [ip]
 8012f2a:	2900      	cmp	r1, #0
 8012f2c:	d1f3      	bne.n	8012f16 <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012f2e:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8012f30:	2b01      	cmp	r3, #1
 8012f32:	d005      	beq.n	8012f40 <UART_EndRxTransfer+0x3c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012f34:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8012f36:	2220      	movs	r2, #32

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8012f38:	6643      	str	r3, [r0, #100]	; 0x64
  huart->RxState = HAL_UART_STATE_READY;
 8012f3a:	67c2      	str	r2, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012f3c:	6603      	str	r3, [r0, #96]	; 0x60
}
 8012f3e:	4770      	bx	lr
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012f40:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012f44:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012f48:	e842 3100 	strex	r1, r3, [r2]
 8012f4c:	2900      	cmp	r1, #0
 8012f4e:	d0f1      	beq.n	8012f34 <UART_EndRxTransfer+0x30>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012f50:	e852 3f00 	ldrex	r3, [r2]
 8012f54:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012f58:	e842 3100 	strex	r1, r3, [r2]
 8012f5c:	2900      	cmp	r1, #0
 8012f5e:	d1ef      	bne.n	8012f40 <UART_EndRxTransfer+0x3c>
 8012f60:	e7e8      	b.n	8012f34 <UART_EndRxTransfer+0x30>
 8012f62:	bf00      	nop

08012f64 <HAL_UART_DeInit>:
  if (huart == NULL)
 8012f64:	2800      	cmp	r0, #0
 8012f66:	d046      	beq.n	8012ff6 <HAL_UART_DeInit+0x92>
  assert_param(IS_UART_INSTANCE(huart->Instance));
 8012f68:	6802      	ldr	r2, [r0, #0]
 8012f6a:	4927      	ldr	r1, [pc, #156]	; (8013008 <HAL_UART_DeInit+0xa4>)
{
 8012f6c:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_UART_INSTANCE(huart->Instance));
 8012f6e:	4b27      	ldr	r3, [pc, #156]	; (801300c <HAL_UART_DeInit+0xa8>)
 8012f70:	4604      	mov	r4, r0
 8012f72:	4827      	ldr	r0, [pc, #156]	; (8013010 <HAL_UART_DeInit+0xac>)
 8012f74:	429a      	cmp	r2, r3
 8012f76:	bf18      	it	ne
 8012f78:	4282      	cmpne	r2, r0
 8012f7a:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8012f7e:	bf14      	ite	ne
 8012f80:	2301      	movne	r3, #1
 8012f82:	2300      	moveq	r3, #0
 8012f84:	428a      	cmp	r2, r1
 8012f86:	bf0c      	ite	eq
 8012f88:	2300      	moveq	r3, #0
 8012f8a:	f003 0301 	andne.w	r3, r3, #1
 8012f8e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8012f92:	4282      	cmp	r2, r0
 8012f94:	bf0c      	ite	eq
 8012f96:	2300      	moveq	r3, #0
 8012f98:	f003 0301 	andne.w	r3, r3, #1
 8012f9c:	f500 4048 	add.w	r0, r0, #51200	; 0xc800
 8012fa0:	428a      	cmp	r2, r1
 8012fa2:	bf0c      	ite	eq
 8012fa4:	2300      	moveq	r3, #0
 8012fa6:	f003 0301 	andne.w	r3, r3, #1
 8012faa:	f501 5120 	add.w	r1, r1, #10240	; 0x2800
 8012fae:	4282      	cmp	r2, r0
 8012fb0:	bf0c      	ite	eq
 8012fb2:	2300      	moveq	r3, #0
 8012fb4:	f003 0301 	andne.w	r3, r3, #1
 8012fb8:	428a      	cmp	r2, r1
 8012fba:	bf0c      	ite	eq
 8012fbc:	2300      	moveq	r3, #0
 8012fbe:	f003 0301 	andne.w	r3, r3, #1
 8012fc2:	b113      	cbz	r3, 8012fca <HAL_UART_DeInit+0x66>
 8012fc4:	4b13      	ldr	r3, [pc, #76]	; (8013014 <HAL_UART_DeInit+0xb0>)
 8012fc6:	429a      	cmp	r2, r3
 8012fc8:	d117      	bne.n	8012ffa <HAL_UART_DeInit+0x96>
  huart->gState = HAL_UART_STATE_BUSY;
 8012fca:	2324      	movs	r3, #36	; 0x24
  huart->Instance->CR1 = 0x0U;
 8012fcc:	2500      	movs	r5, #0
  HAL_UART_MspDeInit(huart);
 8012fce:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8012fd0:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8012fd2:	6813      	ldr	r3, [r2, #0]
 8012fd4:	f023 0301 	bic.w	r3, r3, #1
 8012fd8:	6013      	str	r3, [r2, #0]
  huart->Instance->CR1 = 0x0U;
 8012fda:	6015      	str	r5, [r2, #0]
  huart->Instance->CR2 = 0x0U;
 8012fdc:	6055      	str	r5, [r2, #4]
  huart->Instance->CR3 = 0x0U;
 8012fde:	6095      	str	r5, [r2, #8]
  HAL_UART_MspDeInit(huart);
 8012fe0:	f7f5 f804 	bl	8007fec <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012fe4:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  return HAL_OK;
 8012fe8:	4628      	mov	r0, r5
  huart->gState = HAL_UART_STATE_RESET;
 8012fea:	67a5      	str	r5, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8012fec:	f884 5074 	strb.w	r5, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_RESET;
 8012ff0:	67e5      	str	r5, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012ff2:	6625      	str	r5, [r4, #96]	; 0x60
}
 8012ff4:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8012ff6:	2001      	movs	r0, #1
}
 8012ff8:	4770      	bx	lr
  assert_param(IS_UART_INSTANCE(huart->Instance));
 8012ffa:	f240 2167 	movw	r1, #615	; 0x267
 8012ffe:	4806      	ldr	r0, [pc, #24]	; (8013018 <HAL_UART_DeInit+0xb4>)
 8013000:	f7f2 fbf0 	bl	80057e4 <assert_failed>
  __HAL_UART_DISABLE(huart);
 8013004:	6822      	ldr	r2, [r4, #0]
 8013006:	e7e0      	b.n	8012fca <HAL_UART_DeInit+0x66>
 8013008:	40004800 	.word	0x40004800
 801300c:	40011000 	.word	0x40011000
 8013010:	40004400 	.word	0x40004400
 8013014:	40007c00 	.word	0x40007c00
 8013018:	0802e508 	.word	0x0802e508

0801301c <HAL_UART_Transmit_DMA>:
{
 801301c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 801301e:	6f87      	ldr	r7, [r0, #120]	; 0x78
 8013020:	2f20      	cmp	r7, #32
 8013022:	d141      	bne.n	80130a8 <HAL_UART_Transmit_DMA+0x8c>
    if ((pData == NULL) || (Size == 0U))
 8013024:	2900      	cmp	r1, #0
 8013026:	d03d      	beq.n	80130a4 <HAL_UART_Transmit_DMA+0x88>
 8013028:	fab2 f682 	clz	r6, r2
 801302c:	0976      	lsrs	r6, r6, #5
 801302e:	2a00      	cmp	r2, #0
 8013030:	d038      	beq.n	80130a4 <HAL_UART_Transmit_DMA+0x88>
 8013032:	4604      	mov	r4, r0
    __HAL_LOCK(huart);
 8013034:	f890 0074 	ldrb.w	r0, [r0, #116]	; 0x74
 8013038:	2801      	cmp	r0, #1
 801303a:	d035      	beq.n	80130a8 <HAL_UART_Transmit_DMA+0x8c>
 801303c:	2501      	movs	r5, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801303e:	2321      	movs	r3, #33	; 0x21
    if (huart->hdmatx != NULL)
 8013040:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
    huart->TxXferCount = Size;
 8013042:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    huart->pTxBuffPtr  = pData;
 8013046:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013048:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
    huart->TxXferSize  = Size;
 801304c:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
    __HAL_LOCK(huart);
 8013050:	f884 5074 	strb.w	r5, [r4, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8013054:	67a3      	str	r3, [r4, #120]	; 0x78
    if (huart->hdmatx != NULL)
 8013056:	b190      	cbz	r0, 801307e <HAL_UART_Transmit_DMA+0x62>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8013058:	f8df c060 	ldr.w	ip, [pc, #96]	; 80130bc <HAL_UART_Transmit_DMA+0xa0>
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 801305c:	4613      	mov	r3, r2
 801305e:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8013060:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8013064:	f8df c058 	ldr.w	ip, [pc, #88]	; 80130c0 <HAL_UART_Transmit_DMA+0xa4>
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8013068:	3228      	adds	r2, #40	; 0x28
      huart->hdmatx->XferAbortCallback = NULL;
 801306a:	6506      	str	r6, [r0, #80]	; 0x50
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 801306c:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8013070:	f8df c050 	ldr.w	ip, [pc, #80]	; 80130c4 <HAL_UART_Transmit_DMA+0xa8>
 8013074:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8013078:	f7f7 face 	bl	800a618 <HAL_DMA_Start_IT>
 801307c:	b9b0      	cbnz	r0, 80130ac <HAL_UART_Transmit_DMA+0x90>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 801307e:	6822      	ldr	r2, [r4, #0]
 8013080:	2140      	movs	r1, #64	; 0x40
    __HAL_UNLOCK(huart);
 8013082:	2300      	movs	r3, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8013084:	6211      	str	r1, [r2, #32]
    __HAL_UNLOCK(huart);
 8013086:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801308a:	f102 0308 	add.w	r3, r2, #8
 801308e:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8013092:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013096:	f102 0108 	add.w	r1, r2, #8
 801309a:	e841 3000 	strex	r0, r3, [r1]
 801309e:	2800      	cmp	r0, #0
 80130a0:	d1f3      	bne.n	801308a <HAL_UART_Transmit_DMA+0x6e>
}
 80130a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 80130a4:	2001      	movs	r0, #1
}
 80130a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 80130a8:	2002      	movs	r0, #2
}
 80130aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80130ac:	2310      	movs	r3, #16
        return HAL_ERROR;
 80130ae:	4628      	mov	r0, r5
        __HAL_UNLOCK(huart);
 80130b0:	f884 6074 	strb.w	r6, [r4, #116]	; 0x74
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80130b4:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
        huart->gState = HAL_UART_STATE_READY;
 80130b8:	67a7      	str	r7, [r4, #120]	; 0x78
}
 80130ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80130bc:	080131cd 	.word	0x080131cd
 80130c0:	08013215 	.word	0x08013215
 80130c4:	08013225 	.word	0x08013225

080130c8 <HAL_UART_Abort>:
{
 80130c8:	b538      	push	{r3, r4, r5, lr}
 80130ca:	4604      	mov	r4, r0
 80130cc:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80130ce:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 80130d2:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80130d6:	e843 2100 	strex	r1, r2, [r3]
 80130da:	2900      	cmp	r1, #0
 80130dc:	d1f7      	bne.n	80130ce <HAL_UART_Abort+0x6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80130de:	f103 0208 	add.w	r2, r3, #8
 80130e2:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80130e6:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80130ea:	f103 0008 	add.w	r0, r3, #8
 80130ee:	e840 2100 	strex	r1, r2, [r0]
 80130f2:	2900      	cmp	r1, #0
 80130f4:	d1f3      	bne.n	80130de <HAL_UART_Abort+0x16>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80130f6:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80130f8:	2a01      	cmp	r2, #1
 80130fa:	d043      	beq.n	8013184 <HAL_UART_Abort+0xbc>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80130fc:	6899      	ldr	r1, [r3, #8]
 80130fe:	461a      	mov	r2, r3
 8013100:	0608      	lsls	r0, r1, #24
 8013102:	d42a      	bmi.n	801315a <HAL_UART_Abort+0x92>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013104:	6899      	ldr	r1, [r3, #8]
 8013106:	0649      	lsls	r1, r1, #25
 8013108:	d514      	bpl.n	8013134 <HAL_UART_Abort+0x6c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801310a:	f103 0208 	add.w	r2, r3, #8
 801310e:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013112:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013116:	f103 0008 	add.w	r0, r3, #8
 801311a:	e840 2100 	strex	r1, r2, [r0]
 801311e:	2900      	cmp	r1, #0
 8013120:	d1f3      	bne.n	801310a <HAL_UART_Abort+0x42>
    if (huart->hdmarx != NULL)
 8013122:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8013124:	2800      	cmp	r0, #0
 8013126:	d03e      	beq.n	80131a6 <HAL_UART_Abort+0xde>
      huart->hdmarx->XferAbortCallback = NULL;
 8013128:	6501      	str	r1, [r0, #80]	; 0x50
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 801312a:	f7f7 fad1 	bl	800a6d0 <HAL_DMA_Abort>
 801312e:	2800      	cmp	r0, #0
 8013130:	d145      	bne.n	80131be <HAL_UART_Abort+0xf6>
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8013132:	6822      	ldr	r2, [r4, #0]
  huart->TxXferCount = 0U;
 8013134:	2300      	movs	r3, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8013136:	210f      	movs	r1, #15
  huart->gState  = HAL_UART_STATE_READY;
 8013138:	2520      	movs	r5, #32
  huart->TxXferCount = 0U;
 801313a:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
  return HAL_OK;
 801313e:	4618      	mov	r0, r3
  huart->RxXferCount = 0U;
 8013140:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8013144:	6211      	str	r1, [r2, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013146:	6991      	ldr	r1, [r2, #24]
 8013148:	f041 0108 	orr.w	r1, r1, #8
 801314c:	6191      	str	r1, [r2, #24]
  huart->gState  = HAL_UART_STATE_READY;
 801314e:	67a5      	str	r5, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8013150:	67e5      	str	r5, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013152:	6623      	str	r3, [r4, #96]	; 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013154:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
}
 8013158:	bd38      	pop	{r3, r4, r5, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801315a:	f103 0208 	add.w	r2, r3, #8
 801315e:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8013162:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013166:	f103 0008 	add.w	r0, r3, #8
 801316a:	e840 2100 	strex	r1, r2, [r0]
 801316e:	2900      	cmp	r1, #0
 8013170:	d1f3      	bne.n	801315a <HAL_UART_Abort+0x92>
    if (huart->hdmatx != NULL)
 8013172:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8013174:	b120      	cbz	r0, 8013180 <HAL_UART_Abort+0xb8>
      huart->hdmatx->XferAbortCallback = NULL;
 8013176:	6501      	str	r1, [r0, #80]	; 0x50
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8013178:	f7f7 faaa 	bl	800a6d0 <HAL_DMA_Abort>
 801317c:	b9a8      	cbnz	r0, 80131aa <HAL_UART_Abort+0xe2>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801317e:	6823      	ldr	r3, [r4, #0]
 8013180:	461a      	mov	r2, r3
 8013182:	e7bf      	b.n	8013104 <HAL_UART_Abort+0x3c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013184:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8013188:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801318c:	e843 2100 	strex	r1, r2, [r3]
 8013190:	2900      	cmp	r1, #0
 8013192:	d0b3      	beq.n	80130fc <HAL_UART_Abort+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013194:	e853 2f00 	ldrex	r2, [r3]
 8013198:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801319c:	e843 2100 	strex	r1, r2, [r3]
 80131a0:	2900      	cmp	r1, #0
 80131a2:	d1ef      	bne.n	8013184 <HAL_UART_Abort+0xbc>
 80131a4:	e7aa      	b.n	80130fc <HAL_UART_Abort+0x34>
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80131a6:	461a      	mov	r2, r3
 80131a8:	e7c4      	b.n	8013134 <HAL_UART_Abort+0x6c>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80131aa:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80131ac:	f7f7 fbdc 	bl	800a968 <HAL_DMA_GetError>
 80131b0:	2820      	cmp	r0, #32
 80131b2:	d1e4      	bne.n	801317e <HAL_UART_Abort+0xb6>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80131b4:	2310      	movs	r3, #16
          return HAL_TIMEOUT;
 80131b6:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80131b8:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
}
 80131bc:	bd38      	pop	{r3, r4, r5, pc}
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80131be:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80131c0:	f7f7 fbd2 	bl	800a968 <HAL_DMA_GetError>
 80131c4:	2820      	cmp	r0, #32
 80131c6:	d1b4      	bne.n	8013132 <HAL_UART_Abort+0x6a>
 80131c8:	e7f4      	b.n	80131b4 <HAL_UART_Abort+0xec>
 80131ca:	bf00      	nop

080131cc <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80131cc:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80131ce:	69c3      	ldr	r3, [r0, #28]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80131d0:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80131d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80131d6:	d018      	beq.n	801320a <UART_DMATransmitCplt+0x3e>
  {
    huart->TxXferCount = 0U;
 80131d8:	2300      	movs	r3, #0
 80131da:	6802      	ldr	r2, [r0, #0]
 80131dc:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80131e0:	f102 0308 	add.w	r3, r2, #8
 80131e4:	e853 3f00 	ldrex	r3, [r3]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80131e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80131ec:	f102 0008 	add.w	r0, r2, #8
 80131f0:	e840 3100 	strex	r1, r3, [r0]
 80131f4:	2900      	cmp	r1, #0
 80131f6:	d1f3      	bne.n	80131e0 <UART_DMATransmitCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80131f8:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80131fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013200:	e842 3100 	strex	r1, r3, [r2]
 8013204:	2900      	cmp	r1, #0
 8013206:	d1f7      	bne.n	80131f8 <UART_DMATransmitCplt+0x2c>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8013208:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 801320a:	f7ee fef5 	bl	8001ff8 <HAL_UART_TxCpltCallback>
}
 801320e:	bd08      	pop	{r3, pc}

08013210 <HAL_UART_TxHalfCpltCallback>:
 8013210:	4770      	bx	lr
 8013212:	bf00      	nop

08013214 <UART_DMATxHalfCplt>:
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8013214:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8013216:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8013218:	f7ff fffa 	bl	8013210 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801321c:	bd08      	pop	{r3, pc}
 801321e:	bf00      	nop

08013220 <HAL_UART_RxHalfCpltCallback>:
 8013220:	4770      	bx	lr
 8013222:	bf00      	nop

08013224 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013224:	6b80      	ldr	r0, [r0, #56]	; 0x38

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8013226:	6802      	ldr	r2, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8013228:	6f81      	ldr	r1, [r0, #120]	; 0x78
{
 801322a:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 801322c:	6fc4      	ldr	r4, [r0, #124]	; 0x7c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 801322e:	6893      	ldr	r3, [r2, #8]
 8013230:	061b      	lsls	r3, r3, #24
 8013232:	d501      	bpl.n	8013238 <UART_DMAError+0x14>
 8013234:	2921      	cmp	r1, #33	; 0x21
 8013236:	d00d      	beq.n	8013254 <UART_DMAError+0x30>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8013238:	6893      	ldr	r3, [r2, #8]
 801323a:	065b      	lsls	r3, r3, #25
 801323c:	d501      	bpl.n	8013242 <UART_DMAError+0x1e>
 801323e:	2c22      	cmp	r4, #34	; 0x22
 8013240:	d016      	beq.n	8013270 <UART_DMAError+0x4c>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8013242:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8013246:	f043 0310 	orr.w	r3, r3, #16
 801324a:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801324e:	f7f2 fe21 	bl	8005e94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013252:	bd10      	pop	{r4, pc}
    huart->TxXferCount = 0U;
 8013254:	2300      	movs	r3, #0
 8013256:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801325a:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 801325e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013262:	e842 3100 	strex	r1, r3, [r2]
 8013266:	2900      	cmp	r1, #0
 8013268:	d1f7      	bne.n	801325a <UART_DMAError+0x36>
  huart->gState = HAL_UART_STATE_READY;
 801326a:	2320      	movs	r3, #32
 801326c:	6783      	str	r3, [r0, #120]	; 0x78
}
 801326e:	e7e3      	b.n	8013238 <UART_DMAError+0x14>
    huart->RxXferCount = 0U;
 8013270:	2300      	movs	r3, #0
 8013272:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8013276:	f7ff fe45 	bl	8012f04 <UART_EndRxTransfer>
 801327a:	e7e2      	b.n	8013242 <UART_DMAError+0x1e>

0801327c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801327c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801327e:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8013280:	2300      	movs	r3, #0
 8013282:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8013286:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801328a:	f7f2 fe03 	bl	8005e94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801328e:	bd08      	pop	{r3, pc}

08013290 <HAL_UART_AbortCpltCallback>:
 8013290:	4770      	bx	lr
 8013292:	bf00      	nop

08013294 <HAL_UART_Abort_IT>:
{
 8013294:	b570      	push	{r4, r5, r6, lr}
 8013296:	6803      	ldr	r3, [r0, #0]
 8013298:	4605      	mov	r5, r0
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801329a:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 801329e:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80132a2:	e843 2100 	strex	r1, r2, [r3]
 80132a6:	2900      	cmp	r1, #0
 80132a8:	d1f7      	bne.n	801329a <HAL_UART_Abort_IT+0x6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80132aa:	f103 0208 	add.w	r2, r3, #8
 80132ae:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80132b2:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80132b6:	f103 0008 	add.w	r0, r3, #8
 80132ba:	e840 2100 	strex	r1, r2, [r0]
 80132be:	2900      	cmp	r1, #0
 80132c0:	d1f3      	bne.n	80132aa <HAL_UART_Abort_IT+0x16>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80132c2:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 80132c4:	2a01      	cmp	r2, #1
 80132c6:	d05e      	beq.n	8013386 <HAL_UART_Abort_IT+0xf2>
  if (huart->hdmatx != NULL)
 80132c8:	6ee8      	ldr	r0, [r5, #108]	; 0x6c
 80132ca:	2800      	cmp	r0, #0
 80132cc:	d071      	beq.n	80133b2 <HAL_UART_Abort_IT+0x11e>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80132ce:	689a      	ldr	r2, [r3, #8]
 80132d0:	461c      	mov	r4, r3
 80132d2:	f012 0280 	ands.w	r2, r2, #128	; 0x80
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 80132d6:	bf18      	it	ne
 80132d8:	4a3b      	ldrne	r2, [pc, #236]	; (80133c8 <HAL_UART_Abort_IT+0x134>)
      huart->hdmatx->XferAbortCallback = NULL;
 80132da:	6502      	str	r2, [r0, #80]	; 0x50
  if (huart->hdmarx != NULL)
 80132dc:	6f29      	ldr	r1, [r5, #112]	; 0x70
 80132de:	b129      	cbz	r1, 80132ec <HAL_UART_Abort_IT+0x58>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80132e0:	689a      	ldr	r2, [r3, #8]
 80132e2:	f012 0240 	ands.w	r2, r2, #64	; 0x40
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 80132e6:	bf18      	it	ne
 80132e8:	4a38      	ldrne	r2, [pc, #224]	; (80133cc <HAL_UART_Abort_IT+0x138>)
      huart->hdmarx->XferAbortCallback = NULL;
 80132ea:	650a      	str	r2, [r1, #80]	; 0x50
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80132ec:	689a      	ldr	r2, [r3, #8]
 80132ee:	0612      	lsls	r2, r2, #24
 80132f0:	d430      	bmi.n	8013354 <HAL_UART_Abort_IT+0xc0>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80132f2:	689a      	ldr	r2, [r3, #8]
 80132f4:	0656      	lsls	r6, r2, #25
 80132f6:	d515      	bpl.n	8013324 <HAL_UART_Abort_IT+0x90>
  uint32_t abortcplt = 1U;
 80132f8:	2401      	movs	r4, #1
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80132fa:	f103 0208 	add.w	r2, r3, #8
 80132fe:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013302:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013306:	f103 0008 	add.w	r0, r3, #8
 801330a:	e840 2600 	strex	r6, r2, [r0]
 801330e:	2e00      	cmp	r6, #0
 8013310:	d1f3      	bne.n	80132fa <HAL_UART_Abort_IT+0x66>
    if (huart->hdmarx != NULL)
 8013312:	2900      	cmp	r1, #0
 8013314:	d04f      	beq.n	80133b6 <HAL_UART_Abort_IT+0x122>
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8013316:	4608      	mov	r0, r1
 8013318:	f7f7 fa22 	bl	800a760 <HAL_DMA_Abort_IT>
 801331c:	b1c0      	cbz	r0, 8013350 <HAL_UART_Abort_IT+0xbc>
        huart->hdmarx->XferAbortCallback = NULL;
 801331e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8013320:	682c      	ldr	r4, [r5, #0]
        huart->hdmarx->XferAbortCallback = NULL;
 8013322:	651e      	str	r6, [r3, #80]	; 0x50
    huart->TxXferCount = 0U;
 8013324:	2300      	movs	r3, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8013326:	220f      	movs	r2, #15
    huart->gState  = HAL_UART_STATE_READY;
 8013328:	2120      	movs	r1, #32
    HAL_UART_AbortCpltCallback(huart);
 801332a:	4628      	mov	r0, r5
    huart->TxXferCount = 0U;
 801332c:	f8a5 3052 	strh.w	r3, [r5, #82]	; 0x52
    huart->RxISR = NULL;
 8013330:	666b      	str	r3, [r5, #100]	; 0x64
    huart->RxXferCount = 0U;
 8013332:	f8a5 305a 	strh.w	r3, [r5, #90]	; 0x5a
    huart->TxISR = NULL;
 8013336:	66ab      	str	r3, [r5, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013338:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801333c:	6222      	str	r2, [r4, #32]
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801333e:	69a2      	ldr	r2, [r4, #24]
 8013340:	f042 0208 	orr.w	r2, r2, #8
 8013344:	61a2      	str	r2, [r4, #24]
    huart->gState  = HAL_UART_STATE_READY;
 8013346:	67a9      	str	r1, [r5, #120]	; 0x78
    huart->RxState = HAL_UART_STATE_READY;
 8013348:	67e9      	str	r1, [r5, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801334a:	662b      	str	r3, [r5, #96]	; 0x60
    HAL_UART_AbortCpltCallback(huart);
 801334c:	f7ff ffa0 	bl	8013290 <HAL_UART_AbortCpltCallback>
}
 8013350:	2000      	movs	r0, #0
 8013352:	bd70      	pop	{r4, r5, r6, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013354:	f103 0208 	add.w	r2, r3, #8
 8013358:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801335c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013360:	f103 0608 	add.w	r6, r3, #8
 8013364:	e846 2400 	strex	r4, r2, [r6]
 8013368:	2c00      	cmp	r4, #0
 801336a:	d1f3      	bne.n	8013354 <HAL_UART_Abort_IT+0xc0>
    if (huart->hdmatx != NULL)
 801336c:	b1e0      	cbz	r0, 80133a8 <HAL_UART_Abort_IT+0x114>
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 801336e:	f7f7 f9f7 	bl	800a760 <HAL_DMA_Abort_IT>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013372:	682b      	ldr	r3, [r5, #0]
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8013374:	b318      	cbz	r0, 80133be <HAL_UART_Abort_IT+0x12a>
        huart->hdmatx->XferAbortCallback = NULL;
 8013376:	6ee9      	ldr	r1, [r5, #108]	; 0x6c
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013378:	689a      	ldr	r2, [r3, #8]
        huart->hdmatx->XferAbortCallback = NULL;
 801337a:	650c      	str	r4, [r1, #80]	; 0x50
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801337c:	461c      	mov	r4, r3
 801337e:	0651      	lsls	r1, r2, #25
 8013380:	d5d0      	bpl.n	8013324 <HAL_UART_Abort_IT+0x90>
  uint32_t abortcplt = 1U;
 8013382:	2401      	movs	r4, #1
 8013384:	e01e      	b.n	80133c4 <HAL_UART_Abort_IT+0x130>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013386:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 801338a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801338e:	e843 2100 	strex	r1, r2, [r3]
 8013392:	2900      	cmp	r1, #0
 8013394:	d098      	beq.n	80132c8 <HAL_UART_Abort_IT+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013396:	e853 2f00 	ldrex	r2, [r3]
 801339a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801339e:	e843 2100 	strex	r1, r2, [r3]
 80133a2:	2900      	cmp	r1, #0
 80133a4:	d1ef      	bne.n	8013386 <HAL_UART_Abort_IT+0xf2>
 80133a6:	e78f      	b.n	80132c8 <HAL_UART_Abort_IT+0x34>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80133a8:	689a      	ldr	r2, [r3, #8]
 80133aa:	461c      	mov	r4, r3
 80133ac:	0652      	lsls	r2, r2, #25
 80133ae:	d5b9      	bpl.n	8013324 <HAL_UART_Abort_IT+0x90>
 80133b0:	e7a2      	b.n	80132f8 <HAL_UART_Abort_IT+0x64>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80133b2:	461c      	mov	r4, r3
 80133b4:	e792      	b.n	80132dc <HAL_UART_Abort_IT+0x48>
  if (abortcplt == 1U)
 80133b6:	2c01      	cmp	r4, #1
 80133b8:	d1ca      	bne.n	8013350 <HAL_UART_Abort_IT+0xbc>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80133ba:	461c      	mov	r4, r3
 80133bc:	e7b2      	b.n	8013324 <HAL_UART_Abort_IT+0x90>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80133be:	689a      	ldr	r2, [r3, #8]
 80133c0:	0650      	lsls	r0, r2, #25
 80133c2:	d5c5      	bpl.n	8013350 <HAL_UART_Abort_IT+0xbc>
 80133c4:	6f29      	ldr	r1, [r5, #112]	; 0x70
 80133c6:	e798      	b.n	80132fa <HAL_UART_Abort_IT+0x66>
 80133c8:	08013411 	.word	0x08013411
 80133cc:	080133d1 	.word	0x080133d1

080133d0 <UART_DMARxAbortCallback>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80133d0:	6b80      	ldr	r0, [r0, #56]	; 0x38

  huart->hdmarx->XferAbortCallback = NULL;
 80133d2:	2100      	movs	r1, #0

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 80133d4:	e9d0 321b 	ldrd	r3, r2, [r0, #108]	; 0x6c
  huart->hdmarx->XferAbortCallback = NULL;
 80133d8:	6511      	str	r1, [r2, #80]	; 0x50
  if (huart->hdmatx != NULL)
 80133da:	b113      	cbz	r3, 80133e2 <UART_DMARxAbortCallback+0x12>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 80133dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80133de:	b103      	cbz	r3, 80133e2 <UART_DMARxAbortCallback+0x12>
 80133e0:	4770      	bx	lr
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0U;
 80133e2:	2300      	movs	r3, #0

  /* Reset errorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80133e4:	6802      	ldr	r2, [r0, #0]
 80133e6:	210f      	movs	r1, #15
{
 80133e8:	b510      	push	{r4, lr}
  huart->TxXferCount = 0U;
 80133ea:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 80133ee:	2420      	movs	r4, #32
  huart->RxXferCount = 0U;
 80133f0:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80133f4:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80133f8:	6211      	str	r1, [r2, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80133fa:	6991      	ldr	r1, [r2, #24]
 80133fc:	f041 0108 	orr.w	r1, r1, #8
 8013400:	6191      	str	r1, [r2, #24]
  huart->gState  = HAL_UART_STATE_READY;
 8013402:	6784      	str	r4, [r0, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8013404:	67c4      	str	r4, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013406:	6603      	str	r3, [r0, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8013408:	f7ff ff42 	bl	8013290 <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801340c:	bd10      	pop	{r4, pc}
 801340e:	bf00      	nop

08013410 <UART_DMATxAbortCallback>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013410:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->hdmatx->XferAbortCallback = NULL;
 8013412:	2100      	movs	r1, #0
  if (huart->hdmarx != NULL)
 8013414:	e9d0 231b 	ldrd	r2, r3, [r0, #108]	; 0x6c
  huart->hdmatx->XferAbortCallback = NULL;
 8013418:	6511      	str	r1, [r2, #80]	; 0x50
  if (huart->hdmarx != NULL)
 801341a:	b113      	cbz	r3, 8013422 <UART_DMATxAbortCallback+0x12>
    if (huart->hdmarx->XferAbortCallback != NULL)
 801341c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801341e:	b103      	cbz	r3, 8013422 <UART_DMATxAbortCallback+0x12>
 8013420:	4770      	bx	lr
{
 8013422:	b510      	push	{r4, lr}
  huart->TxXferCount = 0U;
 8013424:	2300      	movs	r3, #0
  huart->gState  = HAL_UART_STATE_READY;
 8013426:	2220      	movs	r2, #32
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8013428:	6801      	ldr	r1, [r0, #0]
 801342a:	240f      	movs	r4, #15
  huart->TxXferCount = 0U;
 801342c:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  huart->RxXferCount = 0U;
 8013430:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013434:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8013438:	620c      	str	r4, [r1, #32]
  huart->gState  = HAL_UART_STATE_READY;
 801343a:	6782      	str	r2, [r0, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 801343c:	67c2      	str	r2, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801343e:	6603      	str	r3, [r0, #96]	; 0x60
  HAL_UART_AbortCpltCallback(huart);
 8013440:	f7ff ff26 	bl	8013290 <HAL_UART_AbortCpltCallback>
}
 8013444:	bd10      	pop	{r4, pc}
 8013446:	bf00      	nop

08013448 <HAL_UARTEx_RxEventCallback>:
}
 8013448:	4770      	bx	lr
 801344a:	bf00      	nop

0801344c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 801344c:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801344e:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8013450:	2b22      	cmp	r3, #34	; 0x22
 8013452:	d005      	beq.n	8013460 <UART_RxISR_8BIT+0x14>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013454:	6802      	ldr	r2, [r0, #0]
 8013456:	6993      	ldr	r3, [r2, #24]
 8013458:	f043 0308 	orr.w	r3, r3, #8
 801345c:	6193      	str	r3, [r2, #24]
  }
}
 801345e:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8013460:	6803      	ldr	r3, [r0, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8013462:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8013466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8013468:	6d42      	ldr	r2, [r0, #84]	; 0x54
 801346a:	400b      	ands	r3, r1
 801346c:	7013      	strb	r3, [r2, #0]
    huart->RxXferCount--;
 801346e:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
    huart->pRxBuffPtr++;
 8013472:	6d42      	ldr	r2, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8013474:	3b01      	subs	r3, #1
    huart->pRxBuffPtr++;
 8013476:	3201      	adds	r2, #1
    huart->RxXferCount--;
 8013478:	b29b      	uxth	r3, r3
    huart->pRxBuffPtr++;
 801347a:	6542      	str	r2, [r0, #84]	; 0x54
    huart->RxXferCount--;
 801347c:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 8013480:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 8013484:	b29b      	uxth	r3, r3
 8013486:	2b00      	cmp	r3, #0
 8013488:	d1e9      	bne.n	801345e <UART_RxISR_8BIT+0x12>
 801348a:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801348c:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8013490:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013494:	e843 2100 	strex	r1, r2, [r3]
 8013498:	2900      	cmp	r1, #0
 801349a:	d1f7      	bne.n	801348c <UART_RxISR_8BIT+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801349c:	f103 0208 	add.w	r2, r3, #8
 80134a0:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80134a4:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80134a8:	f103 0c08 	add.w	ip, r3, #8
 80134ac:	e84c 2100 	strex	r1, r2, [ip]
 80134b0:	2900      	cmp	r1, #0
 80134b2:	d1f3      	bne.n	801349c <UART_RxISR_8BIT+0x50>
      huart->RxState = HAL_UART_STATE_READY;
 80134b4:	2220      	movs	r2, #32
      huart->RxISR = NULL;
 80134b6:	6641      	str	r1, [r0, #100]	; 0x64
      huart->RxState = HAL_UART_STATE_READY;
 80134b8:	67c2      	str	r2, [r0, #124]	; 0x7c
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80134ba:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80134bc:	2a01      	cmp	r2, #1
 80134be:	d112      	bne.n	80134e6 <UART_RxISR_8BIT+0x9a>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80134c0:	6601      	str	r1, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80134c2:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80134c6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80134ca:	e843 2100 	strex	r1, r2, [r3]
 80134ce:	2900      	cmp	r1, #0
 80134d0:	d1f7      	bne.n	80134c2 <UART_RxISR_8BIT+0x76>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80134d2:	69da      	ldr	r2, [r3, #28]
 80134d4:	06d2      	lsls	r2, r2, #27
 80134d6:	d501      	bpl.n	80134dc <UART_RxISR_8BIT+0x90>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80134d8:	2210      	movs	r2, #16
 80134da:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80134dc:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 80134e0:	f7ff ffb2 	bl	8013448 <HAL_UARTEx_RxEventCallback>
}
 80134e4:	bd08      	pop	{r3, pc}
        HAL_UART_RxCpltCallback(huart);
 80134e6:	f7f2 fc5f 	bl	8005da8 <HAL_UART_RxCpltCallback>
}
 80134ea:	bd08      	pop	{r3, pc}

080134ec <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80134ec:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80134ee:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80134f0:	2b22      	cmp	r3, #34	; 0x22
 80134f2:	d005      	beq.n	8013500 <UART_RxISR_16BIT+0x14>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80134f4:	6802      	ldr	r2, [r0, #0]
 80134f6:	6993      	ldr	r3, [r2, #24]
 80134f8:	f043 0308 	orr.w	r3, r3, #8
 80134fc:	6193      	str	r3, [r2, #24]
  }
}
 80134fe:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8013500:	6803      	ldr	r3, [r0, #0]
    *tmp = (uint16_t)(uhdata & uhMask);
 8013502:	f8b0 c05c 	ldrh.w	ip, [r0, #92]	; 0x5c
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8013506:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 8013508:	6d41      	ldr	r1, [r0, #84]	; 0x54
 801350a:	ea02 020c 	and.w	r2, r2, ip
 801350e:	f821 2b02 	strh.w	r2, [r1], #2
    huart->RxXferCount--;
 8013512:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
    huart->pRxBuffPtr += 2U;
 8013516:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8013518:	3a01      	subs	r2, #1
 801351a:	b292      	uxth	r2, r2
 801351c:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 8013520:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 8013524:	b292      	uxth	r2, r2
 8013526:	2a00      	cmp	r2, #0
 8013528:	d1e9      	bne.n	80134fe <UART_RxISR_16BIT+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801352a:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801352e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013532:	e843 2100 	strex	r1, r2, [r3]
 8013536:	2900      	cmp	r1, #0
 8013538:	d1f7      	bne.n	801352a <UART_RxISR_16BIT+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801353a:	f103 0208 	add.w	r2, r3, #8
 801353e:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013542:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013546:	f103 0c08 	add.w	ip, r3, #8
 801354a:	e84c 2100 	strex	r1, r2, [ip]
 801354e:	2900      	cmp	r1, #0
 8013550:	d1f3      	bne.n	801353a <UART_RxISR_16BIT+0x4e>
      huart->RxState = HAL_UART_STATE_READY;
 8013552:	2220      	movs	r2, #32
      huart->RxISR = NULL;
 8013554:	6641      	str	r1, [r0, #100]	; 0x64
      huart->RxState = HAL_UART_STATE_READY;
 8013556:	67c2      	str	r2, [r0, #124]	; 0x7c
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013558:	6e02      	ldr	r2, [r0, #96]	; 0x60
 801355a:	2a01      	cmp	r2, #1
 801355c:	d112      	bne.n	8013584 <UART_RxISR_16BIT+0x98>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801355e:	6601      	str	r1, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013560:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013564:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013568:	e843 2100 	strex	r1, r2, [r3]
 801356c:	2900      	cmp	r1, #0
 801356e:	d1f7      	bne.n	8013560 <UART_RxISR_16BIT+0x74>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8013570:	69da      	ldr	r2, [r3, #28]
 8013572:	06d2      	lsls	r2, r2, #27
 8013574:	d501      	bpl.n	801357a <UART_RxISR_16BIT+0x8e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013576:	2210      	movs	r2, #16
 8013578:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801357a:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 801357e:	f7ff ff63 	bl	8013448 <HAL_UARTEx_RxEventCallback>
}
 8013582:	bd08      	pop	{r3, pc}
        HAL_UART_RxCpltCallback(huart);
 8013584:	f7f2 fc10 	bl	8005da8 <HAL_UART_RxCpltCallback>
}
 8013588:	bd08      	pop	{r3, pc}
 801358a:	bf00      	nop

0801358c <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801358c:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 801358e:	b508      	push	{r3, lr}
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013590:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8013592:	2b01      	cmp	r3, #1
 8013594:	d002      	beq.n	801359c <UART_DMARxHalfCplt+0x10>
    HAL_UART_RxHalfCpltCallback(huart);
 8013596:	f7ff fe43 	bl	8013220 <HAL_UART_RxHalfCpltCallback>
}
 801359a:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 801359c:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 80135a0:	0849      	lsrs	r1, r1, #1
 80135a2:	f7ff ff51 	bl	8013448 <HAL_UARTEx_RxEventCallback>
}
 80135a6:	bd08      	pop	{r3, pc}

080135a8 <UART_DMAReceiveCplt>:
{
 80135a8:	b508      	push	{r3, lr}
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80135aa:	69c3      	ldr	r3, [r0, #28]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80135ac:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80135ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80135b2:	d028      	beq.n	8013606 <UART_DMAReceiveCplt+0x5e>
    huart->RxXferCount = 0U;
 80135b4:	2200      	movs	r2, #0
 80135b6:	6803      	ldr	r3, [r0, #0]
 80135b8:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80135bc:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80135c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80135c4:	e843 2100 	strex	r1, r2, [r3]
 80135c8:	2900      	cmp	r1, #0
 80135ca:	d1f7      	bne.n	80135bc <UART_DMAReceiveCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80135cc:	f103 0208 	add.w	r2, r3, #8
 80135d0:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80135d4:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80135d8:	f103 0c08 	add.w	ip, r3, #8
 80135dc:	e84c 2100 	strex	r1, r2, [ip]
 80135e0:	2900      	cmp	r1, #0
 80135e2:	d1f3      	bne.n	80135cc <UART_DMAReceiveCplt+0x24>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80135e4:	f103 0208 	add.w	r2, r3, #8
 80135e8:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80135ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80135f0:	f103 0c08 	add.w	ip, r3, #8
 80135f4:	e84c 2100 	strex	r1, r2, [ip]
 80135f8:	2900      	cmp	r1, #0
 80135fa:	d1f3      	bne.n	80135e4 <UART_DMAReceiveCplt+0x3c>
    huart->RxState = HAL_UART_STATE_READY;
 80135fc:	2220      	movs	r2, #32
 80135fe:	67c2      	str	r2, [r0, #124]	; 0x7c
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013600:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8013602:	2a01      	cmp	r2, #1
 8013604:	d005      	beq.n	8013612 <UART_DMAReceiveCplt+0x6a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013606:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8013608:	2b01      	cmp	r3, #1
 801360a:	d013      	beq.n	8013634 <UART_DMAReceiveCplt+0x8c>
    HAL_UART_RxCpltCallback(huart);
 801360c:	f7f2 fbcc 	bl	8005da8 <HAL_UART_RxCpltCallback>
}
 8013610:	bd08      	pop	{r3, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013612:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013616:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801361a:	e843 2100 	strex	r1, r2, [r3]
 801361e:	2900      	cmp	r1, #0
 8013620:	d0f1      	beq.n	8013606 <UART_DMAReceiveCplt+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013622:	e853 2f00 	ldrex	r2, [r3]
 8013626:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801362a:	e843 2100 	strex	r1, r2, [r3]
 801362e:	2900      	cmp	r1, #0
 8013630:	d1ef      	bne.n	8013612 <UART_DMAReceiveCplt+0x6a>
 8013632:	e7e8      	b.n	8013606 <UART_DMAReceiveCplt+0x5e>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013634:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 8013638:	f7ff ff06 	bl	8013448 <HAL_UARTEx_RxEventCallback>
}
 801363c:	bd08      	pop	{r3, pc}
 801363e:	bf00      	nop

08013640 <HAL_UARTEx_WakeupCallback>:
}
 8013640:	4770      	bx	lr
 8013642:	bf00      	nop

08013644 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8013644:	6803      	ldr	r3, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8013646:	f640 0c0f 	movw	ip, #2063	; 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 801364a:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 801364c:	6819      	ldr	r1, [r3, #0]
  if (errorflags == 0U)
 801364e:	ea12 0f0c 	tst.w	r2, ip
{
 8013652:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013656:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8013658:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 801365a:	d17d      	bne.n	8013758 <HAL_UART_IRQHandler+0x114>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 801365c:	0697      	lsls	r7, r2, #26
 801365e:	d502      	bpl.n	8013666 <HAL_UART_IRQHandler+0x22>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8013660:	068e      	lsls	r6, r1, #26
 8013662:	f100 80f4 	bmi.w	801384e <HAL_UART_IRQHandler+0x20a>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013666:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8013668:	2801      	cmp	r0, #1
 801366a:	d024      	beq.n	80136b6 <HAL_UART_IRQHandler+0x72>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 801366c:	02d0      	lsls	r0, r2, #11
 801366e:	d502      	bpl.n	8013676 <HAL_UART_IRQHandler+0x32>
 8013670:	026f      	lsls	r7, r5, #9
 8013672:	f100 80f1 	bmi.w	8013858 <HAL_UART_IRQHandler+0x214>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8013676:	0616      	lsls	r6, r2, #24
 8013678:	d414      	bmi.n	80136a4 <HAL_UART_IRQHandler+0x60>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 801367a:	0650      	lsls	r0, r2, #25
 801367c:	d501      	bpl.n	8013682 <HAL_UART_IRQHandler+0x3e>
 801367e:	064a      	lsls	r2, r1, #25
 8013680:	d401      	bmi.n	8013686 <HAL_UART_IRQHandler+0x42>
}
 8013682:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013686:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801368a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801368e:	e843 2100 	strex	r1, r2, [r3]
 8013692:	2900      	cmp	r1, #0
 8013694:	d1f7      	bne.n	8013686 <HAL_UART_IRQHandler+0x42>
  huart->gState = HAL_UART_STATE_READY;
 8013696:	2320      	movs	r3, #32
  HAL_UART_TxCpltCallback(huart);
 8013698:	4620      	mov	r0, r4
  huart->TxISR = NULL;
 801369a:	66a1      	str	r1, [r4, #104]	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 801369c:	67a3      	str	r3, [r4, #120]	; 0x78
  HAL_UART_TxCpltCallback(huart);
 801369e:	f7ee fcab 	bl	8001ff8 <HAL_UART_TxCpltCallback>
}
 80136a2:	e7ee      	b.n	8013682 <HAL_UART_IRQHandler+0x3e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80136a4:	060d      	lsls	r5, r1, #24
 80136a6:	d5e8      	bpl.n	801367a <HAL_UART_IRQHandler+0x36>
    if (huart->TxISR != NULL)
 80136a8:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	d0e9      	beq.n	8013682 <HAL_UART_IRQHandler+0x3e>
      huart->TxISR(huart);
 80136ae:	4620      	mov	r0, r4
}
 80136b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 80136b4:	4718      	bx	r3
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80136b6:	06d7      	lsls	r7, r2, #27
 80136b8:	d5d8      	bpl.n	801366c <HAL_UART_IRQHandler+0x28>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80136ba:	06ce      	lsls	r6, r1, #27
 80136bc:	d5d6      	bpl.n	801366c <HAL_UART_IRQHandler+0x28>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80136be:	2210      	movs	r2, #16
 80136c0:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80136c2:	689a      	ldr	r2, [r3, #8]
 80136c4:	0655      	lsls	r5, r2, #25
 80136c6:	f140 80d9 	bpl.w	801387c <HAL_UART_IRQHandler+0x238>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80136ca:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80136cc:	6802      	ldr	r2, [r0, #0]
 80136ce:	6852      	ldr	r2, [r2, #4]
 80136d0:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 80136d2:	2a00      	cmp	r2, #0
 80136d4:	d0d5      	beq.n	8013682 <HAL_UART_IRQHandler+0x3e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80136d6:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 80136da:	4291      	cmp	r1, r2
 80136dc:	d9d1      	bls.n	8013682 <HAL_UART_IRQHandler+0x3e>
        huart->RxXferCount = nb_remaining_rx_data;
 80136de:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80136e2:	69c2      	ldr	r2, [r0, #28]
 80136e4:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80136e8:	d02e      	beq.n	8013748 <HAL_UART_IRQHandler+0x104>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80136ea:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80136ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80136f2:	e843 2100 	strex	r1, r2, [r3]
 80136f6:	2900      	cmp	r1, #0
 80136f8:	d1f7      	bne.n	80136ea <HAL_UART_IRQHandler+0xa6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80136fa:	f103 0208 	add.w	r2, r3, #8
 80136fe:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013702:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013706:	f103 0508 	add.w	r5, r3, #8
 801370a:	e845 2100 	strex	r1, r2, [r5]
 801370e:	2900      	cmp	r1, #0
 8013710:	d1f3      	bne.n	80136fa <HAL_UART_IRQHandler+0xb6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013712:	f103 0208 	add.w	r2, r3, #8
 8013716:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801371a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801371e:	f103 0508 	add.w	r5, r3, #8
 8013722:	e845 2100 	strex	r1, r2, [r5]
 8013726:	2900      	cmp	r1, #0
 8013728:	d1f3      	bne.n	8013712 <HAL_UART_IRQHandler+0xce>
          huart->RxState = HAL_UART_STATE_READY;
 801372a:	2220      	movs	r2, #32
 801372c:	67e2      	str	r2, [r4, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801372e:	6621      	str	r1, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013730:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013734:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013738:	e843 2100 	strex	r1, r2, [r3]
 801373c:	2900      	cmp	r1, #0
 801373e:	d1f7      	bne.n	8013730 <HAL_UART_IRQHandler+0xec>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8013740:	f7f6 ffc6 	bl	800a6d0 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8013744:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8013748:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 801374c:	4620      	mov	r0, r4
 801374e:	1ac9      	subs	r1, r1, r3
 8013750:	b289      	uxth	r1, r1
 8013752:	f7ff fe79 	bl	8013448 <HAL_UARTEx_RxEventCallback>
 8013756:	e794      	b.n	8013682 <HAL_UART_IRQHandler+0x3e>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8013758:	4864      	ldr	r0, [pc, #400]	; (80138ec <HAL_UART_IRQHandler+0x2a8>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 801375a:	f005 0601 	and.w	r6, r5, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 801375e:	4008      	ands	r0, r1
 8013760:	4330      	orrs	r0, r6
 8013762:	d080      	beq.n	8013666 <HAL_UART_IRQHandler+0x22>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8013764:	07d5      	lsls	r5, r2, #31
 8013766:	461f      	mov	r7, r3
 8013768:	d509      	bpl.n	801377e <HAL_UART_IRQHandler+0x13a>
 801376a:	05c8      	lsls	r0, r1, #23
 801376c:	d507      	bpl.n	801377e <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801376e:	2001      	movs	r0, #1
 8013770:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8013772:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8013776:	f040 0001 	orr.w	r0, r0, #1
 801377a:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801377e:	0795      	lsls	r5, r2, #30
 8013780:	d560      	bpl.n	8013844 <HAL_UART_IRQHandler+0x200>
 8013782:	b18e      	cbz	r6, 80137a8 <HAL_UART_IRQHandler+0x164>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8013784:	2002      	movs	r0, #2
 8013786:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8013788:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 801378c:	f040 0004 	orr.w	r0, r0, #4
 8013790:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013794:	0750      	lsls	r0, r2, #29
 8013796:	d507      	bpl.n	80137a8 <HAL_UART_IRQHandler+0x164>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8013798:	2004      	movs	r0, #4
 801379a:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 801379c:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 80137a0:	f040 0002 	orr.w	r0, r0, #2
 80137a4:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_ORE) != 0U)
 80137a8:	0710      	lsls	r0, r2, #28
 80137aa:	d50b      	bpl.n	80137c4 <HAL_UART_IRQHandler+0x180>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80137ac:	f001 0020 	and.w	r0, r1, #32
 80137b0:	4330      	orrs	r0, r6
 80137b2:	d007      	beq.n	80137c4 <HAL_UART_IRQHandler+0x180>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80137b4:	2008      	movs	r0, #8
 80137b6:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80137b8:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 80137bc:	f040 0008 	orr.w	r0, r0, #8
 80137c0:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80137c4:	0516      	lsls	r6, r2, #20
 80137c6:	d50a      	bpl.n	80137de <HAL_UART_IRQHandler+0x19a>
 80137c8:	014d      	lsls	r5, r1, #5
 80137ca:	d508      	bpl.n	80137de <HAL_UART_IRQHandler+0x19a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80137cc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80137d0:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80137d2:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80137d6:	f043 0320 	orr.w	r3, r3, #32
 80137da:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80137de:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80137e2:	2b00      	cmp	r3, #0
 80137e4:	f43f af4d 	beq.w	8013682 <HAL_UART_IRQHandler+0x3e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80137e8:	0690      	lsls	r0, r2, #26
 80137ea:	d501      	bpl.n	80137f0 <HAL_UART_IRQHandler+0x1ac>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80137ec:	0689      	lsls	r1, r1, #26
 80137ee:	d43e      	bmi.n	801386e <HAL_UART_IRQHandler+0x22a>
      errorcode = huart->ErrorCode;
 80137f0:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
        UART_EndRxTransfer(huart);
 80137f4:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80137f6:	68bb      	ldr	r3, [r7, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80137f8:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80137fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013800:	431d      	orrs	r5, r3
 8013802:	d06e      	beq.n	80138e2 <HAL_UART_IRQHandler+0x29e>
        UART_EndRxTransfer(huart);
 8013804:	f7ff fb7e 	bl	8012f04 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013808:	6823      	ldr	r3, [r4, #0]
 801380a:	689a      	ldr	r2, [r3, #8]
 801380c:	0652      	lsls	r2, r2, #25
 801380e:	d52a      	bpl.n	8013866 <HAL_UART_IRQHandler+0x222>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013810:	f103 0208 	add.w	r2, r3, #8
 8013814:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013818:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801381c:	f103 0008 	add.w	r0, r3, #8
 8013820:	e840 2100 	strex	r1, r2, [r0]
 8013824:	2900      	cmp	r1, #0
 8013826:	d1f3      	bne.n	8013810 <HAL_UART_IRQHandler+0x1cc>
          if (huart->hdmarx != NULL)
 8013828:	6f20      	ldr	r0, [r4, #112]	; 0x70
 801382a:	b1e0      	cbz	r0, 8013866 <HAL_UART_IRQHandler+0x222>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 801382c:	4b30      	ldr	r3, [pc, #192]	; (80138f0 <HAL_UART_IRQHandler+0x2ac>)
 801382e:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8013830:	f7f6 ff96 	bl	800a760 <HAL_DMA_Abort_IT>
 8013834:	2800      	cmp	r0, #0
 8013836:	f43f af24 	beq.w	8013682 <HAL_UART_IRQHandler+0x3e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801383a:	6f20      	ldr	r0, [r4, #112]	; 0x70
}
 801383c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8013840:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8013842:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013844:	0755      	lsls	r5, r2, #29
 8013846:	d5af      	bpl.n	80137a8 <HAL_UART_IRQHandler+0x164>
 8013848:	2e00      	cmp	r6, #0
 801384a:	d1a5      	bne.n	8013798 <HAL_UART_IRQHandler+0x154>
 801384c:	e7ac      	b.n	80137a8 <HAL_UART_IRQHandler+0x164>
      if (huart->RxISR != NULL)
 801384e:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8013850:	2b00      	cmp	r3, #0
 8013852:	f47f af2d 	bne.w	80136b0 <HAL_UART_IRQHandler+0x6c>
 8013856:	e714      	b.n	8013682 <HAL_UART_IRQHandler+0x3e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8013858:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 801385c:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 801385e:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8013860:	f7ff feee 	bl	8013640 <HAL_UARTEx_WakeupCallback>
    return;
 8013864:	e70d      	b.n	8013682 <HAL_UART_IRQHandler+0x3e>
            HAL_UART_ErrorCallback(huart);
 8013866:	4620      	mov	r0, r4
 8013868:	f7f2 fb14 	bl	8005e94 <HAL_UART_ErrorCallback>
 801386c:	e709      	b.n	8013682 <HAL_UART_IRQHandler+0x3e>
        if (huart->RxISR != NULL)
 801386e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013870:	2b00      	cmp	r3, #0
 8013872:	d0bd      	beq.n	80137f0 <HAL_UART_IRQHandler+0x1ac>
          huart->RxISR(huart);
 8013874:	4620      	mov	r0, r4
 8013876:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8013878:	6827      	ldr	r7, [r4, #0]
 801387a:	e7b9      	b.n	80137f0 <HAL_UART_IRQHandler+0x1ac>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 801387c:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 8013880:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
      if ((huart->RxXferCount > 0U)
 8013884:	f8b4 205a 	ldrh.w	r2, [r4, #90]	; 0x5a
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8013888:	1a09      	subs	r1, r1, r0
      if ((huart->RxXferCount > 0U)
 801388a:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 801388c:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 801388e:	2900      	cmp	r1, #0
 8013890:	f43f aef7 	beq.w	8013682 <HAL_UART_IRQHandler+0x3e>
 8013894:	2a00      	cmp	r2, #0
 8013896:	f43f aef4 	beq.w	8013682 <HAL_UART_IRQHandler+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801389a:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801389e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80138a2:	e843 2000 	strex	r0, r2, [r3]
 80138a6:	2800      	cmp	r0, #0
 80138a8:	d1f7      	bne.n	801389a <HAL_UART_IRQHandler+0x256>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80138aa:	f103 0208 	add.w	r2, r3, #8
 80138ae:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80138b2:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80138b6:	f103 0508 	add.w	r5, r3, #8
 80138ba:	e845 2000 	strex	r0, r2, [r5]
 80138be:	2800      	cmp	r0, #0
 80138c0:	d1f3      	bne.n	80138aa <HAL_UART_IRQHandler+0x266>
        huart->RxState = HAL_UART_STATE_READY;
 80138c2:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 80138c4:	6660      	str	r0, [r4, #100]	; 0x64
        huart->RxState = HAL_UART_STATE_READY;
 80138c6:	67e2      	str	r2, [r4, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80138c8:	6620      	str	r0, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80138ca:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80138ce:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80138d2:	e843 2000 	strex	r0, r2, [r3]
 80138d6:	2800      	cmp	r0, #0
 80138d8:	d1f7      	bne.n	80138ca <HAL_UART_IRQHandler+0x286>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80138da:	4620      	mov	r0, r4
 80138dc:	f7ff fdb4 	bl	8013448 <HAL_UARTEx_RxEventCallback>
 80138e0:	e6cf      	b.n	8013682 <HAL_UART_IRQHandler+0x3e>
        HAL_UART_ErrorCallback(huart);
 80138e2:	f7f2 fad7 	bl	8005e94 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80138e6:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
 80138ea:	e6ca      	b.n	8013682 <HAL_UART_IRQHandler+0x3e>
 80138ec:	04000120 	.word	0x04000120
 80138f0:	0801327d 	.word	0x0801327d

080138f4 <UART_SetConfig>:
{
 80138f4:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80138f6:	6842      	ldr	r2, [r0, #4]
{
 80138f8:	4604      	mov	r4, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80138fa:	4bac      	ldr	r3, [pc, #688]	; (8013bac <UART_SetConfig+0x2b8>)
 80138fc:	429a      	cmp	r2, r3
 80138fe:	f200 80bb 	bhi.w	8013a78 <UART_SetConfig+0x184>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8013902:	68a3      	ldr	r3, [r4, #8]
 8013904:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 8013908:	d002      	beq.n	8013910 <UART_SetConfig+0x1c>
 801390a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 801390e:	d179      	bne.n	8013a04 <UART_SetConfig+0x110>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8013910:	68e3      	ldr	r3, [r4, #12]
 8013912:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8013916:	d17e      	bne.n	8013a16 <UART_SetConfig+0x122>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8013918:	6a23      	ldr	r3, [r4, #32]
 801391a:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 801391e:	f040 8084 	bne.w	8013a2a <UART_SetConfig+0x136>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8013922:	6923      	ldr	r3, [r4, #16]
 8013924:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8013928:	d002      	beq.n	8013930 <UART_SetConfig+0x3c>
 801392a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 801392e:	d163      	bne.n	80139f8 <UART_SetConfig+0x104>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8013930:	6963      	ldr	r3, [r4, #20]
 8013932:	f033 020c 	bics.w	r2, r3, #12
 8013936:	d146      	bne.n	80139c6 <UART_SetConfig+0xd2>
 8013938:	2b00      	cmp	r3, #0
 801393a:	d044      	beq.n	80139c6 <UART_SetConfig+0xd2>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 801393c:	69a3      	ldr	r3, [r4, #24]
 801393e:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 8013942:	d149      	bne.n	80139d8 <UART_SetConfig+0xe4>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8013944:	69e0      	ldr	r0, [r4, #28]
 8013946:	f430 4300 	bics.w	r3, r0, #32768	; 0x8000
 801394a:	d14e      	bne.n	80139ea <UART_SetConfig+0xf6>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801394c:	6921      	ldr	r1, [r4, #16]
 801394e:	68a2      	ldr	r2, [r4, #8]
 8013950:	6823      	ldr	r3, [r4, #0]
 8013952:	430a      	orrs	r2, r1
 8013954:	6961      	ldr	r1, [r4, #20]
 8013956:	681d      	ldr	r5, [r3, #0]
 8013958:	430a      	orrs	r2, r1
 801395a:	4995      	ldr	r1, [pc, #596]	; (8013bb0 <UART_SetConfig+0x2bc>)
 801395c:	4029      	ands	r1, r5
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801395e:	68e5      	ldr	r5, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8013960:	430a      	orrs	r2, r1
 8013962:	4302      	orrs	r2, r0
 8013964:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8013966:	6859      	ldr	r1, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8013968:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801396a:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 801396e:	4329      	orrs	r1, r5
 8013970:	6059      	str	r1, [r3, #4]
  tmpreg |= huart->Init.OneBitSampling;
 8013972:	6a21      	ldr	r1, [r4, #32]
 8013974:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8013976:	6899      	ldr	r1, [r3, #8]
 8013978:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 801397c:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 801397e:	498d      	ldr	r1, [pc, #564]	; (8013bb4 <UART_SetConfig+0x2c0>)
 8013980:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8013982:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8013984:	d07e      	beq.n	8013a84 <UART_SetConfig+0x190>
 8013986:	4a8c      	ldr	r2, [pc, #560]	; (8013bb8 <UART_SetConfig+0x2c4>)
 8013988:	4293      	cmp	r3, r2
 801398a:	d054      	beq.n	8013a36 <UART_SetConfig+0x142>
 801398c:	4a8b      	ldr	r2, [pc, #556]	; (8013bbc <UART_SetConfig+0x2c8>)
 801398e:	4293      	cmp	r3, r2
 8013990:	f000 812a 	beq.w	8013be8 <UART_SetConfig+0x2f4>
 8013994:	4a8a      	ldr	r2, [pc, #552]	; (8013bc0 <UART_SetConfig+0x2cc>)
 8013996:	4293      	cmp	r3, r2
 8013998:	f000 8137 	beq.w	8013c0a <UART_SetConfig+0x316>
 801399c:	4a89      	ldr	r2, [pc, #548]	; (8013bc4 <UART_SetConfig+0x2d0>)
 801399e:	4293      	cmp	r3, r2
 80139a0:	f000 809e 	beq.w	8013ae0 <UART_SetConfig+0x1ec>
 80139a4:	4a88      	ldr	r2, [pc, #544]	; (8013bc8 <UART_SetConfig+0x2d4>)
 80139a6:	4293      	cmp	r3, r2
 80139a8:	f000 80d1 	beq.w	8013b4e <UART_SetConfig+0x25a>
 80139ac:	4a87      	ldr	r2, [pc, #540]	; (8013bcc <UART_SetConfig+0x2d8>)
 80139ae:	4293      	cmp	r3, r2
 80139b0:	f000 8151 	beq.w	8013c56 <UART_SetConfig+0x362>
 80139b4:	4a86      	ldr	r2, [pc, #536]	; (8013bd0 <UART_SetConfig+0x2dc>)
 80139b6:	4293      	cmp	r3, r2
 80139b8:	f000 8164 	beq.w	8013c84 <UART_SetConfig+0x390>
    switch (clocksource)
 80139bc:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 80139be:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 80139c0:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
}
 80139c4:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_UART_MODE(huart->Init.Mode));
 80139c6:	f640 3176 	movw	r1, #2934	; 0xb76
 80139ca:	4882      	ldr	r0, [pc, #520]	; (8013bd4 <UART_SetConfig+0x2e0>)
 80139cc:	f7f1 ff0a 	bl	80057e4 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 80139d0:	69a3      	ldr	r3, [r4, #24]
 80139d2:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 80139d6:	d0b5      	beq.n	8013944 <UART_SetConfig+0x50>
 80139d8:	487e      	ldr	r0, [pc, #504]	; (8013bd4 <UART_SetConfig+0x2e0>)
 80139da:	f640 3177 	movw	r1, #2935	; 0xb77
 80139de:	f7f1 ff01 	bl	80057e4 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 80139e2:	69e0      	ldr	r0, [r4, #28]
 80139e4:	f430 4300 	bics.w	r3, r0, #32768	; 0x8000
 80139e8:	d0b0      	beq.n	801394c <UART_SetConfig+0x58>
 80139ea:	487a      	ldr	r0, [pc, #488]	; (8013bd4 <UART_SetConfig+0x2e0>)
 80139ec:	f640 3178 	movw	r1, #2936	; 0xb78
 80139f0:	f7f1 fef8 	bl	80057e4 <assert_failed>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80139f4:	69e0      	ldr	r0, [r4, #28]
 80139f6:	e7a9      	b.n	801394c <UART_SetConfig+0x58>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 80139f8:	f640 3175 	movw	r1, #2933	; 0xb75
 80139fc:	4875      	ldr	r0, [pc, #468]	; (8013bd4 <UART_SetConfig+0x2e0>)
 80139fe:	f7f1 fef1 	bl	80057e4 <assert_failed>
 8013a02:	e795      	b.n	8013930 <UART_SetConfig+0x3c>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8013a04:	f640 3171 	movw	r1, #2929	; 0xb71
 8013a08:	4872      	ldr	r0, [pc, #456]	; (8013bd4 <UART_SetConfig+0x2e0>)
 8013a0a:	f7f1 feeb 	bl	80057e4 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8013a0e:	68e3      	ldr	r3, [r4, #12]
 8013a10:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8013a14:	d080      	beq.n	8013918 <UART_SetConfig+0x24>
 8013a16:	f640 3172 	movw	r1, #2930	; 0xb72
 8013a1a:	486e      	ldr	r0, [pc, #440]	; (8013bd4 <UART_SetConfig+0x2e0>)
 8013a1c:	f7f1 fee2 	bl	80057e4 <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8013a20:	6a23      	ldr	r3, [r4, #32]
 8013a22:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8013a26:	f43f af7c 	beq.w	8013922 <UART_SetConfig+0x2e>
 8013a2a:	f640 3173 	movw	r1, #2931	; 0xb73
 8013a2e:	4869      	ldr	r0, [pc, #420]	; (8013bd4 <UART_SetConfig+0x2e0>)
 8013a30:	f7f1 fed8 	bl	80057e4 <assert_failed>
 8013a34:	e775      	b.n	8013922 <UART_SetConfig+0x2e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8013a36:	4b68      	ldr	r3, [pc, #416]	; (8013bd8 <UART_SetConfig+0x2e4>)
 8013a38:	4a68      	ldr	r2, [pc, #416]	; (8013bdc <UART_SetConfig+0x2e8>)
 8013a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013a3e:	f003 030c 	and.w	r3, r3, #12
 8013a42:	5cd3      	ldrb	r3, [r2, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8013a44:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8013a48:	d033      	beq.n	8013ab2 <UART_SetConfig+0x1be>
    switch (clocksource)
 8013a4a:	2b08      	cmp	r3, #8
 8013a4c:	d8b6      	bhi.n	80139bc <UART_SetConfig+0xc8>
 8013a4e:	a201      	add	r2, pc, #4	; (adr r2, 8013a54 <UART_SetConfig+0x160>)
 8013a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013a54:	08013b0f 	.word	0x08013b0f
 8013a58:	08013a9b 	.word	0x08013a9b
 8013a5c:	08013b65 	.word	0x08013b65
 8013a60:	080139bd 	.word	0x080139bd
 8013a64:	08013b03 	.word	0x08013b03
 8013a68:	080139bd 	.word	0x080139bd
 8013a6c:	080139bd 	.word	0x080139bd
 8013a70:	080139bd 	.word	0x080139bd
 8013a74:	08013b25 	.word	0x08013b25
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8013a78:	f44f 6137 	mov.w	r1, #2928	; 0xb70
 8013a7c:	4855      	ldr	r0, [pc, #340]	; (8013bd4 <UART_SetConfig+0x2e0>)
 8013a7e:	f7f1 feb1 	bl	80057e4 <assert_failed>
 8013a82:	e73e      	b.n	8013902 <UART_SetConfig+0xe>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8013a84:	4b54      	ldr	r3, [pc, #336]	; (8013bd8 <UART_SetConfig+0x2e4>)
 8013a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013a8a:	f003 0303 	and.w	r3, r3, #3
 8013a8e:	3b01      	subs	r3, #1
 8013a90:	2b02      	cmp	r3, #2
 8013a92:	d90b      	bls.n	8013aac <UART_SetConfig+0x1b8>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8013a94:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8013a98:	d066      	beq.n	8013b68 <UART_SetConfig+0x274>
        pclk = HAL_RCC_GetPCLK2Freq();
 8013a9a:	f7fb f9d5 	bl	800ee48 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8013a9e:	2800      	cmp	r0, #0
 8013aa0:	d142      	bne.n	8013b28 <UART_SetConfig+0x234>
  huart->RxISR = NULL;
 8013aa2:	2300      	movs	r3, #0
 8013aa4:	2000      	movs	r0, #0
  huart->TxISR = NULL;
 8013aa6:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
}
 8013aaa:	bd38      	pop	{r3, r4, r5, pc}
 8013aac:	4a4c      	ldr	r2, [pc, #304]	; (8013be0 <UART_SetConfig+0x2ec>)
 8013aae:	5cd3      	ldrb	r3, [r2, r3]
 8013ab0:	e7c8      	b.n	8013a44 <UART_SetConfig+0x150>
    switch (clocksource)
 8013ab2:	2b08      	cmp	r3, #8
 8013ab4:	d882      	bhi.n	80139bc <UART_SetConfig+0xc8>
 8013ab6:	a201      	add	r2, pc, #4	; (adr r2, 8013abc <UART_SetConfig+0x1c8>)
 8013ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013abc:	08013ba5 	.word	0x08013ba5
 8013ac0:	08013b69 	.word	0x08013b69
 8013ac4:	08013c4d 	.word	0x08013c4d
 8013ac8:	080139bd 	.word	0x080139bd
 8013acc:	08013b9f 	.word	0x08013b9f
 8013ad0:	080139bd 	.word	0x080139bd
 8013ad4:	080139bd 	.word	0x080139bd
 8013ad8:	080139bd 	.word	0x080139bd
 8013adc:	08013c51 	.word	0x08013c51
  UART_GETCLOCKSOURCE(huart, clocksource);
 8013ae0:	4b3d      	ldr	r3, [pc, #244]	; (8013bd8 <UART_SetConfig+0x2e4>)
 8013ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013ae6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8013aea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013aee:	d036      	beq.n	8013b5e <UART_SetConfig+0x26a>
 8013af0:	d810      	bhi.n	8013b14 <UART_SetConfig+0x220>
 8013af2:	b14b      	cbz	r3, 8013b08 <UART_SetConfig+0x214>
 8013af4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8013af8:	f47f af60 	bne.w	80139bc <UART_SetConfig+0xc8>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8013afc:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8013b00:	d04d      	beq.n	8013b9e <UART_SetConfig+0x2aa>
        pclk = HAL_RCC_GetSysClockFreq();
 8013b02:	f7fb f839 	bl	800eb78 <HAL_RCC_GetSysClockFreq>
        break;
 8013b06:	e7ca      	b.n	8013a9e <UART_SetConfig+0x1aa>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8013b08:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8013b0c:	d04a      	beq.n	8013ba4 <UART_SetConfig+0x2b0>
        pclk = HAL_RCC_GetPCLK1Freq();
 8013b0e:	f7fb f98b 	bl	800ee28 <HAL_RCC_GetPCLK1Freq>
        break;
 8013b12:	e7c4      	b.n	8013a9e <UART_SetConfig+0x1aa>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8013b14:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8013b18:	f47f af50 	bne.w	80139bc <UART_SetConfig+0xc8>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8013b1c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8013b20:	f000 8096 	beq.w	8013c50 <UART_SetConfig+0x35c>
        pclk = (uint32_t) LSE_VALUE;
 8013b24:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8013b28:	6863      	ldr	r3, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8013b2a:	f64f 72ef 	movw	r2, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8013b2e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8013b32:	fbb0 f3f3 	udiv	r3, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8013b36:	f1a3 0110 	sub.w	r1, r3, #16
 8013b3a:	4291      	cmp	r1, r2
 8013b3c:	f63f af3e 	bhi.w	80139bc <UART_SetConfig+0xc8>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8013b40:	6822      	ldr	r2, [r4, #0]
 8013b42:	2000      	movs	r0, #0
 8013b44:	60d3      	str	r3, [r2, #12]
  huart->RxISR = NULL;
 8013b46:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8013b48:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
}
 8013b4c:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8013b4e:	4b22      	ldr	r3, [pc, #136]	; (8013bd8 <UART_SetConfig+0x2e4>)
 8013b50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013b54:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8013b58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8013b5c:	d168      	bne.n	8013c30 <UART_SetConfig+0x33c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8013b5e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8013b62:	d073      	beq.n	8013c4c <UART_SetConfig+0x358>
    switch (clocksource)
 8013b64:	481f      	ldr	r0, [pc, #124]	; (8013be4 <UART_SetConfig+0x2f0>)
 8013b66:	e7df      	b.n	8013b28 <UART_SetConfig+0x234>
        pclk = HAL_RCC_GetPCLK2Freq();
 8013b68:	f7fb f96e 	bl	800ee48 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8013b6c:	2800      	cmp	r0, #0
 8013b6e:	d098      	beq.n	8013aa2 <UART_SetConfig+0x1ae>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8013b70:	0043      	lsls	r3, r0, #1
 8013b72:	6862      	ldr	r2, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8013b74:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8013b78:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8013b7c:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8013b80:	f1a3 0210 	sub.w	r2, r3, #16
 8013b84:	428a      	cmp	r2, r1
 8013b86:	f63f af19 	bhi.w	80139bc <UART_SetConfig+0xc8>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8013b8a:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8013b8e:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8013b92:	6821      	ldr	r1, [r4, #0]
 8013b94:	2000      	movs	r0, #0
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8013b96:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 8013b98:	4313      	orrs	r3, r2
 8013b9a:	60cb      	str	r3, [r1, #12]
 8013b9c:	e70f      	b.n	80139be <UART_SetConfig+0xca>
        pclk = HAL_RCC_GetSysClockFreq();
 8013b9e:	f7fa ffeb 	bl	800eb78 <HAL_RCC_GetSysClockFreq>
        break;
 8013ba2:	e7e3      	b.n	8013b6c <UART_SetConfig+0x278>
        pclk = HAL_RCC_GetPCLK1Freq();
 8013ba4:	f7fb f940 	bl	800ee28 <HAL_RCC_GetPCLK1Freq>
        break;
 8013ba8:	e7e0      	b.n	8013b6c <UART_SetConfig+0x278>
 8013baa:	bf00      	nop
 8013bac:	019bfcc0 	.word	0x019bfcc0
 8013bb0:	efff69f3 	.word	0xefff69f3
 8013bb4:	40011000 	.word	0x40011000
 8013bb8:	40004400 	.word	0x40004400
 8013bbc:	40004800 	.word	0x40004800
 8013bc0:	40004c00 	.word	0x40004c00
 8013bc4:	40005000 	.word	0x40005000
 8013bc8:	40011400 	.word	0x40011400
 8013bcc:	40007800 	.word	0x40007800
 8013bd0:	40007c00 	.word	0x40007c00
 8013bd4:	0802e508 	.word	0x0802e508
 8013bd8:	40023800 	.word	0x40023800
 8013bdc:	0802e548 	.word	0x0802e548
 8013be0:	0802e544 	.word	0x0802e544
 8013be4:	00f42400 	.word	0x00f42400
  UART_GETCLOCKSOURCE(huart, clocksource);
 8013be8:	4b32      	ldr	r3, [pc, #200]	; (8013cb4 <UART_SetConfig+0x3c0>)
 8013bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013bee:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8013bf2:	2b20      	cmp	r3, #32
 8013bf4:	d0b3      	beq.n	8013b5e <UART_SetConfig+0x26a>
 8013bf6:	d805      	bhi.n	8013c04 <UART_SetConfig+0x310>
 8013bf8:	2b00      	cmp	r3, #0
 8013bfa:	d085      	beq.n	8013b08 <UART_SetConfig+0x214>
 8013bfc:	2b10      	cmp	r3, #16
 8013bfe:	f43f af7d 	beq.w	8013afc <UART_SetConfig+0x208>
 8013c02:	e6db      	b.n	80139bc <UART_SetConfig+0xc8>
 8013c04:	2b30      	cmp	r3, #48	; 0x30
 8013c06:	d089      	beq.n	8013b1c <UART_SetConfig+0x228>
 8013c08:	e6d8      	b.n	80139bc <UART_SetConfig+0xc8>
 8013c0a:	4b2a      	ldr	r3, [pc, #168]	; (8013cb4 <UART_SetConfig+0x3c0>)
 8013c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013c10:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8013c14:	2b80      	cmp	r3, #128	; 0x80
 8013c16:	d0a2      	beq.n	8013b5e <UART_SetConfig+0x26a>
 8013c18:	d806      	bhi.n	8013c28 <UART_SetConfig+0x334>
 8013c1a:	2b00      	cmp	r3, #0
 8013c1c:	f43f af74 	beq.w	8013b08 <UART_SetConfig+0x214>
 8013c20:	2b40      	cmp	r3, #64	; 0x40
 8013c22:	f43f af6b 	beq.w	8013afc <UART_SetConfig+0x208>
 8013c26:	e6c9      	b.n	80139bc <UART_SetConfig+0xc8>
 8013c28:	2bc0      	cmp	r3, #192	; 0xc0
 8013c2a:	f43f af77 	beq.w	8013b1c <UART_SetConfig+0x228>
 8013c2e:	e6c5      	b.n	80139bc <UART_SetConfig+0xc8>
 8013c30:	d807      	bhi.n	8013c42 <UART_SetConfig+0x34e>
 8013c32:	2b00      	cmp	r3, #0
 8013c34:	f43f af2e 	beq.w	8013a94 <UART_SetConfig+0x1a0>
 8013c38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8013c3c:	f43f af5e 	beq.w	8013afc <UART_SetConfig+0x208>
 8013c40:	e6bc      	b.n	80139bc <UART_SetConfig+0xc8>
 8013c42:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8013c46:	f43f af69 	beq.w	8013b1c <UART_SetConfig+0x228>
 8013c4a:	e6b7      	b.n	80139bc <UART_SetConfig+0xc8>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8013c4c:	4b1a      	ldr	r3, [pc, #104]	; (8013cb8 <UART_SetConfig+0x3c4>)
 8013c4e:	e790      	b.n	8013b72 <UART_SetConfig+0x27e>
    switch (clocksource)
 8013c50:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8013c54:	e78d      	b.n	8013b72 <UART_SetConfig+0x27e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8013c56:	4b17      	ldr	r3, [pc, #92]	; (8013cb4 <UART_SetConfig+0x3c0>)
 8013c58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013c5c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8013c60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8013c64:	f43f af7b 	beq.w	8013b5e <UART_SetConfig+0x26a>
 8013c68:	d807      	bhi.n	8013c7a <UART_SetConfig+0x386>
 8013c6a:	2b00      	cmp	r3, #0
 8013c6c:	f43f af4c 	beq.w	8013b08 <UART_SetConfig+0x214>
 8013c70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8013c74:	f43f af42 	beq.w	8013afc <UART_SetConfig+0x208>
 8013c78:	e6a0      	b.n	80139bc <UART_SetConfig+0xc8>
 8013c7a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8013c7e:	f43f af4d 	beq.w	8013b1c <UART_SetConfig+0x228>
 8013c82:	e69b      	b.n	80139bc <UART_SetConfig+0xc8>
 8013c84:	4b0b      	ldr	r3, [pc, #44]	; (8013cb4 <UART_SetConfig+0x3c0>)
 8013c86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013c8a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8013c8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8013c92:	f43f af64 	beq.w	8013b5e <UART_SetConfig+0x26a>
 8013c96:	d807      	bhi.n	8013ca8 <UART_SetConfig+0x3b4>
 8013c98:	2b00      	cmp	r3, #0
 8013c9a:	f43f af35 	beq.w	8013b08 <UART_SetConfig+0x214>
 8013c9e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8013ca2:	f43f af2b 	beq.w	8013afc <UART_SetConfig+0x208>
 8013ca6:	e689      	b.n	80139bc <UART_SetConfig+0xc8>
 8013ca8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8013cac:	f43f af36 	beq.w	8013b1c <UART_SetConfig+0x228>
 8013cb0:	e684      	b.n	80139bc <UART_SetConfig+0xc8>
 8013cb2:	bf00      	nop
 8013cb4:	40023800 	.word	0x40023800
 8013cb8:	01e84800 	.word	0x01e84800

08013cbc <UART_AdvFeatureConfig>:
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8013cbc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8013cbe:	2bff      	cmp	r3, #255	; 0xff
{
 8013cc0:	b510      	push	{r4, lr}
 8013cc2:	4604      	mov	r4, r0
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8013cc4:	d87b      	bhi.n	8013dbe <UART_AdvFeatureConfig+0x102>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8013cc6:	07da      	lsls	r2, r3, #31
 8013cc8:	d50a      	bpl.n	8013ce0 <UART_AdvFeatureConfig+0x24>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8013cca:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8013ccc:	f431 3200 	bics.w	r2, r1, #131072	; 0x20000
 8013cd0:	f040 808e 	bne.w	8013df0 <UART_AdvFeatureConfig+0x134>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8013cd4:	6820      	ldr	r0, [r4, #0]
 8013cd6:	6842      	ldr	r2, [r0, #4]
 8013cd8:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8013cdc:	430a      	orrs	r2, r1
 8013cde:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8013ce0:	0798      	lsls	r0, r3, #30
 8013ce2:	d50a      	bpl.n	8013cfa <UART_AdvFeatureConfig+0x3e>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8013ce4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8013ce6:	f431 3280 	bics.w	r2, r1, #65536	; 0x10000
 8013cea:	f040 8089 	bne.w	8013e00 <UART_AdvFeatureConfig+0x144>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8013cee:	6820      	ldr	r0, [r4, #0]
 8013cf0:	6842      	ldr	r2, [r0, #4]
 8013cf2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8013cf6:	430a      	orrs	r2, r1
 8013cf8:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8013cfa:	0759      	lsls	r1, r3, #29
 8013cfc:	d50a      	bpl.n	8013d14 <UART_AdvFeatureConfig+0x58>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8013cfe:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8013d00:	f431 2280 	bics.w	r2, r1, #262144	; 0x40000
 8013d04:	f040 8084 	bne.w	8013e10 <UART_AdvFeatureConfig+0x154>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8013d08:	6820      	ldr	r0, [r4, #0]
 8013d0a:	6842      	ldr	r2, [r0, #4]
 8013d0c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8013d10:	430a      	orrs	r2, r1
 8013d12:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8013d14:	071a      	lsls	r2, r3, #28
 8013d16:	d509      	bpl.n	8013d2c <UART_AdvFeatureConfig+0x70>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8013d18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013d1a:	f431 4200 	bics.w	r2, r1, #32768	; 0x8000
 8013d1e:	d17f      	bne.n	8013e20 <UART_AdvFeatureConfig+0x164>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8013d20:	6820      	ldr	r0, [r4, #0]
 8013d22:	6842      	ldr	r2, [r0, #4]
 8013d24:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8013d28:	430a      	orrs	r2, r1
 8013d2a:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8013d2c:	06d8      	lsls	r0, r3, #27
 8013d2e:	d509      	bpl.n	8013d44 <UART_AdvFeatureConfig+0x88>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8013d30:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8013d32:	f431 5280 	bics.w	r2, r1, #4096	; 0x1000
 8013d36:	d17b      	bne.n	8013e30 <UART_AdvFeatureConfig+0x174>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8013d38:	6820      	ldr	r0, [r4, #0]
 8013d3a:	6882      	ldr	r2, [r0, #8]
 8013d3c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8013d40:	430a      	orrs	r2, r1
 8013d42:	6082      	str	r2, [r0, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8013d44:	0699      	lsls	r1, r3, #26
 8013d46:	d509      	bpl.n	8013d5c <UART_AdvFeatureConfig+0xa0>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 8013d48:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8013d4a:	f431 5200 	bics.w	r2, r1, #8192	; 0x2000
 8013d4e:	d177      	bne.n	8013e40 <UART_AdvFeatureConfig+0x184>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8013d50:	6820      	ldr	r0, [r4, #0]
 8013d52:	6882      	ldr	r2, [r0, #8]
 8013d54:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8013d58:	430a      	orrs	r2, r1
 8013d5a:	6082      	str	r2, [r0, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8013d5c:	065a      	lsls	r2, r3, #25
 8013d5e:	d521      	bpl.n	8013da4 <UART_AdvFeatureConfig+0xe8>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 8013d60:	4b46      	ldr	r3, [pc, #280]	; (8013e7c <UART_AdvFeatureConfig+0x1c0>)
 8013d62:	6822      	ldr	r2, [r4, #0]
 8013d64:	4846      	ldr	r0, [pc, #280]	; (8013e80 <UART_AdvFeatureConfig+0x1c4>)
 8013d66:	4947      	ldr	r1, [pc, #284]	; (8013e84 <UART_AdvFeatureConfig+0x1c8>)
 8013d68:	429a      	cmp	r2, r3
 8013d6a:	bf18      	it	ne
 8013d6c:	4282      	cmpne	r2, r0
 8013d6e:	bf14      	ite	ne
 8013d70:	2301      	movne	r3, #1
 8013d72:	2300      	moveq	r3, #0
 8013d74:	428a      	cmp	r2, r1
 8013d76:	bf0c      	ite	eq
 8013d78:	2300      	moveq	r3, #0
 8013d7a:	f003 0301 	andne.w	r3, r3, #1
 8013d7e:	b113      	cbz	r3, 8013d86 <UART_AdvFeatureConfig+0xca>
 8013d80:	4b41      	ldr	r3, [pc, #260]	; (8013e88 <UART_AdvFeatureConfig+0x1cc>)
 8013d82:	429a      	cmp	r2, r3
 8013d84:	d16b      	bne.n	8013e5e <UART_AdvFeatureConfig+0x1a2>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 8013d86:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8013d88:	f432 1380 	bics.w	r3, r2, #1048576	; 0x100000
 8013d8c:	d160      	bne.n	8013e50 <UART_AdvFeatureConfig+0x194>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8013d8e:	6821      	ldr	r1, [r4, #0]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8013d90:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8013d94:	684b      	ldr	r3, [r1, #4]
 8013d96:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8013d9a:	ea43 0302 	orr.w	r3, r3, r2
 8013d9e:	604b      	str	r3, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8013da0:	d014      	beq.n	8013dcc <UART_AdvFeatureConfig+0x110>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8013da2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013da4:	061b      	lsls	r3, r3, #24
 8013da6:	d509      	bpl.n	8013dbc <UART_AdvFeatureConfig+0x100>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 8013da8:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8013daa:	f432 2300 	bics.w	r3, r2, #524288	; 0x80000
 8013dae:	d118      	bne.n	8013de2 <UART_AdvFeatureConfig+0x126>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8013db0:	6821      	ldr	r1, [r4, #0]
 8013db2:	684b      	ldr	r3, [r1, #4]
 8013db4:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8013db8:	4313      	orrs	r3, r2
 8013dba:	604b      	str	r3, [r1, #4]
}
 8013dbc:	bd10      	pop	{r4, pc}
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8013dbe:	f640 31f9 	movw	r1, #3065	; 0xbf9
 8013dc2:	4832      	ldr	r0, [pc, #200]	; (8013e8c <UART_AdvFeatureConfig+0x1d0>)
 8013dc4:	f7f1 fd0e 	bl	80057e4 <assert_failed>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8013dc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013dca:	e77c      	b.n	8013cc6 <UART_AdvFeatureConfig+0xa>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8013dcc:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8013dce:	f430 03c0 	bics.w	r3, r0, #6291456	; 0x600000
 8013dd2:	d14a      	bne.n	8013e6a <UART_AdvFeatureConfig+0x1ae>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8013dd4:	684a      	ldr	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8013dd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8013dd8:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8013ddc:	4302      	orrs	r2, r0
 8013dde:	604a      	str	r2, [r1, #4]
 8013de0:	e7e0      	b.n	8013da4 <UART_AdvFeatureConfig+0xe8>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 8013de2:	f640 4136 	movw	r1, #3126	; 0xc36
 8013de6:	4829      	ldr	r0, [pc, #164]	; (8013e8c <UART_AdvFeatureConfig+0x1d0>)
 8013de8:	f7f1 fcfc 	bl	80057e4 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8013dec:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8013dee:	e7df      	b.n	8013db0 <UART_AdvFeatureConfig+0xf4>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8013df0:	f640 31fe 	movw	r1, #3070	; 0xbfe
 8013df4:	4825      	ldr	r0, [pc, #148]	; (8013e8c <UART_AdvFeatureConfig+0x1d0>)
 8013df6:	f7f1 fcf5 	bl	80057e4 <assert_failed>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8013dfa:	e9d4 3109 	ldrd	r3, r1, [r4, #36]	; 0x24
 8013dfe:	e769      	b.n	8013cd4 <UART_AdvFeatureConfig+0x18>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8013e00:	f640 4105 	movw	r1, #3077	; 0xc05
 8013e04:	4821      	ldr	r0, [pc, #132]	; (8013e8c <UART_AdvFeatureConfig+0x1d0>)
 8013e06:	f7f1 fced 	bl	80057e4 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8013e0a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8013e0c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013e0e:	e76e      	b.n	8013cee <UART_AdvFeatureConfig+0x32>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8013e10:	f640 410c 	movw	r1, #3084	; 0xc0c
 8013e14:	481d      	ldr	r0, [pc, #116]	; (8013e8c <UART_AdvFeatureConfig+0x1d0>)
 8013e16:	f7f1 fce5 	bl	80057e4 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8013e1a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8013e1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013e1e:	e773      	b.n	8013d08 <UART_AdvFeatureConfig+0x4c>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8013e20:	f640 4113 	movw	r1, #3091	; 0xc13
 8013e24:	4819      	ldr	r0, [pc, #100]	; (8013e8c <UART_AdvFeatureConfig+0x1d0>)
 8013e26:	f7f1 fcdd 	bl	80057e4 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8013e2a:	6b61      	ldr	r1, [r4, #52]	; 0x34
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8013e2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013e2e:	e777      	b.n	8013d20 <UART_AdvFeatureConfig+0x64>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8013e30:	f640 411a 	movw	r1, #3098	; 0xc1a
 8013e34:	4815      	ldr	r0, [pc, #84]	; (8013e8c <UART_AdvFeatureConfig+0x1d0>)
 8013e36:	f7f1 fcd5 	bl	80057e4 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8013e3a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8013e3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013e3e:	e77b      	b.n	8013d38 <UART_AdvFeatureConfig+0x7c>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 8013e40:	f640 4121 	movw	r1, #3105	; 0xc21
 8013e44:	4811      	ldr	r0, [pc, #68]	; (8013e8c <UART_AdvFeatureConfig+0x1d0>)
 8013e46:	f7f1 fccd 	bl	80057e4 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8013e4a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8013e4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013e4e:	e77f      	b.n	8013d50 <UART_AdvFeatureConfig+0x94>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 8013e50:	f640 4129 	movw	r1, #3113	; 0xc29
 8013e54:	480d      	ldr	r0, [pc, #52]	; (8013e8c <UART_AdvFeatureConfig+0x1d0>)
 8013e56:	f7f1 fcc5 	bl	80057e4 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8013e5a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8013e5c:	e797      	b.n	8013d8e <UART_AdvFeatureConfig+0xd2>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 8013e5e:	f640 4128 	movw	r1, #3112	; 0xc28
 8013e62:	480a      	ldr	r0, [pc, #40]	; (8013e8c <UART_AdvFeatureConfig+0x1d0>)
 8013e64:	f7f1 fcbe 	bl	80057e4 <assert_failed>
 8013e68:	e78d      	b.n	8013d86 <UART_AdvFeatureConfig+0xca>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8013e6a:	f640 412e 	movw	r1, #3118	; 0xc2e
 8013e6e:	4807      	ldr	r0, [pc, #28]	; (8013e8c <UART_AdvFeatureConfig+0x1d0>)
 8013e70:	f7f1 fcb8 	bl	80057e4 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8013e74:	6821      	ldr	r1, [r4, #0]
 8013e76:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8013e78:	e7ac      	b.n	8013dd4 <UART_AdvFeatureConfig+0x118>
 8013e7a:	bf00      	nop
 8013e7c:	40011000 	.word	0x40011000
 8013e80:	40004400 	.word	0x40004400
 8013e84:	40004800 	.word	0x40004800
 8013e88:	40011400 	.word	0x40011400
 8013e8c:	0802e508 	.word	0x0802e508

08013e90 <UART_WaitOnFlagUntilTimeout>:
{
 8013e90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013e94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013e98:	4681      	mov	r9, r0
 8013e9a:	460f      	mov	r7, r1
 8013e9c:	4616      	mov	r6, r2
 8013e9e:	469a      	mov	sl, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8013ea0:	6805      	ldr	r5, [r0, #0]
 8013ea2:	e002      	b.n	8013eaa <UART_WaitOnFlagUntilTimeout+0x1a>
    if (Timeout != HAL_MAX_DELAY)
 8013ea4:	f1b8 3fff 	cmp.w	r8, #4294967295
 8013ea8:	d10c      	bne.n	8013ec4 <UART_WaitOnFlagUntilTimeout+0x34>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8013eaa:	69ec      	ldr	r4, [r5, #28]
 8013eac:	ea37 0304 	bics.w	r3, r7, r4
 8013eb0:	bf0c      	ite	eq
 8013eb2:	f04f 0c01 	moveq.w	ip, #1
 8013eb6:	f04f 0c00 	movne.w	ip, #0
 8013eba:	45b4      	cmp	ip, r6
 8013ebc:	d0f2      	beq.n	8013ea4 <UART_WaitOnFlagUntilTimeout+0x14>
  return HAL_OK;
 8013ebe:	2000      	movs	r0, #0
}
 8013ec0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8013ec4:	f7f5 f9de 	bl	8009284 <HAL_GetTick>
 8013ec8:	eba0 000a 	sub.w	r0, r0, sl
 8013ecc:	4540      	cmp	r0, r8
 8013ece:	d82d      	bhi.n	8013f2c <UART_WaitOnFlagUntilTimeout+0x9c>
 8013ed0:	f1b8 0f00 	cmp.w	r8, #0
 8013ed4:	d02a      	beq.n	8013f2c <UART_WaitOnFlagUntilTimeout+0x9c>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8013ed6:	f8d9 5000 	ldr.w	r5, [r9]
 8013eda:	682b      	ldr	r3, [r5, #0]
 8013edc:	462a      	mov	r2, r5
 8013ede:	0759      	lsls	r1, r3, #29
 8013ee0:	d5e3      	bpl.n	8013eaa <UART_WaitOnFlagUntilTimeout+0x1a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8013ee2:	69eb      	ldr	r3, [r5, #28]
 8013ee4:	051b      	lsls	r3, r3, #20
 8013ee6:	d5e0      	bpl.n	8013eaa <UART_WaitOnFlagUntilTimeout+0x1a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8013ee8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8013eec:	622b      	str	r3, [r5, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013eee:	e852 3f00 	ldrex	r3, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8013ef2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ef6:	e842 3100 	strex	r1, r3, [r2]
 8013efa:	2900      	cmp	r1, #0
 8013efc:	d1f7      	bne.n	8013eee <UART_WaitOnFlagUntilTimeout+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013efe:	f102 0308 	add.w	r3, r2, #8
 8013f02:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013f06:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013f0a:	f102 0008 	add.w	r0, r2, #8
 8013f0e:	e840 3100 	strex	r1, r3, [r0]
 8013f12:	2900      	cmp	r1, #0
 8013f14:	d1f3      	bne.n	8013efe <UART_WaitOnFlagUntilTimeout+0x6e>
          huart->gState = HAL_UART_STATE_READY;
 8013f16:	2320      	movs	r3, #32
          return HAL_TIMEOUT;
 8013f18:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8013f1a:	f889 1074 	strb.w	r1, [r9, #116]	; 0x74
          huart->gState = HAL_UART_STATE_READY;
 8013f1e:	f8c9 3078 	str.w	r3, [r9, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8013f22:	f8c9 307c 	str.w	r3, [r9, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8013f26:	f8c9 3080 	str.w	r3, [r9, #128]	; 0x80
          return HAL_TIMEOUT;
 8013f2a:	e7c9      	b.n	8013ec0 <UART_WaitOnFlagUntilTimeout+0x30>
 8013f2c:	f8d9 2000 	ldr.w	r2, [r9]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013f30:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8013f34:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013f38:	e842 3100 	strex	r1, r3, [r2]
 8013f3c:	2900      	cmp	r1, #0
 8013f3e:	d1f7      	bne.n	8013f30 <UART_WaitOnFlagUntilTimeout+0xa0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013f40:	f102 0308 	add.w	r3, r2, #8
 8013f44:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013f48:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013f4c:	f102 0008 	add.w	r0, r2, #8
 8013f50:	e840 3100 	strex	r1, r3, [r0]
 8013f54:	2900      	cmp	r1, #0
 8013f56:	d1f3      	bne.n	8013f40 <UART_WaitOnFlagUntilTimeout+0xb0>
        huart->gState = HAL_UART_STATE_READY;
 8013f58:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 8013f5a:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 8013f5c:	f889 1074 	strb.w	r1, [r9, #116]	; 0x74
        huart->gState = HAL_UART_STATE_READY;
 8013f60:	f8c9 3078 	str.w	r3, [r9, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8013f64:	f8c9 307c 	str.w	r3, [r9, #124]	; 0x7c
        return HAL_TIMEOUT;
 8013f68:	e7aa      	b.n	8013ec0 <UART_WaitOnFlagUntilTimeout+0x30>
 8013f6a:	bf00      	nop

08013f6c <HAL_UART_Transmit>:
{
 8013f6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013f70:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8013f72:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 8013f74:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8013f76:	2b20      	cmp	r3, #32
 8013f78:	d14b      	bne.n	8014012 <HAL_UART_Transmit+0xa6>
    if ((pData == NULL) || (Size == 0U))
 8013f7a:	460d      	mov	r5, r1
 8013f7c:	2900      	cmp	r1, #0
 8013f7e:	d044      	beq.n	801400a <HAL_UART_Transmit+0x9e>
 8013f80:	fab2 f982 	clz	r9, r2
 8013f84:	4617      	mov	r7, r2
 8013f86:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8013f8a:	2a00      	cmp	r2, #0
 8013f8c:	d03d      	beq.n	801400a <HAL_UART_Transmit+0x9e>
    __HAL_LOCK(huart);
 8013f8e:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 8013f92:	4604      	mov	r4, r0
 8013f94:	2b01      	cmp	r3, #1
 8013f96:	d03c      	beq.n	8014012 <HAL_UART_Transmit+0xa6>
 8013f98:	2301      	movs	r3, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013f9a:	f8c0 9080 	str.w	r9, [r0, #128]	; 0x80
    __HAL_LOCK(huart);
 8013f9e:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8013fa2:	2321      	movs	r3, #33	; 0x21
 8013fa4:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 8013fa6:	f7f5 f96d 	bl	8009284 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8013faa:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8013fac:	4680      	mov	r8, r0
    huart->TxXferSize  = Size;
 8013fae:	f8a4 7050 	strh.w	r7, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8013fb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferCount = Size;
 8013fb6:	f8a4 7052 	strh.w	r7, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8013fba:	d040      	beq.n	801403e <HAL_UART_Transmit+0xd2>
    while (huart->TxXferCount > 0U)
 8013fbc:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
    __HAL_UNLOCK(huart);
 8013fc0:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 8013fc2:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 8013fc4:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
    while (huart->TxXferCount > 0U)
 8013fc8:	b973      	cbnz	r3, 8013fe8 <HAL_UART_Transmit+0x7c>
 8013fca:	e02a      	b.n	8014022 <HAL_UART_Transmit+0xb6>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8013fcc:	f815 2b01 	ldrb.w	r2, [r5], #1
 8013fd0:	6823      	ldr	r3, [r4, #0]
 8013fd2:	629a      	str	r2, [r3, #40]	; 0x28
      huart->TxXferCount--;
 8013fd4:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8013fd8:	3a01      	subs	r2, #1
 8013fda:	b292      	uxth	r2, r2
 8013fdc:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8013fe0:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8013fe4:	b292      	uxth	r2, r2
 8013fe6:	b1e2      	cbz	r2, 8014022 <HAL_UART_Transmit+0xb6>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8013fe8:	4643      	mov	r3, r8
 8013fea:	2200      	movs	r2, #0
 8013fec:	2180      	movs	r1, #128	; 0x80
 8013fee:	4620      	mov	r0, r4
 8013ff0:	9600      	str	r6, [sp, #0]
 8013ff2:	f7ff ff4d 	bl	8013e90 <UART_WaitOnFlagUntilTimeout>
 8013ff6:	b980      	cbnz	r0, 801401a <HAL_UART_Transmit+0xae>
      if (pdata8bits == NULL)
 8013ff8:	2d00      	cmp	r5, #0
 8013ffa:	d1e7      	bne.n	8013fcc <HAL_UART_Transmit+0x60>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8013ffc:	f839 3b02 	ldrh.w	r3, [r9], #2
 8014000:	6822      	ldr	r2, [r4, #0]
 8014002:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014006:	6293      	str	r3, [r2, #40]	; 0x28
        pdata16bits++;
 8014008:	e7e4      	b.n	8013fd4 <HAL_UART_Transmit+0x68>
      return  HAL_ERROR;
 801400a:	2001      	movs	r0, #1
}
 801400c:	b003      	add	sp, #12
 801400e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8014012:	2002      	movs	r0, #2
}
 8014014:	b003      	add	sp, #12
 8014016:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 801401a:	2003      	movs	r0, #3
}
 801401c:	b003      	add	sp, #12
 801401e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8014022:	4643      	mov	r3, r8
 8014024:	2200      	movs	r2, #0
 8014026:	2140      	movs	r1, #64	; 0x40
 8014028:	4620      	mov	r0, r4
 801402a:	9600      	str	r6, [sp, #0]
 801402c:	f7ff ff30 	bl	8013e90 <UART_WaitOnFlagUntilTimeout>
 8014030:	2800      	cmp	r0, #0
 8014032:	d1f2      	bne.n	801401a <HAL_UART_Transmit+0xae>
    huart->gState = HAL_UART_STATE_READY;
 8014034:	2320      	movs	r3, #32
 8014036:	67a3      	str	r3, [r4, #120]	; 0x78
}
 8014038:	b003      	add	sp, #12
 801403a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801403e:	6923      	ldr	r3, [r4, #16]
 8014040:	2b00      	cmp	r3, #0
 8014042:	d1bb      	bne.n	8013fbc <HAL_UART_Transmit+0x50>
 8014044:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 8014046:	461d      	mov	r5, r3
 8014048:	e7b8      	b.n	8013fbc <HAL_UART_Transmit+0x50>
 801404a:	bf00      	nop

0801404c <UART_CheckIdleState>:
{
 801404c:	b570      	push	{r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801404e:	2600      	movs	r6, #0
{
 8014050:	4604      	mov	r4, r0
 8014052:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014054:	f8c0 6080 	str.w	r6, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 8014058:	f7f5 f914 	bl	8009284 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801405c:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 801405e:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8014060:	681a      	ldr	r2, [r3, #0]
 8014062:	0712      	lsls	r2, r2, #28
 8014064:	d40c      	bmi.n	8014080 <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8014066:	681b      	ldr	r3, [r3, #0]
 8014068:	075b      	lsls	r3, r3, #29
 801406a:	d418      	bmi.n	801409e <UART_CheckIdleState+0x52>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801406c:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 801406e:	2220      	movs	r2, #32
  return HAL_OK;
 8014070:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 8014072:	67a2      	str	r2, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8014074:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8014078:	67e2      	str	r2, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801407a:	6623      	str	r3, [r4, #96]	; 0x60
}
 801407c:	b002      	add	sp, #8
 801407e:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8014080:	f06f 417e 	mvn.w	r1, #4261412864	; 0xfe000000
 8014084:	4603      	mov	r3, r0
 8014086:	4632      	mov	r2, r6
 8014088:	4620      	mov	r0, r4
 801408a:	9100      	str	r1, [sp, #0]
 801408c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8014090:	f7ff fefe 	bl	8013e90 <UART_WaitOnFlagUntilTimeout>
 8014094:	b978      	cbnz	r0, 80140b6 <UART_CheckIdleState+0x6a>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8014096:	6823      	ldr	r3, [r4, #0]
 8014098:	681b      	ldr	r3, [r3, #0]
 801409a:	075b      	lsls	r3, r3, #29
 801409c:	d5e6      	bpl.n	801406c <UART_CheckIdleState+0x20>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801409e:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
 80140a2:	462b      	mov	r3, r5
 80140a4:	2200      	movs	r2, #0
 80140a6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80140aa:	9000      	str	r0, [sp, #0]
 80140ac:	4620      	mov	r0, r4
 80140ae:	f7ff feef 	bl	8013e90 <UART_WaitOnFlagUntilTimeout>
 80140b2:	2800      	cmp	r0, #0
 80140b4:	d0da      	beq.n	801406c <UART_CheckIdleState+0x20>
      return HAL_TIMEOUT;
 80140b6:	2003      	movs	r0, #3
}
 80140b8:	b002      	add	sp, #8
 80140ba:	bd70      	pop	{r4, r5, r6, pc}

080140bc <HAL_UART_Init>:
  if (huart == NULL)
 80140bc:	2800      	cmp	r0, #0
 80140be:	f000 8099 	beq.w	80141f4 <HAL_UART_Init+0x138>
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80140c2:	6983      	ldr	r3, [r0, #24]
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80140c4:	6802      	ldr	r2, [r0, #0]
{
 80140c6:	b510      	push	{r4, lr}
 80140c8:	4604      	mov	r4, r0
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80140ca:	2b00      	cmp	r3, #0
 80140cc:	d051      	beq.n	8014172 <HAL_UART_Init+0xb6>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80140ce:	4b4d      	ldr	r3, [pc, #308]	; (8014204 <HAL_UART_Init+0x148>)
 80140d0:	484d      	ldr	r0, [pc, #308]	; (8014208 <HAL_UART_Init+0x14c>)
 80140d2:	494e      	ldr	r1, [pc, #312]	; (801420c <HAL_UART_Init+0x150>)
 80140d4:	429a      	cmp	r2, r3
 80140d6:	bf18      	it	ne
 80140d8:	4282      	cmpne	r2, r0
 80140da:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 80140de:	bf14      	ite	ne
 80140e0:	2301      	movne	r3, #1
 80140e2:	2300      	moveq	r3, #0
 80140e4:	428a      	cmp	r2, r1
 80140e6:	bf0c      	ite	eq
 80140e8:	2300      	moveq	r3, #0
 80140ea:	f003 0301 	andne.w	r3, r3, #1
 80140ee:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80140f2:	4282      	cmp	r2, r0
 80140f4:	bf0c      	ite	eq
 80140f6:	2300      	moveq	r3, #0
 80140f8:	f003 0301 	andne.w	r3, r3, #1
 80140fc:	f500 4048 	add.w	r0, r0, #51200	; 0xc800
 8014100:	428a      	cmp	r2, r1
 8014102:	bf0c      	ite	eq
 8014104:	2300      	moveq	r3, #0
 8014106:	f003 0301 	andne.w	r3, r3, #1
 801410a:	f501 5120 	add.w	r1, r1, #10240	; 0x2800
 801410e:	4282      	cmp	r2, r0
 8014110:	bf0c      	ite	eq
 8014112:	2300      	moveq	r3, #0
 8014114:	f003 0301 	andne.w	r3, r3, #1
 8014118:	428a      	cmp	r2, r1
 801411a:	bf0c      	ite	eq
 801411c:	2300      	moveq	r3, #0
 801411e:	f003 0301 	andne.w	r3, r3, #1
 8014122:	b113      	cbz	r3, 801412a <HAL_UART_Init+0x6e>
 8014124:	4b3a      	ldr	r3, [pc, #232]	; (8014210 <HAL_UART_Init+0x154>)
 8014126:	429a      	cmp	r2, r3
 8014128:	d166      	bne.n	80141f8 <HAL_UART_Init+0x13c>
  if (huart->gState == HAL_UART_STATE_RESET)
 801412a:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 801412c:	2b00      	cmp	r3, #0
 801412e:	d057      	beq.n	80141e0 <HAL_UART_Init+0x124>
  __HAL_UART_DISABLE(huart);
 8014130:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8014132:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 8014134:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8014136:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8014138:	6813      	ldr	r3, [r2, #0]
 801413a:	f023 0301 	bic.w	r3, r3, #1
 801413e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8014140:	f7ff fbd8 	bl	80138f4 <UART_SetConfig>
 8014144:	2801      	cmp	r0, #1
 8014146:	d049      	beq.n	80141dc <HAL_UART_Init+0x120>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8014148:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801414a:	2b00      	cmp	r3, #0
 801414c:	d14e      	bne.n	80141ec <HAL_UART_Init+0x130>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801414e:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8014150:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8014152:	685a      	ldr	r2, [r3, #4]
 8014154:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8014158:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801415a:	689a      	ldr	r2, [r3, #8]
 801415c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8014160:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8014162:	681a      	ldr	r2, [r3, #0]
 8014164:	f042 0201 	orr.w	r2, r2, #1
}
 8014168:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 801416c:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 801416e:	f7ff bf6d 	b.w	801404c <UART_CheckIdleState>
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8014172:	4b24      	ldr	r3, [pc, #144]	; (8014204 <HAL_UART_Init+0x148>)
 8014174:	4824      	ldr	r0, [pc, #144]	; (8014208 <HAL_UART_Init+0x14c>)
 8014176:	4925      	ldr	r1, [pc, #148]	; (801420c <HAL_UART_Init+0x150>)
 8014178:	429a      	cmp	r2, r3
 801417a:	bf18      	it	ne
 801417c:	4282      	cmpne	r2, r0
 801417e:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8014182:	bf14      	ite	ne
 8014184:	2301      	movne	r3, #1
 8014186:	2300      	moveq	r3, #0
 8014188:	428a      	cmp	r2, r1
 801418a:	bf0c      	ite	eq
 801418c:	2300      	moveq	r3, #0
 801418e:	f003 0301 	andne.w	r3, r3, #1
 8014192:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8014196:	4282      	cmp	r2, r0
 8014198:	bf0c      	ite	eq
 801419a:	2300      	moveq	r3, #0
 801419c:	f003 0301 	andne.w	r3, r3, #1
 80141a0:	f500 4048 	add.w	r0, r0, #51200	; 0xc800
 80141a4:	428a      	cmp	r2, r1
 80141a6:	bf0c      	ite	eq
 80141a8:	2300      	moveq	r3, #0
 80141aa:	f003 0301 	andne.w	r3, r3, #1
 80141ae:	f501 5120 	add.w	r1, r1, #10240	; 0x2800
 80141b2:	4282      	cmp	r2, r0
 80141b4:	bf0c      	ite	eq
 80141b6:	2300      	moveq	r3, #0
 80141b8:	f003 0301 	andne.w	r3, r3, #1
 80141bc:	428a      	cmp	r2, r1
 80141be:	bf0c      	ite	eq
 80141c0:	2300      	moveq	r3, #0
 80141c2:	f003 0301 	andne.w	r3, r3, #1
 80141c6:	2b00      	cmp	r3, #0
 80141c8:	d0af      	beq.n	801412a <HAL_UART_Init+0x6e>
 80141ca:	4b11      	ldr	r3, [pc, #68]	; (8014210 <HAL_UART_Init+0x154>)
 80141cc:	429a      	cmp	r2, r3
 80141ce:	d0ac      	beq.n	801412a <HAL_UART_Init+0x6e>
 80141d0:	f240 1131 	movw	r1, #305	; 0x131
 80141d4:	480f      	ldr	r0, [pc, #60]	; (8014214 <HAL_UART_Init+0x158>)
 80141d6:	f7f1 fb05 	bl	80057e4 <assert_failed>
 80141da:	e7a6      	b.n	801412a <HAL_UART_Init+0x6e>
}
 80141dc:	2001      	movs	r0, #1
 80141de:	bd10      	pop	{r4, pc}
    HAL_UART_MspInit(huart);
 80141e0:	4620      	mov	r0, r4
    huart->Lock = HAL_UNLOCKED;
 80141e2:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    HAL_UART_MspInit(huart);
 80141e6:	f7f3 fc4f 	bl	8007a88 <HAL_UART_MspInit>
 80141ea:	e7a1      	b.n	8014130 <HAL_UART_Init+0x74>
    UART_AdvFeatureConfig(huart);
 80141ec:	4620      	mov	r0, r4
 80141ee:	f7ff fd65 	bl	8013cbc <UART_AdvFeatureConfig>
 80141f2:	e7ac      	b.n	801414e <HAL_UART_Init+0x92>
}
 80141f4:	2001      	movs	r0, #1
 80141f6:	4770      	bx	lr
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80141f8:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80141fc:	4805      	ldr	r0, [pc, #20]	; (8014214 <HAL_UART_Init+0x158>)
 80141fe:	f7f1 faf1 	bl	80057e4 <assert_failed>
 8014202:	e792      	b.n	801412a <HAL_UART_Init+0x6e>
 8014204:	40011000 	.word	0x40011000
 8014208:	40004400 	.word	0x40004400
 801420c:	40004800 	.word	0x40004800
 8014210:	40007c00 	.word	0x40007c00
 8014214:	0802e508 	.word	0x0802e508

08014218 <HAL_MultiProcessor_Init>:
  if (huart == NULL)
 8014218:	2800      	cmp	r0, #0
 801421a:	d04a      	beq.n	80142b2 <HAL_MultiProcessor_Init+0x9a>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 801421c:	f432 6300 	bics.w	r3, r2, #2048	; 0x800
{
 8014220:	b570      	push	{r4, r5, r6, lr}
 8014222:	460e      	mov	r6, r1
 8014224:	4604      	mov	r4, r0
 8014226:	4615      	mov	r5, r2
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 8014228:	d13d      	bne.n	80142a6 <HAL_MultiProcessor_Init+0x8e>
  if (huart->gState == HAL_UART_STATE_RESET)
 801422a:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 801422c:	2b00      	cmp	r3, #0
 801422e:	d034      	beq.n	801429a <HAL_MultiProcessor_Init+0x82>
  __HAL_UART_DISABLE(huart);
 8014230:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8014232:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 8014234:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8014236:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8014238:	6813      	ldr	r3, [r2, #0]
 801423a:	f023 0301 	bic.w	r3, r3, #1
 801423e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8014240:	f7ff fb58 	bl	80138f4 <UART_SetConfig>
 8014244:	2801      	cmp	r0, #1
 8014246:	d026      	beq.n	8014296 <HAL_MultiProcessor_Init+0x7e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8014248:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801424a:	bb03      	cbnz	r3, 801428e <HAL_MultiProcessor_Init+0x76>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801424c:	6823      	ldr	r3, [r4, #0]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 801424e:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8014252:	685a      	ldr	r2, [r3, #4]
 8014254:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8014258:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801425a:	689a      	ldr	r2, [r3, #8]
 801425c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8014260:	609a      	str	r2, [r3, #8]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 8014262:	d00d      	beq.n	8014280 <HAL_MultiProcessor_Init+0x68>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 8014264:	681a      	ldr	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8014266:	4620      	mov	r0, r4
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 8014268:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 801426c:	4315      	orrs	r5, r2
 801426e:	601d      	str	r5, [r3, #0]
  __HAL_UART_ENABLE(huart);
 8014270:	681a      	ldr	r2, [r3, #0]
 8014272:	f042 0201 	orr.w	r2, r2, #1
}
 8014276:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  __HAL_UART_ENABLE(huart);
 801427a:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 801427c:	f7ff bee6 	b.w	801404c <UART_CheckIdleState>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 8014280:	6859      	ldr	r1, [r3, #4]
 8014282:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8014286:	ea41 6606 	orr.w	r6, r1, r6, lsl #24
 801428a:	605e      	str	r6, [r3, #4]
 801428c:	e7ea      	b.n	8014264 <HAL_MultiProcessor_Init+0x4c>
    UART_AdvFeatureConfig(huart);
 801428e:	4620      	mov	r0, r4
 8014290:	f7ff fd14 	bl	8013cbc <UART_AdvFeatureConfig>
 8014294:	e7da      	b.n	801424c <HAL_MultiProcessor_Init+0x34>
}
 8014296:	2001      	movs	r0, #1
 8014298:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UART_MspInit(huart);
 801429a:	4620      	mov	r0, r4
    huart->Lock = HAL_UNLOCKED;
 801429c:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    HAL_UART_MspInit(huart);
 80142a0:	f7f3 fbf2 	bl	8007a88 <HAL_UART_MspInit>
 80142a4:	e7c4      	b.n	8014230 <HAL_MultiProcessor_Init+0x18>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 80142a6:	f240 211d 	movw	r1, #541	; 0x21d
 80142aa:	4803      	ldr	r0, [pc, #12]	; (80142b8 <HAL_MultiProcessor_Init+0xa0>)
 80142ac:	f7f1 fa9a 	bl	80057e4 <assert_failed>
 80142b0:	e7bb      	b.n	801422a <HAL_MultiProcessor_Init+0x12>
}
 80142b2:	2001      	movs	r0, #1
 80142b4:	4770      	bx	lr
 80142b6:	bf00      	nop
 80142b8:	0802e508 	.word	0x0802e508

080142bc <UART_Start_Receive_IT>:
  UART_MASK_COMPUTATION(huart);
 80142bc:	6883      	ldr	r3, [r0, #8]
{
 80142be:	b410      	push	{r4}
  UART_MASK_COMPUTATION(huart);
 80142c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  huart->RxISR       = NULL;
 80142c4:	f04f 0400 	mov.w	r4, #0
  huart->pRxBuffPtr  = pData;
 80142c8:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxXferSize  = Size;
 80142ca:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
  huart->RxXferCount = Size;
 80142ce:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
  huart->RxISR       = NULL;
 80142d2:	6644      	str	r4, [r0, #100]	; 0x64
  UART_MASK_COMPUTATION(huart);
 80142d4:	d04f      	beq.n	8014376 <UART_Start_Receive_IT+0xba>
 80142d6:	2b00      	cmp	r3, #0
 80142d8:	d043      	beq.n	8014362 <UART_Start_Receive_IT+0xa6>
 80142da:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80142de:	d057      	beq.n	8014390 <UART_Start_Receive_IT+0xd4>
 80142e0:	f8a0 405c 	strh.w	r4, [r0, #92]	; 0x5c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80142e4:	2100      	movs	r1, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80142e6:	2322      	movs	r3, #34	; 0x22
 80142e8:	6802      	ldr	r2, [r0, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80142ea:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80142ee:	67c3      	str	r3, [r0, #124]	; 0x7c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80142f0:	f102 0308 	add.w	r3, r2, #8
 80142f4:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80142f8:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80142fc:	f102 0408 	add.w	r4, r2, #8
 8014300:	e844 3100 	strex	r1, r3, [r4]
 8014304:	2900      	cmp	r1, #0
 8014306:	d1f3      	bne.n	80142f0 <UART_Start_Receive_IT+0x34>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014308:	6883      	ldr	r3, [r0, #8]
 801430a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801430e:	d011      	beq.n	8014334 <UART_Start_Receive_IT+0x78>
 8014310:	4c23      	ldr	r4, [pc, #140]	; (80143a0 <UART_Start_Receive_IT+0xe4>)
 8014312:	6903      	ldr	r3, [r0, #16]
  __HAL_UNLOCK(huart);
 8014314:	f880 1074 	strb.w	r1, [r0, #116]	; 0x74
 8014318:	6644      	str	r4, [r0, #100]	; 0x64
  if (huart->Init.Parity != UART_PARITY_NONE)
 801431a:	b18b      	cbz	r3, 8014340 <UART_Start_Receive_IT+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801431c:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8014320:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014324:	e842 3100 	strex	r1, r3, [r2]
 8014328:	2900      	cmp	r1, #0
 801432a:	d1f7      	bne.n	801431c <UART_Start_Receive_IT+0x60>
}
 801432c:	2000      	movs	r0, #0
 801432e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014332:	4770      	bx	lr
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014334:	6903      	ldr	r3, [r0, #16]
 8014336:	bb33      	cbnz	r3, 8014386 <UART_Start_Receive_IT+0xca>
 8014338:	491a      	ldr	r1, [pc, #104]	; (80143a4 <UART_Start_Receive_IT+0xe8>)
  __HAL_UNLOCK(huart);
 801433a:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
 801433e:	6641      	str	r1, [r0, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014340:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8014344:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014348:	e842 3100 	strex	r1, r3, [r2]
 801434c:	2900      	cmp	r1, #0
 801434e:	d0ed      	beq.n	801432c <UART_Start_Receive_IT+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014350:	e852 3f00 	ldrex	r3, [r2]
 8014354:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014358:	e842 3100 	strex	r1, r3, [r2]
 801435c:	2900      	cmp	r1, #0
 801435e:	d1ef      	bne.n	8014340 <UART_Start_Receive_IT+0x84>
 8014360:	e7e4      	b.n	801432c <UART_Start_Receive_IT+0x70>
  UART_MASK_COMPUTATION(huart);
 8014362:	6903      	ldr	r3, [r0, #16]
 8014364:	b91b      	cbnz	r3, 801436e <UART_Start_Receive_IT+0xb2>
 8014366:	23ff      	movs	r3, #255	; 0xff
 8014368:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 801436c:	e7ba      	b.n	80142e4 <UART_Start_Receive_IT+0x28>
 801436e:	237f      	movs	r3, #127	; 0x7f
 8014370:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8014374:	e7b6      	b.n	80142e4 <UART_Start_Receive_IT+0x28>
 8014376:	6903      	ldr	r3, [r0, #16]
 8014378:	2b00      	cmp	r3, #0
 801437a:	d1f4      	bne.n	8014366 <UART_Start_Receive_IT+0xaa>
 801437c:	f240 13ff 	movw	r3, #511	; 0x1ff
 8014380:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8014384:	e7ae      	b.n	80142e4 <UART_Start_Receive_IT+0x28>
    huart->RxISR = UART_RxISR_8BIT;
 8014386:	4b06      	ldr	r3, [pc, #24]	; (80143a0 <UART_Start_Receive_IT+0xe4>)
  __HAL_UNLOCK(huart);
 8014388:	f880 1074 	strb.w	r1, [r0, #116]	; 0x74
 801438c:	6643      	str	r3, [r0, #100]	; 0x64
  if (huart->Init.Parity != UART_PARITY_NONE)
 801438e:	e7c5      	b.n	801431c <UART_Start_Receive_IT+0x60>
  UART_MASK_COMPUTATION(huart);
 8014390:	6903      	ldr	r3, [r0, #16]
 8014392:	2b00      	cmp	r3, #0
 8014394:	d0eb      	beq.n	801436e <UART_Start_Receive_IT+0xb2>
 8014396:	233f      	movs	r3, #63	; 0x3f
 8014398:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 801439c:	e7a2      	b.n	80142e4 <UART_Start_Receive_IT+0x28>
 801439e:	bf00      	nop
 80143a0:	0801344d 	.word	0x0801344d
 80143a4:	080134ed 	.word	0x080134ed

080143a8 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 80143a8:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80143aa:	2b20      	cmp	r3, #32
 80143ac:	d11e      	bne.n	80143ec <HAL_UART_Receive_IT+0x44>
    if ((pData == NULL) || (Size == 0U))
 80143ae:	b1d9      	cbz	r1, 80143e8 <HAL_UART_Receive_IT+0x40>
 80143b0:	fab2 f382 	clz	r3, r2
 80143b4:	095b      	lsrs	r3, r3, #5
 80143b6:	b1ba      	cbz	r2, 80143e8 <HAL_UART_Receive_IT+0x40>
{
 80143b8:	b430      	push	{r4, r5}
    __HAL_LOCK(huart);
 80143ba:	f890 4074 	ldrb.w	r4, [r0, #116]	; 0x74
 80143be:	2c01      	cmp	r4, #1
 80143c0:	d016      	beq.n	80143f0 <HAL_UART_Receive_IT+0x48>
 80143c2:	2501      	movs	r5, #1
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80143c4:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80143c6:	6603      	str	r3, [r0, #96]	; 0x60
    __HAL_LOCK(huart);
 80143c8:	f880 5074 	strb.w	r5, [r0, #116]	; 0x74
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80143cc:	6863      	ldr	r3, [r4, #4]
 80143ce:	021b      	lsls	r3, r3, #8
 80143d0:	d507      	bpl.n	80143e2 <HAL_UART_Receive_IT+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80143d2:	e854 3f00 	ldrex	r3, [r4]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80143d6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80143da:	e844 3500 	strex	r5, r3, [r4]
 80143de:	2d00      	cmp	r5, #0
 80143e0:	d1f7      	bne.n	80143d2 <HAL_UART_Receive_IT+0x2a>
}
 80143e2:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_IT(huart, pData, Size));
 80143e4:	f7ff bf6a 	b.w	80142bc <UART_Start_Receive_IT>
      return HAL_ERROR;
 80143e8:	2001      	movs	r0, #1
}
 80143ea:	4770      	bx	lr
    return HAL_BUSY;
 80143ec:	2002      	movs	r0, #2
 80143ee:	4770      	bx	lr
 80143f0:	2002      	movs	r0, #2
}
 80143f2:	bc30      	pop	{r4, r5}
 80143f4:	4770      	bx	lr
 80143f6:	bf00      	nop

080143f8 <UART_Start_Receive_DMA>:
{
 80143f8:	b570      	push	{r4, r5, r6, lr}
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80143fa:	2322      	movs	r3, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80143fc:	2500      	movs	r5, #0
{
 80143fe:	4604      	mov	r4, r0
  huart->pRxBuffPtr = pData;
 8014400:	6541      	str	r1, [r0, #84]	; 0x54
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014402:	f8c0 5080 	str.w	r5, [r0, #128]	; 0x80
  huart->RxXferSize = Size;
 8014406:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 801440a:	67c3      	str	r3, [r0, #124]	; 0x7c
  if (huart->hdmarx != NULL)
 801440c:	6f00      	ldr	r0, [r0, #112]	; 0x70
 801440e:	b168      	cbz	r0, 801442c <UART_Start_Receive_DMA+0x34>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8014410:	4e1f      	ldr	r6, [pc, #124]	; (8014490 <UART_Start_Receive_DMA+0x98>)
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8014412:	4613      	mov	r3, r2
 8014414:	460a      	mov	r2, r1
 8014416:	6821      	ldr	r1, [r4, #0]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8014418:	63c6      	str	r6, [r0, #60]	; 0x3c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 801441a:	4e1e      	ldr	r6, [pc, #120]	; (8014494 <UART_Start_Receive_DMA+0x9c>)
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 801441c:	3124      	adds	r1, #36	; 0x24
    huart->hdmarx->XferAbortCallback = NULL;
 801441e:	6505      	str	r5, [r0, #80]	; 0x50
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8014420:	6406      	str	r6, [r0, #64]	; 0x40
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8014422:	4e1d      	ldr	r6, [pc, #116]	; (8014498 <UART_Start_Receive_DMA+0xa0>)
 8014424:	64c6      	str	r6, [r0, #76]	; 0x4c
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8014426:	f7f6 f8f7 	bl	800a618 <HAL_DMA_Start_IT>
 801442a:	bb40      	cbnz	r0, 801447e <UART_Start_Receive_DMA+0x86>
  __HAL_UNLOCK(huart);
 801442c:	2200      	movs	r2, #0
  if (huart->Init.Parity != UART_PARITY_NONE)
 801442e:	6923      	ldr	r3, [r4, #16]
  __HAL_UNLOCK(huart);
 8014430:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
  if (huart->Init.Parity != UART_PARITY_NONE)
 8014434:	b14b      	cbz	r3, 801444a <UART_Start_Receive_DMA+0x52>
 8014436:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014438:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801443c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014440:	e843 2100 	strex	r1, r2, [r3]
 8014444:	2900      	cmp	r1, #0
 8014446:	d1f7      	bne.n	8014438 <UART_Start_Receive_DMA+0x40>
 8014448:	e000      	b.n	801444c <UART_Start_Receive_DMA+0x54>
 801444a:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801444c:	f103 0208 	add.w	r2, r3, #8
 8014450:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014454:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014458:	f103 0008 	add.w	r0, r3, #8
 801445c:	e840 2100 	strex	r1, r2, [r0]
 8014460:	2900      	cmp	r1, #0
 8014462:	d1f3      	bne.n	801444c <UART_Start_Receive_DMA+0x54>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014464:	f103 0208 	add.w	r2, r3, #8
 8014468:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801446c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014470:	f103 0108 	add.w	r1, r3, #8
 8014474:	e841 2000 	strex	r0, r2, [r1]
 8014478:	2800      	cmp	r0, #0
 801447a:	d1f3      	bne.n	8014464 <UART_Start_Receive_DMA+0x6c>
}
 801447c:	bd70      	pop	{r4, r5, r6, pc}
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 801447e:	2210      	movs	r2, #16
      huart->RxState = HAL_UART_STATE_READY;
 8014480:	2320      	movs	r3, #32
      return HAL_ERROR;
 8014482:	2001      	movs	r0, #1
      __HAL_UNLOCK(huart);
 8014484:	f884 5074 	strb.w	r5, [r4, #116]	; 0x74
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8014488:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
      huart->RxState = HAL_UART_STATE_READY;
 801448c:	67e3      	str	r3, [r4, #124]	; 0x7c
}
 801448e:	bd70      	pop	{r4, r5, r6, pc}
 8014490:	080135a9 	.word	0x080135a9
 8014494:	0801358d 	.word	0x0801358d
 8014498:	08013225 	.word	0x08013225

0801449c <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 801449c:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 801449e:	2b20      	cmp	r3, #32
 80144a0:	d11e      	bne.n	80144e0 <HAL_UART_Receive_DMA+0x44>
    if ((pData == NULL) || (Size == 0U))
 80144a2:	b1d9      	cbz	r1, 80144dc <HAL_UART_Receive_DMA+0x40>
 80144a4:	fab2 f382 	clz	r3, r2
 80144a8:	095b      	lsrs	r3, r3, #5
 80144aa:	b1ba      	cbz	r2, 80144dc <HAL_UART_Receive_DMA+0x40>
{
 80144ac:	b430      	push	{r4, r5}
    __HAL_LOCK(huart);
 80144ae:	f890 4074 	ldrb.w	r4, [r0, #116]	; 0x74
 80144b2:	2c01      	cmp	r4, #1
 80144b4:	d016      	beq.n	80144e4 <HAL_UART_Receive_DMA+0x48>
 80144b6:	2501      	movs	r5, #1
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80144b8:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80144ba:	6603      	str	r3, [r0, #96]	; 0x60
    __HAL_LOCK(huart);
 80144bc:	f880 5074 	strb.w	r5, [r0, #116]	; 0x74
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80144c0:	6863      	ldr	r3, [r4, #4]
 80144c2:	021b      	lsls	r3, r3, #8
 80144c4:	d507      	bpl.n	80144d6 <HAL_UART_Receive_DMA+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80144c6:	e854 3f00 	ldrex	r3, [r4]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80144ca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80144ce:	e844 3500 	strex	r5, r3, [r4]
 80144d2:	2d00      	cmp	r5, #0
 80144d4:	d1f7      	bne.n	80144c6 <HAL_UART_Receive_DMA+0x2a>
}
 80144d6:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_DMA(huart, pData, Size));
 80144d8:	f7ff bf8e 	b.w	80143f8 <UART_Start_Receive_DMA>
      return HAL_ERROR;
 80144dc:	2001      	movs	r0, #1
}
 80144de:	4770      	bx	lr
    return HAL_BUSY;
 80144e0:	2002      	movs	r0, #2
 80144e2:	4770      	bx	lr
 80144e4:	2002      	movs	r0, #2
}
 80144e6:	bc30      	pop	{r4, r5}
 80144e8:	4770      	bx	lr
 80144ea:	bf00      	nop

080144ec <HAL_RS485Ex_Init>:
                                   uint32_t DeassertionTime)
{
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 80144ec:	2800      	cmp	r0, #0
 80144ee:	f000 808a 	beq.w	8014606 <HAL_RS485Ex_Init+0x11a>
{
 80144f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    return HAL_ERROR;
  }
  /* Check the Driver Enable UART instance */
  assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance));
 80144f6:	4c47      	ldr	r4, [pc, #284]	; (8014614 <HAL_RS485Ex_Init+0x128>)
 80144f8:	4617      	mov	r7, r2
 80144fa:	461d      	mov	r5, r3
 80144fc:	4a46      	ldr	r2, [pc, #280]	; (8014618 <HAL_RS485Ex_Init+0x12c>)
 80144fe:	6803      	ldr	r3, [r0, #0]
 8014500:	460e      	mov	r6, r1
 8014502:	4680      	mov	r8, r0
 8014504:	42a3      	cmp	r3, r4
 8014506:	bf18      	it	ne
 8014508:	4293      	cmpne	r3, r2
 801450a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801450e:	bf14      	ite	ne
 8014510:	2401      	movne	r4, #1
 8014512:	2400      	moveq	r4, #0
 8014514:	4293      	cmp	r3, r2
 8014516:	bf0c      	ite	eq
 8014518:	2400      	moveq	r4, #0
 801451a:	f004 0401 	andne.w	r4, r4, #1
 801451e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8014522:	4293      	cmp	r3, r2
 8014524:	bf0c      	ite	eq
 8014526:	2400      	moveq	r4, #0
 8014528:	f004 0401 	andne.w	r4, r4, #1
 801452c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8014530:	4293      	cmp	r3, r2
 8014532:	bf0c      	ite	eq
 8014534:	2400      	moveq	r4, #0
 8014536:	f004 0401 	andne.w	r4, r4, #1
 801453a:	f502 4244 	add.w	r2, r2, #50176	; 0xc400
 801453e:	4293      	cmp	r3, r2
 8014540:	bf0c      	ite	eq
 8014542:	2400      	moveq	r4, #0
 8014544:	f004 0401 	andne.w	r4, r4, #1
 8014548:	f5a2 421c 	sub.w	r2, r2, #39936	; 0x9c00
 801454c:	4293      	cmp	r3, r2
 801454e:	bf0c      	ite	eq
 8014550:	2400      	moveq	r4, #0
 8014552:	f004 0401 	andne.w	r4, r4, #1
 8014556:	b11c      	cbz	r4, 8014560 <HAL_RS485Ex_Init+0x74>
 8014558:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801455c:	4293      	cmp	r3, r2
 801455e:	d154      	bne.n	801460a <HAL_RS485Ex_Init+0x11e>

  /* Check the Driver Enable polarity */
  assert_param(IS_UART_DE_POLARITY(Polarity));
 8014560:	f436 4300 	bics.w	r3, r6, #32768	; 0x8000
 8014564:	d14a      	bne.n	80145fc <HAL_RS485Ex_Init+0x110>

  /* Check the Driver Enable assertion time */
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 8014566:	2f1f      	cmp	r7, #31
 8014568:	d843      	bhi.n	80145f2 <HAL_RS485Ex_Init+0x106>

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 801456a:	2d1f      	cmp	r5, #31
 801456c:	d83c      	bhi.n	80145e8 <HAL_RS485Ex_Init+0xfc>

  if (huart->gState == HAL_UART_STATE_RESET)
 801456e:	f8d8 3078 	ldr.w	r3, [r8, #120]	; 0x78
 8014572:	b39b      	cbz	r3, 80145dc <HAL_RS485Ex_Init+0xf0>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8014574:	f8d8 2000 	ldr.w	r2, [r8]
  huart->gState = HAL_UART_STATE_BUSY;
 8014578:	2324      	movs	r3, #36	; 0x24

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 801457a:	4640      	mov	r0, r8
  huart->gState = HAL_UART_STATE_BUSY;
 801457c:	f8c8 3078 	str.w	r3, [r8, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8014580:	6813      	ldr	r3, [r2, #0]
 8014582:	f023 0301 	bic.w	r3, r3, #1
 8014586:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8014588:	f7ff f9b4 	bl	80138f4 <UART_SetConfig>
 801458c:	2801      	cmp	r0, #1
 801458e:	d022      	beq.n	80145d6 <HAL_RS485Ex_Init+0xea>
  {
    return HAL_ERROR;
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8014590:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 8014594:	b9db      	cbnz	r3, 80145ce <HAL_RS485Ex_Init+0xe2>
  {
    UART_AdvFeatureConfig(huart);
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8014596:	f8d8 3000 	ldr.w	r3, [r8]
  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 801459a:	042d      	lsls	r5, r5, #16

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801459c:	4640      	mov	r0, r8
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 801459e:	689a      	ldr	r2, [r3, #8]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 80145a0:	ea45 5747 	orr.w	r7, r5, r7, lsl #21
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 80145a4:	4d1d      	ldr	r5, [pc, #116]	; (801461c <HAL_RS485Ex_Init+0x130>)
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 80145a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80145aa:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 80145ac:	6899      	ldr	r1, [r3, #8]
 80145ae:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 80145b2:	430e      	orrs	r6, r1
 80145b4:	609e      	str	r6, [r3, #8]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 80145b6:	681a      	ldr	r2, [r3, #0]
 80145b8:	4015      	ands	r5, r2
 80145ba:	432f      	orrs	r7, r5
 80145bc:	601f      	str	r7, [r3, #0]
  __HAL_UART_ENABLE(huart);
 80145be:	681a      	ldr	r2, [r3, #0]
 80145c0:	f042 0201 	orr.w	r2, r2, #1
}
 80145c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_UART_ENABLE(huart);
 80145c8:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80145ca:	f7ff bd3f 	b.w	801404c <UART_CheckIdleState>
    UART_AdvFeatureConfig(huart);
 80145ce:	4640      	mov	r0, r8
 80145d0:	f7ff fb74 	bl	8013cbc <UART_AdvFeatureConfig>
 80145d4:	e7df      	b.n	8014596 <HAL_RS485Ex_Init+0xaa>
}
 80145d6:	2001      	movs	r0, #1
 80145d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    HAL_UART_MspInit(huart);
 80145dc:	4640      	mov	r0, r8
    huart->Lock = HAL_UNLOCKED;
 80145de:	f888 3074 	strb.w	r3, [r8, #116]	; 0x74
    HAL_UART_MspInit(huart);
 80145e2:	f7f3 fa51 	bl	8007a88 <HAL_UART_MspInit>
 80145e6:	e7c5      	b.n	8014574 <HAL_RS485Ex_Init+0x88>
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 80145e8:	21aa      	movs	r1, #170	; 0xaa
 80145ea:	480d      	ldr	r0, [pc, #52]	; (8014620 <HAL_RS485Ex_Init+0x134>)
 80145ec:	f7f1 f8fa 	bl	80057e4 <assert_failed>
 80145f0:	e7bd      	b.n	801456e <HAL_RS485Ex_Init+0x82>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 80145f2:	21a7      	movs	r1, #167	; 0xa7
 80145f4:	480a      	ldr	r0, [pc, #40]	; (8014620 <HAL_RS485Ex_Init+0x134>)
 80145f6:	f7f1 f8f5 	bl	80057e4 <assert_failed>
 80145fa:	e7b6      	b.n	801456a <HAL_RS485Ex_Init+0x7e>
  assert_param(IS_UART_DE_POLARITY(Polarity));
 80145fc:	21a4      	movs	r1, #164	; 0xa4
 80145fe:	4808      	ldr	r0, [pc, #32]	; (8014620 <HAL_RS485Ex_Init+0x134>)
 8014600:	f7f1 f8f0 	bl	80057e4 <assert_failed>
 8014604:	e7af      	b.n	8014566 <HAL_RS485Ex_Init+0x7a>
}
 8014606:	2001      	movs	r0, #1
 8014608:	4770      	bx	lr
  assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance));
 801460a:	21a1      	movs	r1, #161	; 0xa1
 801460c:	4804      	ldr	r0, [pc, #16]	; (8014620 <HAL_RS485Ex_Init+0x134>)
 801460e:	f7f1 f8e9 	bl	80057e4 <assert_failed>
 8014612:	e7a5      	b.n	8014560 <HAL_RS485Ex_Init+0x74>
 8014614:	40011000 	.word	0x40011000
 8014618:	40004400 	.word	0x40004400
 801461c:	fc00ffff 	.word	0xfc00ffff
 8014620:	0802e558 	.word	0x0802e558

08014624 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8014624:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8014626:	2300      	movs	r3, #0

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8014628:	4a11      	ldr	r2, [pc, #68]	; (8014670 <USB_CoreReset+0x4c>)
  __IO uint32_t count = 0U;
 801462a:	9301      	str	r3, [sp, #4]
 801462c:	e002      	b.n	8014634 <USB_CoreReset+0x10>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801462e:	6903      	ldr	r3, [r0, #16]
 8014630:	2b00      	cmp	r3, #0
 8014632:	db07      	blt.n	8014644 <USB_CoreReset+0x20>
    if (++count > 200000U)
 8014634:	9b01      	ldr	r3, [sp, #4]
 8014636:	3301      	adds	r3, #1
 8014638:	4293      	cmp	r3, r2
 801463a:	9301      	str	r3, [sp, #4]
 801463c:	d9f7      	bls.n	801462e <USB_CoreReset+0xa>
      return HAL_TIMEOUT;
 801463e:	2003      	movs	r0, #3
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);

  return HAL_OK;
}
 8014640:	b002      	add	sp, #8
 8014642:	4770      	bx	lr
  count = 0U;
 8014644:	2300      	movs	r3, #0
    if (++count > 200000U)
 8014646:	4a0a      	ldr	r2, [pc, #40]	; (8014670 <USB_CoreReset+0x4c>)
  count = 0U;
 8014648:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 801464a:	6903      	ldr	r3, [r0, #16]
 801464c:	f043 0301 	orr.w	r3, r3, #1
 8014650:	6103      	str	r3, [r0, #16]
 8014652:	e003      	b.n	801465c <USB_CoreReset+0x38>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8014654:	6903      	ldr	r3, [r0, #16]
 8014656:	f013 0301 	ands.w	r3, r3, #1
 801465a:	d005      	beq.n	8014668 <USB_CoreReset+0x44>
    if (++count > 200000U)
 801465c:	9b01      	ldr	r3, [sp, #4]
 801465e:	3301      	adds	r3, #1
 8014660:	4293      	cmp	r3, r2
 8014662:	9301      	str	r3, [sp, #4]
 8014664:	d9f6      	bls.n	8014654 <USB_CoreReset+0x30>
 8014666:	e7ea      	b.n	801463e <USB_CoreReset+0x1a>
  return HAL_OK;
 8014668:	4618      	mov	r0, r3
}
 801466a:	b002      	add	sp, #8
 801466c:	4770      	bx	lr
 801466e:	bf00      	nop
 8014670:	00030d40 	.word	0x00030d40

08014674 <USB_CoreInit>:
{
 8014674:	b084      	sub	sp, #16
 8014676:	b510      	push	{r4, lr}
 8014678:	f10d 0c0c 	add.w	ip, sp, #12
 801467c:	4604      	mov	r4, r0
 801467e:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8014682:	9b08      	ldr	r3, [sp, #32]
 8014684:	2b01      	cmp	r3, #1
 8014686:	d122      	bne.n	80146ce <USB_CoreInit+0x5a>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8014688:	6b82      	ldr	r2, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 801468a:	f1a3 1342 	sub.w	r3, r3, #4325442	; 0x420042
    if (cfg.use_external_vbus == 1U)
 801468e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8014690:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    if (cfg.use_external_vbus == 1U)
 8014694:	2901      	cmp	r1, #1
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8014696:	6382      	str	r2, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8014698:	68c2      	ldr	r2, [r0, #12]
 801469a:	ea03 0302 	and.w	r3, r3, r2
 801469e:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80146a0:	68c3      	ldr	r3, [r0, #12]
 80146a2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80146a6:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 80146a8:	d01c      	beq.n	80146e4 <USB_CoreInit+0x70>
    ret = USB_CoreReset(USBx);
 80146aa:	4620      	mov	r0, r4
 80146ac:	f7ff ffba 	bl	8014624 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 80146b0:	9b06      	ldr	r3, [sp, #24]
 80146b2:	2b01      	cmp	r3, #1
 80146b4:	d107      	bne.n	80146c6 <USB_CoreInit+0x52>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80146b6:	68a3      	ldr	r3, [r4, #8]
 80146b8:	f043 0306 	orr.w	r3, r3, #6
 80146bc:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80146be:	68a3      	ldr	r3, [r4, #8]
 80146c0:	f043 0320 	orr.w	r3, r3, #32
 80146c4:	60a3      	str	r3, [r4, #8]
}
 80146c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80146ca:	b004      	add	sp, #16
 80146cc:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80146ce:	68c3      	ldr	r3, [r0, #12]
 80146d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80146d4:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 80146d6:	f7ff ffa5 	bl	8014624 <USB_CoreReset>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80146da:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80146dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80146e0:	63a3      	str	r3, [r4, #56]	; 0x38
 80146e2:	e7e5      	b.n	80146b0 <USB_CoreInit+0x3c>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80146e4:	68c3      	ldr	r3, [r0, #12]
 80146e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80146ea:	60c3      	str	r3, [r0, #12]
 80146ec:	e7dd      	b.n	80146aa <USB_CoreInit+0x36>
 80146ee:	bf00      	nop

080146f0 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 80146f0:	2a02      	cmp	r2, #2
{
 80146f2:	4603      	mov	r3, r0
  if (speed == USBD_FS_SPEED)
 80146f4:	d00b      	beq.n	801470e <USB_SetTurnaroundTime+0x1e>
 80146f6:	f44f 5c10 	mov.w	ip, #9216	; 0x2400
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80146fa:	68d9      	ldr	r1, [r3, #12]
}
 80146fc:	2000      	movs	r0, #0
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80146fe:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
 8014702:	60d9      	str	r1, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8014704:	68da      	ldr	r2, [r3, #12]
 8014706:	ea42 020c 	orr.w	r2, r2, ip
 801470a:	60da      	str	r2, [r3, #12]
}
 801470c:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 801470e:	4a23      	ldr	r2, [pc, #140]	; (801479c <USB_SetTurnaroundTime+0xac>)
 8014710:	4823      	ldr	r0, [pc, #140]	; (80147a0 <USB_SetTurnaroundTime+0xb0>)
 8014712:	440a      	add	r2, r1
 8014714:	4282      	cmp	r2, r0
 8014716:	d92c      	bls.n	8014772 <USB_SetTurnaroundTime+0x82>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8014718:	4a22      	ldr	r2, [pc, #136]	; (80147a4 <USB_SetTurnaroundTime+0xb4>)
 801471a:	4823      	ldr	r0, [pc, #140]	; (80147a8 <USB_SetTurnaroundTime+0xb8>)
 801471c:	440a      	add	r2, r1
 801471e:	4282      	cmp	r2, r0
 8014720:	d92a      	bls.n	8014778 <USB_SetTurnaroundTime+0x88>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8014722:	4a22      	ldr	r2, [pc, #136]	; (80147ac <USB_SetTurnaroundTime+0xbc>)
 8014724:	4822      	ldr	r0, [pc, #136]	; (80147b0 <USB_SetTurnaroundTime+0xc0>)
 8014726:	440a      	add	r2, r1
 8014728:	4282      	cmp	r2, r0
 801472a:	d928      	bls.n	801477e <USB_SetTurnaroundTime+0x8e>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 801472c:	4a21      	ldr	r2, [pc, #132]	; (80147b4 <USB_SetTurnaroundTime+0xc4>)
 801472e:	4822      	ldr	r0, [pc, #136]	; (80147b8 <USB_SetTurnaroundTime+0xc8>)
 8014730:	440a      	add	r2, r1
 8014732:	4282      	cmp	r2, r0
 8014734:	d326      	bcc.n	8014784 <USB_SetTurnaroundTime+0x94>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8014736:	4a21      	ldr	r2, [pc, #132]	; (80147bc <USB_SetTurnaroundTime+0xcc>)
 8014738:	4821      	ldr	r0, [pc, #132]	; (80147c0 <USB_SetTurnaroundTime+0xd0>)
 801473a:	440a      	add	r2, r1
 801473c:	4282      	cmp	r2, r0
 801473e:	d924      	bls.n	801478a <USB_SetTurnaroundTime+0x9a>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8014740:	4a20      	ldr	r2, [pc, #128]	; (80147c4 <USB_SetTurnaroundTime+0xd4>)
 8014742:	4821      	ldr	r0, [pc, #132]	; (80147c8 <USB_SetTurnaroundTime+0xd8>)
 8014744:	440a      	add	r2, r1
 8014746:	4282      	cmp	r2, r0
 8014748:	d322      	bcc.n	8014790 <USB_SetTurnaroundTime+0xa0>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 801474a:	4a20      	ldr	r2, [pc, #128]	; (80147cc <USB_SetTurnaroundTime+0xdc>)
 801474c:	4820      	ldr	r0, [pc, #128]	; (80147d0 <USB_SetTurnaroundTime+0xe0>)
 801474e:	440a      	add	r2, r1
 8014750:	4282      	cmp	r2, r0
 8014752:	d3d0      	bcc.n	80146f6 <USB_SetTurnaroundTime+0x6>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8014754:	4a1f      	ldr	r2, [pc, #124]	; (80147d4 <USB_SetTurnaroundTime+0xe4>)
 8014756:	4820      	ldr	r0, [pc, #128]	; (80147d8 <USB_SetTurnaroundTime+0xe8>)
 8014758:	440a      	add	r2, r1
 801475a:	4282      	cmp	r2, r0
 801475c:	d31b      	bcc.n	8014796 <USB_SetTurnaroundTime+0xa6>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 801475e:	4a1f      	ldr	r2, [pc, #124]	; (80147dc <USB_SetTurnaroundTime+0xec>)
 8014760:	481f      	ldr	r0, [pc, #124]	; (80147e0 <USB_SetTurnaroundTime+0xf0>)
 8014762:	440a      	add	r2, r1
 8014764:	4282      	cmp	r2, r0
 8014766:	bf34      	ite	cc
 8014768:	f44f 5ce0 	movcc.w	ip, #7168	; 0x1c00
 801476c:	f44f 5cc0 	movcs.w	ip, #6144	; 0x1800
 8014770:	e7c3      	b.n	80146fa <USB_SetTurnaroundTime+0xa>
 8014772:	f44f 5c70 	mov.w	ip, #15360	; 0x3c00
 8014776:	e7c0      	b.n	80146fa <USB_SetTurnaroundTime+0xa>
 8014778:	f44f 5c60 	mov.w	ip, #14336	; 0x3800
 801477c:	e7bd      	b.n	80146fa <USB_SetTurnaroundTime+0xa>
 801477e:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 8014782:	e7ba      	b.n	80146fa <USB_SetTurnaroundTime+0xa>
 8014784:	f44f 5c40 	mov.w	ip, #12288	; 0x3000
 8014788:	e7b7      	b.n	80146fa <USB_SetTurnaroundTime+0xa>
 801478a:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
 801478e:	e7b4      	b.n	80146fa <USB_SetTurnaroundTime+0xa>
 8014790:	f44f 5c20 	mov.w	ip, #10240	; 0x2800
 8014794:	e7b1      	b.n	80146fa <USB_SetTurnaroundTime+0xa>
 8014796:	f44f 5c00 	mov.w	ip, #8192	; 0x2000
 801479a:	e7ae      	b.n	80146fa <USB_SetTurnaroundTime+0xa>
 801479c:	ff275340 	.word	0xff275340
 80147a0:	000c34ff 	.word	0x000c34ff
 80147a4:	ff1b1e40 	.word	0xff1b1e40
 80147a8:	000f423f 	.word	0x000f423f
 80147ac:	ff0bdc00 	.word	0xff0bdc00
 80147b0:	00124f7f 	.word	0x00124f7f
 80147b4:	fef98c80 	.word	0xfef98c80
 80147b8:	0013d620 	.word	0x0013d620
 80147bc:	fee5b660 	.word	0xfee5b660
 80147c0:	0016e35f 	.word	0x0016e35f
 80147c4:	feced300 	.word	0xfeced300
 80147c8:	001b7740 	.word	0x001b7740
 80147cc:	feb35bc0 	.word	0xfeb35bc0
 80147d0:	002191c0 	.word	0x002191c0
 80147d4:	fe91ca00 	.word	0xfe91ca00
 80147d8:	00387520 	.word	0x00387520
 80147dc:	fe5954e0 	.word	0xfe5954e0
 80147e0:	00419ce0 	.word	0x00419ce0

080147e4 <USB_EnableGlobalInt>:
{
 80147e4:	4603      	mov	r3, r0
}
 80147e6:	2000      	movs	r0, #0
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80147e8:	689a      	ldr	r2, [r3, #8]
 80147ea:	f042 0201 	orr.w	r2, r2, #1
 80147ee:	609a      	str	r2, [r3, #8]
}
 80147f0:	4770      	bx	lr
 80147f2:	bf00      	nop

080147f4 <USB_DisableGlobalInt>:
{
 80147f4:	4603      	mov	r3, r0
}
 80147f6:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80147f8:	689a      	ldr	r2, [r3, #8]
 80147fa:	f022 0201 	bic.w	r2, r2, #1
 80147fe:	609a      	str	r2, [r3, #8]
}
 8014800:	4770      	bx	lr
 8014802:	bf00      	nop

08014804 <USB_SetCurrentMode>:
{
 8014804:	b538      	push	{r3, r4, r5, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8014806:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8014808:	2901      	cmp	r1, #1
{
 801480a:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 801480c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8014810:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8014812:	d017      	beq.n	8014844 <USB_SetCurrentMode+0x40>
  else if (mode == USB_DEVICE_MODE)
 8014814:	b9a1      	cbnz	r1, 8014840 <USB_SetCurrentMode+0x3c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8014816:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 8014818:	460c      	mov	r4, r1
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 801481a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801481e:	60c3      	str	r3, [r0, #12]
 8014820:	e001      	b.n	8014826 <USB_SetCurrentMode+0x22>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8014822:	2c32      	cmp	r4, #50	; 0x32
 8014824:	d00c      	beq.n	8014840 <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 8014826:	2001      	movs	r0, #1
      ms++;
 8014828:	4404      	add	r4, r0
      HAL_Delay(1U);
 801482a:	f7f4 fd31 	bl	8009290 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 801482e:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8014830:	07db      	lsls	r3, r3, #31
 8014832:	d4f6      	bmi.n	8014822 <USB_SetCurrentMode+0x1e>
    return HAL_ERROR;
 8014834:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 8014838:	fab0 f080 	clz	r0, r0
 801483c:	0940      	lsrs	r0, r0, #5
}
 801483e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8014840:	2001      	movs	r0, #1
}
 8014842:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8014844:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 8014846:	2400      	movs	r4, #0
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8014848:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 801484c:	60c3      	str	r3, [r0, #12]
 801484e:	e001      	b.n	8014854 <USB_SetCurrentMode+0x50>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8014850:	2c32      	cmp	r4, #50	; 0x32
 8014852:	d0f5      	beq.n	8014840 <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 8014854:	2001      	movs	r0, #1
      ms++;
 8014856:	4404      	add	r4, r0
      HAL_Delay(1U);
 8014858:	f7f4 fd1a 	bl	8009290 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 801485c:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 801485e:	07da      	lsls	r2, r3, #31
 8014860:	d5f6      	bpl.n	8014850 <USB_SetCurrentMode+0x4c>
    return HAL_ERROR;
 8014862:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 8014866:	fab0 f080 	clz	r0, r0
 801486a:	0940      	lsrs	r0, r0, #5
 801486c:	e7e7      	b.n	801483e <USB_SetCurrentMode+0x3a>
 801486e:	bf00      	nop

08014870 <USB_FlushTxFifo>:
{
 8014870:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8014872:	2300      	movs	r3, #0
    if (++count > 200000U)
 8014874:	4a11      	ldr	r2, [pc, #68]	; (80148bc <USB_FlushTxFifo+0x4c>)
  __IO uint32_t count = 0U;
 8014876:	9301      	str	r3, [sp, #4]
 8014878:	e002      	b.n	8014880 <USB_FlushTxFifo+0x10>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801487a:	6903      	ldr	r3, [r0, #16]
 801487c:	2b00      	cmp	r3, #0
 801487e:	db07      	blt.n	8014890 <USB_FlushTxFifo+0x20>
    if (++count > 200000U)
 8014880:	9b01      	ldr	r3, [sp, #4]
 8014882:	3301      	adds	r3, #1
 8014884:	4293      	cmp	r3, r2
 8014886:	9301      	str	r3, [sp, #4]
 8014888:	d9f7      	bls.n	801487a <USB_FlushTxFifo+0xa>
      return HAL_TIMEOUT;
 801488a:	2003      	movs	r0, #3
}
 801488c:	b002      	add	sp, #8
 801488e:	4770      	bx	lr
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8014890:	0189      	lsls	r1, r1, #6
  count = 0U;
 8014892:	2300      	movs	r3, #0
    if (++count > 200000U)
 8014894:	4a09      	ldr	r2, [pc, #36]	; (80148bc <USB_FlushTxFifo+0x4c>)
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8014896:	f041 0120 	orr.w	r1, r1, #32
  count = 0U;
 801489a:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 801489c:	6101      	str	r1, [r0, #16]
 801489e:	e003      	b.n	80148a8 <USB_FlushTxFifo+0x38>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80148a0:	6903      	ldr	r3, [r0, #16]
 80148a2:	f013 0320 	ands.w	r3, r3, #32
 80148a6:	d005      	beq.n	80148b4 <USB_FlushTxFifo+0x44>
    if (++count > 200000U)
 80148a8:	9b01      	ldr	r3, [sp, #4]
 80148aa:	3301      	adds	r3, #1
 80148ac:	4293      	cmp	r3, r2
 80148ae:	9301      	str	r3, [sp, #4]
 80148b0:	d9f6      	bls.n	80148a0 <USB_FlushTxFifo+0x30>
 80148b2:	e7ea      	b.n	801488a <USB_FlushTxFifo+0x1a>
  return HAL_OK;
 80148b4:	4618      	mov	r0, r3
}
 80148b6:	b002      	add	sp, #8
 80148b8:	4770      	bx	lr
 80148ba:	bf00      	nop
 80148bc:	00030d40 	.word	0x00030d40

080148c0 <USB_FlushRxFifo>:
{
 80148c0:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 80148c2:	2300      	movs	r3, #0
    if (++count > 200000U)
 80148c4:	4a10      	ldr	r2, [pc, #64]	; (8014908 <USB_FlushRxFifo+0x48>)
  __IO uint32_t count = 0U;
 80148c6:	9301      	str	r3, [sp, #4]
 80148c8:	e002      	b.n	80148d0 <USB_FlushRxFifo+0x10>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80148ca:	6903      	ldr	r3, [r0, #16]
 80148cc:	2b00      	cmp	r3, #0
 80148ce:	db07      	blt.n	80148e0 <USB_FlushRxFifo+0x20>
    if (++count > 200000U)
 80148d0:	9b01      	ldr	r3, [sp, #4]
 80148d2:	3301      	adds	r3, #1
 80148d4:	4293      	cmp	r3, r2
 80148d6:	9301      	str	r3, [sp, #4]
 80148d8:	d9f7      	bls.n	80148ca <USB_FlushRxFifo+0xa>
      return HAL_TIMEOUT;
 80148da:	2003      	movs	r0, #3
}
 80148dc:	b002      	add	sp, #8
 80148de:	4770      	bx	lr
  count = 0U;
 80148e0:	2100      	movs	r1, #0
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80148e2:	2310      	movs	r3, #16
    if (++count > 200000U)
 80148e4:	4a08      	ldr	r2, [pc, #32]	; (8014908 <USB_FlushRxFifo+0x48>)
  count = 0U;
 80148e6:	9101      	str	r1, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80148e8:	6103      	str	r3, [r0, #16]
 80148ea:	e003      	b.n	80148f4 <USB_FlushRxFifo+0x34>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80148ec:	6903      	ldr	r3, [r0, #16]
 80148ee:	f013 0310 	ands.w	r3, r3, #16
 80148f2:	d005      	beq.n	8014900 <USB_FlushRxFifo+0x40>
    if (++count > 200000U)
 80148f4:	9b01      	ldr	r3, [sp, #4]
 80148f6:	3301      	adds	r3, #1
 80148f8:	4293      	cmp	r3, r2
 80148fa:	9301      	str	r3, [sp, #4]
 80148fc:	d9f6      	bls.n	80148ec <USB_FlushRxFifo+0x2c>
 80148fe:	e7ec      	b.n	80148da <USB_FlushRxFifo+0x1a>
  return HAL_OK;
 8014900:	4618      	mov	r0, r3
}
 8014902:	b002      	add	sp, #8
 8014904:	4770      	bx	lr
 8014906:	bf00      	nop
 8014908:	00030d40 	.word	0x00030d40

0801490c <USB_DevInit>:
{
 801490c:	b084      	sub	sp, #16
 801490e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014912:	ad09      	add	r5, sp, #36	; 0x24
 8014914:	4604      	mov	r4, r0
 8014916:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 8014918:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 801491c:	2300      	movs	r3, #0
 801491e:	460d      	mov	r5, r1
    USBx->DIEPTXF[i] = 0U;
 8014920:	4619      	mov	r1, r3
 8014922:	f103 0240 	add.w	r2, r3, #64	; 0x40
  for (i = 0U; i < 15U; i++)
 8014926:	3301      	adds	r3, #1
    USBx->DIEPTXF[i] = 0U;
 8014928:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  for (i = 0U; i < 15U; i++)
 801492c:	2b0f      	cmp	r3, #15
    USBx->DIEPTXF[i] = 0U;
 801492e:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 8014930:	d1f7      	bne.n	8014922 <USB_DevInit+0x16>
  if (cfg.vbus_sensing_enable == 0U)
 8014932:	2e00      	cmp	r6, #0
 8014934:	f040 8092 	bne.w	8014a5c <USB_DevInit+0x150>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8014938:	f8d4 3804 	ldr.w	r3, [r4, #2052]	; 0x804
 801493c:	f504 6700 	add.w	r7, r4, #2048	; 0x800
 8014940:	f043 0302 	orr.w	r3, r3, #2
 8014944:	607b      	str	r3, [r7, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8014946:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8014948:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801494c:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 801494e:	6823      	ldr	r3, [r4, #0]
 8014950:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014954:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8014956:	6823      	ldr	r3, [r4, #0]
 8014958:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801495c:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 801495e:	2300      	movs	r3, #0
 8014960:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8014964:	683b      	ldr	r3, [r7, #0]
 8014966:	603b      	str	r3, [r7, #0]
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8014968:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801496a:	2b01      	cmp	r3, #1
 801496c:	d07d      	beq.n	8014a6a <USB_DevInit+0x15e>
  USBx_DEVICE->DCFG |= speed;
 801496e:	683b      	ldr	r3, [r7, #0]
 8014970:	f043 0303 	orr.w	r3, r3, #3
 8014974:	603b      	str	r3, [r7, #0]
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8014976:	2110      	movs	r1, #16
 8014978:	4620      	mov	r0, r4
 801497a:	f7ff ff79 	bl	8014870 <USB_FlushTxFifo>
 801497e:	4680      	mov	r8, r0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8014980:	4620      	mov	r0, r4
 8014982:	f7ff ff9d 	bl	80148c0 <USB_FlushRxFifo>
 8014986:	ea48 0000 	orr.w	r0, r8, r0
  USBx_DEVICE->DIEPMSK = 0U;
 801498a:	2200      	movs	r2, #0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 801498c:	b2c0      	uxtb	r0, r0
  USBx_DEVICE->DIEPMSK = 0U;
 801498e:	613a      	str	r2, [r7, #16]
    ret = HAL_ERROR;
 8014990:	3800      	subs	r0, #0
  USBx_DEVICE->DOEPMSK = 0U;
 8014992:	617a      	str	r2, [r7, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8014994:	61fa      	str	r2, [r7, #28]
    ret = HAL_ERROR;
 8014996:	bf18      	it	ne
 8014998:	2001      	movne	r0, #1
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801499a:	b1ed      	cbz	r5, 80149d8 <USB_DevInit+0xcc>
 801499c:	f504 6310 	add.w	r3, r4, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80149a0:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80149a4:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 80149a8:	4694      	mov	ip, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80149aa:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 80149ae:	e009      	b.n	80149c4 <USB_DevInit+0xb8>
      USBx_INEP(i)->DIEPCTL = 0U;
 80149b0:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80149b4:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 80149b6:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80149ba:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80149be:	3320      	adds	r3, #32
 80149c0:	4295      	cmp	r5, r2
 80149c2:	d02c      	beq.n	8014a1e <USB_DevInit+0x112>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80149c4:	6819      	ldr	r1, [r3, #0]
 80149c6:	2900      	cmp	r1, #0
 80149c8:	daf2      	bge.n	80149b0 <USB_DevInit+0xa4>
      if (i == 0U)
 80149ca:	b112      	cbz	r2, 80149d2 <USB_DevInit+0xc6>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80149cc:	f8c3 8000 	str.w	r8, [r3]
 80149d0:	e7f0      	b.n	80149b4 <USB_DevInit+0xa8>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80149d2:	f8c3 9000 	str.w	r9, [r3]
 80149d6:	e7ed      	b.n	80149b4 <USB_DevInit+0xa8>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80149d8:	693b      	ldr	r3, [r7, #16]
  USBx->GINTMSK = 0U;
 80149da:	2200      	movs	r2, #0
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80149dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80149e0:	613b      	str	r3, [r7, #16]
  USBx->GINTSTS = 0xBFFFFFFFU;
 80149e2:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
  USBx->GINTMSK = 0U;
 80149e6:	61a2      	str	r2, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 80149e8:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 80149ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80149ec:	b91b      	cbnz	r3, 80149f6 <USB_DevInit+0xea>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80149ee:	69a3      	ldr	r3, [r4, #24]
 80149f0:	f043 0310 	orr.w	r3, r3, #16
 80149f4:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80149f6:	69a2      	ldr	r2, [r4, #24]
 80149f8:	4b21      	ldr	r3, [pc, #132]	; (8014a80 <USB_DevInit+0x174>)
 80149fa:	4313      	orrs	r3, r2
  if (cfg.Sof_enable != 0U)
 80149fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80149fe:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 8014a00:	b11a      	cbz	r2, 8014a0a <USB_DevInit+0xfe>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8014a02:	69a3      	ldr	r3, [r4, #24]
 8014a04:	f043 0308 	orr.w	r3, r3, #8
 8014a08:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8014a0a:	2e01      	cmp	r6, #1
 8014a0c:	d103      	bne.n	8014a16 <USB_DevInit+0x10a>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8014a0e:	69a2      	ldr	r2, [r4, #24]
 8014a10:	4b1c      	ldr	r3, [pc, #112]	; (8014a84 <USB_DevInit+0x178>)
 8014a12:	4313      	orrs	r3, r2
 8014a14:	61a3      	str	r3, [r4, #24]
}
 8014a16:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014a1a:	b004      	add	sp, #16
 8014a1c:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014a1e:	2200      	movs	r2, #0
 8014a20:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8014a24:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8014a28:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8014a2c:	4694      	mov	ip, r2
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8014a2e:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 8014a32:	e009      	b.n	8014a48 <USB_DevInit+0x13c>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8014a34:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014a38:	3201      	adds	r2, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8014a3a:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8014a3e:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014a42:	3320      	adds	r3, #32
 8014a44:	4295      	cmp	r5, r2
 8014a46:	d0c7      	beq.n	80149d8 <USB_DevInit+0xcc>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014a48:	6819      	ldr	r1, [r3, #0]
 8014a4a:	2900      	cmp	r1, #0
 8014a4c:	daf2      	bge.n	8014a34 <USB_DevInit+0x128>
      if (i == 0U)
 8014a4e:	b112      	cbz	r2, 8014a56 <USB_DevInit+0x14a>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8014a50:	f8c3 8000 	str.w	r8, [r3]
 8014a54:	e7f0      	b.n	8014a38 <USB_DevInit+0x12c>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8014a56:	f8c3 9000 	str.w	r9, [r3]
 8014a5a:	e7ed      	b.n	8014a38 <USB_DevInit+0x12c>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8014a5c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8014a5e:	f504 6700 	add.w	r7, r4, #2048	; 0x800
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8014a62:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8014a66:	63a3      	str	r3, [r4, #56]	; 0x38
 8014a68:	e779      	b.n	801495e <USB_DevInit+0x52>
    if (cfg.speed == USBD_HS_SPEED)
 8014a6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014a6c:	b913      	cbnz	r3, 8014a74 <USB_DevInit+0x168>
  USBx_DEVICE->DCFG |= speed;
 8014a6e:	683b      	ldr	r3, [r7, #0]
 8014a70:	603b      	str	r3, [r7, #0]
  return HAL_OK;
 8014a72:	e780      	b.n	8014976 <USB_DevInit+0x6a>
  USBx_DEVICE->DCFG |= speed;
 8014a74:	683b      	ldr	r3, [r7, #0]
 8014a76:	f043 0301 	orr.w	r3, r3, #1
 8014a7a:	603b      	str	r3, [r7, #0]
  return HAL_OK;
 8014a7c:	e77b      	b.n	8014976 <USB_DevInit+0x6a>
 8014a7e:	bf00      	nop
 8014a80:	803c3800 	.word	0x803c3800
 8014a84:	40000004 	.word	0x40000004

08014a88 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8014a88:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8014a8c:	f013 0006 	ands.w	r0, r3, #6
 8014a90:	d004      	beq.n	8014a9c <USB_GetDevSpeed+0x14>
    speed = 0xFU;
 8014a92:	f013 0f02 	tst.w	r3, #2
 8014a96:	bf14      	ite	ne
 8014a98:	2002      	movne	r0, #2
 8014a9a:	200f      	moveq	r0, #15
}
 8014a9c:	4770      	bx	lr
 8014a9e:	bf00      	nop

08014aa0 <USB_ActivateEndpoint>:
{
 8014aa0:	b430      	push	{r4, r5}
  if (ep->is_in == 1U)
 8014aa2:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8014aa4:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 8014aa6:	2b01      	cmp	r3, #1
 8014aa8:	d020      	beq.n	8014aec <USB_ActivateEndpoint+0x4c>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8014aaa:	f002 0c0f 	and.w	ip, r2, #15
 8014aae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8014ab2:	f8d0 481c 	ldr.w	r4, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8014ab6:	eb00 1242 	add.w	r2, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8014aba:	fa03 f30c 	lsl.w	r3, r3, ip
 8014abe:	4323      	orrs	r3, r4
 8014ac0:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8014ac4:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 8014ac8:	041b      	lsls	r3, r3, #16
 8014aca:	d40c      	bmi.n	8014ae6 <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014acc:	688b      	ldr	r3, [r1, #8]
 8014ace:	f8d2 4b00 	ldr.w	r4, [r2, #2816]	; 0xb00
 8014ad2:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8014ad6:	78c8      	ldrb	r0, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014ad8:	4914      	ldr	r1, [pc, #80]	; (8014b2c <USB_ActivateEndpoint+0x8c>)
 8014ada:	4323      	orrs	r3, r4
 8014adc:	ea43 4380 	orr.w	r3, r3, r0, lsl #18
 8014ae0:	4319      	orrs	r1, r3
 8014ae2:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
}
 8014ae6:	2000      	movs	r0, #0
 8014ae8:	bc30      	pop	{r4, r5}
 8014aea:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8014aec:	f500 6400 	add.w	r4, r0, #2048	; 0x800
 8014af0:	f002 050f 	and.w	r5, r2, #15
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8014af4:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8014af8:	40ab      	lsls	r3, r5
 8014afa:	69e5      	ldr	r5, [r4, #28]
 8014afc:	432b      	orrs	r3, r5
 8014afe:	61e3      	str	r3, [r4, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8014b00:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8014b04:	041c      	lsls	r4, r3, #16
 8014b06:	d4ee      	bmi.n	8014ae6 <USB_ActivateEndpoint+0x46>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014b08:	688b      	ldr	r3, [r1, #8]
 8014b0a:	f8d0 5900 	ldr.w	r5, [r0, #2304]	; 0x900
 8014b0e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014b12:	78cc      	ldrb	r4, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014b14:	4905      	ldr	r1, [pc, #20]	; (8014b2c <USB_ActivateEndpoint+0x8c>)
 8014b16:	432b      	orrs	r3, r5
 8014b18:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
 8014b1c:	ea43 5282 	orr.w	r2, r3, r2, lsl #22
 8014b20:	4311      	orrs	r1, r2
}
 8014b22:	bc30      	pop	{r4, r5}
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014b24:	f8c0 1900 	str.w	r1, [r0, #2304]	; 0x900
}
 8014b28:	2000      	movs	r0, #0
 8014b2a:	4770      	bx	lr
 8014b2c:	10008000 	.word	0x10008000

08014b30 <USB_DeactivateEndpoint>:
  if (ep->is_in == 1U)
 8014b30:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8014b32:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8014b34:	2a01      	cmp	r2, #1
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014b36:	eb00 1c43 	add.w	ip, r0, r3, lsl #5
  if (ep->is_in == 1U)
 8014b3a:	d02a      	beq.n	8014b92 <USB_DeactivateEndpoint+0x62>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014b3c:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 8014b40:	2a00      	cmp	r2, #0
 8014b42:	db19      	blt.n	8014b78 <USB_DeactivateEndpoint+0x48>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8014b44:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8014b48:	f003 030f 	and.w	r3, r3, #15
 8014b4c:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 8014b50:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8014b54:	4a23      	ldr	r2, [pc, #140]	; (8014be4 <USB_DeactivateEndpoint+0xb4>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8014b56:	ea21 0103 	bic.w	r1, r1, r3
 8014b5a:	f8c0 183c 	str.w	r1, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8014b5e:	f8d0 181c 	ldr.w	r1, [r0, #2076]	; 0x81c
 8014b62:	ea21 0303 	bic.w	r3, r1, r3
 8014b66:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 8014b6a:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8014b6c:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	; 0xb00
 8014b70:	401a      	ands	r2, r3
 8014b72:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
}
 8014b76:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8014b78:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 8014b7c:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8014b80:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8014b84:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 8014b88:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8014b8c:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
 8014b90:	e7d8      	b.n	8014b44 <USB_DeactivateEndpoint+0x14>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014b92:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 8014b96:	2a00      	cmp	r2, #0
 8014b98:	da0b      	bge.n	8014bb2 <USB_DeactivateEndpoint+0x82>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8014b9a:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 8014b9e:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8014ba2:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8014ba6:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 8014baa:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8014bae:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8014bb2:	f003 020f 	and.w	r2, r3, #15
 8014bb6:	2301      	movs	r3, #1
 8014bb8:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 8014bbc:	4093      	lsls	r3, r2
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8014bbe:	4a0a      	ldr	r2, [pc, #40]	; (8014be8 <USB_DeactivateEndpoint+0xb8>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8014bc0:	ea21 0103 	bic.w	r1, r1, r3
 8014bc4:	f8c0 183c 	str.w	r1, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8014bc8:	f8d0 181c 	ldr.w	r1, [r0, #2076]	; 0x81c
 8014bcc:	ea21 0303 	bic.w	r3, r1, r3
 8014bd0:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 8014bd4:	2000      	movs	r0, #0
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8014bd6:	f8dc 3900 	ldr.w	r3, [ip, #2304]	; 0x900
 8014bda:	401a      	ands	r2, r3
 8014bdc:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
}
 8014be0:	4770      	bx	lr
 8014be2:	bf00      	nop
 8014be4:	eff37800 	.word	0xeff37800
 8014be8:	ec337800 	.word	0xec337800

08014bec <USB_EPStartXfer>:
{
 8014bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (ep->is_in == 1U)
 8014bf0:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8014bf2:	f891 c000 	ldrb.w	ip, [r1]
  if (ep->is_in == 1U)
 8014bf6:	2b01      	cmp	r3, #1
 8014bf8:	d051      	beq.n	8014c9e <USB_EPStartXfer+0xb2>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8014bfa:	eb00 1c4c 	add.w	ip, r0, ip, lsl #5
 8014bfe:	4c84      	ldr	r4, [pc, #528]	; (8014e10 <USB_EPStartXfer+0x224>)
 8014c00:	f8dc 5b10 	ldr.w	r5, [ip, #2832]	; 0xb10
 8014c04:	f50c 6330 	add.w	r3, ip, #2816	; 0xb00
 8014c08:	402c      	ands	r4, r5
 8014c0a:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8014c0c:	4c81      	ldr	r4, [pc, #516]	; (8014e14 <USB_EPStartXfer+0x228>)
 8014c0e:	691d      	ldr	r5, [r3, #16]
 8014c10:	402c      	ands	r4, r5
 8014c12:	611c      	str	r4, [r3, #16]
    if (ep->xfer_len == 0U)
 8014c14:	694c      	ldr	r4, [r1, #20]
 8014c16:	b384      	cbz	r4, 8014c7a <USB_EPStartXfer+0x8e>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8014c18:	688d      	ldr	r5, [r1, #8]
    if (dma == 1U)
 8014c1a:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8014c1c:	4e7e      	ldr	r6, [pc, #504]	; (8014e18 <USB_EPStartXfer+0x22c>)
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8014c1e:	442c      	add	r4, r5
 8014c20:	f104 34ff 	add.w	r4, r4, #4294967295
 8014c24:	fbb4 f4f5 	udiv	r4, r4, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8014c28:	ea06 4ec4 	and.w	lr, r6, r4, lsl #19
 8014c2c:	b2a4      	uxth	r4, r4
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8014c2e:	fb05 f404 	mul.w	r4, r5, r4
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8014c32:	691d      	ldr	r5, [r3, #16]
 8014c34:	ea4e 0505 	orr.w	r5, lr, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8014c38:	f3c4 0412 	ubfx	r4, r4, #0, #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8014c3c:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8014c3e:	691d      	ldr	r5, [r3, #16]
 8014c40:	ea44 0405 	orr.w	r4, r4, r5
 8014c44:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8014c46:	d025      	beq.n	8014c94 <USB_EPStartXfer+0xa8>
    if (ep->type == EP_TYPE_ISOC)
 8014c48:	78cb      	ldrb	r3, [r1, #3]
 8014c4a:	2b01      	cmp	r3, #1
 8014c4c:	d10c      	bne.n	8014c68 <USB_EPStartXfer+0x7c>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014c4e:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8014c52:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8014c56:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	; 0xb00
 8014c5a:	bf0c      	ite	eq
 8014c5c:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8014c60:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 8014c64:	f8cc 3b00 	str.w	r3, [ip, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8014c68:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	; 0xb00
 8014c6c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8014c70:	f8cc 3b00 	str.w	r3, [ip, #2816]	; 0xb00
}
 8014c74:	2000      	movs	r0, #0
 8014c76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8014c7a:	688c      	ldr	r4, [r1, #8]
    if (dma == 1U)
 8014c7c:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8014c7e:	691d      	ldr	r5, [r3, #16]
 8014c80:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8014c84:	ea44 0405 	orr.w	r4, r4, r5
 8014c88:	611c      	str	r4, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014c8a:	691c      	ldr	r4, [r3, #16]
 8014c8c:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8014c90:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8014c92:	d1d9      	bne.n	8014c48 <USB_EPStartXfer+0x5c>
      if ((uint32_t)ep->xfer_buff != 0U)
 8014c94:	68ca      	ldr	r2, [r1, #12]
 8014c96:	2a00      	cmp	r2, #0
 8014c98:	d0d6      	beq.n	8014c48 <USB_EPStartXfer+0x5c>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8014c9a:	615a      	str	r2, [r3, #20]
 8014c9c:	e7d4      	b.n	8014c48 <USB_EPStartXfer+0x5c>
    if (ep->xfer_len == 0U)
 8014c9e:	694d      	ldr	r5, [r1, #20]
 8014ca0:	2d00      	cmp	r5, #0
 8014ca2:	d03d      	beq.n	8014d20 <USB_EPStartXfer+0x134>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014ca4:	eb00 144c 	add.w	r4, r0, ip, lsl #5
 8014ca8:	4e59      	ldr	r6, [pc, #356]	; (8014e10 <USB_EPStartXfer+0x224>)
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8014caa:	f8d1 e008 	ldr.w	lr, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014cae:	f8d4 8910 	ldr.w	r8, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014cb2:	4f58      	ldr	r7, [pc, #352]	; (8014e14 <USB_EPStartXfer+0x228>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014cb4:	ea08 0606 	and.w	r6, r8, r6
 8014cb8:	f8c4 6910 	str.w	r6, [r4, #2320]	; 0x910
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8014cbc:	eb05 060e 	add.w	r6, r5, lr
 8014cc0:	3e01      	subs	r6, #1
 8014cc2:	fbb6 fefe 	udiv	lr, r6, lr
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014cc6:	f8d4 6910 	ldr.w	r6, [r4, #2320]	; 0x910
 8014cca:	4037      	ands	r7, r6
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8014ccc:	4e52      	ldr	r6, [pc, #328]	; (8014e18 <USB_EPStartXfer+0x22c>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014cce:	f8c4 7910 	str.w	r7, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8014cd2:	ea06 46ce 	and.w	r6, r6, lr, lsl #19
 8014cd6:	f8d4 7910 	ldr.w	r7, [r4, #2320]	; 0x910
 8014cda:	433e      	orrs	r6, r7
 8014cdc:	f8c4 6910 	str.w	r6, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8014ce0:	f3c5 0612 	ubfx	r6, r5, #0, #19
 8014ce4:	f8d4 7910 	ldr.w	r7, [r4, #2320]	; 0x910
 8014ce8:	433e      	orrs	r6, r7
 8014cea:	f8c4 6910 	str.w	r6, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014cee:	f504 6610 	add.w	r6, r4, #2304	; 0x900
      if (ep->type == EP_TYPE_ISOC)
 8014cf2:	f891 e003 	ldrb.w	lr, [r1, #3]
 8014cf6:	f1be 0f01 	cmp.w	lr, #1
 8014cfa:	d057      	beq.n	8014dac <USB_EPStartXfer+0x1c0>
    if (dma == 1U)
 8014cfc:	2a01      	cmp	r2, #1
 8014cfe:	d072      	beq.n	8014de6 <USB_EPStartXfer+0x1fa>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014d00:	f8d4 2900 	ldr.w	r2, [r4, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8014d04:	f00c 0c0f 	and.w	ip, ip, #15
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014d08:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8014d0c:	fa03 f30c 	lsl.w	r3, r3, ip
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014d10:	f8c4 2900 	str.w	r2, [r4, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8014d14:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 8014d18:	4313      	orrs	r3, r2
 8014d1a:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
  return HAL_OK;
 8014d1e:	e7a9      	b.n	8014c74 <USB_EPStartXfer+0x88>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014d20:	eb00 134c 	add.w	r3, r0, ip, lsl #5
 8014d24:	4e3b      	ldr	r6, [pc, #236]	; (8014e14 <USB_EPStartXfer+0x228>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014d26:	4c3a      	ldr	r4, [pc, #232]	; (8014e10 <USB_EPStartXfer+0x224>)
    if (dma == 1U)
 8014d28:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014d2a:	f8d3 7910 	ldr.w	r7, [r3, #2320]	; 0x910
 8014d2e:	ea06 0607 	and.w	r6, r6, r7
 8014d32:	f8c3 6910 	str.w	r6, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8014d36:	f8d3 6910 	ldr.w	r6, [r3, #2320]	; 0x910
 8014d3a:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 8014d3e:	f8c3 6910 	str.w	r6, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014d42:	f8d3 6910 	ldr.w	r6, [r3, #2320]	; 0x910
 8014d46:	ea04 0406 	and.w	r4, r4, r6
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014d4a:	f503 6610 	add.w	r6, r3, #2304	; 0x900
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014d4e:	f8c3 4910 	str.w	r4, [r3, #2320]	; 0x910
      if (ep->type == EP_TYPE_ISOC)
 8014d52:	f891 e003 	ldrb.w	lr, [r1, #3]
    if (dma == 1U)
 8014d56:	d03a      	beq.n	8014dce <USB_EPStartXfer+0x1e2>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014d58:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 8014d5c:	f1be 0f01 	cmp.w	lr, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014d60:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 8014d64:	f8c3 4900 	str.w	r4, [r3, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 8014d68:	d184      	bne.n	8014c74 <USB_EPStartXfer+0x88>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014d6a:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8014d6e:	f413 7f80 	tst.w	r3, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8014d72:	6833      	ldr	r3, [r6, #0]
 8014d74:	bf0c      	ite	eq
 8014d76:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8014d7a:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 8014d7e:	6033      	str	r3, [r6, #0]
  if (dma == 0U)
 8014d80:	2a00      	cmp	r2, #0
 8014d82:	f47f af77 	bne.w	8014c74 <USB_EPStartXfer+0x88>
    count32b = ((uint32_t)len + 3U) / 4U;
 8014d86:	b2ad      	uxth	r5, r5
 8014d88:	3503      	adds	r5, #3
    for (i = 0U; i < count32b; i++)
 8014d8a:	08ad      	lsrs	r5, r5, #2
 8014d8c:	f43f af72 	beq.w	8014c74 <USB_EPStartXfer+0x88>
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8014d90:	68cb      	ldr	r3, [r1, #12]
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8014d92:	eb00 3c0c 	add.w	ip, r0, ip, lsl #12
 8014d96:	eb03 0185 	add.w	r1, r3, r5, lsl #2
 8014d9a:	f50c 5c80 	add.w	ip, ip, #4096	; 0x1000
 8014d9e:	f853 2b04 	ldr.w	r2, [r3], #4
    for (i = 0U; i < count32b; i++)
 8014da2:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8014da4:	f8cc 2000 	str.w	r2, [ip]
    for (i = 0U; i < count32b; i++)
 8014da8:	d1f9      	bne.n	8014d9e <USB_EPStartXfer+0x1b2>
 8014daa:	e763      	b.n	8014c74 <USB_EPStartXfer+0x88>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8014dac:	6933      	ldr	r3, [r6, #16]
    if (dma == 1U)
 8014dae:	2a01      	cmp	r2, #1
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8014db0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8014db4:	6133      	str	r3, [r6, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8014db6:	6933      	ldr	r3, [r6, #16]
 8014db8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8014dbc:	6133      	str	r3, [r6, #16]
    if (dma == 1U)
 8014dbe:	d017      	beq.n	8014df0 <USB_EPStartXfer+0x204>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014dc0:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 8014dc4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8014dc8:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 8014dcc:	e7cd      	b.n	8014d6a <USB_EPStartXfer+0x17e>
      if ((uint32_t)ep->dma_addr != 0U)
 8014dce:	690b      	ldr	r3, [r1, #16]
 8014dd0:	b963      	cbnz	r3, 8014dec <USB_EPStartXfer+0x200>
      if (ep->type == EP_TYPE_ISOC)
 8014dd2:	f1be 0f01 	cmp.w	lr, #1
 8014dd6:	d00e      	beq.n	8014df6 <USB_EPStartXfer+0x20a>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014dd8:	6833      	ldr	r3, [r6, #0]
}
 8014dda:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014ddc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8014de0:	6033      	str	r3, [r6, #0]
}
 8014de2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 8014de6:	690b      	ldr	r3, [r1, #16]
 8014de8:	2b00      	cmp	r3, #0
 8014dea:	d0f5      	beq.n	8014dd8 <USB_EPStartXfer+0x1ec>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8014dec:	6173      	str	r3, [r6, #20]
 8014dee:	e7f0      	b.n	8014dd2 <USB_EPStartXfer+0x1e6>
      if ((uint32_t)ep->dma_addr != 0U)
 8014df0:	690b      	ldr	r3, [r1, #16]
 8014df2:	2b00      	cmp	r3, #0
 8014df4:	d1fa      	bne.n	8014dec <USB_EPStartXfer+0x200>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014df6:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8014dfa:	f413 7f80 	tst.w	r3, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8014dfe:	6833      	ldr	r3, [r6, #0]
 8014e00:	bf0c      	ite	eq
 8014e02:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8014e06:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 8014e0a:	6033      	str	r3, [r6, #0]
 8014e0c:	e7e4      	b.n	8014dd8 <USB_EPStartXfer+0x1ec>
 8014e0e:	bf00      	nop
 8014e10:	fff80000 	.word	0xfff80000
 8014e14:	e007ffff 	.word	0xe007ffff
 8014e18:	1ff80000 	.word	0x1ff80000

08014e1c <USB_EP0StartXfer>:
{
 8014e1c:	b4f0      	push	{r4, r5, r6, r7}
  if (ep->is_in == 1U)
 8014e1e:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8014e20:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 8014e22:	2b01      	cmp	r3, #1
 8014e24:	d027      	beq.n	8014e76 <USB_EP0StartXfer+0x5a>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8014e26:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 8014e2a:	4c3c      	ldr	r4, [pc, #240]	; (8014f1c <USB_EP0StartXfer+0x100>)
 8014e2c:	f8d0 5b10 	ldr.w	r5, [r0, #2832]	; 0xb10
 8014e30:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 8014e34:	402c      	ands	r4, r5
 8014e36:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8014e38:	4c39      	ldr	r4, [pc, #228]	; (8014f20 <USB_EP0StartXfer+0x104>)
 8014e3a:	691d      	ldr	r5, [r3, #16]
 8014e3c:	402c      	ands	r4, r5
 8014e3e:	611c      	str	r4, [r3, #16]
    if (ep->xfer_len > 0U)
 8014e40:	694c      	ldr	r4, [r1, #20]
 8014e42:	b9ac      	cbnz	r4, 8014e70 <USB_EP0StartXfer+0x54>
      if (ep->xfer_len > ep->maxpacket)
 8014e44:	688c      	ldr	r4, [r1, #8]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014e46:	691d      	ldr	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8014e48:	f3c4 0412 	ubfx	r4, r4, #0, #19
    if (dma == 1U)
 8014e4c:	2a01      	cmp	r2, #1
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014e4e:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8014e52:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8014e54:	691d      	ldr	r5, [r3, #16]
 8014e56:	ea44 0405 	orr.w	r4, r4, r5
 8014e5a:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8014e5c:	d03e      	beq.n	8014edc <USB_EP0StartXfer+0xc0>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8014e5e:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8014e62:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8014e66:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8014e6a:	2000      	movs	r0, #0
 8014e6c:	bcf0      	pop	{r4, r5, r6, r7}
 8014e6e:	4770      	bx	lr
      ep->xfer_len = ep->maxpacket;
 8014e70:	688c      	ldr	r4, [r1, #8]
 8014e72:	614c      	str	r4, [r1, #20]
 8014e74:	e7e7      	b.n	8014e46 <USB_EP0StartXfer+0x2a>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014e76:	eb00 1344 	add.w	r3, r0, r4, lsl #5
    if (ep->xfer_len == 0U)
 8014e7a:	694d      	ldr	r5, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014e7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
    if (ep->xfer_len == 0U)
 8014e80:	2d00      	cmp	r5, #0
 8014e82:	d030      	beq.n	8014ee6 <USB_EP0StartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014e84:	691f      	ldr	r7, [r3, #16]
 8014e86:	4e25      	ldr	r6, [pc, #148]	; (8014f1c <USB_EP0StartXfer+0x100>)
 8014e88:	403e      	ands	r6, r7
 8014e8a:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014e8c:	4e24      	ldr	r6, [pc, #144]	; (8014f20 <USB_EP0StartXfer+0x104>)
 8014e8e:	691f      	ldr	r7, [r3, #16]
 8014e90:	403e      	ands	r6, r7
 8014e92:	611e      	str	r6, [r3, #16]
      if (ep->xfer_len > ep->maxpacket)
 8014e94:	688e      	ldr	r6, [r1, #8]
 8014e96:	42b5      	cmp	r5, r6
 8014e98:	d901      	bls.n	8014e9e <USB_EP0StartXfer+0x82>
        ep->xfer_len = ep->maxpacket;
 8014e9a:	4635      	mov	r5, r6
 8014e9c:	614e      	str	r6, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8014e9e:	691e      	ldr	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8014ea0:	f3c5 0512 	ubfx	r5, r5, #0, #19
    if (dma == 1U)
 8014ea4:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8014ea6:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 8014eaa:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8014eac:	691e      	ldr	r6, [r3, #16]
 8014eae:	ea45 0506 	orr.w	r5, r5, r6
 8014eb2:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 8014eb4:	d027      	beq.n	8014f06 <USB_EP0StartXfer+0xea>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014eb6:	681a      	ldr	r2, [r3, #0]
      if (ep->xfer_len > 0U)
 8014eb8:	6949      	ldr	r1, [r1, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014eba:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8014ebe:	601a      	str	r2, [r3, #0]
      if (ep->xfer_len > 0U)
 8014ec0:	2900      	cmp	r1, #0
 8014ec2:	d0d2      	beq.n	8014e6a <USB_EP0StartXfer+0x4e>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8014ec4:	f004 020f 	and.w	r2, r4, #15
 8014ec8:	2401      	movs	r4, #1
 8014eca:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
 8014ece:	4094      	lsls	r4, r2
 8014ed0:	431c      	orrs	r4, r3
 8014ed2:	f8c0 4834 	str.w	r4, [r0, #2100]	; 0x834
}
 8014ed6:	2000      	movs	r0, #0
 8014ed8:	bcf0      	pop	{r4, r5, r6, r7}
 8014eda:	4770      	bx	lr
      if ((uint32_t)ep->xfer_buff != 0U)
 8014edc:	68ca      	ldr	r2, [r1, #12]
 8014ede:	2a00      	cmp	r2, #0
 8014ee0:	d0bd      	beq.n	8014e5e <USB_EP0StartXfer+0x42>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8014ee2:	615a      	str	r2, [r3, #20]
 8014ee4:	e7bb      	b.n	8014e5e <USB_EP0StartXfer+0x42>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014ee6:	691e      	ldr	r6, [r3, #16]
    if (dma == 1U)
 8014ee8:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014eea:	4d0d      	ldr	r5, [pc, #52]	; (8014f20 <USB_EP0StartXfer+0x104>)
 8014eec:	ea05 0506 	and.w	r5, r5, r6
 8014ef0:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8014ef2:	691d      	ldr	r5, [r3, #16]
 8014ef4:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8014ef8:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014efa:	4d08      	ldr	r5, [pc, #32]	; (8014f1c <USB_EP0StartXfer+0x100>)
 8014efc:	691e      	ldr	r6, [r3, #16]
 8014efe:	ea05 0506 	and.w	r5, r5, r6
 8014f02:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 8014f04:	d1d7      	bne.n	8014eb6 <USB_EP0StartXfer+0x9a>
      if ((uint32_t)ep->dma_addr != 0U)
 8014f06:	690a      	ldr	r2, [r1, #16]
 8014f08:	b102      	cbz	r2, 8014f0c <USB_EP0StartXfer+0xf0>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8014f0a:	615a      	str	r2, [r3, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014f0c:	681a      	ldr	r2, [r3, #0]
}
 8014f0e:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014f10:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
}
 8014f14:	bcf0      	pop	{r4, r5, r6, r7}
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014f16:	601a      	str	r2, [r3, #0]
}
 8014f18:	4770      	bx	lr
 8014f1a:	bf00      	nop
 8014f1c:	fff80000 	.word	0xfff80000
 8014f20:	e007ffff 	.word	0xe007ffff

08014f24 <USB_WritePacket>:
{
 8014f24:	b410      	push	{r4}
 8014f26:	f89d 4004 	ldrb.w	r4, [sp, #4]
  if (dma == 0U)
 8014f2a:	b964      	cbnz	r4, 8014f46 <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 8014f2c:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 8014f2e:	089b      	lsrs	r3, r3, #2
 8014f30:	d009      	beq.n	8014f46 <USB_WritePacket+0x22>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8014f32:	3201      	adds	r2, #1
 8014f34:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8014f38:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 8014f3c:	f851 2b04 	ldr.w	r2, [r1], #4
    for (i = 0U; i < count32b; i++)
 8014f40:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8014f42:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 8014f44:	d1fa      	bne.n	8014f3c <USB_WritePacket+0x18>
}
 8014f46:	2000      	movs	r0, #0
 8014f48:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014f4c:	4770      	bx	lr
 8014f4e:	bf00      	nop

08014f50 <USB_ReadPacket>:
  for (i = 0U; i < count32b; i++)
 8014f50:	ea5f 0c92 	movs.w	ip, r2, lsr #2
{
 8014f54:	b570      	push	{r4, r5, r6, lr}
 8014f56:	4605      	mov	r5, r0
  uint16_t remaining_bytes = len % 4U;
 8014f58:	f002 0603 	and.w	r6, r2, #3
  for (i = 0U; i < count32b; i++)
 8014f5c:	d01a      	beq.n	8014f94 <USB_ReadPacket+0x44>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8014f5e:	f500 5e80 	add.w	lr, r0, #4096	; 0x1000
  uint8_t *pDest = dest;
 8014f62:	460a      	mov	r2, r1
  for (i = 0U; i < count32b; i++)
 8014f64:	2300      	movs	r3, #0
 8014f66:	3301      	adds	r3, #1
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8014f68:	f8de 4000 	ldr.w	r4, [lr]
  for (i = 0U; i < count32b; i++)
 8014f6c:	459c      	cmp	ip, r3
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8014f6e:	f842 4b04 	str.w	r4, [r2], #4
  for (i = 0U; i < count32b; i++)
 8014f72:	d1f8      	bne.n	8014f66 <USB_ReadPacket+0x16>
    pDest++;
 8014f74:	eb01 008c 	add.w	r0, r1, ip, lsl #2
  if (remaining_bytes != 0U)
 8014f78:	b15e      	cbz	r6, 8014f92 <USB_ReadPacket+0x42>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8014f7a:	f505 5580 	add.w	r5, r5, #4096	; 0x1000
 8014f7e:	4406      	add	r6, r0
 8014f80:	2200      	movs	r2, #0
 8014f82:	6829      	ldr	r1, [r5, #0]
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8014f84:	fa21 f302 	lsr.w	r3, r1, r2
 8014f88:	3208      	adds	r2, #8
 8014f8a:	f800 3b01 	strb.w	r3, [r0], #1
    } while (remaining_bytes != 0U);
 8014f8e:	42b0      	cmp	r0, r6
 8014f90:	d1f8      	bne.n	8014f84 <USB_ReadPacket+0x34>
}
 8014f92:	bd70      	pop	{r4, r5, r6, pc}
  uint8_t *pDest = dest;
 8014f94:	4608      	mov	r0, r1
 8014f96:	e7ef      	b.n	8014f78 <USB_ReadPacket+0x28>

08014f98 <USB_EPSetStall>:
  if (ep->is_in == 1U)
 8014f98:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8014f9a:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8014f9c:	2a01      	cmp	r2, #1
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014f9e:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 8014fa2:	d00c      	beq.n	8014fbe <USB_EPSetStall+0x26>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014fa4:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 8014fa8:	b10b      	cbz	r3, 8014fae <USB_EPSetStall+0x16>
 8014faa:	2a00      	cmp	r2, #0
 8014fac:	da14      	bge.n	8014fd8 <USB_EPSetStall+0x40>
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8014fae:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8014fb2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8014fb6:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8014fba:	2000      	movs	r0, #0
 8014fbc:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014fbe:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 8014fc2:	2a00      	cmp	r2, #0
 8014fc4:	db00      	blt.n	8014fc8 <USB_EPSetStall+0x30>
 8014fc6:	b973      	cbnz	r3, 8014fe6 <USB_EPSetStall+0x4e>
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8014fc8:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8014fcc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8014fd0:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 8014fd4:	2000      	movs	r0, #0
 8014fd6:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8014fd8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8014fdc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8014fe0:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 8014fe4:	e7e3      	b.n	8014fae <USB_EPSetStall+0x16>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8014fe6:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8014fea:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8014fee:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8014ff2:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8014ff6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8014ffa:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 8014ffe:	e7e9      	b.n	8014fd4 <USB_EPSetStall+0x3c>

08015000 <USB_EPClearStall>:
  if (ep->is_in == 1U)
 8015000:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8015002:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8015004:	2a01      	cmp	r2, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8015006:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 801500a:	d013      	beq.n	8015034 <USB_EPClearStall+0x34>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 801500c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8015010:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8015014:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8015018:	78cb      	ldrb	r3, [r1, #3]
 801501a:	3b02      	subs	r3, #2
 801501c:	2b01      	cmp	r3, #1
 801501e:	d901      	bls.n	8015024 <USB_EPClearStall+0x24>
}
 8015020:	2000      	movs	r0, #0
 8015022:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8015024:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8015028:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801502c:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8015030:	2000      	movs	r0, #0
 8015032:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8015034:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8015038:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801503c:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8015040:	78cb      	ldrb	r3, [r1, #3]
 8015042:	3b02      	subs	r3, #2
 8015044:	2b01      	cmp	r3, #1
 8015046:	d8eb      	bhi.n	8015020 <USB_EPClearStall+0x20>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8015048:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 801504c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8015050:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 8015054:	2000      	movs	r0, #0
 8015056:	4770      	bx	lr

08015058 <USB_SetDevAddress>:
{
 8015058:	4603      	mov	r3, r0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 801505a:	0109      	lsls	r1, r1, #4
}
 801505c:	2000      	movs	r0, #0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 801505e:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8015062:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8015066:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
 801506a:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 801506e:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
 8015072:	4311      	orrs	r1, r2
 8015074:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
}
 8015078:	4770      	bx	lr
 801507a:	bf00      	nop

0801507c <USB_DevConnect>:
{
 801507c:	4603      	mov	r3, r0
}
 801507e:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8015080:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8015084:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8015088:	f022 0203 	bic.w	r2, r2, #3
 801508c:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8015090:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8015094:	f023 0302 	bic.w	r3, r3, #2
 8015098:	604b      	str	r3, [r1, #4]
}
 801509a:	4770      	bx	lr

0801509c <USB_DevDisconnect>:
{
 801509c:	4603      	mov	r3, r0
}
 801509e:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80150a0:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80150a4:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80150a8:	f022 0203 	bic.w	r2, r2, #3
 80150ac:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80150b0:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 80150b4:	f043 0302 	orr.w	r3, r3, #2
 80150b8:	604b      	str	r3, [r1, #4]
}
 80150ba:	4770      	bx	lr

080150bc <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 80150bc:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 80150be:	6980      	ldr	r0, [r0, #24]
}
 80150c0:	4010      	ands	r0, r2
 80150c2:	4770      	bx	lr

080150c4 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 80150c4:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80150c8:	f8d0 081c 	ldr.w	r0, [r0, #2076]	; 0x81c
 80150cc:	4018      	ands	r0, r3
}
 80150ce:	0c00      	lsrs	r0, r0, #16
 80150d0:	4770      	bx	lr
 80150d2:	bf00      	nop

080150d4 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 80150d4:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80150d8:	f8d0 081c 	ldr.w	r0, [r0, #2076]	; 0x81c
 80150dc:	4018      	ands	r0, r3
}
 80150de:	b280      	uxth	r0, r0
 80150e0:	4770      	bx	lr
 80150e2:	bf00      	nop

080150e4 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80150e4:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80150e8:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80150ec:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80150f0:	6940      	ldr	r0, [r0, #20]
}
 80150f2:	4010      	ands	r0, r2
 80150f4:	4770      	bx	lr
 80150f6:	bf00      	nop

080150f8 <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 80150f8:	f8d0 2810 	ldr.w	r2, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 80150fc:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8015100:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8015104:	f001 010f 	and.w	r1, r1, #15
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8015108:	f8d0 0908 	ldr.w	r0, [r0, #2312]	; 0x908
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 801510c:	40cb      	lsrs	r3, r1
 801510e:	01db      	lsls	r3, r3, #7
 8015110:	b2db      	uxtb	r3, r3
 8015112:	4313      	orrs	r3, r2
}
 8015114:	4018      	ands	r0, r3
 8015116:	4770      	bx	lr

08015118 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8015118:	6940      	ldr	r0, [r0, #20]
}
 801511a:	f000 0001 	and.w	r0, r0, #1
 801511e:	4770      	bx	lr

08015120 <USB_ActivateSetup>:
{
 8015120:	4603      	mov	r3, r0
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8015122:	4a09      	ldr	r2, [pc, #36]	; (8015148 <USB_ActivateSetup+0x28>)
}
 8015124:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8015126:	f503 6100 	add.w	r1, r3, #2048	; 0x800
{
 801512a:	b410      	push	{r4}
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801512c:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 8015130:	4022      	ands	r2, r4
}
 8015132:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8015136:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 801513a:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 801513e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8015142:	604b      	str	r3, [r1, #4]
}
 8015144:	4770      	bx	lr
 8015146:	bf00      	nop
 8015148:	fffff800 	.word	0xfffff800

0801514c <USB_EP0_OutStart>:
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 801514c:	4b14      	ldr	r3, [pc, #80]	; (80151a0 <USB_EP0_OutStart+0x54>)
{
 801514e:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8015150:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8015152:	429c      	cmp	r4, r3
 8015154:	d81a      	bhi.n	801518c <USB_EP0_OutStart+0x40>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015156:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 801515a:	2300      	movs	r3, #0
  if (dma == 1U)
 801515c:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 801515e:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015160:	6903      	ldr	r3, [r0, #16]
 8015162:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8015166:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8015168:	6903      	ldr	r3, [r0, #16]
 801516a:	f043 0318 	orr.w	r3, r3, #24
 801516e:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8015170:	6903      	ldr	r3, [r0, #16]
 8015172:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8015176:	6103      	str	r3, [r0, #16]
  if (dma == 1U)
 8015178:	d104      	bne.n	8015184 <USB_EP0_OutStart+0x38>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 801517a:	6142      	str	r2, [r0, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 801517c:	6803      	ldr	r3, [r0, #0]
 801517e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8015182:	6003      	str	r3, [r0, #0]
}
 8015184:	2000      	movs	r0, #0
 8015186:	f85d 4b04 	ldr.w	r4, [sp], #4
 801518a:	4770      	bx	lr
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801518c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8015190:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 8015194:	2b00      	cmp	r3, #0
 8015196:	dae0      	bge.n	801515a <USB_EP0_OutStart+0xe>
}
 8015198:	2000      	movs	r0, #0
 801519a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801519e:	4770      	bx	lr
 80151a0:	4f54300a 	.word	0x4f54300a

080151a4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80151a4:	b508      	push	{r3, lr}
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80151a6:	4903      	ldr	r1, [pc, #12]	; (80151b4 <MX_FATFS_Init+0x10>)
 80151a8:	4803      	ldr	r0, [pc, #12]	; (80151b8 <MX_FATFS_Init+0x14>)
 80151aa:	f001 f96f 	bl	801648c <FATFS_LinkDriver>
 80151ae:	4b03      	ldr	r3, [pc, #12]	; (80151bc <MX_FATFS_Init+0x18>)
 80151b0:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80151b2:	bd08      	pop	{r3, pc}
 80151b4:	20003588 	.word	0x20003588
 80151b8:	20000320 	.word	0x20000320
 80151bc:	2000358c 	.word	0x2000358c

080151c0 <USER_initialize>:
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 80151c0:	4b02      	ldr	r3, [pc, #8]	; (80151cc <USER_initialize+0xc>)
 80151c2:	2201      	movs	r2, #1
 80151c4:	701a      	strb	r2, [r3, #0]
    return Stat;
 80151c6:	7818      	ldrb	r0, [r3, #0]
  /* USER CODE END INIT */
}
 80151c8:	4770      	bx	lr
 80151ca:	bf00      	nop
 80151cc:	2000031c 	.word	0x2000031c

080151d0 <USER_read>:
)
{
  /* USER CODE BEGIN READ */
    return RES_OK;
  /* USER CODE END READ */
}
 80151d0:	2000      	movs	r0, #0
 80151d2:	4770      	bx	lr

080151d4 <USER_ioctl>:
{
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
    return res;
  /* USER CODE END IOCTL */
}
 80151d4:	2001      	movs	r0, #1
 80151d6:	4770      	bx	lr

080151d8 <USER_write>:
 80151d8:	2000      	movs	r0, #0
 80151da:	4770      	bx	lr

080151dc <USER_status>:
 80151dc:	4b02      	ldr	r3, [pc, #8]	; (80151e8 <USER_status+0xc>)
 80151de:	2201      	movs	r2, #1
 80151e0:	701a      	strb	r2, [r3, #0]
 80151e2:	7818      	ldrb	r0, [r3, #0]
 80151e4:	4770      	bx	lr
 80151e6:	bf00      	nop
 80151e8:	2000031c 	.word	0x2000031c

080151ec <MX_LWIP_Init>:
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 80151ec:	2100      	movs	r1, #0
{
 80151ee:	b570      	push	{r4, r5, r6, lr}
  tcpip_init( NULL, NULL );
 80151f0:	4608      	mov	r0, r1
{
 80151f2:	b08e      	sub	sp, #56	; 0x38
  tcpip_init( NULL, NULL );
 80151f4:	f003 ff4e 	bl	8019094 <tcpip_init>

  /* IP addresses initialization with DHCP (IPv4) */
  ipaddr.addr = 0;
 80151f8:	2000      	movs	r0, #0
  netmask.addr = 0;
  gw.addr = 0;
 80151fa:	4b1f      	ldr	r3, [pc, #124]	; (8015278 <MX_LWIP_Init+0x8c>)
  ipaddr.addr = 0;
 80151fc:	491f      	ldr	r1, [pc, #124]	; (801527c <MX_LWIP_Init+0x90>)
  netmask.addr = 0;
 80151fe:	4a20      	ldr	r2, [pc, #128]	; (8015280 <MX_LWIP_Init+0x94>)

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8015200:	9000      	str	r0, [sp, #0]
  gw.addr = 0;
 8015202:	6018      	str	r0, [r3, #0]
  ipaddr.addr = 0;
 8015204:	6008      	str	r0, [r1, #0]
  netmask.addr = 0;
 8015206:	6010      	str	r0, [r2, #0]
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8015208:	481e      	ldr	r0, [pc, #120]	; (8015284 <MX_LWIP_Init+0x98>)
 801520a:	4d1f      	ldr	r5, [pc, #124]	; (8015288 <MX_LWIP_Init+0x9c>)
 801520c:	9002      	str	r0, [sp, #8]
 801520e:	481f      	ldr	r0, [pc, #124]	; (801528c <MX_LWIP_Init+0xa0>)
 8015210:	9001      	str	r0, [sp, #4]
 8015212:	4628      	mov	r0, r5
 8015214:	f006 fcec 	bl	801bbf0 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8015218:	4628      	mov	r0, r5
 801521a:	f006 fd97 	bl	801bd4c <netif_set_default>

  if (netif_is_link_up(&gnetif))
 801521e:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 8015222:	4628      	mov	r0, r5
  if (netif_is_link_up(&gnetif))
 8015224:	075b      	lsls	r3, r3, #29
 8015226:	d524      	bpl.n	8015272 <MX_LWIP_Init+0x86>
    netif_set_up(&gnetif);
 8015228:	f006 fd96 	bl	801bd58 <netif_set_up>
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 801522c:	4918      	ldr	r1, [pc, #96]	; (8015290 <MX_LWIP_Init+0xa4>)
 801522e:	4816      	ldr	r0, [pc, #88]	; (8015288 <MX_LWIP_Init+0x9c>)
 8015230:	f006 fe1c 	bl	801be6c <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(Netif_SEM);
 8015234:	2300      	movs	r3, #0
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 8015236:	2101      	movs	r1, #1
 8015238:	a805      	add	r0, sp, #20

  link_arg.netif = &gnetif;
 801523a:	4e16      	ldr	r6, [pc, #88]	; (8015294 <MX_LWIP_Init+0xa8>)
  link_arg.semaphore = Netif_LinkSemaphore;
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 801523c:	4c16      	ldr	r4, [pc, #88]	; (8015298 <MX_LWIP_Init+0xac>)
  osSemaphoreDef(Netif_SEM);
 801523e:	e9cd 3305 	strd	r3, r3, [sp, #20]
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 8015242:	f001 fa0d 	bl	8016660 <osSemaphoreCreate>
 8015246:	4b15      	ldr	r3, [pc, #84]	; (801529c <MX_LWIP_Init+0xb0>)
  link_arg.semaphore = Netif_LinkSemaphore;
 8015248:	6070      	str	r0, [r6, #4]
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 801524a:	f10d 0c1c 	add.w	ip, sp, #28
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 801524e:	6018      	str	r0, [r3, #0]
  link_arg.netif = &gnetif;
 8015250:	6035      	str	r5, [r6, #0]
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 8015252:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015254:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015258:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 801525c:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
  osThreadCreate (osThread(LinkThr), &link_arg);
 8015260:	4631      	mov	r1, r6
 8015262:	a807      	add	r0, sp, #28
 8015264:	f001 f944 	bl	80164f0 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

  /* Start DHCP negotiation for a network interface (IPv4) */
  dhcp_start(&gnetif);
 8015268:	4807      	ldr	r0, [pc, #28]	; (8015288 <MX_LWIP_Init+0x9c>)
 801526a:	f00d fd89 	bl	8022d80 <dhcp_start>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 801526e:	b00e      	add	sp, #56	; 0x38
 8015270:	bd70      	pop	{r4, r5, r6, pc}
    netif_set_down(&gnetif);
 8015272:	f006 fd93 	bl	801bd9c <netif_set_down>
 8015276:	e7d9      	b.n	801522c <MX_LWIP_Init+0x40>
 8015278:	200035d0 	.word	0x200035d0
 801527c:	200035d4 	.word	0x200035d4
 8015280:	200035e0 	.word	0x200035e0
 8015284:	0801900d 	.word	0x0801900d
 8015288:	20003594 	.word	0x20003594
 801528c:	0801559d 	.word	0x0801559d
 8015290:	0801577d 	.word	0x0801577d
 8015294:	200035d8 	.word	0x200035d8
 8015298:	0802a8b0 	.word	0x0802a8b0
 801529c:	20003590 	.word	0x20003590

080152a0 <low_level_output>:

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 80152a0:	4b2c      	ldr	r3, [pc, #176]	; (8015354 <low_level_output+0xb4>)
{
 80152a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 80152a6:	6adc      	ldr	r4, [r3, #44]	; 0x2c
{
 80152a8:	b083      	sub	sp, #12
  uint32_t payloadoffset = 0;
  DmaTxDesc = heth.TxDesc;
  bufferoffset = 0;

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 80152aa:	468b      	mov	fp, r1
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 80152ac:	68a3      	ldr	r3, [r4, #8]
  for(q = p; q != NULL; q = q->next)
 80152ae:	2900      	cmp	r1, #0
 80152b0:	d04d      	beq.n	801534e <low_level_output+0xae>
  bufferoffset = 0;
 80152b2:	2600      	movs	r6, #0
      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
      payloadoffset = 0;

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80152b4:	f240 59f4 	movw	r9, #1524	; 0x5f4
  uint32_t framelength = 0;
 80152b8:	46b0      	mov	r8, r6
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80152ba:	6822      	ldr	r2, [r4, #0]
 80152bc:	2a00      	cmp	r2, #0
 80152be:	db1b      	blt.n	80152f8 <low_level_output+0x58>
      byteslefttocopy = q->len;
 80152c0:	f8bb 200a 	ldrh.w	r2, [fp, #10]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80152c4:	1995      	adds	r5, r2, r6
 80152c6:	454d      	cmp	r5, r9
 80152c8:	d93c      	bls.n	8015344 <low_level_output+0xa4>
      payloadoffset = 0;
 80152ca:	2700      	movs	r7, #0
 80152cc:	e002      	b.n	80152d4 <low_level_output+0x34>
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80152ce:	454d      	cmp	r5, r9
        {
          errval = ERR_USE;
          goto error;
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 80152d0:	68a3      	ldr	r3, [r4, #8]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80152d2:	d921      	bls.n	8015318 <low_level_output+0x78>
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 80152d4:	eba9 0a06 	sub.w	sl, r9, r6
 80152d8:	f8db 1004 	ldr.w	r1, [fp, #4]
 80152dc:	1998      	adds	r0, r3, r6

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
        bufferoffset = 0;
 80152de:	2600      	movs	r6, #0
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 80152e0:	4439      	add	r1, r7
 80152e2:	4652      	mov	r2, sl
 80152e4:	f010 f9f0 	bl	80256c8 <memcpy>
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 80152e8:	68e4      	ldr	r4, [r4, #12]
        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 80152ea:	f2a5 55f4 	subw	r5, r5, #1524	; 0x5f4
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 80152ee:	4457      	add	r7, sl
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80152f0:	6823      	ldr	r3, [r4, #0]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 80152f2:	44d0      	add	r8, sl
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80152f4:	42b3      	cmp	r3, r6
 80152f6:	daea      	bge.n	80152ce <low_level_output+0x2e>
        errval = ERR_USE;
 80152f8:	f06f 0007 	mvn.w	r0, #7
  errval = ERR_OK;

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 80152fc:	4b15      	ldr	r3, [pc, #84]	; (8015354 <low_level_output+0xb4>)
 80152fe:	681b      	ldr	r3, [r3, #0]
 8015300:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8015304:	695a      	ldr	r2, [r3, #20]
 8015306:	0692      	lsls	r2, r2, #26
 8015308:	d503      	bpl.n	8015312 <low_level_output+0x72>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 801530a:	2120      	movs	r1, #32

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 801530c:	2200      	movs	r2, #0
    heth.Instance->DMASR = ETH_DMASR_TUS;
 801530e:	6159      	str	r1, [r3, #20]
    heth.Instance->DMATPDR = 0;
 8015310:	605a      	str	r2, [r3, #4]
  }
  return errval;
}
 8015312:	b003      	add	sp, #12
 8015314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015318:	4618      	mov	r0, r3
 801531a:	462e      	mov	r6, r5
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 801531c:	f8db 1004 	ldr.w	r1, [fp, #4]
 8015320:	462a      	mov	r2, r5
 8015322:	9301      	str	r3, [sp, #4]
      framelength = framelength + byteslefttocopy;
 8015324:	44a8      	add	r8, r5
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8015326:	4439      	add	r1, r7
 8015328:	f010 f9ce 	bl	80256c8 <memcpy>
  for(q = p; q != NULL; q = q->next)
 801532c:	f8db b000 	ldr.w	fp, [fp]
 8015330:	9b01      	ldr	r3, [sp, #4]
 8015332:	f1bb 0f00 	cmp.w	fp, #0
 8015336:	d1c0      	bne.n	80152ba <low_level_output+0x1a>
  HAL_ETH_TransmitFrame(&heth, framelength);
 8015338:	4641      	mov	r1, r8
 801533a:	4806      	ldr	r0, [pc, #24]	; (8015354 <low_level_output+0xb4>)
 801533c:	f7f6 f8d0 	bl	800b4e0 <HAL_ETH_TransmitFrame>
  errval = ERR_OK;
 8015340:	2000      	movs	r0, #0
 8015342:	e7db      	b.n	80152fc <low_level_output+0x5c>
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8015344:	1998      	adds	r0, r3, r6
      payloadoffset = 0;
 8015346:	2700      	movs	r7, #0
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8015348:	462e      	mov	r6, r5
      byteslefttocopy = q->len;
 801534a:	4615      	mov	r5, r2
 801534c:	e7e6      	b.n	801531c <low_level_output+0x7c>
  uint32_t framelength = 0;
 801534e:	4688      	mov	r8, r1
 8015350:	e7f2      	b.n	8015338 <low_level_output+0x98>
 8015352:	bf00      	nop
 8015354:	20006684 	.word	0x20006684

08015358 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 8015358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801535c:	f8df 9110 	ldr.w	r9, [pc, #272]	; 8015470 <ethernetif_input+0x118>
 8015360:	b083      	sub	sp, #12
 8015362:	9001      	str	r0, [sp, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;

  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8015364:	4b40      	ldr	r3, [pc, #256]	; (8015468 <ethernetif_input+0x110>)
 8015366:	f04f 31ff 	mov.w	r1, #4294967295
 801536a:	6818      	ldr	r0, [r3, #0]
 801536c:	f001 f99e 	bl	80166ac <osSemaphoreWait>
 8015370:	2800      	cmp	r0, #0
 8015372:	d1f7      	bne.n	8015364 <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 8015374:	483d      	ldr	r0, [pc, #244]	; (801546c <ethernetif_input+0x114>)
 8015376:	f00f fc97 	bl	8024ca8 <sys_mutex_lock>
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 801537a:	483d      	ldr	r0, [pc, #244]	; (8015470 <ethernetif_input+0x118>)
 801537c:	f7f6 f934 	bl	800b5e8 <HAL_ETH_GetReceivedFrame_IT>
 8015380:	4604      	mov	r4, r0
 8015382:	2800      	cmp	r0, #0
 8015384:	d168      	bne.n	8015458 <ethernetif_input+0x100>
  len = heth.RxFrameInfos.length;
 8015386:	f8b9 103c 	ldrh.w	r1, [r9, #60]	; 0x3c
  if (len > 0)
 801538a:	bb51      	cbnz	r1, 80153e2 <ethernetif_input+0x8a>
  struct pbuf *p = NULL;
 801538c:	f04f 0a00 	mov.w	sl, #0
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8015390:	f8d9 0038 	ldr.w	r0, [r9, #56]	; 0x38
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8015394:	f8d9 3030 	ldr.w	r3, [r9, #48]	; 0x30
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8015398:	b140      	cbz	r0, 80153ac <ethernetif_input+0x54>
 801539a:	2100      	movs	r1, #0
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 801539c:	681a      	ldr	r2, [r3, #0]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 801539e:	3101      	adds	r1, #1
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 80153a0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80153a4:	4281      	cmp	r1, r0
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 80153a6:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 80153a8:	68db      	ldr	r3, [r3, #12]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80153aa:	d1f7      	bne.n	801539c <ethernetif_input+0x44>
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 80153ac:	f8d9 3000 	ldr.w	r3, [r9]
    heth.RxFrameInfos.SegCount =0;
 80153b0:	2200      	movs	r2, #0
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 80153b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
    heth.RxFrameInfos.SegCount =0;
 80153b6:	f8c9 2038 	str.w	r2, [r9, #56]	; 0x38
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 80153ba:	695a      	ldr	r2, [r3, #20]
 80153bc:	0612      	lsls	r2, r2, #24
 80153be:	d503      	bpl.n	80153c8 <ethernetif_input+0x70>
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 80153c0:	2280      	movs	r2, #128	; 0x80
 80153c2:	615a      	str	r2, [r3, #20]
    heth.Instance->DMARPDR = 0;
 80153c4:	2200      	movs	r2, #0
 80153c6:	609a      	str	r2, [r3, #8]
        p = low_level_input( netif );
        if   (p != NULL)
 80153c8:	f1ba 0f00 	cmp.w	sl, #0
 80153cc:	d044      	beq.n	8015458 <ethernetif_input+0x100>
        {
          if (netif->input( p, netif) != ERR_OK )
 80153ce:	9901      	ldr	r1, [sp, #4]
 80153d0:	4650      	mov	r0, sl
 80153d2:	690b      	ldr	r3, [r1, #16]
 80153d4:	4798      	blx	r3
 80153d6:	2800      	cmp	r0, #0
 80153d8:	d142      	bne.n	8015460 <ethernetif_input+0x108>
          {
            pbuf_free(p);
          }
        }
        UNLOCK_TCPIP_CORE();
 80153da:	4824      	ldr	r0, [pc, #144]	; (801546c <ethernetif_input+0x114>)
 80153dc:	f00f fc6a 	bl	8024cb4 <sys_mutex_unlock>
      } while(p!=NULL);
 80153e0:	e7c8      	b.n	8015374 <ethernetif_input+0x1c>
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 80153e2:	f44f 72c1 	mov.w	r2, #386	; 0x182
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 80153e6:	f8d9 7040 	ldr.w	r7, [r9, #64]	; 0x40
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 80153ea:	f006 fe97 	bl	801c11c <pbuf_alloc>
  if (p != NULL)
 80153ee:	4682      	mov	sl, r0
 80153f0:	2800      	cmp	r0, #0
 80153f2:	d0cb      	beq.n	801538c <ethernetif_input+0x34>
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 80153f4:	4683      	mov	fp, r0
    bufferoffset = 0;
 80153f6:	4621      	mov	r1, r4
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 80153f8:	f240 58f4 	movw	r8, #1524	; 0x5f4
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 80153fc:	f8d9 6030 	ldr.w	r6, [r9, #48]	; 0x30
      byteslefttocopy = q->len;
 8015400:	f8bb 200a 	ldrh.w	r2, [fp, #10]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8015404:	1854      	adds	r4, r2, r1
 8015406:	4544      	cmp	r4, r8
 8015408:	d923      	bls.n	8015452 <ethernetif_input+0xfa>
      payloadoffset = 0;
 801540a:	2500      	movs	r5, #0
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 801540c:	f8db 0004 	ldr.w	r0, [fp, #4]
 8015410:	eba8 0201 	sub.w	r2, r8, r1
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8015414:	f2a4 54f4 	subw	r4, r4, #1524	; 0x5f4
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 8015418:	4439      	add	r1, r7
 801541a:	4428      	add	r0, r5
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 801541c:	4415      	add	r5, r2
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 801541e:	f010 f953 	bl	80256c8 <memcpy>
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8015422:	68f6      	ldr	r6, [r6, #12]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8015424:	4544      	cmp	r4, r8
        bufferoffset = 0;
 8015426:	f04f 0100 	mov.w	r1, #0
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 801542a:	68b7      	ldr	r7, [r6, #8]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 801542c:	d8ee      	bhi.n	801540c <ethernetif_input+0xb4>
 801542e:	4639      	mov	r1, r7
 8015430:	4622      	mov	r2, r4
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 8015432:	f8db 0004 	ldr.w	r0, [fp, #4]
 8015436:	4428      	add	r0, r5
 8015438:	f010 f946 	bl	80256c8 <memcpy>
    for(q = p; q != NULL; q = q->next)
 801543c:	f8db b000 	ldr.w	fp, [fp]
 8015440:	f1bb 0f00 	cmp.w	fp, #0
 8015444:	d0a4      	beq.n	8015390 <ethernetif_input+0x38>
 8015446:	4621      	mov	r1, r4
      byteslefttocopy = q->len;
 8015448:	f8bb 200a 	ldrh.w	r2, [fp, #10]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 801544c:	1854      	adds	r4, r2, r1
 801544e:	4544      	cmp	r4, r8
 8015450:	d8db      	bhi.n	801540a <ethernetif_input+0xb2>
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 8015452:	4439      	add	r1, r7
      payloadoffset = 0;
 8015454:	2500      	movs	r5, #0
 8015456:	e7ec      	b.n	8015432 <ethernetif_input+0xda>
        UNLOCK_TCPIP_CORE();
 8015458:	4804      	ldr	r0, [pc, #16]	; (801546c <ethernetif_input+0x114>)
 801545a:	f00f fc2b 	bl	8024cb4 <sys_mutex_unlock>
      } while(p!=NULL);
 801545e:	e781      	b.n	8015364 <ethernetif_input+0xc>
            pbuf_free(p);
 8015460:	4650      	mov	r0, sl
 8015462:	f007 f82d 	bl	801c4c0 <pbuf_free>
 8015466:	e7b8      	b.n	80153da <ethernetif_input+0x82>
 8015468:	200066cc 	.word	0x200066cc
 801546c:	2001e98c 	.word	0x2001e98c
 8015470:	20006684 	.word	0x20006684

08015474 <HAL_ETH_MspInit>:
  if(ethHandle->Instance==ETH)
 8015474:	4b41      	ldr	r3, [pc, #260]	; (801557c <HAL_ETH_MspInit+0x108>)
 8015476:	6802      	ldr	r2, [r0, #0]
{
 8015478:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(ethHandle->Instance==ETH)
 801547a:	429a      	cmp	r2, r3
{
 801547c:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801547e:	f04f 0400 	mov.w	r4, #0
 8015482:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8015486:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 801548a:	940b      	str	r4, [sp, #44]	; 0x2c
  if(ethHandle->Instance==ETH)
 801548c:	d001      	beq.n	8015492 <HAL_ETH_MspInit+0x1e>
}
 801548e:	b00d      	add	sp, #52	; 0x34
 8015490:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ETH_CLK_ENABLE();
 8015492:	f5a3 4390 	sub.w	r3, r3, #18432	; 0x4800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015496:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8015498:	2132      	movs	r1, #50	; 0x32
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801549a:	2603      	movs	r6, #3
    __HAL_RCC_ETH_CLK_ENABLE();
 801549c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 801549e:	250b      	movs	r5, #11
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80154a0:	4837      	ldr	r0, [pc, #220]	; (8015580 <HAL_ETH_MspInit+0x10c>)
    __HAL_RCC_ETH_CLK_ENABLE();
 80154a2:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80154a6:	631a      	str	r2, [r3, #48]	; 0x30
 80154a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80154aa:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 80154ae:	9200      	str	r2, [sp, #0]
 80154b0:	9a00      	ldr	r2, [sp, #0]
 80154b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80154b4:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80154b8:	631a      	str	r2, [r3, #48]	; 0x30
 80154ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80154bc:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 80154c0:	9201      	str	r2, [sp, #4]
 80154c2:	9a01      	ldr	r2, [sp, #4]
 80154c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80154c6:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80154ca:	631a      	str	r2, [r3, #48]	; 0x30
 80154cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80154ce:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 80154d2:	9202      	str	r2, [sp, #8]
 80154d4:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80154d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80154d8:	f042 0204 	orr.w	r2, r2, #4
 80154dc:	631a      	str	r2, [r3, #48]	; 0x30
 80154de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80154e0:	f002 0204 	and.w	r2, r2, #4
 80154e4:	9203      	str	r2, [sp, #12]
 80154e6:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80154e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80154ea:	f042 0201 	orr.w	r2, r2, #1
 80154ee:	631a      	str	r2, [r3, #48]	; 0x30
 80154f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80154f2:	f002 0201 	and.w	r2, r2, #1
 80154f6:	9204      	str	r2, [sp, #16]
 80154f8:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80154fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80154fc:	433a      	orrs	r2, r7
 80154fe:	631a      	str	r2, [r3, #48]	; 0x30
 8015500:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8015502:	403a      	ands	r2, r7
 8015504:	9205      	str	r2, [sp, #20]
 8015506:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8015508:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801550a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801550e:	631a      	str	r2, [r3, #48]	; 0x30
 8015510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015512:	960a      	str	r6, [sp, #40]	; 0x28
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8015514:	f003 0340 	and.w	r3, r3, #64	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8015518:	950b      	str	r5, [sp, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801551a:	e9cd 1707 	strd	r1, r7, [sp, #28]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 801551e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8015520:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8015522:	9b06      	ldr	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8015524:	f7f7 f984 	bl	800c830 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8015528:	2386      	movs	r3, #134	; 0x86
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801552a:	a907      	add	r1, sp, #28
 801552c:	4815      	ldr	r0, [pc, #84]	; (8015584 <HAL_ETH_MspInit+0x110>)
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 801552e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015530:	e9cd 7408 	strd	r7, r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8015534:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015538:	f7f7 f97a 	bl	800c830 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 801553c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8015540:	a907      	add	r1, sp, #28
 8015542:	4811      	ldr	r0, [pc, #68]	; (8015588 <HAL_ETH_MspInit+0x114>)
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8015544:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015546:	e9cd 7408 	strd	r7, r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 801554a:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 801554e:	f7f7 f96f 	bl	800c830 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8015552:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8015556:	a907      	add	r1, sp, #28
 8015558:	480c      	ldr	r0, [pc, #48]	; (801558c <HAL_ETH_MspInit+0x118>)
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 801555a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801555c:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 801555e:	950b      	str	r5, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015560:	e9cd 4609 	strd	r4, r6, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8015564:	f7f7 f964 	bl	800c830 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ETH_IRQn, 6, 0);
 8015568:	4622      	mov	r2, r4
 801556a:	2106      	movs	r1, #6
 801556c:	203d      	movs	r0, #61	; 0x3d
 801556e:	f7f4 fae1 	bl	8009b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8015572:	203d      	movs	r0, #61	; 0x3d
 8015574:	f7f4 fb28 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
}
 8015578:	b00d      	add	sp, #52	; 0x34
 801557a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801557c:	40028000 	.word	0x40028000
 8015580:	40020800 	.word	0x40020800
 8015584:	40020000 	.word	0x40020000
 8015588:	40020400 	.word	0x40020400
 801558c:	40021800 	.word	0x40021800

08015590 <HAL_ETH_RxCpltCallback>:
  osSemaphoreRelease(s_xSemaphore);
 8015590:	4b01      	ldr	r3, [pc, #4]	; (8015598 <HAL_ETH_RxCpltCallback+0x8>)
 8015592:	6818      	ldr	r0, [r3, #0]
 8015594:	f001 b8b6 	b.w	8016704 <osSemaphoreRelease>
 8015598:	200066cc 	.word	0x200066cc

0801559c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 801559c:	b5f0      	push	{r4, r5, r6, r7, lr}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 801559e:	4604      	mov	r4, r0
{
 80155a0:	b08d      	sub	sp, #52	; 0x34
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 80155a2:	2800      	cmp	r0, #0
 80155a4:	f000 809e 	beq.w	80156e4 <ethernetif_init+0x148>
  heth.Instance = ETH;
 80155a8:	4d52      	ldr	r5, [pc, #328]	; (80156f4 <ethernetif_init+0x158>)
  uint32_t regvalue = 0;
 80155aa:	2200      	movs	r2, #0
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 80155ac:	f247 4173 	movw	r1, #29811	; 0x7473
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 80155b0:	4b51      	ldr	r3, [pc, #324]	; (80156f8 <ethernetif_init+0x15c>)
  uint32_t regvalue = 0;
 80155b2:	9200      	str	r2, [sp, #0]
  MACAddr[1] = 0x80;
 80155b4:	2080      	movs	r0, #128	; 0x80
  MACAddr[0] = 0x00;
 80155b6:	f88d 2004 	strb.w	r2, [sp, #4]
  MACAddr[3] = 0x00;
 80155ba:	f88d 2007 	strb.w	r2, [sp, #7]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 80155be:	822a      	strh	r2, [r5, #16]
  MACAddr[2] = 0xE1;
 80155c0:	22e1      	movs	r2, #225	; 0xe1
  netif->name[0] = IFNAME0;
 80155c2:	86e1      	strh	r1, [r4, #54]	; 0x36
  MACAddr[2] = 0xE1;
 80155c4:	f88d 2006 	strb.w	r2, [sp, #6]
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 80155c8:	494c      	ldr	r1, [pc, #304]	; (80156fc <ethernetif_init+0x160>)
  heth.Instance = ETH;
 80155ca:	4a4d      	ldr	r2, [pc, #308]	; (8015700 <ethernetif_init+0x164>)
  netif->output = etharp_output;
 80155cc:	6161      	str	r1, [r4, #20]
  heth.Instance = ETH;
 80155ce:	602a      	str	r2, [r5, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 80155d0:	2201      	movs	r2, #1

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 80155d2:	494c      	ldr	r1, [pc, #304]	; (8015704 <ethernetif_init+0x168>)
  MACAddr[1] = 0x80;
 80155d4:	f88d 0005 	strb.w	r0, [sp, #5]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 80155d8:	606a      	str	r2, [r5, #4]
  netif->linkoutput = low_level_output;
 80155da:	61a1      	str	r1, [r4, #24]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 80155dc:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_SOFTWARE;
 80155e0:	e9c5 2206 	strd	r2, r2, [r5, #24]
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 80155e4:	f8d3 0424 	ldr.w	r0, [r3, #1060]	; 0x424
 80155e8:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 80155ec:	6229      	str	r1, [r5, #32]
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 80155ee:	4042      	eors	r2, r0
 80155f0:	f8d3 1428 	ldr.w	r1, [r3, #1064]	; 0x428
 80155f4:	404a      	eors	r2, r1
 80155f6:	f88d 2009 	strb.w	r2, [sp, #9]
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 80155fa:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 80155fe:	f8d3 0424 	ldr.w	r0, [r3, #1060]	; 0x424
 8015602:	f8d3 1428 	ldr.w	r1, [r3, #1064]	; 0x428
 8015606:	ea82 0300 	eor.w	r3, r2, r0
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 801560a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hal_eth_init_status = HAL_ETH_Init(&heth);
 801560e:	4628      	mov	r0, r5
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 8015610:	404b      	eors	r3, r1
 8015612:	f88d 3008 	strb.w	r3, [sp, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8015616:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801561a:	e9c5 2302 	strd	r2, r3, [r5, #8]
  heth.Init.MACAddr = &MACAddr[0];
 801561e:	ab01      	add	r3, sp, #4
 8015620:	616b      	str	r3, [r5, #20]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 8015622:	f7f6 f905 	bl	800b830 <HAL_ETH_Init>
  if (hal_eth_init_status == HAL_OK)
 8015626:	b928      	cbnz	r0, 8015634 <ethernetif_init+0x98>
    netif->flags |= NETIF_FLAG_LINK_UP;
 8015628:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 801562c:	f043 0304 	orr.w	r3, r3, #4
 8015630:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8015634:	2304      	movs	r3, #4
 8015636:	4a34      	ldr	r2, [pc, #208]	; (8015708 <ethernetif_init+0x16c>)
 8015638:	4934      	ldr	r1, [pc, #208]	; (801570c <ethernetif_init+0x170>)
  osSemaphoreDef(SEM);
 801563a:	2700      	movs	r7, #0
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 801563c:	482d      	ldr	r0, [pc, #180]	; (80156f4 <ethernetif_init+0x158>)
 801563e:	f7f5 fecb 	bl	800b3d8 <HAL_ETH_DMATxDescListInit>
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 8015642:	2304      	movs	r3, #4
 8015644:	4a32      	ldr	r2, [pc, #200]	; (8015710 <ethernetif_init+0x174>)
 8015646:	4933      	ldr	r1, [pc, #204]	; (8015714 <ethernetif_init+0x178>)
 8015648:	482a      	ldr	r0, [pc, #168]	; (80156f4 <ethernetif_init+0x158>)
 801564a:	f7f5 ff0b 	bl	800b464 <HAL_ETH_DMARxDescListInit>
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 801564e:	696b      	ldr	r3, [r5, #20]
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8015650:	2006      	movs	r0, #6
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8015652:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
  netif->mtu = 1500;
 8015656:	f240 51dc 	movw	r1, #1500	; 0x5dc
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 801565a:	4e2f      	ldr	r6, [pc, #188]	; (8015718 <ethernetif_init+0x17c>)
  netif->hwaddr_len = ETH_HWADDR_LEN;
 801565c:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8015660:	f042 020a 	orr.w	r2, r2, #10
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8015664:	7818      	ldrb	r0, [r3, #0]
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8015666:	ad05      	add	r5, sp, #20
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8015668:	f884 002e 	strb.w	r0, [r4, #46]	; 0x2e
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 801566c:	7858      	ldrb	r0, [r3, #1]
 801566e:	f884 002f 	strb.w	r0, [r4, #47]	; 0x2f
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8015672:	7898      	ldrb	r0, [r3, #2]
 8015674:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8015678:	78d8      	ldrb	r0, [r3, #3]
 801567a:	f884 0031 	strb.w	r0, [r4, #49]	; 0x31
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 801567e:	7918      	ldrb	r0, [r3, #4]
 8015680:	f884 0032 	strb.w	r0, [r4, #50]	; 0x32
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8015684:	a803      	add	r0, sp, #12
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8015686:	795b      	ldrb	r3, [r3, #5]
  netif->mtu = 1500;
 8015688:	85a1      	strh	r1, [r4, #44]	; 0x2c
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 801568a:	2101      	movs	r1, #1
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 801568c:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8015690:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  osSemaphoreDef(SEM);
 8015694:	e9cd 7703 	strd	r7, r7, [sp, #12]
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8015698:	f000 ffe2 	bl	8016660 <osSemaphoreCreate>
 801569c:	4b1f      	ldr	r3, [pc, #124]	; (801571c <ethernetif_init+0x180>)
 801569e:	6018      	str	r0, [r3, #0]
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 80156a0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80156a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80156a4:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 80156a8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 80156ac:	4621      	mov	r1, r4
 80156ae:	a805      	add	r0, sp, #20
 80156b0:	f000 ff1e 	bl	80164f0 <osThreadCreate>
  HAL_ETH_Start(&heth);
 80156b4:	480f      	ldr	r0, [pc, #60]	; (80156f4 <ethernetif_init+0x158>)
 80156b6:	f7f6 fa11 	bl	800badc <HAL_ETH_Start>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 80156ba:	466a      	mov	r2, sp
 80156bc:	211d      	movs	r1, #29
 80156be:	480d      	ldr	r0, [pc, #52]	; (80156f4 <ethernetif_init+0x158>)
 80156c0:	f7f6 f824 	bl	800b70c <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 80156c4:	9a00      	ldr	r2, [sp, #0]
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 80156c6:	211d      	movs	r1, #29
 80156c8:	480a      	ldr	r0, [pc, #40]	; (80156f4 <ethernetif_init+0x158>)
  regvalue |= (PHY_ISFR_INT4);
 80156ca:	f042 020b 	orr.w	r2, r2, #11
 80156ce:	9200      	str	r2, [sp, #0]
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 80156d0:	f7f6 f866 	bl	800b7a0 <HAL_ETH_WritePHYRegister>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 80156d4:	466a      	mov	r2, sp
 80156d6:	211d      	movs	r1, #29
 80156d8:	4806      	ldr	r0, [pc, #24]	; (80156f4 <ethernetif_init+0x158>)
 80156da:	f7f6 f817 	bl	800b70c <HAL_ETH_ReadPHYRegister>

  /* initialize the hardware */
  low_level_init(netif);

  return ERR_OK;
}
 80156de:	4638      	mov	r0, r7
 80156e0:	b00d      	add	sp, #52	; 0x34
 80156e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 80156e4:	4b0e      	ldr	r3, [pc, #56]	; (8015720 <ethernetif_init+0x184>)
 80156e6:	f240 223a 	movw	r2, #570	; 0x23a
 80156ea:	490e      	ldr	r1, [pc, #56]	; (8015724 <ethernetif_init+0x188>)
 80156ec:	480e      	ldr	r0, [pc, #56]	; (8015728 <ethernetif_init+0x18c>)
 80156ee:	f010 ffb1 	bl	8026654 <iprintf>
 80156f2:	e759      	b.n	80155a8 <ethernetif_init+0xc>
 80156f4:	20006684 	.word	0x20006684
 80156f8:	1ff0f000 	.word	0x1ff0f000
 80156fc:	08023901 	.word	0x08023901
 8015700:	40028000 	.word	0x40028000
 8015704:	080152a1 	.word	0x080152a1
 8015708:	20004eb4 	.word	0x20004eb4
 801570c:	20003664 	.word	0x20003664
 8015710:	200036e4 	.word	0x200036e4
 8015714:	200035e4 	.word	0x200035e4
 8015718:	0802a8cc 	.word	0x0802a8cc
 801571c:	200066cc 	.word	0x200066cc
 8015720:	0802e5a4 	.word	0x0802e5a4
 8015724:	0802e5c0 	.word	0x0802e5c0
 8015728:	0802b34c 	.word	0x0802b34c

0801572c <sys_now>:
 801572c:	f7f3 bdaa 	b.w	8009284 <HAL_GetTick>

08015730 <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void const *argument)

{
 8015730:	b530      	push	{r4, r5, lr}
  uint32_t regvalue = 0;
 8015732:	2300      	movs	r3, #0
{
 8015734:	b083      	sub	sp, #12
  struct link_str *link_arg = (struct link_str *)argument;

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8015736:	4d0f      	ldr	r5, [pc, #60]	; (8015774 <ethernetif_set_link+0x44>)
{
 8015738:	4604      	mov	r4, r0
  uint32_t regvalue = 0;
 801573a:	9301      	str	r3, [sp, #4]
  struct link_str *link_arg = (struct link_str *)argument;
 801573c:	e003      	b.n	8015746 <ethernetif_set_link+0x16>
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 801573e:	b1b3      	cbz	r3, 801576e <ethernetif_set_link+0x3e>
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 8015740:	20c8      	movs	r0, #200	; 0xc8
 8015742:	f000 ff07 	bl	8016554 <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8015746:	aa01      	add	r2, sp, #4
 8015748:	2101      	movs	r1, #1
 801574a:	4628      	mov	r0, r5
 801574c:	f7f5 ffde 	bl	800b70c <HAL_ETH_ReadPHYRegister>
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8015750:	6820      	ldr	r0, [r4, #0]
    regvalue &= PHY_LINKED_STATUS;
 8015752:	9b01      	ldr	r3, [sp, #4]
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8015754:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
    regvalue &= PHY_LINKED_STATUS;
 8015758:	f003 0304 	and.w	r3, r3, #4
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 801575c:	0751      	lsls	r1, r2, #29
    regvalue &= PHY_LINKED_STATUS;
 801575e:	9301      	str	r3, [sp, #4]
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8015760:	d4ed      	bmi.n	801573e <ethernetif_set_link+0xe>
 8015762:	b113      	cbz	r3, 801576a <ethernetif_set_link+0x3a>
      netif_set_link_up(link_arg->netif);
 8015764:	f006 fb42 	bl	801bdec <netif_set_link_up>
 8015768:	e7ea      	b.n	8015740 <ethernetif_set_link+0x10>
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 801576a:	0753      	lsls	r3, r2, #29
 801576c:	d5e8      	bpl.n	8015740 <ethernetif_set_link+0x10>
      netif_set_link_down(link_arg->netif);
 801576e:	f006 fb63 	bl	801be38 <netif_set_link_down>
 8015772:	e7e5      	b.n	8015740 <ethernetif_set_link+0x10>
 8015774:	20006684 	.word	0x20006684

08015778 <ethernetif_notify_conn_changed>:
{
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 8015778:	4770      	bx	lr
 801577a:	bf00      	nop

0801577c <ethernetif_update_config>:
{
 801577c:	b530      	push	{r4, r5, lr}
  if(netif_is_link_up(netif))
 801577e:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
{
 8015782:	b083      	sub	sp, #12
  __IO uint32_t tickstart = 0;
 8015784:	2100      	movs	r1, #0
{
 8015786:	4605      	mov	r5, r0
  if(netif_is_link_up(netif))
 8015788:	0758      	lsls	r0, r3, #29
  __IO uint32_t tickstart = 0;
 801578a:	9100      	str	r1, [sp, #0]
  uint32_t regvalue = 0;
 801578c:	9101      	str	r1, [sp, #4]
  if(netif_is_link_up(netif))
 801578e:	d538      	bpl.n	8015802 <ethernetif_update_config+0x86>
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8015790:	4c32      	ldr	r4, [pc, #200]	; (801585c <ethernetif_update_config+0xe0>)
 8015792:	6863      	ldr	r3, [r4, #4]
 8015794:	b9e3      	cbnz	r3, 80157d0 <ethernetif_update_config+0x54>
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
 8015796:	68a3      	ldr	r3, [r4, #8]
 8015798:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 801579c:	d140      	bne.n	8015820 <ethernetif_update_config+0xa4>
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 801579e:	68e2      	ldr	r2, [r4, #12]
 80157a0:	f432 6300 	bics.w	r3, r2, #2048	; 0x800
 80157a4:	d135      	bne.n	8015812 <ethernetif_update_config+0x96>
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 80157a6:	68a3      	ldr	r3, [r4, #8]
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 80157a8:	08d2      	lsrs	r2, r2, #3
 80157aa:	2100      	movs	r1, #0
 80157ac:	482b      	ldr	r0, [pc, #172]	; (801585c <ethernetif_update_config+0xe0>)
 80157ae:	ea42 0253 	orr.w	r2, r2, r3, lsr #1
 80157b2:	b292      	uxth	r2, r2
 80157b4:	f7f5 fff4 	bl	800b7a0 <HAL_ETH_WritePHYRegister>
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 80157b8:	2100      	movs	r1, #0
 80157ba:	4828      	ldr	r0, [pc, #160]	; (801585c <ethernetif_update_config+0xe0>)
 80157bc:	f7f6 fa28 	bl	800bc10 <HAL_ETH_ConfigMAC>
    HAL_ETH_Start(&heth);
 80157c0:	4826      	ldr	r0, [pc, #152]	; (801585c <ethernetif_update_config+0xe0>)
 80157c2:	f7f6 f98b 	bl	800badc <HAL_ETH_Start>
  ethernetif_notify_conn_changed(netif);
 80157c6:	4628      	mov	r0, r5
 80157c8:	f7ff ffd6 	bl	8015778 <ethernetif_notify_conn_changed>
}
 80157cc:	b003      	add	sp, #12
 80157ce:	bd30      	pop	{r4, r5, pc}
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 80157d0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80157d4:	4620      	mov	r0, r4
 80157d6:	f7f5 ffe3 	bl	800b7a0 <HAL_ETH_WritePHYRegister>
      tickstart = HAL_GetTick();
 80157da:	f7f3 fd53 	bl	8009284 <HAL_GetTick>
 80157de:	9000      	str	r0, [sp, #0]
 80157e0:	e002      	b.n	80157e8 <ethernetif_update_config+0x6c>
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 80157e2:	9b01      	ldr	r3, [sp, #4]
 80157e4:	069a      	lsls	r2, r3, #26
 80157e6:	d425      	bmi.n	8015834 <ethernetif_update_config+0xb8>
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 80157e8:	aa01      	add	r2, sp, #4
 80157ea:	2101      	movs	r1, #1
 80157ec:	4620      	mov	r0, r4
 80157ee:	f7f5 ff8d 	bl	800b70c <HAL_ETH_ReadPHYRegister>
        if((HAL_GetTick() - tickstart ) > 1000)
 80157f2:	f7f3 fd47 	bl	8009284 <HAL_GetTick>
 80157f6:	9b00      	ldr	r3, [sp, #0]
 80157f8:	1ac3      	subs	r3, r0, r3
 80157fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80157fe:	d9f0      	bls.n	80157e2 <ethernetif_update_config+0x66>
 8015800:	e7c9      	b.n	8015796 <ethernetif_update_config+0x1a>
    HAL_ETH_Stop(&heth);
 8015802:	4816      	ldr	r0, [pc, #88]	; (801585c <ethernetif_update_config+0xe0>)
 8015804:	f7f6 f9b6 	bl	800bb74 <HAL_ETH_Stop>
  ethernetif_notify_conn_changed(netif);
 8015808:	4628      	mov	r0, r5
 801580a:	f7ff ffb5 	bl	8015778 <ethernetif_notify_conn_changed>
}
 801580e:	b003      	add	sp, #12
 8015810:	bd30      	pop	{r4, r5, pc}
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 8015812:	f240 21e3 	movw	r1, #739	; 0x2e3
 8015816:	4812      	ldr	r0, [pc, #72]	; (8015860 <ethernetif_update_config+0xe4>)
 8015818:	f7ef ffe4 	bl	80057e4 <assert_failed>
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 801581c:	68e2      	ldr	r2, [r4, #12]
 801581e:	e7c2      	b.n	80157a6 <ethernetif_update_config+0x2a>
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
 8015820:	f240 21e2 	movw	r1, #738	; 0x2e2
 8015824:	480e      	ldr	r0, [pc, #56]	; (8015860 <ethernetif_update_config+0xe4>)
 8015826:	f7ef ffdd 	bl	80057e4 <assert_failed>
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 801582a:	68e2      	ldr	r2, [r4, #12]
 801582c:	f432 6300 	bics.w	r3, r2, #2048	; 0x800
 8015830:	d0b9      	beq.n	80157a6 <ethernetif_update_config+0x2a>
 8015832:	e7ee      	b.n	8015812 <ethernetif_update_config+0x96>
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 8015834:	aa01      	add	r2, sp, #4
 8015836:	2110      	movs	r1, #16
 8015838:	4808      	ldr	r0, [pc, #32]	; (801585c <ethernetif_update_config+0xe0>)
 801583a:	f7f5 ff67 	bl	800b70c <HAL_ETH_ReadPHYRegister>
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 801583e:	9b01      	ldr	r3, [sp, #4]
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8015840:	f013 0204 	ands.w	r2, r3, #4
 8015844:	bf18      	it	ne
 8015846:	f44f 6200 	movne.w	r2, #2048	; 0x800
      if(regvalue & PHY_SPEED_STATUS)
 801584a:	079b      	lsls	r3, r3, #30
        heth.Init.Speed = ETH_SPEED_10M;
 801584c:	bf4c      	ite	mi
 801584e:	2300      	movmi	r3, #0
        heth.Init.Speed = ETH_SPEED_100M;
 8015850:	f44f 4380 	movpl.w	r3, #16384	; 0x4000
 8015854:	60e2      	str	r2, [r4, #12]
 8015856:	60a3      	str	r3, [r4, #8]
 8015858:	e7ae      	b.n	80157b8 <ethernetif_update_config+0x3c>
 801585a:	bf00      	nop
 801585c:	20006684 	.word	0x20006684
 8015860:	0802e5a4 	.word	0x0802e5a4

08015864 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8015864:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8015868:	b183      	cbz	r3, 801588c <USBD_CDC_EP0_RxReady+0x28>
{
 801586a:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801586c:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8015870:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8015874:	28ff      	cmp	r0, #255	; 0xff
 8015876:	d007      	beq.n	8015888 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8015878:	689b      	ldr	r3, [r3, #8]
 801587a:	4621      	mov	r1, r4
 801587c:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8015880:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 8015882:	23ff      	movs	r3, #255	; 0xff
 8015884:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
}
 8015888:	2000      	movs	r0, #0
 801588a:	bd10      	pop	{r4, pc}
 801588c:	2000      	movs	r0, #0
 801588e:	4770      	bx	lr

08015890 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8015890:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8015892:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgFSDesc;
}
 8015894:	4801      	ldr	r0, [pc, #4]	; (801589c <USBD_CDC_GetFSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8015896:	801a      	strh	r2, [r3, #0]
}
 8015898:	4770      	bx	lr
 801589a:	bf00      	nop
 801589c:	2000036c 	.word	0x2000036c

080158a0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80158a0:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80158a2:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgHSDesc;
}
 80158a4:	4801      	ldr	r0, [pc, #4]	; (80158ac <USBD_CDC_GetHSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80158a6:	801a      	strh	r2, [r3, #0]
}
 80158a8:	4770      	bx	lr
 80158aa:	bf00      	nop
 80158ac:	200003b0 	.word	0x200003b0

080158b0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80158b0:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80158b2:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_OtherSpeedCfgDesc;
}
 80158b4:	4801      	ldr	r0, [pc, #4]	; (80158bc <USBD_CDC_GetOtherSpeedCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80158b6:	801a      	strh	r2, [r3, #0]
}
 80158b8:	4770      	bx	lr
 80158ba:	bf00      	nop
 80158bc:	20000400 	.word	0x20000400

080158c0 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80158c0:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80158c2:	220a      	movs	r2, #10

  return USBD_CDC_DeviceQualifierDesc;
}
 80158c4:	4801      	ldr	r0, [pc, #4]	; (80158cc <USBD_CDC_GetDeviceQualifierDescriptor+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80158c6:	801a      	strh	r2, [r3, #0]
}
 80158c8:	4770      	bx	lr
 80158ca:	bf00      	nop
 80158cc:	200003f4 	.word	0x200003f4

080158d0 <USBD_CDC_DataOut>:
{
 80158d0:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80158d2:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 80158d6:	b17d      	cbz	r5, 80158f8 <USBD_CDC_DataOut+0x28>
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80158d8:	4604      	mov	r4, r0
 80158da:	f00f fc61 	bl	80251a0 <USBD_LL_GetRxDataSize>
 80158de:	4602      	mov	r2, r0
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80158e0:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 80158e4:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 80158e8:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 80158ec:	68db      	ldr	r3, [r3, #12]
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80158ee:	f8c5 220c 	str.w	r2, [r5, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80158f2:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 80158f4:	2000      	movs	r0, #0
}
 80158f6:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 80158f8:	2003      	movs	r0, #3
}
 80158fa:	bd38      	pop	{r3, r4, r5, pc}

080158fc <USBD_CDC_DataIn>:
{
 80158fc:	b570      	push	{r4, r5, r6, lr}
  if (pdev->pClassData == NULL)
 80158fe:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
 8015902:	b34d      	cbz	r5, 8015958 <USBD_CDC_DataIn+0x5c>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8015904:	eb01 0c81 	add.w	ip, r1, r1, lsl #2
 8015908:	4686      	mov	lr, r0
 801590a:	460a      	mov	r2, r1
 801590c:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8015910:	f8dc 3018 	ldr.w	r3, [ip, #24]
 8015914:	b15b      	cbz	r3, 801592e <USBD_CDC_DataIn+0x32>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8015916:	ebc1 06c1 	rsb	r6, r1, r1, lsl #3
 801591a:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
 801591e:	eb04 0486 	add.w	r4, r4, r6, lsl #2
 8015922:	6c64      	ldr	r4, [r4, #68]	; 0x44
 8015924:	fbb3 f6f4 	udiv	r6, r3, r4
 8015928:	fb04 3416 	mls	r4, r4, r6, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 801592c:	b164      	cbz	r4, 8015948 <USBD_CDC_DataIn+0x4c>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 801592e:	f8de 32c0 	ldr.w	r3, [lr, #704]	; 0x2c0
    hcdc->TxState = 0U;
 8015932:	2400      	movs	r4, #0
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8015934:	f505 7104 	add.w	r1, r5, #528	; 0x210
 8015938:	f8d5 0208 	ldr.w	r0, [r5, #520]	; 0x208
 801593c:	691b      	ldr	r3, [r3, #16]
    hcdc->TxState = 0U;
 801593e:	f8c5 4214 	str.w	r4, [r5, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8015942:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8015944:	4620      	mov	r0, r4
}
 8015946:	bd70      	pop	{r4, r5, r6, pc}
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8015948:	4623      	mov	r3, r4
 801594a:	4622      	mov	r2, r4
    pdev->ep_in[epnum].total_length = 0U;
 801594c:	f8cc 4018 	str.w	r4, [ip, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8015950:	f00f fc0a 	bl	8025168 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 8015954:	4620      	mov	r0, r4
}
 8015956:	bd70      	pop	{r4, r5, r6, pc}
    return (uint8_t)USBD_FAIL;
 8015958:	2003      	movs	r0, #3
}
 801595a:	bd70      	pop	{r4, r5, r6, pc}

0801595c <USBD_CDC_Setup>:
{
 801595c:	b5f0      	push	{r4, r5, r6, r7, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801595e:	f891 c000 	ldrb.w	ip, [r1]
{
 8015962:	b083      	sub	sp, #12
  uint8_t ifalt = 0U;
 8015964:	2300      	movs	r3, #0
{
 8015966:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8015968:	f01c 0660 	ands.w	r6, ip, #96	; 0x60
{
 801596c:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801596e:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 8015972:	f88d 3005 	strb.w	r3, [sp, #5]
  uint16_t status_info = 0U;
 8015976:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801597a:	d01c      	beq.n	80159b6 <USBD_CDC_Setup+0x5a>
 801597c:	2e20      	cmp	r6, #32
 801597e:	d112      	bne.n	80159a6 <USBD_CDC_Setup+0x4a>
    if (req->wLength != 0U)
 8015980:	88ca      	ldrh	r2, [r1, #6]
 8015982:	2a00      	cmp	r2, #0
 8015984:	d036      	beq.n	80159f4 <USBD_CDC_Setup+0x98>
      if ((req->bmRequest & 0x80U) != 0U)
 8015986:	f01c 0f80 	tst.w	ip, #128	; 0x80
 801598a:	d055      	beq.n	8015a38 <USBD_CDC_Setup+0xdc>
  USBD_StatusTypeDef ret = USBD_OK;
 801598c:	461e      	mov	r6, r3
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801598e:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8015992:	4639      	mov	r1, r7
 8015994:	7860      	ldrb	r0, [r4, #1]
 8015996:	689b      	ldr	r3, [r3, #8]
 8015998:	4798      	blx	r3
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 801599a:	88e2      	ldrh	r2, [r4, #6]
 801599c:	4639      	mov	r1, r7
 801599e:	4628      	mov	r0, r5
 80159a0:	f000 fd2c 	bl	80163fc <USBD_CtlSendData>
 80159a4:	e004      	b.n	80159b0 <USBD_CDC_Setup+0x54>
      USBD_CtlError(pdev, req);
 80159a6:	4621      	mov	r1, r4
 80159a8:	4628      	mov	r0, r5
      ret = USBD_FAIL;
 80159aa:	2603      	movs	r6, #3
      USBD_CtlError(pdev, req);
 80159ac:	f000 fcf0 	bl	8016390 <USBD_CtlError>
}
 80159b0:	4630      	mov	r0, r6
 80159b2:	b003      	add	sp, #12
 80159b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch (req->bRequest)
 80159b6:	784b      	ldrb	r3, [r1, #1]
 80159b8:	2b0b      	cmp	r3, #11
 80159ba:	d8f4      	bhi.n	80159a6 <USBD_CDC_Setup+0x4a>
 80159bc:	a201      	add	r2, pc, #4	; (adr r2, 80159c4 <USBD_CDC_Setup+0x68>)
 80159be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80159c2:	bf00      	nop
 80159c4:	08015a07 	.word	0x08015a07
 80159c8:	080159b1 	.word	0x080159b1
 80159cc:	080159a7 	.word	0x080159a7
 80159d0:	080159a7 	.word	0x080159a7
 80159d4:	080159a7 	.word	0x080159a7
 80159d8:	080159a7 	.word	0x080159a7
 80159dc:	080159a7 	.word	0x080159a7
 80159e0:	080159a7 	.word	0x080159a7
 80159e4:	080159a7 	.word	0x080159a7
 80159e8:	080159a7 	.word	0x080159a7
 80159ec:	08015a25 	.word	0x08015a25
 80159f0:	08015a1b 	.word	0x08015a1b
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80159f4:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
  USBD_StatusTypeDef ret = USBD_OK;
 80159f8:	4616      	mov	r6, r2
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80159fa:	7848      	ldrb	r0, [r1, #1]
 80159fc:	689b      	ldr	r3, [r3, #8]
 80159fe:	4798      	blx	r3
}
 8015a00:	4630      	mov	r0, r6
 8015a02:	b003      	add	sp, #12
 8015a04:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015a06:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8015a0a:	2a03      	cmp	r2, #3
 8015a0c:	d01e      	beq.n	8015a4c <USBD_CDC_Setup+0xf0>
        USBD_CtlError(pdev, req);
 8015a0e:	4621      	mov	r1, r4
 8015a10:	4628      	mov	r0, r5
        ret = USBD_FAIL;
 8015a12:	2603      	movs	r6, #3
        USBD_CtlError(pdev, req);
 8015a14:	f000 fcbc 	bl	8016390 <USBD_CtlError>
        ret = USBD_FAIL;
 8015a18:	e7ca      	b.n	80159b0 <USBD_CDC_Setup+0x54>
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8015a1a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8015a1e:	2b03      	cmp	r3, #3
 8015a20:	d0c6      	beq.n	80159b0 <USBD_CDC_Setup+0x54>
 8015a22:	e7f4      	b.n	8015a0e <USBD_CDC_Setup+0xb2>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015a24:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8015a28:	2b03      	cmp	r3, #3
 8015a2a:	d1f0      	bne.n	8015a0e <USBD_CDC_Setup+0xb2>
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8015a2c:	2201      	movs	r2, #1
 8015a2e:	f10d 0105 	add.w	r1, sp, #5
 8015a32:	f000 fce3 	bl	80163fc <USBD_CtlSendData>
 8015a36:	e7bb      	b.n	80159b0 <USBD_CDC_Setup+0x54>
        hcdc->CmdOpCode = req->bRequest;
 8015a38:	7849      	ldrb	r1, [r1, #1]
  USBD_StatusTypeDef ret = USBD_OK;
 8015a3a:	461e      	mov	r6, r3
        hcdc->CmdLength = (uint8_t)req->wLength;
 8015a3c:	f887 2201 	strb.w	r2, [r7, #513]	; 0x201
        hcdc->CmdOpCode = req->bRequest;
 8015a40:	f887 1200 	strb.w	r1, [r7, #512]	; 0x200
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8015a44:	4639      	mov	r1, r7
 8015a46:	f000 fcf1 	bl	801642c <USBD_CtlPrepareRx>
 8015a4a:	e7b1      	b.n	80159b0 <USBD_CDC_Setup+0x54>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8015a4c:	2202      	movs	r2, #2
 8015a4e:	f10d 0106 	add.w	r1, sp, #6
  USBD_StatusTypeDef ret = USBD_OK;
 8015a52:	461e      	mov	r6, r3
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8015a54:	f000 fcd2 	bl	80163fc <USBD_CtlSendData>
 8015a58:	e7aa      	b.n	80159b0 <USBD_CDC_Setup+0x54>
 8015a5a:	bf00      	nop

08015a5c <USBD_CDC_DeInit>:
{
 8015a5c:	b538      	push	{r3, r4, r5, lr}
 8015a5e:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8015a60:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8015a62:	2181      	movs	r1, #129	; 0x81
 8015a64:	f00f fb34 	bl	80250d0 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8015a68:	2101      	movs	r1, #1
 8015a6a:	4620      	mov	r0, r4
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8015a6c:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8015a6e:	f00f fb2f 	bl	80250d0 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8015a72:	2182      	movs	r1, #130	; 0x82
 8015a74:	4620      	mov	r0, r4
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8015a76:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8015a7a:	f00f fb29 	bl	80250d0 <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 8015a7e:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8015a82:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassData != NULL)
 8015a84:	b14b      	cbz	r3, 8015a9a <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8015a86:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 8015a8a:	685b      	ldr	r3, [r3, #4]
 8015a8c:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8015a8e:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 8015a92:	f00f fe01 	bl	8025698 <free>
    pdev->pClassData = NULL;
 8015a96:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 8015a9a:	2000      	movs	r0, #0
 8015a9c:	bd38      	pop	{r3, r4, r5, pc}
 8015a9e:	bf00      	nop

08015aa0 <USBD_CDC_Init>:
{
 8015aa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015aa4:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8015aa6:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8015aaa:	f00f fded 	bl	8025688 <malloc>
  if (hcdc == NULL)
 8015aae:	4605      	mov	r5, r0
 8015ab0:	2800      	cmp	r0, #0
 8015ab2:	d04c      	beq.n	8015b4e <USBD_CDC_Init+0xae>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015ab4:	7c23      	ldrb	r3, [r4, #16]
  pdev->pClassData = (void *)hcdc;
 8015ab6:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015aba:	b393      	cbz	r3, 8015b22 <USBD_CDC_Init+0x82>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8015abc:	2340      	movs	r3, #64	; 0x40
 8015abe:	2202      	movs	r2, #2
 8015ac0:	2181      	movs	r1, #129	; 0x81
 8015ac2:	4620      	mov	r0, r4
 8015ac4:	f00f faf2 	bl	80250ac <USBD_LL_OpenEP>
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8015ac8:	2601      	movs	r6, #1
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8015aca:	2340      	movs	r3, #64	; 0x40
 8015acc:	4631      	mov	r1, r6
 8015ace:	2202      	movs	r2, #2
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8015ad0:	8726      	strh	r6, [r4, #56]	; 0x38
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8015ad2:	4620      	mov	r0, r4
 8015ad4:	f00f faea 	bl	80250ac <USBD_LL_OpenEP>
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8015ad8:	2310      	movs	r3, #16
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8015ada:	2203      	movs	r2, #3
 8015adc:	2182      	movs	r1, #130	; 0x82
      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8015ade:	f8a4 6178 	strh.w	r6, [r4, #376]	; 0x178
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8015ae2:	4620      	mov	r0, r4
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8015ae4:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8015ae8:	2308      	movs	r3, #8
 8015aea:	f00f fadf 	bl	80250ac <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8015aee:	f04f 0801 	mov.w	r8, #1
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8015af2:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->TxState = 0U;
 8015af6:	2700      	movs	r7, #0
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8015af8:	f8a4 804c 	strh.w	r8, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8015afc:	681b      	ldr	r3, [r3, #0]
 8015afe:	4798      	blx	r3
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015b00:	7c26      	ldrb	r6, [r4, #16]
  hcdc->TxState = 0U;
 8015b02:	f8c5 7214 	str.w	r7, [r5, #532]	; 0x214
  hcdc->RxState = 0U;
 8015b06:	f8c5 7218 	str.w	r7, [r5, #536]	; 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015b0a:	b9ae      	cbnz	r6, 8015b38 <USBD_CDC_Init+0x98>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8015b0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015b10:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 8015b14:	4641      	mov	r1, r8
 8015b16:	4620      	mov	r0, r4
 8015b18:	f00f fb34 	bl	8025184 <USBD_LL_PrepareReceive>
}
 8015b1c:	4630      	mov	r0, r6
 8015b1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8015b22:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015b26:	2202      	movs	r2, #2
 8015b28:	2181      	movs	r1, #129	; 0x81
 8015b2a:	4620      	mov	r0, r4
 8015b2c:	f00f fabe 	bl	80250ac <USBD_LL_OpenEP>
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8015b30:	2601      	movs	r6, #1
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8015b32:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015b36:	e7c9      	b.n	8015acc <USBD_CDC_Init+0x2c>
  return (uint8_t)USBD_OK;
 8015b38:	463e      	mov	r6, r7
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8015b3a:	2340      	movs	r3, #64	; 0x40
 8015b3c:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 8015b40:	4641      	mov	r1, r8
 8015b42:	4620      	mov	r0, r4
 8015b44:	f00f fb1e 	bl	8025184 <USBD_LL_PrepareReceive>
}
 8015b48:	4630      	mov	r0, r6
 8015b4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (uint8_t)USBD_EMEM;
 8015b4e:	2602      	movs	r6, #2
    pdev->pClassData = NULL;
 8015b50:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8015b54:	e7e2      	b.n	8015b1c <USBD_CDC_Init+0x7c>
 8015b56:	bf00      	nop

08015b58 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8015b58:	4603      	mov	r3, r0
  if (fops == NULL)
 8015b5a:	b119      	cbz	r1, 8015b64 <USBD_CDC_RegisterInterface+0xc>
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;

  return (uint8_t)USBD_OK;
 8015b5c:	2000      	movs	r0, #0
  pdev->pUserData = fops;
 8015b5e:	f8c3 12c0 	str.w	r1, [r3, #704]	; 0x2c0
  return (uint8_t)USBD_OK;
 8015b62:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8015b64:	2003      	movs	r0, #3
}
 8015b66:	4770      	bx	lr

08015b68 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8015b68:	4603      	mov	r3, r0

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return (uint8_t)USBD_OK;
}
 8015b6a:	2000      	movs	r0, #0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8015b6c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
  hcdc->TxBuffer = pbuff;
 8015b70:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8015b74:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 8015b78:	4770      	bx	lr
 8015b7a:	bf00      	nop

08015b7c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8015b7c:	4603      	mov	r3, r0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;

  hcdc->RxBuffer = pbuff;

  return (uint8_t)USBD_OK;
}
 8015b7e:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 8015b80:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8015b84:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 8015b88:	4770      	bx	lr
 8015b8a:	bf00      	nop

08015b8c <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8015b8c:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 8015b90:	b510      	push	{r4, lr}

  if (pdev->pClassData == NULL)
 8015b92:	b19a      	cbz	r2, 8015bbc <USBD_CDC_ReceivePacket+0x30>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015b94:	7c04      	ldrb	r4, [r0, #16]
 8015b96:	b144      	cbz	r4, 8015baa <USBD_CDC_ReceivePacket+0x1e>
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8015b98:	2400      	movs	r4, #0
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8015b9a:	2340      	movs	r3, #64	; 0x40
 8015b9c:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8015ba0:	2101      	movs	r1, #1
 8015ba2:	f00f faef 	bl	8025184 <USBD_LL_PrepareReceive>
}
 8015ba6:	4620      	mov	r0, r4
 8015ba8:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8015baa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015bae:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8015bb2:	2101      	movs	r1, #1
 8015bb4:	f00f fae6 	bl	8025184 <USBD_LL_PrepareReceive>
}
 8015bb8:	4620      	mov	r0, r4
 8015bba:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 8015bbc:	2403      	movs	r4, #3
}
 8015bbe:	4620      	mov	r0, r4
 8015bc0:	bd10      	pop	{r4, pc}
 8015bc2:	bf00      	nop

08015bc4 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8015bc4:	b1a0      	cbz	r0, 8015bf0 <USBD_Init+0x2c>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8015bc6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8015bca:	b113      	cbz	r3, 8015bd2 <USBD_Init+0xe>
  {
    pdev->pClass = NULL;
 8015bcc:	2300      	movs	r3, #0
 8015bce:	f8c0 32b8 	str.w	r3, [r0, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8015bd2:	f8d0 32cc 	ldr.w	r3, [r0, #716]	; 0x2cc
 8015bd6:	b113      	cbz	r3, 8015bde <USBD_Init+0x1a>
  {
    pdev->pConfDesc = NULL;
 8015bd8:	2300      	movs	r3, #0
 8015bda:	f8c0 32cc 	str.w	r3, [r0, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8015bde:	b109      	cbz	r1, 8015be4 <USBD_Init+0x20>
  {
    pdev->pDesc = pdesc;
 8015be0:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8015be4:	2301      	movs	r3, #1
  pdev->id = id;
 8015be6:	7002      	strb	r2, [r0, #0]
  pdev->dev_state = USBD_STATE_DEFAULT;
 8015be8:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8015bec:	f00f ba1e 	b.w	802502c <USBD_LL_Init>

  return ret;
}
 8015bf0:	2003      	movs	r0, #3
 8015bf2:	4770      	bx	lr

08015bf4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8015bf4:	b530      	push	{r4, r5, lr}
  uint16_t len = 0U;
 8015bf6:	2400      	movs	r4, #0
{
 8015bf8:	b083      	sub	sp, #12
  uint16_t len = 0U;
 8015bfa:	f8ad 4006 	strh.w	r4, [sp, #6]

  if (pclass == NULL)
 8015bfe:	b159      	cbz	r1, 8015c18 <USBD_RegisterClass+0x24>
#endif
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8015c00:	4605      	mov	r5, r0

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8015c02:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8015c04:	f10d 0006 	add.w	r0, sp, #6
  pdev->pClass = pclass;
 8015c08:	f8c5 12b8 	str.w	r1, [r5, #696]	; 0x2b8
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8015c0c:	4798      	blx	r3
 8015c0e:	f8c5 02cc 	str.w	r0, [r5, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
}
 8015c12:	4620      	mov	r0, r4
 8015c14:	b003      	add	sp, #12
 8015c16:	bd30      	pop	{r4, r5, pc}
    return USBD_FAIL;
 8015c18:	2403      	movs	r4, #3
}
 8015c1a:	4620      	mov	r0, r4
 8015c1c:	b003      	add	sp, #12
 8015c1e:	bd30      	pop	{r4, r5, pc}

08015c20 <USBD_Start>:
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8015c20:	f00f ba36 	b.w	8025090 <USBD_LL_Start>

08015c24 <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 8015c24:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8015c28:	b10b      	cbz	r3, 8015c2e <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8015c2a:	681b      	ldr	r3, [r3, #0]
 8015c2c:	4718      	bx	r3
  }

  return ret;
}
 8015c2e:	2003      	movs	r0, #3
 8015c30:	4770      	bx	lr
 8015c32:	bf00      	nop

08015c34 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015c34:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8015c36:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8015c3a:	b10b      	cbz	r3, 8015c40 <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8015c3c:	685b      	ldr	r3, [r3, #4]
 8015c3e:	4798      	blx	r3
  }

  return USBD_OK;
}
 8015c40:	2000      	movs	r0, #0
 8015c42:	bd08      	pop	{r3, pc}

08015c44 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8015c44:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8015c46:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
{
 8015c4a:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8015c4c:	4628      	mov	r0, r5
 8015c4e:	f000 fb93 	bl	8016378 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8015c52:	2201      	movs	r2, #1

  pdev->ep0_data_len = pdev->request.wLength;
 8015c54:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	; 0x2b0

  switch (pdev->request.bmRequest & 0x1FU)
 8015c58:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_data_len = pdev->request.wLength;
 8015c5c:	e9c4 23a5 	strd	r2, r3, [r4, #660]	; 0x294
  switch (pdev->request.bmRequest & 0x1FU)
 8015c60:	f001 031f 	and.w	r3, r1, #31
 8015c64:	4293      	cmp	r3, r2
 8015c66:	d009      	beq.n	8015c7c <USBD_LL_SetupStage+0x38>
 8015c68:	2b02      	cmp	r3, #2
 8015c6a:	d013      	beq.n	8015c94 <USBD_LL_SetupStage+0x50>
 8015c6c:	b163      	cbz	r3, 8015c88 <USBD_LL_SetupStage+0x44>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8015c6e:	4620      	mov	r0, r4
 8015c70:	f001 0180 	and.w	r1, r1, #128	; 0x80
      break;
  }

  return ret;
}
 8015c74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8015c78:	f00f ba38 	b.w	80250ec <USBD_LL_StallEP>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8015c7c:	4629      	mov	r1, r5
 8015c7e:	4620      	mov	r0, r4
}
 8015c80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8015c84:	f000 ba9e 	b.w	80161c4 <USBD_StdItfReq>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8015c88:	4629      	mov	r1, r5
 8015c8a:	4620      	mov	r0, r4
}
 8015c8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8015c90:	f000 b8fa 	b.w	8015e88 <USBD_StdDevReq>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8015c94:	4629      	mov	r1, r5
 8015c96:	4620      	mov	r0, r4
}
 8015c98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8015c9c:	f000 baca 	b.w	8016234 <USBD_StdEPReq>

08015ca0 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8015ca0:	b570      	push	{r4, r5, r6, lr}
 8015ca2:	4605      	mov	r5, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8015ca4:	b939      	cbnz	r1, 8015cb6 <USBD_LL_DataOutStage+0x16>
 8015ca6:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8015ca8:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 8015cac:	460c      	mov	r4, r1
 8015cae:	2a03      	cmp	r2, #3
 8015cb0:	d00e      	beq.n	8015cd0 <USBD_LL_DataOutStage+0x30>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8015cb2:	2000      	movs	r0, #0
}
 8015cb4:	bd70      	pop	{r4, r5, r6, pc}
  else if ((pdev->pClass->DataOut != NULL) &&
 8015cb6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8015cba:	699b      	ldr	r3, [r3, #24]
 8015cbc:	b133      	cbz	r3, 8015ccc <USBD_LL_DataOutStage+0x2c>
 8015cbe:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8015cc2:	2a03      	cmp	r2, #3
 8015cc4:	d102      	bne.n	8015ccc <USBD_LL_DataOutStage+0x2c>
}
 8015cc6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8015cca:	4718      	bx	r3
    return USBD_FAIL;
 8015ccc:	2003      	movs	r0, #3
}
 8015cce:	bd70      	pop	{r4, r5, r6, pc}
      if (pep->rem_length > pep->maxpacket)
 8015cd0:	e9d0 1257 	ldrd	r1, r2, [r0, #348]	; 0x15c
 8015cd4:	4291      	cmp	r1, r2
 8015cd6:	d80d      	bhi.n	8015cf4 <USBD_LL_DataOutStage+0x54>
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8015cd8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8015cdc:	691b      	ldr	r3, [r3, #16]
 8015cde:	b123      	cbz	r3, 8015cea <USBD_LL_DataOutStage+0x4a>
 8015ce0:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8015ce4:	2a03      	cmp	r2, #3
 8015ce6:	d100      	bne.n	8015cea <USBD_LL_DataOutStage+0x4a>
          pdev->pClass->EP0_RxReady(pdev);
 8015ce8:	4798      	blx	r3
        (void)USBD_CtlSendStatus(pdev);
 8015cea:	4628      	mov	r0, r5
 8015cec:	f000 fbb6 	bl	801645c <USBD_CtlSendStatus>
  return USBD_OK;
 8015cf0:	2000      	movs	r0, #0
 8015cf2:	e7df      	b.n	8015cb4 <USBD_LL_DataOutStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8015cf4:	1a89      	subs	r1, r1, r2
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8015cf6:	428a      	cmp	r2, r1
        pep->rem_length -= pep->maxpacket;
 8015cf8:	f8c0 115c 	str.w	r1, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8015cfc:	bf28      	it	cs
 8015cfe:	460a      	movcs	r2, r1
 8015d00:	4619      	mov	r1, r3
 8015d02:	f000 fba1 	bl	8016448 <USBD_CtlContinueRx>
  return USBD_OK;
 8015d06:	4620      	mov	r0, r4
}
 8015d08:	bd70      	pop	{r4, r5, r6, pc}
 8015d0a:	bf00      	nop

08015d0c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8015d0c:	b570      	push	{r4, r5, r6, lr}
 8015d0e:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8015d10:	b949      	cbnz	r1, 8015d26 <USBD_LL_DataInStage+0x1a>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8015d12:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 8015d16:	2b02      	cmp	r3, #2
 8015d18:	d012      	beq.n	8015d40 <USBD_LL_DataInStage+0x34>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8015d1a:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 8015d1e:	2b01      	cmp	r3, #1
 8015d20:	d027      	beq.n	8015d72 <USBD_LL_DataInStage+0x66>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8015d22:	2000      	movs	r0, #0
}
 8015d24:	bd70      	pop	{r4, r5, r6, pc}
  else if ((pdev->pClass->DataIn != NULL) &&
 8015d26:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8015d2a:	695b      	ldr	r3, [r3, #20]
 8015d2c:	b133      	cbz	r3, 8015d3c <USBD_LL_DataInStage+0x30>
 8015d2e:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8015d32:	2a03      	cmp	r2, #3
 8015d34:	d102      	bne.n	8015d3c <USBD_LL_DataInStage+0x30>
}
 8015d36:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8015d3a:	4718      	bx	r3
    return USBD_FAIL;
 8015d3c:	2003      	movs	r0, #3
}
 8015d3e:	bd70      	pop	{r4, r5, r6, pc}
      if (pep->rem_length > pep->maxpacket)
 8015d40:	e9d0 3607 	ldrd	r3, r6, [r0, #28]
 8015d44:	460d      	mov	r5, r1
 8015d46:	42b3      	cmp	r3, r6
 8015d48:	d818      	bhi.n	8015d7c <USBD_LL_DataInStage+0x70>
        if ((pep->maxpacket == pep->rem_length) &&
 8015d4a:	d027      	beq.n	8015d9c <USBD_LL_DataInStage+0x90>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8015d4c:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8015d50:	68db      	ldr	r3, [r3, #12]
 8015d52:	b11b      	cbz	r3, 8015d5c <USBD_LL_DataInStage+0x50>
 8015d54:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
 8015d58:	2a03      	cmp	r2, #3
 8015d5a:	d01c      	beq.n	8015d96 <USBD_LL_DataInStage+0x8a>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8015d5c:	2180      	movs	r1, #128	; 0x80
 8015d5e:	4620      	mov	r0, r4
 8015d60:	f00f f9c4 	bl	80250ec <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8015d64:	4620      	mov	r0, r4
 8015d66:	f000 fb85 	bl	8016474 <USBD_CtlReceiveStatus>
    if (pdev->dev_test_mode == 1U)
 8015d6a:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 8015d6e:	2b01      	cmp	r3, #1
 8015d70:	d1d7      	bne.n	8015d22 <USBD_LL_DataInStage+0x16>
      pdev->dev_test_mode = 0U;
 8015d72:	2300      	movs	r3, #0
  return USBD_OK;
 8015d74:	4618      	mov	r0, r3
      pdev->dev_test_mode = 0U;
 8015d76:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
}
 8015d7a:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 8015d7c:	1b9b      	subs	r3, r3, r6
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8015d7e:	4611      	mov	r1, r2
        pep->rem_length -= pep->maxpacket;
 8015d80:	61c3      	str	r3, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8015d82:	461a      	mov	r2, r3
 8015d84:	f000 fb48 	bl	8016418 <USBD_CtlContinueSendData>
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8015d88:	462b      	mov	r3, r5
 8015d8a:	462a      	mov	r2, r5
 8015d8c:	4629      	mov	r1, r5
 8015d8e:	4620      	mov	r0, r4
 8015d90:	f00f f9f8 	bl	8025184 <USBD_LL_PrepareReceive>
 8015d94:	e7c1      	b.n	8015d1a <USBD_LL_DataInStage+0xe>
            pdev->pClass->EP0_TxSent(pdev);
 8015d96:	4620      	mov	r0, r4
 8015d98:	4798      	blx	r3
 8015d9a:	e7df      	b.n	8015d5c <USBD_LL_DataInStage+0x50>
            (pep->total_length >= pep->maxpacket) &&
 8015d9c:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 8015d9e:	4293      	cmp	r3, r2
 8015da0:	d8d4      	bhi.n	8015d4c <USBD_LL_DataInStage+0x40>
            (pep->total_length >= pep->maxpacket) &&
 8015da2:	f8d0 3298 	ldr.w	r3, [r0, #664]	; 0x298
 8015da6:	429a      	cmp	r2, r3
 8015da8:	d2d0      	bcs.n	8015d4c <USBD_LL_DataInStage+0x40>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8015daa:	460a      	mov	r2, r1
 8015dac:	f000 fb34 	bl	8016418 <USBD_CtlContinueSendData>
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8015db0:	462b      	mov	r3, r5
 8015db2:	462a      	mov	r2, r5
 8015db4:	4629      	mov	r1, r5
 8015db6:	4620      	mov	r0, r4
          pdev->ep0_data_len = 0U;
 8015db8:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8015dbc:	f00f f9e2 	bl	8025184 <USBD_LL_PrepareReceive>
 8015dc0:	e7ab      	b.n	8015d1a <USBD_LL_DataInStage+0xe>
 8015dc2:	bf00      	nop

08015dc4 <USBD_LL_Reset>:

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 8015dc4:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 8015dc6:	2201      	movs	r2, #1
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClassData != NULL)
 8015dc8:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
{
 8015dcc:	b570      	push	{r4, r5, r6, lr}
 8015dce:	4604      	mov	r4, r0
  pdev->dev_state = USBD_STATE_DEFAULT;
 8015dd0:	f880 229c 	strb.w	r2, [r0, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8015dd4:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_config = 0U;
 8015dd8:	6041      	str	r1, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 8015dda:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  if (pdev->pClassData != NULL)
 8015dde:	b11b      	cbz	r3, 8015de8 <USBD_LL_Reset+0x24>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8015de0:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8015de4:	685b      	ldr	r3, [r3, #4]
 8015de6:	4798      	blx	r3

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8015de8:	2540      	movs	r5, #64	; 0x40
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8015dea:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8015dec:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8015dee:	4620      	mov	r0, r4
 8015df0:	462b      	mov	r3, r5
 8015df2:	4611      	mov	r1, r2
 8015df4:	f00f f95a 	bl	80250ac <USBD_LL_OpenEP>

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8015df8:	462b      	mov	r3, r5
 8015dfa:	2200      	movs	r2, #0
 8015dfc:	2180      	movs	r1, #128	; 0x80
 8015dfe:	4620      	mov	r0, r4
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8015e00:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8015e04:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8015e08:	f00f f950 	bl	80250ac <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  return USBD_OK;
}
 8015e0c:	2000      	movs	r0, #0
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8015e0e:	84a6      	strh	r6, [r4, #36]	; 0x24
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8015e10:	6225      	str	r5, [r4, #32]
}
 8015e12:	bd70      	pop	{r4, r5, r6, pc}

08015e14 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8015e14:	4603      	mov	r3, r0
  pdev->dev_speed = speed;

  return USBD_OK;
}
 8015e16:	2000      	movs	r0, #0
  pdev->dev_speed = speed;
 8015e18:	7419      	strb	r1, [r3, #16]
}
 8015e1a:	4770      	bx	lr

08015e1c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8015e1c:	4603      	mov	r3, r0
  pdev->dev_old_state = pdev->dev_state;
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8015e1e:	2104      	movs	r1, #4

  return USBD_OK;
}
 8015e20:	2000      	movs	r0, #0
  pdev->dev_old_state = pdev->dev_state;
 8015e22:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8015e26:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  pdev->dev_old_state = pdev->dev_state;
 8015e2a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
}
 8015e2e:	4770      	bx	lr

08015e30 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8015e30:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8015e34:	2b04      	cmp	r3, #4
 8015e36:	d103      	bne.n	8015e40 <USBD_LL_Resume+0x10>
  {
    pdev->dev_state = pdev->dev_old_state;
 8015e38:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 8015e3c:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 8015e40:	2000      	movs	r0, #0
 8015e42:	4770      	bx	lr

08015e44 <USBD_LL_SOF>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015e44:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8015e48:	2a03      	cmp	r2, #3
 8015e4a:	d001      	beq.n	8015e50 <USBD_LL_SOF+0xc>
      pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
}
 8015e4c:	2000      	movs	r0, #0
 8015e4e:	4770      	bx	lr
{
 8015e50:	b508      	push	{r3, lr}
    if (pdev->pClass->SOF != NULL)
 8015e52:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8015e56:	69db      	ldr	r3, [r3, #28]
 8015e58:	b103      	cbz	r3, 8015e5c <USBD_LL_SOF+0x18>
      pdev->pClass->SOF(pdev);
 8015e5a:	4798      	blx	r3
}
 8015e5c:	2000      	movs	r0, #0
 8015e5e:	bd08      	pop	{r3, pc}

08015e60 <USBD_LL_IsoINIncomplete>:
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
}
 8015e60:	2000      	movs	r0, #0
 8015e62:	4770      	bx	lr

08015e64 <USBD_LL_IsoOUTIncomplete>:
 8015e64:	2000      	movs	r0, #0
 8015e66:	4770      	bx	lr

08015e68 <USBD_LL_DevConnected>:
 8015e68:	2000      	movs	r0, #0
 8015e6a:	4770      	bx	lr

08015e6c <USBD_LL_DevDisconnected>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8015e6c:	2101      	movs	r1, #1

  if (pdev->pClass != NULL)
 8015e6e:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 8015e72:	f880 129c 	strb.w	r1, [r0, #668]	; 0x29c
  if (pdev->pClass != NULL)
 8015e76:	b12a      	cbz	r2, 8015e84 <USBD_LL_DevDisconnected+0x18>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8015e78:	6852      	ldr	r2, [r2, #4]
 8015e7a:	7901      	ldrb	r1, [r0, #4]
{
 8015e7c:	b508      	push	{r3, lr}
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8015e7e:	4790      	blx	r2
  }

  return USBD_OK;
}
 8015e80:	2000      	movs	r0, #0
 8015e82:	bd08      	pop	{r3, pc}
 8015e84:	2000      	movs	r0, #0
 8015e86:	4770      	bx	lr

08015e88 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015e88:	b570      	push	{r4, r5, r6, lr}
 8015e8a:	780c      	ldrb	r4, [r1, #0]
 8015e8c:	b082      	sub	sp, #8
 8015e8e:	460e      	mov	r6, r1
 8015e90:	4605      	mov	r5, r0
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8015e92:	f004 0460 	and.w	r4, r4, #96	; 0x60
 8015e96:	2c20      	cmp	r4, #32
 8015e98:	d00e      	beq.n	8015eb8 <USBD_StdDevReq+0x30>
 8015e9a:	2c40      	cmp	r4, #64	; 0x40
 8015e9c:	d00c      	beq.n	8015eb8 <USBD_StdDevReq+0x30>
 8015e9e:	b1a4      	cbz	r4, 8015eca <USBD_StdDevReq+0x42>

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8015ea0:	2180      	movs	r1, #128	; 0x80
 8015ea2:	4628      	mov	r0, r5
 8015ea4:	f00f f922 	bl	80250ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8015ea8:	2100      	movs	r1, #0
 8015eaa:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 8015eac:	460c      	mov	r4, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 8015eae:	f00f f91d 	bl	80250ec <USBD_LL_StallEP>
}
 8015eb2:	4620      	mov	r0, r4
 8015eb4:	b002      	add	sp, #8
 8015eb6:	bd70      	pop	{r4, r5, r6, pc}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8015eb8:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 8015ebc:	4631      	mov	r1, r6
 8015ebe:	4628      	mov	r0, r5
 8015ec0:	689b      	ldr	r3, [r3, #8]
}
 8015ec2:	b002      	add	sp, #8
 8015ec4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8015ec8:	4718      	bx	r3
    switch (req->bRequest)
 8015eca:	784b      	ldrb	r3, [r1, #1]
 8015ecc:	2b09      	cmp	r3, #9
 8015ece:	d8e7      	bhi.n	8015ea0 <USBD_StdDevReq+0x18>
 8015ed0:	a201      	add	r2, pc, #4	; (adr r2, 8015ed8 <USBD_StdDevReq+0x50>)
 8015ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015ed6:	bf00      	nop
 8015ed8:	08015f37 	.word	0x08015f37
 8015edc:	08015f65 	.word	0x08015f65
 8015ee0:	08015ea1 	.word	0x08015ea1
 8015ee4:	08015f83 	.word	0x08015f83
 8015ee8:	08015ea1 	.word	0x08015ea1
 8015eec:	08015f8b 	.word	0x08015f8b
 8015ef0:	08015fc3 	.word	0x08015fc3
 8015ef4:	08015ea1 	.word	0x08015ea1
 8015ef8:	08015fe7 	.word	0x08015fe7
 8015efc:	08015f01 	.word	0x08015f01
  cfgidx = (uint8_t)(req->wValue);
 8015f00:	7889      	ldrb	r1, [r1, #2]
 8015f02:	4eaa      	ldr	r6, [pc, #680]	; (80161ac <USBD_StdDevReq+0x324>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8015f04:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 8015f06:	7031      	strb	r1, [r6, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8015f08:	f200 8146 	bhi.w	8016198 <USBD_StdDevReq+0x310>
  switch (pdev->dev_state)
 8015f0c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8015f10:	2b02      	cmp	r3, #2
 8015f12:	f000 8130 	beq.w	8016176 <USBD_StdDevReq+0x2ee>
 8015f16:	2b03      	cmp	r3, #3
 8015f18:	f000 810c 	beq.w	8016134 <USBD_StdDevReq+0x2ac>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8015f1c:	2180      	movs	r1, #128	; 0x80
    ret = USBD_FAIL;
 8015f1e:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8015f20:	f00f f8e4 	bl	80250ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8015f24:	2100      	movs	r1, #0
 8015f26:	4628      	mov	r0, r5
 8015f28:	f00f f8e0 	bl	80250ec <USBD_LL_StallEP>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8015f2c:	7831      	ldrb	r1, [r6, #0]
 8015f2e:	4628      	mov	r0, r5
 8015f30:	f7ff fe80 	bl	8015c34 <USBD_ClrClassConfig>
    break;
 8015f34:	e7bd      	b.n	8015eb2 <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 8015f36:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8015f3a:	3a01      	subs	r2, #1
 8015f3c:	2a02      	cmp	r2, #2
 8015f3e:	d868      	bhi.n	8016012 <USBD_StdDevReq+0x18a>
    if (req->wLength != 0x2U)
 8015f40:	88ca      	ldrh	r2, [r1, #6]
 8015f42:	2a02      	cmp	r2, #2
 8015f44:	d165      	bne.n	8016012 <USBD_StdDevReq+0x18a>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8015f46:	2101      	movs	r1, #1
    if (pdev->dev_remote_wakeup != 0U)
 8015f48:	f8d0 22a4 	ldr.w	r2, [r0, #676]	; 0x2a4
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8015f4c:	60c1      	str	r1, [r0, #12]
    if (pdev->dev_remote_wakeup != 0U)
 8015f4e:	b10a      	cbz	r2, 8015f54 <USBD_StdDevReq+0xcc>
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8015f50:	2203      	movs	r2, #3
 8015f52:	60c2      	str	r2, [r0, #12]
    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8015f54:	2202      	movs	r2, #2
 8015f56:	f105 010c 	add.w	r1, r5, #12
 8015f5a:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 8015f5c:	461c      	mov	r4, r3
    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8015f5e:	f000 fa4d 	bl	80163fc <USBD_CtlSendData>
    break;
 8015f62:	e7a6      	b.n	8015eb2 <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 8015f64:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8015f68:	3b01      	subs	r3, #1
 8015f6a:	2b02      	cmp	r3, #2
 8015f6c:	d851      	bhi.n	8016012 <USBD_StdDevReq+0x18a>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8015f6e:	884b      	ldrh	r3, [r1, #2]
 8015f70:	2b01      	cmp	r3, #1
 8015f72:	d19e      	bne.n	8015eb2 <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 8015f74:	2300      	movs	r3, #0
        (void)USBD_CtlSendStatus(pdev);
 8015f76:	4628      	mov	r0, r5
        pdev->dev_remote_wakeup = 0U;
 8015f78:	f8c5 32a4 	str.w	r3, [r5, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8015f7c:	f000 fa6e 	bl	801645c <USBD_CtlSendStatus>
 8015f80:	e797      	b.n	8015eb2 <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8015f82:	884b      	ldrh	r3, [r1, #2]
 8015f84:	2b01      	cmp	r3, #1
 8015f86:	d194      	bne.n	8015eb2 <USBD_StdDevReq+0x2a>
 8015f88:	e7f5      	b.n	8015f76 <USBD_StdDevReq+0xee>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8015f8a:	888b      	ldrh	r3, [r1, #4]
 8015f8c:	2b00      	cmp	r3, #0
 8015f8e:	d140      	bne.n	8016012 <USBD_StdDevReq+0x18a>
 8015f90:	88cb      	ldrh	r3, [r1, #6]
 8015f92:	2b00      	cmp	r3, #0
 8015f94:	d13d      	bne.n	8016012 <USBD_StdDevReq+0x18a>
 8015f96:	884e      	ldrh	r6, [r1, #2]
 8015f98:	2e7f      	cmp	r6, #127	; 0x7f
 8015f9a:	d83a      	bhi.n	8016012 <USBD_StdDevReq+0x18a>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015f9c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8015fa0:	2b03      	cmp	r3, #3
 8015fa2:	d036      	beq.n	8016012 <USBD_StdDevReq+0x18a>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8015fa4:	b2f1      	uxtb	r1, r6
      pdev->dev_address = dev_addr;
 8015fa6:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8015faa:	f00f f8cf 	bl	802514c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8015fae:	4628      	mov	r0, r5
 8015fb0:	f000 fa54 	bl	801645c <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8015fb4:	2e00      	cmp	r6, #0
 8015fb6:	f040 80da 	bne.w	801616e <USBD_StdDevReq+0x2e6>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8015fba:	2301      	movs	r3, #1
 8015fbc:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 8015fc0:	e777      	b.n	8015eb2 <USBD_StdDevReq+0x2a>
  uint16_t len = 0U;
 8015fc2:	2300      	movs	r3, #0
  switch (req->wValue >> 8)
 8015fc4:	884a      	ldrh	r2, [r1, #2]
  uint16_t len = 0U;
 8015fc6:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 8015fca:	0a13      	lsrs	r3, r2, #8
 8015fcc:	3b01      	subs	r3, #1
 8015fce:	2b0e      	cmp	r3, #14
 8015fd0:	d81f      	bhi.n	8016012 <USBD_StdDevReq+0x18a>
 8015fd2:	e8df f003 	tbb	[pc, r3]
 8015fd6:	6b77      	.short	0x6b77
 8015fd8:	4f1e1e59 	.word	0x4f1e1e59
 8015fdc:	1e1e1e43 	.word	0x1e1e1e43
 8015fe0:	1e1e1e1e 	.word	0x1e1e1e1e
 8015fe4:	29          	.byte	0x29
 8015fe5:	00          	.byte	0x00
  if (req->wLength != 1U)
 8015fe6:	88ca      	ldrh	r2, [r1, #6]
 8015fe8:	2a01      	cmp	r2, #1
 8015fea:	d112      	bne.n	8016012 <USBD_StdDevReq+0x18a>
    switch (pdev->dev_state)
 8015fec:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8015ff0:	2b02      	cmp	r3, #2
 8015ff2:	f200 8098 	bhi.w	8016126 <USBD_StdDevReq+0x29e>
 8015ff6:	2b00      	cmp	r3, #0
 8015ff8:	f43f af52 	beq.w	8015ea0 <USBD_StdDevReq+0x18>
      pdev->dev_default_config = 0U;
 8015ffc:	4601      	mov	r1, r0
 8015ffe:	2300      	movs	r3, #0
 8016000:	f841 3f08 	str.w	r3, [r1, #8]!
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8016004:	f000 f9fa 	bl	80163fc <USBD_CtlSendData>
      break;
 8016008:	e753      	b.n	8015eb2 <USBD_StdDevReq+0x2a>
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 801600a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 801600e:	699b      	ldr	r3, [r3, #24]
 8016010:	b97b      	cbnz	r3, 8016032 <USBD_StdDevReq+0x1aa>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8016012:	2180      	movs	r1, #128	; 0x80
 8016014:	4628      	mov	r0, r5
 8016016:	f00f f869 	bl	80250ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801601a:	2100      	movs	r1, #0
 801601c:	4628      	mov	r0, r5
 801601e:	f00f f865 	bl	80250ec <USBD_LL_StallEP>
}
 8016022:	4620      	mov	r0, r4
 8016024:	b002      	add	sp, #8
 8016026:	bd70      	pop	{r4, r5, r6, pc}
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 8016028:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 801602c:	69db      	ldr	r3, [r3, #28]
 801602e:	2b00      	cmp	r3, #0
 8016030:	d0ef      	beq.n	8016012 <USBD_StdDevReq+0x18a>
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8016032:	f10d 0106 	add.w	r1, sp, #6
 8016036:	7c28      	ldrb	r0, [r5, #16]
 8016038:	4798      	blx	r3
    if (req->wLength != 0U)
 801603a:	88f2      	ldrh	r2, [r6, #6]
 801603c:	2a00      	cmp	r2, #0
 801603e:	d06e      	beq.n	801611e <USBD_StdDevReq+0x296>
      if (len != 0U)
 8016040:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8016044:	2b00      	cmp	r3, #0
 8016046:	d0e4      	beq.n	8016012 <USBD_StdDevReq+0x18a>
        len = MIN(len, req->wLength);
 8016048:	429a      	cmp	r2, r3
        (void)USBD_CtlSendData(pdev, pbuf, len);
 801604a:	4601      	mov	r1, r0
 801604c:	4628      	mov	r0, r5
        len = MIN(len, req->wLength);
 801604e:	bf28      	it	cs
 8016050:	461a      	movcs	r2, r3
 8016052:	f8ad 2006 	strh.w	r2, [sp, #6]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8016056:	f000 f9d1 	bl	80163fc <USBD_CtlSendData>
 801605a:	e72a      	b.n	8015eb2 <USBD_StdDevReq+0x2a>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 801605c:	7c03      	ldrb	r3, [r0, #16]
 801605e:	2b00      	cmp	r3, #0
 8016060:	d1d7      	bne.n	8016012 <USBD_StdDevReq+0x18a>
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8016062:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8016066:	f10d 0006 	add.w	r0, sp, #6
 801606a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801606c:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801606e:	2307      	movs	r3, #7
 8016070:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8016072:	e7e2      	b.n	801603a <USBD_StdDevReq+0x1b2>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016074:	7c03      	ldrb	r3, [r0, #16]
 8016076:	2b00      	cmp	r3, #0
 8016078:	d1cb      	bne.n	8016012 <USBD_StdDevReq+0x18a>
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801607a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 801607e:	f10d 0006 	add.w	r0, sp, #6
 8016082:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016084:	4798      	blx	r3
  if (err != 0U)
 8016086:	e7d8      	b.n	801603a <USBD_StdDevReq+0x1b2>
    switch ((uint8_t)(req->wValue))
 8016088:	b2d2      	uxtb	r2, r2
 801608a:	2a05      	cmp	r2, #5
 801608c:	d8c1      	bhi.n	8016012 <USBD_StdDevReq+0x18a>
 801608e:	a301      	add	r3, pc, #4	; (adr r3, 8016094 <USBD_StdDevReq+0x20c>)
 8016090:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8016094:	08016105 	.word	0x08016105
 8016098:	080160f9 	.word	0x080160f9
 801609c:	080160ed 	.word	0x080160ed
 80160a0:	080160e1 	.word	0x080160e1
 80160a4:	080160d5 	.word	0x080160d5
 80160a8:	0801600b 	.word	0x0801600b
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80160ac:	7c03      	ldrb	r3, [r0, #16]
 80160ae:	2b00      	cmp	r3, #0
 80160b0:	d17e      	bne.n	80161b0 <USBD_StdDevReq+0x328>
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80160b2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80160b6:	f10d 0006 	add.w	r0, sp, #6
 80160ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80160bc:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80160be:	2302      	movs	r3, #2
 80160c0:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80160c2:	e7ba      	b.n	801603a <USBD_StdDevReq+0x1b2>
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80160c4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80160c8:	f10d 0106 	add.w	r1, sp, #6
 80160cc:	7c00      	ldrb	r0, [r0, #16]
 80160ce:	681b      	ldr	r3, [r3, #0]
 80160d0:	4798      	blx	r3
  if (err != 0U)
 80160d2:	e7b2      	b.n	801603a <USBD_StdDevReq+0x1b2>
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80160d4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80160d8:	695b      	ldr	r3, [r3, #20]
 80160da:	2b00      	cmp	r3, #0
 80160dc:	d1a9      	bne.n	8016032 <USBD_StdDevReq+0x1aa>
 80160de:	e798      	b.n	8016012 <USBD_StdDevReq+0x18a>
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80160e0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80160e4:	691b      	ldr	r3, [r3, #16]
 80160e6:	2b00      	cmp	r3, #0
 80160e8:	d1a3      	bne.n	8016032 <USBD_StdDevReq+0x1aa>
 80160ea:	e792      	b.n	8016012 <USBD_StdDevReq+0x18a>
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80160ec:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80160f0:	68db      	ldr	r3, [r3, #12]
 80160f2:	2b00      	cmp	r3, #0
 80160f4:	d19d      	bne.n	8016032 <USBD_StdDevReq+0x1aa>
 80160f6:	e78c      	b.n	8016012 <USBD_StdDevReq+0x18a>
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80160f8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80160fc:	689b      	ldr	r3, [r3, #8]
 80160fe:	2b00      	cmp	r3, #0
 8016100:	d197      	bne.n	8016032 <USBD_StdDevReq+0x1aa>
 8016102:	e786      	b.n	8016012 <USBD_StdDevReq+0x18a>
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8016104:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8016108:	685b      	ldr	r3, [r3, #4]
 801610a:	2b00      	cmp	r3, #0
 801610c:	d191      	bne.n	8016032 <USBD_StdDevReq+0x1aa>
 801610e:	e780      	b.n	8016012 <USBD_StdDevReq+0x18a>
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8016110:	2302      	movs	r3, #2
      pdev->dev_config = cfgidx;
 8016112:	6041      	str	r1, [r0, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8016114:	460c      	mov	r4, r1
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8016116:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801611a:	f7ff fd8b 	bl	8015c34 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 801611e:	4628      	mov	r0, r5
 8016120:	f000 f99c 	bl	801645c <USBD_CtlSendStatus>
 8016124:	e6c5      	b.n	8015eb2 <USBD_StdDevReq+0x2a>
    switch (pdev->dev_state)
 8016126:	2b03      	cmp	r3, #3
 8016128:	f47f aeba 	bne.w	8015ea0 <USBD_StdDevReq+0x18>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801612c:	1d01      	adds	r1, r0, #4
 801612e:	f000 f965 	bl	80163fc <USBD_CtlSendData>
      break;
 8016132:	e6be      	b.n	8015eb2 <USBD_StdDevReq+0x2a>
    if (cfgidx == 0U)
 8016134:	2900      	cmp	r1, #0
 8016136:	d0eb      	beq.n	8016110 <USBD_StdDevReq+0x288>
    else if (cfgidx != pdev->dev_config)
 8016138:	6841      	ldr	r1, [r0, #4]
 801613a:	2901      	cmp	r1, #1
 801613c:	d0ef      	beq.n	801611e <USBD_StdDevReq+0x296>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801613e:	b2c9      	uxtb	r1, r1
 8016140:	f7ff fd78 	bl	8015c34 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8016144:	7831      	ldrb	r1, [r6, #0]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8016146:	4628      	mov	r0, r5
      pdev->dev_config = cfgidx;
 8016148:	6069      	str	r1, [r5, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 801614a:	f7ff fd6b 	bl	8015c24 <USBD_SetClassConfig>
      if (ret != USBD_OK)
 801614e:	4606      	mov	r6, r0
 8016150:	2800      	cmp	r0, #0
 8016152:	d0e4      	beq.n	801611e <USBD_StdDevReq+0x296>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8016154:	2180      	movs	r1, #128	; 0x80
 8016156:	4628      	mov	r0, r5
 8016158:	f00e ffc8 	bl	80250ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801615c:	2100      	movs	r1, #0
 801615e:	4628      	mov	r0, r5
 8016160:	4634      	mov	r4, r6
 8016162:	f00e ffc3 	bl	80250ec <USBD_LL_StallEP>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8016166:	7929      	ldrb	r1, [r5, #4]
 8016168:	4628      	mov	r0, r5
 801616a:	f7ff fd63 	bl	8015c34 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801616e:	2302      	movs	r3, #2
 8016170:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 8016174:	e69d      	b.n	8015eb2 <USBD_StdDevReq+0x2a>
    if (cfgidx != 0U)
 8016176:	2900      	cmp	r1, #0
 8016178:	d0d1      	beq.n	801611e <USBD_StdDevReq+0x296>
      pdev->dev_config = cfgidx;
 801617a:	2101      	movs	r1, #1
 801617c:	6041      	str	r1, [r0, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 801617e:	f7ff fd51 	bl	8015c24 <USBD_SetClassConfig>
      if (ret != USBD_OK)
 8016182:	4604      	mov	r4, r0
 8016184:	2800      	cmp	r0, #0
 8016186:	f47f af44 	bne.w	8016012 <USBD_StdDevReq+0x18a>
        (void)USBD_CtlSendStatus(pdev);
 801618a:	4628      	mov	r0, r5
 801618c:	f000 f966 	bl	801645c <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8016190:	2303      	movs	r3, #3
 8016192:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 8016196:	e68c      	b.n	8015eb2 <USBD_StdDevReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8016198:	2180      	movs	r1, #128	; 0x80
    return USBD_FAIL;
 801619a:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 801619c:	f00e ffa6 	bl	80250ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80161a0:	2100      	movs	r1, #0
 80161a2:	4628      	mov	r0, r5
 80161a4:	f00e ffa2 	bl	80250ec <USBD_LL_StallEP>
}
 80161a8:	e683      	b.n	8015eb2 <USBD_StdDevReq+0x2a>
 80161aa:	bf00      	nop
 80161ac:	200066d0 	.word	0x200066d0
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80161b0:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80161b4:	f10d 0006 	add.w	r0, sp, #6
 80161b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80161ba:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80161bc:	2302      	movs	r3, #2
 80161be:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80161c0:	e73b      	b.n	801603a <USBD_StdDevReq+0x1b2>
 80161c2:	bf00      	nop

080161c4 <USBD_StdItfReq>:
{
 80161c4:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80161c6:	780b      	ldrb	r3, [r1, #0]
{
 80161c8:	460d      	mov	r5, r1
 80161ca:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80161cc:	f003 0260 	and.w	r2, r3, #96	; 0x60
 80161d0:	2a40      	cmp	r2, #64	; 0x40
 80161d2:	d00b      	beq.n	80161ec <USBD_StdItfReq+0x28>
 80161d4:	065b      	lsls	r3, r3, #25
 80161d6:	d509      	bpl.n	80161ec <USBD_StdItfReq+0x28>
  USBD_StatusTypeDef ret = USBD_OK;
 80161d8:	2500      	movs	r5, #0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80161da:	2180      	movs	r1, #128	; 0x80
 80161dc:	f00e ff86 	bl	80250ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80161e0:	4620      	mov	r0, r4
 80161e2:	4629      	mov	r1, r5
 80161e4:	f00e ff82 	bl	80250ec <USBD_LL_StallEP>
}
 80161e8:	4628      	mov	r0, r5
 80161ea:	bd38      	pop	{r3, r4, r5, pc}
    switch (pdev->dev_state)
 80161ec:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 80161f0:	3b01      	subs	r3, #1
 80161f2:	2b02      	cmp	r3, #2
 80161f4:	d812      	bhi.n	801621c <USBD_StdItfReq+0x58>
      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80161f6:	792b      	ldrb	r3, [r5, #4]
 80161f8:	2b01      	cmp	r3, #1
 80161fa:	d80f      	bhi.n	801621c <USBD_StdItfReq+0x58>
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80161fc:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8016200:	4629      	mov	r1, r5
 8016202:	4620      	mov	r0, r4
 8016204:	689b      	ldr	r3, [r3, #8]
 8016206:	4798      	blx	r3
        if ((req->wLength == 0U) && (ret == USBD_OK))
 8016208:	88eb      	ldrh	r3, [r5, #6]
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801620a:	4605      	mov	r5, r0
        if ((req->wLength == 0U) && (ret == USBD_OK))
 801620c:	2b00      	cmp	r3, #0
 801620e:	d1eb      	bne.n	80161e8 <USBD_StdItfReq+0x24>
 8016210:	2800      	cmp	r0, #0
 8016212:	d1e9      	bne.n	80161e8 <USBD_StdItfReq+0x24>
          (void)USBD_CtlSendStatus(pdev);
 8016214:	4620      	mov	r0, r4
 8016216:	f000 f921 	bl	801645c <USBD_CtlSendStatus>
 801621a:	e7e5      	b.n	80161e8 <USBD_StdItfReq+0x24>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 801621c:	2180      	movs	r1, #128	; 0x80
 801621e:	4620      	mov	r0, r4
 8016220:	f00e ff64 	bl	80250ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8016224:	2100      	movs	r1, #0
 8016226:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 8016228:	460d      	mov	r5, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 801622a:	f00e ff5f 	bl	80250ec <USBD_LL_StallEP>
}
 801622e:	4628      	mov	r0, r5
 8016230:	bd38      	pop	{r3, r4, r5, pc}
 8016232:	bf00      	nop

08016234 <USBD_StdEPReq>:
{
 8016234:	b570      	push	{r4, r5, r6, lr}
 8016236:	780b      	ldrb	r3, [r1, #0]
 8016238:	460d      	mov	r5, r1
 801623a:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801623c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8016240:	2b20      	cmp	r3, #32
 8016242:	d00c      	beq.n	801625e <USBD_StdEPReq+0x2a>
 8016244:	2b40      	cmp	r3, #64	; 0x40
 8016246:	d00a      	beq.n	801625e <USBD_StdEPReq+0x2a>
 8016248:	b18b      	cbz	r3, 801626e <USBD_StdEPReq+0x3a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 801624a:	2180      	movs	r1, #128	; 0x80
 801624c:	4620      	mov	r0, r4
 801624e:	f00e ff4d 	bl	80250ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8016252:	2100      	movs	r1, #0
 8016254:	4620      	mov	r0, r4
 8016256:	f00e ff49 	bl	80250ec <USBD_LL_StallEP>
}
 801625a:	2000      	movs	r0, #0
 801625c:	bd70      	pop	{r4, r5, r6, pc}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801625e:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8016262:	4629      	mov	r1, r5
 8016264:	4620      	mov	r0, r4
 8016266:	689b      	ldr	r3, [r3, #8]
}
 8016268:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801626c:	4718      	bx	r3
    switch (req->bRequest)
 801626e:	786b      	ldrb	r3, [r5, #1]
  ep_addr = LOBYTE(req->wIndex);
 8016270:	888a      	ldrh	r2, [r1, #4]
 8016272:	2b01      	cmp	r3, #1
 8016274:	b2d1      	uxtb	r1, r2
    switch (req->bRequest)
 8016276:	d036      	beq.n	80162e6 <USBD_StdEPReq+0xb2>
 8016278:	2b03      	cmp	r3, #3
 801627a:	d023      	beq.n	80162c4 <USBD_StdEPReq+0x90>
 801627c:	2b00      	cmp	r3, #0
 801627e:	d1e4      	bne.n	801624a <USBD_StdEPReq+0x16>
      switch (pdev->dev_state)
 8016280:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8016284:	2b02      	cmp	r3, #2
 8016286:	d04c      	beq.n	8016322 <USBD_StdEPReq+0xee>
 8016288:	2b03      	cmp	r3, #3
 801628a:	d1de      	bne.n	801624a <USBD_StdEPReq+0x16>
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801628c:	f001 030f 	and.w	r3, r1, #15
        if ((ep_addr & 0x80U) == 0x80U)
 8016290:	0612      	lsls	r2, r2, #24
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8016292:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8016296:	eb00 0383 	add.w	r3, r0, r3, lsl #2
        if ((ep_addr & 0x80U) == 0x80U)
 801629a:	d453      	bmi.n	8016344 <USBD_StdEPReq+0x110>
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801629c:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 80162a0:	2b00      	cmp	r3, #0
 80162a2:	d0d2      	beq.n	801624a <USBD_StdEPReq+0x16>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80162a4:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 80162a8:	2514      	movs	r5, #20
 80162aa:	fb05 0503 	mla	r5, r5, r3, r0
 80162ae:	f505 75aa 	add.w	r5, r5, #340	; 0x154
          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80162b2:	2b00      	cmp	r3, #0
 80162b4:	d152      	bne.n	801635c <USBD_StdEPReq+0x128>
            pep->status = 0x0001U;
 80162b6:	602b      	str	r3, [r5, #0]
          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80162b8:	2202      	movs	r2, #2
 80162ba:	4629      	mov	r1, r5
 80162bc:	4620      	mov	r0, r4
 80162be:	f000 f89d 	bl	80163fc <USBD_CtlSendData>
          break;
 80162c2:	e7ca      	b.n	801625a <USBD_StdEPReq+0x26>
      switch (pdev->dev_state)
 80162c4:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80162c8:	2b02      	cmp	r3, #2
 80162ca:	d021      	beq.n	8016310 <USBD_StdEPReq+0xdc>
 80162cc:	2b03      	cmp	r3, #3
 80162ce:	d1bc      	bne.n	801624a <USBD_StdEPReq+0x16>
        if (req->wValue == USB_FEATURE_EP_HALT)
 80162d0:	886b      	ldrh	r3, [r5, #2]
 80162d2:	b923      	cbnz	r3, 80162de <USBD_StdEPReq+0xaa>
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80162d4:	064a      	lsls	r2, r1, #25
 80162d6:	d002      	beq.n	80162de <USBD_StdEPReq+0xaa>
 80162d8:	88eb      	ldrh	r3, [r5, #6]
 80162da:	2b00      	cmp	r3, #0
 80162dc:	d049      	beq.n	8016372 <USBD_StdEPReq+0x13e>
        (void)USBD_CtlSendStatus(pdev);
 80162de:	4620      	mov	r0, r4
 80162e0:	f000 f8bc 	bl	801645c <USBD_CtlSendStatus>
        break;
 80162e4:	e7b9      	b.n	801625a <USBD_StdEPReq+0x26>
      switch (pdev->dev_state)
 80162e6:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80162ea:	2b02      	cmp	r3, #2
 80162ec:	d010      	beq.n	8016310 <USBD_StdEPReq+0xdc>
 80162ee:	2b03      	cmp	r3, #3
 80162f0:	d1ab      	bne.n	801624a <USBD_StdEPReq+0x16>
        if (req->wValue == USB_FEATURE_EP_HALT)
 80162f2:	886b      	ldrh	r3, [r5, #2]
 80162f4:	2b00      	cmp	r3, #0
 80162f6:	d1b0      	bne.n	801625a <USBD_StdEPReq+0x26>
          if ((ep_addr & 0x7FU) != 0x00U)
 80162f8:	064e      	lsls	r6, r1, #25
 80162fa:	d135      	bne.n	8016368 <USBD_StdEPReq+0x134>
          (void)USBD_CtlSendStatus(pdev);
 80162fc:	4620      	mov	r0, r4
 80162fe:	f000 f8ad 	bl	801645c <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8016302:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8016306:	4629      	mov	r1, r5
 8016308:	4620      	mov	r0, r4
 801630a:	689b      	ldr	r3, [r3, #8]
 801630c:	4798      	blx	r3
 801630e:	e7a4      	b.n	801625a <USBD_StdEPReq+0x26>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016310:	064b      	lsls	r3, r1, #25
 8016312:	d09a      	beq.n	801624a <USBD_StdEPReq+0x16>
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8016314:	f00e feea 	bl	80250ec <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8016318:	2180      	movs	r1, #128	; 0x80
 801631a:	4620      	mov	r0, r4
 801631c:	f00e fee6 	bl	80250ec <USBD_LL_StallEP>
 8016320:	e79b      	b.n	801625a <USBD_StdEPReq+0x26>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016322:	0648      	lsls	r0, r1, #25
 8016324:	d191      	bne.n	801624a <USBD_StdEPReq+0x16>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016326:	0611      	lsls	r1, r2, #24
        pep->status = 0x0000U;
 8016328:	f04f 0300 	mov.w	r3, #0
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801632c:	f04f 0202 	mov.w	r2, #2
 8016330:	4620      	mov	r0, r4
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016332:	bf4c      	ite	mi
 8016334:	f104 0114 	addmi.w	r1, r4, #20
 8016338:	f504 71aa 	addpl.w	r1, r4, #340	; 0x154
        pep->status = 0x0000U;
 801633c:	600b      	str	r3, [r1, #0]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801633e:	f000 f85d 	bl	80163fc <USBD_CtlSendData>
        break;
 8016342:	e78a      	b.n	801625a <USBD_StdEPReq+0x26>
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8016344:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8016346:	2b00      	cmp	r3, #0
 8016348:	f43f af7f 	beq.w	801624a <USBD_StdEPReq+0x16>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801634c:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 8016350:	1c5d      	adds	r5, r3, #1
 8016352:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8016356:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 801635a:	e7aa      	b.n	80162b2 <USBD_StdEPReq+0x7e>
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 801635c:	4620      	mov	r0, r4
 801635e:	f00e fee1 	bl	8025124 <USBD_LL_IsStallEP>
 8016362:	b120      	cbz	r0, 801636e <USBD_StdEPReq+0x13a>
            pep->status = 0x0001U;
 8016364:	2301      	movs	r3, #1
 8016366:	e7a6      	b.n	80162b6 <USBD_StdEPReq+0x82>
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8016368:	f00e fece 	bl	8025108 <USBD_LL_ClearStallEP>
 801636c:	e7c6      	b.n	80162fc <USBD_StdEPReq+0xc8>
            pep->status = 0x0000U;
 801636e:	6028      	str	r0, [r5, #0]
 8016370:	e7a2      	b.n	80162b8 <USBD_StdEPReq+0x84>
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8016372:	f00e febb 	bl	80250ec <USBD_LL_StallEP>
 8016376:	e7b2      	b.n	80162de <USBD_StdEPReq+0xaa>

08016378 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 8016378:	780b      	ldrb	r3, [r1, #0]
 801637a:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 801637c:	784b      	ldrb	r3, [r1, #1]
 801637e:	7043      	strb	r3, [r0, #1]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 8016380:	884b      	ldrh	r3, [r1, #2]
  req->wValue = SWAPBYTE(pbuff);
 8016382:	8043      	strh	r3, [r0, #2]
 8016384:	888b      	ldrh	r3, [r1, #4]
  req->wIndex = SWAPBYTE(pbuff);
 8016386:	8083      	strh	r3, [r0, #4]
 8016388:	88cb      	ldrh	r3, [r1, #6]
  req->wLength = SWAPBYTE(pbuff);
 801638a:	80c3      	strh	r3, [r0, #6]
}
 801638c:	4770      	bx	lr
 801638e:	bf00      	nop

08016390 <USBD_CtlError>:
{
 8016390:	b510      	push	{r4, lr}
 8016392:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8016394:	2180      	movs	r1, #128	; 0x80
 8016396:	f00e fea9 	bl	80250ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801639a:	2100      	movs	r1, #0
 801639c:	4620      	mov	r0, r4
}
 801639e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 80163a2:	f00e bea3 	b.w	80250ec <USBD_LL_StallEP>
 80163a6:	bf00      	nop

080163a8 <USBD_GetString>:
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 80163a8:	b318      	cbz	r0, 80163f2 <USBD_GetString+0x4a>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 80163aa:	7803      	ldrb	r3, [r0, #0]
{
 80163ac:	b430      	push	{r4, r5}
  while (*pbuff != (uint8_t)'\0')
 80163ae:	b30b      	cbz	r3, 80163f4 <USBD_GetString+0x4c>
 80163b0:	4604      	mov	r4, r0
 80163b2:	f1c0 0c01 	rsb	ip, r0, #1
  {
    len++;
 80163b6:	eb04 030c 	add.w	r3, r4, ip
  while (*pbuff != (uint8_t)'\0')
 80163ba:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 80163be:	b2db      	uxtb	r3, r3
 80163c0:	2d00      	cmp	r5, #0
 80163c2:	d1f8      	bne.n	80163b6 <USBD_GetString+0xe>
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80163c4:	3301      	adds	r3, #1
 80163c6:	005b      	lsls	r3, r3, #1
 80163c8:	b2dc      	uxtb	r4, r3
 80163ca:	8013      	strh	r3, [r2, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80163cc:	2303      	movs	r3, #3
  unicode[idx] = *(uint8_t *)len;
 80163ce:	700c      	strb	r4, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80163d0:	704b      	strb	r3, [r1, #1]
  while (*pdesc != (uint8_t)'\0')
 80163d2:	7804      	ldrb	r4, [r0, #0]
 80163d4:	b15c      	cbz	r4, 80163ee <USBD_GetString+0x46>
  idx++;
 80163d6:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 80163d8:	2500      	movs	r5, #0
    idx++;
 80163da:	1c5a      	adds	r2, r3, #1
    unicode[idx] = *pdesc;
 80163dc:	54cc      	strb	r4, [r1, r3]
    idx++;
 80163de:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 80163e0:	b2d2      	uxtb	r2, r2
    idx++;
 80163e2:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 80163e4:	548d      	strb	r5, [r1, r2]
  while (*pdesc != (uint8_t)'\0')
 80163e6:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 80163ea:	2c00      	cmp	r4, #0
 80163ec:	d1f5      	bne.n	80163da <USBD_GetString+0x32>
}
 80163ee:	bc30      	pop	{r4, r5}
 80163f0:	4770      	bx	lr
 80163f2:	4770      	bx	lr
  while (*pbuff != (uint8_t)'\0')
 80163f4:	2402      	movs	r4, #2
 80163f6:	4623      	mov	r3, r4
 80163f8:	e7e7      	b.n	80163ca <USBD_GetString+0x22>
 80163fa:	bf00      	nop

080163fc <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80163fc:	b510      	push	{r4, lr}
 80163fe:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8016400:	2402      	movs	r4, #2
{
 8016402:	460a      	mov	r2, r1
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length = len;

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8016404:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8016406:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  pdev->ep_in[0].rem_length = len;
 801640a:	e9c0 3306 	strd	r3, r3, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801640e:	f00e feab 	bl	8025168 <USBD_LL_Transmit>

  return USBD_OK;
}
 8016412:	2000      	movs	r0, #0
 8016414:	bd10      	pop	{r4, pc}
 8016416:	bf00      	nop

08016418 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8016418:	468c      	mov	ip, r1
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801641a:	2100      	movs	r1, #0
{
 801641c:	b508      	push	{r3, lr}
 801641e:	4613      	mov	r3, r2
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8016420:	4662      	mov	r2, ip
 8016422:	f00e fea1 	bl	8025168 <USBD_LL_Transmit>

  return USBD_OK;
}
 8016426:	2000      	movs	r0, #0
 8016428:	bd08      	pop	{r3, pc}
 801642a:	bf00      	nop

0801642c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801642c:	b510      	push	{r4, lr}
 801642e:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8016430:	2403      	movs	r4, #3
{
 8016432:	460a      	mov	r2, r1
  pdev->ep_out[0].total_length = len;
  pdev->ep_out[0].rem_length = len;

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8016434:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8016436:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  pdev->ep_out[0].rem_length = len;
 801643a:	e9c0 3356 	strd	r3, r3, [r0, #344]	; 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801643e:	f00e fea1 	bl	8025184 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8016442:	2000      	movs	r0, #0
 8016444:	bd10      	pop	{r4, pc}
 8016446:	bf00      	nop

08016448 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8016448:	468c      	mov	ip, r1
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801644a:	2100      	movs	r1, #0
{
 801644c:	b508      	push	{r3, lr}
 801644e:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8016450:	4662      	mov	r2, ip
 8016452:	f00e fe97 	bl	8025184 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8016456:	2000      	movs	r0, #0
 8016458:	bd08      	pop	{r3, pc}
 801645a:	bf00      	nop

0801645c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801645c:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801645e:	2104      	movs	r1, #4

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8016460:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8016462:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8016466:	461a      	mov	r2, r3
 8016468:	4619      	mov	r1, r3
 801646a:	f00e fe7d 	bl	8025168 <USBD_LL_Transmit>

  return USBD_OK;
}
 801646e:	2000      	movs	r0, #0
 8016470:	bd08      	pop	{r3, pc}
 8016472:	bf00      	nop

08016474 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8016474:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8016476:	2105      	movs	r1, #5

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016478:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801647a:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801647e:	461a      	mov	r2, r3
 8016480:	4619      	mov	r1, r3
 8016482:	f00e fe7f 	bl	8025184 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8016486:	2000      	movs	r0, #0
 8016488:	bd08      	pop	{r3, pc}
 801648a:	bf00      	nop

0801648c <FATFS_LinkDriver>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 801648c:	4b10      	ldr	r3, [pc, #64]	; (80164d0 <FATFS_LinkDriver+0x44>)
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801648e:	b410      	push	{r4}
  if(disk.nbr < _VOLUMES)
 8016490:	7a5c      	ldrb	r4, [r3, #9]
 8016492:	b9cc      	cbnz	r4, 80164c8 <FATFS_LinkDriver+0x3c>
 8016494:	4602      	mov	r2, r0
    disk.is_initialized[disk.nbr] = 0;
 8016496:	f004 00ff 	and.w	r0, r4, #255	; 0xff
 801649a:	7a5c      	ldrb	r4, [r3, #9]
 801649c:	5518      	strb	r0, [r3, r4]
    disk.drv[disk.nbr] = drv;
 801649e:	7a5c      	ldrb	r4, [r3, #9]
 80164a0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80164a4:	6062      	str	r2, [r4, #4]
    disk.lun[disk.nbr] = lun;
 80164a6:	7a5c      	ldrb	r4, [r3, #9]
    DiskNum = disk.nbr++;
 80164a8:	7a5a      	ldrb	r2, [r3, #9]
    disk.lun[disk.nbr] = lun;
 80164aa:	441c      	add	r4, r3
 80164ac:	7220      	strb	r0, [r4, #8]
    DiskNum = disk.nbr++;
 80164ae:	1c54      	adds	r4, r2, #1
    path[0] = DiskNum + '0';
 80164b0:	3230      	adds	r2, #48	; 0x30
    DiskNum = disk.nbr++;
 80164b2:	b2e4      	uxtb	r4, r4
 80164b4:	725c      	strb	r4, [r3, #9]
    path[1] = ':';
 80164b6:	243a      	movs	r4, #58	; 0x3a
    path[2] = '/';
 80164b8:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 80164ba:	700a      	strb	r2, [r1, #0]
    path[1] = ':';
 80164bc:	704c      	strb	r4, [r1, #1]
    path[3] = 0;
 80164be:	70c8      	strb	r0, [r1, #3]
  return FATFS_LinkDriverEx(drv, path, 0);
}
 80164c0:	f85d 4b04 	ldr.w	r4, [sp], #4
    path[2] = '/';
 80164c4:	708b      	strb	r3, [r1, #2]
}
 80164c6:	4770      	bx	lr
  uint8_t ret = 1;
 80164c8:	2001      	movs	r0, #1
}
 80164ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80164ce:	4770      	bx	lr
 80164d0:	200066d4 	.word	0x200066d4

080164d4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80164d4:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 80164d6:	f001 faad 	bl	8017a34 <vTaskStartScheduler>
  
  return osOK;
}
 80164da:	2000      	movs	r0, #0
 80164dc:	bd08      	pop	{r3, pc}
 80164de:	bf00      	nop

080164e0 <osKernelSysTick>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80164e0:	f3ef 8305 	mrs	r3, IPSR
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
  if (inHandlerMode()) {
 80164e4:	b10b      	cbz	r3, 80164ea <osKernelSysTick+0xa>
    return xTaskGetTickCountFromISR();
 80164e6:	f001 bb07 	b.w	8017af8 <xTaskGetTickCountFromISR>
  }
  else {
    return xTaskGetTickCount();
 80164ea:	f001 baff 	b.w	8017aec <xTaskGetTickCount>
 80164ee:	bf00      	nop

080164f0 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80164f0:	b570      	push	{r4, r5, r6, lr}
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80164f2:	6944      	ldr	r4, [r0, #20]
{
 80164f4:	b086      	sub	sp, #24
 80164f6:	4684      	mov	ip, r0
 80164f8:	460b      	mov	r3, r1
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80164fa:	b1ac      	cbz	r4, 8016528 <osThreadCreate+0x38>
 80164fc:	6986      	ldr	r6, [r0, #24]
 80164fe:	b19e      	cbz	r6, 8016528 <osThreadCreate+0x38>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8016500:	f9bc e008 	ldrsh.w	lr, [ip, #8]
 8016504:	f8dc 1000 	ldr.w	r1, [ip]
  if (priority != osPriorityError) {
 8016508:	f1be 0f84 	cmp.w	lr, #132	; 0x84
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801650c:	f8dc 2010 	ldr.w	r2, [ip, #16]
 8016510:	6840      	ldr	r0, [r0, #4]
    fpriority += (priority - osPriorityIdle);
 8016512:	bf14      	ite	ne
 8016514:	f10e 0503 	addne.w	r5, lr, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8016518:	2500      	moveq	r5, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801651a:	e9cd 4601 	strd	r4, r6, [sp, #4]
 801651e:	9500      	str	r5, [sp, #0]
 8016520:	f001 f932 	bl	8017788 <xTaskCreateStatic>
    return NULL;
  }     
#endif
  
  return handle;
}
 8016524:	b006      	add	sp, #24
 8016526:	bd70      	pop	{r4, r5, r6, pc}
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8016528:	f9bc 4008 	ldrsh.w	r4, [ip, #8]
 801652c:	f8bc 2010 	ldrh.w	r2, [ip, #16]
  if (priority != osPriorityError) {
 8016530:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8016532:	bf14      	ite	ne
 8016534:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8016536:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8016538:	e9dc 1000 	ldrd	r1, r0, [ip]
 801653c:	9400      	str	r4, [sp, #0]
 801653e:	ac05      	add	r4, sp, #20
 8016540:	9401      	str	r4, [sp, #4]
 8016542:	f001 f961 	bl	8017808 <xTaskCreate>
 8016546:	2801      	cmp	r0, #1
  return handle;
 8016548:	bf0c      	ite	eq
 801654a:	9805      	ldreq	r0, [sp, #20]
      return NULL;
 801654c:	2000      	movne	r0, #0
}
 801654e:	b006      	add	sp, #24
 8016550:	bd70      	pop	{r4, r5, r6, pc}
 8016552:	bf00      	nop

08016554 <osDelay>:
osStatus osDelay (uint32_t millisec)
{
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8016554:	2801      	cmp	r0, #1
{
 8016556:	b508      	push	{r3, lr}
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8016558:	bf38      	it	cc
 801655a:	2001      	movcc	r0, #1
 801655c:	f001 fc2c 	bl	8017db8 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8016560:	2000      	movs	r0, #0
 8016562:	bd08      	pop	{r3, pc}

08016564 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 8016564:	b510      	push	{r4, lr}
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 8016566:	6844      	ldr	r4, [r0, #4]
{
 8016568:	b082      	sub	sp, #8
 801656a:	4613      	mov	r3, r2
  if(timer_def->controlblock != NULL) {
 801656c:	b16c      	cbz	r4, 801658a <osTimerCreate+0x26>
    return xTimerCreateStatic((const char *)"",
 801656e:	f1a1 0201 	sub.w	r2, r1, #1
 8016572:	6800      	ldr	r0, [r0, #0]
 8016574:	2101      	movs	r1, #1
 8016576:	fab2 f282 	clz	r2, r2
 801657a:	0952      	lsrs	r2, r2, #5
 801657c:	e9cd 0400 	strd	r0, r4, [sp]
 8016580:	4808      	ldr	r0, [pc, #32]	; (80165a4 <osTimerCreate+0x40>)
 8016582:	f001 ffcd 	bl	8018520 <xTimerCreateStatic>
#endif

#else 
	return NULL;
#endif
}
 8016586:	b002      	add	sp, #8
 8016588:	bd10      	pop	{r4, pc}
    return xTimerCreate((const char *)"",
 801658a:	f1a1 0201 	sub.w	r2, r1, #1
 801658e:	6804      	ldr	r4, [r0, #0]
 8016590:	2101      	movs	r1, #1
 8016592:	4804      	ldr	r0, [pc, #16]	; (80165a4 <osTimerCreate+0x40>)
 8016594:	fab2 f282 	clz	r2, r2
 8016598:	9400      	str	r4, [sp, #0]
 801659a:	0952      	lsrs	r2, r2, #5
 801659c:	f001 ff90 	bl	80184c0 <xTimerCreate>
}
 80165a0:	b002      	add	sp, #8
 80165a2:	bd10      	pop	{r4, pc}
 80165a4:	0802b5b0 	.word	0x0802b5b0

080165a8 <osMutexCreate>:
{
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 80165a8:	6841      	ldr	r1, [r0, #4]
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 80165aa:	2001      	movs	r0, #1
  if (mutex_def->controlblock != NULL) {
 80165ac:	b109      	cbz	r1, 80165b2 <osMutexCreate+0xa>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 80165ae:	f000 bbc9 	b.w	8016d44 <xQueueCreateMutexStatic>
     }
  else {
    return xSemaphoreCreateMutex(); 
 80165b2:	f000 bbdf 	b.w	8016d74 <xQueueCreateMutex>
 80165b6:	bf00      	nop

080165b8 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 80165b8:	b510      	push	{r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80165ba:	2400      	movs	r4, #0
{
 80165bc:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;  
 80165be:	9401      	str	r4, [sp, #4]
  
  
  if (mutex_id == NULL) {
 80165c0:	b310      	cbz	r0, 8016608 <osMutexWait+0x50>
 80165c2:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 80165c6:	b933      	cbnz	r3, 80165d6 <osMutexWait+0x1e>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
      return osErrorOS;
    }
	portEND_SWITCHING_ISR(taskWoken);
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 80165c8:	f000 fd88 	bl	80170dc <xQueueSemaphoreTake>
 80165cc:	2801      	cmp	r0, #1
 80165ce:	d118      	bne.n	8016602 <osMutexWait+0x4a>
    return osErrorOS;
  }
  
  return osOK;
 80165d0:	2000      	movs	r0, #0
}
 80165d2:	b002      	add	sp, #8
 80165d4:	bd10      	pop	{r4, pc}
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80165d6:	aa01      	add	r2, sp, #4
 80165d8:	4621      	mov	r1, r4
 80165da:	f000 fe63 	bl	80172a4 <xQueueReceiveFromISR>
 80165de:	2801      	cmp	r0, #1
 80165e0:	d10f      	bne.n	8016602 <osMutexWait+0x4a>
	portEND_SWITCHING_ISR(taskWoken);
 80165e2:	9b01      	ldr	r3, [sp, #4]
 80165e4:	2b00      	cmp	r3, #0
 80165e6:	d0f3      	beq.n	80165d0 <osMutexWait+0x18>
 80165e8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80165ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80165f0:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80165f4:	f3bf 8f4f 	dsb	sy
 80165f8:	f3bf 8f6f 	isb	sy
  return osOK;
 80165fc:	4620      	mov	r0, r4
}
 80165fe:	b002      	add	sp, #8
 8016600:	bd10      	pop	{r4, pc}
    return osErrorOS;
 8016602:	20ff      	movs	r0, #255	; 0xff
}
 8016604:	b002      	add	sp, #8
 8016606:	bd10      	pop	{r4, pc}
    return osErrorParameter;
 8016608:	2080      	movs	r0, #128	; 0x80
}
 801660a:	b002      	add	sp, #8
 801660c:	bd10      	pop	{r4, pc}
 801660e:	bf00      	nop

08016610 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8016610:	b510      	push	{r4, lr}
  osStatus result = osOK;
  portBASE_TYPE taskWoken = pdFALSE;
 8016612:	2400      	movs	r4, #0
{
 8016614:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;
 8016616:	9401      	str	r4, [sp, #4]
 8016618:	f3ef 8305 	mrs	r3, IPSR
  
  if (inHandlerMode()) {
 801661c:	b19b      	cbz	r3, 8016646 <osMutexRelease+0x36>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 801661e:	a901      	add	r1, sp, #4
 8016620:	f000 fc34 	bl	8016e8c <xQueueGiveFromISR>
 8016624:	2801      	cmp	r0, #1
 8016626:	d114      	bne.n	8016652 <osMutexRelease+0x42>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8016628:	9b01      	ldr	r3, [sp, #4]
 801662a:	b1ab      	cbz	r3, 8016658 <osMutexRelease+0x48>
 801662c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8016630:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016634:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8016638:	f3bf 8f4f 	dsb	sy
 801663c:	f3bf 8f6f 	isb	sy
  osStatus result = osOK;
 8016640:	4620      	mov	r0, r4
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
  {
    result = osErrorOS;
  }
  return result;
}
 8016642:	b002      	add	sp, #8
 8016644:	bd10      	pop	{r4, pc}
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8016646:	461a      	mov	r2, r3
 8016648:	4619      	mov	r1, r3
 801664a:	f000 faad 	bl	8016ba8 <xQueueGenericSend>
 801664e:	2801      	cmp	r0, #1
 8016650:	d002      	beq.n	8016658 <osMutexRelease+0x48>
    result = osErrorOS;
 8016652:	20ff      	movs	r0, #255	; 0xff
}
 8016654:	b002      	add	sp, #8
 8016656:	bd10      	pop	{r4, pc}
  osStatus result = osOK;
 8016658:	2000      	movs	r0, #0
}
 801665a:	b002      	add	sp, #8
 801665c:	bd10      	pop	{r4, pc}
 801665e:	bf00      	nop

08016660 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8016660:	b530      	push	{r4, r5, lr}
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8016662:	6844      	ldr	r4, [r0, #4]
{ 
 8016664:	b083      	sub	sp, #12
 8016666:	4608      	mov	r0, r1
  if (semaphore_def->controlblock != NULL){
 8016668:	b184      	cbz	r4, 801668c <osSemaphoreCreate+0x2c>
    if (count == 1) {
 801666a:	2901      	cmp	r1, #1
 801666c:	d003      	beq.n	8016676 <osSemaphoreCreate+0x16>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 801666e:	2400      	movs	r4, #0
#else
    return NULL;
#endif
  }
#endif
}
 8016670:	4620      	mov	r0, r4
 8016672:	b003      	add	sp, #12
 8016674:	bd30      	pop	{r4, r5, pc}
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8016676:	2200      	movs	r2, #0
 8016678:	2503      	movs	r5, #3
 801667a:	4623      	mov	r3, r4
 801667c:	4611      	mov	r1, r2
 801667e:	9500      	str	r5, [sp, #0]
 8016680:	f000 fa08 	bl	8016a94 <xQueueGenericCreateStatic>
 8016684:	4604      	mov	r4, r0
}
 8016686:	4620      	mov	r0, r4
 8016688:	b003      	add	sp, #12
 801668a:	bd30      	pop	{r4, r5, pc}
    if (count == 1) {
 801668c:	2901      	cmp	r1, #1
 801668e:	d1ef      	bne.n	8016670 <osSemaphoreCreate+0x10>
      vSemaphoreCreateBinary(sema);
 8016690:	4621      	mov	r1, r4
 8016692:	2203      	movs	r2, #3
 8016694:	f000 fa56 	bl	8016b44 <xQueueGenericCreate>
 8016698:	4604      	mov	r4, r0
 801669a:	2800      	cmp	r0, #0
 801669c:	d0e8      	beq.n	8016670 <osSemaphoreCreate+0x10>
 801669e:	2300      	movs	r3, #0
 80166a0:	461a      	mov	r2, r3
 80166a2:	4619      	mov	r1, r3
 80166a4:	f000 fa80 	bl	8016ba8 <xQueueGenericSend>
 80166a8:	e7e2      	b.n	8016670 <osSemaphoreCreate+0x10>
 80166aa:	bf00      	nop

080166ac <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80166ac:	b510      	push	{r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80166ae:	2400      	movs	r4, #0
{
 80166b0:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;  
 80166b2:	9401      	str	r4, [sp, #4]
  
  
  if (semaphore_id == NULL) {
 80166b4:	b310      	cbz	r0, 80166fc <osSemaphoreWait+0x50>
 80166b6:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 80166ba:	b933      	cbnz	r3, 80166ca <osSemaphoreWait+0x1e>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
      return osErrorOS;
    }
	portEND_SWITCHING_ISR(taskWoken);
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 80166bc:	f000 fd0e 	bl	80170dc <xQueueSemaphoreTake>
 80166c0:	2801      	cmp	r0, #1
 80166c2:	d118      	bne.n	80166f6 <osSemaphoreWait+0x4a>
    return osErrorOS;
  }
  
  return osOK;
 80166c4:	2000      	movs	r0, #0
}
 80166c6:	b002      	add	sp, #8
 80166c8:	bd10      	pop	{r4, pc}
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80166ca:	aa01      	add	r2, sp, #4
 80166cc:	4621      	mov	r1, r4
 80166ce:	f000 fde9 	bl	80172a4 <xQueueReceiveFromISR>
 80166d2:	2801      	cmp	r0, #1
 80166d4:	d10f      	bne.n	80166f6 <osSemaphoreWait+0x4a>
	portEND_SWITCHING_ISR(taskWoken);
 80166d6:	9b01      	ldr	r3, [sp, #4]
 80166d8:	2b00      	cmp	r3, #0
 80166da:	d0f3      	beq.n	80166c4 <osSemaphoreWait+0x18>
 80166dc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80166e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80166e4:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80166e8:	f3bf 8f4f 	dsb	sy
 80166ec:	f3bf 8f6f 	isb	sy
  return osOK;
 80166f0:	4620      	mov	r0, r4
}
 80166f2:	b002      	add	sp, #8
 80166f4:	bd10      	pop	{r4, pc}
    return osErrorOS;
 80166f6:	20ff      	movs	r0, #255	; 0xff
}
 80166f8:	b002      	add	sp, #8
 80166fa:	bd10      	pop	{r4, pc}
    return osErrorParameter;
 80166fc:	2080      	movs	r0, #128	; 0x80
}
 80166fe:	b002      	add	sp, #8
 8016700:	bd10      	pop	{r4, pc}
 8016702:	bf00      	nop

08016704 <osSemaphoreRelease>:
 8016704:	b510      	push	{r4, lr}
 8016706:	2400      	movs	r4, #0
 8016708:	b082      	sub	sp, #8
 801670a:	9401      	str	r4, [sp, #4]
 801670c:	f3ef 8305 	mrs	r3, IPSR
 8016710:	b19b      	cbz	r3, 801673a <osSemaphoreRelease+0x36>
 8016712:	a901      	add	r1, sp, #4
 8016714:	f000 fbba 	bl	8016e8c <xQueueGiveFromISR>
 8016718:	2801      	cmp	r0, #1
 801671a:	d114      	bne.n	8016746 <osSemaphoreRelease+0x42>
 801671c:	9b01      	ldr	r3, [sp, #4]
 801671e:	b1ab      	cbz	r3, 801674c <osSemaphoreRelease+0x48>
 8016720:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8016724:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016728:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 801672c:	f3bf 8f4f 	dsb	sy
 8016730:	f3bf 8f6f 	isb	sy
 8016734:	4620      	mov	r0, r4
 8016736:	b002      	add	sp, #8
 8016738:	bd10      	pop	{r4, pc}
 801673a:	461a      	mov	r2, r3
 801673c:	4619      	mov	r1, r3
 801673e:	f000 fa33 	bl	8016ba8 <xQueueGenericSend>
 8016742:	2801      	cmp	r0, #1
 8016744:	d002      	beq.n	801674c <osSemaphoreRelease+0x48>
 8016746:	20ff      	movs	r0, #255	; 0xff
 8016748:	b002      	add	sp, #8
 801674a:	bd10      	pop	{r4, pc}
 801674c:	2000      	movs	r0, #0
 801674e:	b002      	add	sp, #8
 8016750:	bd10      	pop	{r4, pc}
 8016752:	bf00      	nop

08016754 <osMessageCreate>:
{
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8016754:	6882      	ldr	r2, [r0, #8]
 8016756:	b15a      	cbz	r2, 8016770 <osMessageCreate+0x1c>
 8016758:	68c3      	ldr	r3, [r0, #12]
 801675a:	b14b      	cbz	r3, 8016770 <osMessageCreate+0x1c>
{
 801675c:	b510      	push	{r4, lr}
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 801675e:	2400      	movs	r4, #0
{
 8016760:	b082      	sub	sp, #8
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8016762:	e9d0 0100 	ldrd	r0, r1, [r0]
 8016766:	9400      	str	r4, [sp, #0]
 8016768:	f000 f994 	bl	8016a94 <xQueueGenericCreateStatic>
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 801676c:	b002      	add	sp, #8
 801676e:	bd10      	pop	{r4, pc}
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8016770:	2200      	movs	r2, #0
 8016772:	e9d0 0100 	ldrd	r0, r1, [r0]
 8016776:	f000 b9e5 	b.w	8016b44 <xQueueGenericCreate>
 801677a:	bf00      	nop

0801677c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 801677c:	b510      	push	{r4, lr}
  portBASE_TYPE taskWoken = pdFALSE;
 801677e:	2400      	movs	r4, #0
{
 8016780:	b084      	sub	sp, #16
 8016782:	9101      	str	r1, [sp, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8016784:	9403      	str	r4, [sp, #12]
 8016786:	f3ef 8305 	mrs	r3, IPSR
  ticks = millisec / portTICK_PERIOD_MS;
  if (ticks == 0) {
    ticks = 1;
  }
  
  if (inHandlerMode()) {
 801678a:	b15b      	cbz	r3, 80167a4 <osMessagePut+0x28>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 801678c:	4623      	mov	r3, r4
 801678e:	aa03      	add	r2, sp, #12
 8016790:	a901      	add	r1, sp, #4
 8016792:	f000 fb09 	bl	8016da8 <xQueueGenericSendFromISR>
 8016796:	2801      	cmp	r0, #1
 8016798:	d10c      	bne.n	80167b4 <osMessagePut+0x38>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 801679a:	9b03      	ldr	r3, [sp, #12]
 801679c:	b96b      	cbnz	r3, 80167ba <osMessagePut+0x3e>
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
      return osErrorOS;
    }
  }
  
  return osOK;
 801679e:	2000      	movs	r0, #0
}
 80167a0:	b004      	add	sp, #16
 80167a2:	bd10      	pop	{r4, pc}
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 80167a4:	2a01      	cmp	r2, #1
 80167a6:	a901      	add	r1, sp, #4
 80167a8:	bf38      	it	cc
 80167aa:	2201      	movcc	r2, #1
 80167ac:	f000 f9fc 	bl	8016ba8 <xQueueGenericSend>
 80167b0:	2801      	cmp	r0, #1
 80167b2:	d0f4      	beq.n	801679e <osMessagePut+0x22>
      return osErrorOS;
 80167b4:	20ff      	movs	r0, #255	; 0xff
}
 80167b6:	b004      	add	sp, #16
 80167b8:	bd10      	pop	{r4, pc}
    portEND_SWITCHING_ISR(taskWoken);
 80167ba:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80167be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80167c2:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80167c6:	f3bf 8f4f 	dsb	sy
 80167ca:	f3bf 8f6f 	isb	sy
  return osOK;
 80167ce:	4620      	mov	r0, r4
}
 80167d0:	b004      	add	sp, #16
 80167d2:	bd10      	pop	{r4, pc}

080167d4 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80167d4:	b570      	push	{r4, r5, r6, lr}
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
  event.value.v = 0;
 80167d6:	2600      	movs	r6, #0
{
 80167d8:	b084      	sub	sp, #16
 80167da:	4604      	mov	r4, r0
  event.def.message_id = queue_id;
 80167dc:	e9cd 6102 	strd	r6, r1, [sp, #8]
  
  if (queue_id == NULL) {
 80167e0:	b379      	cbz	r1, 8016842 <osMessageGet+0x6e>
    event.status = osErrorParameter;
    return event;
  }
  
  taskWoken = pdFALSE;
 80167e2:	460b      	mov	r3, r1
 80167e4:	9600      	str	r6, [sp, #0]
 80167e6:	f3ef 8105 	mrs	r1, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 80167ea:	b991      	cbnz	r1, 8016812 <osMessageGet+0x3e>
      event.status = osOK;
    }
    portEND_SWITCHING_ISR(taskWoken);
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 80167ec:	a902      	add	r1, sp, #8
 80167ee:	4618      	mov	r0, r3
 80167f0:	4615      	mov	r5, r2
 80167f2:	f000 fbab 	bl	8016f4c <xQueueReceive>
 80167f6:	2801      	cmp	r0, #1
 80167f8:	d02d      	beq.n	8016856 <osMessageGet+0x82>
      /* We have mail */
      event.status = osEventMessage;
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80167fa:	2d00      	cmp	r5, #0
 80167fc:	bf18      	it	ne
 80167fe:	2540      	movne	r5, #64	; 0x40
 8016800:	9501      	str	r5, [sp, #4]
    }
  }
  
  return event;
 8016802:	ab04      	add	r3, sp, #16
 8016804:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8016808:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 801680c:	4620      	mov	r0, r4
 801680e:	b004      	add	sp, #16
 8016810:	bd70      	pop	{r4, r5, r6, pc}
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8016812:	466a      	mov	r2, sp
 8016814:	4618      	mov	r0, r3
 8016816:	a902      	add	r1, sp, #8
 8016818:	f000 fd44 	bl	80172a4 <xQueueReceiveFromISR>
      event.status = osOK;
 801681c:	2801      	cmp	r0, #1
    portEND_SWITCHING_ISR(taskWoken);
 801681e:	9b00      	ldr	r3, [sp, #0]
      event.status = osOK;
 8016820:	bf0c      	ite	eq
 8016822:	2210      	moveq	r2, #16
 8016824:	2200      	movne	r2, #0
 8016826:	9201      	str	r2, [sp, #4]
    portEND_SWITCHING_ISR(taskWoken);
 8016828:	2b00      	cmp	r3, #0
 801682a:	d0ea      	beq.n	8016802 <osMessageGet+0x2e>
 801682c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8016830:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016834:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8016838:	f3bf 8f4f 	dsb	sy
 801683c:	f3bf 8f6f 	isb	sy
 8016840:	e7df      	b.n	8016802 <osMessageGet+0x2e>
    event.status = osErrorParameter;
 8016842:	2380      	movs	r3, #128	; 0x80
 8016844:	9301      	str	r3, [sp, #4]
    return event;
 8016846:	ab04      	add	r3, sp, #16
 8016848:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 801684c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8016850:	4620      	mov	r0, r4
 8016852:	b004      	add	sp, #16
 8016854:	bd70      	pop	{r4, r5, r6, pc}
      event.status = osEventMessage;
 8016856:	2310      	movs	r3, #16
 8016858:	9301      	str	r3, [sp, #4]
 801685a:	e7d2      	b.n	8016802 <osMessageGet+0x2e>

0801685c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801685c:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8016860:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8016864:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8016866:	6081      	str	r1, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8016868:	6002      	str	r2, [r0, #0]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801686a:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801686c:	e9c0 3303 	strd	r3, r3, [r0, #12]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8016870:	4770      	bx	lr
 8016872:	bf00      	nop

08016874 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8016874:	2300      	movs	r3, #0
 8016876:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8016878:	4770      	bx	lr
 801687a:	bf00      	nop

0801687c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 801687c:	6843      	ldr	r3, [r0, #4]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 801687e:	6802      	ldr	r2, [r0, #0]
{
 8016880:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8016882:	689c      	ldr	r4, [r3, #8]
	( pxList->uxNumberOfItems )++;
 8016884:	3201      	adds	r2, #1
	pxNewListItem->pxNext = pxIndex;
 8016886:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8016888:	608c      	str	r4, [r1, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 801688a:	689c      	ldr	r4, [r3, #8]
 801688c:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 801688e:	6099      	str	r1, [r3, #8]
}
 8016890:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 8016894:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8016896:	6002      	str	r2, [r0, #0]
}
 8016898:	4770      	bx	lr
 801689a:	bf00      	nop

0801689c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801689c:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801689e:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80168a0:	1c6b      	adds	r3, r5, #1
 80168a2:	d010      	beq.n	80168c6 <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80168a4:	f100 0308 	add.w	r3, r0, #8
 80168a8:	461c      	mov	r4, r3
 80168aa:	685b      	ldr	r3, [r3, #4]
 80168ac:	681a      	ldr	r2, [r3, #0]
 80168ae:	42aa      	cmp	r2, r5
 80168b0:	d9fa      	bls.n	80168a8 <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80168b2:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 80168b4:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 80168b6:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80168b8:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80168ba:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80168bc:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 80168be:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80168c0:	6002      	str	r2, [r0, #0]
}
 80168c2:	bc30      	pop	{r4, r5}
 80168c4:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 80168c6:	6904      	ldr	r4, [r0, #16]
	pxNewListItem->pxNext = pxIterator->pxNext;
 80168c8:	6863      	ldr	r3, [r4, #4]
 80168ca:	e7f2      	b.n	80168b2 <vListInsert+0x16>

080168cc <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80168cc:	6903      	ldr	r3, [r0, #16]
{
 80168ce:	b410      	push	{r4}

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80168d0:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80168d2:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
	if( pxList->pxIndex == pxItemToRemove )
 80168d6:	4284      	cmp	r4, r0

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;

	return pxList->uxNumberOfItems;
}
 80168d8:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80168dc:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80168de:	6051      	str	r1, [r2, #4]
	pxItemToRemove->pxContainer = NULL;
 80168e0:	f04f 0100 	mov.w	r1, #0
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80168e4:	bf08      	it	eq
 80168e6:	605a      	streq	r2, [r3, #4]
	( pxList->uxNumberOfItems )--;
 80168e8:	681a      	ldr	r2, [r3, #0]
	pxItemToRemove->pxContainer = NULL;
 80168ea:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80168ec:	3a01      	subs	r2, #1
 80168ee:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 80168f0:	6818      	ldr	r0, [r3, #0]
}
 80168f2:	4770      	bx	lr

080168f4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80168f4:	b570      	push	{r4, r5, r6, lr}
 80168f6:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80168f8:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 80168fa:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80168fc:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80168fe:	b92a      	cbnz	r2, 801690c <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8016900:	6805      	ldr	r5, [r0, #0]
 8016902:	b365      	cbz	r5, 801695e <prvCopyDataToQueue+0x6a>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8016904:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 8016906:	4610      	mov	r0, r2
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8016908:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 801690a:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 801690c:	b97d      	cbnz	r5, 801692e <prvCopyDataToQueue+0x3a>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801690e:	6840      	ldr	r0, [r0, #4]
 8016910:	f00e feda 	bl	80256c8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8016914:	6863      	ldr	r3, [r4, #4]
 8016916:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8016918:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801691a:	68a2      	ldr	r2, [r4, #8]
 801691c:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801691e:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8016920:	d319      	bcc.n	8016956 <prvCopyDataToQueue+0x62>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8016922:	6822      	ldr	r2, [r4, #0]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8016924:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 8016926:	4628      	mov	r0, r5
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8016928:	6062      	str	r2, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801692a:	63a6      	str	r6, [r4, #56]	; 0x38
}
 801692c:	bd70      	pop	{r4, r5, r6, pc}
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801692e:	68c0      	ldr	r0, [r0, #12]
 8016930:	f00e feca 	bl	80256c8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8016934:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8016936:	68e3      	ldr	r3, [r4, #12]
 8016938:	4251      	negs	r1, r2
 801693a:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801693c:	6822      	ldr	r2, [r4, #0]
 801693e:	4293      	cmp	r3, r2
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8016940:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8016942:	d202      	bcs.n	801694a <prvCopyDataToQueue+0x56>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8016944:	68a3      	ldr	r3, [r4, #8]
 8016946:	440b      	add	r3, r1
 8016948:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 801694a:	2d02      	cmp	r5, #2
 801694c:	d00d      	beq.n	801696a <prvCopyDataToQueue+0x76>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801694e:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 8016950:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8016952:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8016954:	bd70      	pop	{r4, r5, r6, pc}
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8016956:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 8016958:	4628      	mov	r0, r5
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801695a:	63a6      	str	r6, [r4, #56]	; 0x38
}
 801695c:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801695e:	6880      	ldr	r0, [r0, #8]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8016960:	3601      	adds	r6, #1
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8016962:	f001 fbbf 	bl	80180e4 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8016966:	60a5      	str	r5, [r4, #8]
 8016968:	e7ce      	b.n	8016908 <prvCopyDataToQueue+0x14>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801696a:	2e01      	cmp	r6, #1
BaseType_t xReturn = pdFALSE;
 801696c:	f04f 0000 	mov.w	r0, #0
 8016970:	bf38      	it	cc
 8016972:	2601      	movcc	r6, #1
 8016974:	e7c8      	b.n	8016908 <prvCopyDataToQueue+0x14>
 8016976:	bf00      	nop

08016978 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8016978:	b570      	push	{r4, r5, r6, lr}
 801697a:	4605      	mov	r5, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801697c:	f002 f84a 	bl	8018a14 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8016980:	f895 3045 	ldrb.w	r3, [r5, #69]	; 0x45
 8016984:	b25c      	sxtb	r4, r3

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8016986:	2c00      	cmp	r4, #0
 8016988:	dd14      	ble.n	80169b4 <prvUnlockQueue+0x3c>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801698a:	f105 0624 	add.w	r6, r5, #36	; 0x24
 801698e:	e003      	b.n	8016998 <prvUnlockQueue+0x20>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8016990:	1e63      	subs	r3, r4, #1
 8016992:	b2da      	uxtb	r2, r3
 8016994:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8016996:	b16a      	cbz	r2, 80169b4 <prvUnlockQueue+0x3c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016998:	6a6b      	ldr	r3, [r5, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801699a:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801699c:	b153      	cbz	r3, 80169b4 <prvUnlockQueue+0x3c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801699e:	f001 fa89 	bl	8017eb4 <xTaskRemoveFromEventList>
 80169a2:	2800      	cmp	r0, #0
 80169a4:	d0f4      	beq.n	8016990 <prvUnlockQueue+0x18>
						vTaskMissedYield();
 80169a6:	f001 fb29 	bl	8017ffc <vTaskMissedYield>
			--cTxLock;
 80169aa:	1e63      	subs	r3, r4, #1
 80169ac:	b2da      	uxtb	r2, r3
 80169ae:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80169b0:	2a00      	cmp	r2, #0
 80169b2:	d1f1      	bne.n	8016998 <prvUnlockQueue+0x20>
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80169b4:	23ff      	movs	r3, #255	; 0xff
 80169b6:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80169ba:	f002 f851 	bl	8018a60 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80169be:	f002 f829 	bl	8018a14 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80169c2:	f895 3044 	ldrb.w	r3, [r5, #68]	; 0x44
 80169c6:	b25c      	sxtb	r4, r3

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80169c8:	2c00      	cmp	r4, #0
 80169ca:	dd14      	ble.n	80169f6 <prvUnlockQueue+0x7e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80169cc:	f105 0610 	add.w	r6, r5, #16
 80169d0:	e003      	b.n	80169da <prvUnlockQueue+0x62>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80169d2:	1e63      	subs	r3, r4, #1
 80169d4:	b2da      	uxtb	r2, r3
 80169d6:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80169d8:	b16a      	cbz	r2, 80169f6 <prvUnlockQueue+0x7e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80169da:	692b      	ldr	r3, [r5, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80169dc:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80169de:	b153      	cbz	r3, 80169f6 <prvUnlockQueue+0x7e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80169e0:	f001 fa68 	bl	8017eb4 <xTaskRemoveFromEventList>
 80169e4:	2800      	cmp	r0, #0
 80169e6:	d0f4      	beq.n	80169d2 <prvUnlockQueue+0x5a>
					vTaskMissedYield();
 80169e8:	f001 fb08 	bl	8017ffc <vTaskMissedYield>
				--cRxLock;
 80169ec:	1e63      	subs	r3, r4, #1
 80169ee:	b2da      	uxtb	r2, r3
 80169f0:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80169f2:	2a00      	cmp	r2, #0
 80169f4:	d1f1      	bne.n	80169da <prvUnlockQueue+0x62>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80169f6:	23ff      	movs	r3, #255	; 0xff
 80169f8:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 80169fc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8016a00:	f002 b82e 	b.w	8018a60 <vPortExitCritical>

08016a04 <xQueueGenericReset>:
{
 8016a04:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8016a06:	b1e0      	cbz	r0, 8016a42 <xQueueGenericReset+0x3e>
 8016a08:	4604      	mov	r4, r0
 8016a0a:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
 8016a0c:	f002 f802 	bl	8018a14 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016a10:	6822      	ldr	r2, [r4, #0]
 8016a12:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	; 0x3c
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8016a16:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016a18:	fb01 f303 	mul.w	r3, r1, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016a1c:	1a59      	subs	r1, r3, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016a1e:	4413      	add	r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016a20:	440a      	add	r2, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016a22:	60a3      	str	r3, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8016a24:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8016a26:	23ff      	movs	r3, #255	; 0xff
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016a28:	60e2      	str	r2, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8016a2a:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8016a2c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8016a30:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8016a34:	b985      	cbnz	r5, 8016a58 <xQueueGenericReset+0x54>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016a36:	6923      	ldr	r3, [r4, #16]
 8016a38:	b9d3      	cbnz	r3, 8016a70 <xQueueGenericReset+0x6c>
	taskEXIT_CRITICAL();
 8016a3a:	f002 f811 	bl	8018a60 <vPortExitCritical>
}
 8016a3e:	2001      	movs	r0, #1
 8016a40:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8016a42:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016a46:	b672      	cpsid	i
 8016a48:	f383 8811 	msr	BASEPRI, r3
 8016a4c:	f3bf 8f6f 	isb	sy
 8016a50:	f3bf 8f4f 	dsb	sy
 8016a54:	b662      	cpsie	i
	configASSERT( pxQueue );
 8016a56:	e7fe      	b.n	8016a56 <xQueueGenericReset+0x52>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8016a58:	f104 0010 	add.w	r0, r4, #16
 8016a5c:	f7ff fefe 	bl	801685c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8016a60:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8016a64:	f7ff fefa 	bl	801685c <vListInitialise>
	taskEXIT_CRITICAL();
 8016a68:	f001 fffa 	bl	8018a60 <vPortExitCritical>
}
 8016a6c:	2001      	movs	r0, #1
 8016a6e:	bd38      	pop	{r3, r4, r5, pc}
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016a70:	f104 0010 	add.w	r0, r4, #16
 8016a74:	f001 fa1e 	bl	8017eb4 <xTaskRemoveFromEventList>
 8016a78:	2800      	cmp	r0, #0
 8016a7a:	d0de      	beq.n	8016a3a <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 8016a7c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8016a80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016a84:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8016a88:	f3bf 8f4f 	dsb	sy
 8016a8c:	f3bf 8f6f 	isb	sy
 8016a90:	e7d3      	b.n	8016a3a <xQueueGenericReset+0x36>
 8016a92:	bf00      	nop

08016a94 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8016a94:	b950      	cbnz	r0, 8016aac <xQueueGenericCreateStatic+0x18>
 8016a96:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016a9a:	b672      	cpsid	i
 8016a9c:	f383 8811 	msr	BASEPRI, r3
 8016aa0:	f3bf 8f6f 	isb	sy
 8016aa4:	f3bf 8f4f 	dsb	sy
 8016aa8:	b662      	cpsie	i
 8016aaa:	e7fe      	b.n	8016aaa <xQueueGenericCreateStatic+0x16>
		configASSERT( pxStaticQueue != NULL );
 8016aac:	b17b      	cbz	r3, 8016ace <xQueueGenericCreateStatic+0x3a>
	{
 8016aae:	b510      	push	{r4, lr}
 8016ab0:	460c      	mov	r4, r1
 8016ab2:	b084      	sub	sp, #16
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8016ab4:	b33a      	cbz	r2, 8016b06 <xQueueGenericCreateStatic+0x72>
 8016ab6:	b9a9      	cbnz	r1, 8016ae4 <xQueueGenericCreateStatic+0x50>
 8016ab8:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016abc:	b672      	cpsid	i
 8016abe:	f383 8811 	msr	BASEPRI, r3
 8016ac2:	f3bf 8f6f 	isb	sy
 8016ac6:	f3bf 8f4f 	dsb	sy
 8016aca:	b662      	cpsie	i
 8016acc:	e7fe      	b.n	8016acc <xQueueGenericCreateStatic+0x38>
 8016ace:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016ad2:	b672      	cpsid	i
 8016ad4:	f383 8811 	msr	BASEPRI, r3
 8016ad8:	f3bf 8f6f 	isb	sy
 8016adc:	f3bf 8f4f 	dsb	sy
 8016ae0:	b662      	cpsie	i
		configASSERT( pxStaticQueue != NULL );
 8016ae2:	e7fe      	b.n	8016ae2 <xQueueGenericCreateStatic+0x4e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8016ae4:	b17a      	cbz	r2, 8016b06 <xQueueGenericCreateStatic+0x72>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8016ae6:	2148      	movs	r1, #72	; 0x48
 8016ae8:	9103      	str	r1, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 8016aea:	9903      	ldr	r1, [sp, #12]
 8016aec:	2948      	cmp	r1, #72	; 0x48
 8016aee:	d017      	beq.n	8016b20 <xQueueGenericCreateStatic+0x8c>
 8016af0:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016af4:	b672      	cpsid	i
 8016af6:	f383 8811 	msr	BASEPRI, r3
 8016afa:	f3bf 8f6f 	isb	sy
 8016afe:	f3bf 8f4f 	dsb	sy
 8016b02:	b662      	cpsie	i
 8016b04:	e7fe      	b.n	8016b04 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8016b06:	2c00      	cmp	r4, #0
 8016b08:	d0ed      	beq.n	8016ae6 <xQueueGenericCreateStatic+0x52>
 8016b0a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016b0e:	b672      	cpsid	i
 8016b10:	f383 8811 	msr	BASEPRI, r3
 8016b14:	f3bf 8f6f 	isb	sy
 8016b18:	f3bf 8f4f 	dsb	sy
 8016b1c:	b662      	cpsie	i
 8016b1e:	e7fe      	b.n	8016b1e <xQueueGenericCreateStatic+0x8a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8016b20:	2c00      	cmp	r4, #0
 8016b22:	bf08      	it	eq
 8016b24:	461a      	moveq	r2, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8016b26:	2101      	movs	r1, #1
	pxNewQueue->uxLength = uxQueueLength;
 8016b28:	63d8      	str	r0, [r3, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8016b2a:	4618      	mov	r0, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8016b2c:	f883 1046 	strb.w	r1, [r3, #70]	; 0x46
 8016b30:	601a      	str	r2, [r3, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 8016b32:	641c      	str	r4, [r3, #64]	; 0x40
 8016b34:	9301      	str	r3, [sp, #4]
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8016b36:	9a03      	ldr	r2, [sp, #12]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8016b38:	f7ff ff64 	bl	8016a04 <xQueueGenericReset>
	}
 8016b3c:	9b01      	ldr	r3, [sp, #4]
 8016b3e:	4618      	mov	r0, r3
 8016b40:	b004      	add	sp, #16
 8016b42:	bd10      	pop	{r4, pc}

08016b44 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8016b44:	b950      	cbnz	r0, 8016b5c <xQueueGenericCreate+0x18>
 8016b46:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016b4a:	b672      	cpsid	i
 8016b4c:	f383 8811 	msr	BASEPRI, r3
 8016b50:	f3bf 8f6f 	isb	sy
 8016b54:	f3bf 8f4f 	dsb	sy
 8016b58:	b662      	cpsie	i
 8016b5a:	e7fe      	b.n	8016b5a <xQueueGenericCreate+0x16>
	{
 8016b5c:	b570      	push	{r4, r5, r6, lr}
 8016b5e:	4605      	mov	r5, r0
 8016b60:	460e      	mov	r6, r1
		if( uxItemSize == ( UBaseType_t ) 0 )
 8016b62:	b979      	cbnz	r1, 8016b84 <xQueueGenericCreate+0x40>
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8016b64:	2048      	movs	r0, #72	; 0x48
 8016b66:	f002 f8bf 	bl	8018ce8 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8016b6a:	4604      	mov	r4, r0
 8016b6c:	b1c0      	cbz	r0, 8016ba0 <xQueueGenericCreate+0x5c>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8016b6e:	f884 6046 	strb.w	r6, [r4, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8016b72:	6024      	str	r4, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8016b74:	2101      	movs	r1, #1
 8016b76:	4620      	mov	r0, r4
	pxNewQueue->uxItemSize = uxItemSize;
 8016b78:	e9c4 560f 	strd	r5, r6, [r4, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8016b7c:	f7ff ff42 	bl	8016a04 <xQueueGenericReset>
	}
 8016b80:	4620      	mov	r0, r4
 8016b82:	bd70      	pop	{r4, r5, r6, pc}
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016b84:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8016b88:	3048      	adds	r0, #72	; 0x48
 8016b8a:	f002 f8ad 	bl	8018ce8 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8016b8e:	4604      	mov	r4, r0
 8016b90:	b130      	cbz	r0, 8016ba0 <xQueueGenericCreate+0x5c>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8016b92:	2200      	movs	r2, #0
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016b94:	f100 0348 	add.w	r3, r0, #72	; 0x48
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8016b98:	f880 2046 	strb.w	r2, [r0, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8016b9c:	6003      	str	r3, [r0, #0]
 8016b9e:	e7e9      	b.n	8016b74 <xQueueGenericCreate+0x30>
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8016ba0:	2400      	movs	r4, #0
	}
 8016ba2:	4620      	mov	r0, r4
 8016ba4:	bd70      	pop	{r4, r5, r6, pc}
 8016ba6:	bf00      	nop

08016ba8 <xQueueGenericSend>:
{
 8016ba8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016bac:	b085      	sub	sp, #20
 8016bae:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8016bb0:	2800      	cmp	r0, #0
 8016bb2:	f000 8083 	beq.w	8016cbc <xQueueGenericSend+0x114>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016bb6:	460f      	mov	r7, r1
 8016bb8:	4604      	mov	r4, r0
 8016bba:	461e      	mov	r6, r3
 8016bbc:	2900      	cmp	r1, #0
 8016bbe:	d06b      	beq.n	8016c98 <xQueueGenericSend+0xf0>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8016bc0:	2e02      	cmp	r6, #2
 8016bc2:	d10d      	bne.n	8016be0 <xQueueGenericSend+0x38>
 8016bc4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8016bc6:	2b01      	cmp	r3, #1
 8016bc8:	d00a      	beq.n	8016be0 <xQueueGenericSend+0x38>
 8016bca:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016bce:	b672      	cpsid	i
 8016bd0:	f383 8811 	msr	BASEPRI, r3
 8016bd4:	f3bf 8f6f 	isb	sy
 8016bd8:	f3bf 8f4f 	dsb	sy
 8016bdc:	b662      	cpsie	i
 8016bde:	e7fe      	b.n	8016bde <xQueueGenericSend+0x36>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016be0:	f001 fa18 	bl	8018014 <xTaskGetSchedulerState>
 8016be4:	2800      	cmp	r0, #0
 8016be6:	d074      	beq.n	8016cd2 <xQueueGenericSend+0x12a>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8016be8:	f1a6 0802 	sub.w	r8, r6, #2
 8016bec:	2500      	movs	r5, #0
 8016bee:	fab8 f888 	clz	r8, r8
		prvLockQueue( pxQueue );
 8016bf2:	46a9      	mov	r9, r5
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8016bf4:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8016bf8:	e007      	b.n	8016c0a <xQueueGenericSend+0x62>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8016bfa:	f001 ff31 	bl	8018a60 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8016bfe:	4620      	mov	r0, r4
 8016c00:	f7ff feba 	bl	8016978 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016c04:	f001 f8c6 	bl	8017d94 <xTaskResumeAll>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8016c08:	2501      	movs	r5, #1
		taskENTER_CRITICAL();
 8016c0a:	f001 ff03 	bl	8018a14 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8016c0e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8016c10:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8016c12:	4290      	cmp	r0, r2
 8016c14:	d36b      	bcc.n	8016cee <xQueueGenericSend+0x146>
 8016c16:	f1b8 0f00 	cmp.w	r8, #0
 8016c1a:	d168      	bne.n	8016cee <xQueueGenericSend+0x146>
				if( xTicksToWait == ( TickType_t ) 0 )
 8016c1c:	9b01      	ldr	r3, [sp, #4]
 8016c1e:	2b00      	cmp	r3, #0
 8016c20:	d07d      	beq.n	8016d1e <xQueueGenericSend+0x176>
				else if( xEntryTimeSet == pdFALSE )
 8016c22:	2d00      	cmp	r5, #0
 8016c24:	d046      	beq.n	8016cb4 <xQueueGenericSend+0x10c>
		taskEXIT_CRITICAL();
 8016c26:	f001 ff1b 	bl	8018a60 <vPortExitCritical>
		vTaskSuspendAll();
 8016c2a:	f000 ff57 	bl	8017adc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8016c2e:	f001 fef1 	bl	8018a14 <vPortEnterCritical>
 8016c32:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8016c36:	2bff      	cmp	r3, #255	; 0xff
 8016c38:	d101      	bne.n	8016c3e <xQueueGenericSend+0x96>
 8016c3a:	f884 9044 	strb.w	r9, [r4, #68]	; 0x44
 8016c3e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8016c42:	2bff      	cmp	r3, #255	; 0xff
 8016c44:	d101      	bne.n	8016c4a <xQueueGenericSend+0xa2>
 8016c46:	f884 9045 	strb.w	r9, [r4, #69]	; 0x45
 8016c4a:	f001 ff09 	bl	8018a60 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8016c4e:	a901      	add	r1, sp, #4
 8016c50:	a802      	add	r0, sp, #8
 8016c52:	f001 f987 	bl	8017f64 <xTaskCheckForTimeOut>
 8016c56:	2800      	cmp	r0, #0
 8016c58:	d165      	bne.n	8016d26 <xQueueGenericSend+0x17e>
	taskENTER_CRITICAL();
 8016c5a:	f001 fedb 	bl	8018a14 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8016c5e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8016c60:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8016c62:	429a      	cmp	r2, r3
 8016c64:	d1c9      	bne.n	8016bfa <xQueueGenericSend+0x52>
	taskEXIT_CRITICAL();
 8016c66:	f001 fefb 	bl	8018a60 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8016c6a:	9901      	ldr	r1, [sp, #4]
 8016c6c:	f104 0010 	add.w	r0, r4, #16
 8016c70:	f001 f8e4 	bl	8017e3c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8016c74:	4620      	mov	r0, r4
 8016c76:	f7ff fe7f 	bl	8016978 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8016c7a:	f001 f88b 	bl	8017d94 <xTaskResumeAll>
 8016c7e:	2800      	cmp	r0, #0
 8016c80:	d1c2      	bne.n	8016c08 <xQueueGenericSend+0x60>
					portYIELD_WITHIN_API();
 8016c82:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8016c86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016c8a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8016c8e:	f3bf 8f4f 	dsb	sy
 8016c92:	f3bf 8f6f 	isb	sy
 8016c96:	e7b7      	b.n	8016c08 <xQueueGenericSend+0x60>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016c98:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8016c9a:	2b00      	cmp	r3, #0
 8016c9c:	d090      	beq.n	8016bc0 <xQueueGenericSend+0x18>
 8016c9e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016ca2:	b672      	cpsid	i
 8016ca4:	f383 8811 	msr	BASEPRI, r3
 8016ca8:	f3bf 8f6f 	isb	sy
 8016cac:	f3bf 8f4f 	dsb	sy
 8016cb0:	b662      	cpsie	i
 8016cb2:	e7fe      	b.n	8016cb2 <xQueueGenericSend+0x10a>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016cb4:	a802      	add	r0, sp, #8
 8016cb6:	f001 f949 	bl	8017f4c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8016cba:	e7b4      	b.n	8016c26 <xQueueGenericSend+0x7e>
 8016cbc:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016cc0:	b672      	cpsid	i
 8016cc2:	f383 8811 	msr	BASEPRI, r3
 8016cc6:	f3bf 8f6f 	isb	sy
 8016cca:	f3bf 8f4f 	dsb	sy
 8016cce:	b662      	cpsie	i
	configASSERT( pxQueue );
 8016cd0:	e7fe      	b.n	8016cd0 <xQueueGenericSend+0x128>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016cd2:	9b01      	ldr	r3, [sp, #4]
 8016cd4:	2b00      	cmp	r3, #0
 8016cd6:	d087      	beq.n	8016be8 <xQueueGenericSend+0x40>
 8016cd8:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016cdc:	b672      	cpsid	i
 8016cde:	f383 8811 	msr	BASEPRI, r3
 8016ce2:	f3bf 8f6f 	isb	sy
 8016ce6:	f3bf 8f4f 	dsb	sy
 8016cea:	b662      	cpsie	i
 8016cec:	e7fe      	b.n	8016cec <xQueueGenericSend+0x144>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016cee:	4632      	mov	r2, r6
 8016cf0:	4639      	mov	r1, r7
 8016cf2:	4620      	mov	r0, r4
 8016cf4:	f7ff fdfe 	bl	80168f4 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016cf8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016cfa:	b9db      	cbnz	r3, 8016d34 <xQueueGenericSend+0x18c>
					else if( xYieldRequired != pdFALSE )
 8016cfc:	b148      	cbz	r0, 8016d12 <xQueueGenericSend+0x16a>
						queueYIELD_IF_USING_PREEMPTION();
 8016cfe:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8016d02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016d06:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8016d0a:	f3bf 8f4f 	dsb	sy
 8016d0e:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8016d12:	f001 fea5 	bl	8018a60 <vPortExitCritical>
				return pdPASS;
 8016d16:	2001      	movs	r0, #1
}
 8016d18:	b005      	add	sp, #20
 8016d1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					taskEXIT_CRITICAL();
 8016d1e:	f001 fe9f 	bl	8018a60 <vPortExitCritical>
					return errQUEUE_FULL;
 8016d22:	4640      	mov	r0, r8
 8016d24:	e7f8      	b.n	8016d18 <xQueueGenericSend+0x170>
			prvUnlockQueue( pxQueue );
 8016d26:	4620      	mov	r0, r4
 8016d28:	f7ff fe26 	bl	8016978 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016d2c:	f001 f832 	bl	8017d94 <xTaskResumeAll>
			return errQUEUE_FULL;
 8016d30:	2000      	movs	r0, #0
 8016d32:	e7f1      	b.n	8016d18 <xQueueGenericSend+0x170>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016d34:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8016d38:	f001 f8bc 	bl	8017eb4 <xTaskRemoveFromEventList>
 8016d3c:	2800      	cmp	r0, #0
 8016d3e:	d0e8      	beq.n	8016d12 <xQueueGenericSend+0x16a>
 8016d40:	e7dd      	b.n	8016cfe <xQueueGenericSend+0x156>
 8016d42:	bf00      	nop

08016d44 <xQueueCreateMutexStatic>:
	{
 8016d44:	b510      	push	{r4, lr}
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8016d46:	2200      	movs	r2, #0
	{
 8016d48:	4604      	mov	r4, r0
 8016d4a:	b082      	sub	sp, #8
 8016d4c:	460b      	mov	r3, r1
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8016d4e:	2001      	movs	r0, #1
 8016d50:	4611      	mov	r1, r2
 8016d52:	9400      	str	r4, [sp, #0]
 8016d54:	f7ff fe9e 	bl	8016a94 <xQueueGenericCreateStatic>
		if( pxNewQueue != NULL )
 8016d58:	4604      	mov	r4, r0
 8016d5a:	b138      	cbz	r0, 8016d6c <xQueueCreateMutexStatic+0x28>
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8016d5c:	2300      	movs	r3, #0
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8016d5e:	461a      	mov	r2, r3
 8016d60:	4619      	mov	r1, r3
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8016d62:	6083      	str	r3, [r0, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8016d64:	6003      	str	r3, [r0, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8016d66:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8016d68:	f7ff ff1e 	bl	8016ba8 <xQueueGenericSend>
	}
 8016d6c:	4620      	mov	r0, r4
 8016d6e:	b002      	add	sp, #8
 8016d70:	bd10      	pop	{r4, pc}
 8016d72:	bf00      	nop

08016d74 <xQueueCreateMutex>:
	{
 8016d74:	b538      	push	{r3, r4, r5, lr}
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8016d76:	2048      	movs	r0, #72	; 0x48
 8016d78:	f001 ffb6 	bl	8018ce8 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8016d7c:	4604      	mov	r4, r0
 8016d7e:	b188      	cbz	r0, 8016da4 <xQueueCreateMutex+0x30>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8016d80:	2500      	movs	r5, #0
	pxNewQueue->uxLength = uxQueueLength;
 8016d82:	2101      	movs	r1, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8016d84:	6020      	str	r0, [r4, #0]
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8016d86:	f880 5046 	strb.w	r5, [r0, #70]	; 0x46
	pxNewQueue->uxItemSize = uxItemSize;
 8016d8a:	e9c0 150f 	strd	r1, r5, [r0, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8016d8e:	f7ff fe39 	bl	8016a04 <xQueueGenericReset>
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8016d92:	462b      	mov	r3, r5
 8016d94:	462a      	mov	r2, r5
 8016d96:	4629      	mov	r1, r5
 8016d98:	4620      	mov	r0, r4
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8016d9a:	60a5      	str	r5, [r4, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8016d9c:	6025      	str	r5, [r4, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8016d9e:	60e5      	str	r5, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8016da0:	f7ff ff02 	bl	8016ba8 <xQueueGenericSend>
	}
 8016da4:	4620      	mov	r0, r4
 8016da6:	bd38      	pop	{r3, r4, r5, pc}

08016da8 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
 8016da8:	2800      	cmp	r0, #0
 8016daa:	d053      	beq.n	8016e54 <xQueueGenericSendFromISR+0xac>
{
 8016dac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016db0:	460e      	mov	r6, r1
 8016db2:	4604      	mov	r4, r0
 8016db4:	4617      	mov	r7, r2
 8016db6:	461d      	mov	r5, r3
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016db8:	b359      	cbz	r1, 8016e12 <xQueueGenericSendFromISR+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8016dba:	2d02      	cmp	r5, #2
 8016dbc:	d10d      	bne.n	8016dda <xQueueGenericSendFromISR+0x32>
 8016dbe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8016dc0:	2b01      	cmp	r3, #1
 8016dc2:	d00a      	beq.n	8016dda <xQueueGenericSendFromISR+0x32>
 8016dc4:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016dc8:	b672      	cpsid	i
 8016dca:	f383 8811 	msr	BASEPRI, r3
 8016dce:	f3bf 8f6f 	isb	sy
 8016dd2:	f3bf 8f4f 	dsb	sy
 8016dd6:	b662      	cpsie	i
 8016dd8:	e7fe      	b.n	8016dd8 <xQueueGenericSendFromISR+0x30>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016dda:	f001 ff21 	bl	8018c20 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8016dde:	f3ef 8811 	mrs	r8, BASEPRI
 8016de2:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016de6:	b672      	cpsid	i
 8016de8:	f383 8811 	msr	BASEPRI, r3
 8016dec:	f3bf 8f6f 	isb	sy
 8016df0:	f3bf 8f4f 	dsb	sy
 8016df4:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8016df6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8016df8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8016dfa:	429a      	cmp	r2, r3
 8016dfc:	d317      	bcc.n	8016e2e <xQueueGenericSendFromISR+0x86>
 8016dfe:	f1a5 0002 	sub.w	r0, r5, #2
 8016e02:	fab0 f080 	clz	r0, r0
 8016e06:	0940      	lsrs	r0, r0, #5
 8016e08:	b988      	cbnz	r0, 8016e2e <xQueueGenericSendFromISR+0x86>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8016e0a:	f388 8811 	msr	BASEPRI, r8
}
 8016e0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016e12:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8016e14:	2b00      	cmp	r3, #0
 8016e16:	d0d0      	beq.n	8016dba <xQueueGenericSendFromISR+0x12>
	__asm volatile
 8016e18:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016e1c:	b672      	cpsid	i
 8016e1e:	f383 8811 	msr	BASEPRI, r3
 8016e22:	f3bf 8f6f 	isb	sy
 8016e26:	f3bf 8f4f 	dsb	sy
 8016e2a:	b662      	cpsie	i
 8016e2c:	e7fe      	b.n	8016e2c <xQueueGenericSendFromISR+0x84>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016e2e:	462a      	mov	r2, r5
			const int8_t cTxLock = pxQueue->cTxLock;
 8016e30:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016e34:	4631      	mov	r1, r6
 8016e36:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 8016e38:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016e3a:	f7ff fd5b 	bl	80168f4 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8016e3e:	1c6b      	adds	r3, r5, #1
 8016e40:	d013      	beq.n	8016e6a <xQueueGenericSendFromISR+0xc2>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8016e42:	1c6b      	adds	r3, r5, #1
			xReturn = pdPASS;
 8016e44:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8016e46:	b25b      	sxtb	r3, r3
 8016e48:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	__asm volatile
 8016e4c:	f388 8811 	msr	BASEPRI, r8
}
 8016e50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
 8016e54:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016e58:	b672      	cpsid	i
 8016e5a:	f383 8811 	msr	BASEPRI, r3
 8016e5e:	f3bf 8f6f 	isb	sy
 8016e62:	f3bf 8f4f 	dsb	sy
 8016e66:	b662      	cpsie	i
	configASSERT( pxQueue );
 8016e68:	e7fe      	b.n	8016e68 <xQueueGenericSendFromISR+0xc0>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016e6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016e6c:	b90b      	cbnz	r3, 8016e72 <xQueueGenericSendFromISR+0xca>
			xReturn = pdPASS;
 8016e6e:	2001      	movs	r0, #1
 8016e70:	e7cb      	b.n	8016e0a <xQueueGenericSendFromISR+0x62>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016e72:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8016e76:	f001 f81d 	bl	8017eb4 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8016e7a:	2800      	cmp	r0, #0
 8016e7c:	d0f7      	beq.n	8016e6e <xQueueGenericSendFromISR+0xc6>
 8016e7e:	2f00      	cmp	r7, #0
 8016e80:	d0f5      	beq.n	8016e6e <xQueueGenericSendFromISR+0xc6>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8016e82:	2301      	movs	r3, #1
			xReturn = pdPASS;
 8016e84:	4618      	mov	r0, r3
								*pxHigherPriorityTaskWoken = pdTRUE;
 8016e86:	603b      	str	r3, [r7, #0]
 8016e88:	e7bf      	b.n	8016e0a <xQueueGenericSendFromISR+0x62>
 8016e8a:	bf00      	nop

08016e8c <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 8016e8c:	b380      	cbz	r0, 8016ef0 <xQueueGiveFromISR+0x64>
	configASSERT( pxQueue->uxItemSize == 0 );
 8016e8e:	6c03      	ldr	r3, [r0, #64]	; 0x40
{
 8016e90:	b570      	push	{r4, r5, r6, lr}
 8016e92:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 8016e94:	b153      	cbz	r3, 8016eac <xQueueGiveFromISR+0x20>
 8016e96:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016e9a:	b672      	cpsid	i
 8016e9c:	f383 8811 	msr	BASEPRI, r3
 8016ea0:	f3bf 8f6f 	isb	sy
 8016ea4:	f3bf 8f4f 	dsb	sy
 8016ea8:	b662      	cpsie	i
 8016eaa:	e7fe      	b.n	8016eaa <xQueueGiveFromISR+0x1e>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8016eac:	6803      	ldr	r3, [r0, #0]
 8016eae:	460d      	mov	r5, r1
 8016eb0:	b34b      	cbz	r3, 8016f06 <xQueueGiveFromISR+0x7a>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016eb2:	f001 feb5 	bl	8018c20 <vPortValidateInterruptPriority>
	__asm volatile
 8016eb6:	f3ef 8611 	mrs	r6, BASEPRI
 8016eba:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016ebe:	b672      	cpsid	i
 8016ec0:	f383 8811 	msr	BASEPRI, r3
 8016ec4:	f3bf 8f6f 	isb	sy
 8016ec8:	f3bf 8f4f 	dsb	sy
 8016ecc:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016ece:	6ba3      	ldr	r3, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8016ed0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8016ed2:	429a      	cmp	r2, r3
 8016ed4:	d925      	bls.n	8016f22 <xQueueGiveFromISR+0x96>
			const int8_t cTxLock = pxQueue->cTxLock;
 8016ed6:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8016eda:	3301      	adds	r3, #1
			if( cTxLock == queueUNLOCKED )
 8016edc:	2aff      	cmp	r2, #255	; 0xff
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8016ede:	63a3      	str	r3, [r4, #56]	; 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
 8016ee0:	b253      	sxtb	r3, r2
			if( cTxLock == queueUNLOCKED )
 8016ee2:	d022      	beq.n	8016f2a <xQueueGiveFromISR+0x9e>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8016ee4:	3301      	adds	r3, #1
			xReturn = pdPASS;
 8016ee6:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8016ee8:	b25b      	sxtb	r3, r3
 8016eea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8016eee:	e019      	b.n	8016f24 <xQueueGiveFromISR+0x98>
	__asm volatile
 8016ef0:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016ef4:	b672      	cpsid	i
 8016ef6:	f383 8811 	msr	BASEPRI, r3
 8016efa:	f3bf 8f6f 	isb	sy
 8016efe:	f3bf 8f4f 	dsb	sy
 8016f02:	b662      	cpsie	i
	configASSERT( pxQueue );
 8016f04:	e7fe      	b.n	8016f04 <xQueueGiveFromISR+0x78>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8016f06:	6883      	ldr	r3, [r0, #8]
 8016f08:	2b00      	cmp	r3, #0
 8016f0a:	d0d2      	beq.n	8016eb2 <xQueueGiveFromISR+0x26>
 8016f0c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016f10:	b672      	cpsid	i
 8016f12:	f383 8811 	msr	BASEPRI, r3
 8016f16:	f3bf 8f6f 	isb	sy
 8016f1a:	f3bf 8f4f 	dsb	sy
 8016f1e:	b662      	cpsie	i
 8016f20:	e7fe      	b.n	8016f20 <xQueueGiveFromISR+0x94>
			xReturn = errQUEUE_FULL;
 8016f22:	2000      	movs	r0, #0
	__asm volatile
 8016f24:	f386 8811 	msr	BASEPRI, r6
}
 8016f28:	bd70      	pop	{r4, r5, r6, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016f2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016f2c:	b90b      	cbnz	r3, 8016f32 <xQueueGiveFromISR+0xa6>
			xReturn = pdPASS;
 8016f2e:	2001      	movs	r0, #1
 8016f30:	e7f8      	b.n	8016f24 <xQueueGiveFromISR+0x98>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016f32:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8016f36:	f000 ffbd 	bl	8017eb4 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8016f3a:	2d00      	cmp	r5, #0
 8016f3c:	d0f7      	beq.n	8016f2e <xQueueGiveFromISR+0xa2>
 8016f3e:	2800      	cmp	r0, #0
 8016f40:	d0f5      	beq.n	8016f2e <xQueueGiveFromISR+0xa2>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8016f42:	2301      	movs	r3, #1
			xReturn = pdPASS;
 8016f44:	4618      	mov	r0, r3
								*pxHigherPriorityTaskWoken = pdTRUE;
 8016f46:	602b      	str	r3, [r5, #0]
 8016f48:	e7ec      	b.n	8016f24 <xQueueGiveFromISR+0x98>
 8016f4a:	bf00      	nop

08016f4c <xQueueReceive>:
{
 8016f4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016f50:	b085      	sub	sp, #20
 8016f52:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8016f54:	2800      	cmp	r0, #0
 8016f56:	f000 80a4 	beq.w	80170a2 <xQueueReceive+0x156>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016f5a:	460d      	mov	r5, r1
 8016f5c:	4604      	mov	r4, r0
 8016f5e:	2900      	cmp	r1, #0
 8016f60:	d047      	beq.n	8016ff2 <xQueueReceive+0xa6>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016f62:	f001 f857 	bl	8018014 <xTaskGetSchedulerState>
 8016f66:	2800      	cmp	r0, #0
 8016f68:	d051      	beq.n	801700e <xQueueReceive+0xc2>
		taskENTER_CRITICAL();
 8016f6a:	f001 fd53 	bl	8018a14 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016f6e:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8016f70:	2e00      	cmp	r6, #0
 8016f72:	d16b      	bne.n	801704c <xQueueReceive+0x100>
				if( xTicksToWait == ( TickType_t ) 0 )
 8016f74:	9b01      	ldr	r3, [sp, #4]
 8016f76:	2b00      	cmp	r3, #0
 8016f78:	d035      	beq.n	8016fe6 <xQueueReceive+0x9a>
		prvLockQueue( pxQueue );
 8016f7a:	4637      	mov	r7, r6
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8016f7c:	f104 0824 	add.w	r8, r4, #36	; 0x24
					portYIELD_WITHIN_API();
 8016f80:	f04f 29e0 	mov.w	r9, #3758153728	; 0xe000e000
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016f84:	a802      	add	r0, sp, #8
 8016f86:	f000 ffe1 	bl	8017f4c <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8016f8a:	f001 fd69 	bl	8018a60 <vPortExitCritical>
		vTaskSuspendAll();
 8016f8e:	f000 fda5 	bl	8017adc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8016f92:	f001 fd3f 	bl	8018a14 <vPortEnterCritical>
 8016f96:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8016f9a:	2bff      	cmp	r3, #255	; 0xff
 8016f9c:	d101      	bne.n	8016fa2 <xQueueReceive+0x56>
 8016f9e:	f884 7044 	strb.w	r7, [r4, #68]	; 0x44
 8016fa2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8016fa6:	2bff      	cmp	r3, #255	; 0xff
 8016fa8:	d101      	bne.n	8016fae <xQueueReceive+0x62>
 8016faa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8016fae:	f001 fd57 	bl	8018a60 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8016fb2:	a901      	add	r1, sp, #4
 8016fb4:	a802      	add	r0, sp, #8
 8016fb6:	f000 ffd5 	bl	8017f64 <xTaskCheckForTimeOut>
 8016fba:	2800      	cmp	r0, #0
 8016fbc:	d135      	bne.n	801702a <xQueueReceive+0xde>
	taskENTER_CRITICAL();
 8016fbe:	f001 fd29 	bl	8018a14 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8016fc2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8016fc4:	2b00      	cmp	r3, #0
 8016fc6:	d056      	beq.n	8017076 <xQueueReceive+0x12a>
	taskEXIT_CRITICAL();
 8016fc8:	f001 fd4a 	bl	8018a60 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8016fcc:	4620      	mov	r0, r4
 8016fce:	f7ff fcd3 	bl	8016978 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016fd2:	f000 fedf 	bl	8017d94 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8016fd6:	f001 fd1d 	bl	8018a14 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016fda:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8016fdc:	2e00      	cmp	r6, #0
 8016fde:	d135      	bne.n	801704c <xQueueReceive+0x100>
				if( xTicksToWait == ( TickType_t ) 0 )
 8016fe0:	9b01      	ldr	r3, [sp, #4]
 8016fe2:	2b00      	cmp	r3, #0
 8016fe4:	d1d1      	bne.n	8016f8a <xQueueReceive+0x3e>
					taskEXIT_CRITICAL();
 8016fe6:	f001 fd3b 	bl	8018a60 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8016fea:	2000      	movs	r0, #0
}
 8016fec:	b005      	add	sp, #20
 8016fee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016ff2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8016ff4:	2b00      	cmp	r3, #0
 8016ff6:	d0b4      	beq.n	8016f62 <xQueueReceive+0x16>
	__asm volatile
 8016ff8:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016ffc:	b672      	cpsid	i
 8016ffe:	f383 8811 	msr	BASEPRI, r3
 8017002:	f3bf 8f6f 	isb	sy
 8017006:	f3bf 8f4f 	dsb	sy
 801700a:	b662      	cpsie	i
 801700c:	e7fe      	b.n	801700c <xQueueReceive+0xc0>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801700e:	9b01      	ldr	r3, [sp, #4]
 8017010:	2b00      	cmp	r3, #0
 8017012:	d0aa      	beq.n	8016f6a <xQueueReceive+0x1e>
 8017014:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017018:	b672      	cpsid	i
 801701a:	f383 8811 	msr	BASEPRI, r3
 801701e:	f3bf 8f6f 	isb	sy
 8017022:	f3bf 8f4f 	dsb	sy
 8017026:	b662      	cpsie	i
 8017028:	e7fe      	b.n	8017028 <xQueueReceive+0xdc>
			prvUnlockQueue( pxQueue );
 801702a:	4620      	mov	r0, r4
 801702c:	f7ff fca4 	bl	8016978 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8017030:	f000 feb0 	bl	8017d94 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8017034:	f001 fcee 	bl	8018a14 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8017038:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801703a:	2b00      	cmp	r3, #0
 801703c:	d0d3      	beq.n	8016fe6 <xQueueReceive+0x9a>
	taskEXIT_CRITICAL();
 801703e:	f001 fd0f 	bl	8018a60 <vPortExitCritical>
		taskENTER_CRITICAL();
 8017042:	f001 fce7 	bl	8018a14 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8017046:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8017048:	2e00      	cmp	r6, #0
 801704a:	d0c9      	beq.n	8016fe0 <xQueueReceive+0x94>
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801704c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 801704e:	b152      	cbz	r2, 8017066 <xQueueReceive+0x11a>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8017050:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8017052:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8017054:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8017056:	4299      	cmp	r1, r3
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8017058:	60e1      	str	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 801705a:	d301      	bcc.n	8017060 <xQueueReceive+0x114>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 801705c:	6821      	ldr	r1, [r4, #0]
 801705e:	60e1      	str	r1, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8017060:	4628      	mov	r0, r5
 8017062:	f00e fb31 	bl	80256c8 <memcpy>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8017066:	3e01      	subs	r6, #1
 8017068:	63a6      	str	r6, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801706a:	6923      	ldr	r3, [r4, #16]
 801706c:	bb23      	cbnz	r3, 80170b8 <xQueueReceive+0x16c>
				taskEXIT_CRITICAL();
 801706e:	f001 fcf7 	bl	8018a60 <vPortExitCritical>
				return pdPASS;
 8017072:	2001      	movs	r0, #1
 8017074:	e7ba      	b.n	8016fec <xQueueReceive+0xa0>
	taskEXIT_CRITICAL();
 8017076:	f001 fcf3 	bl	8018a60 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801707a:	9901      	ldr	r1, [sp, #4]
 801707c:	4640      	mov	r0, r8
 801707e:	f000 fedd 	bl	8017e3c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8017082:	4620      	mov	r0, r4
 8017084:	f7ff fc78 	bl	8016978 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8017088:	f000 fe84 	bl	8017d94 <xTaskResumeAll>
 801708c:	2800      	cmp	r0, #0
 801708e:	d1d8      	bne.n	8017042 <xQueueReceive+0xf6>
					portYIELD_WITHIN_API();
 8017090:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8017094:	f8c9 3d04 	str.w	r3, [r9, #3332]	; 0xd04
 8017098:	f3bf 8f4f 	dsb	sy
 801709c:	f3bf 8f6f 	isb	sy
		taskENTER_CRITICAL();
 80170a0:	e7cf      	b.n	8017042 <xQueueReceive+0xf6>
 80170a2:	f04f 0330 	mov.w	r3, #48	; 0x30
 80170a6:	b672      	cpsid	i
 80170a8:	f383 8811 	msr	BASEPRI, r3
 80170ac:	f3bf 8f6f 	isb	sy
 80170b0:	f3bf 8f4f 	dsb	sy
 80170b4:	b662      	cpsie	i
	configASSERT( ( pxQueue ) );
 80170b6:	e7fe      	b.n	80170b6 <xQueueReceive+0x16a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80170b8:	f104 0010 	add.w	r0, r4, #16
 80170bc:	f000 fefa 	bl	8017eb4 <xTaskRemoveFromEventList>
 80170c0:	2800      	cmp	r0, #0
 80170c2:	d0d4      	beq.n	801706e <xQueueReceive+0x122>
						queueYIELD_IF_USING_PREEMPTION();
 80170c4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80170c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80170cc:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80170d0:	f3bf 8f4f 	dsb	sy
 80170d4:	f3bf 8f6f 	isb	sy
 80170d8:	e7c9      	b.n	801706e <xQueueReceive+0x122>
 80170da:	bf00      	nop

080170dc <xQueueSemaphoreTake>:
{
 80170dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80170de:	b085      	sub	sp, #20
 80170e0:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 80170e2:	2800      	cmp	r0, #0
 80170e4:	d057      	beq.n	8017196 <xQueueSemaphoreTake+0xba>
	configASSERT( pxQueue->uxItemSize == 0 );
 80170e6:	6c06      	ldr	r6, [r0, #64]	; 0x40
 80170e8:	4604      	mov	r4, r0
 80170ea:	b156      	cbz	r6, 8017102 <xQueueSemaphoreTake+0x26>
 80170ec:	f04f 0330 	mov.w	r3, #48	; 0x30
 80170f0:	b672      	cpsid	i
 80170f2:	f383 8811 	msr	BASEPRI, r3
 80170f6:	f3bf 8f6f 	isb	sy
 80170fa:	f3bf 8f4f 	dsb	sy
 80170fe:	b662      	cpsie	i
 8017100:	e7fe      	b.n	8017100 <xQueueSemaphoreTake+0x24>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8017102:	f000 ff87 	bl	8018014 <xTaskGetSchedulerState>
 8017106:	4605      	mov	r5, r0
 8017108:	2800      	cmp	r0, #0
 801710a:	d04f      	beq.n	80171ac <xQueueSemaphoreTake+0xd0>
 801710c:	4635      	mov	r5, r6
		taskENTER_CRITICAL();
 801710e:	f001 fc81 	bl	8018a14 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8017112:	6ba3      	ldr	r3, [r4, #56]	; 0x38
		prvLockQueue( pxQueue );
 8017114:	2700      	movs	r7, #0
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8017116:	bb8b      	cbnz	r3, 801717c <xQueueSemaphoreTake+0xa0>
				if( xTicksToWait == ( TickType_t ) 0 )
 8017118:	9b01      	ldr	r3, [sp, #4]
 801711a:	2b00      	cmp	r3, #0
 801711c:	f000 809f 	beq.w	801725e <xQueueSemaphoreTake+0x182>
				else if( xEntryTimeSet == pdFALSE )
 8017120:	2d00      	cmp	r5, #0
 8017122:	d05d      	beq.n	80171e0 <xQueueSemaphoreTake+0x104>
		taskEXIT_CRITICAL();
 8017124:	f001 fc9c 	bl	8018a60 <vPortExitCritical>
		vTaskSuspendAll();
 8017128:	f000 fcd8 	bl	8017adc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801712c:	f001 fc72 	bl	8018a14 <vPortEnterCritical>
 8017130:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8017134:	2bff      	cmp	r3, #255	; 0xff
 8017136:	d101      	bne.n	801713c <xQueueSemaphoreTake+0x60>
 8017138:	f884 7044 	strb.w	r7, [r4, #68]	; 0x44
 801713c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8017140:	2bff      	cmp	r3, #255	; 0xff
 8017142:	d101      	bne.n	8017148 <xQueueSemaphoreTake+0x6c>
 8017144:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8017148:	f001 fc8a 	bl	8018a60 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801714c:	a901      	add	r1, sp, #4
 801714e:	a802      	add	r0, sp, #8
 8017150:	f000 ff08 	bl	8017f64 <xTaskCheckForTimeOut>
 8017154:	2800      	cmp	r0, #0
 8017156:	d137      	bne.n	80171c8 <xQueueSemaphoreTake+0xec>
	taskENTER_CRITICAL();
 8017158:	f001 fc5c 	bl	8018a14 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801715c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801715e:	2b00      	cmp	r3, #0
 8017160:	d042      	beq.n	80171e8 <xQueueSemaphoreTake+0x10c>
	taskEXIT_CRITICAL();
 8017162:	f001 fc7d 	bl	8018a60 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8017166:	4620      	mov	r0, r4
 8017168:	f7ff fc06 	bl	8016978 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801716c:	f000 fe12 	bl	8017d94 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8017170:	f001 fc50 	bl	8018a14 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8017174:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8017176:	2501      	movs	r5, #1
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8017178:	2b00      	cmp	r3, #0
 801717a:	d0cd      	beq.n	8017118 <xQueueSemaphoreTake+0x3c>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801717c:	3b01      	subs	r3, #1
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801717e:	6822      	ldr	r2, [r4, #0]
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8017180:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8017182:	2a00      	cmp	r2, #0
 8017184:	f000 8089 	beq.w	801729a <xQueueSemaphoreTake+0x1be>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8017188:	6923      	ldr	r3, [r4, #16]
 801718a:	2b00      	cmp	r3, #0
 801718c:	d174      	bne.n	8017278 <xQueueSemaphoreTake+0x19c>
				return pdPASS;
 801718e:	2601      	movs	r6, #1
				taskEXIT_CRITICAL();
 8017190:	f001 fc66 	bl	8018a60 <vPortExitCritical>
				return pdPASS;
 8017194:	e046      	b.n	8017224 <xQueueSemaphoreTake+0x148>
 8017196:	f04f 0330 	mov.w	r3, #48	; 0x30
 801719a:	b672      	cpsid	i
 801719c:	f383 8811 	msr	BASEPRI, r3
 80171a0:	f3bf 8f6f 	isb	sy
 80171a4:	f3bf 8f4f 	dsb	sy
 80171a8:	b662      	cpsie	i
	configASSERT( ( pxQueue ) );
 80171aa:	e7fe      	b.n	80171aa <xQueueSemaphoreTake+0xce>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80171ac:	9b01      	ldr	r3, [sp, #4]
 80171ae:	2b00      	cmp	r3, #0
 80171b0:	d03b      	beq.n	801722a <xQueueSemaphoreTake+0x14e>
 80171b2:	f04f 0330 	mov.w	r3, #48	; 0x30
 80171b6:	b672      	cpsid	i
 80171b8:	f383 8811 	msr	BASEPRI, r3
 80171bc:	f3bf 8f6f 	isb	sy
 80171c0:	f3bf 8f4f 	dsb	sy
 80171c4:	b662      	cpsie	i
 80171c6:	e7fe      	b.n	80171c6 <xQueueSemaphoreTake+0xea>
			prvUnlockQueue( pxQueue );
 80171c8:	4620      	mov	r0, r4
 80171ca:	f7ff fbd5 	bl	8016978 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80171ce:	f000 fde1 	bl	8017d94 <xTaskResumeAll>
	taskENTER_CRITICAL();
 80171d2:	f001 fc1f 	bl	8018a14 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80171d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80171d8:	b30b      	cbz	r3, 801721e <xQueueSemaphoreTake+0x142>
	taskEXIT_CRITICAL();
 80171da:	f001 fc41 	bl	8018a60 <vPortExitCritical>
	return xReturn;
 80171de:	e7c7      	b.n	8017170 <xQueueSemaphoreTake+0x94>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80171e0:	a802      	add	r0, sp, #8
 80171e2:	f000 feb3 	bl	8017f4c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80171e6:	e79d      	b.n	8017124 <xQueueSemaphoreTake+0x48>
	taskEXIT_CRITICAL();
 80171e8:	f001 fc3a 	bl	8018a60 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80171ec:	6823      	ldr	r3, [r4, #0]
 80171ee:	b36b      	cbz	r3, 801724c <xQueueSemaphoreTake+0x170>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80171f0:	9901      	ldr	r1, [sp, #4]
 80171f2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80171f6:	f000 fe21 	bl	8017e3c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80171fa:	4620      	mov	r0, r4
 80171fc:	f7ff fbbc 	bl	8016978 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8017200:	f000 fdc8 	bl	8017d94 <xTaskResumeAll>
 8017204:	2800      	cmp	r0, #0
 8017206:	d1b3      	bne.n	8017170 <xQueueSemaphoreTake+0x94>
					portYIELD_WITHIN_API();
 8017208:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 801720c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017210:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8017214:	f3bf 8f4f 	dsb	sy
 8017218:	f3bf 8f6f 	isb	sy
 801721c:	e7a8      	b.n	8017170 <xQueueSemaphoreTake+0x94>
	taskEXIT_CRITICAL();
 801721e:	f001 fc1f 	bl	8018a60 <vPortExitCritical>
					if( xInheritanceOccurred != pdFALSE )
 8017222:	b926      	cbnz	r6, 801722e <xQueueSemaphoreTake+0x152>
}
 8017224:	4630      	mov	r0, r6
 8017226:	b005      	add	sp, #20
 8017228:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801722a:	4606      	mov	r6, r0
 801722c:	e76f      	b.n	801710e <xQueueSemaphoreTake+0x32>
						taskENTER_CRITICAL();
 801722e:	f001 fbf1 	bl	8018a14 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8017232:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8017234:	b119      	cbz	r1, 801723e <xQueueSemaphoreTake+0x162>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8017236:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017238:	6819      	ldr	r1, [r3, #0]
 801723a:	f1c1 0107 	rsb	r1, r1, #7
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 801723e:	68a0      	ldr	r0, [r4, #8]
				return errQUEUE_EMPTY;
 8017240:	2600      	movs	r6, #0
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8017242:	f000 ffaf 	bl	80181a4 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 8017246:	f001 fc0b 	bl	8018a60 <vPortExitCritical>
 801724a:	e7eb      	b.n	8017224 <xQueueSemaphoreTake+0x148>
						taskENTER_CRITICAL();
 801724c:	f001 fbe2 	bl	8018a14 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8017250:	68a0      	ldr	r0, [r4, #8]
 8017252:	f000 feef 	bl	8018034 <xTaskPriorityInherit>
 8017256:	4606      	mov	r6, r0
						taskEXIT_CRITICAL();
 8017258:	f001 fc02 	bl	8018a60 <vPortExitCritical>
 801725c:	e7c8      	b.n	80171f0 <xQueueSemaphoreTake+0x114>
						configASSERT( xInheritanceOccurred == pdFALSE );
 801725e:	2e00      	cmp	r6, #0
 8017260:	d0f1      	beq.n	8017246 <xQueueSemaphoreTake+0x16a>
 8017262:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017266:	b672      	cpsid	i
 8017268:	f383 8811 	msr	BASEPRI, r3
 801726c:	f3bf 8f6f 	isb	sy
 8017270:	f3bf 8f4f 	dsb	sy
 8017274:	b662      	cpsie	i
 8017276:	e7fe      	b.n	8017276 <xQueueSemaphoreTake+0x19a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8017278:	f104 0010 	add.w	r0, r4, #16
 801727c:	f000 fe1a 	bl	8017eb4 <xTaskRemoveFromEventList>
 8017280:	2800      	cmp	r0, #0
 8017282:	d084      	beq.n	801718e <xQueueSemaphoreTake+0xb2>
						queueYIELD_IF_USING_PREEMPTION();
 8017284:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8017288:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801728c:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8017290:	f3bf 8f4f 	dsb	sy
 8017294:	f3bf 8f6f 	isb	sy
 8017298:	e779      	b.n	801718e <xQueueSemaphoreTake+0xb2>
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 801729a:	f000 fff1 	bl	8018280 <pvTaskIncrementMutexHeldCount>
 801729e:	60a0      	str	r0, [r4, #8]
 80172a0:	e772      	b.n	8017188 <xQueueSemaphoreTake+0xac>
 80172a2:	bf00      	nop

080172a4 <xQueueReceiveFromISR>:
{
 80172a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 80172a8:	b330      	cbz	r0, 80172f8 <xQueueReceiveFromISR+0x54>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80172aa:	460e      	mov	r6, r1
 80172ac:	4604      	mov	r4, r0
 80172ae:	4617      	mov	r7, r2
 80172b0:	b1a1      	cbz	r1, 80172dc <xQueueReceiveFromISR+0x38>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80172b2:	f001 fcb5 	bl	8018c20 <vPortValidateInterruptPriority>
	__asm volatile
 80172b6:	f3ef 8911 	mrs	r9, BASEPRI
 80172ba:	f04f 0330 	mov.w	r3, #48	; 0x30
 80172be:	b672      	cpsid	i
 80172c0:	f383 8811 	msr	BASEPRI, r3
 80172c4:	f3bf 8f6f 	isb	sy
 80172c8:	f3bf 8f4f 	dsb	sy
 80172cc:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80172ce:	6ba5      	ldr	r5, [r4, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80172d0:	b9ed      	cbnz	r5, 801730e <xQueueReceiveFromISR+0x6a>
			xReturn = pdFAIL;
 80172d2:	4628      	mov	r0, r5
	__asm volatile
 80172d4:	f389 8811 	msr	BASEPRI, r9
}
 80172d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80172dc:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80172de:	2b00      	cmp	r3, #0
 80172e0:	d0e7      	beq.n	80172b2 <xQueueReceiveFromISR+0xe>
	__asm volatile
 80172e2:	f04f 0330 	mov.w	r3, #48	; 0x30
 80172e6:	b672      	cpsid	i
 80172e8:	f383 8811 	msr	BASEPRI, r3
 80172ec:	f3bf 8f6f 	isb	sy
 80172f0:	f3bf 8f4f 	dsb	sy
 80172f4:	b662      	cpsie	i
 80172f6:	e7fe      	b.n	80172f6 <xQueueReceiveFromISR+0x52>
 80172f8:	f04f 0330 	mov.w	r3, #48	; 0x30
 80172fc:	b672      	cpsid	i
 80172fe:	f383 8811 	msr	BASEPRI, r3
 8017302:	f3bf 8f6f 	isb	sy
 8017306:	f3bf 8f4f 	dsb	sy
 801730a:	b662      	cpsie	i
	configASSERT( pxQueue );
 801730c:	e7fe      	b.n	801730c <xQueueReceiveFromISR+0x68>
			const int8_t cRxLock = pxQueue->cRxLock;
 801730e:	f894 8044 	ldrb.w	r8, [r4, #68]	; 0x44
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8017312:	6c22      	ldr	r2, [r4, #64]	; 0x40
			const int8_t cRxLock = pxQueue->cRxLock;
 8017314:	fa4f f888 	sxtb.w	r8, r8
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8017318:	b142      	cbz	r2, 801732c <xQueueReceiveFromISR+0x88>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801731a:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 801731c:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801731e:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8017320:	4299      	cmp	r1, r3
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8017322:	60e1      	str	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8017324:	d215      	bcs.n	8017352 <xQueueReceiveFromISR+0xae>
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8017326:	4630      	mov	r0, r6
 8017328:	f00e f9ce 	bl	80256c8 <memcpy>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801732c:	3d01      	subs	r5, #1
			if( cRxLock == queueUNLOCKED )
 801732e:	f1b8 3fff 	cmp.w	r8, #4294967295
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8017332:	63a5      	str	r5, [r4, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 8017334:	d009      	beq.n	801734a <xQueueReceiveFromISR+0xa6>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8017336:	f108 0301 	add.w	r3, r8, #1
			xReturn = pdPASS;
 801733a:	2001      	movs	r0, #1
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 801733c:	b25b      	sxtb	r3, r3
 801733e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	__asm volatile
 8017342:	f389 8811 	msr	BASEPRI, r9
}
 8017346:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801734a:	6923      	ldr	r3, [r4, #16]
 801734c:	b923      	cbnz	r3, 8017358 <xQueueReceiveFromISR+0xb4>
			xReturn = pdPASS;
 801734e:	2001      	movs	r0, #1
 8017350:	e7c0      	b.n	80172d4 <xQueueReceiveFromISR+0x30>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8017352:	6821      	ldr	r1, [r4, #0]
 8017354:	60e1      	str	r1, [r4, #12]
 8017356:	e7e6      	b.n	8017326 <xQueueReceiveFromISR+0x82>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8017358:	f104 0010 	add.w	r0, r4, #16
 801735c:	f000 fdaa 	bl	8017eb4 <xTaskRemoveFromEventList>
						if( pxHigherPriorityTaskWoken != NULL )
 8017360:	2f00      	cmp	r7, #0
 8017362:	d0f4      	beq.n	801734e <xQueueReceiveFromISR+0xaa>
 8017364:	2800      	cmp	r0, #0
 8017366:	d0f2      	beq.n	801734e <xQueueReceiveFromISR+0xaa>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8017368:	2301      	movs	r3, #1
			xReturn = pdPASS;
 801736a:	4618      	mov	r0, r3
							*pxHigherPriorityTaskWoken = pdTRUE;
 801736c:	603b      	str	r3, [r7, #0]
 801736e:	e7b1      	b.n	80172d4 <xQueueReceiveFromISR+0x30>

08017370 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8017370:	b410      	push	{r4}
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8017372:	2300      	movs	r3, #0
 8017374:	4c08      	ldr	r4, [pc, #32]	; (8017398 <vQueueAddToRegistry+0x28>)
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8017376:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
 801737a:	b12a      	cbz	r2, 8017388 <vQueueAddToRegistry+0x18>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801737c:	3301      	adds	r3, #1
 801737e:	2b08      	cmp	r3, #8
 8017380:	d1f9      	bne.n	8017376 <vQueueAddToRegistry+0x6>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8017382:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017386:	4770      	bx	lr
				xQueueRegistry[ ux ].xHandle = xQueue;
 8017388:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 801738c:	f844 1033 	str.w	r1, [r4, r3, lsl #3]
	}
 8017390:	f85d 4b04 	ldr.w	r4, [sp], #4
				xQueueRegistry[ ux ].xHandle = xQueue;
 8017394:	6050      	str	r0, [r2, #4]
	}
 8017396:	4770      	bx	lr
 8017398:	200066e0 	.word	0x200066e0

0801739c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801739c:	b570      	push	{r4, r5, r6, lr}
 801739e:	4604      	mov	r4, r0
 80173a0:	460e      	mov	r6, r1
 80173a2:	4615      	mov	r5, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80173a4:	f001 fb36 	bl	8018a14 <vPortEnterCritical>
 80173a8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80173ac:	2bff      	cmp	r3, #255	; 0xff
 80173ae:	d102      	bne.n	80173b6 <vQueueWaitForMessageRestricted+0x1a>
 80173b0:	2300      	movs	r3, #0
 80173b2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80173b6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80173ba:	2bff      	cmp	r3, #255	; 0xff
 80173bc:	d102      	bne.n	80173c4 <vQueueWaitForMessageRestricted+0x28>
 80173be:	2300      	movs	r3, #0
 80173c0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80173c4:	f001 fb4c 	bl	8018a60 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80173c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80173ca:	b123      	cbz	r3, 80173d6 <vQueueWaitForMessageRestricted+0x3a>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80173cc:	4620      	mov	r0, r4
	}
 80173ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 80173d2:	f7ff bad1 	b.w	8016978 <prvUnlockQueue>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80173d6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80173da:	462a      	mov	r2, r5
 80173dc:	4631      	mov	r1, r6
 80173de:	f000 fd49 	bl	8017e74 <vTaskPlaceOnEventListRestricted>
		prvUnlockQueue( pxQueue );
 80173e2:	4620      	mov	r0, r4
	}
 80173e4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 80173e8:	f7ff bac6 	b.w	8016978 <prvUnlockQueue>

080173ec <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80173ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80173f0:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80173f2:	f001 fb0f 	bl	8018a14 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80173f6:	4a35      	ldr	r2, [pc, #212]	; (80174cc <prvAddNewTaskToReadyList+0xe0>)
		if( pxCurrentTCB == NULL )
 80173f8:	4d35      	ldr	r5, [pc, #212]	; (80174d0 <prvAddNewTaskToReadyList+0xe4>)
		uxCurrentNumberOfTasks++;
 80173fa:	6813      	ldr	r3, [r2, #0]
 80173fc:	3301      	adds	r3, #1
 80173fe:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8017400:	682b      	ldr	r3, [r5, #0]
 8017402:	2b00      	cmp	r3, #0
 8017404:	d034      	beq.n	8017470 <prvAddNewTaskToReadyList+0x84>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8017406:	4e33      	ldr	r6, [pc, #204]	; (80174d4 <prvAddNewTaskToReadyList+0xe8>)
 8017408:	6833      	ldr	r3, [r6, #0]
 801740a:	b343      	cbz	r3, 801745e <prvAddNewTaskToReadyList+0x72>
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801740c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 801740e:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 80174f8 <prvAddNewTaskToReadyList+0x10c>
 8017412:	2201      	movs	r2, #1
		uxTaskNumber++;
 8017414:	4f30      	ldr	r7, [pc, #192]	; (80174d8 <prvAddNewTaskToReadyList+0xec>)
		prvAddTaskToReadyList( pxNewTCB );
 8017416:	4931      	ldr	r1, [pc, #196]	; (80174dc <prvAddNewTaskToReadyList+0xf0>)
 8017418:	409a      	lsls	r2, r3
 801741a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 801741e:	eb08 0083 	add.w	r0, r8, r3, lsl #2
		uxTaskNumber++;
 8017422:	683b      	ldr	r3, [r7, #0]
 8017424:	3301      	adds	r3, #1
 8017426:	603b      	str	r3, [r7, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8017428:	680b      	ldr	r3, [r1, #0]
 801742a:	431a      	orrs	r2, r3
 801742c:	600a      	str	r2, [r1, #0]
 801742e:	1d21      	adds	r1, r4, #4
 8017430:	f7ff fa24 	bl	801687c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8017434:	f001 fb14 	bl	8018a60 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8017438:	6833      	ldr	r3, [r6, #0]
 801743a:	b173      	cbz	r3, 801745a <prvAddNewTaskToReadyList+0x6e>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 801743c:	682a      	ldr	r2, [r5, #0]
 801743e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8017440:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8017442:	429a      	cmp	r2, r3
 8017444:	d209      	bcs.n	801745a <prvAddNewTaskToReadyList+0x6e>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8017446:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 801744a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801744e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8017452:	f3bf 8f4f 	dsb	sy
 8017456:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801745a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801745e:	682a      	ldr	r2, [r5, #0]
 8017460:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8017462:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8017464:	f8df 8090 	ldr.w	r8, [pc, #144]	; 80174f8 <prvAddNewTaskToReadyList+0x10c>
 8017468:	429a      	cmp	r2, r3
 801746a:	d8d2      	bhi.n	8017412 <prvAddNewTaskToReadyList+0x26>
					pxCurrentTCB = pxNewTCB;
 801746c:	602c      	str	r4, [r5, #0]
 801746e:	e7d0      	b.n	8017412 <prvAddNewTaskToReadyList+0x26>
			pxCurrentTCB = pxNewTCB;
 8017470:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8017472:	6813      	ldr	r3, [r2, #0]
 8017474:	2b01      	cmp	r3, #1
 8017476:	d004      	beq.n	8017482 <prvAddNewTaskToReadyList+0x96>
		prvAddTaskToReadyList( pxNewTCB );
 8017478:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 801747a:	f8df 807c 	ldr.w	r8, [pc, #124]	; 80174f8 <prvAddNewTaskToReadyList+0x10c>
 801747e:	4e15      	ldr	r6, [pc, #84]	; (80174d4 <prvAddNewTaskToReadyList+0xe8>)
 8017480:	e7c7      	b.n	8017412 <prvAddNewTaskToReadyList+0x26>
 8017482:	f8df 8074 	ldr.w	r8, [pc, #116]	; 80174f8 <prvAddNewTaskToReadyList+0x10c>
 8017486:	4646      	mov	r6, r8
 8017488:	f108 078c 	add.w	r7, r8, #140	; 0x8c
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801748c:	4630      	mov	r0, r6
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801748e:	3614      	adds	r6, #20
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8017490:	f7ff f9e4 	bl	801685c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8017494:	42b7      	cmp	r7, r6
 8017496:	d1f9      	bne.n	801748c <prvAddNewTaskToReadyList+0xa0>
	}

	vListInitialise( &xDelayedTaskList1 );
 8017498:	f8df 9060 	ldr.w	r9, [pc, #96]	; 80174fc <prvAddNewTaskToReadyList+0x110>
	vListInitialise( &xDelayedTaskList2 );
 801749c:	4f10      	ldr	r7, [pc, #64]	; (80174e0 <prvAddNewTaskToReadyList+0xf4>)
	vListInitialise( &xDelayedTaskList1 );
 801749e:	4648      	mov	r0, r9
 80174a0:	4e0c      	ldr	r6, [pc, #48]	; (80174d4 <prvAddNewTaskToReadyList+0xe8>)
 80174a2:	f7ff f9db 	bl	801685c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80174a6:	4638      	mov	r0, r7
 80174a8:	f7ff f9d8 	bl	801685c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80174ac:	480d      	ldr	r0, [pc, #52]	; (80174e4 <prvAddNewTaskToReadyList+0xf8>)
 80174ae:	f7ff f9d5 	bl	801685c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80174b2:	480d      	ldr	r0, [pc, #52]	; (80174e8 <prvAddNewTaskToReadyList+0xfc>)
 80174b4:	f7ff f9d2 	bl	801685c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80174b8:	480c      	ldr	r0, [pc, #48]	; (80174ec <prvAddNewTaskToReadyList+0x100>)
 80174ba:	f7ff f9cf 	bl	801685c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80174be:	4b0c      	ldr	r3, [pc, #48]	; (80174f0 <prvAddNewTaskToReadyList+0x104>)
 80174c0:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80174c4:	4b0b      	ldr	r3, [pc, #44]	; (80174f4 <prvAddNewTaskToReadyList+0x108>)
 80174c6:	601f      	str	r7, [r3, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80174c8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
}
 80174ca:	e7a2      	b.n	8017412 <prvAddNewTaskToReadyList+0x26>
 80174cc:	200067b8 	.word	0x200067b8
 80174d0:	20006720 	.word	0x20006720
 80174d4:	20006814 	.word	0x20006814
 80174d8:	200067c8 	.word	0x200067c8
 80174dc:	200067cc 	.word	0x200067cc
 80174e0:	200067e4 	.word	0x200067e4
 80174e4:	20006800 	.word	0x20006800
 80174e8:	2000682c 	.word	0x2000682c
 80174ec:	20006818 	.word	0x20006818
 80174f0:	20006724 	.word	0x20006724
 80174f4:	20006728 	.word	0x20006728
 80174f8:	2000672c 	.word	0x2000672c
 80174fc:	200067d0 	.word	0x200067d0

08017500 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8017500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8017502:	4b1b      	ldr	r3, [pc, #108]	; (8017570 <prvAddCurrentTaskToDelayedList+0x70>)
{
 8017504:	4604      	mov	r4, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017506:	4e1b      	ldr	r6, [pc, #108]	; (8017574 <prvAddCurrentTaskToDelayedList+0x74>)
{
 8017508:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 801750a:	681d      	ldr	r5, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801750c:	6833      	ldr	r3, [r6, #0]
 801750e:	1d18      	adds	r0, r3, #4
 8017510:	f7ff f9dc 	bl	80168cc <uxListRemove>
 8017514:	b948      	cbnz	r0, 801752a <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8017516:	6833      	ldr	r3, [r6, #0]
 8017518:	4917      	ldr	r1, [pc, #92]	; (8017578 <prvAddCurrentTaskToDelayedList+0x78>)
 801751a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801751c:	2301      	movs	r3, #1
 801751e:	fa03 f202 	lsl.w	r2, r3, r2
 8017522:	680b      	ldr	r3, [r1, #0]
 8017524:	ea23 0302 	bic.w	r3, r3, r2
 8017528:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801752a:	1c63      	adds	r3, r4, #1
 801752c:	d100      	bne.n	8017530 <prvAddCurrentTaskToDelayedList+0x30>
 801752e:	b9bf      	cbnz	r7, 8017560 <prvAddCurrentTaskToDelayedList+0x60>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8017530:	192c      	adds	r4, r5, r4

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8017532:	6833      	ldr	r3, [r6, #0]
 8017534:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8017536:	d307      	bcc.n	8017548 <prvAddCurrentTaskToDelayedList+0x48>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8017538:	4b10      	ldr	r3, [pc, #64]	; (801757c <prvAddCurrentTaskToDelayedList+0x7c>)
 801753a:	6818      	ldr	r0, [r3, #0]
 801753c:	6831      	ldr	r1, [r6, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801753e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8017542:	3104      	adds	r1, #4
 8017544:	f7ff b9aa 	b.w	801689c <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8017548:	4b0d      	ldr	r3, [pc, #52]	; (8017580 <prvAddCurrentTaskToDelayedList+0x80>)
 801754a:	6818      	ldr	r0, [r3, #0]
 801754c:	6831      	ldr	r1, [r6, #0]
 801754e:	3104      	adds	r1, #4
 8017550:	f7ff f9a4 	bl	801689c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8017554:	4b0b      	ldr	r3, [pc, #44]	; (8017584 <prvAddCurrentTaskToDelayedList+0x84>)
 8017556:	681a      	ldr	r2, [r3, #0]
 8017558:	42a2      	cmp	r2, r4
 801755a:	d900      	bls.n	801755e <prvAddCurrentTaskToDelayedList+0x5e>
					xNextTaskUnblockTime = xTimeToWake;
 801755c:	601c      	str	r4, [r3, #0]
}
 801755e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8017560:	6831      	ldr	r1, [r6, #0]
 8017562:	4809      	ldr	r0, [pc, #36]	; (8017588 <prvAddCurrentTaskToDelayedList+0x88>)
 8017564:	3104      	adds	r1, #4
}
 8017566:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801756a:	f7ff b987 	b.w	801687c <vListInsertEnd>
 801756e:	bf00      	nop
 8017570:	20006840 	.word	0x20006840
 8017574:	20006720 	.word	0x20006720
 8017578:	200067cc 	.word	0x200067cc
 801757c:	20006728 	.word	0x20006728
 8017580:	20006724 	.word	0x20006724
 8017584:	200067f8 	.word	0x200067f8
 8017588:	20006818 	.word	0x20006818

0801758c <prvDeleteTCB>:
	{
 801758c:	b510      	push	{r4, lr}
 801758e:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8017590:	304c      	adds	r0, #76	; 0x4c
 8017592:	f00f f94f 	bl	8026834 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8017596:	f894 30b1 	ldrb.w	r3, [r4, #177]	; 0xb1
 801759a:	b173      	cbz	r3, 80175ba <prvDeleteTCB+0x2e>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801759c:	2b01      	cmp	r3, #1
 801759e:	d015      	beq.n	80175cc <prvDeleteTCB+0x40>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80175a0:	2b02      	cmp	r3, #2
 80175a2:	d012      	beq.n	80175ca <prvDeleteTCB+0x3e>
	__asm volatile
 80175a4:	f04f 0330 	mov.w	r3, #48	; 0x30
 80175a8:	b672      	cpsid	i
 80175aa:	f383 8811 	msr	BASEPRI, r3
 80175ae:	f3bf 8f6f 	isb	sy
 80175b2:	f3bf 8f4f 	dsb	sy
 80175b6:	b662      	cpsie	i
 80175b8:	e7fe      	b.n	80175b8 <prvDeleteTCB+0x2c>
				vPortFree( pxTCB->pxStack );
 80175ba:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80175bc:	f001 fc30 	bl	8018e20 <vPortFree>
				vPortFree( pxTCB );
 80175c0:	4620      	mov	r0, r4
	}
 80175c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 80175c6:	f001 bc2b 	b.w	8018e20 <vPortFree>
	}
 80175ca:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 80175cc:	4620      	mov	r0, r4
	}
 80175ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 80175d2:	f001 bc25 	b.w	8018e20 <vPortFree>
 80175d6:	bf00      	nop

080175d8 <prvIdleTask>:
{
 80175d8:	4c16      	ldr	r4, [pc, #88]	; (8017634 <prvIdleTask+0x5c>)
				taskYIELD();
 80175da:	f04f 29e0 	mov.w	r9, #3758153728	; 0xe000e000
 80175de:	4e16      	ldr	r6, [pc, #88]	; (8017638 <prvIdleTask+0x60>)
 80175e0:	f04f 5880 	mov.w	r8, #268435456	; 0x10000000
 80175e4:	4d15      	ldr	r5, [pc, #84]	; (801763c <prvIdleTask+0x64>)
 80175e6:	f8df a058 	ldr.w	sl, [pc, #88]	; 8017640 <prvIdleTask+0x68>
{
 80175ea:	b580      	push	{r7, lr}
 80175ec:	e011      	b.n	8017612 <prvIdleTask+0x3a>
			taskENTER_CRITICAL();
 80175ee:	f001 fa11 	bl	8018a14 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80175f2:	68f3      	ldr	r3, [r6, #12]
 80175f4:	68df      	ldr	r7, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80175f6:	1d38      	adds	r0, r7, #4
 80175f8:	f7ff f968 	bl	80168cc <uxListRemove>
				--uxCurrentNumberOfTasks;
 80175fc:	682b      	ldr	r3, [r5, #0]
 80175fe:	3b01      	subs	r3, #1
 8017600:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8017602:	6823      	ldr	r3, [r4, #0]
 8017604:	3b01      	subs	r3, #1
 8017606:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8017608:	f001 fa2a 	bl	8018a60 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 801760c:	4638      	mov	r0, r7
 801760e:	f7ff ffbd 	bl	801758c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8017612:	6823      	ldr	r3, [r4, #0]
 8017614:	2b00      	cmp	r3, #0
 8017616:	d1ea      	bne.n	80175ee <prvIdleTask+0x16>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8017618:	f8da 3000 	ldr.w	r3, [sl]
 801761c:	2b01      	cmp	r3, #1
 801761e:	d905      	bls.n	801762c <prvIdleTask+0x54>
				taskYIELD();
 8017620:	f8c9 8d04 	str.w	r8, [r9, #3332]	; 0xd04
 8017624:	f3bf 8f4f 	dsb	sy
 8017628:	f3bf 8f6f 	isb	sy
			vApplicationIdleHook();
 801762c:	f7e9 fe24 	bl	8001278 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8017630:	e7ef      	b.n	8017612 <prvIdleTask+0x3a>
 8017632:	bf00      	nop
 8017634:	200067bc 	.word	0x200067bc
 8017638:	2000682c 	.word	0x2000682c
 801763c:	200067b8 	.word	0x200067b8
 8017640:	2000672c 	.word	0x2000672c

08017644 <vTaskSwitchContext.part.0>:
		xYieldPending = pdFALSE;
 8017644:	4b1d      	ldr	r3, [pc, #116]	; (80176bc <vTaskSwitchContext.part.0+0x78>)
 8017646:	2200      	movs	r2, #0
void vTaskSwitchContext( void )
 8017648:	b510      	push	{r4, lr}
		taskCHECK_FOR_STACK_OVERFLOW();
 801764a:	4c1d      	ldr	r4, [pc, #116]	; (80176c0 <vTaskSwitchContext.part.0+0x7c>)
		xYieldPending = pdFALSE;
 801764c:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 801764e:	6822      	ldr	r2, [r4, #0]
 8017650:	6823      	ldr	r3, [r4, #0]
 8017652:	6812      	ldr	r2, [r2, #0]
 8017654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017656:	429a      	cmp	r2, r3
 8017658:	d927      	bls.n	80176aa <vTaskSwitchContext.part.0+0x66>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801765a:	4b1a      	ldr	r3, [pc, #104]	; (80176c4 <vTaskSwitchContext.part.0+0x80>)
 801765c:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 801765e:	fab3 f383 	clz	r3, r3
 8017662:	b2db      	uxtb	r3, r3
 8017664:	4a18      	ldr	r2, [pc, #96]	; (80176c8 <vTaskSwitchContext.part.0+0x84>)
 8017666:	f1c3 031f 	rsb	r3, r3, #31
 801766a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 801766e:	0099      	lsls	r1, r3, #2
 8017670:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8017674:	5850      	ldr	r0, [r2, r1]
 8017676:	b950      	cbnz	r0, 801768e <vTaskSwitchContext.part.0+0x4a>
	__asm volatile
 8017678:	f04f 0330 	mov.w	r3, #48	; 0x30
 801767c:	b672      	cpsid	i
 801767e:	f383 8811 	msr	BASEPRI, r3
 8017682:	f3bf 8f6f 	isb	sy
 8017686:	f3bf 8f4f 	dsb	sy
 801768a:	b662      	cpsie	i
 801768c:	e7fe      	b.n	801768c <vTaskSwitchContext.part.0+0x48>
 801768e:	6858      	ldr	r0, [r3, #4]
 8017690:	3108      	adds	r1, #8
 8017692:	6840      	ldr	r0, [r0, #4]
 8017694:	440a      	add	r2, r1
 8017696:	4290      	cmp	r0, r2
 8017698:	6058      	str	r0, [r3, #4]
 801769a:	d00c      	beq.n	80176b6 <vTaskSwitchContext.part.0+0x72>
 801769c:	68c3      	ldr	r3, [r0, #12]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801769e:	4a0b      	ldr	r2, [pc, #44]	; (80176cc <vTaskSwitchContext.part.0+0x88>)
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80176a0:	6023      	str	r3, [r4, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80176a2:	6823      	ldr	r3, [r4, #0]
 80176a4:	334c      	adds	r3, #76	; 0x4c
 80176a6:	6013      	str	r3, [r2, #0]
}
 80176a8:	bd10      	pop	{r4, pc}
		taskCHECK_FOR_STACK_OVERFLOW();
 80176aa:	6820      	ldr	r0, [r4, #0]
 80176ac:	6821      	ldr	r1, [r4, #0]
 80176ae:	3134      	adds	r1, #52	; 0x34
 80176b0:	f7e9 fde4 	bl	800127c <vApplicationStackOverflowHook>
 80176b4:	e7d1      	b.n	801765a <vTaskSwitchContext.part.0+0x16>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80176b6:	6840      	ldr	r0, [r0, #4]
 80176b8:	6058      	str	r0, [r3, #4]
 80176ba:	e7ef      	b.n	801769c <vTaskSwitchContext.part.0+0x58>
 80176bc:	20006844 	.word	0x20006844
 80176c0:	20006720 	.word	0x20006720
 80176c4:	200067cc 	.word	0x200067cc
 80176c8:	2000672c 	.word	0x2000672c
 80176cc:	200004c4 	.word	0x200004c4

080176d0 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80176d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80176d4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80176d6:	4699      	mov	r9, r3
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80176d8:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80176dc:	4607      	mov	r7, r0
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80176de:	6b26      	ldr	r6, [r4, #48]	; 0x30
 80176e0:	4413      	add	r3, r2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80176e2:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80176e6:	eb06 0683 	add.w	r6, r6, r3, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80176ea:	f026 0607 	bic.w	r6, r6, #7
	if( pcName != NULL )
 80176ee:	2900      	cmp	r1, #0
 80176f0:	d041      	beq.n	8017776 <prvInitialiseNewTask.constprop.0+0xa6>
 80176f2:	f101 3cff 	add.w	ip, r1, #4294967295
 80176f6:	f104 0e33 	add.w	lr, r4, #51	; 0x33
 80176fa:	310f      	adds	r1, #15
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80176fc:	f81c 5f01 	ldrb.w	r5, [ip, #1]!
 8017700:	f80e 5f01 	strb.w	r5, [lr, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 8017704:	b10d      	cbz	r5, 801770a <prvInitialiseNewTask.constprop.0+0x3a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8017706:	458c      	cmp	ip, r1
 8017708:	d1f8      	bne.n	80176fc <prvInitialiseNewTask.constprop.0+0x2c>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801770a:	2300      	movs	r3, #0
 801770c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8017710:	9d08      	ldr	r5, [sp, #32]
		pxNewTCB->uxMutexesHeld = 0;
 8017712:	f04f 0a00 	mov.w	sl, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8017716:	1d20      	adds	r0, r4, #4
 8017718:	2d06      	cmp	r5, #6
		pxNewTCB->uxMutexesHeld = 0;
 801771a:	f8c4 a048 	str.w	sl, [r4, #72]	; 0x48
 801771e:	bf28      	it	cs
 8017720:	2506      	movcs	r5, #6
	pxNewTCB->uxPriority = uxPriority;
 8017722:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8017724:	6465      	str	r5, [r4, #68]	; 0x44
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017726:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801772a:	f7ff f8a3 	bl	8016874 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801772e:	f104 0018 	add.w	r0, r4, #24
 8017732:	f7ff f89f 	bl	8016874 <vListInitialiseItem>
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8017736:	4651      	mov	r1, sl
 8017738:	2260      	movs	r2, #96	; 0x60
		pxNewTCB->ulNotifiedValue = 0;
 801773a:	f8c4 a0ac 	str.w	sl, [r4, #172]	; 0xac
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801773e:	f104 004c 	add.w	r0, r4, #76	; 0x4c
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017742:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8017744:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8017746:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8017748:	f884 a0b0 	strb.w	sl, [r4, #176]	; 0xb0
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801774c:	f00d ffe4 	bl	8025718 <memset>
 8017750:	4b0a      	ldr	r3, [pc, #40]	; (801777c <prvInitialiseNewTask.constprop.0+0xac>)
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8017752:	464a      	mov	r2, r9
 8017754:	4639      	mov	r1, r7
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8017756:	6523      	str	r3, [r4, #80]	; 0x50
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8017758:	4630      	mov	r0, r6
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801775a:	4b09      	ldr	r3, [pc, #36]	; (8017780 <prvInitialiseNewTask.constprop.0+0xb0>)
 801775c:	6563      	str	r3, [r4, #84]	; 0x54
 801775e:	4b09      	ldr	r3, [pc, #36]	; (8017784 <prvInitialiseNewTask.constprop.0+0xb4>)
 8017760:	65a3      	str	r3, [r4, #88]	; 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8017762:	f001 f92b 	bl	80189bc <pxPortInitialiseStack>
 8017766:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8017768:	f1b8 0f00 	cmp.w	r8, #0
 801776c:	d001      	beq.n	8017772 <prvInitialiseNewTask.constprop.0+0xa2>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801776e:	f8c8 4000 	str.w	r4, [r8]
}
 8017772:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8017776:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
 801777a:	e7c9      	b.n	8017710 <prvInitialiseNewTask.constprop.0+0x40>
 801777c:	08047564 	.word	0x08047564
 8017780:	08047584 	.word	0x08047584
 8017784:	08047544 	.word	0x08047544

08017788 <xTaskCreateStatic>:
	{
 8017788:	b530      	push	{r4, r5, lr}
 801778a:	b087      	sub	sp, #28
 801778c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
		configASSERT( puxStackBuffer != NULL );
 801778e:	b1e4      	cbz	r4, 80177ca <xTaskCreateStatic+0x42>
		configASSERT( pxTaskBuffer != NULL );
 8017790:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8017792:	b17d      	cbz	r5, 80177b4 <xTaskCreateStatic+0x2c>
			volatile size_t xSize = sizeof( StaticTask_t );
 8017794:	25b4      	movs	r5, #180	; 0xb4
 8017796:	9505      	str	r5, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8017798:	9d05      	ldr	r5, [sp, #20]
 801779a:	2db4      	cmp	r5, #180	; 0xb4
 801779c:	d020      	beq.n	80177e0 <xTaskCreateStatic+0x58>
 801779e:	f04f 0330 	mov.w	r3, #48	; 0x30
 80177a2:	b672      	cpsid	i
 80177a4:	f383 8811 	msr	BASEPRI, r3
 80177a8:	f3bf 8f6f 	isb	sy
 80177ac:	f3bf 8f4f 	dsb	sy
 80177b0:	b662      	cpsie	i
 80177b2:	e7fe      	b.n	80177b2 <xTaskCreateStatic+0x2a>
 80177b4:	f04f 0330 	mov.w	r3, #48	; 0x30
 80177b8:	b672      	cpsid	i
 80177ba:	f383 8811 	msr	BASEPRI, r3
 80177be:	f3bf 8f6f 	isb	sy
 80177c2:	f3bf 8f4f 	dsb	sy
 80177c6:	b662      	cpsie	i
		configASSERT( pxTaskBuffer != NULL );
 80177c8:	e7fe      	b.n	80177c8 <xTaskCreateStatic+0x40>
 80177ca:	f04f 0330 	mov.w	r3, #48	; 0x30
 80177ce:	b672      	cpsid	i
 80177d0:	f383 8811 	msr	BASEPRI, r3
 80177d4:	f3bf 8f6f 	isb	sy
 80177d8:	f3bf 8f4f 	dsb	sy
 80177dc:	b662      	cpsie	i
		configASSERT( puxStackBuffer != NULL );
 80177de:	e7fe      	b.n	80177de <xTaskCreateStatic+0x56>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80177e0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80177e2:	632c      	str	r4, [r5, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80177e4:	2402      	movs	r4, #2
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80177e6:	9502      	str	r5, [sp, #8]
 80177e8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80177ea:	9500      	str	r5, [sp, #0]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80177ec:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80177ee:	f885 40b1 	strb.w	r4, [r5, #177]	; 0xb1
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80177f2:	ac04      	add	r4, sp, #16
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80177f4:	9d05      	ldr	r5, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80177f6:	9401      	str	r4, [sp, #4]
 80177f8:	f7ff ff6a 	bl	80176d0 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 80177fc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80177fe:	f7ff fdf5 	bl	80173ec <prvAddNewTaskToReadyList>
	}
 8017802:	9804      	ldr	r0, [sp, #16]
 8017804:	b007      	add	sp, #28
 8017806:	bd30      	pop	{r4, r5, pc}

08017808 <xTaskCreate>:
	{
 8017808:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801780c:	4607      	mov	r7, r0
 801780e:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8017810:	0090      	lsls	r0, r2, #2
	{
 8017812:	4615      	mov	r5, r2
 8017814:	4688      	mov	r8, r1
 8017816:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8017818:	f001 fa66 	bl	8018ce8 <pvPortMalloc>
			if( pxStack != NULL )
 801781c:	b1d8      	cbz	r0, 8017856 <xTaskCreate+0x4e>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801781e:	4604      	mov	r4, r0
 8017820:	20b4      	movs	r0, #180	; 0xb4
 8017822:	f001 fa61 	bl	8018ce8 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8017826:	4606      	mov	r6, r0
 8017828:	b1d0      	cbz	r0, 8017860 <xTaskCreate+0x58>
					pxNewTCB->pxStack = pxStack;
 801782a:	6304      	str	r4, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801782c:	2400      	movs	r4, #0
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801782e:	464b      	mov	r3, r9
 8017830:	462a      	mov	r2, r5
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8017832:	f886 40b1 	strb.w	r4, [r6, #177]	; 0xb1
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8017836:	4641      	mov	r1, r8
 8017838:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 801783a:	4638      	mov	r0, r7
 801783c:	9602      	str	r6, [sp, #8]
 801783e:	9401      	str	r4, [sp, #4]
 8017840:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8017842:	9400      	str	r4, [sp, #0]
 8017844:	f7ff ff44 	bl	80176d0 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8017848:	4630      	mov	r0, r6
 801784a:	f7ff fdcf 	bl	80173ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801784e:	2001      	movs	r0, #1
	}
 8017850:	b005      	add	sp, #20
 8017852:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8017856:	f04f 30ff 	mov.w	r0, #4294967295
	}
 801785a:	b005      	add	sp, #20
 801785c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8017860:	4620      	mov	r0, r4
 8017862:	f001 fadd 	bl	8018e20 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8017866:	f04f 30ff 	mov.w	r0, #4294967295
 801786a:	e7f1      	b.n	8017850 <xTaskCreate+0x48>

0801786c <vTaskSuspend>:
	{
 801786c:	b570      	push	{r4, r5, r6, lr}
 801786e:	4604      	mov	r4, r0
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8017870:	4e3c      	ldr	r6, [pc, #240]	; (8017964 <vTaskSuspend+0xf8>)
		taskENTER_CRITICAL();
 8017872:	f001 f8cf 	bl	8018a14 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8017876:	2c00      	cmp	r4, #0
 8017878:	d04e      	beq.n	8017918 <vTaskSuspend+0xac>
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801787a:	1d25      	adds	r5, r4, #4
 801787c:	4628      	mov	r0, r5
 801787e:	f7ff f825 	bl	80168cc <uxListRemove>
 8017882:	b930      	cbnz	r0, 8017892 <vTaskSuspend+0x26>
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8017884:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8017886:	4938      	ldr	r1, [pc, #224]	; (8017968 <vTaskSuspend+0xfc>)
 8017888:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 801788c:	009b      	lsls	r3, r3, #2
 801788e:	58cb      	ldr	r3, [r1, r3]
 8017890:	b35b      	cbz	r3, 80178ea <vTaskSuspend+0x7e>
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8017892:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8017894:	b11b      	cbz	r3, 801789e <vTaskSuspend+0x32>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8017896:	f104 0018 	add.w	r0, r4, #24
 801789a:	f7ff f817 	bl	80168cc <uxListRemove>
			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 801789e:	4629      	mov	r1, r5
 80178a0:	4832      	ldr	r0, [pc, #200]	; (801796c <vTaskSuspend+0x100>)
 80178a2:	f7fe ffeb 	bl	801687c <vListInsertEnd>
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80178a6:	f894 30b0 	ldrb.w	r3, [r4, #176]	; 0xb0
 80178aa:	2b01      	cmp	r3, #1
 80178ac:	d102      	bne.n	80178b4 <vTaskSuspend+0x48>
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80178ae:	2300      	movs	r3, #0
 80178b0:	f884 30b0 	strb.w	r3, [r4, #176]	; 0xb0
		if( xSchedulerRunning != pdFALSE )
 80178b4:	4d2e      	ldr	r5, [pc, #184]	; (8017970 <vTaskSuspend+0x104>)
		taskEXIT_CRITICAL();
 80178b6:	f001 f8d3 	bl	8018a60 <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 80178ba:	682b      	ldr	r3, [r5, #0]
 80178bc:	b9eb      	cbnz	r3, 80178fa <vTaskSuspend+0x8e>
		if( pxTCB == pxCurrentTCB )
 80178be:	6833      	ldr	r3, [r6, #0]
 80178c0:	42a3      	cmp	r3, r4
 80178c2:	d000      	beq.n	80178c6 <vTaskSuspend+0x5a>
	}
 80178c4:	bd70      	pop	{r4, r5, r6, pc}
			if( xSchedulerRunning != pdFALSE )
 80178c6:	682b      	ldr	r3, [r5, #0]
 80178c8:	2b00      	cmp	r3, #0
 80178ca:	d02c      	beq.n	8017926 <vTaskSuspend+0xba>
				configASSERT( uxSchedulerSuspended == 0 );
 80178cc:	4b29      	ldr	r3, [pc, #164]	; (8017974 <vTaskSuspend+0x108>)
 80178ce:	681b      	ldr	r3, [r3, #0]
 80178d0:	2b00      	cmp	r3, #0
 80178d2:	d030      	beq.n	8017936 <vTaskSuspend+0xca>
 80178d4:	f04f 0330 	mov.w	r3, #48	; 0x30
 80178d8:	b672      	cpsid	i
 80178da:	f383 8811 	msr	BASEPRI, r3
 80178de:	f3bf 8f6f 	isb	sy
 80178e2:	f3bf 8f4f 	dsb	sy
 80178e6:	b662      	cpsie	i
 80178e8:	e7fe      	b.n	80178e8 <vTaskSuspend+0x7c>
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80178ea:	4923      	ldr	r1, [pc, #140]	; (8017978 <vTaskSuspend+0x10c>)
 80178ec:	2301      	movs	r3, #1
 80178ee:	4093      	lsls	r3, r2
 80178f0:	680a      	ldr	r2, [r1, #0]
 80178f2:	ea22 0203 	bic.w	r2, r2, r3
 80178f6:	600a      	str	r2, [r1, #0]
 80178f8:	e7cb      	b.n	8017892 <vTaskSuspend+0x26>
			taskENTER_CRITICAL();
 80178fa:	f001 f88b 	bl	8018a14 <vPortEnterCritical>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80178fe:	4b1f      	ldr	r3, [pc, #124]	; (801797c <vTaskSuspend+0x110>)
 8017900:	681a      	ldr	r2, [r3, #0]
 8017902:	6812      	ldr	r2, [r2, #0]
 8017904:	b152      	cbz	r2, 801791c <vTaskSuspend+0xb0>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017906:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8017908:	4b1d      	ldr	r3, [pc, #116]	; (8017980 <vTaskSuspend+0x114>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801790a:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801790c:	68d2      	ldr	r2, [r2, #12]
 801790e:	6852      	ldr	r2, [r2, #4]
 8017910:	601a      	str	r2, [r3, #0]
			taskEXIT_CRITICAL();
 8017912:	f001 f8a5 	bl	8018a60 <vPortExitCritical>
 8017916:	e7d2      	b.n	80178be <vTaskSuspend+0x52>
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8017918:	6834      	ldr	r4, [r6, #0]
 801791a:	e7ae      	b.n	801787a <vTaskSuspend+0xe>
		xNextTaskUnblockTime = portMAX_DELAY;
 801791c:	4b18      	ldr	r3, [pc, #96]	; (8017980 <vTaskSuspend+0x114>)
 801791e:	f04f 32ff 	mov.w	r2, #4294967295
 8017922:	601a      	str	r2, [r3, #0]
 8017924:	e7f5      	b.n	8017912 <vTaskSuspend+0xa6>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8017926:	4911      	ldr	r1, [pc, #68]	; (801796c <vTaskSuspend+0x100>)
 8017928:	4a16      	ldr	r2, [pc, #88]	; (8017984 <vTaskSuspend+0x118>)
 801792a:	6809      	ldr	r1, [r1, #0]
 801792c:	6812      	ldr	r2, [r2, #0]
 801792e:	4291      	cmp	r1, r2
 8017930:	d10c      	bne.n	801794c <vTaskSuspend+0xe0>
					pxCurrentTCB = NULL;
 8017932:	6033      	str	r3, [r6, #0]
	}
 8017934:	bd70      	pop	{r4, r5, r6, pc}
				portYIELD_WITHIN_API();
 8017936:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 801793a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801793e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8017942:	f3bf 8f4f 	dsb	sy
 8017946:	f3bf 8f6f 	isb	sy
	}
 801794a:	bd70      	pop	{r4, r5, r6, pc}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801794c:	4b09      	ldr	r3, [pc, #36]	; (8017974 <vTaskSuspend+0x108>)
 801794e:	681b      	ldr	r3, [r3, #0]
 8017950:	b11b      	cbz	r3, 801795a <vTaskSuspend+0xee>
		xYieldPending = pdTRUE;
 8017952:	4b0d      	ldr	r3, [pc, #52]	; (8017988 <vTaskSuspend+0x11c>)
 8017954:	2201      	movs	r2, #1
 8017956:	601a      	str	r2, [r3, #0]
	}
 8017958:	bd70      	pop	{r4, r5, r6, pc}
 801795a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801795e:	f7ff be71 	b.w	8017644 <vTaskSwitchContext.part.0>
 8017962:	bf00      	nop
 8017964:	20006720 	.word	0x20006720
 8017968:	2000672c 	.word	0x2000672c
 801796c:	20006818 	.word	0x20006818
 8017970:	20006814 	.word	0x20006814
 8017974:	200067c4 	.word	0x200067c4
 8017978:	200067cc 	.word	0x200067cc
 801797c:	20006724 	.word	0x20006724
 8017980:	200067f8 	.word	0x200067f8
 8017984:	200067b8 	.word	0x200067b8
 8017988:	20006844 	.word	0x20006844

0801798c <vTaskResume>:
		configASSERT( xTaskToResume );
 801798c:	b198      	cbz	r0, 80179b6 <vTaskResume+0x2a>
	{
 801798e:	b570      	push	{r4, r5, r6, lr}
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8017990:	4d23      	ldr	r5, [pc, #140]	; (8017a20 <vTaskResume+0x94>)
	{
 8017992:	b082      	sub	sp, #8
 8017994:	4604      	mov	r4, r0
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8017996:	682b      	ldr	r3, [r5, #0]
 8017998:	4283      	cmp	r3, r0
 801799a:	d00a      	beq.n	80179b2 <vTaskResume+0x26>
			taskENTER_CRITICAL();
 801799c:	f001 f83a 	bl	8018a14 <vPortEnterCritical>
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 80179a0:	4b20      	ldr	r3, [pc, #128]	; (8017a24 <vTaskResume+0x98>)
 80179a2:	6962      	ldr	r2, [r4, #20]
 80179a4:	429a      	cmp	r2, r3
 80179a6:	d011      	beq.n	80179cc <vTaskResume+0x40>
	}
 80179a8:	b002      	add	sp, #8
 80179aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			taskEXIT_CRITICAL();
 80179ae:	f001 b857 	b.w	8018a60 <vPortExitCritical>
	}
 80179b2:	b002      	add	sp, #8
 80179b4:	bd70      	pop	{r4, r5, r6, pc}
 80179b6:	f04f 0330 	mov.w	r3, #48	; 0x30
 80179ba:	b672      	cpsid	i
 80179bc:	f383 8811 	msr	BASEPRI, r3
 80179c0:	f3bf 8f6f 	isb	sy
 80179c4:	f3bf 8f4f 	dsb	sy
 80179c8:	b662      	cpsie	i
		configASSERT( xTaskToResume );
 80179ca:	e7fe      	b.n	80179ca <vTaskResume+0x3e>
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 80179cc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80179ce:	4a16      	ldr	r2, [pc, #88]	; (8017a28 <vTaskResume+0x9c>)
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 80179d0:	4293      	cmp	r3, r2
 80179d2:	d0e9      	beq.n	80179a8 <vTaskResume+0x1c>
 80179d4:	2b00      	cmp	r3, #0
 80179d6:	d1e7      	bne.n	80179a8 <vTaskResume+0x1c>
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 80179d8:	1d21      	adds	r1, r4, #4
 80179da:	4608      	mov	r0, r1
 80179dc:	9101      	str	r1, [sp, #4]
 80179de:	f7fe ff75 	bl	80168cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80179e2:	4a12      	ldr	r2, [pc, #72]	; (8017a2c <vTaskResume+0xa0>)
 80179e4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80179e6:	2301      	movs	r3, #1
 80179e8:	6816      	ldr	r6, [r2, #0]
 80179ea:	4083      	lsls	r3, r0
 80179ec:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80179f0:	9901      	ldr	r1, [sp, #4]
 80179f2:	4333      	orrs	r3, r6
 80179f4:	6013      	str	r3, [r2, #0]
 80179f6:	4b0e      	ldr	r3, [pc, #56]	; (8017a30 <vTaskResume+0xa4>)
 80179f8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80179fc:	f7fe ff3e 	bl	801687c <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8017a00:	682b      	ldr	r3, [r5, #0]
 8017a02:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8017a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017a06:	429a      	cmp	r2, r3
 8017a08:	d3ce      	bcc.n	80179a8 <vTaskResume+0x1c>
						taskYIELD_IF_USING_PREEMPTION();
 8017a0a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8017a0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017a12:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8017a16:	f3bf 8f4f 	dsb	sy
 8017a1a:	f3bf 8f6f 	isb	sy
 8017a1e:	e7c3      	b.n	80179a8 <vTaskResume+0x1c>
 8017a20:	20006720 	.word	0x20006720
 8017a24:	20006818 	.word	0x20006818
 8017a28:	20006800 	.word	0x20006800
 8017a2c:	200067cc 	.word	0x200067cc
 8017a30:	2000672c 	.word	0x2000672c

08017a34 <vTaskStartScheduler>:
{
 8017a34:	b510      	push	{r4, lr}
 8017a36:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8017a38:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8017a3a:	aa07      	add	r2, sp, #28
 8017a3c:	a906      	add	r1, sp, #24
 8017a3e:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8017a40:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8017a44:	f7e9 fc1e 	bl	8001284 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8017a48:	4623      	mov	r3, r4
 8017a4a:	9a07      	ldr	r2, [sp, #28]
 8017a4c:	9400      	str	r4, [sp, #0]
 8017a4e:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
 8017a52:	e9cd 1001 	strd	r1, r0, [sp, #4]
 8017a56:	491a      	ldr	r1, [pc, #104]	; (8017ac0 <vTaskStartScheduler+0x8c>)
 8017a58:	481a      	ldr	r0, [pc, #104]	; (8017ac4 <vTaskStartScheduler+0x90>)
 8017a5a:	f7ff fe95 	bl	8017788 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8017a5e:	b1f8      	cbz	r0, 8017aa0 <vTaskStartScheduler+0x6c>
			xReturn = xTimerCreateTimerTask();
 8017a60:	f000 fcfa 	bl	8018458 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8017a64:	2801      	cmp	r0, #1
 8017a66:	d11d      	bne.n	8017aa4 <vTaskStartScheduler+0x70>
 8017a68:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017a6c:	b672      	cpsid	i
 8017a6e:	f383 8811 	msr	BASEPRI, r3
 8017a72:	f3bf 8f6f 	isb	sy
 8017a76:	f3bf 8f4f 	dsb	sy
 8017a7a:	b662      	cpsie	i
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8017a7c:	4b12      	ldr	r3, [pc, #72]	; (8017ac8 <vTaskStartScheduler+0x94>)
 8017a7e:	4a13      	ldr	r2, [pc, #76]	; (8017acc <vTaskStartScheduler+0x98>)
 8017a80:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8017a82:	4913      	ldr	r1, [pc, #76]	; (8017ad0 <vTaskStartScheduler+0x9c>)
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8017a84:	334c      	adds	r3, #76	; 0x4c
 8017a86:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8017a88:	f04f 33ff 	mov.w	r3, #4294967295
		xSchedulerRunning = pdTRUE;
 8017a8c:	4a11      	ldr	r2, [pc, #68]	; (8017ad4 <vTaskStartScheduler+0xa0>)
		xNextTaskUnblockTime = portMAX_DELAY;
 8017a8e:	600b      	str	r3, [r1, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8017a90:	4b11      	ldr	r3, [pc, #68]	; (8017ad8 <vTaskStartScheduler+0xa4>)
		xSchedulerRunning = pdTRUE;
 8017a92:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8017a94:	601c      	str	r4, [r3, #0]
}
 8017a96:	b008      	add	sp, #32
 8017a98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8017a9c:	f001 b856 	b.w	8018b4c <xPortStartScheduler>
}
 8017aa0:	b008      	add	sp, #32
 8017aa2:	bd10      	pop	{r4, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8017aa4:	3001      	adds	r0, #1
 8017aa6:	d1fb      	bne.n	8017aa0 <vTaskStartScheduler+0x6c>
 8017aa8:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017aac:	b672      	cpsid	i
 8017aae:	f383 8811 	msr	BASEPRI, r3
 8017ab2:	f3bf 8f6f 	isb	sy
 8017ab6:	f3bf 8f4f 	dsb	sy
 8017aba:	b662      	cpsie	i
 8017abc:	e7fe      	b.n	8017abc <vTaskStartScheduler+0x88>
 8017abe:	bf00      	nop
 8017ac0:	0802e5d0 	.word	0x0802e5d0
 8017ac4:	080175d9 	.word	0x080175d9
 8017ac8:	20006720 	.word	0x20006720
 8017acc:	200004c4 	.word	0x200004c4
 8017ad0:	200067f8 	.word	0x200067f8
 8017ad4:	20006814 	.word	0x20006814
 8017ad8:	20006840 	.word	0x20006840

08017adc <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8017adc:	4a02      	ldr	r2, [pc, #8]	; (8017ae8 <vTaskSuspendAll+0xc>)
 8017ade:	6813      	ldr	r3, [r2, #0]
 8017ae0:	3301      	adds	r3, #1
 8017ae2:	6013      	str	r3, [r2, #0]
}
 8017ae4:	4770      	bx	lr
 8017ae6:	bf00      	nop
 8017ae8:	200067c4 	.word	0x200067c4

08017aec <xTaskGetTickCount>:
		xTicks = xTickCount;
 8017aec:	4b01      	ldr	r3, [pc, #4]	; (8017af4 <xTaskGetTickCount+0x8>)
 8017aee:	6818      	ldr	r0, [r3, #0]
}
 8017af0:	4770      	bx	lr
 8017af2:	bf00      	nop
 8017af4:	20006840 	.word	0x20006840

08017af8 <xTaskGetTickCountFromISR>:
{
 8017af8:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8017afa:	f001 f891 	bl	8018c20 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 8017afe:	4b01      	ldr	r3, [pc, #4]	; (8017b04 <xTaskGetTickCountFromISR+0xc>)
 8017b00:	6818      	ldr	r0, [r3, #0]
}
 8017b02:	bd08      	pop	{r3, pc}
 8017b04:	20006840 	.word	0x20006840

08017b08 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017b08:	4b52      	ldr	r3, [pc, #328]	; (8017c54 <xTaskIncrementTick+0x14c>)
 8017b0a:	681b      	ldr	r3, [r3, #0]
{
 8017b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017b10:	b083      	sub	sp, #12
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017b12:	2b00      	cmp	r3, #0
 8017b14:	d14c      	bne.n	8017bb0 <xTaskIncrementTick+0xa8>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8017b16:	4b50      	ldr	r3, [pc, #320]	; (8017c58 <xTaskIncrementTick+0x150>)
 8017b18:	681d      	ldr	r5, [r3, #0]
 8017b1a:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8017b1c:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8017b1e:	2d00      	cmp	r5, #0
 8017b20:	d054      	beq.n	8017bcc <xTaskIncrementTick+0xc4>
 8017b22:	4b4e      	ldr	r3, [pc, #312]	; (8017c5c <xTaskIncrementTick+0x154>)
 8017b24:	9301      	str	r3, [sp, #4]
		if( xConstTickCount >= xNextTaskUnblockTime )
 8017b26:	9b01      	ldr	r3, [sp, #4]
 8017b28:	681b      	ldr	r3, [r3, #0]
 8017b2a:	42ab      	cmp	r3, r5
 8017b2c:	d85d      	bhi.n	8017bea <xTaskIncrementTick+0xe2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017b2e:	4e4c      	ldr	r6, [pc, #304]	; (8017c60 <xTaskIncrementTick+0x158>)
 8017b30:	6833      	ldr	r3, [r6, #0]
 8017b32:	681c      	ldr	r4, [r3, #0]
 8017b34:	2c00      	cmp	r4, #0
 8017b36:	d07c      	beq.n	8017c32 <xTaskIncrementTick+0x12a>
BaseType_t xSwitchRequired = pdFALSE;
 8017b38:	2400      	movs	r4, #0
 8017b3a:	f8df 813c 	ldr.w	r8, [pc, #316]	; 8017c78 <xTaskIncrementTick+0x170>
 8017b3e:	f8df 913c 	ldr.w	r9, [pc, #316]	; 8017c7c <xTaskIncrementTick+0x174>
					prvAddTaskToReadyList( pxTCB );
 8017b42:	f04f 0a01 	mov.w	sl, #1
 8017b46:	4f47      	ldr	r7, [pc, #284]	; (8017c64 <xTaskIncrementTick+0x15c>)
 8017b48:	e024      	b.n	8017b94 <xTaskIncrementTick+0x8c>
 8017b4a:	9100      	str	r1, [sp, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017b4c:	f7fe febe 	bl	80168cc <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8017b50:	f8db 2028 	ldr.w	r2, [fp, #40]	; 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8017b54:	f10b 0018 	add.w	r0, fp, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8017b58:	9900      	ldr	r1, [sp, #0]
 8017b5a:	b112      	cbz	r2, 8017b62 <xTaskIncrementTick+0x5a>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8017b5c:	f7fe feb6 	bl	80168cc <uxListRemove>
 8017b60:	9900      	ldr	r1, [sp, #0]
					prvAddTaskToReadyList( pxTCB );
 8017b62:	f8db 002c 	ldr.w	r0, [fp, #44]	; 0x2c
 8017b66:	683b      	ldr	r3, [r7, #0]
 8017b68:	fa0a f200 	lsl.w	r2, sl, r0
 8017b6c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8017b70:	431a      	orrs	r2, r3
 8017b72:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8017b76:	603a      	str	r2, [r7, #0]
 8017b78:	f7fe fe80 	bl	801687c <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8017b7c:	f8d9 3000 	ldr.w	r3, [r9]
 8017b80:	f8db 202c 	ldr.w	r2, [fp, #44]	; 0x2c
 8017b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8017b86:	429a      	cmp	r2, r3
 8017b88:	bf28      	it	cs
 8017b8a:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017b8c:	6833      	ldr	r3, [r6, #0]
 8017b8e:	681b      	ldr	r3, [r3, #0]
 8017b90:	2b00      	cmp	r3, #0
 8017b92:	d052      	beq.n	8017c3a <xTaskIncrementTick+0x132>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017b94:	6833      	ldr	r3, [r6, #0]
 8017b96:	68db      	ldr	r3, [r3, #12]
 8017b98:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8017b9c:	f8db 2004 	ldr.w	r2, [fp, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017ba0:	f10b 0104 	add.w	r1, fp, #4
					if( xConstTickCount < xItemValue )
 8017ba4:	4295      	cmp	r5, r2
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017ba6:	4608      	mov	r0, r1
					if( xConstTickCount < xItemValue )
 8017ba8:	d2cf      	bcs.n	8017b4a <xTaskIncrementTick+0x42>
						xNextTaskUnblockTime = xItemValue;
 8017baa:	9b01      	ldr	r3, [sp, #4]
 8017bac:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8017bae:	e021      	b.n	8017bf4 <xTaskIncrementTick+0xec>
		++uxPendedTicks;
 8017bb0:	4a2d      	ldr	r2, [pc, #180]	; (8017c68 <xTaskIncrementTick+0x160>)
BaseType_t xSwitchRequired = pdFALSE;
 8017bb2:	2400      	movs	r4, #0
		++uxPendedTicks;
 8017bb4:	6813      	ldr	r3, [r2, #0]
 8017bb6:	3301      	adds	r3, #1
 8017bb8:	6013      	str	r3, [r2, #0]
		if( xYieldPending != pdFALSE )
 8017bba:	4b2c      	ldr	r3, [pc, #176]	; (8017c6c <xTaskIncrementTick+0x164>)
 8017bbc:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 8017bbe:	2b00      	cmp	r3, #0
}
 8017bc0:	bf0c      	ite	eq
 8017bc2:	4620      	moveq	r0, r4
 8017bc4:	2001      	movne	r0, #1
 8017bc6:	b003      	add	sp, #12
 8017bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 8017bcc:	4b24      	ldr	r3, [pc, #144]	; (8017c60 <xTaskIncrementTick+0x158>)
 8017bce:	681a      	ldr	r2, [r3, #0]
 8017bd0:	6812      	ldr	r2, [r2, #0]
 8017bd2:	b1da      	cbz	r2, 8017c0c <xTaskIncrementTick+0x104>
 8017bd4:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017bd8:	b672      	cpsid	i
 8017bda:	f383 8811 	msr	BASEPRI, r3
 8017bde:	f3bf 8f6f 	isb	sy
 8017be2:	f3bf 8f4f 	dsb	sy
 8017be6:	b662      	cpsie	i
 8017be8:	e7fe      	b.n	8017be8 <xTaskIncrementTick+0xe0>
BaseType_t xSwitchRequired = pdFALSE;
 8017bea:	2400      	movs	r4, #0
 8017bec:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8017c78 <xTaskIncrementTick+0x170>
 8017bf0:	f8df 9088 	ldr.w	r9, [pc, #136]	; 8017c7c <xTaskIncrementTick+0x174>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8017bf4:	f8d9 3000 	ldr.w	r3, [r9]
 8017bf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017bfa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8017bfe:	009b      	lsls	r3, r3, #2
 8017c00:	f858 3003 	ldr.w	r3, [r8, r3]
				xSwitchRequired = pdTRUE;
 8017c04:	2b02      	cmp	r3, #2
 8017c06:	bf28      	it	cs
 8017c08:	2401      	movcs	r4, #1
 8017c0a:	e7d6      	b.n	8017bba <xTaskIncrementTick+0xb2>
			taskSWITCH_DELAYED_LISTS();
 8017c0c:	4a18      	ldr	r2, [pc, #96]	; (8017c70 <xTaskIncrementTick+0x168>)
 8017c0e:	6818      	ldr	r0, [r3, #0]
 8017c10:	6811      	ldr	r1, [r2, #0]
 8017c12:	6019      	str	r1, [r3, #0]
 8017c14:	4917      	ldr	r1, [pc, #92]	; (8017c74 <xTaskIncrementTick+0x16c>)
 8017c16:	6010      	str	r0, [r2, #0]
 8017c18:	680a      	ldr	r2, [r1, #0]
 8017c1a:	3201      	adds	r2, #1
 8017c1c:	600a      	str	r2, [r1, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017c1e:	681a      	ldr	r2, [r3, #0]
 8017c20:	6812      	ldr	r2, [r2, #0]
 8017c22:	b97a      	cbnz	r2, 8017c44 <xTaskIncrementTick+0x13c>
		xNextTaskUnblockTime = portMAX_DELAY;
 8017c24:	4b0d      	ldr	r3, [pc, #52]	; (8017c5c <xTaskIncrementTick+0x154>)
 8017c26:	461a      	mov	r2, r3
 8017c28:	9301      	str	r3, [sp, #4]
 8017c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8017c2e:	6013      	str	r3, [r2, #0]
 8017c30:	e779      	b.n	8017b26 <xTaskIncrementTick+0x1e>
 8017c32:	f8df 8044 	ldr.w	r8, [pc, #68]	; 8017c78 <xTaskIncrementTick+0x170>
 8017c36:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8017c7c <xTaskIncrementTick+0x174>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8017c3e:	9a01      	ldr	r2, [sp, #4]
 8017c40:	6013      	str	r3, [r2, #0]
					break;
 8017c42:	e7d7      	b.n	8017bf4 <xTaskIncrementTick+0xec>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017c44:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8017c46:	4a05      	ldr	r2, [pc, #20]	; (8017c5c <xTaskIncrementTick+0x154>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017c48:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8017c4a:	9201      	str	r2, [sp, #4]
 8017c4c:	68db      	ldr	r3, [r3, #12]
 8017c4e:	685b      	ldr	r3, [r3, #4]
 8017c50:	6013      	str	r3, [r2, #0]
}
 8017c52:	e768      	b.n	8017b26 <xTaskIncrementTick+0x1e>
 8017c54:	200067c4 	.word	0x200067c4
 8017c58:	20006840 	.word	0x20006840
 8017c5c:	200067f8 	.word	0x200067f8
 8017c60:	20006724 	.word	0x20006724
 8017c64:	200067cc 	.word	0x200067cc
 8017c68:	200067c0 	.word	0x200067c0
 8017c6c:	20006844 	.word	0x20006844
 8017c70:	20006728 	.word	0x20006728
 8017c74:	200067fc 	.word	0x200067fc
 8017c78:	2000672c 	.word	0x2000672c
 8017c7c:	20006720 	.word	0x20006720

08017c80 <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 8017c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017c84:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 8017c86:	f000 fec5 	bl	8018a14 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8017c8a:	4b38      	ldr	r3, [pc, #224]	; (8017d6c <xTaskResumeAll.part.0+0xec>)
 8017c8c:	681a      	ldr	r2, [r3, #0]
 8017c8e:	3a01      	subs	r2, #1
 8017c90:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017c92:	681b      	ldr	r3, [r3, #0]
 8017c94:	2b00      	cmp	r3, #0
 8017c96:	d159      	bne.n	8017d4c <xTaskResumeAll.part.0+0xcc>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8017c98:	4b35      	ldr	r3, [pc, #212]	; (8017d70 <xTaskResumeAll.part.0+0xf0>)
 8017c9a:	681b      	ldr	r3, [r3, #0]
 8017c9c:	2b00      	cmp	r3, #0
 8017c9e:	d055      	beq.n	8017d4c <xTaskResumeAll.part.0+0xcc>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8017ca0:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8017d88 <xTaskResumeAll.part.0+0x108>
 8017ca4:	f8da 3000 	ldr.w	r3, [sl]
 8017ca8:	2b00      	cmp	r3, #0
 8017caa:	d05c      	beq.n	8017d66 <xTaskResumeAll.part.0+0xe6>
 8017cac:	4d31      	ldr	r5, [pc, #196]	; (8017d74 <xTaskResumeAll.part.0+0xf4>)
					prvAddTaskToReadyList( pxTCB );
 8017cae:	2601      	movs	r6, #1
 8017cb0:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 8017d8c <xTaskResumeAll.part.0+0x10c>
 8017cb4:	4f30      	ldr	r7, [pc, #192]	; (8017d78 <xTaskResumeAll.part.0+0xf8>)
 8017cb6:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 8017d90 <xTaskResumeAll.part.0+0x110>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017cba:	f8da 300c 	ldr.w	r3, [sl, #12]
 8017cbe:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017cc0:	f104 0b04 	add.w	fp, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8017cc4:	f104 0018 	add.w	r0, r4, #24
 8017cc8:	f7fe fe00 	bl	80168cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017ccc:	4658      	mov	r0, fp
 8017cce:	f7fe fdfd 	bl	80168cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8017cd2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8017cd4:	682a      	ldr	r2, [r5, #0]
 8017cd6:	4659      	mov	r1, fp
 8017cd8:	fa06 f300 	lsl.w	r3, r6, r0
 8017cdc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8017ce0:	4313      	orrs	r3, r2
 8017ce2:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8017ce6:	602b      	str	r3, [r5, #0]
 8017ce8:	f7fe fdc8 	bl	801687c <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8017cec:	683b      	ldr	r3, [r7, #0]
 8017cee:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8017cf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017cf2:	429a      	cmp	r2, r3
 8017cf4:	d301      	bcc.n	8017cfa <xTaskResumeAll.part.0+0x7a>
						xYieldPending = pdTRUE;
 8017cf6:	f8c9 6000 	str.w	r6, [r9]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8017cfa:	f8da 3000 	ldr.w	r3, [sl]
 8017cfe:	2b00      	cmp	r3, #0
 8017d00:	d1db      	bne.n	8017cba <xTaskResumeAll.part.0+0x3a>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017d02:	4b1e      	ldr	r3, [pc, #120]	; (8017d7c <xTaskResumeAll.part.0+0xfc>)
 8017d04:	681a      	ldr	r2, [r3, #0]
 8017d06:	6812      	ldr	r2, [r2, #0]
 8017d08:	b342      	cbz	r2, 8017d5c <xTaskResumeAll.part.0+0xdc>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017d0a:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8017d0c:	4b1c      	ldr	r3, [pc, #112]	; (8017d80 <xTaskResumeAll.part.0+0x100>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017d0e:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8017d10:	68d2      	ldr	r2, [r2, #12]
 8017d12:	6852      	ldr	r2, [r2, #4]
 8017d14:	601a      	str	r2, [r3, #0]
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8017d16:	4e1b      	ldr	r6, [pc, #108]	; (8017d84 <xTaskResumeAll.part.0+0x104>)
 8017d18:	6834      	ldr	r4, [r6, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8017d1a:	b144      	cbz	r4, 8017d2e <xTaskResumeAll.part.0+0xae>
								xYieldPending = pdTRUE;
 8017d1c:	2501      	movs	r5, #1
							if( xTaskIncrementTick() != pdFALSE )
 8017d1e:	f7ff fef3 	bl	8017b08 <xTaskIncrementTick>
 8017d22:	b108      	cbz	r0, 8017d28 <xTaskResumeAll.part.0+0xa8>
								xYieldPending = pdTRUE;
 8017d24:	f8c9 5000 	str.w	r5, [r9]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8017d28:	3c01      	subs	r4, #1
 8017d2a:	d1f8      	bne.n	8017d1e <xTaskResumeAll.part.0+0x9e>
						uxPendedTicks = 0;
 8017d2c:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 8017d2e:	f8d9 3000 	ldr.w	r3, [r9]
 8017d32:	b15b      	cbz	r3, 8017d4c <xTaskResumeAll.part.0+0xcc>
					taskYIELD_IF_USING_PREEMPTION();
 8017d34:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8017d38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017d3c:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8017d40:	f3bf 8f4f 	dsb	sy
 8017d44:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8017d48:	2001      	movs	r0, #1
 8017d4a:	e000      	b.n	8017d4e <xTaskResumeAll.part.0+0xce>
BaseType_t xAlreadyYielded = pdFALSE;
 8017d4c:	2000      	movs	r0, #0
 8017d4e:	9001      	str	r0, [sp, #4]
	taskEXIT_CRITICAL();
 8017d50:	f000 fe86 	bl	8018a60 <vPortExitCritical>
}
 8017d54:	9801      	ldr	r0, [sp, #4]
 8017d56:	b003      	add	sp, #12
 8017d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xNextTaskUnblockTime = portMAX_DELAY;
 8017d5c:	4b08      	ldr	r3, [pc, #32]	; (8017d80 <xTaskResumeAll.part.0+0x100>)
 8017d5e:	f04f 32ff 	mov.w	r2, #4294967295
 8017d62:	601a      	str	r2, [r3, #0]
 8017d64:	e7d7      	b.n	8017d16 <xTaskResumeAll.part.0+0x96>
 8017d66:	f8df 9028 	ldr.w	r9, [pc, #40]	; 8017d90 <xTaskResumeAll.part.0+0x110>
 8017d6a:	e7d4      	b.n	8017d16 <xTaskResumeAll.part.0+0x96>
 8017d6c:	200067c4 	.word	0x200067c4
 8017d70:	200067b8 	.word	0x200067b8
 8017d74:	200067cc 	.word	0x200067cc
 8017d78:	20006720 	.word	0x20006720
 8017d7c:	20006724 	.word	0x20006724
 8017d80:	200067f8 	.word	0x200067f8
 8017d84:	200067c0 	.word	0x200067c0
 8017d88:	20006800 	.word	0x20006800
 8017d8c:	2000672c 	.word	0x2000672c
 8017d90:	20006844 	.word	0x20006844

08017d94 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 8017d94:	4b07      	ldr	r3, [pc, #28]	; (8017db4 <xTaskResumeAll+0x20>)
 8017d96:	681b      	ldr	r3, [r3, #0]
 8017d98:	b953      	cbnz	r3, 8017db0 <xTaskResumeAll+0x1c>
 8017d9a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017d9e:	b672      	cpsid	i
 8017da0:	f383 8811 	msr	BASEPRI, r3
 8017da4:	f3bf 8f6f 	isb	sy
 8017da8:	f3bf 8f4f 	dsb	sy
 8017dac:	b662      	cpsie	i
 8017dae:	e7fe      	b.n	8017dae <xTaskResumeAll+0x1a>
 8017db0:	f7ff bf66 	b.w	8017c80 <xTaskResumeAll.part.0>
 8017db4:	200067c4 	.word	0x200067c4

08017db8 <vTaskDelay>:
	{
 8017db8:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8017dba:	b950      	cbnz	r0, 8017dd2 <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 8017dbc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8017dc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017dc4:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8017dc8:	f3bf 8f4f 	dsb	sy
 8017dcc:	f3bf 8f6f 	isb	sy
	}
 8017dd0:	bd10      	pop	{r4, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8017dd2:	4c12      	ldr	r4, [pc, #72]	; (8017e1c <vTaskDelay+0x64>)
 8017dd4:	6821      	ldr	r1, [r4, #0]
 8017dd6:	b151      	cbz	r1, 8017dee <vTaskDelay+0x36>
 8017dd8:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017ddc:	b672      	cpsid	i
 8017dde:	f383 8811 	msr	BASEPRI, r3
 8017de2:	f3bf 8f6f 	isb	sy
 8017de6:	f3bf 8f4f 	dsb	sy
 8017dea:	b662      	cpsie	i
 8017dec:	e7fe      	b.n	8017dec <vTaskDelay+0x34>
	++uxSchedulerSuspended;
 8017dee:	6823      	ldr	r3, [r4, #0]
 8017df0:	3301      	adds	r3, #1
 8017df2:	6023      	str	r3, [r4, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8017df4:	f7ff fb84 	bl	8017500 <prvAddCurrentTaskToDelayedList>
	configASSERT( uxSchedulerSuspended );
 8017df8:	6823      	ldr	r3, [r4, #0]
 8017dfa:	b953      	cbnz	r3, 8017e12 <vTaskDelay+0x5a>
 8017dfc:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017e00:	b672      	cpsid	i
 8017e02:	f383 8811 	msr	BASEPRI, r3
 8017e06:	f3bf 8f6f 	isb	sy
 8017e0a:	f3bf 8f4f 	dsb	sy
 8017e0e:	b662      	cpsie	i
 8017e10:	e7fe      	b.n	8017e10 <vTaskDelay+0x58>
 8017e12:	f7ff ff35 	bl	8017c80 <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 8017e16:	2800      	cmp	r0, #0
 8017e18:	d0d0      	beq.n	8017dbc <vTaskDelay+0x4>
	}
 8017e1a:	bd10      	pop	{r4, pc}
 8017e1c:	200067c4 	.word	0x200067c4

08017e20 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8017e20:	4b04      	ldr	r3, [pc, #16]	; (8017e34 <vTaskSwitchContext+0x14>)
 8017e22:	681b      	ldr	r3, [r3, #0]
 8017e24:	b11b      	cbz	r3, 8017e2e <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8017e26:	4b04      	ldr	r3, [pc, #16]	; (8017e38 <vTaskSwitchContext+0x18>)
 8017e28:	2201      	movs	r2, #1
 8017e2a:	601a      	str	r2, [r3, #0]
}
 8017e2c:	4770      	bx	lr
 8017e2e:	f7ff bc09 	b.w	8017644 <vTaskSwitchContext.part.0>
 8017e32:	bf00      	nop
 8017e34:	200067c4 	.word	0x200067c4
 8017e38:	20006844 	.word	0x20006844

08017e3c <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8017e3c:	b160      	cbz	r0, 8017e58 <vTaskPlaceOnEventList+0x1c>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8017e3e:	4b0c      	ldr	r3, [pc, #48]	; (8017e70 <vTaskPlaceOnEventList+0x34>)
{
 8017e40:	b510      	push	{r4, lr}
 8017e42:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8017e44:	6819      	ldr	r1, [r3, #0]
 8017e46:	3118      	adds	r1, #24
 8017e48:	f7fe fd28 	bl	801689c <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8017e4c:	4620      	mov	r0, r4
 8017e4e:	2101      	movs	r1, #1
}
 8017e50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8017e54:	f7ff bb54 	b.w	8017500 <prvAddCurrentTaskToDelayedList>
 8017e58:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017e5c:	b672      	cpsid	i
 8017e5e:	f383 8811 	msr	BASEPRI, r3
 8017e62:	f3bf 8f6f 	isb	sy
 8017e66:	f3bf 8f4f 	dsb	sy
 8017e6a:	b662      	cpsie	i
	configASSERT( pxEventList );
 8017e6c:	e7fe      	b.n	8017e6c <vTaskPlaceOnEventList+0x30>
 8017e6e:	bf00      	nop
 8017e70:	20006720 	.word	0x20006720

08017e74 <vTaskPlaceOnEventListRestricted>:
	{
 8017e74:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 8017e76:	b180      	cbz	r0, 8017e9a <vTaskPlaceOnEventListRestricted+0x26>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8017e78:	4b0d      	ldr	r3, [pc, #52]	; (8017eb0 <vTaskPlaceOnEventListRestricted+0x3c>)
 8017e7a:	460d      	mov	r5, r1
 8017e7c:	4614      	mov	r4, r2
 8017e7e:	6819      	ldr	r1, [r3, #0]
 8017e80:	3118      	adds	r1, #24
 8017e82:	f7fe fcfb 	bl	801687c <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8017e86:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8017e88:	4621      	mov	r1, r4
 8017e8a:	bf0c      	ite	eq
 8017e8c:	4628      	moveq	r0, r5
 8017e8e:	f04f 30ff 	movne.w	r0, #4294967295
	}
 8017e92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8017e96:	f7ff bb33 	b.w	8017500 <prvAddCurrentTaskToDelayedList>
 8017e9a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017e9e:	b672      	cpsid	i
 8017ea0:	f383 8811 	msr	BASEPRI, r3
 8017ea4:	f3bf 8f6f 	isb	sy
 8017ea8:	f3bf 8f4f 	dsb	sy
 8017eac:	b662      	cpsie	i
		configASSERT( pxEventList );
 8017eae:	e7fe      	b.n	8017eae <vTaskPlaceOnEventListRestricted+0x3a>
 8017eb0:	20006720 	.word	0x20006720

08017eb4 <xTaskRemoveFromEventList>:
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017eb4:	68c3      	ldr	r3, [r0, #12]
{
 8017eb6:	b530      	push	{r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017eb8:	68dc      	ldr	r4, [r3, #12]
{
 8017eba:	b083      	sub	sp, #12
	configASSERT( pxUnblockedTCB );
 8017ebc:	b364      	cbz	r4, 8017f18 <xTaskRemoveFromEventList+0x64>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8017ebe:	f104 0518 	add.w	r5, r4, #24
 8017ec2:	4628      	mov	r0, r5
 8017ec4:	f7fe fd02 	bl	80168cc <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017ec8:	4b1a      	ldr	r3, [pc, #104]	; (8017f34 <xTaskRemoveFromEventList+0x80>)
 8017eca:	681b      	ldr	r3, [r3, #0]
 8017ecc:	b17b      	cbz	r3, 8017eee <xTaskRemoveFromEventList+0x3a>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8017ece:	4629      	mov	r1, r5
 8017ed0:	4819      	ldr	r0, [pc, #100]	; (8017f38 <xTaskRemoveFromEventList+0x84>)
 8017ed2:	f7fe fcd3 	bl	801687c <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8017ed6:	4b19      	ldr	r3, [pc, #100]	; (8017f3c <xTaskRemoveFromEventList+0x88>)
 8017ed8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8017eda:	681b      	ldr	r3, [r3, #0]
 8017edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017ede:	429a      	cmp	r2, r3
 8017ee0:	d925      	bls.n	8017f2e <xTaskRemoveFromEventList+0x7a>
		xYieldPending = pdTRUE;
 8017ee2:	2301      	movs	r3, #1
 8017ee4:	4a16      	ldr	r2, [pc, #88]	; (8017f40 <xTaskRemoveFromEventList+0x8c>)
		xReturn = pdTRUE;
 8017ee6:	4618      	mov	r0, r3
		xYieldPending = pdTRUE;
 8017ee8:	6013      	str	r3, [r2, #0]
}
 8017eea:	b003      	add	sp, #12
 8017eec:	bd30      	pop	{r4, r5, pc}
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8017eee:	1d21      	adds	r1, r4, #4
 8017ef0:	4608      	mov	r0, r1
 8017ef2:	9101      	str	r1, [sp, #4]
 8017ef4:	f7fe fcea 	bl	80168cc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8017ef8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8017efa:	4a12      	ldr	r2, [pc, #72]	; (8017f44 <xTaskRemoveFromEventList+0x90>)
 8017efc:	2301      	movs	r3, #1
 8017efe:	9901      	ldr	r1, [sp, #4]
 8017f00:	6815      	ldr	r5, [r2, #0]
 8017f02:	4083      	lsls	r3, r0
 8017f04:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8017f08:	432b      	orrs	r3, r5
 8017f0a:	6013      	str	r3, [r2, #0]
 8017f0c:	4b0e      	ldr	r3, [pc, #56]	; (8017f48 <xTaskRemoveFromEventList+0x94>)
 8017f0e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8017f12:	f7fe fcb3 	bl	801687c <vListInsertEnd>
 8017f16:	e7de      	b.n	8017ed6 <xTaskRemoveFromEventList+0x22>
 8017f18:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017f1c:	b672      	cpsid	i
 8017f1e:	f383 8811 	msr	BASEPRI, r3
 8017f22:	f3bf 8f6f 	isb	sy
 8017f26:	f3bf 8f4f 	dsb	sy
 8017f2a:	b662      	cpsie	i
	configASSERT( pxUnblockedTCB );
 8017f2c:	e7fe      	b.n	8017f2c <xTaskRemoveFromEventList+0x78>
		xReturn = pdFALSE;
 8017f2e:	2000      	movs	r0, #0
}
 8017f30:	b003      	add	sp, #12
 8017f32:	bd30      	pop	{r4, r5, pc}
 8017f34:	200067c4 	.word	0x200067c4
 8017f38:	20006800 	.word	0x20006800
 8017f3c:	20006720 	.word	0x20006720
 8017f40:	20006844 	.word	0x20006844
 8017f44:	200067cc 	.word	0x200067cc
 8017f48:	2000672c 	.word	0x2000672c

08017f4c <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8017f4c:	4a03      	ldr	r2, [pc, #12]	; (8017f5c <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 8017f4e:	4b04      	ldr	r3, [pc, #16]	; (8017f60 <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8017f50:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8017f52:	681b      	ldr	r3, [r3, #0]
 8017f54:	e9c0 2300 	strd	r2, r3, [r0]
}
 8017f58:	4770      	bx	lr
 8017f5a:	bf00      	nop
 8017f5c:	200067fc 	.word	0x200067fc
 8017f60:	20006840 	.word	0x20006840

08017f64 <xTaskCheckForTimeOut>:
	configASSERT( pxTimeOut );
 8017f64:	b338      	cbz	r0, 8017fb6 <xTaskCheckForTimeOut+0x52>
{
 8017f66:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017f68:	460d      	mov	r5, r1
 8017f6a:	b083      	sub	sp, #12
	configASSERT( pxTicksToWait );
 8017f6c:	b1c1      	cbz	r1, 8017fa0 <xTaskCheckForTimeOut+0x3c>
 8017f6e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8017f70:	f000 fd50 	bl	8018a14 <vPortEnterCritical>
			if( *pxTicksToWait == portMAX_DELAY )
 8017f74:	682b      	ldr	r3, [r5, #0]
		const TickType_t xConstTickCount = xTickCount;
 8017f76:	4a1f      	ldr	r2, [pc, #124]	; (8017ff4 <xTaskCheckForTimeOut+0x90>)
			if( *pxTicksToWait == portMAX_DELAY )
 8017f78:	1c58      	adds	r0, r3, #1
		const TickType_t xConstTickCount = xTickCount;
 8017f7a:	6811      	ldr	r1, [r2, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8017f7c:	d034      	beq.n	8017fe8 <xTaskCheckForTimeOut+0x84>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8017f7e:	f8df c078 	ldr.w	ip, [pc, #120]	; 8017ff8 <xTaskCheckForTimeOut+0x94>
 8017f82:	6826      	ldr	r6, [r4, #0]
 8017f84:	f8dc 7000 	ldr.w	r7, [ip]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8017f88:	6860      	ldr	r0, [r4, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8017f8a:	42be      	cmp	r6, r7
 8017f8c:	d01e      	beq.n	8017fcc <xTaskCheckForTimeOut+0x68>
 8017f8e:	4288      	cmp	r0, r1
 8017f90:	d81c      	bhi.n	8017fcc <xTaskCheckForTimeOut+0x68>
			xReturn = pdTRUE;
 8017f92:	2001      	movs	r0, #1
 8017f94:	9001      	str	r0, [sp, #4]
	taskEXIT_CRITICAL();
 8017f96:	f000 fd63 	bl	8018a60 <vPortExitCritical>
}
 8017f9a:	9801      	ldr	r0, [sp, #4]
 8017f9c:	b003      	add	sp, #12
 8017f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017fa0:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017fa4:	b672      	cpsid	i
 8017fa6:	f383 8811 	msr	BASEPRI, r3
 8017faa:	f3bf 8f6f 	isb	sy
 8017fae:	f3bf 8f4f 	dsb	sy
 8017fb2:	b662      	cpsie	i
	configASSERT( pxTicksToWait );
 8017fb4:	e7fe      	b.n	8017fb4 <xTaskCheckForTimeOut+0x50>
 8017fb6:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017fba:	b672      	cpsid	i
 8017fbc:	f383 8811 	msr	BASEPRI, r3
 8017fc0:	f3bf 8f6f 	isb	sy
 8017fc4:	f3bf 8f4f 	dsb	sy
 8017fc8:	b662      	cpsie	i
	configASSERT( pxTimeOut );
 8017fca:	e7fe      	b.n	8017fca <xTaskCheckForTimeOut+0x66>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8017fcc:	eba1 0e00 	sub.w	lr, r1, r0
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8017fd0:	4573      	cmp	r3, lr
 8017fd2:	d90b      	bls.n	8017fec <xTaskCheckForTimeOut+0x88>
			*pxTicksToWait -= xElapsedTime;
 8017fd4:	1a5b      	subs	r3, r3, r1
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8017fd6:	f8dc 1000 	ldr.w	r1, [ip]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8017fda:	6812      	ldr	r2, [r2, #0]
			*pxTicksToWait -= xElapsedTime;
 8017fdc:	4403      	add	r3, r0
			xReturn = pdFALSE;
 8017fde:	2000      	movs	r0, #0
			*pxTicksToWait -= xElapsedTime;
 8017fe0:	602b      	str	r3, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8017fe2:	e9c4 1200 	strd	r1, r2, [r4]
			xReturn = pdFALSE;
 8017fe6:	e7d5      	b.n	8017f94 <xTaskCheckForTimeOut+0x30>
				xReturn = pdFALSE;
 8017fe8:	2000      	movs	r0, #0
 8017fea:	e7d3      	b.n	8017f94 <xTaskCheckForTimeOut+0x30>
			*pxTicksToWait = 0;
 8017fec:	2300      	movs	r3, #0
			xReturn = pdTRUE;
 8017fee:	2001      	movs	r0, #1
			*pxTicksToWait = 0;
 8017ff0:	602b      	str	r3, [r5, #0]
			xReturn = pdTRUE;
 8017ff2:	e7cf      	b.n	8017f94 <xTaskCheckForTimeOut+0x30>
 8017ff4:	20006840 	.word	0x20006840
 8017ff8:	200067fc 	.word	0x200067fc

08017ffc <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8017ffc:	4b01      	ldr	r3, [pc, #4]	; (8018004 <vTaskMissedYield+0x8>)
 8017ffe:	2201      	movs	r2, #1
 8018000:	601a      	str	r2, [r3, #0]
}
 8018002:	4770      	bx	lr
 8018004:	20006844 	.word	0x20006844

08018008 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 8018008:	4b01      	ldr	r3, [pc, #4]	; (8018010 <xTaskGetCurrentTaskHandle+0x8>)
 801800a:	6818      	ldr	r0, [r3, #0]
	}
 801800c:	4770      	bx	lr
 801800e:	bf00      	nop
 8018010:	20006720 	.word	0x20006720

08018014 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8018014:	4b05      	ldr	r3, [pc, #20]	; (801802c <xTaskGetSchedulerState+0x18>)
 8018016:	681b      	ldr	r3, [r3, #0]
 8018018:	b133      	cbz	r3, 8018028 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801801a:	4b05      	ldr	r3, [pc, #20]	; (8018030 <xTaskGetSchedulerState+0x1c>)
 801801c:	681b      	ldr	r3, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 801801e:	2b00      	cmp	r3, #0
 8018020:	bf0c      	ite	eq
 8018022:	2002      	moveq	r0, #2
 8018024:	2000      	movne	r0, #0
 8018026:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8018028:	2001      	movs	r0, #1
	}
 801802a:	4770      	bx	lr
 801802c:	20006814 	.word	0x20006814
 8018030:	200067c4 	.word	0x200067c4

08018034 <xTaskPriorityInherit>:
	{
 8018034:	b570      	push	{r4, r5, r6, lr}
		if( pxMutexHolder != NULL )
 8018036:	4604      	mov	r4, r0
	{
 8018038:	b082      	sub	sp, #8
		if( pxMutexHolder != NULL )
 801803a:	b1c8      	cbz	r0, 8018070 <xTaskPriorityInherit+0x3c>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801803c:	4d26      	ldr	r5, [pc, #152]	; (80180d8 <xTaskPriorityInherit+0xa4>)
 801803e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8018040:	682a      	ldr	r2, [r5, #0]
 8018042:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8018044:	4293      	cmp	r3, r2
 8018046:	d215      	bcs.n	8018074 <xTaskPriorityInherit+0x40>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8018048:	6982      	ldr	r2, [r0, #24]
 801804a:	2a00      	cmp	r2, #0
 801804c:	db04      	blt.n	8018058 <xTaskPriorityInherit+0x24>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801804e:	682a      	ldr	r2, [r5, #0]
 8018050:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8018052:	f1c2 0207 	rsb	r2, r2, #7
 8018056:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8018058:	4e20      	ldr	r6, [pc, #128]	; (80180dc <xTaskPriorityInherit+0xa8>)
 801805a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 801805e:	6962      	ldr	r2, [r4, #20]
 8018060:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8018064:	429a      	cmp	r2, r3
 8018066:	d00e      	beq.n	8018086 <xTaskPriorityInherit+0x52>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8018068:	682b      	ldr	r3, [r5, #0]
				xReturn = pdTRUE;
 801806a:	2001      	movs	r0, #1
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801806c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801806e:	62e3      	str	r3, [r4, #44]	; 0x2c
	}
 8018070:	b002      	add	sp, #8
 8018072:	bd70      	pop	{r4, r5, r6, pc}
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8018074:	682b      	ldr	r3, [r5, #0]
 8018076:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8018078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801807a:	4298      	cmp	r0, r3
 801807c:	bf2c      	ite	cs
 801807e:	2000      	movcs	r0, #0
 8018080:	2001      	movcc	r0, #1
	}
 8018082:	b002      	add	sp, #8
 8018084:	bd70      	pop	{r4, r5, r6, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8018086:	1d21      	adds	r1, r4, #4
 8018088:	4608      	mov	r0, r1
 801808a:	9101      	str	r1, [sp, #4]
 801808c:	f7fe fc1e 	bl	80168cc <uxListRemove>
 8018090:	9901      	ldr	r1, [sp, #4]
 8018092:	b970      	cbnz	r0, 80180b2 <xTaskPriorityInherit+0x7e>
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8018094:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8018096:	4a12      	ldr	r2, [pc, #72]	; (80180e0 <xTaskPriorityInherit+0xac>)
 8018098:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 801809c:	009b      	lsls	r3, r3, #2
 801809e:	58f3      	ldr	r3, [r6, r3]
 80180a0:	b943      	cbnz	r3, 80180b4 <xTaskPriorityInherit+0x80>
 80180a2:	2301      	movs	r3, #1
 80180a4:	fa03 f000 	lsl.w	r0, r3, r0
 80180a8:	6813      	ldr	r3, [r2, #0]
 80180aa:	ea23 0300 	bic.w	r3, r3, r0
 80180ae:	6013      	str	r3, [r2, #0]
 80180b0:	e000      	b.n	80180b4 <xTaskPriorityInherit+0x80>
 80180b2:	4a0b      	ldr	r2, [pc, #44]	; (80180e0 <xTaskPriorityInherit+0xac>)
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80180b4:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80180b6:	6815      	ldr	r5, [r2, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80180b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80180ba:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80180bc:	2401      	movs	r4, #1
 80180be:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 80180c2:	fa04 f303 	lsl.w	r3, r4, r3
 80180c6:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 80180ca:	432b      	orrs	r3, r5
 80180cc:	6013      	str	r3, [r2, #0]
 80180ce:	f7fe fbd5 	bl	801687c <vListInsertEnd>
				xReturn = pdTRUE;
 80180d2:	4620      	mov	r0, r4
 80180d4:	e7cc      	b.n	8018070 <xTaskPriorityInherit+0x3c>
 80180d6:	bf00      	nop
 80180d8:	20006720 	.word	0x20006720
 80180dc:	2000672c 	.word	0x2000672c
 80180e0:	200067cc 	.word	0x200067cc

080180e4 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 80180e4:	b340      	cbz	r0, 8018138 <xTaskPriorityDisinherit+0x54>
			configASSERT( pxTCB == pxCurrentTCB );
 80180e6:	4b2c      	ldr	r3, [pc, #176]	; (8018198 <xTaskPriorityDisinherit+0xb4>)
 80180e8:	681b      	ldr	r3, [r3, #0]
 80180ea:	4283      	cmp	r3, r0
	{
 80180ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80180ee:	4604      	mov	r4, r0
 80180f0:	b083      	sub	sp, #12
			configASSERT( pxTCB == pxCurrentTCB );
 80180f2:	d00a      	beq.n	801810a <xTaskPriorityDisinherit+0x26>
 80180f4:	f04f 0330 	mov.w	r3, #48	; 0x30
 80180f8:	b672      	cpsid	i
 80180fa:	f383 8811 	msr	BASEPRI, r3
 80180fe:	f3bf 8f6f 	isb	sy
 8018102:	f3bf 8f4f 	dsb	sy
 8018106:	b662      	cpsie	i
 8018108:	e7fe      	b.n	8018108 <xTaskPriorityDisinherit+0x24>
			configASSERT( pxTCB->uxMutexesHeld );
 801810a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801810c:	b14b      	cbz	r3, 8018122 <xTaskPriorityDisinherit+0x3e>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801810e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
			( pxTCB->uxMutexesHeld )--;
 8018110:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8018112:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8018114:	6483      	str	r3, [r0, #72]	; 0x48
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8018116:	4291      	cmp	r1, r2
 8018118:	d000      	beq.n	801811c <xTaskPriorityDisinherit+0x38>
 801811a:	b17b      	cbz	r3, 801813c <xTaskPriorityDisinherit+0x58>
	BaseType_t xReturn = pdFALSE;
 801811c:	2000      	movs	r0, #0
	}
 801811e:	b003      	add	sp, #12
 8018120:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018122:	f04f 0330 	mov.w	r3, #48	; 0x30
 8018126:	b672      	cpsid	i
 8018128:	f383 8811 	msr	BASEPRI, r3
 801812c:	f3bf 8f6f 	isb	sy
 8018130:	f3bf 8f4f 	dsb	sy
 8018134:	b662      	cpsie	i
			configASSERT( pxTCB->uxMutexesHeld );
 8018136:	e7fe      	b.n	8018136 <xTaskPriorityDisinherit+0x52>
	BaseType_t xReturn = pdFALSE;
 8018138:	2000      	movs	r0, #0
	}
 801813a:	4770      	bx	lr
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801813c:	1d01      	adds	r1, r0, #4
 801813e:	4608      	mov	r0, r1
 8018140:	9101      	str	r1, [sp, #4]
 8018142:	f7fe fbc3 	bl	80168cc <uxListRemove>
 8018146:	9901      	ldr	r1, [sp, #4]
 8018148:	b1a0      	cbz	r0, 8018174 <xTaskPriorityDisinherit+0x90>
 801814a:	4814      	ldr	r0, [pc, #80]	; (801819c <xTaskPriorityDisinherit+0xb8>)
 801814c:	4a14      	ldr	r2, [pc, #80]	; (80181a0 <xTaskPriorityDisinherit+0xbc>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801814e:	6c63      	ldr	r3, [r4, #68]	; 0x44
					prvAddTaskToReadyList( pxTCB );
 8018150:	2501      	movs	r5, #1
 8018152:	6816      	ldr	r6, [r2, #0]
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018154:	f1c3 0707 	rsb	r7, r3, #7
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8018158:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801815a:	61a7      	str	r7, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 801815c:	fa05 f403 	lsl.w	r4, r5, r3
 8018160:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8018164:	4334      	orrs	r4, r6
 8018166:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 801816a:	6014      	str	r4, [r2, #0]
 801816c:	f7fe fb86 	bl	801687c <vListInsertEnd>
					xReturn = pdTRUE;
 8018170:	4628      	mov	r0, r5
		return xReturn;
 8018172:	e7d4      	b.n	801811e <xTaskPriorityDisinherit+0x3a>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8018174:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8018176:	4809      	ldr	r0, [pc, #36]	; (801819c <xTaskPriorityDisinherit+0xb8>)
 8018178:	eb05 0385 	add.w	r3, r5, r5, lsl #2
 801817c:	4a08      	ldr	r2, [pc, #32]	; (80181a0 <xTaskPriorityDisinherit+0xbc>)
 801817e:	009b      	lsls	r3, r3, #2
 8018180:	58c3      	ldr	r3, [r0, r3]
 8018182:	2b00      	cmp	r3, #0
 8018184:	d1e3      	bne.n	801814e <xTaskPriorityDisinherit+0x6a>
 8018186:	2301      	movs	r3, #1
 8018188:	fa03 f505 	lsl.w	r5, r3, r5
 801818c:	6813      	ldr	r3, [r2, #0]
 801818e:	ea23 0305 	bic.w	r3, r3, r5
 8018192:	6013      	str	r3, [r2, #0]
 8018194:	e7db      	b.n	801814e <xTaskPriorityDisinherit+0x6a>
 8018196:	bf00      	nop
 8018198:	20006720 	.word	0x20006720
 801819c:	2000672c 	.word	0x2000672c
 80181a0:	200067cc 	.word	0x200067cc

080181a4 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 80181a4:	2800      	cmp	r0, #0
 80181a6:	d044      	beq.n	8018232 <vTaskPriorityDisinheritAfterTimeout+0x8e>
			configASSERT( pxTCB->uxMutexesHeld );
 80181a8:	6c83      	ldr	r3, [r0, #72]	; 0x48
	{
 80181aa:	b530      	push	{r4, r5, lr}
 80181ac:	4604      	mov	r4, r0
 80181ae:	b083      	sub	sp, #12
			configASSERT( pxTCB->uxMutexesHeld );
 80181b0:	b153      	cbz	r3, 80181c8 <vTaskPriorityDisinheritAfterTimeout+0x24>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80181b2:	6c40      	ldr	r0, [r0, #68]	; 0x44
			if( pxTCB->uxPriority != uxPriorityToUse )
 80181b4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80181b6:	4281      	cmp	r1, r0
 80181b8:	bf38      	it	cc
 80181ba:	4601      	movcc	r1, r0
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80181bc:	428a      	cmp	r2, r1
 80181be:	d001      	beq.n	80181c4 <vTaskPriorityDisinheritAfterTimeout+0x20>
 80181c0:	2b01      	cmp	r3, #1
 80181c2:	d00c      	beq.n	80181de <vTaskPriorityDisinheritAfterTimeout+0x3a>
	}
 80181c4:	b003      	add	sp, #12
 80181c6:	bd30      	pop	{r4, r5, pc}
 80181c8:	f04f 0330 	mov.w	r3, #48	; 0x30
 80181cc:	b672      	cpsid	i
 80181ce:	f383 8811 	msr	BASEPRI, r3
 80181d2:	f3bf 8f6f 	isb	sy
 80181d6:	f3bf 8f4f 	dsb	sy
 80181da:	b662      	cpsie	i
			configASSERT( pxTCB->uxMutexesHeld );
 80181dc:	e7fe      	b.n	80181dc <vTaskPriorityDisinheritAfterTimeout+0x38>
					configASSERT( pxTCB != pxCurrentTCB );
 80181de:	4b25      	ldr	r3, [pc, #148]	; (8018274 <vTaskPriorityDisinheritAfterTimeout+0xd0>)
 80181e0:	681b      	ldr	r3, [r3, #0]
 80181e2:	42a3      	cmp	r3, r4
 80181e4:	d026      	beq.n	8018234 <vTaskPriorityDisinheritAfterTimeout+0x90>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80181e6:	69a3      	ldr	r3, [r4, #24]
					pxTCB->uxPriority = uxPriorityToUse;
 80181e8:	62e1      	str	r1, [r4, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80181ea:	2b00      	cmp	r3, #0
 80181ec:	db02      	blt.n	80181f4 <vTaskPriorityDisinheritAfterTimeout+0x50>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80181ee:	f1c1 0107 	rsb	r1, r1, #7
 80181f2:	61a1      	str	r1, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80181f4:	4d20      	ldr	r5, [pc, #128]	; (8018278 <vTaskPriorityDisinheritAfterTimeout+0xd4>)
 80181f6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80181fa:	6961      	ldr	r1, [r4, #20]
 80181fc:	eb05 0382 	add.w	r3, r5, r2, lsl #2
 8018200:	4299      	cmp	r1, r3
 8018202:	d1df      	bne.n	80181c4 <vTaskPriorityDisinheritAfterTimeout+0x20>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8018204:	1d21      	adds	r1, r4, #4
 8018206:	4608      	mov	r0, r1
 8018208:	9101      	str	r1, [sp, #4]
 801820a:	f7fe fb5f 	bl	80168cc <uxListRemove>
 801820e:	9901      	ldr	r1, [sp, #4]
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8018210:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8018212:	b1d0      	cbz	r0, 801824a <vTaskPriorityDisinheritAfterTimeout+0xa6>
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8018214:	2301      	movs	r3, #1
 8018216:	0090      	lsls	r0, r2, #2
 8018218:	4c18      	ldr	r4, [pc, #96]	; (801827c <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 801821a:	4093      	lsls	r3, r2
						prvAddTaskToReadyList( pxTCB );
 801821c:	4410      	add	r0, r2
 801821e:	6822      	ldr	r2, [r4, #0]
 8018220:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 8018224:	4313      	orrs	r3, r2
 8018226:	6023      	str	r3, [r4, #0]
	}
 8018228:	b003      	add	sp, #12
 801822a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
						prvAddTaskToReadyList( pxTCB );
 801822e:	f7fe bb25 	b.w	801687c <vListInsertEnd>
 8018232:	4770      	bx	lr
 8018234:	f04f 0330 	mov.w	r3, #48	; 0x30
 8018238:	b672      	cpsid	i
 801823a:	f383 8811 	msr	BASEPRI, r3
 801823e:	f3bf 8f6f 	isb	sy
 8018242:	f3bf 8f4f 	dsb	sy
 8018246:	b662      	cpsie	i
					configASSERT( pxTCB != pxCurrentTCB );
 8018248:	e7fe      	b.n	8018248 <vTaskPriorityDisinheritAfterTimeout+0xa4>
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801824a:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 801824e:	0090      	lsls	r0, r2, #2
 8018250:	009b      	lsls	r3, r3, #2
 8018252:	58eb      	ldr	r3, [r5, r3]
 8018254:	b11b      	cbz	r3, 801825e <vTaskPriorityDisinheritAfterTimeout+0xba>
 8018256:	2301      	movs	r3, #1
 8018258:	4c08      	ldr	r4, [pc, #32]	; (801827c <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 801825a:	4093      	lsls	r3, r2
 801825c:	e7de      	b.n	801821c <vTaskPriorityDisinheritAfterTimeout+0x78>
 801825e:	4c07      	ldr	r4, [pc, #28]	; (801827c <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8018260:	2301      	movs	r3, #1
 8018262:	f8d4 c000 	ldr.w	ip, [r4]
 8018266:	4093      	lsls	r3, r2
 8018268:	ea2c 0c03 	bic.w	ip, ip, r3
 801826c:	f8c4 c000 	str.w	ip, [r4]
 8018270:	e7d4      	b.n	801821c <vTaskPriorityDisinheritAfterTimeout+0x78>
 8018272:	bf00      	nop
 8018274:	20006720 	.word	0x20006720
 8018278:	2000672c 	.word	0x2000672c
 801827c:	200067cc 	.word	0x200067cc

08018280 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8018280:	4b04      	ldr	r3, [pc, #16]	; (8018294 <pvTaskIncrementMutexHeldCount+0x14>)
 8018282:	681a      	ldr	r2, [r3, #0]
 8018284:	b11a      	cbz	r2, 801828e <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8018286:	6819      	ldr	r1, [r3, #0]
 8018288:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 801828a:	3201      	adds	r2, #1
 801828c:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 801828e:	6818      	ldr	r0, [r3, #0]
	}
 8018290:	4770      	bx	lr
 8018292:	bf00      	nop
 8018294:	20006720 	.word	0x20006720

08018298 <ulTaskNotifyTake>:
	{
 8018298:	b570      	push	{r4, r5, r6, lr}
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 801829a:	4c1a      	ldr	r4, [pc, #104]	; (8018304 <ulTaskNotifyTake+0x6c>)
	{
 801829c:	4606      	mov	r6, r0
 801829e:	460d      	mov	r5, r1
		taskENTER_CRITICAL();
 80182a0:	f000 fbb8 	bl	8018a14 <vPortEnterCritical>
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80182a4:	6823      	ldr	r3, [r4, #0]
 80182a6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80182aa:	b923      	cbnz	r3, 80182b6 <ulTaskNotifyTake+0x1e>
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80182ac:	6823      	ldr	r3, [r4, #0]
 80182ae:	2101      	movs	r1, #1
 80182b0:	f883 10b0 	strb.w	r1, [r3, #176]	; 0xb0
				if( xTicksToWait > ( TickType_t ) 0 )
 80182b4:	b9c5      	cbnz	r5, 80182e8 <ulTaskNotifyTake+0x50>
		taskEXIT_CRITICAL();
 80182b6:	f000 fbd3 	bl	8018a60 <vPortExitCritical>
		taskENTER_CRITICAL();
 80182ba:	f000 fbab 	bl	8018a14 <vPortEnterCritical>
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 80182be:	6823      	ldr	r3, [r4, #0]
 80182c0:	f8d3 50ac 	ldr.w	r5, [r3, #172]	; 0xac
			if( ulReturn != 0UL )
 80182c4:	b125      	cbz	r5, 80182d0 <ulTaskNotifyTake+0x38>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80182c6:	6823      	ldr	r3, [r4, #0]
				if( xClearCountOnExit != pdFALSE )
 80182c8:	b156      	cbz	r6, 80182e0 <ulTaskNotifyTake+0x48>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80182ca:	2200      	movs	r2, #0
 80182cc:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80182d0:	6823      	ldr	r3, [r4, #0]
 80182d2:	2200      	movs	r2, #0
 80182d4:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
		taskEXIT_CRITICAL();
 80182d8:	f000 fbc2 	bl	8018a60 <vPortExitCritical>
	}
 80182dc:	4628      	mov	r0, r5
 80182de:	bd70      	pop	{r4, r5, r6, pc}
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80182e0:	1e6a      	subs	r2, r5, #1
 80182e2:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 80182e6:	e7f3      	b.n	80182d0 <ulTaskNotifyTake+0x38>
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80182e8:	4628      	mov	r0, r5
 80182ea:	f7ff f909 	bl	8017500 <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 80182ee:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80182f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80182f6:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80182fa:	f3bf 8f4f 	dsb	sy
 80182fe:	f3bf 8f6f 	isb	sy
 8018302:	e7d8      	b.n	80182b6 <ulTaskNotifyTake+0x1e>
 8018304:	20006720 	.word	0x20006720

08018308 <vTaskNotifyGiveFromISR>:
		configASSERT( xTaskToNotify );
 8018308:	b318      	cbz	r0, 8018352 <vTaskNotifyGiveFromISR+0x4a>
	{
 801830a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801830c:	b083      	sub	sp, #12
 801830e:	4604      	mov	r4, r0
 8018310:	460d      	mov	r5, r1
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8018312:	f000 fc85 	bl	8018c20 <vPortValidateInterruptPriority>
	__asm volatile
 8018316:	f3ef 8611 	mrs	r6, BASEPRI
 801831a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801831e:	b672      	cpsid	i
 8018320:	f383 8811 	msr	BASEPRI, r3
 8018324:	f3bf 8f6f 	isb	sy
 8018328:	f3bf 8f4f 	dsb	sy
 801832c:	b662      	cpsie	i
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 801832e:	2302      	movs	r3, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8018330:	f894 20b0 	ldrb.w	r2, [r4, #176]	; 0xb0
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8018334:	f884 30b0 	strb.w	r3, [r4, #176]	; 0xb0
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8018338:	2a01      	cmp	r2, #1
			( pxTCB->ulNotifiedValue )++;
 801833a:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 801833e:	b2d7      	uxtb	r7, r2
			( pxTCB->ulNotifiedValue )++;
 8018340:	f103 0301 	add.w	r3, r3, #1
 8018344:	f8c4 30ac 	str.w	r3, [r4, #172]	; 0xac
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8018348:	d00e      	beq.n	8018368 <vTaskNotifyGiveFromISR+0x60>
	__asm volatile
 801834a:	f386 8811 	msr	BASEPRI, r6
	}
 801834e:	b003      	add	sp, #12
 8018350:	bdf0      	pop	{r4, r5, r6, r7, pc}
	__asm volatile
 8018352:	f04f 0330 	mov.w	r3, #48	; 0x30
 8018356:	b672      	cpsid	i
 8018358:	f383 8811 	msr	BASEPRI, r3
 801835c:	f3bf 8f6f 	isb	sy
 8018360:	f3bf 8f4f 	dsb	sy
 8018364:	b662      	cpsie	i
		configASSERT( xTaskToNotify );
 8018366:	e7fe      	b.n	8018366 <vTaskNotifyGiveFromISR+0x5e>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8018368:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801836a:	b153      	cbz	r3, 8018382 <vTaskNotifyGiveFromISR+0x7a>
 801836c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8018370:	b672      	cpsid	i
 8018372:	f383 8811 	msr	BASEPRI, r3
 8018376:	f3bf 8f6f 	isb	sy
 801837a:	f3bf 8f4f 	dsb	sy
 801837e:	b662      	cpsie	i
 8018380:	e7fe      	b.n	8018380 <vTaskNotifyGiveFromISR+0x78>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8018382:	4b14      	ldr	r3, [pc, #80]	; (80183d4 <vTaskNotifyGiveFromISR+0xcc>)
 8018384:	681b      	ldr	r3, [r3, #0]
 8018386:	b18b      	cbz	r3, 80183ac <vTaskNotifyGiveFromISR+0xa4>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8018388:	f104 0118 	add.w	r1, r4, #24
 801838c:	4812      	ldr	r0, [pc, #72]	; (80183d8 <vTaskNotifyGiveFromISR+0xd0>)
 801838e:	f7fe fa75 	bl	801687c <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8018392:	4b12      	ldr	r3, [pc, #72]	; (80183dc <vTaskNotifyGiveFromISR+0xd4>)
 8018394:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8018396:	681b      	ldr	r3, [r3, #0]
 8018398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801839a:	429a      	cmp	r2, r3
 801839c:	d9d5      	bls.n	801834a <vTaskNotifyGiveFromISR+0x42>
					if( pxHigherPriorityTaskWoken != NULL )
 801839e:	b10d      	cbz	r5, 80183a4 <vTaskNotifyGiveFromISR+0x9c>
						*pxHigherPriorityTaskWoken = pdTRUE;
 80183a0:	2301      	movs	r3, #1
 80183a2:	602b      	str	r3, [r5, #0]
					xYieldPending = pdTRUE;
 80183a4:	4b0e      	ldr	r3, [pc, #56]	; (80183e0 <vTaskNotifyGiveFromISR+0xd8>)
 80183a6:	2201      	movs	r2, #1
 80183a8:	601a      	str	r2, [r3, #0]
 80183aa:	e7ce      	b.n	801834a <vTaskNotifyGiveFromISR+0x42>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80183ac:	1d21      	adds	r1, r4, #4
 80183ae:	4608      	mov	r0, r1
 80183b0:	9101      	str	r1, [sp, #4]
 80183b2:	f7fe fa8b 	bl	80168cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80183b6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80183b8:	4b0a      	ldr	r3, [pc, #40]	; (80183e4 <vTaskNotifyGiveFromISR+0xdc>)
 80183ba:	4087      	lsls	r7, r0
 80183bc:	4a0a      	ldr	r2, [pc, #40]	; (80183e8 <vTaskNotifyGiveFromISR+0xe0>)
 80183be:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80183c2:	9901      	ldr	r1, [sp, #4]
 80183c4:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 80183c8:	681a      	ldr	r2, [r3, #0]
 80183ca:	4317      	orrs	r7, r2
 80183cc:	601f      	str	r7, [r3, #0]
 80183ce:	f7fe fa55 	bl	801687c <vListInsertEnd>
 80183d2:	e7de      	b.n	8018392 <vTaskNotifyGiveFromISR+0x8a>
 80183d4:	200067c4 	.word	0x200067c4
 80183d8:	20006800 	.word	0x20006800
 80183dc:	20006720 	.word	0x20006720
 80183e0:	20006844 	.word	0x20006844
 80183e4:	200067cc 	.word	0x200067cc
 80183e8:	2000672c 	.word	0x2000672c

080183ec <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80183ec:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 80183ee:	4c12      	ldr	r4, [pc, #72]	; (8018438 <prvCheckForValidListAndQueue+0x4c>)
{
 80183f0:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 80183f2:	f000 fb0f 	bl	8018a14 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 80183f6:	6825      	ldr	r5, [r4, #0]
 80183f8:	b125      	cbz	r5, 8018404 <prvCheckForValidListAndQueue+0x18>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 80183fa:	b003      	add	sp, #12
 80183fc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 8018400:	f000 bb2e 	b.w	8018a60 <vPortExitCritical>
			vListInitialise( &xActiveTimerList1 );
 8018404:	4f0d      	ldr	r7, [pc, #52]	; (801843c <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList2 );
 8018406:	4e0e      	ldr	r6, [pc, #56]	; (8018440 <prvCheckForValidListAndQueue+0x54>)
			vListInitialise( &xActiveTimerList1 );
 8018408:	4638      	mov	r0, r7
 801840a:	f7fe fa27 	bl	801685c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 801840e:	4630      	mov	r0, r6
 8018410:	f7fe fa24 	bl	801685c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8018414:	4a0b      	ldr	r2, [pc, #44]	; (8018444 <prvCheckForValidListAndQueue+0x58>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8018416:	9500      	str	r5, [sp, #0]
 8018418:	2110      	movs	r1, #16
			pxCurrentTimerList = &xActiveTimerList1;
 801841a:	6017      	str	r7, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801841c:	200a      	movs	r0, #10
			pxOverflowTimerList = &xActiveTimerList2;
 801841e:	4a0a      	ldr	r2, [pc, #40]	; (8018448 <prvCheckForValidListAndQueue+0x5c>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8018420:	4b0a      	ldr	r3, [pc, #40]	; (801844c <prvCheckForValidListAndQueue+0x60>)
			pxOverflowTimerList = &xActiveTimerList2;
 8018422:	6016      	str	r6, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8018424:	4a0a      	ldr	r2, [pc, #40]	; (8018450 <prvCheckForValidListAndQueue+0x64>)
 8018426:	f7fe fb35 	bl	8016a94 <xQueueGenericCreateStatic>
 801842a:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 801842c:	2800      	cmp	r0, #0
 801842e:	d0e4      	beq.n	80183fa <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8018430:	4908      	ldr	r1, [pc, #32]	; (8018454 <prvCheckForValidListAndQueue+0x68>)
 8018432:	f7fe ff9d 	bl	8017370 <vQueueAddToRegistry>
 8018436:	e7e0      	b.n	80183fa <prvCheckForValidListAndQueue+0xe>
 8018438:	20006964 	.word	0x20006964
 801843c:	200068f0 	.word	0x200068f0
 8018440:	20006904 	.word	0x20006904
 8018444:	20006848 	.word	0x20006848
 8018448:	2000684c 	.word	0x2000684c
 801844c:	2000691c 	.word	0x2000691c
 8018450:	20006850 	.word	0x20006850
 8018454:	0802e5d8 	.word	0x0802e5d8

08018458 <xTimerCreateTimerTask>:
{
 8018458:	b530      	push	{r4, r5, lr}
 801845a:	b089      	sub	sp, #36	; 0x24
	prvCheckForValidListAndQueue();
 801845c:	f7ff ffc6 	bl	80183ec <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8018460:	4b13      	ldr	r3, [pc, #76]	; (80184b0 <xTimerCreateTimerTask+0x58>)
 8018462:	681b      	ldr	r3, [r3, #0]
 8018464:	b1cb      	cbz	r3, 801849a <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8018466:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8018468:	aa07      	add	r2, sp, #28
 801846a:	a906      	add	r1, sp, #24
 801846c:	a805      	add	r0, sp, #20
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801846e:	2502      	movs	r5, #2
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8018470:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8018474:	f7e8 ff16 	bl	80012a4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8018478:	4623      	mov	r3, r4
 801847a:	9a07      	ldr	r2, [sp, #28]
 801847c:	9500      	str	r5, [sp, #0]
 801847e:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
 8018482:	e9cd 1001 	strd	r1, r0, [sp, #4]
 8018486:	490b      	ldr	r1, [pc, #44]	; (80184b4 <xTimerCreateTimerTask+0x5c>)
 8018488:	480b      	ldr	r0, [pc, #44]	; (80184b8 <xTimerCreateTimerTask+0x60>)
 801848a:	f7ff f97d 	bl	8017788 <xTaskCreateStatic>
 801848e:	4b0b      	ldr	r3, [pc, #44]	; (80184bc <xTimerCreateTimerTask+0x64>)
 8018490:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8018492:	b110      	cbz	r0, 801849a <xTimerCreateTimerTask+0x42>
}
 8018494:	2001      	movs	r0, #1
 8018496:	b009      	add	sp, #36	; 0x24
 8018498:	bd30      	pop	{r4, r5, pc}
 801849a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801849e:	b672      	cpsid	i
 80184a0:	f383 8811 	msr	BASEPRI, r3
 80184a4:	f3bf 8f6f 	isb	sy
 80184a8:	f3bf 8f4f 	dsb	sy
 80184ac:	b662      	cpsie	i
	configASSERT( xReturn );
 80184ae:	e7fe      	b.n	80184ae <xTimerCreateTimerTask+0x56>
 80184b0:	20006964 	.word	0x20006964
 80184b4:	0802e5e0 	.word	0x0802e5e0
 80184b8:	080186b9 	.word	0x080186b9
 80184bc:	20006968 	.word	0x20006968

080184c0 <xTimerCreate>:
	{
 80184c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80184c4:	4607      	mov	r7, r0
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80184c6:	2028      	movs	r0, #40	; 0x28
	{
 80184c8:	4688      	mov	r8, r1
 80184ca:	4615      	mov	r5, r2
 80184cc:	461e      	mov	r6, r3
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80184ce:	f000 fc0b 	bl	8018ce8 <pvPortMalloc>
		if( pxNewTimer != NULL )
 80184d2:	4604      	mov	r4, r0
 80184d4:	b1b0      	cbz	r0, 8018504 <xTimerCreate+0x44>
			pxNewTimer->ucStatus = 0x00;
 80184d6:	2300      	movs	r3, #0
 80184d8:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80184dc:	f1b8 0f00 	cmp.w	r8, #0
 80184e0:	d013      	beq.n	801850a <xTimerCreate+0x4a>
		prvCheckForValidListAndQueue();
 80184e2:	f7ff ff83 	bl	80183ec <prvCheckForValidListAndQueue>
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80184e6:	9b06      	ldr	r3, [sp, #24]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80184e8:	1d20      	adds	r0, r4, #4
		pxNewTimer->pcTimerName = pcTimerName;
 80184ea:	6027      	str	r7, [r4, #0]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80184ec:	6223      	str	r3, [r4, #32]
		pxNewTimer->pvTimerID = pvTimerID;
 80184ee:	e9c4 8606 	strd	r8, r6, [r4, #24]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80184f2:	f7fe f9bf 	bl	8016874 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 80184f6:	b12d      	cbz	r5, 8018504 <xTimerCreate+0x44>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80184f8:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80184fc:	f043 0304 	orr.w	r3, r3, #4
 8018500:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
	}
 8018504:	4620      	mov	r0, r4
 8018506:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801850a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801850e:	b672      	cpsid	i
 8018510:	f383 8811 	msr	BASEPRI, r3
 8018514:	f3bf 8f6f 	isb	sy
 8018518:	f3bf 8f4f 	dsb	sy
 801851c:	b662      	cpsie	i
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 801851e:	e7fe      	b.n	801851e <xTimerCreate+0x5e>

08018520 <xTimerCreateStatic>:
	{
 8018520:	b530      	push	{r4, r5, lr}
			volatile size_t xSize = sizeof( StaticTimer_t );
 8018522:	2428      	movs	r4, #40	; 0x28
	{
 8018524:	b087      	sub	sp, #28
			volatile size_t xSize = sizeof( StaticTimer_t );
 8018526:	9405      	str	r4, [sp, #20]
			configASSERT( xSize == sizeof( Timer_t ) );
 8018528:	9d05      	ldr	r5, [sp, #20]
 801852a:	2d28      	cmp	r5, #40	; 0x28
 801852c:	d00a      	beq.n	8018544 <xTimerCreateStatic+0x24>
 801852e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8018532:	b672      	cpsid	i
 8018534:	f383 8811 	msr	BASEPRI, r3
 8018538:	f3bf 8f6f 	isb	sy
 801853c:	f3bf 8f4f 	dsb	sy
 8018540:	b662      	cpsie	i
 8018542:	e7fe      	b.n	8018542 <xTimerCreateStatic+0x22>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8018544:	4604      	mov	r4, r0
 8018546:	9805      	ldr	r0, [sp, #20]
		configASSERT( pxTimerBuffer );
 8018548:	980b      	ldr	r0, [sp, #44]	; 0x2c
 801854a:	b318      	cbz	r0, 8018594 <xTimerCreateStatic+0x74>
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 801854c:	2002      	movs	r0, #2
 801854e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8018550:	f885 0024 	strb.w	r0, [r5, #36]	; 0x24
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8018554:	b349      	cbz	r1, 80185aa <xTimerCreateStatic+0x8a>
		prvCheckForValidListAndQueue();
 8018556:	9101      	str	r1, [sp, #4]
 8018558:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801855c:	f7ff ff46 	bl	80183ec <prvCheckForValidListAndQueue>
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8018560:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8018562:	9901      	ldr	r1, [sp, #4]
		pxNewTimer->pvTimerID = pvTimerID;
 8018564:	461a      	mov	r2, r3
		pxNewTimer->pcTimerName = pcTimerName;
 8018566:	601c      	str	r4, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8018568:	6199      	str	r1, [r3, #24]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 801856a:	1d18      	adds	r0, r3, #4
		pxNewTimer->pvTimerID = pvTimerID;
 801856c:	9b03      	ldr	r3, [sp, #12]
 801856e:	61d3      	str	r3, [r2, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8018570:	4613      	mov	r3, r2
 8018572:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8018574:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8018576:	f7fe f97d 	bl	8016874 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 801857a:	9a02      	ldr	r2, [sp, #8]
 801857c:	b13a      	cbz	r2, 801858e <xTimerCreateStatic+0x6e>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 801857e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018580:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8018582:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8018586:	f043 0304 	orr.w	r3, r3, #4
 801858a:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
	}
 801858e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8018590:	b007      	add	sp, #28
 8018592:	bd30      	pop	{r4, r5, pc}
 8018594:	f04f 0330 	mov.w	r3, #48	; 0x30
 8018598:	b672      	cpsid	i
 801859a:	f383 8811 	msr	BASEPRI, r3
 801859e:	f3bf 8f6f 	isb	sy
 80185a2:	f3bf 8f4f 	dsb	sy
 80185a6:	b662      	cpsie	i
		configASSERT( pxTimerBuffer );
 80185a8:	e7fe      	b.n	80185a8 <xTimerCreateStatic+0x88>
 80185aa:	f04f 0330 	mov.w	r3, #48	; 0x30
 80185ae:	b672      	cpsid	i
 80185b0:	f383 8811 	msr	BASEPRI, r3
 80185b4:	f3bf 8f6f 	isb	sy
 80185b8:	f3bf 8f4f 	dsb	sy
 80185bc:	b662      	cpsie	i
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80185be:	e7fe      	b.n	80185be <xTimerCreateStatic+0x9e>

080185c0 <xTimerGenericCommand>:
	configASSERT( xTimer );
 80185c0:	b1c8      	cbz	r0, 80185f6 <xTimerGenericCommand+0x36>
{
 80185c2:	b530      	push	{r4, r5, lr}
	if( xTimerQueue != NULL )
 80185c4:	4d19      	ldr	r5, [pc, #100]	; (801862c <xTimerGenericCommand+0x6c>)
{
 80185c6:	b085      	sub	sp, #20
	if( xTimerQueue != NULL )
 80185c8:	682c      	ldr	r4, [r5, #0]
 80185ca:	b18c      	cbz	r4, 80185f0 <xTimerGenericCommand+0x30>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80185cc:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80185ce:	9002      	str	r0, [sp, #8]
		xMessage.xMessageID = xCommandID;
 80185d0:	e9cd 1200 	strd	r1, r2, [sp]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80185d4:	dc1a      	bgt.n	801860c <xTimerGenericCommand+0x4c>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80185d6:	f7ff fd1d 	bl	8018014 <xTaskGetSchedulerState>
 80185da:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80185dc:	f04f 0300 	mov.w	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80185e0:	d01d      	beq.n	801861e <xTimerGenericCommand+0x5e>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80185e2:	4669      	mov	r1, sp
 80185e4:	461a      	mov	r2, r3
 80185e6:	6828      	ldr	r0, [r5, #0]
 80185e8:	f7fe fade 	bl	8016ba8 <xQueueGenericSend>
}
 80185ec:	b005      	add	sp, #20
 80185ee:	bd30      	pop	{r4, r5, pc}
BaseType_t xReturn = pdFAIL;
 80185f0:	4620      	mov	r0, r4
}
 80185f2:	b005      	add	sp, #20
 80185f4:	bd30      	pop	{r4, r5, pc}
 80185f6:	f04f 0330 	mov.w	r3, #48	; 0x30
 80185fa:	b672      	cpsid	i
 80185fc:	f383 8811 	msr	BASEPRI, r3
 8018600:	f3bf 8f6f 	isb	sy
 8018604:	f3bf 8f4f 	dsb	sy
 8018608:	b662      	cpsie	i
	configASSERT( xTimer );
 801860a:	e7fe      	b.n	801860a <xTimerGenericCommand+0x4a>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801860c:	469c      	mov	ip, r3
 801860e:	4669      	mov	r1, sp
 8018610:	2300      	movs	r3, #0
 8018612:	4620      	mov	r0, r4
 8018614:	4662      	mov	r2, ip
 8018616:	f7fe fbc7 	bl	8016da8 <xQueueGenericSendFromISR>
}
 801861a:	b005      	add	sp, #20
 801861c:	bd30      	pop	{r4, r5, pc}
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 801861e:	9a08      	ldr	r2, [sp, #32]
 8018620:	4669      	mov	r1, sp
 8018622:	6828      	ldr	r0, [r5, #0]
 8018624:	f7fe fac0 	bl	8016ba8 <xQueueGenericSend>
 8018628:	e7e3      	b.n	80185f2 <xTimerGenericCommand+0x32>
 801862a:	bf00      	nop
 801862c:	20006964 	.word	0x20006964

08018630 <prvSwitchTimerLists>:
{
 8018630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018634:	4e1e      	ldr	r6, [pc, #120]	; (80186b0 <prvSwitchTimerLists+0x80>)
 8018636:	b082      	sub	sp, #8
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8018638:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801863c:	e00d      	b.n	801865a <prvSwitchTimerLists+0x2a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801863e:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018640:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8018642:	681f      	ldr	r7, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018644:	1d25      	adds	r5, r4, #4
 8018646:	4628      	mov	r0, r5
 8018648:	f7fe f940 	bl	80168cc <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801864c:	6a23      	ldr	r3, [r4, #32]
 801864e:	4620      	mov	r0, r4
 8018650:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018652:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8018656:	075b      	lsls	r3, r3, #29
 8018658:	d40a      	bmi.n	8018670 <prvSwitchTimerLists+0x40>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801865a:	6833      	ldr	r3, [r6, #0]
 801865c:	681a      	ldr	r2, [r3, #0]
 801865e:	2a00      	cmp	r2, #0
 8018660:	d1ed      	bne.n	801863e <prvSwitchTimerLists+0xe>
	pxCurrentTimerList = pxOverflowTimerList;
 8018662:	4a14      	ldr	r2, [pc, #80]	; (80186b4 <prvSwitchTimerLists+0x84>)
 8018664:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8018666:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 8018668:	6031      	str	r1, [r6, #0]
}
 801866a:	b002      	add	sp, #8
 801866c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8018670:	69a2      	ldr	r2, [r4, #24]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8018672:	4629      	mov	r1, r5
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8018674:	2300      	movs	r3, #0
 8018676:	4620      	mov	r0, r4
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8018678:	18bd      	adds	r5, r7, r2
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801867a:	463a      	mov	r2, r7
			if( xReloadTime > xNextExpireTime )
 801867c:	42af      	cmp	r7, r5
 801867e:	d205      	bcs.n	801868c <prvSwitchTimerLists+0x5c>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8018680:	6830      	ldr	r0, [r6, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8018682:	6065      	str	r5, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8018684:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8018686:	f7fe f909 	bl	801689c <vListInsert>
 801868a:	e7e6      	b.n	801865a <prvSwitchTimerLists+0x2a>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801868c:	4619      	mov	r1, r3
 801868e:	f8cd 8000 	str.w	r8, [sp]
 8018692:	f7ff ff95 	bl	80185c0 <xTimerGenericCommand>
				configASSERT( xResult );
 8018696:	2800      	cmp	r0, #0
 8018698:	d1df      	bne.n	801865a <prvSwitchTimerLists+0x2a>
 801869a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801869e:	b672      	cpsid	i
 80186a0:	f383 8811 	msr	BASEPRI, r3
 80186a4:	f3bf 8f6f 	isb	sy
 80186a8:	f3bf 8f4f 	dsb	sy
 80186ac:	b662      	cpsie	i
 80186ae:	e7fe      	b.n	80186ae <prvSwitchTimerLists+0x7e>
 80186b0:	20006848 	.word	0x20006848
 80186b4:	2000684c 	.word	0x2000684c

080186b8 <prvTimerTask>:
{
 80186b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80186bc:	4e9a      	ldr	r6, [pc, #616]	; (8018928 <prvTimerTask+0x270>)
 80186be:	b087      	sub	sp, #28
 80186c0:	4d9a      	ldr	r5, [pc, #616]	; (801892c <prvTimerTask+0x274>)
					portYIELD_WITHIN_API();
 80186c2:	f04f 29e0 	mov.w	r9, #3758153728	; 0xe000e000
 80186c6:	4c9a      	ldr	r4, [pc, #616]	; (8018930 <prvTimerTask+0x278>)
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80186c8:	6833      	ldr	r3, [r6, #0]
 80186ca:	681f      	ldr	r7, [r3, #0]
 80186cc:	2f00      	cmp	r7, #0
 80186ce:	f000 80ac 	beq.w	801882a <prvTimerTask+0x172>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80186d2:	68db      	ldr	r3, [r3, #12]
 80186d4:	681f      	ldr	r7, [r3, #0]
	vTaskSuspendAll();
 80186d6:	f7ff fa01 	bl	8017adc <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 80186da:	f7ff fa07 	bl	8017aec <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 80186de:	682a      	ldr	r2, [r5, #0]
	xTimeNow = xTaskGetTickCount();
 80186e0:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
 80186e2:	4290      	cmp	r0, r2
 80186e4:	f0c0 80a9 	bcc.w	801883a <prvTimerTask+0x182>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80186e8:	4287      	cmp	r7, r0
	xLastTime = xTimeNow;
 80186ea:	6028      	str	r0, [r5, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80186ec:	f200 80ca 	bhi.w	8018884 <prvTimerTask+0x1cc>
				( void ) xTaskResumeAll();
 80186f0:	f7ff fb50 	bl	8017d94 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80186f4:	6832      	ldr	r2, [r6, #0]
 80186f6:	68d2      	ldr	r2, [r2, #12]
 80186f8:	f8d2 b00c 	ldr.w	fp, [r2, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80186fc:	f10b 0804 	add.w	r8, fp, #4
 8018700:	4640      	mov	r0, r8
 8018702:	f7fe f8e3 	bl	80168cc <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018706:	f89b 0024 	ldrb.w	r0, [fp, #36]	; 0x24
 801870a:	0743      	lsls	r3, r0, #29
 801870c:	f100 80ca 	bmi.w	80188a4 <prvTimerTask+0x1ec>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018710:	f020 0001 	bic.w	r0, r0, #1
 8018714:	f88b 0024 	strb.w	r0, [fp, #36]	; 0x24
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018718:	f8db 3020 	ldr.w	r3, [fp, #32]
 801871c:	4658      	mov	r0, fp
 801871e:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8018720:	2200      	movs	r2, #0
 8018722:	a902      	add	r1, sp, #8
 8018724:	6820      	ldr	r0, [r4, #0]
 8018726:	f7fe fc11 	bl	8016f4c <xQueueReceive>
 801872a:	2800      	cmp	r0, #0
 801872c:	d0cc      	beq.n	80186c8 <prvTimerTask+0x10>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 801872e:	9b02      	ldr	r3, [sp, #8]
 8018730:	2b00      	cmp	r3, #0
 8018732:	db71      	blt.n	8018818 <prvTimerTask+0x160>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8018734:	9f04      	ldr	r7, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8018736:	697b      	ldr	r3, [r7, #20]
 8018738:	b113      	cbz	r3, 8018740 <prvTimerTask+0x88>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801873a:	1d38      	adds	r0, r7, #4
 801873c:	f7fe f8c6 	bl	80168cc <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 8018740:	f7ff f9d4 	bl	8017aec <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8018744:	682b      	ldr	r3, [r5, #0]
	xTimeNow = xTaskGetTickCount();
 8018746:	4680      	mov	r8, r0
	if( xTimeNow < xLastTime )
 8018748:	4298      	cmp	r0, r3
 801874a:	d37d      	bcc.n	8018848 <prvTimerTask+0x190>
			switch( xMessage.xMessageID )
 801874c:	9b02      	ldr	r3, [sp, #8]
	xLastTime = xTimeNow;
 801874e:	f8c5 8000 	str.w	r8, [r5]
			switch( xMessage.xMessageID )
 8018752:	2b09      	cmp	r3, #9
 8018754:	d8e4      	bhi.n	8018720 <prvTimerTask+0x68>
 8018756:	e8df f003 	tbb	[pc, r3]
 801875a:	0505      	.short	0x0505
 801875c:	56394f05 	.word	0x56394f05
 8018760:	394f0505 	.word	0x394f0505
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8018764:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8018768:	9b03      	ldr	r3, [sp, #12]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801876a:	f042 0201 	orr.w	r2, r2, #1
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801876e:	69b9      	ldr	r1, [r7, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8018770:	613f      	str	r7, [r7, #16]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8018772:	f887 2024 	strb.w	r2, [r7, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8018776:	185a      	adds	r2, r3, r1
 8018778:	bf2c      	ite	cs
 801877a:	2001      	movcs	r0, #1
 801877c:	2000      	movcc	r0, #0
	if( xNextExpiryTime <= xTimeNow )
 801877e:	4542      	cmp	r2, r8
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8018780:	607a      	str	r2, [r7, #4]
	if( xNextExpiryTime <= xTimeNow )
 8018782:	f200 8081 	bhi.w	8018888 <prvTimerTask+0x1d0>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018786:	eba8 0303 	sub.w	r3, r8, r3
 801878a:	4299      	cmp	r1, r3
 801878c:	f200 80b5 	bhi.w	80188fa <prvTimerTask+0x242>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018790:	6a3b      	ldr	r3, [r7, #32]
 8018792:	4638      	mov	r0, r7
 8018794:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018796:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801879a:	0759      	lsls	r1, r3, #29
 801879c:	d5c0      	bpl.n	8018720 <prvTimerTask+0x68>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 801879e:	2200      	movs	r2, #0
 80187a0:	69bb      	ldr	r3, [r7, #24]
 80187a2:	4638      	mov	r0, r7
 80187a4:	9200      	str	r2, [sp, #0]
 80187a6:	9a03      	ldr	r2, [sp, #12]
 80187a8:	441a      	add	r2, r3
 80187aa:	2300      	movs	r3, #0
 80187ac:	4619      	mov	r1, r3
 80187ae:	f7ff ff07 	bl	80185c0 <xTimerGenericCommand>
							configASSERT( xResult );
 80187b2:	2800      	cmp	r0, #0
 80187b4:	d1b4      	bne.n	8018720 <prvTimerTask+0x68>
 80187b6:	f04f 0330 	mov.w	r3, #48	; 0x30
 80187ba:	b672      	cpsid	i
 80187bc:	f383 8811 	msr	BASEPRI, r3
 80187c0:	f3bf 8f6f 	isb	sy
 80187c4:	f3bf 8f4f 	dsb	sy
 80187c8:	b662      	cpsie	i
 80187ca:	e7fe      	b.n	80187ca <prvTimerTask+0x112>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80187cc:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80187d0:	9b03      	ldr	r3, [sp, #12]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80187d2:	f042 0201 	orr.w	r2, r2, #1
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80187d6:	61bb      	str	r3, [r7, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80187d8:	f887 2024 	strb.w	r2, [r7, #36]	; 0x24
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80187dc:	2b00      	cmp	r3, #0
 80187de:	f000 8098 	beq.w	8018912 <prvTimerTask+0x25a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80187e2:	4443      	add	r3, r8
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80187e4:	1d39      	adds	r1, r7, #4
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80187e6:	613f      	str	r7, [r7, #16]
	if( xNextExpiryTime <= xTimeNow )
 80187e8:	4543      	cmp	r3, r8
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80187ea:	607b      	str	r3, [r7, #4]
	if( xNextExpiryTime <= xTimeNow )
 80187ec:	d856      	bhi.n	801889c <prvTimerTask+0x1e4>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80187ee:	4b51      	ldr	r3, [pc, #324]	; (8018934 <prvTimerTask+0x27c>)
 80187f0:	6818      	ldr	r0, [r3, #0]
 80187f2:	f7fe f853 	bl	801689c <vListInsert>
	return xProcessTimerNow;
 80187f6:	e793      	b.n	8018720 <prvTimerTask+0x68>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80187f8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80187fc:	f023 0301 	bic.w	r3, r3, #1
 8018800:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
					break;
 8018804:	e78c      	b.n	8018720 <prvTimerTask+0x68>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8018806:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801880a:	079a      	lsls	r2, r3, #30
 801880c:	d56c      	bpl.n	80188e8 <prvTimerTask+0x230>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801880e:	f023 0301 	bic.w	r3, r3, #1
 8018812:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8018816:	e783      	b.n	8018720 <prvTimerTask+0x68>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8018818:	9b03      	ldr	r3, [sp, #12]
 801881a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801881e:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8018820:	9b02      	ldr	r3, [sp, #8]
 8018822:	2b00      	cmp	r3, #0
 8018824:	f6ff af7c 	blt.w	8018720 <prvTimerTask+0x68>
 8018828:	e784      	b.n	8018734 <prvTimerTask+0x7c>
	vTaskSuspendAll();
 801882a:	f7ff f957 	bl	8017adc <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 801882e:	f7ff f95d 	bl	8017aec <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8018832:	682a      	ldr	r2, [r5, #0]
	xTimeNow = xTaskGetTickCount();
 8018834:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
 8018836:	4282      	cmp	r2, r0
 8018838:	d909      	bls.n	801884e <prvTimerTask+0x196>
		prvSwitchTimerLists();
 801883a:	f7ff fef9 	bl	8018630 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 801883e:	f8c5 a000 	str.w	sl, [r5]
			( void ) xTaskResumeAll();
 8018842:	f7ff faa7 	bl	8017d94 <xTaskResumeAll>
 8018846:	e76b      	b.n	8018720 <prvTimerTask+0x68>
		prvSwitchTimerLists();
 8018848:	f7ff fef2 	bl	8018630 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801884c:	e77e      	b.n	801874c <prvTimerTask+0x94>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801884e:	4b39      	ldr	r3, [pc, #228]	; (8018934 <prvTimerTask+0x27c>)
	xLastTime = xTimeNow;
 8018850:	f8c5 a000 	str.w	sl, [r5]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8018854:	681a      	ldr	r2, [r3, #0]
 8018856:	6812      	ldr	r2, [r2, #0]
 8018858:	fab2 f282 	clz	r2, r2
 801885c:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 801885e:	eba7 010a 	sub.w	r1, r7, sl
 8018862:	6820      	ldr	r0, [r4, #0]
 8018864:	f7fe fd9a 	bl	801739c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8018868:	f7ff fa94 	bl	8017d94 <xTaskResumeAll>
 801886c:	2800      	cmp	r0, #0
 801886e:	f47f af57 	bne.w	8018720 <prvTimerTask+0x68>
					portYIELD_WITHIN_API();
 8018872:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8018876:	f8c9 3d04 	str.w	r3, [r9, #3332]	; 0xd04
 801887a:	f3bf 8f4f 	dsb	sy
 801887e:	f3bf 8f6f 	isb	sy
 8018882:	e74d      	b.n	8018720 <prvTimerTask+0x68>
 8018884:	2200      	movs	r2, #0
 8018886:	e7ea      	b.n	801885e <prvTimerTask+0x1a6>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8018888:	4543      	cmp	r3, r8
 801888a:	d902      	bls.n	8018892 <prvTimerTask+0x1da>
 801888c:	2800      	cmp	r0, #0
 801888e:	f43f af7f 	beq.w	8018790 <prvTimerTask+0xd8>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8018892:	1d39      	adds	r1, r7, #4
 8018894:	6830      	ldr	r0, [r6, #0]
 8018896:	f7fe f801 	bl	801689c <vListInsert>
	return xProcessTimerNow;
 801889a:	e741      	b.n	8018720 <prvTimerTask+0x68>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801889c:	6830      	ldr	r0, [r6, #0]
 801889e:	f7fd fffd 	bl	801689c <vListInsert>
 80188a2:	e73d      	b.n	8018720 <prvTimerTask+0x68>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80188a4:	f8db 2018 	ldr.w	r2, [fp, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80188a8:	f8cb b010 	str.w	fp, [fp, #16]
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80188ac:	18b8      	adds	r0, r7, r2
	if( xNextExpiryTime <= xTimeNow )
 80188ae:	4582      	cmp	sl, r0
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80188b0:	f8cb 0004 	str.w	r0, [fp, #4]
	if( xNextExpiryTime <= xTimeNow )
 80188b4:	d31c      	bcc.n	80188f0 <prvTimerTask+0x238>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80188b6:	ebaa 0307 	sub.w	r3, sl, r7
 80188ba:	429a      	cmp	r2, r3
 80188bc:	d823      	bhi.n	8018906 <prvTimerTask+0x24e>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80188be:	2300      	movs	r3, #0
 80188c0:	463a      	mov	r2, r7
 80188c2:	4658      	mov	r0, fp
 80188c4:	4619      	mov	r1, r3
 80188c6:	9300      	str	r3, [sp, #0]
 80188c8:	f7ff fe7a 	bl	80185c0 <xTimerGenericCommand>
			configASSERT( xResult );
 80188cc:	2800      	cmp	r0, #0
 80188ce:	f47f af23 	bne.w	8018718 <prvTimerTask+0x60>
 80188d2:	f04f 0330 	mov.w	r3, #48	; 0x30
 80188d6:	b672      	cpsid	i
 80188d8:	f383 8811 	msr	BASEPRI, r3
 80188dc:	f3bf 8f6f 	isb	sy
 80188e0:	f3bf 8f4f 	dsb	sy
 80188e4:	b662      	cpsie	i
 80188e6:	e7fe      	b.n	80188e6 <prvTimerTask+0x22e>
							vPortFree( pxTimer );
 80188e8:	4638      	mov	r0, r7
 80188ea:	f000 fa99 	bl	8018e20 <vPortFree>
 80188ee:	e717      	b.n	8018720 <prvTimerTask+0x68>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80188f0:	4641      	mov	r1, r8
 80188f2:	6830      	ldr	r0, [r6, #0]
 80188f4:	f7fd ffd2 	bl	801689c <vListInsert>
	return xProcessTimerNow;
 80188f8:	e70e      	b.n	8018718 <prvTimerTask+0x60>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80188fa:	4b0e      	ldr	r3, [pc, #56]	; (8018934 <prvTimerTask+0x27c>)
 80188fc:	1d39      	adds	r1, r7, #4
 80188fe:	6818      	ldr	r0, [r3, #0]
 8018900:	f7fd ffcc 	bl	801689c <vListInsert>
	return xProcessTimerNow;
 8018904:	e70c      	b.n	8018720 <prvTimerTask+0x68>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8018906:	4b0b      	ldr	r3, [pc, #44]	; (8018934 <prvTimerTask+0x27c>)
 8018908:	4641      	mov	r1, r8
 801890a:	6818      	ldr	r0, [r3, #0]
 801890c:	f7fd ffc6 	bl	801689c <vListInsert>
	return xProcessTimerNow;
 8018910:	e702      	b.n	8018718 <prvTimerTask+0x60>
 8018912:	f04f 0330 	mov.w	r3, #48	; 0x30
 8018916:	b672      	cpsid	i
 8018918:	f383 8811 	msr	BASEPRI, r3
 801891c:	f3bf 8f6f 	isb	sy
 8018920:	f3bf 8f4f 	dsb	sy
 8018924:	b662      	cpsie	i
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8018926:	e7fe      	b.n	8018926 <prvTimerTask+0x26e>
 8018928:	20006848 	.word	0x20006848
 801892c:	20006918 	.word	0x20006918
 8018930:	20006964 	.word	0x20006964
 8018934:	2000684c 	.word	0x2000684c

08018938 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8018938:	4808      	ldr	r0, [pc, #32]	; (801895c <prvPortStartFirstTask+0x24>)
 801893a:	6800      	ldr	r0, [r0, #0]
 801893c:	6800      	ldr	r0, [r0, #0]
 801893e:	f380 8808 	msr	MSP, r0
 8018942:	f04f 0000 	mov.w	r0, #0
 8018946:	f380 8814 	msr	CONTROL, r0
 801894a:	b662      	cpsie	i
 801894c:	b661      	cpsie	f
 801894e:	f3bf 8f4f 	dsb	sy
 8018952:	f3bf 8f6f 	isb	sy
 8018956:	df00      	svc	0
 8018958:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801895a:	0000      	.short	0x0000
 801895c:	e000ed08 	.word	0xe000ed08

08018960 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8018960:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8018970 <vPortEnableVFP+0x10>
 8018964:	6801      	ldr	r1, [r0, #0]
 8018966:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801896a:	6001      	str	r1, [r0, #0]
 801896c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 801896e:	0000      	.short	0x0000
 8018970:	e000ed88 	.word	0xe000ed88

08018974 <prvTaskExitError>:
	configASSERT( uxCriticalNesting == ~0UL );
 8018974:	4b10      	ldr	r3, [pc, #64]	; (80189b8 <prvTaskExitError+0x44>)
{
 8018976:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8018978:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 801897a:	681b      	ldr	r3, [r3, #0]
volatile uint32_t ulDummy = 0;
 801897c:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 801897e:	3301      	adds	r3, #1
 8018980:	d00a      	beq.n	8018998 <prvTaskExitError+0x24>
 8018982:	f04f 0330 	mov.w	r3, #48	; 0x30
 8018986:	b672      	cpsid	i
 8018988:	f383 8811 	msr	BASEPRI, r3
 801898c:	f3bf 8f6f 	isb	sy
 8018990:	f3bf 8f4f 	dsb	sy
 8018994:	b662      	cpsie	i
 8018996:	e7fe      	b.n	8018996 <prvTaskExitError+0x22>
 8018998:	f04f 0330 	mov.w	r3, #48	; 0x30
 801899c:	b672      	cpsid	i
 801899e:	f383 8811 	msr	BASEPRI, r3
 80189a2:	f3bf 8f6f 	isb	sy
 80189a6:	f3bf 8f4f 	dsb	sy
 80189aa:	b662      	cpsie	i
	while( ulDummy == 0 )
 80189ac:	9b01      	ldr	r3, [sp, #4]
 80189ae:	2b00      	cmp	r3, #0
 80189b0:	d0fc      	beq.n	80189ac <prvTaskExitError+0x38>
}
 80189b2:	b002      	add	sp, #8
 80189b4:	4770      	bx	lr
 80189b6:	bf00      	nop
 80189b8:	20000444 	.word	0x20000444

080189bc <pxPortInitialiseStack>:
{
 80189bc:	4603      	mov	r3, r0
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80189be:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80189c2:	4809      	ldr	r0, [pc, #36]	; (80189e8 <pxPortInitialiseStack+0x2c>)
{
 80189c4:	b410      	push	{r4}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80189c6:	f04f 7480 	mov.w	r4, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80189ca:	f843 0c0c 	str.w	r0, [r3, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80189ce:	f843 2c20 	str.w	r2, [r3, #-32]
}
 80189d2:	f1a3 0044 	sub.w	r0, r3, #68	; 0x44
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80189d6:	e943 1402 	strd	r1, r4, [r3, #-8]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80189da:	f06f 0102 	mvn.w	r1, #2
}
 80189de:	f85d 4b04 	ldr.w	r4, [sp], #4
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80189e2:	f843 1c24 	str.w	r1, [r3, #-36]
}
 80189e6:	4770      	bx	lr
 80189e8:	08018975 	.word	0x08018975
 80189ec:	ffffffff 	.word	0xffffffff

080189f0 <SVC_Handler>:
	__asm volatile (
 80189f0:	4b07      	ldr	r3, [pc, #28]	; (8018a10 <pxCurrentTCBConst2>)
 80189f2:	6819      	ldr	r1, [r3, #0]
 80189f4:	6808      	ldr	r0, [r1, #0]
 80189f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80189fa:	f380 8809 	msr	PSP, r0
 80189fe:	f3bf 8f6f 	isb	sy
 8018a02:	f04f 0000 	mov.w	r0, #0
 8018a06:	f380 8811 	msr	BASEPRI, r0
 8018a0a:	4770      	bx	lr
 8018a0c:	f3af 8000 	nop.w

08018a10 <pxCurrentTCBConst2>:
 8018a10:	20006720 	.word	0x20006720

08018a14 <vPortEnterCritical>:
 8018a14:	f04f 0330 	mov.w	r3, #48	; 0x30
 8018a18:	b672      	cpsid	i
 8018a1a:	f383 8811 	msr	BASEPRI, r3
 8018a1e:	f3bf 8f6f 	isb	sy
 8018a22:	f3bf 8f4f 	dsb	sy
 8018a26:	b662      	cpsie	i
	uxCriticalNesting++;
 8018a28:	4a0c      	ldr	r2, [pc, #48]	; (8018a5c <vPortEnterCritical+0x48>)
 8018a2a:	6813      	ldr	r3, [r2, #0]
 8018a2c:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8018a2e:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8018a30:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8018a32:	d000      	beq.n	8018a36 <vPortEnterCritical+0x22>
}
 8018a34:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8018a36:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8018a3a:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 8018a3e:	b2db      	uxtb	r3, r3
 8018a40:	2b00      	cmp	r3, #0
 8018a42:	d0f7      	beq.n	8018a34 <vPortEnterCritical+0x20>
 8018a44:	f04f 0330 	mov.w	r3, #48	; 0x30
 8018a48:	b672      	cpsid	i
 8018a4a:	f383 8811 	msr	BASEPRI, r3
 8018a4e:	f3bf 8f6f 	isb	sy
 8018a52:	f3bf 8f4f 	dsb	sy
 8018a56:	b662      	cpsie	i
 8018a58:	e7fe      	b.n	8018a58 <vPortEnterCritical+0x44>
 8018a5a:	bf00      	nop
 8018a5c:	20000444 	.word	0x20000444

08018a60 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8018a60:	4a09      	ldr	r2, [pc, #36]	; (8018a88 <vPortExitCritical+0x28>)
 8018a62:	6813      	ldr	r3, [r2, #0]
 8018a64:	b953      	cbnz	r3, 8018a7c <vPortExitCritical+0x1c>
 8018a66:	f04f 0330 	mov.w	r3, #48	; 0x30
 8018a6a:	b672      	cpsid	i
 8018a6c:	f383 8811 	msr	BASEPRI, r3
 8018a70:	f3bf 8f6f 	isb	sy
 8018a74:	f3bf 8f4f 	dsb	sy
 8018a78:	b662      	cpsie	i
 8018a7a:	e7fe      	b.n	8018a7a <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 8018a7c:	3b01      	subs	r3, #1
 8018a7e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8018a80:	b90b      	cbnz	r3, 8018a86 <vPortExitCritical+0x26>
	__asm volatile
 8018a82:	f383 8811 	msr	BASEPRI, r3
}
 8018a86:	4770      	bx	lr
 8018a88:	20000444 	.word	0x20000444
 8018a8c:	ffffffff 	.word	0xffffffff

08018a90 <PendSV_Handler>:
	__asm volatile
 8018a90:	f3ef 8009 	mrs	r0, PSP
 8018a94:	f3bf 8f6f 	isb	sy
 8018a98:	4b15      	ldr	r3, [pc, #84]	; (8018af0 <pxCurrentTCBConst>)
 8018a9a:	681a      	ldr	r2, [r3, #0]
 8018a9c:	f01e 0f10 	tst.w	lr, #16
 8018aa0:	bf08      	it	eq
 8018aa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8018aa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018aaa:	6010      	str	r0, [r2, #0]
 8018aac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8018ab0:	f04f 0030 	mov.w	r0, #48	; 0x30
 8018ab4:	b672      	cpsid	i
 8018ab6:	f380 8811 	msr	BASEPRI, r0
 8018aba:	f3bf 8f4f 	dsb	sy
 8018abe:	f3bf 8f6f 	isb	sy
 8018ac2:	b662      	cpsie	i
 8018ac4:	f7ff f9ac 	bl	8017e20 <vTaskSwitchContext>
 8018ac8:	f04f 0000 	mov.w	r0, #0
 8018acc:	f380 8811 	msr	BASEPRI, r0
 8018ad0:	bc09      	pop	{r0, r3}
 8018ad2:	6819      	ldr	r1, [r3, #0]
 8018ad4:	6808      	ldr	r0, [r1, #0]
 8018ad6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018ada:	f01e 0f10 	tst.w	lr, #16
 8018ade:	bf08      	it	eq
 8018ae0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8018ae4:	f380 8809 	msr	PSP, r0
 8018ae8:	f3bf 8f6f 	isb	sy
 8018aec:	4770      	bx	lr
 8018aee:	bf00      	nop

08018af0 <pxCurrentTCBConst>:
 8018af0:	20006720 	.word	0x20006720

08018af4 <SysTick_Handler>:
{
 8018af4:	b508      	push	{r3, lr}
	__asm volatile
 8018af6:	f04f 0330 	mov.w	r3, #48	; 0x30
 8018afa:	b672      	cpsid	i
 8018afc:	f383 8811 	msr	BASEPRI, r3
 8018b00:	f3bf 8f6f 	isb	sy
 8018b04:	f3bf 8f4f 	dsb	sy
 8018b08:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
 8018b0a:	f7fe fffd 	bl	8017b08 <xTaskIncrementTick>
 8018b0e:	b128      	cbz	r0, 8018b1c <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8018b10:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8018b14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8018b18:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
	__asm volatile
 8018b1c:	2300      	movs	r3, #0
 8018b1e:	f383 8811 	msr	BASEPRI, r3
}
 8018b22:	bd08      	pop	{r3, pc}

08018b24 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8018b24:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8018b28:	2100      	movs	r1, #0
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8018b2a:	4b06      	ldr	r3, [pc, #24]	; (8018b44 <vPortSetupTimerInterrupt+0x20>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8018b2c:	6111      	str	r1, [r2, #16]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8018b2e:	4806      	ldr	r0, [pc, #24]	; (8018b48 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8018b30:	6191      	str	r1, [r2, #24]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8018b32:	2107      	movs	r1, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8018b34:	681b      	ldr	r3, [r3, #0]
 8018b36:	fba0 0303 	umull	r0, r3, r0, r3
 8018b3a:	099b      	lsrs	r3, r3, #6
 8018b3c:	3b01      	subs	r3, #1
 8018b3e:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8018b40:	6111      	str	r1, [r2, #16]
}
 8018b42:	4770      	bx	lr
 8018b44:	200002b8 	.word	0x200002b8
 8018b48:	10624dd3 	.word	0x10624dd3

08018b4c <xPortStartScheduler>:
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8018b4c:	4b30      	ldr	r3, [pc, #192]	; (8018c10 <xPortStartScheduler+0xc4>)
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8018b4e:	f04f 0cff 	mov.w	ip, #255	; 0xff
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8018b52:	4830      	ldr	r0, [pc, #192]	; (8018c14 <xPortStartScheduler+0xc8>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8018b54:	4930      	ldr	r1, [pc, #192]	; (8018c18 <xPortStartScheduler+0xcc>)
{
 8018b56:	b530      	push	{r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8018b58:	781a      	ldrb	r2, [r3, #0]
{
 8018b5a:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8018b5c:	b2d2      	uxtb	r2, r2
 8018b5e:	9201      	str	r2, [sp, #4]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8018b60:	2207      	movs	r2, #7
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8018b62:	f883 c000 	strb.w	ip, [r3]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8018b66:	781b      	ldrb	r3, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8018b68:	6002      	str	r2, [r0, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8018b6a:	b2db      	uxtb	r3, r3
 8018b6c:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8018b70:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8018b74:	f89d 2003 	ldrb.w	r2, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8018b78:	f003 0330 	and.w	r3, r3, #48	; 0x30
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8018b7c:	0612      	lsls	r2, r2, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8018b7e:	700b      	strb	r3, [r1, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8018b80:	d50f      	bpl.n	8018ba2 <xPortStartScheduler+0x56>
 8018b82:	2206      	movs	r2, #6
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8018b84:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8018b88:	4611      	mov	r1, r2
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8018b8a:	3a01      	subs	r2, #1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8018b8c:	005b      	lsls	r3, r3, #1
 8018b8e:	b2db      	uxtb	r3, r3
 8018b90:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8018b94:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8018b98:	061b      	lsls	r3, r3, #24
 8018b9a:	d4f3      	bmi.n	8018b84 <xPortStartScheduler+0x38>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8018b9c:	2903      	cmp	r1, #3
 8018b9e:	d00b      	beq.n	8018bb8 <xPortStartScheduler+0x6c>
 8018ba0:	6001      	str	r1, [r0, #0]
	__asm volatile
 8018ba2:	f04f 0330 	mov.w	r3, #48	; 0x30
 8018ba6:	b672      	cpsid	i
 8018ba8:	f383 8811 	msr	BASEPRI, r3
 8018bac:	f3bf 8f6f 	isb	sy
 8018bb0:	f3bf 8f4f 	dsb	sy
 8018bb4:	b662      	cpsie	i
 8018bb6:	e7fe      	b.n	8018bb6 <xPortStartScheduler+0x6a>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8018bb8:	9b01      	ldr	r3, [sp, #4]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8018bba:	f04f 24e0 	mov.w	r4, #3758153728	; 0xe000e000
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8018bbe:	4a14      	ldr	r2, [pc, #80]	; (8018c10 <xPortStartScheduler+0xc4>)
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8018bc0:	f44f 7140 	mov.w	r1, #768	; 0x300
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8018bc4:	b2db      	uxtb	r3, r3
	uxCriticalNesting = 0;
 8018bc6:	2500      	movs	r5, #0
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8018bc8:	6001      	str	r1, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8018bca:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8018bcc:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 8018bd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8018bd4:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8018bd8:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 8018bdc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8018be0:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	vPortSetupTimerInterrupt();
 8018be4:	f7ff ff9e 	bl	8018b24 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8018be8:	4b0c      	ldr	r3, [pc, #48]	; (8018c1c <xPortStartScheduler+0xd0>)
 8018bea:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 8018bec:	f7ff feb8 	bl	8018960 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8018bf0:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	; 0xf34
 8018bf4:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8018bf8:	f8c4 3f34 	str.w	r3, [r4, #3892]	; 0xf34
	prvPortStartFirstTask();
 8018bfc:	f7ff fe9c 	bl	8018938 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8018c00:	f7ff f90e 	bl	8017e20 <vTaskSwitchContext>
}
 8018c04:	4628      	mov	r0, r5
	prvTaskExitError();
 8018c06:	f7ff feb5 	bl	8018974 <prvTaskExitError>
}
 8018c0a:	b003      	add	sp, #12
 8018c0c:	bd30      	pop	{r4, r5, pc}
 8018c0e:	bf00      	nop
 8018c10:	e000e400 	.word	0xe000e400
 8018c14:	20006970 	.word	0x20006970
 8018c18:	2000696c 	.word	0x2000696c
 8018c1c:	20000444 	.word	0x20000444

08018c20 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8018c20:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8018c24:	2b0f      	cmp	r3, #15
 8018c26:	d910      	bls.n	8018c4a <vPortValidateInterruptPriority+0x2a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8018c28:	4913      	ldr	r1, [pc, #76]	; (8018c78 <vPortValidateInterruptPriority+0x58>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8018c2a:	4a14      	ldr	r2, [pc, #80]	; (8018c7c <vPortValidateInterruptPriority+0x5c>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8018c2c:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8018c2e:	7812      	ldrb	r2, [r2, #0]
 8018c30:	429a      	cmp	r2, r3
 8018c32:	d90a      	bls.n	8018c4a <vPortValidateInterruptPriority+0x2a>
 8018c34:	f04f 0330 	mov.w	r3, #48	; 0x30
 8018c38:	b672      	cpsid	i
 8018c3a:	f383 8811 	msr	BASEPRI, r3
 8018c3e:	f3bf 8f6f 	isb	sy
 8018c42:	f3bf 8f4f 	dsb	sy
 8018c46:	b662      	cpsie	i
 8018c48:	e7fe      	b.n	8018c48 <vPortValidateInterruptPriority+0x28>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8018c4a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8018c4e:	4a0c      	ldr	r2, [pc, #48]	; (8018c80 <vPortValidateInterruptPriority+0x60>)
 8018c50:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	; 0xd0c
 8018c54:	6812      	ldr	r2, [r2, #0]
 8018c56:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8018c5a:	4293      	cmp	r3, r2
 8018c5c:	d90a      	bls.n	8018c74 <vPortValidateInterruptPriority+0x54>
 8018c5e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8018c62:	b672      	cpsid	i
 8018c64:	f383 8811 	msr	BASEPRI, r3
 8018c68:	f3bf 8f6f 	isb	sy
 8018c6c:	f3bf 8f4f 	dsb	sy
 8018c70:	b662      	cpsie	i
 8018c72:	e7fe      	b.n	8018c72 <vPortValidateInterruptPriority+0x52>
	}
 8018c74:	4770      	bx	lr
 8018c76:	bf00      	nop
 8018c78:	e000e3f0 	.word	0xe000e3f0
 8018c7c:	2000696c 	.word	0x2000696c
 8018c80:	20006970 	.word	0x20006970

08018c84 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8018c84:	4b16      	ldr	r3, [pc, #88]	; (8018ce0 <prvInsertBlockIntoFreeList+0x5c>)
{
 8018c86:	b410      	push	{r4}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8018c88:	461a      	mov	r2, r3
 8018c8a:	681b      	ldr	r3, [r3, #0]
 8018c8c:	4283      	cmp	r3, r0
 8018c8e:	d3fb      	bcc.n	8018c88 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8018c90:	6851      	ldr	r1, [r2, #4]
 8018c92:	eb02 0c01 	add.w	ip, r2, r1
 8018c96:	4560      	cmp	r0, ip
 8018c98:	d00b      	beq.n	8018cb2 <prvInsertBlockIntoFreeList+0x2e>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8018c9a:	6841      	ldr	r1, [r0, #4]
 8018c9c:	eb00 0c01 	add.w	ip, r0, r1
 8018ca0:	4563      	cmp	r3, ip
 8018ca2:	d00e      	beq.n	8018cc2 <prvInsertBlockIntoFreeList+0x3e>

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8018ca4:	4290      	cmp	r0, r2
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8018ca6:	6003      	str	r3, [r0, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8018ca8:	f85d 4b04 	ldr.w	r4, [sp], #4
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8018cac:	bf18      	it	ne
 8018cae:	6010      	strne	r0, [r2, #0]
}
 8018cb0:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8018cb2:	6844      	ldr	r4, [r0, #4]
 8018cb4:	4610      	mov	r0, r2
 8018cb6:	4421      	add	r1, r4
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8018cb8:	eb00 0c01 	add.w	ip, r0, r1
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8018cbc:	6051      	str	r1, [r2, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8018cbe:	4563      	cmp	r3, ip
 8018cc0:	d1f0      	bne.n	8018ca4 <prvInsertBlockIntoFreeList+0x20>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8018cc2:	4c08      	ldr	r4, [pc, #32]	; (8018ce4 <prvInsertBlockIntoFreeList+0x60>)
 8018cc4:	6824      	ldr	r4, [r4, #0]
 8018cc6:	42a3      	cmp	r3, r4
 8018cc8:	d0ec      	beq.n	8018ca4 <prvInsertBlockIntoFreeList+0x20>
	if( pxIterator != pxBlockToInsert )
 8018cca:	4290      	cmp	r0, r2
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8018ccc:	e9d3 3400 	ldrd	r3, r4, [r3]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8018cd0:	4421      	add	r1, r4
}
 8018cd2:	f85d 4b04 	ldr.w	r4, [sp], #4
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8018cd6:	e9c0 3100 	strd	r3, r1, [r0]
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8018cda:	bf18      	it	ne
 8018cdc:	6010      	strne	r0, [r2, #0]
}
 8018cde:	4770      	bx	lr
 8018ce0:	2001e984 	.word	0x2001e984
 8018ce4:	20006974 	.word	0x20006974

08018ce8 <pvPortMalloc>:
{
 8018ce8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018cec:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8018cee:	f7fe fef5 	bl	8017adc <vTaskSuspendAll>
		if( pxEnd == NULL )
 8018cf2:	f8df c128 	ldr.w	ip, [pc, #296]	; 8018e1c <pvPortMalloc+0x134>
 8018cf6:	f8dc 3000 	ldr.w	r3, [ip]
 8018cfa:	2b00      	cmp	r3, #0
 8018cfc:	d05d      	beq.n	8018dba <pvPortMalloc+0xd2>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8018cfe:	4b42      	ldr	r3, [pc, #264]	; (8018e08 <pvPortMalloc+0x120>)
 8018d00:	681d      	ldr	r5, [r3, #0]
 8018d02:	422c      	tst	r4, r5
 8018d04:	d130      	bne.n	8018d68 <pvPortMalloc+0x80>
			if( xWantedSize > 0 )
 8018d06:	b37c      	cbz	r4, 8018d68 <pvPortMalloc+0x80>
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8018d08:	0760      	lsls	r0, r4, #29
				xWantedSize += xHeapStructSize;
 8018d0a:	f104 0108 	add.w	r1, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8018d0e:	d002      	beq.n	8018d16 <pvPortMalloc+0x2e>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8018d10:	f021 0107 	bic.w	r1, r1, #7
 8018d14:	3108      	adds	r1, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8018d16:	b339      	cbz	r1, 8018d68 <pvPortMalloc+0x80>
 8018d18:	4f3c      	ldr	r7, [pc, #240]	; (8018e0c <pvPortMalloc+0x124>)
 8018d1a:	683e      	ldr	r6, [r7, #0]
 8018d1c:	428e      	cmp	r6, r1
 8018d1e:	d323      	bcc.n	8018d68 <pvPortMalloc+0x80>
				pxBlock = xStart.pxNextFreeBlock;
 8018d20:	483b      	ldr	r0, [pc, #236]	; (8018e10 <pvPortMalloc+0x128>)
 8018d22:	6804      	ldr	r4, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8018d24:	e003      	b.n	8018d2e <pvPortMalloc+0x46>
 8018d26:	6823      	ldr	r3, [r4, #0]
 8018d28:	b123      	cbz	r3, 8018d34 <pvPortMalloc+0x4c>
 8018d2a:	4620      	mov	r0, r4
 8018d2c:	461c      	mov	r4, r3
 8018d2e:	6862      	ldr	r2, [r4, #4]
 8018d30:	428a      	cmp	r2, r1
 8018d32:	d3f8      	bcc.n	8018d26 <pvPortMalloc+0x3e>
				if( pxBlock != pxEnd )
 8018d34:	f8dc 3000 	ldr.w	r3, [ip]
 8018d38:	42a3      	cmp	r3, r4
 8018d3a:	d015      	beq.n	8018d68 <pvPortMalloc+0x80>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8018d3c:	6803      	ldr	r3, [r0, #0]
 8018d3e:	f103 0808 	add.w	r8, r3, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8018d42:	6823      	ldr	r3, [r4, #0]
 8018d44:	6003      	str	r3, [r0, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8018d46:	1a53      	subs	r3, r2, r1
 8018d48:	2b10      	cmp	r3, #16
 8018d4a:	d91b      	bls.n	8018d84 <pvPortMalloc+0x9c>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8018d4c:	1860      	adds	r0, r4, r1
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8018d4e:	0742      	lsls	r2, r0, #29
 8018d50:	d013      	beq.n	8018d7a <pvPortMalloc+0x92>
 8018d52:	f04f 0330 	mov.w	r3, #48	; 0x30
 8018d56:	b672      	cpsid	i
 8018d58:	f383 8811 	msr	BASEPRI, r3
 8018d5c:	f3bf 8f6f 	isb	sy
 8018d60:	f3bf 8f4f 	dsb	sy
 8018d64:	b662      	cpsie	i
 8018d66:	e7fe      	b.n	8018d66 <pvPortMalloc+0x7e>
			vApplicationMallocFailedHook();
 8018d68:	f04f 0800 	mov.w	r8, #0
	( void ) xTaskResumeAll();
 8018d6c:	f7ff f812 	bl	8017d94 <xTaskResumeAll>
			vApplicationMallocFailedHook();
 8018d70:	f7e8 fa86 	bl	8001280 <vApplicationMallocFailedHook>
}
 8018d74:	4640      	mov	r0, r8
 8018d76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8018d7a:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8018d7c:	6061      	str	r1, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8018d7e:	f7ff ff81 	bl	8018c84 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8018d82:	6862      	ldr	r2, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8018d84:	4b23      	ldr	r3, [pc, #140]	; (8018e14 <pvPortMalloc+0x12c>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8018d86:	1ab6      	subs	r6, r6, r2
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8018d88:	432a      	orrs	r2, r5
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8018d8a:	6819      	ldr	r1, [r3, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8018d8c:	603e      	str	r6, [r7, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8018d8e:	428e      	cmp	r6, r1
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8018d90:	bf38      	it	cc
 8018d92:	601e      	strcc	r6, [r3, #0]
					pxBlock->pxNextFreeBlock = NULL;
 8018d94:	2300      	movs	r3, #0
 8018d96:	e9c4 3200 	strd	r3, r2, [r4]
	( void ) xTaskResumeAll();
 8018d9a:	f7fe fffb 	bl	8017d94 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8018d9e:	f018 0f07 	tst.w	r8, #7
 8018da2:	d0e7      	beq.n	8018d74 <pvPortMalloc+0x8c>
 8018da4:	f04f 0330 	mov.w	r3, #48	; 0x30
 8018da8:	b672      	cpsid	i
 8018daa:	f383 8811 	msr	BASEPRI, r3
 8018dae:	f3bf 8f6f 	isb	sy
 8018db2:	f3bf 8f4f 	dsb	sy
 8018db6:	b662      	cpsie	i
 8018db8:	e7fe      	b.n	8018db8 <pvPortMalloc+0xd0>
	uxAddress = ( size_t ) ucHeap;
 8018dba:	4b17      	ldr	r3, [pc, #92]	; (8018e18 <pvPortMalloc+0x130>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8018dbc:	075d      	lsls	r5, r3, #29
 8018dbe:	d11b      	bne.n	8018df8 <pvPortMalloc+0x110>
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8018dc0:	461a      	mov	r2, r3
 8018dc2:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 8018dc6:	4610      	mov	r0, r2
	uxAddress -= xHeapStructSize;
 8018dc8:	3b08      	subs	r3, #8
	xStart.xBlockSize = ( size_t ) 0;
 8018dca:	2100      	movs	r1, #0
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8018dcc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8018dd0:	f023 0307 	bic.w	r3, r3, #7
}
 8018dd4:	4635      	mov	r5, r6
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8018dd6:	1a9a      	subs	r2, r3, r2
	pxEnd = ( void * ) uxAddress;
 8018dd8:	f8cc 3000 	str.w	r3, [ip]
	pxEnd->pxNextFreeBlock = NULL;
 8018ddc:	e9c3 1100 	strd	r1, r1, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8018de0:	e9c0 3200 	strd	r3, r2, [r0]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8018de4:	4b0a      	ldr	r3, [pc, #40]	; (8018e10 <pvPortMalloc+0x128>)
	xStart.xBlockSize = ( size_t ) 0;
 8018de6:	e9c3 0100 	strd	r0, r1, [r3]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8018dea:	4b0a      	ldr	r3, [pc, #40]	; (8018e14 <pvPortMalloc+0x12c>)
 8018dec:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8018dee:	4b07      	ldr	r3, [pc, #28]	; (8018e0c <pvPortMalloc+0x124>)
 8018df0:	601a      	str	r2, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8018df2:	4b05      	ldr	r3, [pc, #20]	; (8018e08 <pvPortMalloc+0x120>)
 8018df4:	601e      	str	r6, [r3, #0]
}
 8018df6:	e784      	b.n	8018d02 <pvPortMalloc+0x1a>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8018df8:	1dda      	adds	r2, r3, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8018dfa:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 8018dfe:	f022 0207 	bic.w	r2, r2, #7
	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8018e02:	4610      	mov	r0, r2
 8018e04:	e7e0      	b.n	8018dc8 <pvPortMalloc+0xe0>
 8018e06:	bf00      	nop
 8018e08:	2001e978 	.word	0x2001e978
 8018e0c:	2001e97c 	.word	0x2001e97c
 8018e10:	2001e984 	.word	0x2001e984
 8018e14:	2001e980 	.word	0x2001e980
 8018e18:	20006978 	.word	0x20006978
 8018e1c:	20006974 	.word	0x20006974

08018e20 <vPortFree>:
	if( pv != NULL )
 8018e20:	b1f0      	cbz	r0, 8018e60 <vPortFree+0x40>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8018e22:	4a1c      	ldr	r2, [pc, #112]	; (8018e94 <vPortFree+0x74>)
 8018e24:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8018e28:	6812      	ldr	r2, [r2, #0]
 8018e2a:	4213      	tst	r3, r2
 8018e2c:	d00d      	beq.n	8018e4a <vPortFree+0x2a>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8018e2e:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8018e32:	b1b1      	cbz	r1, 8018e62 <vPortFree+0x42>
 8018e34:	f04f 0330 	mov.w	r3, #48	; 0x30
 8018e38:	b672      	cpsid	i
 8018e3a:	f383 8811 	msr	BASEPRI, r3
 8018e3e:	f3bf 8f6f 	isb	sy
 8018e42:	f3bf 8f4f 	dsb	sy
 8018e46:	b662      	cpsie	i
 8018e48:	e7fe      	b.n	8018e48 <vPortFree+0x28>
 8018e4a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8018e4e:	b672      	cpsid	i
 8018e50:	f383 8811 	msr	BASEPRI, r3
 8018e54:	f3bf 8f6f 	isb	sy
 8018e58:	f3bf 8f4f 	dsb	sy
 8018e5c:	b662      	cpsie	i
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8018e5e:	e7fe      	b.n	8018e5e <vPortFree+0x3e>
 8018e60:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8018e62:	ea23 0302 	bic.w	r3, r3, r2
{
 8018e66:	b500      	push	{lr}
 8018e68:	b083      	sub	sp, #12
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8018e6a:	f840 3c04 	str.w	r3, [r0, #-4]
 8018e6e:	9001      	str	r0, [sp, #4]
				vTaskSuspendAll();
 8018e70:	f7fe fe34 	bl	8017adc <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8018e74:	4a08      	ldr	r2, [pc, #32]	; (8018e98 <vPortFree+0x78>)
 8018e76:	9801      	ldr	r0, [sp, #4]
 8018e78:	6811      	ldr	r1, [r2, #0]
 8018e7a:	f850 3c04 	ldr.w	r3, [r0, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8018e7e:	3808      	subs	r0, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8018e80:	440b      	add	r3, r1
 8018e82:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8018e84:	f7ff fefe 	bl	8018c84 <prvInsertBlockIntoFreeList>
}
 8018e88:	b003      	add	sp, #12
 8018e8a:	f85d eb04 	ldr.w	lr, [sp], #4
				( void ) xTaskResumeAll();
 8018e8e:	f7fe bf81 	b.w	8017d94 <xTaskResumeAll>
 8018e92:	bf00      	nop
 8018e94:	2001e978 	.word	0x2001e978
 8018e98:	2001e97c 	.word	0x2001e97c

08018e9c <pbuf_free_int>:
 */
static void
pbuf_free_int(void *p)
{
  struct pbuf *q = (struct pbuf *)p;
  pbuf_free(q);
 8018e9c:	f003 bb10 	b.w	801c4c0 <pbuf_free>

08018ea0 <tcpip_thread>:
{
 8018ea0:	b580      	push	{r7, lr}
  LOCK_TCPIP_CORE();
 8018ea2:	4839      	ldr	r0, [pc, #228]	; (8018f88 <tcpip_thread+0xe8>)
{
 8018ea4:	b082      	sub	sp, #8
  LOCK_TCPIP_CORE();
 8018ea6:	f00b feff 	bl	8024ca8 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8018eaa:	4b38      	ldr	r3, [pc, #224]	; (8018f8c <tcpip_thread+0xec>)
 8018eac:	681b      	ldr	r3, [r3, #0]
 8018eae:	b113      	cbz	r3, 8018eb6 <tcpip_thread+0x16>
    tcpip_init_done(tcpip_init_done_arg);
 8018eb0:	4a37      	ldr	r2, [pc, #220]	; (8018f90 <tcpip_thread+0xf0>)
 8018eb2:	6810      	ldr	r0, [r2, #0]
 8018eb4:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 8018eb6:	4d34      	ldr	r5, [pc, #208]	; (8018f88 <tcpip_thread+0xe8>)
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8018eb8:	4e36      	ldr	r6, [pc, #216]	; (8018f94 <tcpip_thread+0xf4>)
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8018eba:	4f37      	ldr	r7, [pc, #220]	; (8018f98 <tcpip_thread+0xf8>)
 8018ebc:	e010      	b.n	8018ee0 <tcpip_thread+0x40>
  } else if (sleeptime == 0) {
 8018ebe:	b168      	cbz	r0, 8018edc <tcpip_thread+0x3c>
  UNLOCK_TCPIP_CORE();
 8018ec0:	4628      	mov	r0, r5
 8018ec2:	f00b fef7 	bl	8024cb4 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8018ec6:	4622      	mov	r2, r4
 8018ec8:	a901      	add	r1, sp, #4
 8018eca:	4630      	mov	r0, r6
 8018ecc:	f00b fea8 	bl	8024c20 <sys_arch_mbox_fetch>
 8018ed0:	4604      	mov	r4, r0
  LOCK_TCPIP_CORE();
 8018ed2:	4628      	mov	r0, r5
 8018ed4:	f00b fee8 	bl	8024ca8 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8018ed8:	3401      	adds	r4, #1
 8018eda:	d111      	bne.n	8018f00 <tcpip_thread+0x60>
    sys_check_timeouts();
 8018edc:	f008 f85c 	bl	8020f98 <sys_check_timeouts>
  sleeptime = sys_timeouts_sleeptime();
 8018ee0:	f008 f882 	bl	8020fe8 <sys_timeouts_sleeptime>
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8018ee4:	1c43      	adds	r3, r0, #1
  sleeptime = sys_timeouts_sleeptime();
 8018ee6:	4604      	mov	r4, r0
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8018ee8:	d1e9      	bne.n	8018ebe <tcpip_thread+0x1e>
    UNLOCK_TCPIP_CORE();
 8018eea:	4628      	mov	r0, r5
 8018eec:	f00b fee2 	bl	8024cb4 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8018ef0:	2200      	movs	r2, #0
 8018ef2:	a901      	add	r1, sp, #4
 8018ef4:	4630      	mov	r0, r6
 8018ef6:	f00b fe93 	bl	8024c20 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8018efa:	4628      	mov	r0, r5
 8018efc:	f00b fed4 	bl	8024ca8 <sys_mutex_lock>
    if (msg == NULL) {
 8018f00:	9c01      	ldr	r4, [sp, #4]
 8018f02:	b37c      	cbz	r4, 8018f64 <tcpip_thread+0xc4>
  switch (msg->type) {
 8018f04:	7823      	ldrb	r3, [r4, #0]
 8018f06:	2b04      	cmp	r3, #4
 8018f08:	d837      	bhi.n	8018f7a <tcpip_thread+0xda>
 8018f0a:	e8df f003 	tbb	[pc, r3]
 8018f0e:	1821      	.short	0x1821
 8018f10:	070f      	.short	0x070f
 8018f12:	03          	.byte	0x03
 8018f13:	00          	.byte	0x00
      msg->msg.cb.function(msg->msg.cb.ctx);
 8018f14:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8018f18:	4798      	blx	r3
      break;
 8018f1a:	e7e1      	b.n	8018ee0 <tcpip_thread+0x40>
      msg->msg.cb.function(msg->msg.cb.ctx);
 8018f1c:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8018f20:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8018f22:	4621      	mov	r1, r4
 8018f24:	2009      	movs	r0, #9
 8018f26:	f002 fdb3 	bl	801ba90 <memp_free>
      break;
 8018f2a:	e7d9      	b.n	8018ee0 <tcpip_thread+0x40>
      sys_untimeout(msg->msg.tmo.h, msg->msg.tmo.arg);
 8018f2c:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
 8018f30:	f008 f814 	bl	8020f5c <sys_untimeout>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8018f34:	4621      	mov	r1, r4
 8018f36:	2009      	movs	r0, #9
 8018f38:	f002 fdaa 	bl	801ba90 <memp_free>
      break;
 8018f3c:	e7d0      	b.n	8018ee0 <tcpip_thread+0x40>
      sys_timeout(msg->msg.tmo.msecs, msg->msg.tmo.h, msg->msg.tmo.arg);
 8018f3e:	1d20      	adds	r0, r4, #4
 8018f40:	c807      	ldmia	r0, {r0, r1, r2}
 8018f42:	f007 ffed 	bl	8020f20 <sys_timeout>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8018f46:	4621      	mov	r1, r4
 8018f48:	2009      	movs	r0, #9
 8018f4a:	f002 fda1 	bl	801ba90 <memp_free>
      break;
 8018f4e:	e7c7      	b.n	8018ee0 <tcpip_thread+0x40>
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8018f50:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
 8018f54:	6860      	ldr	r0, [r4, #4]
 8018f56:	4798      	blx	r3
 8018f58:	b958      	cbnz	r0, 8018f72 <tcpip_thread+0xd2>
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8018f5a:	4621      	mov	r1, r4
 8018f5c:	200a      	movs	r0, #10
 8018f5e:	f002 fd97 	bl	801ba90 <memp_free>
      break;
 8018f62:	e7bd      	b.n	8018ee0 <tcpip_thread+0x40>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8018f64:	463b      	mov	r3, r7
 8018f66:	2291      	movs	r2, #145	; 0x91
 8018f68:	490c      	ldr	r1, [pc, #48]	; (8018f9c <tcpip_thread+0xfc>)
 8018f6a:	480d      	ldr	r0, [pc, #52]	; (8018fa0 <tcpip_thread+0x100>)
 8018f6c:	f00d fb72 	bl	8026654 <iprintf>
      continue;
 8018f70:	e7b6      	b.n	8018ee0 <tcpip_thread+0x40>
        pbuf_free(msg->msg.inp.p);
 8018f72:	6860      	ldr	r0, [r4, #4]
 8018f74:	f003 faa4 	bl	801c4c0 <pbuf_free>
 8018f78:	e7ef      	b.n	8018f5a <tcpip_thread+0xba>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8018f7a:	463b      	mov	r3, r7
 8018f7c:	22cf      	movs	r2, #207	; 0xcf
 8018f7e:	4907      	ldr	r1, [pc, #28]	; (8018f9c <tcpip_thread+0xfc>)
 8018f80:	4807      	ldr	r0, [pc, #28]	; (8018fa0 <tcpip_thread+0x100>)
 8018f82:	f00d fb67 	bl	8026654 <iprintf>
      break;
 8018f86:	e7ab      	b.n	8018ee0 <tcpip_thread+0x40>
 8018f88:	2001e98c 	.word	0x2001e98c
 8018f8c:	2001e990 	.word	0x2001e990
 8018f90:	2001e994 	.word	0x2001e994
 8018f94:	2001e998 	.word	0x2001e998
 8018f98:	0802e5e8 	.word	0x0802e5e8
 8018f9c:	0802e618 	.word	0x0802e618
 8018fa0:	0802b34c 	.word	0x0802b34c

08018fa4 <tcpip_inpkt>:
{
 8018fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018fa6:	4607      	mov	r7, r0
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8018fa8:	4814      	ldr	r0, [pc, #80]	; (8018ffc <tcpip_inpkt+0x58>)
{
 8018faa:	460e      	mov	r6, r1
 8018fac:	4615      	mov	r5, r2
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8018fae:	f00b fe59 	bl	8024c64 <sys_mbox_valid>
 8018fb2:	b188      	cbz	r0, 8018fd8 <tcpip_inpkt+0x34>
  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8018fb4:	22fe      	movs	r2, #254	; 0xfe
 8018fb6:	4912      	ldr	r1, [pc, #72]	; (8019000 <tcpip_inpkt+0x5c>)
 8018fb8:	200a      	movs	r0, #10
 8018fba:	f002 fd33 	bl	801ba24 <memp_malloc_fn>
  if (msg == NULL) {
 8018fbe:	4604      	mov	r4, r0
 8018fc0:	b1c0      	cbz	r0, 8018ff4 <tcpip_inpkt+0x50>
  msg->type = TCPIP_MSG_INPKT;
 8018fc2:	2300      	movs	r3, #0
  msg->msg.inp.p = p;
 8018fc4:	6047      	str	r7, [r0, #4]
  msg->msg.inp.netif = inp;
 8018fc6:	6086      	str	r6, [r0, #8]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8018fc8:	4601      	mov	r1, r0
  msg->type = TCPIP_MSG_INPKT;
 8018fca:	7003      	strb	r3, [r0, #0]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8018fcc:	480b      	ldr	r0, [pc, #44]	; (8018ffc <tcpip_inpkt+0x58>)
  msg->msg.inp.input_fn = input_fn;
 8018fce:	60e5      	str	r5, [r4, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8018fd0:	f00b fe1c 	bl	8024c0c <sys_mbox_trypost>
 8018fd4:	b938      	cbnz	r0, 8018fe6 <tcpip_inpkt+0x42>
}
 8018fd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8018fd8:	4b09      	ldr	r3, [pc, #36]	; (8019000 <tcpip_inpkt+0x5c>)
 8018fda:	22fc      	movs	r2, #252	; 0xfc
 8018fdc:	4909      	ldr	r1, [pc, #36]	; (8019004 <tcpip_inpkt+0x60>)
 8018fde:	480a      	ldr	r0, [pc, #40]	; (8019008 <tcpip_inpkt+0x64>)
 8018fe0:	f00d fb38 	bl	8026654 <iprintf>
 8018fe4:	e7e6      	b.n	8018fb4 <tcpip_inpkt+0x10>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8018fe6:	4621      	mov	r1, r4
 8018fe8:	200a      	movs	r0, #10
 8018fea:	f002 fd51 	bl	801ba90 <memp_free>
    return ERR_MEM;
 8018fee:	f04f 30ff 	mov.w	r0, #4294967295
}
 8018ff2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_MEM;
 8018ff4:	f04f 30ff 	mov.w	r0, #4294967295
}
 8018ff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018ffa:	bf00      	nop
 8018ffc:	2001e998 	.word	0x2001e998
 8019000:	0802e5e8 	.word	0x0802e5e8
 8019004:	0802e638 	.word	0x0802e638
 8019008:	0802b34c 	.word	0x0802b34c

0801900c <tcpip_input>:
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 801900c:	f891 3035 	ldrb.w	r3, [r1, #53]	; 0x35
 8019010:	f013 0f18 	tst.w	r3, #24
 8019014:	d002      	beq.n	801901c <tcpip_input+0x10>
    return tcpip_inpkt(p, inp, ethernet_input);
 8019016:	4a03      	ldr	r2, [pc, #12]	; (8019024 <tcpip_input+0x18>)
 8019018:	f7ff bfc4 	b.w	8018fa4 <tcpip_inpkt>
    return tcpip_inpkt(p, inp, ip_input);
 801901c:	4a02      	ldr	r2, [pc, #8]	; (8019028 <tcpip_input+0x1c>)
 801901e:	f7ff bfc1 	b.w	8018fa4 <tcpip_inpkt>
 8019022:	bf00      	nop
 8019024:	08024acd 	.word	0x08024acd
 8019028:	08023d29 	.word	0x08023d29

0801902c <tcpip_try_callback>:
{
 801902c:	b570      	push	{r4, r5, r6, lr}
 801902e:	4606      	mov	r6, r0
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8019030:	4814      	ldr	r0, [pc, #80]	; (8019084 <tcpip_try_callback+0x58>)
{
 8019032:	460d      	mov	r5, r1
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8019034:	f00b fe16 	bl	8024c64 <sys_mbox_valid>
 8019038:	b188      	cbz	r0, 801905e <tcpip_try_callback+0x32>
  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 801903a:	f240 125f 	movw	r2, #351	; 0x15f
 801903e:	4912      	ldr	r1, [pc, #72]	; (8019088 <tcpip_try_callback+0x5c>)
 8019040:	2009      	movs	r0, #9
 8019042:	f002 fcef 	bl	801ba24 <memp_malloc_fn>
  if (msg == NULL) {
 8019046:	4604      	mov	r4, r0
 8019048:	b1c0      	cbz	r0, 801907c <tcpip_try_callback+0x50>
  msg->type = TCPIP_MSG_CALLBACK;
 801904a:	2303      	movs	r3, #3
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801904c:	4601      	mov	r1, r0
  msg->msg.cb.ctx = ctx;
 801904e:	e9c0 6501 	strd	r6, r5, [r0, #4]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8019052:	480c      	ldr	r0, [pc, #48]	; (8019084 <tcpip_try_callback+0x58>)
  msg->type = TCPIP_MSG_CALLBACK;
 8019054:	7023      	strb	r3, [r4, #0]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8019056:	f00b fdd9 	bl	8024c0c <sys_mbox_trypost>
 801905a:	b940      	cbnz	r0, 801906e <tcpip_try_callback+0x42>
}
 801905c:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 801905e:	4b0a      	ldr	r3, [pc, #40]	; (8019088 <tcpip_try_callback+0x5c>)
 8019060:	f240 125d 	movw	r2, #349	; 0x15d
 8019064:	4909      	ldr	r1, [pc, #36]	; (801908c <tcpip_try_callback+0x60>)
 8019066:	480a      	ldr	r0, [pc, #40]	; (8019090 <tcpip_try_callback+0x64>)
 8019068:	f00d faf4 	bl	8026654 <iprintf>
 801906c:	e7e5      	b.n	801903a <tcpip_try_callback+0xe>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 801906e:	4621      	mov	r1, r4
 8019070:	2009      	movs	r0, #9
 8019072:	f002 fd0d 	bl	801ba90 <memp_free>
    return ERR_MEM;
 8019076:	f04f 30ff 	mov.w	r0, #4294967295
}
 801907a:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_MEM;
 801907c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8019080:	bd70      	pop	{r4, r5, r6, pc}
 8019082:	bf00      	nop
 8019084:	2001e998 	.word	0x2001e998
 8019088:	0802e5e8 	.word	0x0802e5e8
 801908c:	0802e638 	.word	0x0802e638
 8019090:	0802b34c 	.word	0x0802b34c

08019094 <tcpip_init>:
{
 8019094:	b530      	push	{r4, r5, lr}
 8019096:	b083      	sub	sp, #12
 8019098:	4605      	mov	r5, r0
 801909a:	460c      	mov	r4, r1
  lwip_init();
 801909c:	f001 ffae 	bl	801affc <lwip_init>
  tcpip_init_done = initfunc;
 80190a0:	4a15      	ldr	r2, [pc, #84]	; (80190f8 <tcpip_init+0x64>)
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 80190a2:	2140      	movs	r1, #64	; 0x40
  tcpip_init_done_arg = arg;
 80190a4:	4b15      	ldr	r3, [pc, #84]	; (80190fc <tcpip_init+0x68>)
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 80190a6:	4816      	ldr	r0, [pc, #88]	; (8019100 <tcpip_init+0x6c>)
  tcpip_init_done = initfunc;
 80190a8:	6015      	str	r5, [r2, #0]
  tcpip_init_done_arg = arg;
 80190aa:	601c      	str	r4, [r3, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 80190ac:	f00b fd98 	bl	8024be0 <sys_mbox_new>
 80190b0:	b968      	cbnz	r0, 80190ce <tcpip_init+0x3a>
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 80190b2:	4814      	ldr	r0, [pc, #80]	; (8019104 <tcpip_init+0x70>)
 80190b4:	f00b fde8 	bl	8024c88 <sys_mutex_new>
 80190b8:	b9a8      	cbnz	r0, 80190e6 <tcpip_init+0x52>
  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 80190ba:	2200      	movs	r2, #0
 80190bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80190c0:	4911      	ldr	r1, [pc, #68]	; (8019108 <tcpip_init+0x74>)
 80190c2:	9200      	str	r2, [sp, #0]
 80190c4:	4811      	ldr	r0, [pc, #68]	; (801910c <tcpip_init+0x78>)
 80190c6:	f00b fdf9 	bl	8024cbc <sys_thread_new>
}
 80190ca:	b003      	add	sp, #12
 80190cc:	bd30      	pop	{r4, r5, pc}
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 80190ce:	4b10      	ldr	r3, [pc, #64]	; (8019110 <tcpip_init+0x7c>)
 80190d0:	f240 2261 	movw	r2, #609	; 0x261
 80190d4:	490f      	ldr	r1, [pc, #60]	; (8019114 <tcpip_init+0x80>)
 80190d6:	4810      	ldr	r0, [pc, #64]	; (8019118 <tcpip_init+0x84>)
 80190d8:	f00d fabc 	bl	8026654 <iprintf>
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 80190dc:	4809      	ldr	r0, [pc, #36]	; (8019104 <tcpip_init+0x70>)
 80190de:	f00b fdd3 	bl	8024c88 <sys_mutex_new>
 80190e2:	2800      	cmp	r0, #0
 80190e4:	d0e9      	beq.n	80190ba <tcpip_init+0x26>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 80190e6:	4b0a      	ldr	r3, [pc, #40]	; (8019110 <tcpip_init+0x7c>)
 80190e8:	f240 2265 	movw	r2, #613	; 0x265
 80190ec:	490b      	ldr	r1, [pc, #44]	; (801911c <tcpip_init+0x88>)
 80190ee:	480a      	ldr	r0, [pc, #40]	; (8019118 <tcpip_init+0x84>)
 80190f0:	f00d fab0 	bl	8026654 <iprintf>
 80190f4:	e7e1      	b.n	80190ba <tcpip_init+0x26>
 80190f6:	bf00      	nop
 80190f8:	2001e990 	.word	0x2001e990
 80190fc:	2001e994 	.word	0x2001e994
 8019100:	2001e998 	.word	0x2001e998
 8019104:	2001e98c 	.word	0x2001e98c
 8019108:	08018ea1 	.word	0x08018ea1
 801910c:	0802e690 	.word	0x0802e690
 8019110:	0802e5e8 	.word	0x0802e5e8
 8019114:	0802e648 	.word	0x0802e648
 8019118:	0802b34c 	.word	0x0802b34c
 801911c:	0802e66c 	.word	0x0802e66c

08019120 <pbuf_free_callback>:
 * @param p The pbuf (chain) to be dereferenced.
 * @return ERR_OK if callback could be enqueued, an err_t if not
 */
err_t
pbuf_free_callback(struct pbuf *p)
{
 8019120:	4601      	mov	r1, r0
  return tcpip_try_callback(pbuf_free_int, p);
 8019122:	4801      	ldr	r0, [pc, #4]	; (8019128 <pbuf_free_callback+0x8>)
 8019124:	f7ff bf82 	b.w	801902c <tcpip_try_callback>
 8019128:	08018e9d 	.word	0x08018e9d

0801912c <fs_open>:
err_t
fs_open(struct fs_file *file, const char *name)
{
  const struct fsdata_file *f;

  if ((file == NULL) || (name == NULL)) {
 801912c:	b1e8      	cbz	r0, 801916a <fs_open+0x3e>
{
 801912e:	b570      	push	{r4, r5, r6, lr}
 8019130:	460d      	mov	r5, r1
  if ((file == NULL) || (name == NULL)) {
 8019132:	b1b9      	cbz	r1, 8019164 <fs_open+0x38>
 8019134:	4606      	mov	r6, r0
 8019136:	490e      	ldr	r1, [pc, #56]	; (8019170 <fs_open+0x44>)
    return ERR_OK;
  }
  file->is_custom_file = 0;
#endif /* LWIP_HTTPD_CUSTOM_FILES */

  for (f = FS_ROOT; f != NULL; f = f->next) {
 8019138:	4c0e      	ldr	r4, [pc, #56]	; (8019174 <fs_open+0x48>)
 801913a:	e000      	b.n	801913e <fs_open+0x12>
    if (!strcmp(name, (const char *)f->name)) {
 801913c:	6861      	ldr	r1, [r4, #4]
 801913e:	4628      	mov	r0, r5
 8019140:	f7e7 f87e 	bl	8000240 <strcmp>
 8019144:	b128      	cbz	r0, 8019152 <fs_open+0x26>
  for (f = FS_ROOT; f != NULL; f = f->next) {
 8019146:	6824      	ldr	r4, [r4, #0]
 8019148:	2c00      	cmp	r4, #0
 801914a:	d1f7      	bne.n	801913c <fs_open+0x10>
#endif /* #if LWIP_HTTPD_FILE_STATE */
      return ERR_OK;
    }
  }
  /* file not found */
  return ERR_VAL;
 801914c:	f06f 0005 	mvn.w	r0, #5
}
 8019150:	bd70      	pop	{r4, r5, r6, pc}
      file->len = f->len;
 8019152:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
      file->pextension = NULL;
 8019156:	60f0      	str	r0, [r6, #12]
      file->index = f->len;
 8019158:	60b3      	str	r3, [r6, #8]
      file->len = f->len;
 801915a:	e9c6 2300 	strd	r2, r3, [r6]
      file->flags = f->flags;
 801915e:	7c23      	ldrb	r3, [r4, #16]
 8019160:	7433      	strb	r3, [r6, #16]
}
 8019162:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_ARG;
 8019164:	f06f 000f 	mvn.w	r0, #15
}
 8019168:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_ARG;
 801916a:	f06f 000f 	mvn.w	r0, #15
}
 801916e:	4770      	bx	lr
 8019170:	08039524 	.word	0x08039524
 8019174:	08044690 	.word	0x08044690

08019178 <fs_close>:
#endif /* LWIP_HTTPD_CUSTOM_FILES */
#if LWIP_HTTPD_FILE_STATE
  fs_state_free(file, file->state);
#endif /* #if LWIP_HTTPD_FILE_STATE */
  LWIP_UNUSED_ARG(file);
}
 8019178:	4770      	bx	lr
 801917a:	bf00      	nop

0801917c <fs_bytes_left>:
#endif /* LWIP_HTTPD_FS_ASYNC_READ */
/*-----------------------------------------------------------------------------------*/
int
fs_bytes_left(struct fs_file *file)
{
  return file->len - file->index;
 801917c:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
}
 8019180:	1a10      	subs	r0, r2, r0
 8019182:	4770      	bx	lr

08019184 <http_write>:
 * @param apiflags directly passed to tcp_write
 * @return the return value of tcp_write
 */
static err_t
http_write(struct altcp_pcb *pcb, const void *ptr, u16_t *length, u8_t apiflags)
{
 8019184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u16_t len, max_len;
  err_t err;
  LWIP_ASSERT("length != NULL", length != NULL);
  len = *length;
 8019188:	8814      	ldrh	r4, [r2, #0]
  if (len == 0) {
 801918a:	b374      	cbz	r4, 80191ea <http_write+0x66>
  if (max_len < len) {
    len = max_len;
  }
#ifdef HTTPD_MAX_WRITE_LEN
  /* Additional limitation: e.g. don't enqueue more than 2*mss at once */
  max_len = HTTPD_MAX_WRITE_LEN(pcb);
 801918c:	f8b0 c032 	ldrh.w	ip, [r0, #50]	; 0x32
 8019190:	4617      	mov	r7, r2
 8019192:	f8b0 2064 	ldrh.w	r2, [r0, #100]	; 0x64
 8019196:	4605      	mov	r5, r0
 8019198:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 801919c:	460e      	mov	r6, r1
 801919e:	4698      	mov	r8, r3
 80191a0:	fa1f fc8c 	uxth.w	ip, ip
 80191a4:	4594      	cmp	ip, r2
 80191a6:	bf28      	it	cs
 80191a8:	4694      	movcs	ip, r2
 80191aa:	4564      	cmp	r4, ip
 80191ac:	bf28      	it	cs
 80191ae:	4664      	movcs	r4, ip
    len = max_len;
  }
#endif /* HTTPD_MAX_WRITE_LEN */
  do {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Trying to send %d bytes\n", len));
    err = altcp_write(pcb, ptr, len, apiflags);
 80191b0:	4643      	mov	r3, r8
 80191b2:	4622      	mov	r2, r4
 80191b4:	4631      	mov	r1, r6
 80191b6:	4628      	mov	r0, r5
 80191b8:	f006 fd1a 	bl	801fbf0 <tcp_write>
    if (err == ERR_MEM) {
 80191bc:	1c43      	adds	r3, r0, #1
 80191be:	d007      	beq.n	80191d0 <http_write+0x4c>
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE,
                  ("Send failed, trying less (%d bytes)\n", len));
    }
  } while ((err == ERR_MEM) && (len > 1));

  if (err == ERR_OK) {
 80191c0:	b970      	cbnz	r0, 80191e0 <http_write+0x5c>
 80191c2:	803c      	strh	r4, [r7, #0]

#if LWIP_HTTPD_SUPPORT_11_KEEPALIVE
  /* ensure nagle is normally enabled (only disabled for persistent connections
     when all data has been enqueued but the connection stays open for the next
     request */
  altcp_nagle_enable(pcb);
 80191c4:	8b6b      	ldrh	r3, [r5, #26]
 80191c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80191ca:	836b      	strh	r3, [r5, #26]
#endif

  return err;
}
 80191cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((altcp_sndbuf(pcb) == 0) ||
 80191d0:	f8b5 3064 	ldrh.w	r3, [r5, #100]	; 0x64
 80191d4:	b123      	cbz	r3, 80191e0 <http_write+0x5c>
 80191d6:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
        len /= 2;
 80191da:	0864      	lsrs	r4, r4, #1
      if ((altcp_sndbuf(pcb) == 0) ||
 80191dc:	2b08      	cmp	r3, #8
 80191de:	d901      	bls.n	80191e4 <http_write+0x60>
    *length = 0;
 80191e0:	2400      	movs	r4, #0
 80191e2:	e7ee      	b.n	80191c2 <http_write+0x3e>
  } while ((err == ERR_MEM) && (len > 1));
 80191e4:	2c01      	cmp	r4, #1
 80191e6:	d8e3      	bhi.n	80191b0 <http_write+0x2c>
 80191e8:	e7fa      	b.n	80191e0 <http_write+0x5c>
    return ERR_OK;
 80191ea:	4620      	mov	r0, r4
}
 80191ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080191f0 <http_get_404_file>:
 * @param uri pointer that receives the actual file name URI
 * @return file struct for the error page or NULL no matching file was found
 */
static struct fs_file *
http_get_404_file(struct http_state *hs, const char **uri)
{
 80191f0:	b538      	push	{r3, r4, r5, lr}
  err_t err;

  *uri = "/404.html";
 80191f2:	4b0e      	ldr	r3, [pc, #56]	; (801922c <http_get_404_file+0x3c>)
{
 80191f4:	460d      	mov	r5, r1
  err = fs_open(&hs->file_handle, *uri);
 80191f6:	4604      	mov	r4, r0
 80191f8:	4619      	mov	r1, r3
  *uri = "/404.html";
 80191fa:	602b      	str	r3, [r5, #0]
  err = fs_open(&hs->file_handle, *uri);
 80191fc:	f7ff ff96 	bl	801912c <fs_open>
  if (err != ERR_OK) {
 8019200:	b908      	cbnz	r0, 8019206 <http_get_404_file+0x16>
      }
    }
  }

  return &hs->file_handle;
}
 8019202:	4620      	mov	r0, r4
 8019204:	bd38      	pop	{r3, r4, r5, pc}
    *uri = "/404.htm";
 8019206:	490a      	ldr	r1, [pc, #40]	; (8019230 <http_get_404_file+0x40>)
    err = fs_open(&hs->file_handle, *uri);
 8019208:	4620      	mov	r0, r4
    *uri = "/404.htm";
 801920a:	6029      	str	r1, [r5, #0]
    err = fs_open(&hs->file_handle, *uri);
 801920c:	f7ff ff8e 	bl	801912c <fs_open>
    if (err != ERR_OK) {
 8019210:	2800      	cmp	r0, #0
 8019212:	d0f6      	beq.n	8019202 <http_get_404_file+0x12>
      *uri = "/404.shtml";
 8019214:	4907      	ldr	r1, [pc, #28]	; (8019234 <http_get_404_file+0x44>)
      err = fs_open(&hs->file_handle, *uri);
 8019216:	4620      	mov	r0, r4
      *uri = "/404.shtml";
 8019218:	6029      	str	r1, [r5, #0]
      err = fs_open(&hs->file_handle, *uri);
 801921a:	f7ff ff87 	bl	801912c <fs_open>
      if (err != ERR_OK) {
 801921e:	2800      	cmp	r0, #0
 8019220:	d0ef      	beq.n	8019202 <http_get_404_file+0x12>
        *uri = NULL;
 8019222:	2300      	movs	r3, #0
        return NULL;
 8019224:	461c      	mov	r4, r3
        *uri = NULL;
 8019226:	602b      	str	r3, [r5, #0]
        return NULL;
 8019228:	e7eb      	b.n	8019202 <http_get_404_file+0x12>
 801922a:	bf00      	nop
 801922c:	080446a4 	.word	0x080446a4
 8019230:	080446b0 	.word	0x080446b0
 8019234:	080446bc 	.word	0x080446bc

08019238 <http_accept>:
  struct http_state *hs;
  LWIP_UNUSED_ARG(err);
  LWIP_UNUSED_ARG(arg);
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_accept %p / %p\n", (void *)pcb, arg));

  if ((err != ERR_OK) || (pcb == NULL)) {
 8019238:	bb82      	cbnz	r2, 801929c <http_accept+0x64>
{
 801923a:	b570      	push	{r4, r5, r6, lr}
  if ((err != ERR_OK) || (pcb == NULL)) {
 801923c:	fab1 f581 	clz	r5, r1
 8019240:	460c      	mov	r4, r1
 8019242:	096d      	lsrs	r5, r5, #5
 8019244:	b339      	cbz	r1, 8019296 <http_accept+0x5e>
    return ERR_VAL;
  }

  /* Set priority */
  altcp_setprio(pcb, HTTPD_TCP_PRIO);
 8019246:	2101      	movs	r1, #1
 8019248:	4620      	mov	r0, r4
 801924a:	f003 fec3 	bl	801cfd4 <tcp_setprio>
  struct http_state *ret = HTTP_ALLOC_HTTP_STATE();
 801924e:	2034      	movs	r0, #52	; 0x34
 8019250:	f002 fa46 	bl	801b6e0 <mem_malloc>
  if (ret != NULL) {
 8019254:	4606      	mov	r6, r0
 8019256:	b1d8      	cbz	r0, 8019290 <http_accept+0x58>
  memset(hs, 0, sizeof(struct http_state));
 8019258:	2234      	movs	r2, #52	; 0x34
 801925a:	4629      	mov	r1, r5
 801925c:	f00c fa5c 	bl	8025718 <memset>
  }
  hs->pcb = pcb;

  /* Tell TCP that this is the structure we wish to be passed for our
     callbacks. */
  altcp_arg(pcb, hs);
 8019260:	4631      	mov	r1, r6
 8019262:	4620      	mov	r0, r4
  hs->pcb = pcb;
 8019264:	61f4      	str	r4, [r6, #28]
  altcp_arg(pcb, hs);
 8019266:	f003 feeb 	bl	801d040 <tcp_arg>

  /* Set up the various callback functions */
  altcp_recv(pcb, http_recv);
 801926a:	4620      	mov	r0, r4
 801926c:	490d      	ldr	r1, [pc, #52]	; (80192a4 <http_accept+0x6c>)
 801926e:	f003 feeb 	bl	801d048 <tcp_recv>
  altcp_err(pcb, http_err);
 8019272:	4620      	mov	r0, r4
 8019274:	490c      	ldr	r1, [pc, #48]	; (80192a8 <http_accept+0x70>)
 8019276:	f003 ff1f 	bl	801d0b8 <tcp_err>
  altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 801927a:	2204      	movs	r2, #4
 801927c:	4620      	mov	r0, r4
 801927e:	490b      	ldr	r1, [pc, #44]	; (80192ac <http_accept+0x74>)
 8019280:	f003 ff3c 	bl	801d0fc <tcp_poll>
  altcp_sent(pcb, http_sent);
 8019284:	4620      	mov	r0, r4
 8019286:	490a      	ldr	r1, [pc, #40]	; (80192b0 <http_accept+0x78>)
 8019288:	f003 fefa 	bl	801d080 <tcp_sent>

  return ERR_OK;
 801928c:	4628      	mov	r0, r5
}
 801928e:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_MEM;
 8019290:	f04f 30ff 	mov.w	r0, #4294967295
}
 8019294:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_VAL;
 8019296:	f06f 0005 	mvn.w	r0, #5
}
 801929a:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_VAL;
 801929c:	f06f 0005 	mvn.w	r0, #5
}
 80192a0:	4770      	bx	lr
 80192a2:	bf00      	nop
 80192a4:	08019f11 	.word	0x08019f11
 80192a8:	080197f9 	.word	0x080197f9
 80192ac:	08019eb9 	.word	0x08019eb9
 80192b0:	08019ea1 	.word	0x08019ea1

080192b4 <http_init_file>:
{
 80192b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80192b8:	b087      	sub	sp, #28
 80192ba:	4604      	mov	r4, r0
  if (file != NULL) {
 80192bc:	460e      	mov	r6, r1
{
 80192be:	f89d 7040 	ldrb.w	r7, [sp, #64]	; 0x40
 80192c2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80192c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
  if (file != NULL) {
 80192c8:	2900      	cmp	r1, #0
 80192ca:	f000 80aa 	beq.w	8019422 <http_init_file+0x16e>
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 80192ce:	680b      	ldr	r3, [r1, #0]
 80192d0:	2b00      	cmp	r3, #0
 80192d2:	f000 80ac 	beq.w	801942e <http_init_file+0x17a>
    if (tag_check) {
 80192d6:	2f00      	cmp	r7, #0
 80192d8:	d16f      	bne.n	80193ba <http_init_file+0x106>
    hs->handle = file;
 80192da:	6166      	str	r6, [r4, #20]
    if (params != NULL) {
 80192dc:	2d00      	cmp	r5, #0
 80192de:	d04f      	beq.n	8019380 <http_init_file+0xcc>
  if (!params || (params[0] == '\0')) {
 80192e0:	782b      	ldrb	r3, [r5, #0]
 80192e2:	2b00      	cmp	r3, #0
 80192e4:	f000 80c0 	beq.w	8019468 <http_init_file+0x1b4>
 80192e8:	4b61      	ldr	r3, [pc, #388]	; (8019470 <http_init_file+0x1bc>)
 80192ea:	2701      	movs	r7, #1
 80192ec:	9405      	str	r4, [sp, #20]
 80192ee:	462c      	mov	r4, r5
 80192f0:	f8df 9180 	ldr.w	r9, [pc, #384]	; 8019474 <http_init_file+0x1c0>
 80192f4:	4698      	mov	r8, r3
 80192f6:	9304      	str	r3, [sp, #16]
 80192f8:	e017      	b.n	801932a <http_init_file+0x76>
 80192fa:	2d0e      	cmp	r5, #14
      *pair = '\0';
 80192fc:	f04f 0300 	mov.w	r3, #0
 8019300:	bfcc      	ite	gt
 8019302:	2500      	movgt	r5, #0
 8019304:	2501      	movle	r5, #1
 8019306:	f80b 3b01 	strb.w	r3, [fp], #1
    equals = strchr(equals, '=');
 801930a:	4620      	mov	r0, r4
 801930c:	213d      	movs	r1, #61	; 0x3d
 801930e:	f00d fc34 	bl	8026b7a <strchr>
    if (equals) {
 8019312:	b320      	cbz	r0, 801935e <http_init_file+0xaa>
      *equals = '\0';
 8019314:	f04f 0300 	mov.w	r3, #0
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8019318:	f108 0804 	add.w	r8, r8, #4
 801931c:	3701      	adds	r7, #1
 801931e:	465c      	mov	r4, fp
      *equals = '\0';
 8019320:	f800 3b01 	strb.w	r3, [r0], #1
      http_cgi_param_vals[loop] = equals + 1;
 8019324:	f848 0c04 	str.w	r0, [r8, #-4]
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8019328:	b30d      	cbz	r5, 801936e <http_init_file+0xba>
    pair = strchr(pair, '&');
 801932a:	4620      	mov	r0, r4
 801932c:	2126      	movs	r1, #38	; 0x26
    http_cgi_params[loop] = pair;
 801932e:	f849 4b04 	str.w	r4, [r9], #4
    pair = strchr(pair, '&');
 8019332:	1e7d      	subs	r5, r7, #1
 8019334:	f00d fc21 	bl	8026b7a <strchr>
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8019338:	46ba      	mov	sl, r7
    if (pair) {
 801933a:	4683      	mov	fp, r0
 801933c:	2800      	cmp	r0, #0
 801933e:	d1dc      	bne.n	80192fa <http_init_file+0x46>
      pair = strchr(equals, ' ');
 8019340:	4620      	mov	r0, r4
 8019342:	2120      	movs	r1, #32
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8019344:	465d      	mov	r5, fp
      pair = strchr(equals, ' ');
 8019346:	f00d fc18 	bl	8026b7a <strchr>
      if (pair) {
 801934a:	2800      	cmp	r0, #0
 801934c:	d0dd      	beq.n	801930a <http_init_file+0x56>
        *pair = '\0';
 801934e:	f880 b000 	strb.w	fp, [r0]
    equals = strchr(equals, '=');
 8019352:	213d      	movs	r1, #61	; 0x3d
 8019354:	4620      	mov	r0, r4
 8019356:	f00d fc10 	bl	8026b7a <strchr>
    if (equals) {
 801935a:	2800      	cmp	r0, #0
 801935c:	d1da      	bne.n	8019314 <http_init_file+0x60>
      http_cgi_param_vals[loop] = NULL;
 801935e:	f8c8 0000 	str.w	r0, [r8]
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8019362:	3701      	adds	r7, #1
 8019364:	f108 0804 	add.w	r8, r8, #4
 8019368:	465c      	mov	r4, fp
 801936a:	2d00      	cmp	r5, #0
 801936c:	d1dd      	bne.n	801932a <http_init_file+0x76>
 801936e:	4652      	mov	r2, sl
 8019370:	9c05      	ldr	r4, [sp, #20]
      httpd_cgi_handler(file, uri, count, http_cgi_params, http_cgi_param_vals
 8019372:	9b04      	ldr	r3, [sp, #16]
 8019374:	4630      	mov	r0, r6
 8019376:	9903      	ldr	r1, [sp, #12]
 8019378:	9300      	str	r3, [sp, #0]
 801937a:	4b3e      	ldr	r3, [pc, #248]	; (8019474 <http_init_file+0x1c0>)
 801937c:	f7ef fb7a 	bl	8008a74 <httpd_cgi_handler>
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 8019380:	e9d6 3200 	ldrd	r3, r2, [r6]
 8019384:	2a00      	cmp	r2, #0
    hs->file = file->data;
 8019386:	61a3      	str	r3, [r4, #24]
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 8019388:	db5c      	blt.n	8019444 <http_init_file+0x190>
    hs->retries = 0;
 801938a:	2100      	movs	r1, #0
    LWIP_ASSERT("HTTP headers not included in file system",
 801938c:	6963      	ldr	r3, [r4, #20]
      hs->left = (u32_t)file->len;
 801938e:	6262      	str	r2, [r4, #36]	; 0x24
    hs->retries = 0;
 8019390:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
    LWIP_ASSERT("HTTP headers not included in file system",
 8019394:	7c1b      	ldrb	r3, [r3, #16]
 8019396:	07d9      	lsls	r1, r3, #31
 8019398:	d526      	bpl.n	80193e8 <http_init_file+0x134>
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 801939a:	9b02      	ldr	r3, [sp, #8]
 801939c:	2b00      	cmp	r3, #0
 801939e:	d132      	bne.n	8019406 <http_init_file+0x152>
  if (hs->keepalive) {
 80193a0:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 80193a4:	b12b      	cbz	r3, 80193b2 <http_init_file+0xfe>
    if (hs->ssi != NULL) {
 80193a6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80193a8:	2b00      	cmp	r3, #0
 80193aa:	d054      	beq.n	8019456 <http_init_file+0x1a2>
      hs->keepalive = 0;
 80193ac:	2300      	movs	r3, #0
 80193ae:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
}
 80193b2:	2000      	movs	r0, #0
 80193b4:	b007      	add	sp, #28
 80193b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  struct http_ssi_state *ret = HTTP_ALLOC_SSI_STATE();
 80193ba:	f44f 7090 	mov.w	r0, #288	; 0x120
 80193be:	f002 f98f 	bl	801b6e0 <mem_malloc>
  if (ret != NULL) {
 80193c2:	4607      	mov	r7, r0
 80193c4:	2800      	cmp	r0, #0
 80193c6:	d088      	beq.n	80192da <http_init_file+0x26>
    memset(ret, 0, sizeof(struct http_ssi_state));
 80193c8:	f44f 7290 	mov.w	r2, #288	; 0x120
 80193cc:	2100      	movs	r1, #0
 80193ce:	f00c f9a3 	bl	8025718 <memset>
        ssi->parsed = file->data;
 80193d2:	6833      	ldr	r3, [r6, #0]
        ssi->parse_left = file->len;
 80193d4:	6872      	ldr	r2, [r6, #4]
        ssi->parsed = file->data;
 80193d6:	603b      	str	r3, [r7, #0]
        ssi->parse_left = file->len;
 80193d8:	e9c7 3202 	strd	r3, r2, [r7, #8]
        hs->ssi = ssi;
 80193dc:	62e7      	str	r7, [r4, #44]	; 0x2c
    hs->handle = file;
 80193de:	6166      	str	r6, [r4, #20]
    if (params != NULL) {
 80193e0:	2d00      	cmp	r5, #0
 80193e2:	f47f af7d 	bne.w	80192e0 <http_init_file+0x2c>
 80193e6:	e7cb      	b.n	8019380 <http_init_file+0xcc>
    LWIP_ASSERT("HTTP headers not included in file system",
 80193e8:	4b23      	ldr	r3, [pc, #140]	; (8019478 <http_init_file+0x1c4>)
 80193ea:	f640 1243 	movw	r2, #2371	; 0x943
 80193ee:	4923      	ldr	r1, [pc, #140]	; (801947c <http_init_file+0x1c8>)
 80193f0:	4823      	ldr	r0, [pc, #140]	; (8019480 <http_init_file+0x1cc>)
 80193f2:	f00d f92f 	bl	8026654 <iprintf>
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 80193f6:	9b02      	ldr	r3, [sp, #8]
 80193f8:	2b00      	cmp	r3, #0
 80193fa:	d0d1      	beq.n	80193a0 <http_init_file+0xec>
 80193fc:	6963      	ldr	r3, [r4, #20]
 80193fe:	7c1b      	ldrb	r3, [r3, #16]
 8019400:	07db      	lsls	r3, r3, #31
 8019402:	d5cd      	bpl.n	80193a0 <http_init_file+0xec>
      char *file_start = lwip_strnstr(hs->file, CRLF CRLF, hs->left);
 8019404:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8019406:	491f      	ldr	r1, [pc, #124]	; (8019484 <http_init_file+0x1d0>)
 8019408:	69a0      	ldr	r0, [r4, #24]
 801940a:	f001 f823 	bl	801a454 <lwip_strnstr>
      if (file_start != NULL) {
 801940e:	2800      	cmp	r0, #0
 8019410:	d0c6      	beq.n	80193a0 <http_init_file+0xec>
        int diff = file_start + 4 - hs->file;
 8019412:	3004      	adds	r0, #4
 8019414:	69a2      	ldr	r2, [r4, #24]
        hs->left -= (u32_t)diff;
 8019416:	6a63      	ldr	r3, [r4, #36]	; 0x24
        int diff = file_start + 4 - hs->file;
 8019418:	1a82      	subs	r2, r0, r2
        hs->file += diff;
 801941a:	61a0      	str	r0, [r4, #24]
        hs->left -= (u32_t)diff;
 801941c:	1a9b      	subs	r3, r3, r2
 801941e:	6263      	str	r3, [r4, #36]	; 0x24
 8019420:	e7be      	b.n	80193a0 <http_init_file+0xec>
    hs->file = NULL;
 8019422:	e9c0 1105 	strd	r1, r1, [r0, #20]
    hs->left = 0;
 8019426:	6261      	str	r1, [r4, #36]	; 0x24
    hs->retries = 0;
 8019428:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
 801942c:	e7b8      	b.n	80193a0 <http_init_file+0xec>
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 801942e:	4b12      	ldr	r3, [pc, #72]	; (8019478 <http_init_file+0x1c4>)
 8019430:	f640 120b 	movw	r2, #2315	; 0x90b
 8019434:	4914      	ldr	r1, [pc, #80]	; (8019488 <http_init_file+0x1d4>)
 8019436:	4812      	ldr	r0, [pc, #72]	; (8019480 <http_init_file+0x1cc>)
 8019438:	f00d f90c 	bl	8026654 <iprintf>
    if (tag_check) {
 801943c:	2f00      	cmp	r7, #0
 801943e:	f43f af4c 	beq.w	80192da <http_init_file+0x26>
 8019442:	e7ba      	b.n	80193ba <http_init_file+0x106>
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 8019444:	f640 1234 	movw	r2, #2356	; 0x934
 8019448:	4b0b      	ldr	r3, [pc, #44]	; (8019478 <http_init_file+0x1c4>)
 801944a:	4910      	ldr	r1, [pc, #64]	; (801948c <http_init_file+0x1d8>)
 801944c:	480c      	ldr	r0, [pc, #48]	; (8019480 <http_init_file+0x1cc>)
 801944e:	f00d f901 	bl	8026654 <iprintf>
      hs->left = (u32_t)file->len;
 8019452:	6872      	ldr	r2, [r6, #4]
 8019454:	e799      	b.n	801938a <http_init_file+0xd6>
      if ((hs->handle != NULL) &&
 8019456:	6963      	ldr	r3, [r4, #20]
 8019458:	2b00      	cmp	r3, #0
 801945a:	d0aa      	beq.n	80193b2 <http_init_file+0xfe>
 801945c:	7c1b      	ldrb	r3, [r3, #16]
 801945e:	f003 0303 	and.w	r3, r3, #3
 8019462:	2b01      	cmp	r3, #1
 8019464:	d1a5      	bne.n	80193b2 <http_init_file+0xfe>
 8019466:	e7a1      	b.n	80193ac <http_init_file+0xf8>
    return (0);
 8019468:	461a      	mov	r2, r3
 801946a:	4b01      	ldr	r3, [pc, #4]	; (8019470 <http_init_file+0x1bc>)
 801946c:	9304      	str	r3, [sp, #16]
 801946e:	e780      	b.n	8019372 <http_init_file+0xbe>
 8019470:	2001e99c 	.word	0x2001e99c
 8019474:	2001e9dc 	.word	0x2001e9dc
 8019478:	080446c8 	.word	0x080446c8
 801947c:	08044734 	.word	0x08044734
 8019480:	0802b34c 	.word	0x0802b34c
 8019484:	0802b5ac 	.word	0x0802b5ac
 8019488:	08044700 	.word	0x08044700
 801948c:	08044714 	.word	0x08044714

08019490 <http_find_file>:
{
 8019490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019494:	ed2d 8b02 	vpush	{d8}
 8019498:	b087      	sub	sp, #28
 801949a:	4605      	mov	r5, r0
  size_t uri_len = strlen(uri);
 801949c:	4608      	mov	r0, r1
 801949e:	460c      	mov	r4, r1
{
 80194a0:	4690      	mov	r8, r2
 80194a2:	9105      	str	r1, [sp, #20]
  size_t uri_len = strlen(uri);
 80194a4:	f7e6 fed6 	bl	8000254 <strlen>
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 80194a8:	4606      	mov	r6, r0
 80194aa:	b148      	cbz	r0, 80194c0 <http_find_file+0x30>
 80194ac:	f100 39ff 	add.w	r9, r0, #4294967295
 80194b0:	f814 3009 	ldrb.w	r3, [r4, r9]
 80194b4:	2b2f      	cmp	r3, #47	; 0x2f
 80194b6:	d06a      	beq.n	801958e <http_find_file+0xfe>
      err = fs_open(&hs->file_handle, file_name);
 80194b8:	462f      	mov	r7, r5
  u8_t tag_check = 0;
 80194ba:	f04f 0900 	mov.w	r9, #0
 80194be:	e001      	b.n	80194c4 <http_find_file+0x34>
      err = fs_open(&hs->file_handle, file_name);
 80194c0:	462f      	mov	r7, r5
  u8_t tag_check = 0;
 80194c2:	4681      	mov	r9, r0
    params = (char *)strchr(uri, '?');
 80194c4:	213f      	movs	r1, #63	; 0x3f
 80194c6:	4620      	mov	r0, r4
 80194c8:	f00d fb57 	bl	8026b7a <strchr>
    if (params != NULL) {
 80194cc:	4606      	mov	r6, r0
 80194ce:	b118      	cbz	r0, 80194d8 <http_find_file+0x48>
      *params = '\0';
 80194d0:	2300      	movs	r3, #0
 80194d2:	f806 3b01 	strb.w	r3, [r6], #1
    err = fs_open(&hs->file_handle, uri);
 80194d6:	9c05      	ldr	r4, [sp, #20]
 80194d8:	4621      	mov	r1, r4
 80194da:	4628      	mov	r0, r5
 80194dc:	f7ff fe26 	bl	801912c <fs_open>
    if (err == ERR_OK) {
 80194e0:	b9b0      	cbnz	r0, 8019510 <http_find_file+0x80>
    if (file != NULL) {
 80194e2:	b1e7      	cbz	r7, 801951e <http_find_file+0x8e>
      if (file->flags & FS_FILE_FLAGS_SSI) {
 80194e4:	f897 9010 	ldrb.w	r9, [r7, #16]
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 80194e8:	9c05      	ldr	r4, [sp, #20]
      if (file->flags & FS_FILE_FLAGS_SSI) {
 80194ea:	f019 0908 	ands.w	r9, r9, #8
 80194ee:	d01d      	beq.n	801952c <http_find_file+0x9c>
        tag_check = 1;
 80194f0:	f04f 0901 	mov.w	r9, #1
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 80194f4:	4623      	mov	r3, r4
 80194f6:	4642      	mov	r2, r8
 80194f8:	4639      	mov	r1, r7
 80194fa:	4628      	mov	r0, r5
 80194fc:	9601      	str	r6, [sp, #4]
 80194fe:	f8cd 9000 	str.w	r9, [sp]
 8019502:	f7ff fed7 	bl	80192b4 <http_init_file>
}
 8019506:	b007      	add	sp, #28
 8019508:	ecbd 8b02 	vpop	{d8}
 801950c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      file = http_get_404_file(hs, &uri);
 8019510:	a905      	add	r1, sp, #20
 8019512:	4628      	mov	r0, r5
 8019514:	f7ff fe6c 	bl	80191f0 <http_get_404_file>
 8019518:	4607      	mov	r7, r0
    if (file != NULL) {
 801951a:	2f00      	cmp	r7, #0
 801951c:	d1e2      	bne.n	80194e4 <http_find_file+0x54>
    file = http_get_404_file(hs, &uri);
 801951e:	a905      	add	r1, sp, #20
 8019520:	4628      	mov	r0, r5
 8019522:	f7ff fe65 	bl	80191f0 <http_get_404_file>
 8019526:	4607      	mov	r7, r0
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 8019528:	9c05      	ldr	r4, [sp, #20]
 801952a:	e7e3      	b.n	80194f4 <http_find_file+0x64>
    char *param = (char *)strstr(uri, "?");
 801952c:	213f      	movs	r1, #63	; 0x3f
 801952e:	4620      	mov	r0, r4
 8019530:	f00d fb23 	bl	8026b7a <strchr>
    if (param != NULL) {
 8019534:	4682      	mov	sl, r0
 8019536:	b108      	cbz	r0, 801953c <http_find_file+0xac>
      *param = 0;
 8019538:	f880 9000 	strb.w	r9, [r0]
    for (sub = strstr(sub, "."); sub != NULL; sub = strstr(sub, ".")) {
 801953c:	212e      	movs	r1, #46	; 0x2e
 801953e:	4620      	mov	r0, r4
 8019540:	f00d fb1b 	bl	8026b7a <strchr>
 8019544:	4603      	mov	r3, r0
 8019546:	b138      	cbz	r0, 8019558 <http_find_file+0xc8>
 8019548:	1c58      	adds	r0, r3, #1
 801954a:	212e      	movs	r1, #46	; 0x2e
 801954c:	461c      	mov	r4, r3
 801954e:	f00d fb14 	bl	8026b7a <strchr>
 8019552:	4603      	mov	r3, r0
 8019554:	2800      	cmp	r0, #0
 8019556:	d1f7      	bne.n	8019548 <http_find_file+0xb8>
  u8_t tag_check = 0;
 8019558:	4940      	ldr	r1, [pc, #256]	; (801965c <http_find_file+0x1cc>)
      if (!lwip_stricmp(ext, g_pcSSIExtensions[loop])) {
 801955a:	4620      	mov	r0, r4
 801955c:	f8df b10c 	ldr.w	fp, [pc, #268]	; 801966c <http_find_file+0x1dc>
 8019560:	f000 ffa0 	bl	801a4a4 <lwip_stricmp>
 8019564:	b148      	cbz	r0, 801957a <http_find_file+0xea>
    for (loop = 0; loop < NUM_SHTML_EXTENSIONS; loop++) {
 8019566:	4b3e      	ldr	r3, [pc, #248]	; (8019660 <http_find_file+0x1d0>)
 8019568:	459b      	cmp	fp, r3
 801956a:	d008      	beq.n	801957e <http_find_file+0xee>
      if (!lwip_stricmp(ext, g_pcSSIExtensions[loop])) {
 801956c:	f85b 1b04 	ldr.w	r1, [fp], #4
 8019570:	4620      	mov	r0, r4
 8019572:	f000 ff97 	bl	801a4a4 <lwip_stricmp>
 8019576:	2800      	cmp	r0, #0
 8019578:	d1f5      	bne.n	8019566 <http_find_file+0xd6>
        tag_check = 1;
 801957a:	f04f 0901 	mov.w	r9, #1
    if (param != NULL) {
 801957e:	f1ba 0f00 	cmp.w	sl, #0
 8019582:	d0d1      	beq.n	8019528 <http_find_file+0x98>
      *param = '?';
 8019584:	233f      	movs	r3, #63	; 0x3f
 8019586:	f88a 3000 	strb.w	r3, [sl]
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 801958a:	9c05      	ldr	r4, [sp, #20]
 801958c:	e7b2      	b.n	80194f4 <http_find_file+0x64>
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 801958e:	4b35      	ldr	r3, [pc, #212]	; (8019664 <http_find_file+0x1d4>)
      ((uri != http_uri_buf) || (uri_len == 1))) {
 8019590:	429c      	cmp	r4, r3
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 8019592:	9302      	str	r3, [sp, #8]
      ((uri != http_uri_buf) || (uri_len == 1))) {
 8019594:	d106      	bne.n	80195a4 <http_find_file+0x114>
 8019596:	f1a0 0001 	sub.w	r0, r0, #1
 801959a:	fab0 f080 	clz	r0, r0
 801959e:	0940      	lsrs	r0, r0, #5
 80195a0:	2800      	cmp	r0, #0
 80195a2:	d057      	beq.n	8019654 <http_find_file+0x1c4>
    size_t copy_len = LWIP_MIN(sizeof(http_uri_buf) - 1, uri_len - 1);
 80195a4:	f1b9 0f3f 	cmp.w	r9, #63	; 0x3f
 80195a8:	bf28      	it	cs
 80195aa:	f04f 093f 	movcs.w	r9, #63	; 0x3f
    if (copy_len > 0) {
 80195ae:	2e01      	cmp	r6, #1
 80195b0:	d008      	beq.n	80195c4 <http_find_file+0x134>
      MEMCPY(http_uri_buf, uri, copy_len);
 80195b2:	464a      	mov	r2, r9
 80195b4:	4621      	mov	r1, r4
 80195b6:	482b      	ldr	r0, [pc, #172]	; (8019664 <http_find_file+0x1d4>)
 80195b8:	f00c f886 	bl	80256c8 <memcpy>
      http_uri_buf[copy_len] = 0;
 80195bc:	2300      	movs	r3, #0
 80195be:	9a02      	ldr	r2, [sp, #8]
 80195c0:	f802 3009 	strb.w	r3, [r2, r9]
      err = fs_open(&hs->file_handle, file_name);
 80195c4:	462f      	mov	r7, r5
 80195c6:	f04f 0b00 	mov.w	fp, #0
        file_name = http_uri_buf;
 80195ca:	f8df a098 	ldr.w	sl, [pc, #152]	; 8019664 <http_find_file+0x1d4>
 80195ce:	ee08 8a10 	vmov	s16, r8
      if (copy_len > 0) {
 80195d2:	2e01      	cmp	r6, #1
        file_name = http_uri_buf;
 80195d4:	46d0      	mov	r8, sl
      if (copy_len > 0) {
 80195d6:	d012      	beq.n	80195fe <http_find_file+0x16e>
        if (len_left > 0) {
 80195d8:	f1d9 023f 	rsbs	r2, r9, #63	; 0x3f
 80195dc:	d113      	bne.n	8019606 <http_find_file+0x176>
      err = fs_open(&hs->file_handle, file_name);
 80195de:	4641      	mov	r1, r8
 80195e0:	4628      	mov	r0, r5
 80195e2:	f7ff fda3 	bl	801912c <fs_open>
      if (err == ERR_OK) {
 80195e6:	b338      	cbz	r0, 8019638 <http_find_file+0x1a8>
    for (loop = 0; loop < NUM_DEFAULT_FILENAMES; loop++) {
 80195e8:	f10b 0b01 	add.w	fp, fp, #1
 80195ec:	f1bb 0f05 	cmp.w	fp, #5
 80195f0:	d1ef      	bne.n	80195d2 <http_find_file+0x142>
    params = (char *)strchr(uri, '?');
 80195f2:	ee18 8a10 	vmov	r8, s16
 80195f6:	9c05      	ldr	r4, [sp, #20]
  u8_t tag_check = 0;
 80195f8:	f04f 0900 	mov.w	r9, #0
 80195fc:	e762      	b.n	80194c4 <http_find_file+0x34>
        file_name = httpd_default_filenames[loop].name;
 80195fe:	4b1a      	ldr	r3, [pc, #104]	; (8019668 <http_find_file+0x1d8>)
 8019600:	f853 803b 	ldr.w	r8, [r3, fp, lsl #3]
 8019604:	e7eb      	b.n	80195de <http_find_file+0x14e>
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 8019606:	4b18      	ldr	r3, [pc, #96]	; (8019668 <http_find_file+0x1d8>)
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 8019608:	9c02      	ldr	r4, [sp, #8]
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 801960a:	f853 103b 	ldr.w	r1, [r3, fp, lsl #3]
 801960e:	9204      	str	r2, [sp, #16]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 8019610:	444c      	add	r4, r9
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 8019612:	4608      	mov	r0, r1
 8019614:	9103      	str	r1, [sp, #12]
        file_name = http_uri_buf;
 8019616:	f8cd a008 	str.w	sl, [sp, #8]
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 801961a:	f7e6 fe1b 	bl	8000254 <strlen>
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 801961e:	9a04      	ldr	r2, [sp, #16]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 8019620:	9903      	ldr	r1, [sp, #12]
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 8019622:	4282      	cmp	r2, r0
 8019624:	bf28      	it	cs
 8019626:	4602      	movcs	r2, r0
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 8019628:	4620      	mov	r0, r4
 801962a:	9203      	str	r2, [sp, #12]
 801962c:	f00c f84c 	bl	80256c8 <memcpy>
          http_uri_buf[copy_len + name_copy_len] = 0;
 8019630:	2300      	movs	r3, #0
 8019632:	9a03      	ldr	r2, [sp, #12]
 8019634:	54a3      	strb	r3, [r4, r2]
 8019636:	e7d2      	b.n	80195de <http_find_file+0x14e>
        tag_check = httpd_default_filenames[loop].shtml;
 8019638:	4a0b      	ldr	r2, [pc, #44]	; (8019668 <http_find_file+0x1d8>)
        uri = file_name;
 801963a:	4644      	mov	r4, r8
 801963c:	ee18 8a10 	vmov	r8, s16
        tag_check = httpd_default_filenames[loop].shtml;
 8019640:	eb02 03cb 	add.w	r3, r2, fp, lsl #3
        uri = file_name;
 8019644:	9405      	str	r4, [sp, #20]
        tag_check = httpd_default_filenames[loop].shtml;
 8019646:	f893 9004 	ldrb.w	r9, [r3, #4]
  if (file == NULL) {
 801964a:	2d00      	cmp	r5, #0
 801964c:	f43f af3a 	beq.w	80194c4 <http_find_file+0x34>
  char *params = NULL;
 8019650:	4606      	mov	r6, r0
 8019652:	e74f      	b.n	80194f4 <http_find_file+0x64>
      err = fs_open(&hs->file_handle, file_name);
 8019654:	462f      	mov	r7, r5
 8019656:	461c      	mov	r4, r3
  u8_t tag_check = 0;
 8019658:	4681      	mov	r9, r0
 801965a:	e733      	b.n	80194c4 <http_find_file+0x34>
 801965c:	08044788 	.word	0x08044788
 8019660:	080449d4 	.word	0x080449d4
 8019664:	2001ea1c 	.word	0x2001ea1c
 8019668:	080449e4 	.word	0x080449e4
 801966c:	080449c4 	.word	0x080449c4

08019670 <http_post_rxpbuf>:
{
 8019670:	b538      	push	{r3, r4, r5, lr}
 8019672:	4604      	mov	r4, r0
  if (p != NULL) {
 8019674:	b1c9      	cbz	r1, 80196aa <http_post_rxpbuf+0x3a>
    if (hs->post_content_len_left < p->tot_len) {
 8019676:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8019678:	890a      	ldrh	r2, [r1, #8]
 801967a:	4293      	cmp	r3, r2
 801967c:	d31a      	bcc.n	80196b4 <http_post_rxpbuf+0x44>
      hs->post_content_len_left -= p->tot_len;
 801967e:	1a9b      	subs	r3, r3, r2
    err = httpd_post_receive_data(hs, p);
 8019680:	4620      	mov	r0, r4
 8019682:	6323      	str	r3, [r4, #48]	; 0x30
 8019684:	f7ef fb04 	bl	8008c90 <httpd_post_receive_data>
  if (err != ERR_OK) {
 8019688:	b178      	cbz	r0, 80196aa <http_post_rxpbuf+0x3a>
    hs->post_content_len_left = 0;
 801968a:	2300      	movs	r3, #0
 801968c:	6323      	str	r3, [r4, #48]	; 0x30
  http_uri_buf[0] = 0;
 801968e:	490a      	ldr	r1, [pc, #40]	; (80196b8 <http_post_rxpbuf+0x48>)
 8019690:	2500      	movs	r5, #0
  httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8019692:	4620      	mov	r0, r4
 8019694:	223f      	movs	r2, #63	; 0x3f
  http_uri_buf[0] = 0;
 8019696:	700d      	strb	r5, [r1, #0]
  httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8019698:	f7ef fb0a 	bl	8008cb0 <httpd_post_finished>
  return http_find_file(hs, http_uri_buf, 0);
 801969c:	462a      	mov	r2, r5
 801969e:	4620      	mov	r0, r4
 80196a0:	4905      	ldr	r1, [pc, #20]	; (80196b8 <http_post_rxpbuf+0x48>)
}
 80196a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return http_find_file(hs, http_uri_buf, 0);
 80196a6:	f7ff bef3 	b.w	8019490 <http_find_file>
  if (hs->post_content_len_left == 0) {
 80196aa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80196ac:	2b00      	cmp	r3, #0
 80196ae:	d0ee      	beq.n	801968e <http_post_rxpbuf+0x1e>
}
 80196b0:	2000      	movs	r0, #0
 80196b2:	bd38      	pop	{r3, r4, r5, pc}
      hs->post_content_len_left = 0;
 80196b4:	2300      	movs	r3, #0
 80196b6:	e7e3      	b.n	8019680 <http_post_rxpbuf+0x10>
 80196b8:	2001ea1c 	.word	0x2001ea1c

080196bc <http_find_error_file>:
  if (error_nr == 501) {
 80196bc:	f240 13f5 	movw	r3, #501	; 0x1f5
    uri3 = "/400.shtml";
 80196c0:	4a17      	ldr	r2, [pc, #92]	; (8019720 <http_find_error_file+0x64>)
 80196c2:	4299      	cmp	r1, r3
 80196c4:	4b17      	ldr	r3, [pc, #92]	; (8019724 <http_find_error_file+0x68>)
 80196c6:	4918      	ldr	r1, [pc, #96]	; (8019728 <http_find_error_file+0x6c>)
{
 80196c8:	b570      	push	{r4, r5, r6, lr}
    uri3 = "/400.shtml";
 80196ca:	4e18      	ldr	r6, [pc, #96]	; (801972c <http_find_error_file+0x70>)
 80196cc:	bf18      	it	ne
 80196ce:	461e      	movne	r6, r3
 80196d0:	4b17      	ldr	r3, [pc, #92]	; (8019730 <http_find_error_file+0x74>)
 80196d2:	bf18      	it	ne
 80196d4:	460b      	movne	r3, r1
{
 80196d6:	b084      	sub	sp, #16
 80196d8:	4604      	mov	r4, r0
  if (fs_open(&hs->file_handle, uri1) == ERR_OK) {
 80196da:	4619      	mov	r1, r3
    uri3 = "/400.shtml";
 80196dc:	4d15      	ldr	r5, [pc, #84]	; (8019734 <http_find_error_file+0x78>)
  if (fs_open(&hs->file_handle, uri1) == ERR_OK) {
 80196de:	9303      	str	r3, [sp, #12]
    uri3 = "/400.shtml";
 80196e0:	bf08      	it	eq
 80196e2:	4615      	moveq	r5, r2
  if (fs_open(&hs->file_handle, uri1) == ERR_OK) {
 80196e4:	f7ff fd22 	bl	801912c <fs_open>
 80196e8:	9b03      	ldr	r3, [sp, #12]
 80196ea:	b128      	cbz	r0, 80196f8 <http_find_error_file+0x3c>
  } else if (fs_open(&hs->file_handle, uri2) == ERR_OK) {
 80196ec:	4629      	mov	r1, r5
 80196ee:	4620      	mov	r0, r4
 80196f0:	f7ff fd1c 	bl	801912c <fs_open>
 80196f4:	b948      	cbnz	r0, 801970a <http_find_error_file+0x4e>
    uri = uri2;
 80196f6:	462b      	mov	r3, r5
  return http_init_file(hs, &hs->file_handle, 0, uri, 0, NULL);
 80196f8:	2200      	movs	r2, #0
 80196fa:	4621      	mov	r1, r4
 80196fc:	4620      	mov	r0, r4
 80196fe:	e9cd 2200 	strd	r2, r2, [sp]
 8019702:	f7ff fdd7 	bl	80192b4 <http_init_file>
}
 8019706:	b004      	add	sp, #16
 8019708:	bd70      	pop	{r4, r5, r6, pc}
  } else if (fs_open(&hs->file_handle, uri3) == ERR_OK) {
 801970a:	4631      	mov	r1, r6
 801970c:	4620      	mov	r0, r4
 801970e:	f7ff fd0d 	bl	801912c <fs_open>
 8019712:	b908      	cbnz	r0, 8019718 <http_find_error_file+0x5c>
    uri = uri3;
 8019714:	4633      	mov	r3, r6
 8019716:	e7ef      	b.n	80196f8 <http_find_error_file+0x3c>
    return ERR_ARG;
 8019718:	f06f 000f 	mvn.w	r0, #15
 801971c:	e7f3      	b.n	8019706 <http_find_error_file+0x4a>
 801971e:	bf00      	nop
 8019720:	0804476c 	.word	0x0804476c
 8019724:	08044784 	.word	0x08044784
 8019728:	0804479c 	.word	0x0804479c
 801972c:	08044760 	.word	0x08044760
 8019730:	08044778 	.word	0x08044778
 8019734:	08044790 	.word	0x08044790

08019738 <http_close_or_abort_conn.constprop.0>:
http_close_or_abort_conn(struct altcp_pcb *pcb, struct http_state *hs, u8_t abort_conn)
 8019738:	b538      	push	{r3, r4, r5, lr}
 801973a:	4605      	mov	r5, r0
  if (hs != NULL) {
 801973c:	460c      	mov	r4, r1
 801973e:	2900      	cmp	r1, #0
 8019740:	d041      	beq.n	80197c6 <http_close_or_abort_conn.constprop.0+0x8e>
    if ((hs->post_content_len_left != 0)
 8019742:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8019744:	bb83      	cbnz	r3, 80197a8 <http_close_or_abort_conn.constprop.0+0x70>
  altcp_arg(pcb, NULL);
 8019746:	2100      	movs	r1, #0
 8019748:	4628      	mov	r0, r5
 801974a:	f003 fc79 	bl	801d040 <tcp_arg>
  altcp_recv(pcb, NULL);
 801974e:	2100      	movs	r1, #0
 8019750:	4628      	mov	r0, r5
 8019752:	f003 fc79 	bl	801d048 <tcp_recv>
  altcp_err(pcb, NULL);
 8019756:	2100      	movs	r1, #0
 8019758:	4628      	mov	r0, r5
 801975a:	f003 fcad 	bl	801d0b8 <tcp_err>
  altcp_poll(pcb, NULL, 0);
 801975e:	2200      	movs	r2, #0
 8019760:	4628      	mov	r0, r5
 8019762:	4611      	mov	r1, r2
 8019764:	f003 fcca 	bl	801d0fc <tcp_poll>
  altcp_sent(pcb, NULL);
 8019768:	4628      	mov	r0, r5
 801976a:	2100      	movs	r1, #0
 801976c:	f003 fc88 	bl	801d080 <tcp_sent>
  if (hs->handle) {
 8019770:	6960      	ldr	r0, [r4, #20]
 8019772:	b118      	cbz	r0, 801977c <http_close_or_abort_conn.constprop.0+0x44>
    fs_close(hs->handle);
 8019774:	f7ff fd00 	bl	8019178 <fs_close>
    hs->handle = NULL;
 8019778:	2300      	movs	r3, #0
 801977a:	6163      	str	r3, [r4, #20]
  if (hs->ssi) {
 801977c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 801977e:	b118      	cbz	r0, 8019788 <http_close_or_abort_conn.constprop.0+0x50>
    HTTP_FREE_SSI_STATE(ssi);
 8019780:	f001 fdf2 	bl	801b368 <mem_free>
    hs->ssi = NULL;
 8019784:	2300      	movs	r3, #0
 8019786:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (hs->req) {
 8019788:	6a20      	ldr	r0, [r4, #32]
 801978a:	b118      	cbz	r0, 8019794 <http_close_or_abort_conn.constprop.0+0x5c>
    pbuf_free(hs->req);
 801978c:	f002 fe98 	bl	801c4c0 <pbuf_free>
    hs->req = NULL;
 8019790:	2300      	movs	r3, #0
 8019792:	6223      	str	r3, [r4, #32]
    HTTP_FREE_HTTP_STATE(hs);
 8019794:	4620      	mov	r0, r4
 8019796:	f001 fde7 	bl	801b368 <mem_free>
  err = altcp_close(pcb);
 801979a:	4628      	mov	r0, r5
 801979c:	f004 fb0c 	bl	801ddb8 <tcp_close>
  if (err != ERR_OK) {
 80197a0:	4604      	mov	r4, r0
 80197a2:	b948      	cbnz	r0, 80197b8 <http_close_or_abort_conn.constprop.0+0x80>
}
 80197a4:	4620      	mov	r0, r4
 80197a6:	bd38      	pop	{r3, r4, r5, pc}
      http_uri_buf[0] = 0;
 80197a8:	4911      	ldr	r1, [pc, #68]	; (80197f0 <http_close_or_abort_conn.constprop.0+0xb8>)
 80197aa:	2300      	movs	r3, #0
      httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 80197ac:	223f      	movs	r2, #63	; 0x3f
 80197ae:	4620      	mov	r0, r4
      http_uri_buf[0] = 0;
 80197b0:	700b      	strb	r3, [r1, #0]
      httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 80197b2:	f7ef fa7d 	bl	8008cb0 <httpd_post_finished>
 80197b6:	e7c6      	b.n	8019746 <http_close_or_abort_conn.constprop.0+0xe>
    altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 80197b8:	4628      	mov	r0, r5
 80197ba:	2204      	movs	r2, #4
 80197bc:	490d      	ldr	r1, [pc, #52]	; (80197f4 <http_close_or_abort_conn.constprop.0+0xbc>)
 80197be:	f003 fc9d 	bl	801d0fc <tcp_poll>
}
 80197c2:	4620      	mov	r0, r4
 80197c4:	bd38      	pop	{r3, r4, r5, pc}
  altcp_arg(pcb, NULL);
 80197c6:	f003 fc3b 	bl	801d040 <tcp_arg>
  altcp_recv(pcb, NULL);
 80197ca:	4621      	mov	r1, r4
 80197cc:	4628      	mov	r0, r5
 80197ce:	f003 fc3b 	bl	801d048 <tcp_recv>
  altcp_err(pcb, NULL);
 80197d2:	4621      	mov	r1, r4
 80197d4:	4628      	mov	r0, r5
 80197d6:	f003 fc6f 	bl	801d0b8 <tcp_err>
  altcp_poll(pcb, NULL, 0);
 80197da:	4621      	mov	r1, r4
 80197dc:	4628      	mov	r0, r5
 80197de:	4622      	mov	r2, r4
 80197e0:	f003 fc8c 	bl	801d0fc <tcp_poll>
  altcp_sent(pcb, NULL);
 80197e4:	4621      	mov	r1, r4
 80197e6:	4628      	mov	r0, r5
 80197e8:	f003 fc4a 	bl	801d080 <tcp_sent>
  if (hs != NULL) {
 80197ec:	e7d5      	b.n	801979a <http_close_or_abort_conn.constprop.0+0x62>
 80197ee:	bf00      	nop
 80197f0:	2001ea1c 	.word	0x2001ea1c
 80197f4:	08019eb9 	.word	0x08019eb9

080197f8 <http_err>:
  if (hs != NULL) {
 80197f8:	b1c0      	cbz	r0, 801982c <http_err+0x34>
{
 80197fa:	b510      	push	{r4, lr}
 80197fc:	4604      	mov	r4, r0
  if (hs->handle) {
 80197fe:	6940      	ldr	r0, [r0, #20]
 8019800:	b118      	cbz	r0, 801980a <http_err+0x12>
    fs_close(hs->handle);
 8019802:	f7ff fcb9 	bl	8019178 <fs_close>
    hs->handle = NULL;
 8019806:	2300      	movs	r3, #0
 8019808:	6163      	str	r3, [r4, #20]
  if (hs->ssi) {
 801980a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 801980c:	b118      	cbz	r0, 8019816 <http_err+0x1e>
    HTTP_FREE_SSI_STATE(ssi);
 801980e:	f001 fdab 	bl	801b368 <mem_free>
    hs->ssi = NULL;
 8019812:	2300      	movs	r3, #0
 8019814:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (hs->req) {
 8019816:	6a20      	ldr	r0, [r4, #32]
 8019818:	b118      	cbz	r0, 8019822 <http_err+0x2a>
    pbuf_free(hs->req);
 801981a:	f002 fe51 	bl	801c4c0 <pbuf_free>
    hs->req = NULL;
 801981e:	2300      	movs	r3, #0
 8019820:	6223      	str	r3, [r4, #32]
    HTTP_FREE_HTTP_STATE(hs);
 8019822:	4620      	mov	r0, r4
}
 8019824:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HTTP_FREE_HTTP_STATE(hs);
 8019828:	f001 bd9e 	b.w	801b368 <mem_free>
 801982c:	4770      	bx	lr
 801982e:	bf00      	nop

08019830 <http_eof>:
{
 8019830:	b538      	push	{r3, r4, r5, lr}
  if (hs->keepalive) {
 8019832:	f891 3029 	ldrb.w	r3, [r1, #41]	; 0x29
 8019836:	b1fb      	cbz	r3, 8019878 <http_eof+0x48>
 8019838:	4605      	mov	r5, r0
  if (hs->handle) {
 801983a:	6948      	ldr	r0, [r1, #20]
 801983c:	460c      	mov	r4, r1
 801983e:	b118      	cbz	r0, 8019848 <http_eof+0x18>
    fs_close(hs->handle);
 8019840:	f7ff fc9a 	bl	8019178 <fs_close>
    hs->handle = NULL;
 8019844:	2300      	movs	r3, #0
 8019846:	6163      	str	r3, [r4, #20]
  if (hs->ssi) {
 8019848:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 801984a:	b118      	cbz	r0, 8019854 <http_eof+0x24>
    HTTP_FREE_SSI_STATE(ssi);
 801984c:	f001 fd8c 	bl	801b368 <mem_free>
    hs->ssi = NULL;
 8019850:	2300      	movs	r3, #0
 8019852:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (hs->req) {
 8019854:	6a20      	ldr	r0, [r4, #32]
 8019856:	b108      	cbz	r0, 801985c <http_eof+0x2c>
    pbuf_free(hs->req);
 8019858:	f002 fe32 	bl	801c4c0 <pbuf_free>
  memset(hs, 0, sizeof(struct http_state));
 801985c:	2234      	movs	r2, #52	; 0x34
 801985e:	2100      	movs	r1, #0
 8019860:	4620      	mov	r0, r4
 8019862:	f00b ff59 	bl	8025718 <memset>
    hs->keepalive = 1;
 8019866:	2301      	movs	r3, #1
    hs->pcb = pcb;
 8019868:	61e5      	str	r5, [r4, #28]
    hs->keepalive = 1;
 801986a:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
    altcp_nagle_disable(pcb);
 801986e:	8b6b      	ldrh	r3, [r5, #26]
 8019870:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019874:	836b      	strh	r3, [r5, #26]
}
 8019876:	bd38      	pop	{r3, r4, r5, pc}
 8019878:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return http_close_or_abort_conn(pcb, hs, 0);
 801987c:	f7ff bf5c 	b.w	8019738 <http_close_or_abort_conn.constprop.0>

08019880 <http_send>:
{
 8019880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (hs == NULL) {
 8019884:	460d      	mov	r5, r1
{
 8019886:	b087      	sub	sp, #28
  if (hs == NULL) {
 8019888:	2900      	cmp	r1, #0
 801988a:	f000 824b 	beq.w	8019d24 <http_send+0x4a4>
  if (hs->left == 0) {
 801988e:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8019890:	4607      	mov	r7, r0
 8019892:	2b00      	cmp	r3, #0
 8019894:	f000 818c 	beq.w	8019bb0 <http_send+0x330>
  if (hs->ssi) {
 8019898:	6aec      	ldr	r4, [r5, #44]	; 0x2c
 801989a:	2c00      	cmp	r4, #0
 801989c:	f000 819a 	beq.w	8019bd4 <http_send+0x354>
  if (ssi->parsed > hs->file) {
 80198a0:	6823      	ldr	r3, [r4, #0]
 80198a2:	69a9      	ldr	r1, [r5, #24]
  len = altcp_sndbuf(pcb);
 80198a4:	f8b7 2064 	ldrh.w	r2, [r7, #100]	; 0x64
  if (ssi->parsed > hs->file) {
 80198a8:	428b      	cmp	r3, r1
  len = altcp_sndbuf(pcb);
 80198aa:	f8ad 2016 	strh.w	r2, [sp, #22]
  if (ssi->parsed > hs->file) {
 80198ae:	f200 80c3 	bhi.w	8019a38 <http_send+0x1b8>
  u8_t data_to_send = 0;
 80198b2:	f04f 0800 	mov.w	r8, #0
  err_t err = ERR_OK;
 80198b6:	4646      	mov	r6, r8
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 80198b8:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
              ssi->tag_index = 0;
 80198bc:	f04f 0b00 	mov.w	fp, #0
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 80198c0:	2b04      	cmp	r3, #4
 80198c2:	d003      	beq.n	80198cc <http_send+0x4c>
 80198c4:	68e1      	ldr	r1, [r4, #12]
 80198c6:	2900      	cmp	r1, #0
 80198c8:	f000 8091 	beq.w	80199ee <http_send+0x16e>
 80198cc:	2e00      	cmp	r6, #0
 80198ce:	f040 811b 	bne.w	8019b08 <http_send+0x288>
    if (len == 0) {
 80198d2:	2a00      	cmp	r2, #0
 80198d4:	f000 811b 	beq.w	8019b0e <http_send+0x28e>
    switch (ssi->tag_state) {
 80198d8:	2b04      	cmp	r3, #4
 80198da:	d8f1      	bhi.n	80198c0 <http_send+0x40>
 80198dc:	e8df f003 	tbb	[pc, r3]
 80198e0:	23407466 	.word	0x23407466
 80198e4:	03          	.byte	0x03
 80198e5:	00          	.byte	0x00
        if (ssi->tag_end > hs->file) {
 80198e6:	68a3      	ldr	r3, [r4, #8]
 80198e8:	69a9      	ldr	r1, [r5, #24]
 80198ea:	428b      	cmp	r3, r1
 80198ec:	f240 80f1 	bls.w	8019ad2 <http_send+0x252>
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 80198f0:	6863      	ldr	r3, [r4, #4]
 80198f2:	4299      	cmp	r1, r3
 80198f4:	f200 81fc 	bhi.w	8019cf0 <http_send+0x470>
          len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 80198f8:	1a5a      	subs	r2, r3, r1
 80198fa:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 80198fe:	4282      	cmp	r2, r0
 8019900:	f340 8117 	ble.w	8019b32 <http_send+0x2b2>
 8019904:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019908:	f8ad 3016 	strh.w	r3, [sp, #22]
            err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 801990c:	2300      	movs	r3, #0
 801990e:	f10d 0216 	add.w	r2, sp, #22
 8019912:	4638      	mov	r0, r7
 8019914:	f7ff fc36 	bl	8019184 <http_write>
          if (err == ERR_OK) {
 8019918:	2800      	cmp	r0, #0
 801991a:	f000 81fe 	beq.w	8019d1a <http_send+0x49a>
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 801991e:	4606      	mov	r6, r0
    if (len == 0) {
 8019920:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8019924:	e11a      	b.n	8019b5c <http_send+0x2dc>
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 8019926:	6821      	ldr	r1, [r4, #0]
 8019928:	8a20      	ldrh	r0, [r4, #16]
 801992a:	f891 e000 	ldrb.w	lr, [r1]
 801992e:	2800      	cmp	r0, #0
 8019930:	f040 80b9 	bne.w	8019aa6 <http_send+0x226>
 8019934:	f1ae 0c09 	sub.w	ip, lr, #9
 8019938:	fa5f fc8c 	uxtb.w	ip, ip
 801993c:	f1bc 0f17 	cmp.w	ip, #23
 8019940:	f200 80b1 	bhi.w	8019aa6 <http_send+0x226>
 8019944:	f8df 93a4 	ldr.w	r9, [pc, #932]	; 8019cec <http_send+0x46c>
 8019948:	fa29 fc0c 	lsr.w	ip, r9, ip
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 801994c:	f01c 0f01 	tst.w	ip, #1
 8019950:	f000 80a9 	beq.w	8019aa6 <http_send+0x226>
          ssi->parsed++;
 8019954:	3101      	adds	r1, #1
 8019956:	6021      	str	r1, [r4, #0]
          ssi->parse_left--;
 8019958:	68e1      	ldr	r1, [r4, #12]
 801995a:	3901      	subs	r1, #1
 801995c:	60e1      	str	r1, [r4, #12]
          break;
 801995e:	e7af      	b.n	80198c0 <http_send+0x40>
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 8019960:	8a20      	ldrh	r0, [r4, #16]
 8019962:	2800      	cmp	r0, #0
 8019964:	f040 8083 	bne.w	8019a6e <http_send+0x1ee>
 8019968:	6821      	ldr	r1, [r4, #0]
 801996a:	f891 e000 	ldrb.w	lr, [r1]
 801996e:	f1ae 0c09 	sub.w	ip, lr, #9
 8019972:	fa5f fc8c 	uxtb.w	ip, ip
 8019976:	f1bc 0f17 	cmp.w	ip, #23
 801997a:	f240 8110 	bls.w	8019b9e <http_send+0x31e>
        if ((*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) ||
 801997e:	f8df c350 	ldr.w	ip, [pc, #848]	; 8019cd0 <http_send+0x450>
 8019982:	f894 9014 	ldrb.w	r9, [r4, #20]
 8019986:	eb0c 0cc9 	add.w	ip, ip, r9, lsl #3
 801998a:	f8dc c004 	ldr.w	ip, [ip, #4]
 801998e:	f89c c000 	ldrb.w	ip, [ip]
 8019992:	45f4      	cmp	ip, lr
 8019994:	f000 8083 	beq.w	8019a9e <http_send+0x21e>
            ssi->tag_name[ssi->tag_index++] = *ssi->parsed;
 8019998:	f100 0c01 	add.w	ip, r0, #1
 801999c:	4420      	add	r0, r4
 801999e:	f8a4 c010 	strh.w	ip, [r4, #16]
 80199a2:	f891 c000 	ldrb.w	ip, [r1]
 80199a6:	f880 c016 	strb.w	ip, [r0, #22]
 80199aa:	e7d3      	b.n	8019954 <http_send+0xd4>
          if (*ssi->parsed == http_ssi_tag_desc[tag_type].lead_in[0]) {
 80199ac:	6821      	ldr	r1, [r4, #0]
 80199ae:	7808      	ldrb	r0, [r1, #0]
 80199b0:	283c      	cmp	r0, #60	; 0x3c
 80199b2:	d002      	beq.n	80199ba <http_send+0x13a>
 80199b4:	282f      	cmp	r0, #47	; 0x2f
 80199b6:	d1cd      	bne.n	8019954 <http_send+0xd4>
        for (tag_type = 0; tag_type < LWIP_ARRAYSIZE(http_ssi_tag_desc); tag_type++) {
 80199b8:	2301      	movs	r3, #1
            ssi->tag_type = tag_type;
 80199ba:	7523      	strb	r3, [r4, #20]
            ssi->tag_state = TAG_LEADIN;
 80199bc:	2301      	movs	r3, #1
            ssi->tag_started = ssi->parsed;
 80199be:	6061      	str	r1, [r4, #4]
            ssi->tag_state = TAG_LEADIN;
 80199c0:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
            ssi->tag_index = 1;
 80199c4:	8223      	strh	r3, [r4, #16]
            break;
 80199c6:	e7c5      	b.n	8019954 <http_send+0xd4>
        if (http_ssi_tag_desc[ssi->tag_type].lead_in[ssi->tag_index] == 0) {
 80199c8:	49c1      	ldr	r1, [pc, #772]	; (8019cd0 <http_send+0x450>)
 80199ca:	7d20      	ldrb	r0, [r4, #20]
 80199cc:	f8b4 c010 	ldrh.w	ip, [r4, #16]
 80199d0:	f851 1030 	ldr.w	r1, [r1, r0, lsl #3]
 80199d4:	f811 100c 	ldrb.w	r1, [r1, ip]
 80199d8:	2900      	cmp	r1, #0
 80199da:	f040 8086 	bne.w	8019aea <http_send+0x26a>
          ssi->tag_state = TAG_FOUND;
 80199de:	2302      	movs	r3, #2
          ssi->tag_index = 0;
 80199e0:	8221      	strh	r1, [r4, #16]
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 80199e2:	68e1      	ldr	r1, [r4, #12]
          ssi->tag_state = TAG_FOUND;
 80199e4:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 80199e8:	2900      	cmp	r1, #0
 80199ea:	f47f af6f 	bne.w	80198cc <http_send+0x4c>
  if ((ssi->tag_state != TAG_SENDING) && (ssi->parsed > hs->file)) {
 80199ee:	6823      	ldr	r3, [r4, #0]
 80199f0:	69a9      	ldr	r1, [r5, #24]
 80199f2:	428b      	cmp	r3, r1
 80199f4:	f240 808b 	bls.w	8019b0e <http_send+0x28e>
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 80199f8:	1a5b      	subs	r3, r3, r1
 80199fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80199fe:	4638      	mov	r0, r7
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8019a00:	4293      	cmp	r3, r2
 8019a02:	bfa8      	it	ge
 8019a04:	4613      	movge	r3, r2
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8019a06:	f10d 0216 	add.w	r2, sp, #22
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8019a0a:	f8ad 3016 	strh.w	r3, [sp, #22]
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8019a0e:	2300      	movs	r3, #0
 8019a10:	f7ff fbb8 	bl	8019184 <http_write>
    if (err == ERR_OK) {
 8019a14:	2800      	cmp	r0, #0
 8019a16:	d17a      	bne.n	8019b0e <http_send+0x28e>
    hs->file += len;
 8019a18:	f8bd 1016 	ldrh.w	r1, [sp, #22]
    data_to_send = 1;
 8019a1c:	f04f 0801 	mov.w	r8, #1
    hs->file += len;
 8019a20:	69aa      	ldr	r2, [r5, #24]
    hs->left -= len;
 8019a22:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    hs->file += len;
 8019a24:	440a      	add	r2, r1
    hs->left -= len;
 8019a26:	1a5b      	subs	r3, r3, r1
    hs->file += len;
 8019a28:	61aa      	str	r2, [r5, #24]
    hs->left -= len;
 8019a2a:	626b      	str	r3, [r5, #36]	; 0x24
  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 8019a2c:	2b00      	cmp	r3, #0
 8019a2e:	d071      	beq.n	8019b14 <http_send+0x294>
}
 8019a30:	4640      	mov	r0, r8
 8019a32:	b007      	add	sp, #28
 8019a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8019a38:	1a5b      	subs	r3, r3, r1
 8019a3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8019a3e:	4638      	mov	r0, r7
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8019a40:	4293      	cmp	r3, r2
 8019a42:	bfa8      	it	ge
 8019a44:	4613      	movge	r3, r2
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8019a46:	f10d 0216 	add.w	r2, sp, #22
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8019a4a:	f8ad 3016 	strh.w	r3, [sp, #22]
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8019a4e:	2300      	movs	r3, #0
 8019a50:	f7ff fb98 	bl	8019184 <http_write>
    if (err == ERR_OK) {
 8019a54:	4606      	mov	r6, r0
 8019a56:	2800      	cmp	r0, #0
 8019a58:	f000 8154 	beq.w	8019d04 <http_send+0x484>
  u8_t data_to_send = 0;
 8019a5c:	f04f 0800 	mov.w	r8, #0
    if (altcp_sndbuf(pcb) == 0) {
 8019a60:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8019a64:	2b00      	cmp	r3, #0
 8019a66:	d052      	beq.n	8019b0e <http_send+0x28e>
    if (len == 0) {
 8019a68:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8019a6c:	e724      	b.n	80198b8 <http_send+0x38>
        if ((*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) ||
 8019a6e:	f8df 9260 	ldr.w	r9, [pc, #608]	; 8019cd0 <http_send+0x450>
 8019a72:	7d21      	ldrb	r1, [r4, #20]
 8019a74:	eb09 01c1 	add.w	r1, r9, r1, lsl #3
 8019a78:	f8d1 e004 	ldr.w	lr, [r1, #4]
 8019a7c:	6821      	ldr	r1, [r4, #0]
 8019a7e:	f89e a000 	ldrb.w	sl, [lr]
 8019a82:	f891 c000 	ldrb.w	ip, [r1]
 8019a86:	45e2      	cmp	sl, ip
 8019a88:	d072      	beq.n	8019b70 <http_send+0x2f0>
            (*ssi->parsed == ' ')  || (*ssi->parsed == '\t') ||
 8019a8a:	f1ac 0c09 	sub.w	ip, ip, #9
 8019a8e:	fa5f fc8c 	uxtb.w	ip, ip
 8019a92:	f1bc 0f17 	cmp.w	ip, #23
 8019a96:	d964      	bls.n	8019b62 <http_send+0x2e2>
          if (ssi->tag_index < LWIP_HTTPD_MAX_TAG_NAME_LEN) {
 8019a98:	2807      	cmp	r0, #7
 8019a9a:	f67f af7d 	bls.w	8019998 <http_send+0x118>
            ssi->tag_state = TAG_NONE;
 8019a9e:	2300      	movs	r3, #0
 8019aa0:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
 8019aa4:	e756      	b.n	8019954 <http_send+0xd4>
        if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[ssi->tag_index]) {
 8019aa6:	f894 9014 	ldrb.w	r9, [r4, #20]
 8019aaa:	f8df c224 	ldr.w	ip, [pc, #548]	; 8019cd0 <http_send+0x450>
 8019aae:	eb0c 0cc9 	add.w	ip, ip, r9, lsl #3
 8019ab2:	f8dc c004 	ldr.w	ip, [ip, #4]
 8019ab6:	f81c 9000 	ldrb.w	r9, [ip, r0]
 8019aba:	45f1      	cmp	r9, lr
 8019abc:	f000 80a1 	beq.w	8019c02 <http_send+0x382>
          ssi->parse_left--;
 8019ac0:	68e3      	ldr	r3, [r4, #12]
          ssi->parsed++;
 8019ac2:	3101      	adds	r1, #1
          ssi->tag_state = TAG_NONE;
 8019ac4:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
          ssi->parse_left--;
 8019ac8:	3b01      	subs	r3, #1
          ssi->parsed++;
 8019aca:	6021      	str	r1, [r4, #0]
          ssi->parse_left--;
 8019acc:	60e3      	str	r3, [r4, #12]
          ssi->tag_state = TAG_NONE;
 8019ace:	2300      	movs	r3, #0
 8019ad0:	e6f8      	b.n	80198c4 <http_send+0x44>
          if (ssi->tag_index < ssi->tag_insert_len) {
 8019ad2:	8a21      	ldrh	r1, [r4, #16]
 8019ad4:	8a60      	ldrh	r0, [r4, #18]
 8019ad6:	4281      	cmp	r1, r0
 8019ad8:	f0c0 80e0 	bcc.w	8019c9c <http_send+0x41c>
              ssi->parsed = ssi->tag_end;
 8019adc:	6023      	str	r3, [r4, #0]
 8019ade:	2300      	movs	r3, #0
              ssi->tag_index = 0;
 8019ae0:	f8a4 b010 	strh.w	fp, [r4, #16]
              ssi->tag_state = TAG_NONE;
 8019ae4:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
              ssi->parsed = ssi->tag_end;
 8019ae8:	e6ec      	b.n	80198c4 <http_send+0x44>
          if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_in[ssi->tag_index]) {
 8019aea:	6820      	ldr	r0, [r4, #0]
 8019aec:	f890 e000 	ldrb.w	lr, [r0]
 8019af0:	458e      	cmp	lr, r1
 8019af2:	f000 80ce 	beq.w	8019c92 <http_send+0x412>
            ssi->tag_state = TAG_NONE;
 8019af6:	2300      	movs	r3, #0
 8019af8:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
          ssi->parse_left--;
 8019afc:	68e1      	ldr	r1, [r4, #12]
          ssi->parsed++;
 8019afe:	3001      	adds	r0, #1
          ssi->parse_left--;
 8019b00:	3901      	subs	r1, #1
          ssi->parsed++;
 8019b02:	6020      	str	r0, [r4, #0]
          ssi->parse_left--;
 8019b04:	60e1      	str	r1, [r4, #12]
          ssi->parsed++;
 8019b06:	e6db      	b.n	80198c0 <http_send+0x40>
  if ((ssi->tag_state != TAG_SENDING) && (ssi->parsed > hs->file)) {
 8019b08:	2b04      	cmp	r3, #4
 8019b0a:	f47f af70 	bne.w	80199ee <http_send+0x16e>
  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 8019b0e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8019b10:	2b00      	cmp	r3, #0
 8019b12:	d18d      	bne.n	8019a30 <http_send+0x1b0>
 8019b14:	6968      	ldr	r0, [r5, #20]
 8019b16:	f7ff fb31 	bl	801917c <fs_bytes_left>
 8019b1a:	2800      	cmp	r0, #0
 8019b1c:	dc88      	bgt.n	8019a30 <http_send+0x1b0>
      return 0;
 8019b1e:	f04f 0800 	mov.w	r8, #0
    http_eof(pcb, hs);
 8019b22:	4638      	mov	r0, r7
 8019b24:	4629      	mov	r1, r5
 8019b26:	f7ff fe83 	bl	8019830 <http_eof>
}
 8019b2a:	4640      	mov	r0, r8
 8019b2c:	b007      	add	sp, #28
 8019b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019b32:	b292      	uxth	r2, r2
          len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8019b34:	f8ad 2016 	strh.w	r2, [sp, #22]
          if (len != 0) {
 8019b38:	2a00      	cmp	r2, #0
 8019b3a:	f47f aee7 	bne.w	801990c <http_send+0x8c>
            if (ssi->tag_started <= hs->file) {
 8019b3e:	428b      	cmp	r3, r1
 8019b40:	d805      	bhi.n	8019b4e <http_send+0x2ce>
              len += (u16_t)(ssi->tag_end - ssi->tag_started);
 8019b42:	68a0      	ldr	r0, [r4, #8]
 8019b44:	1ac3      	subs	r3, r0, r3
 8019b46:	441a      	add	r2, r3
 8019b48:	b292      	uxth	r2, r2
 8019b4a:	f8ad 2016 	strh.w	r2, [sp, #22]
            hs->file += len;
 8019b4e:	4411      	add	r1, r2
 8019b50:	61a9      	str	r1, [r5, #24]
            hs->left -= len;
 8019b52:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            data_to_send = 1;
 8019b54:	f04f 0801 	mov.w	r8, #1
            hs->left -= len;
 8019b58:	1a9b      	subs	r3, r3, r2
 8019b5a:	626b      	str	r3, [r5, #36]	; 0x24
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8019b5c:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
 8019b60:	e6ae      	b.n	80198c0 <http_send+0x40>
            (*ssi->parsed == ' ')  || (*ssi->parsed == '\t') ||
 8019b62:	f8df a188 	ldr.w	sl, [pc, #392]	; 8019cec <http_send+0x46c>
 8019b66:	fa2a fc0c 	lsr.w	ip, sl, ip
            (*ssi->parsed == '\n') || (*ssi->parsed == '\r')) {
 8019b6a:	f01c 0f01 	tst.w	ip, #1
 8019b6e:	d093      	beq.n	8019a98 <http_send+0x218>
            ssi->tag_state = TAG_LEADOUT;
 8019b70:	2303      	movs	r3, #3
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 8019b72:	28ff      	cmp	r0, #255	; 0xff
            ssi->tag_state = TAG_LEADOUT;
 8019b74:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 8019b78:	f200 80e0 	bhi.w	8019d3c <http_send+0x4bc>
            ssi->tag_name_len = (u8_t)ssi->tag_index;
 8019b7c:	7560      	strb	r0, [r4, #21]
            ssi->tag_name[ssi->tag_index] = '\0';
 8019b7e:	4420      	add	r0, r4
 8019b80:	f880 b016 	strb.w	fp, [r0, #22]
            if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) {
 8019b84:	f89e 3000 	ldrb.w	r3, [lr]
 8019b88:	780a      	ldrb	r2, [r1, #0]
 8019b8a:	429a      	cmp	r2, r3
 8019b8c:	f000 80cf 	beq.w	8019d2e <http_send+0x4ae>
              ssi->tag_index = 0;
 8019b90:	f8a4 b010 	strh.w	fp, [r4, #16]
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8019b94:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
    if (len == 0) {
 8019b98:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8019b9c:	e6da      	b.n	8019954 <http_send+0xd4>
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 8019b9e:	f8df 914c 	ldr.w	r9, [pc, #332]	; 8019cec <http_send+0x46c>
 8019ba2:	fa29 fc0c 	lsr.w	ip, r9, ip
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 8019ba6:	f01c 0f01 	tst.w	ip, #1
 8019baa:	f47f aed3 	bne.w	8019954 <http_send+0xd4>
 8019bae:	e6e6      	b.n	801997e <http_send+0xfe>
  if (hs->handle == NULL) {
 8019bb0:	6948      	ldr	r0, [r1, #20]
 8019bb2:	2800      	cmp	r0, #0
 8019bb4:	d0b3      	beq.n	8019b1e <http_send+0x29e>
  bytes_left = fs_bytes_left(hs->handle);
 8019bb6:	f7ff fae1 	bl	801917c <fs_bytes_left>
  if (bytes_left <= 0) {
 8019bba:	2800      	cmp	r0, #0
 8019bbc:	ddaf      	ble.n	8019b1e <http_send+0x29e>
  LWIP_ASSERT("SSI and DYNAMIC_HEADERS turned off but eof not reached", 0);
 8019bbe:	4b45      	ldr	r3, [pc, #276]	; (8019cd4 <http_send+0x454>)
 8019bc0:	f240 429d 	movw	r2, #1181	; 0x49d
 8019bc4:	4944      	ldr	r1, [pc, #272]	; (8019cd8 <http_send+0x458>)
 8019bc6:	4845      	ldr	r0, [pc, #276]	; (8019cdc <http_send+0x45c>)
 8019bc8:	f00c fd44 	bl	8026654 <iprintf>
  if (hs->ssi) {
 8019bcc:	6aec      	ldr	r4, [r5, #44]	; 0x2c
 8019bce:	2c00      	cmp	r4, #0
 8019bd0:	f47f ae66 	bne.w	80198a0 <http_send+0x20>
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 8019bd4:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 8019bd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019bdc:	6a6a      	ldr	r2, [r5, #36]	; 0x24
  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8019bde:	4638      	mov	r0, r7
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 8019be0:	428a      	cmp	r2, r1
 8019be2:	bf88      	it	hi
 8019be4:	461a      	movhi	r2, r3
  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8019be6:	4623      	mov	r3, r4
 8019be8:	69a9      	ldr	r1, [r5, #24]
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 8019bea:	f8ad 2016 	strh.w	r2, [sp, #22]
  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8019bee:	f10d 0216 	add.w	r2, sp, #22
 8019bf2:	f7ff fac7 	bl	8019184 <http_write>
  if (err == ERR_OK) {
 8019bf6:	2800      	cmp	r0, #0
 8019bf8:	f43f af0e 	beq.w	8019a18 <http_send+0x198>
  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 8019bfc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  u8_t data_to_send = 0;
 8019bfe:	46a0      	mov	r8, r4
 8019c00:	e714      	b.n	8019a2c <http_send+0x1ac>
          ssi->parsed++;
 8019c02:	3101      	adds	r1, #1
          ssi->tag_index++;
 8019c04:	3001      	adds	r0, #1
          ssi->parsed++;
 8019c06:	6021      	str	r1, [r4, #0]
          ssi->tag_index++;
 8019c08:	b280      	uxth	r0, r0
          ssi->parse_left--;
 8019c0a:	68e1      	ldr	r1, [r4, #12]
          ssi->tag_index++;
 8019c0c:	8220      	strh	r0, [r4, #16]
          ssi->parse_left--;
 8019c0e:	3901      	subs	r1, #1
 8019c10:	60e1      	str	r1, [r4, #12]
          if (http_ssi_tag_desc[ssi->tag_type].lead_out[ssi->tag_index] == 0) {
 8019c12:	f81c 1000 	ldrb.w	r1, [ip, r0]
 8019c16:	2900      	cmp	r1, #0
 8019c18:	f47f ae52 	bne.w	80198c0 <http_send+0x40>
  ssi = hs->ssi;
 8019c1c:	f8d5 902c 	ldr.w	r9, [r5, #44]	; 0x2c
  LWIP_ASSERT("ssi != NULL", ssi != NULL);
 8019c20:	f1b9 0f00 	cmp.w	r9, #0
 8019c24:	f000 8115 	beq.w	8019e52 <http_send+0x5d2>
  if (httpd_ssi_handler
 8019c28:	4b2d      	ldr	r3, [pc, #180]	; (8019ce0 <http_send+0x460>)
 8019c2a:	681b      	ldr	r3, [r3, #0]
 8019c2c:	9300      	str	r3, [sp, #0]
 8019c2e:	2b00      	cmp	r3, #0
 8019c30:	f000 8093 	beq.w	8019d5a <http_send+0x4da>
      && httpd_tags && httpd_num_tags
 8019c34:	4b2b      	ldr	r3, [pc, #172]	; (8019ce4 <http_send+0x464>)
 8019c36:	681a      	ldr	r2, [r3, #0]
 8019c38:	2a00      	cmp	r2, #0
 8019c3a:	f000 808e 	beq.w	8019d5a <http_send+0x4da>
 8019c3e:	4b2a      	ldr	r3, [pc, #168]	; (8019ce8 <http_send+0x468>)
 8019c40:	681b      	ldr	r3, [r3, #0]
    for (tag = 0; tag < httpd_num_tags; tag++) {
 8019c42:	2b00      	cmp	r3, #0
      && httpd_tags && httpd_num_tags
 8019c44:	4619      	mov	r1, r3
    for (tag = 0; tag < httpd_num_tags; tag++) {
 8019c46:	f340 8088 	ble.w	8019d5a <http_send+0x4da>
      if (strcmp(ssi->tag_name, httpd_tags[tag]) == 0)
 8019c4a:	f109 0a16 	add.w	sl, r9, #22
 8019c4e:	3a04      	subs	r2, #4
    for (tag = 0; tag < httpd_num_tags; tag++) {
 8019c50:	2300      	movs	r3, #0
 8019c52:	9503      	str	r5, [sp, #12]
 8019c54:	460d      	mov	r5, r1
 8019c56:	e9cd 4601 	strd	r4, r6, [sp, #4]
 8019c5a:	4656      	mov	r6, sl
 8019c5c:	461c      	mov	r4, r3
 8019c5e:	4692      	mov	sl, r2
 8019c60:	e003      	b.n	8019c6a <http_send+0x3ea>
 8019c62:	3401      	adds	r4, #1
 8019c64:	42a5      	cmp	r5, r4
 8019c66:	f000 8105 	beq.w	8019e74 <http_send+0x5f4>
      if (strcmp(ssi->tag_name, httpd_tags[tag]) == 0)
 8019c6a:	f85a 1f04 	ldr.w	r1, [sl, #4]!
 8019c6e:	4630      	mov	r0, r6
 8019c70:	f7e6 fae6 	bl	8000240 <strcmp>
 8019c74:	2800      	cmp	r0, #0
 8019c76:	d1f4      	bne.n	8019c62 <http_send+0x3e2>
        ssi->tag_insert_len = httpd_ssi_handler(tag, ssi->tag_insert,
 8019c78:	4623      	mov	r3, r4
 8019c7a:	22fe      	movs	r2, #254	; 0xfe
 8019c7c:	f109 011f 	add.w	r1, r9, #31
 8019c80:	9e02      	ldr	r6, [sp, #8]
 8019c82:	4618      	mov	r0, r3
 8019c84:	9b00      	ldr	r3, [sp, #0]
 8019c86:	9c01      	ldr	r4, [sp, #4]
 8019c88:	9d03      	ldr	r5, [sp, #12]
 8019c8a:	4798      	blx	r3
 8019c8c:	f8a9 0012 	strh.w	r0, [r9, #18]
          return;
 8019c90:	e0a6      	b.n	8019de0 <http_send+0x560>
            ssi->tag_index++;
 8019c92:	f10c 0c01 	add.w	ip, ip, #1
 8019c96:	f8a4 c010 	strh.w	ip, [r4, #16]
 8019c9a:	e72f      	b.n	8019afc <http_send+0x27c>
            len = (ssi->tag_insert_len - ssi->tag_index);
 8019c9c:	1a40      	subs	r0, r0, r1
            err = http_write(pcb, &(ssi->tag_insert[ssi->tag_index]), &len,
 8019c9e:	311f      	adds	r1, #31
 8019ca0:	f10d 0216 	add.w	r2, sp, #22
 8019ca4:	2301      	movs	r3, #1
            len = (ssi->tag_insert_len - ssi->tag_index);
 8019ca6:	f8ad 0016 	strh.w	r0, [sp, #22]
            err = http_write(pcb, &(ssi->tag_insert[ssi->tag_index]), &len,
 8019caa:	4421      	add	r1, r4
 8019cac:	4638      	mov	r0, r7
 8019cae:	f7ff fa69 	bl	8019184 <http_write>
              ssi->tag_index += len;
 8019cb2:	f8bd 2016 	ldrh.w	r2, [sp, #22]
            if (err == ERR_OK) {
 8019cb6:	4606      	mov	r6, r0
 8019cb8:	2800      	cmp	r0, #0
 8019cba:	f47f af4f 	bne.w	8019b5c <http_send+0x2dc>
              ssi->tag_index += len;
 8019cbe:	8a23      	ldrh	r3, [r4, #16]
              data_to_send = 1;
 8019cc0:	f04f 0801 	mov.w	r8, #1
              ssi->tag_index += len;
 8019cc4:	4413      	add	r3, r2
 8019cc6:	8223      	strh	r3, [r4, #16]
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8019cc8:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
 8019ccc:	e5f8      	b.n	80198c0 <http_send+0x40>
 8019cce:	bf00      	nop
 8019cd0:	080449d4 	.word	0x080449d4
 8019cd4:	080446c8 	.word	0x080446c8
 8019cd8:	080447a8 	.word	0x080447a8
 8019cdc:	0802b34c 	.word	0x0802b34c
 8019ce0:	2001ee60 	.word	0x2001ee60
 8019ce4:	2001ee64 	.word	0x2001ee64
 8019ce8:	2001ea5c 	.word	0x2001ea5c
 8019cec:	00800013 	.word	0x00800013
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 8019cf0:	4b63      	ldr	r3, [pc, #396]	; (8019e80 <http_send+0x600>)
 8019cf2:	f240 52ac 	movw	r2, #1452	; 0x5ac
 8019cf6:	4963      	ldr	r1, [pc, #396]	; (8019e84 <http_send+0x604>)
 8019cf8:	4863      	ldr	r0, [pc, #396]	; (8019e88 <http_send+0x608>)
 8019cfa:	f00c fcab 	bl	8026654 <iprintf>
          len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8019cfe:	6863      	ldr	r3, [r4, #4]
 8019d00:	69a9      	ldr	r1, [r5, #24]
 8019d02:	e5f9      	b.n	80198f8 <http_send+0x78>
      hs->file += len;
 8019d04:	f8bd 2016 	ldrh.w	r2, [sp, #22]
      data_to_send = 1;
 8019d08:	f04f 0801 	mov.w	r8, #1
      hs->file += len;
 8019d0c:	69ab      	ldr	r3, [r5, #24]
 8019d0e:	4413      	add	r3, r2
 8019d10:	61ab      	str	r3, [r5, #24]
      hs->left -= len;
 8019d12:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8019d14:	1a9b      	subs	r3, r3, r2
 8019d16:	626b      	str	r3, [r5, #36]	; 0x24
 8019d18:	e6a2      	b.n	8019a60 <http_send+0x1e0>
            if (ssi->tag_started <= hs->file) {
 8019d1a:	6863      	ldr	r3, [r4, #4]
 8019d1c:	69a9      	ldr	r1, [r5, #24]
              len += (u16_t)(ssi->tag_end - ssi->tag_started);
 8019d1e:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8019d22:	e70c      	b.n	8019b3e <http_send+0x2be>
    return 0;
 8019d24:	4688      	mov	r8, r1
}
 8019d26:	4640      	mov	r0, r8
 8019d28:	b007      	add	sp, #28
 8019d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
              ssi->tag_index = 1;
 8019d2e:	2301      	movs	r3, #1
 8019d30:	8223      	strh	r3, [r4, #16]
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8019d32:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
    if (len == 0) {
 8019d36:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8019d3a:	e60b      	b.n	8019954 <http_send+0xd4>
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 8019d3c:	4b50      	ldr	r3, [pc, #320]	; (8019e80 <http_send+0x600>)
 8019d3e:	f240 523a 	movw	r2, #1338	; 0x53a
 8019d42:	4952      	ldr	r1, [pc, #328]	; (8019e8c <http_send+0x60c>)
 8019d44:	4850      	ldr	r0, [pc, #320]	; (8019e88 <http_send+0x608>)
 8019d46:	f00c fc85 	bl	8026654 <iprintf>
            if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) {
 8019d4a:	7d23      	ldrb	r3, [r4, #20]
            ssi->tag_name_len = (u8_t)ssi->tag_index;
 8019d4c:	8a20      	ldrh	r0, [r4, #16]
            if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) {
 8019d4e:	eb09 09c3 	add.w	r9, r9, r3, lsl #3
 8019d52:	6821      	ldr	r1, [r4, #0]
 8019d54:	f8d9 e004 	ldr.w	lr, [r9, #4]
 8019d58:	e710      	b.n	8019b7c <http_send+0x2fc>
      if (strcmp(ssi->tag_name, httpd_tags[tag]) == 0)
 8019d5a:	f109 0a16 	add.w	sl, r9, #22
  len = LWIP_MIN(sizeof(ssi->tag_name), LWIP_MIN(strlen(ssi->tag_name),
 8019d5e:	4650      	mov	r0, sl
 8019d60:	f7e6 fa78 	bl	8000254 <strlen>
 8019d64:	28e4      	cmp	r0, #228	; 0xe4
 8019d66:	d865      	bhi.n	8019e34 <http_send+0x5b4>
 8019d68:	2809      	cmp	r0, #9
 8019d6a:	bf28      	it	cs
 8019d6c:	2009      	movcs	r0, #9
 8019d6e:	f100 0331 	add.w	r3, r0, #49	; 0x31
 8019d72:	4686      	mov	lr, r0
 8019d74:	9300      	str	r3, [sp, #0]
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 8019d76:	f100 0319 	add.w	r3, r0, #25
 8019d7a:	9301      	str	r3, [sp, #4]
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8019d7c:	f8df c11c 	ldr.w	ip, [pc, #284]	; 8019e9c <http_send+0x61c>
 8019d80:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019d84:	f8c9 302b 	str.w	r3, [r9, #43]	; 0x2b
 8019d88:	f8bc 3000 	ldrh.w	r3, [ip]
 8019d8c:	f8c9 001f 	str.w	r0, [r9, #31]
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8019d90:	f109 0031 	add.w	r0, r9, #49	; 0x31
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8019d94:	f8c9 1023 	str.w	r1, [r9, #35]	; 0x23
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8019d98:	4651      	mov	r1, sl
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8019d9a:	f8c9 2027 	str.w	r2, [r9, #39]	; 0x27
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8019d9e:	4672      	mov	r2, lr
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8019da0:	f8a9 302f 	strh.w	r3, [r9, #47]	; 0x2f
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8019da4:	f00b fc90 	bl	80256c8 <memcpy>
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8019da8:	4b39      	ldr	r3, [pc, #228]	; (8019e90 <http_send+0x610>)
 8019daa:	9a00      	ldr	r2, [sp, #0]
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 8019dac:	9901      	ldr	r1, [sp, #4]
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8019dae:	eb09 0e02 	add.w	lr, r9, r2
 8019db2:	6818      	ldr	r0, [r3, #0]
 8019db4:	f8b3 c004 	ldrh.w	ip, [r3, #4]
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 8019db8:	4449      	add	r1, r9
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8019dba:	799b      	ldrb	r3, [r3, #6]
 8019dbc:	f849 0002 	str.w	r0, [r9, r2]
  len = strlen(ssi->tag_insert);
 8019dc0:	f109 001f 	add.w	r0, r9, #31
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8019dc4:	f8ae c004 	strh.w	ip, [lr, #4]
 8019dc8:	f88e 3006 	strb.w	r3, [lr, #6]
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 8019dcc:	f881 b01f 	strb.w	fp, [r1, #31]
  len = strlen(ssi->tag_insert);
 8019dd0:	f7e6 fa40 	bl	8000254 <strlen>
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8019dd4:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  len = strlen(ssi->tag_insert);
 8019dd8:	4682      	mov	sl, r0
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8019dda:	d232      	bcs.n	8019e42 <http_send+0x5c2>
  ssi->tag_insert_len = (u16_t)len;
 8019ddc:	f8a9 a012 	strh.w	sl, [r9, #18]
            ssi->tag_state = TAG_SENDING;
 8019de0:	2304      	movs	r3, #4
            ssi->tag_end = ssi->parsed;
 8019de2:	6820      	ldr	r0, [r4, #0]
            ssi->parsed = ssi->tag_started;
 8019de4:	6862      	ldr	r2, [r4, #4]
            ssi->tag_state = TAG_SENDING;
 8019de6:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
            if (ssi->tag_end > hs->file) {
 8019dea:	69a9      	ldr	r1, [r5, #24]
            ssi->tag_index = 0;
 8019dec:	f8a4 b010 	strh.w	fp, [r4, #16]
            if (ssi->tag_end > hs->file) {
 8019df0:	4288      	cmp	r0, r1
            ssi->tag_end = ssi->parsed;
 8019df2:	60a0      	str	r0, [r4, #8]
            ssi->parsed = ssi->tag_started;
 8019df4:	6022      	str	r2, [r4, #0]
            if (ssi->tag_end > hs->file) {
 8019df6:	d802      	bhi.n	8019dfe <http_send+0x57e>
    if (len == 0) {
 8019df8:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8019dfc:	e566      	b.n	80198cc <http_send+0x4c>
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8019dfe:	1a52      	subs	r2, r2, r1
 8019e00:	f64f 73ff 	movw	r3, #65535	; 0xffff
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8019e04:	4638      	mov	r0, r7
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8019e06:	429a      	cmp	r2, r3
 8019e08:	bfa8      	it	ge
 8019e0a:	461a      	movge	r2, r3
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8019e0c:	2300      	movs	r3, #0
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8019e0e:	f8ad 2016 	strh.w	r2, [sp, #22]
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8019e12:	f10d 0216 	add.w	r2, sp, #22
 8019e16:	f7ff f9b5 	bl	8019184 <http_write>
              if (err == ERR_OK) {
 8019e1a:	4606      	mov	r6, r0
 8019e1c:	2800      	cmp	r0, #0
 8019e1e:	f47f ad7f 	bne.w	8019920 <http_send+0xa0>
                if (ssi->tag_started <= hs->file) {
 8019e22:	6861      	ldr	r1, [r4, #4]
 8019e24:	69ab      	ldr	r3, [r5, #24]
 8019e26:	4299      	cmp	r1, r3
 8019e28:	d91b      	bls.n	8019e62 <http_send+0x5e2>
                hs->file += len;
 8019e2a:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8019e2e:	4413      	add	r3, r2
 8019e30:	61ab      	str	r3, [r5, #24]
                hs->left -= len;
 8019e32:	e68e      	b.n	8019b52 <http_send+0x2d2>
 8019e34:	233a      	movs	r3, #58	; 0x3a
 8019e36:	2222      	movs	r2, #34	; 0x22
  len = LWIP_MIN(sizeof(ssi->tag_name), LWIP_MIN(strlen(ssi->tag_name),
 8019e38:	f04f 0e09 	mov.w	lr, #9
 8019e3c:	e9cd 3200 	strd	r3, r2, [sp]
 8019e40:	e79c      	b.n	8019d7c <http_send+0x4fc>
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8019e42:	4b0f      	ldr	r3, [pc, #60]	; (8019e80 <http_send+0x600>)
 8019e44:	f240 323f 	movw	r2, #831	; 0x33f
 8019e48:	4912      	ldr	r1, [pc, #72]	; (8019e94 <http_send+0x614>)
 8019e4a:	480f      	ldr	r0, [pc, #60]	; (8019e88 <http_send+0x608>)
 8019e4c:	f00c fc02 	bl	8026654 <iprintf>
 8019e50:	e7c4      	b.n	8019ddc <http_send+0x55c>
  LWIP_ASSERT("ssi != NULL", ssi != NULL);
 8019e52:	4b0b      	ldr	r3, [pc, #44]	; (8019e80 <http_send+0x600>)
 8019e54:	f240 3206 	movw	r2, #774	; 0x306
 8019e58:	490f      	ldr	r1, [pc, #60]	; (8019e98 <http_send+0x618>)
 8019e5a:	480b      	ldr	r0, [pc, #44]	; (8019e88 <http_send+0x608>)
 8019e5c:	f00c fbfa 	bl	8026654 <iprintf>
 8019e60:	e6e2      	b.n	8019c28 <http_send+0x3a8>
                  len += (u16_t)(ssi->tag_end - ssi->tag_started);
 8019e62:	68a2      	ldr	r2, [r4, #8]
 8019e64:	1a52      	subs	r2, r2, r1
 8019e66:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 8019e6a:	440a      	add	r2, r1
 8019e6c:	b292      	uxth	r2, r2
 8019e6e:	f8ad 2016 	strh.w	r2, [sp, #22]
 8019e72:	e7dc      	b.n	8019e2e <http_send+0x5ae>
 8019e74:	46b2      	mov	sl, r6
 8019e76:	9c01      	ldr	r4, [sp, #4]
 8019e78:	e9dd 6502 	ldrd	r6, r5, [sp, #8]
 8019e7c:	e76f      	b.n	8019d5e <http_send+0x4de>
 8019e7e:	bf00      	nop
 8019e80:	080446c8 	.word	0x080446c8
 8019e84:	08044830 	.word	0x08044830
 8019e88:	0802b34c 	.word	0x0802b34c
 8019e8c:	080447e0 	.word	0x080447e0
 8019e90:	08044818 	.word	0x08044818
 8019e94:	08044820 	.word	0x08044820
 8019e98:	080447f8 	.word	0x080447f8
 8019e9c:	08044804 	.word	0x08044804

08019ea0 <http_sent>:
{
 8019ea0:	b508      	push	{r3, lr}
  if (hs == NULL) {
 8019ea2:	4603      	mov	r3, r0
 8019ea4:	b130      	cbz	r0, 8019eb4 <http_sent+0x14>
  hs->retries = 0;
 8019ea6:	2200      	movs	r2, #0
 8019ea8:	4608      	mov	r0, r1
  http_send(pcb, hs);
 8019eaa:	4619      	mov	r1, r3
  hs->retries = 0;
 8019eac:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  http_send(pcb, hs);
 8019eb0:	f7ff fce6 	bl	8019880 <http_send>
}
 8019eb4:	2000      	movs	r0, #0
 8019eb6:	bd08      	pop	{r3, pc}

08019eb8 <http_poll>:
{
 8019eb8:	b510      	push	{r4, lr}
 8019eba:	460c      	mov	r4, r1
  if (hs == NULL) {
 8019ebc:	b1a8      	cbz	r0, 8019eea <http_poll+0x32>
    hs->retries++;
 8019ebe:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
 8019ec2:	3301      	adds	r3, #1
 8019ec4:	b2db      	uxtb	r3, r3
    if (hs->retries == HTTPD_MAX_RETRIES) {
 8019ec6:	2b04      	cmp	r3, #4
    hs->retries++;
 8019ec8:	f880 3028 	strb.w	r3, [r0, #40]	; 0x28
    if (hs->retries == HTTPD_MAX_RETRIES) {
 8019ecc:	d019      	beq.n	8019f02 <http_poll+0x4a>
    if (hs->handle) {
 8019ece:	6943      	ldr	r3, [r0, #20]
 8019ed0:	b123      	cbz	r3, 8019edc <http_poll+0x24>
      if (http_send(pcb, hs)) {
 8019ed2:	4601      	mov	r1, r0
 8019ed4:	4620      	mov	r0, r4
 8019ed6:	f7ff fcd3 	bl	8019880 <http_send>
 8019eda:	b908      	cbnz	r0, 8019ee0 <http_poll+0x28>
  return ERR_OK;
 8019edc:	2000      	movs	r0, #0
}
 8019ede:	bd10      	pop	{r4, pc}
        altcp_output(pcb);
 8019ee0:	4620      	mov	r0, r4
 8019ee2:	f006 fc9f 	bl	8020824 <tcp_output>
  return ERR_OK;
 8019ee6:	2000      	movs	r0, #0
 8019ee8:	e7f9      	b.n	8019ede <http_poll+0x26>
  return http_close_or_abort_conn(pcb, hs, 0);
 8019eea:	4601      	mov	r1, r0
 8019eec:	4620      	mov	r0, r4
 8019eee:	f7ff fc23 	bl	8019738 <http_close_or_abort_conn.constprop.0>
    if (closed == ERR_MEM) {
 8019ef2:	3001      	adds	r0, #1
 8019ef4:	d1f2      	bne.n	8019edc <http_poll+0x24>
      altcp_abort(pcb);
 8019ef6:	4620      	mov	r0, r4
 8019ef8:	f003 fd66 	bl	801d9c8 <tcp_abort>
      return ERR_ABRT;
 8019efc:	f06f 000c 	mvn.w	r0, #12
}
 8019f00:	bd10      	pop	{r4, pc}
  return http_close_or_abort_conn(pcb, hs, 0);
 8019f02:	4601      	mov	r1, r0
 8019f04:	4620      	mov	r0, r4
 8019f06:	f7ff fc17 	bl	8019738 <http_close_or_abort_conn.constprop.0>
      return ERR_OK;
 8019f0a:	2000      	movs	r0, #0
}
 8019f0c:	bd10      	pop	{r4, pc}
 8019f0e:	bf00      	nop

08019f10 <http_recv>:
{
 8019f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019f14:	4605      	mov	r5, r0
 8019f16:	b08d      	sub	sp, #52	; 0x34
 8019f18:	460e      	mov	r6, r1
 8019f1a:	4614      	mov	r4, r2
  if ((err != ERR_OK) || (p == NULL) || (hs == NULL)) {
 8019f1c:	b9ab      	cbnz	r3, 8019f4a <http_recv+0x3a>
 8019f1e:	fab2 f782 	clz	r7, r2
 8019f22:	097f      	lsrs	r7, r7, #5
 8019f24:	b1ca      	cbz	r2, 8019f5a <http_recv+0x4a>
 8019f26:	b188      	cbz	r0, 8019f4c <http_recv+0x3c>
    altcp_recved(pcb, p->tot_len);
 8019f28:	8911      	ldrh	r1, [r2, #8]
 8019f2a:	4630      	mov	r0, r6
 8019f2c:	f002 ff48 	bl	801cdc0 <tcp_recved>
  if (hs->post_content_len_left > 0) {
 8019f30:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8019f32:	2b00      	cmp	r3, #0
 8019f34:	f040 813c 	bne.w	801a1b0 <http_recv+0x2a0>
    if (hs->handle == NULL) {
 8019f38:	696b      	ldr	r3, [r5, #20]
 8019f3a:	b1b3      	cbz	r3, 8019f6a <http_recv+0x5a>
      pbuf_free(p);
 8019f3c:	4620      	mov	r0, r4
 8019f3e:	f002 fabf 	bl	801c4c0 <pbuf_free>
}
 8019f42:	2000      	movs	r0, #0
 8019f44:	b00d      	add	sp, #52	; 0x34
 8019f46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (p != NULL) {
 8019f4a:	b132      	cbz	r2, 8019f5a <http_recv+0x4a>
      altcp_recved(pcb, p->tot_len);
 8019f4c:	4630      	mov	r0, r6
 8019f4e:	8921      	ldrh	r1, [r4, #8]
 8019f50:	f002 ff36 	bl	801cdc0 <tcp_recved>
      pbuf_free(p);
 8019f54:	4620      	mov	r0, r4
 8019f56:	f002 fab3 	bl	801c4c0 <pbuf_free>
  return http_close_or_abort_conn(pcb, hs, 0);
 8019f5a:	4629      	mov	r1, r5
 8019f5c:	4630      	mov	r0, r6
 8019f5e:	f7ff fbeb 	bl	8019738 <http_close_or_abort_conn.constprop.0>
}
 8019f62:	2000      	movs	r0, #0
 8019f64:	b00d      	add	sp, #52	; 0x34
 8019f66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ((hs->handle != NULL) || (hs->file != NULL)) {
 8019f6a:	69ab      	ldr	r3, [r5, #24]
        if (hs->req != NULL) {
 8019f6c:	6a28      	ldr	r0, [r5, #32]
  if ((hs->handle != NULL) || (hs->file != NULL)) {
 8019f6e:	2b00      	cmp	r3, #0
 8019f70:	f040 8173 	bne.w	801a25a <http_recv+0x34a>
  if (hs->req == NULL) {
 8019f74:	2800      	cmp	r0, #0
 8019f76:	f000 8136 	beq.w	801a1e6 <http_recv+0x2d6>
    pbuf_cat(hs->req, p);
 8019f7a:	4621      	mov	r1, r4
 8019f7c:	f002 fad2 	bl	801c524 <pbuf_cat>
  pbuf_ref(p);
 8019f80:	4620      	mov	r0, r4
 8019f82:	f002 fabb 	bl	801c4fc <pbuf_ref>
  if (hs->req->next != NULL) {
 8019f86:	6a28      	ldr	r0, [r5, #32]
 8019f88:	6803      	ldr	r3, [r0, #0]
 8019f8a:	2b00      	cmp	r3, #0
 8019f8c:	f000 812d 	beq.w	801a1ea <http_recv+0x2da>
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 8019f90:	8907      	ldrh	r7, [r0, #8]
 8019f92:	f240 33ff 	movw	r3, #1023	; 0x3ff
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 8019f96:	49bc      	ldr	r1, [pc, #752]	; (801a288 <http_recv+0x378>)
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 8019f98:	429f      	cmp	r7, r3
    data = httpd_req_buf;
 8019f9a:	4688      	mov	r8, r1
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 8019f9c:	bf28      	it	cs
 8019f9e:	461f      	movcs	r7, r3
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 8019fa0:	2300      	movs	r3, #0
 8019fa2:	463a      	mov	r2, r7
 8019fa4:	f002 fb30 	bl	801c608 <pbuf_copy_partial>
  if (data_len >= MIN_REQ_LEN) {
 8019fa8:	2f06      	cmp	r7, #6
 8019faa:	f240 80ef 	bls.w	801a18c <http_recv+0x27c>
    crlf = lwip_strnstr(data, CRLF, data_len);
 8019fae:	463a      	mov	r2, r7
 8019fb0:	49b6      	ldr	r1, [pc, #728]	; (801a28c <http_recv+0x37c>)
 8019fb2:	4640      	mov	r0, r8
 8019fb4:	f000 fa4e 	bl	801a454 <lwip_strnstr>
    if (crlf != NULL) {
 8019fb8:	2800      	cmp	r0, #0
 8019fba:	f000 80e7 	beq.w	801a18c <http_recv+0x27c>
      if (!strncmp(data, "GET ", 4)) {
 8019fbe:	2204      	movs	r2, #4
 8019fc0:	49b3      	ldr	r1, [pc, #716]	; (801a290 <http_recv+0x380>)
 8019fc2:	4640      	mov	r0, r8
 8019fc4:	f00d fb28 	bl	8027618 <strncmp>
 8019fc8:	4682      	mov	sl, r0
 8019fca:	2800      	cmp	r0, #0
 8019fcc:	f040 8118 	bne.w	801a200 <http_recv+0x2f0>
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 8019fd0:	1f3a      	subs	r2, r7, #4
 8019fd2:	f108 0b04 	add.w	fp, r8, #4
        sp1 = data + 3;
 8019fd6:	f108 0303 	add.w	r3, r8, #3
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 8019fda:	49ae      	ldr	r1, [pc, #696]	; (801a294 <http_recv+0x384>)
 8019fdc:	b292      	uxth	r2, r2
 8019fde:	4658      	mov	r0, fp
 8019fe0:	e9cd 3204 	strd	r3, r2, [sp, #16]
 8019fe4:	f000 fa36 	bl	801a454 <lwip_strnstr>
      if (sp2 == NULL) {
 8019fe8:	9a05      	ldr	r2, [sp, #20]
 8019fea:	4681      	mov	r9, r0
 8019fec:	2800      	cmp	r0, #0
 8019fee:	f000 8123 	beq.w	801a238 <http_recv+0x328>
      int is_09 = 0;
 8019ff2:	4653      	mov	r3, sl
      if ((sp2 != 0) && (sp2 > sp1)) {
 8019ff4:	9305      	str	r3, [sp, #20]
 8019ff6:	f1b9 0f00 	cmp.w	r9, #0
 8019ffa:	f000 80c7 	beq.w	801a18c <http_recv+0x27c>
 8019ffe:	9b04      	ldr	r3, [sp, #16]
 801a000:	4599      	cmp	r9, r3
 801a002:	f240 80c3 	bls.w	801a18c <http_recv+0x27c>
        if (lwip_strnstr(data, CRLF CRLF, data_len) != NULL) {
 801a006:	463a      	mov	r2, r7
 801a008:	49a3      	ldr	r1, [pc, #652]	; (801a298 <http_recv+0x388>)
 801a00a:	4640      	mov	r0, r8
 801a00c:	f000 fa22 	bl	801a454 <lwip_strnstr>
 801a010:	2800      	cmp	r0, #0
 801a012:	f000 80bb 	beq.w	801a18c <http_recv+0x27c>
          if (!is_09 && (lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE, data_len) ||
 801a016:	9b05      	ldr	r3, [sp, #20]
 801a018:	2b00      	cmp	r3, #0
 801a01a:	f000 812b 	beq.w	801a274 <http_recv+0x364>
            hs->keepalive = 0;
 801a01e:	2000      	movs	r0, #0
      uri_len = (u16_t)(sp2 - (sp1 + 1));
 801a020:	eba9 020b 	sub.w	r2, r9, fp
 801a024:	f885 0029 	strb.w	r0, [r5, #41]	; 0x29
          *sp1 = 0;
 801a028:	2100      	movs	r1, #0
 801a02a:	9804      	ldr	r0, [sp, #16]
          uri[uri_len] = 0;
 801a02c:	b292      	uxth	r2, r2
          *sp1 = 0;
 801a02e:	7001      	strb	r1, [r0, #0]
          uri[uri_len] = 0;
 801a030:	f80b 1002 	strb.w	r1, [fp, r2]
 801a034:	445a      	add	r2, fp
 801a036:	9206      	str	r2, [sp, #24]
          if (is_post) {
 801a038:	f1ba 0f00 	cmp.w	sl, #0
 801a03c:	f000 8113 	beq.w	801a266 <http_recv+0x356>
  char *crlfcrlf = lwip_strnstr(uri_end + 1, CRLF CRLF, data_len - (uri_end + 1 - data));
 801a040:	f109 0301 	add.w	r3, r9, #1
 801a044:	4994      	ldr	r1, [pc, #592]	; (801a298 <http_recv+0x388>)
            struct pbuf *q = hs->req;
 801a046:	f8d5 a020 	ldr.w	sl, [r5, #32]
  char *crlfcrlf = lwip_strnstr(uri_end + 1, CRLF CRLF, data_len - (uri_end + 1 - data));
 801a04a:	eba3 0208 	sub.w	r2, r3, r8
 801a04e:	4618      	mov	r0, r3
 801a050:	9305      	str	r3, [sp, #20]
 801a052:	1aba      	subs	r2, r7, r2
 801a054:	f000 f9fe 	bl	801a454 <lwip_strnstr>
  if (crlfcrlf != NULL) {
 801a058:	9008      	str	r0, [sp, #32]
 801a05a:	2800      	cmp	r0, #0
 801a05c:	f000 8168 	beq.w	801a330 <http_recv+0x420>
    char *scontent_len = lwip_strnstr(uri_end + 1, HTTP_HDR_CONTENT_LEN, crlfcrlf - (uri_end + 1));
 801a060:	9b05      	ldr	r3, [sp, #20]
 801a062:	498e      	ldr	r1, [pc, #568]	; (801a29c <http_recv+0x38c>)
 801a064:	1ac2      	subs	r2, r0, r3
 801a066:	4618      	mov	r0, r3
 801a068:	f000 f9f4 	bl	801a454 <lwip_strnstr>
    if (scontent_len != NULL) {
 801a06c:	4603      	mov	r3, r0
 801a06e:	9009      	str	r0, [sp, #36]	; 0x24
 801a070:	2800      	cmp	r0, #0
 801a072:	f000 812f 	beq.w	801a2d4 <http_recv+0x3c4>
      char *scontent_len_end = lwip_strnstr(scontent_len + HTTP_HDR_CONTENT_LEN_LEN, CRLF, HTTP_HDR_CONTENT_LEN_DIGIT_MAX_LEN);
 801a076:	3310      	adds	r3, #16
 801a078:	220a      	movs	r2, #10
 801a07a:	4984      	ldr	r1, [pc, #528]	; (801a28c <http_recv+0x37c>)
 801a07c:	4618      	mov	r0, r3
 801a07e:	9307      	str	r3, [sp, #28]
 801a080:	f000 f9e8 	bl	801a454 <lwip_strnstr>
      if (scontent_len_end != NULL) {
 801a084:	2800      	cmp	r0, #0
 801a086:	f000 8125 	beq.w	801a2d4 <http_recv+0x3c4>
        content_len = atoi(content_len_num);
 801a08a:	9b07      	ldr	r3, [sp, #28]
 801a08c:	4618      	mov	r0, r3
 801a08e:	f00b f8bd 	bl	802520c <atoi>
        if (content_len == 0) {
 801a092:	1e02      	subs	r2, r0, #0
 801a094:	9207      	str	r2, [sp, #28]
 801a096:	f040 811b 	bne.w	801a2d0 <http_recv+0x3c0>
          if ((content_len_num[0] != '0') || (content_len_num[1] != '\r')) {
 801a09a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a09c:	7c1b      	ldrb	r3, [r3, #16]
 801a09e:	2b30      	cmp	r3, #48	; 0x30
 801a0a0:	f040 8118 	bne.w	801a2d4 <http_recv+0x3c4>
 801a0a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a0a6:	7c5b      	ldrb	r3, [r3, #17]
 801a0a8:	2b0d      	cmp	r3, #13
 801a0aa:	f040 8113 	bne.w	801a2d4 <http_recv+0x3c4>
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 801a0ae:	9b08      	ldr	r3, [sp, #32]
          u8_t post_auto_wnd = 1;
 801a0b0:	2001      	movs	r0, #1
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 801a0b2:	9a05      	ldr	r2, [sp, #20]
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 801a0b4:	4659      	mov	r1, fp
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 801a0b6:	3304      	adds	r3, #4
          http_uri_buf[0] = 0;
 801a0b8:	f8df b1f8 	ldr.w	fp, [pc, #504]	; 801a2b4 <http_recv+0x3a4>
          u8_t post_auto_wnd = 1;
 801a0bc:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 801a0c0:	eba3 0808 	sub.w	r8, r3, r8
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 801a0c4:	1a9b      	subs	r3, r3, r2
          *crlfcrlf = 0;
 801a0c6:	9808      	ldr	r0, [sp, #32]
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 801a0c8:	4547      	cmp	r7, r8
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 801a0ca:	9a05      	ldr	r2, [sp, #20]
 801a0cc:	bfb4      	ite	lt
 801a0ce:	46b8      	movlt	r8, r7
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 801a0d0:	fa1f f888 	uxthge.w	r8, r8
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 801a0d4:	429f      	cmp	r7, r3
 801a0d6:	bfa8      	it	ge
 801a0d8:	b29f      	uxthge	r7, r3
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 801a0da:	463b      	mov	r3, r7
          http_uri_buf[0] = 0;
 801a0dc:	2700      	movs	r7, #0
 801a0de:	f88b 7000 	strb.w	r7, [fp]
          *crlfcrlf = 0;
 801a0e2:	7007      	strb	r7, [r0, #0]
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 801a0e4:	9807      	ldr	r0, [sp, #28]
 801a0e6:	f8cd b004 	str.w	fp, [sp, #4]
 801a0ea:	9000      	str	r0, [sp, #0]
 801a0ec:	f10d 002f 	add.w	r0, sp, #47	; 0x2f
 801a0f0:	9003      	str	r0, [sp, #12]
 801a0f2:	203f      	movs	r0, #63	; 0x3f
 801a0f4:	9002      	str	r0, [sp, #8]
 801a0f6:	4628      	mov	r0, r5
 801a0f8:	f7ee fdd2 	bl	8008ca0 <httpd_post_begin>
          if (err == ERR_OK) {
 801a0fc:	2800      	cmp	r0, #0
 801a0fe:	f040 80f7 	bne.w	801a2f0 <http_recv+0x3e0>
            hs->post_content_len_left = (u32_t)content_len;
 801a102:	9807      	ldr	r0, [sp, #28]
 801a104:	6328      	str	r0, [r5, #48]	; 0x30
            while ((q != NULL) && (q->len <= start_offset)) {
 801a106:	f1ba 0f00 	cmp.w	sl, #0
 801a10a:	f000 80d5 	beq.w	801a2b8 <http_recv+0x3a8>
 801a10e:	4652      	mov	r2, sl
 801a110:	e005      	b.n	801a11e <http_recv+0x20e>
              q = q->next;
 801a112:	6812      	ldr	r2, [r2, #0]
              start_offset -= q->len;
 801a114:	fa1f f883 	uxth.w	r8, r3
            while ((q != NULL) && (q->len <= start_offset)) {
 801a118:	2a00      	cmp	r2, #0
 801a11a:	f000 80cd 	beq.w	801a2b8 <http_recv+0x3a8>
 801a11e:	8953      	ldrh	r3, [r2, #10]
 801a120:	4543      	cmp	r3, r8
              start_offset -= q->len;
 801a122:	eba8 0303 	sub.w	r3, r8, r3
            while ((q != NULL) && (q->len <= start_offset)) {
 801a126:	d9f4      	bls.n	801a112 <http_recv+0x202>
 801a128:	4692      	mov	sl, r2
              pbuf_remove_header(q, start_offset);
 801a12a:	4641      	mov	r1, r8
 801a12c:	4610      	mov	r0, r2
 801a12e:	f002 f93b 	bl	801c3a8 <pbuf_remove_header>
              pbuf_ref(q);
 801a132:	4650      	mov	r0, sl
 801a134:	f002 f9e2 	bl	801c4fc <pbuf_ref>
              return http_post_rxpbuf(hs, q);
 801a138:	4651      	mov	r1, sl
 801a13a:	4628      	mov	r0, r5
 801a13c:	f7ff fa98 	bl	8019670 <http_post_rxpbuf>
 801a140:	4607      	mov	r7, r0
            if (err != ERR_OK) {
 801a142:	2f00      	cmp	r7, #0
 801a144:	f000 80ba 	beq.w	801a2bc <http_recv+0x3ac>
              *sp1 = ' ';
 801a148:	2320      	movs	r3, #32
 801a14a:	9a04      	ldr	r2, [sp, #16]
            if (err == ERR_ARG) {
 801a14c:	f117 0f10 	cmn.w	r7, #16
              *sp1 = ' ';
 801a150:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 801a152:	9a06      	ldr	r2, [sp, #24]
              *sp2 = ' ';
 801a154:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 801a158:	7013      	strb	r3, [r2, #0]
            if (err == ERR_ARG) {
 801a15a:	d022      	beq.n	801a1a2 <http_recv+0x292>
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 801a15c:	2f00      	cmp	r7, #0
 801a15e:	d048      	beq.n	801a1f2 <http_recv+0x2e2>
 801a160:	1d7a      	adds	r2, r7, #5
 801a162:	f43f aeeb 	beq.w	8019f3c <http_recv+0x2c>
 801a166:	f027 0308 	bic.w	r3, r7, #8
 801a16a:	b25b      	sxtb	r3, r3
 801a16c:	3310      	adds	r3, #16
 801a16e:	d12e      	bne.n	801a1ce <http_recv+0x2be>
        if (hs->req != NULL) {
 801a170:	6a28      	ldr	r0, [r5, #32]
 801a172:	b3a0      	cbz	r0, 801a1de <http_recv+0x2ce>
          pbuf_free(hs->req);
 801a174:	f002 f9a4 	bl	801c4c0 <pbuf_free>
          hs->req = NULL;
 801a178:	2300      	movs	r3, #0
 801a17a:	622b      	str	r3, [r5, #32]
      pbuf_free(p);
 801a17c:	4620      	mov	r0, r4
 801a17e:	f002 f99f 	bl	801c4c0 <pbuf_free>
      if (parsed == ERR_OK) {
 801a182:	b1df      	cbz	r7, 801a1bc <http_recv+0x2ac>
      } else if (parsed == ERR_ARG) {
 801a184:	3710      	adds	r7, #16
 801a186:	f43f aee8 	beq.w	8019f5a <http_recv+0x4a>
 801a18a:	e6ea      	b.n	8019f62 <http_recv+0x52>
  clen = pbuf_clen(hs->req);
 801a18c:	6a28      	ldr	r0, [r5, #32]
 801a18e:	f002 f9ab 	bl	801c4e8 <pbuf_clen>
  if ((hs->req->tot_len <= LWIP_HTTPD_REQ_BUFSIZE) &&
 801a192:	6a2b      	ldr	r3, [r5, #32]
 801a194:	891b      	ldrh	r3, [r3, #8]
 801a196:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801a19a:	d202      	bcs.n	801a1a2 <http_recv+0x292>
 801a19c:	2805      	cmp	r0, #5
 801a19e:	f67f aecd 	bls.w	8019f3c <http_recv+0x2c>
    return http_find_error_file(hs, 400);
 801a1a2:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801a1a6:	4628      	mov	r0, r5
 801a1a8:	f7ff fa88 	bl	80196bc <http_find_error_file>
 801a1ac:	4607      	mov	r7, r0
 801a1ae:	e7d5      	b.n	801a15c <http_recv+0x24c>
    http_post_rxpbuf(hs, p);
 801a1b0:	4621      	mov	r1, r4
 801a1b2:	4628      	mov	r0, r5
    hs->retries = 0;
 801a1b4:	f885 7028 	strb.w	r7, [r5, #40]	; 0x28
    http_post_rxpbuf(hs, p);
 801a1b8:	f7ff fa5a 	bl	8019670 <http_post_rxpbuf>
    if (hs->post_content_len_left == 0) {
 801a1bc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801a1be:	2b00      	cmp	r3, #0
 801a1c0:	f47f aecf 	bne.w	8019f62 <http_recv+0x52>
      http_send(pcb, hs);
 801a1c4:	4629      	mov	r1, r5
 801a1c6:	4630      	mov	r0, r6
 801a1c8:	f7ff fb5a 	bl	8019880 <http_send>
 801a1cc:	e6c9      	b.n	8019f62 <http_recv+0x52>
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 801a1ce:	4b34      	ldr	r3, [pc, #208]	; (801a2a0 <http_recv+0x390>)
 801a1d0:	f640 2204 	movw	r2, #2564	; 0xa04
 801a1d4:	4933      	ldr	r1, [pc, #204]	; (801a2a4 <http_recv+0x394>)
 801a1d6:	4834      	ldr	r0, [pc, #208]	; (801a2a8 <http_recv+0x398>)
 801a1d8:	f00c fa3c 	bl	8026654 <iprintf>
 801a1dc:	e7c8      	b.n	801a170 <http_recv+0x260>
      pbuf_free(p);
 801a1de:	4620      	mov	r0, r4
 801a1e0:	f002 f96e 	bl	801c4c0 <pbuf_free>
      if (parsed == ERR_OK) {
 801a1e4:	e7ce      	b.n	801a184 <http_recv+0x274>
    hs->req = p;
 801a1e6:	622c      	str	r4, [r5, #32]
 801a1e8:	e6ca      	b.n	8019f80 <http_recv+0x70>
    data = (char *)p->payload;
 801a1ea:	f8d4 8004 	ldr.w	r8, [r4, #4]
    data_len = p->len;
 801a1ee:	8967      	ldrh	r7, [r4, #10]
    if (p->len != p->tot_len) {
 801a1f0:	e6da      	b.n	8019fa8 <http_recv+0x98>
      if (parsed != ERR_INPROGRESS) {
 801a1f2:	1d7b      	adds	r3, r7, #5
 801a1f4:	f43f aea2 	beq.w	8019f3c <http_recv+0x2c>
        if (hs->req != NULL) {
 801a1f8:	6a28      	ldr	r0, [r5, #32]
 801a1fa:	2800      	cmp	r0, #0
 801a1fc:	d0be      	beq.n	801a17c <http_recv+0x26c>
 801a1fe:	e7b9      	b.n	801a174 <http_recv+0x264>
      } else if (!strncmp(data, "POST ", 5)) {
 801a200:	2205      	movs	r2, #5
 801a202:	492a      	ldr	r1, [pc, #168]	; (801a2ac <http_recv+0x39c>)
 801a204:	4640      	mov	r0, r8
 801a206:	f00d fa07 	bl	8027618 <strncmp>
 801a20a:	9005      	str	r0, [sp, #20]
 801a20c:	b9d8      	cbnz	r0, 801a246 <http_recv+0x336>
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 801a20e:	f1a7 0a05 	sub.w	sl, r7, #5
 801a212:	f108 0b05 	add.w	fp, r8, #5
        sp1 = data + 4;
 801a216:	f108 0304 	add.w	r3, r8, #4
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 801a21a:	491e      	ldr	r1, [pc, #120]	; (801a294 <http_recv+0x384>)
 801a21c:	fa1f fa8a 	uxth.w	sl, sl
 801a220:	4658      	mov	r0, fp
        sp1 = data + 4;
 801a222:	9304      	str	r3, [sp, #16]
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 801a224:	4652      	mov	r2, sl
 801a226:	f000 f915 	bl	801a454 <lwip_strnstr>
      if (sp2 == NULL) {
 801a22a:	4681      	mov	r9, r0
 801a22c:	2800      	cmp	r0, #0
 801a22e:	d059      	beq.n	801a2e4 <http_recv+0x3d4>
        is_post = 1;
 801a230:	f04f 0a01 	mov.w	sl, #1
 801a234:	9b05      	ldr	r3, [sp, #20]
 801a236:	e6dd      	b.n	8019ff4 <http_recv+0xe4>
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 801a238:	4914      	ldr	r1, [pc, #80]	; (801a28c <http_recv+0x37c>)
 801a23a:	4658      	mov	r0, fp
 801a23c:	f000 f90a 	bl	801a454 <lwip_strnstr>
        is_09 = 1;
 801a240:	2301      	movs	r3, #1
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 801a242:	4681      	mov	r9, r0
        if (is_post) {
 801a244:	e6d6      	b.n	8019ff4 <http_recv+0xe4>
        data[4] = 0;
 801a246:	2300      	movs	r3, #0
        return http_find_error_file(hs, 501);
 801a248:	f240 11f5 	movw	r1, #501	; 0x1f5
 801a24c:	4628      	mov	r0, r5
        data[4] = 0;
 801a24e:	f888 3004 	strb.w	r3, [r8, #4]
        return http_find_error_file(hs, 501);
 801a252:	f7ff fa33 	bl	80196bc <http_find_error_file>
 801a256:	4607      	mov	r7, r0
 801a258:	e780      	b.n	801a15c <http_recv+0x24c>
        if (hs->req != NULL) {
 801a25a:	2800      	cmp	r0, #0
 801a25c:	f43f ae6e 	beq.w	8019f3c <http_recv+0x2c>
 801a260:	f06f 0707 	mvn.w	r7, #7
 801a264:	e786      	b.n	801a174 <http_recv+0x264>
            return http_find_file(hs, uri, is_09);
 801a266:	461a      	mov	r2, r3
 801a268:	4659      	mov	r1, fp
 801a26a:	4628      	mov	r0, r5
 801a26c:	f7ff f910 	bl	8019490 <http_find_file>
 801a270:	4607      	mov	r7, r0
 801a272:	e773      	b.n	801a15c <http_recv+0x24c>
          if (!is_09 && (lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE, data_len) ||
 801a274:	463a      	mov	r2, r7
 801a276:	490e      	ldr	r1, [pc, #56]	; (801a2b0 <http_recv+0x3a0>)
 801a278:	4640      	mov	r0, r8
 801a27a:	f000 f8eb 	bl	801a454 <lwip_strnstr>
 801a27e:	9b05      	ldr	r3, [sp, #20]
 801a280:	2800      	cmp	r0, #0
 801a282:	d047      	beq.n	801a314 <http_recv+0x404>
            hs->keepalive = 1;
 801a284:	2001      	movs	r0, #1
 801a286:	e6cb      	b.n	801a020 <http_recv+0x110>
 801a288:	2001ea60 	.word	0x2001ea60
 801a28c:	0802b470 	.word	0x0802b470
 801a290:	08044848 	.word	0x08044848
 801a294:	0802dd60 	.word	0x0802dd60
 801a298:	0802b5ac 	.word	0x0802b5ac
 801a29c:	0802b5b4 	.word	0x0802b5b4
 801a2a0:	080446c8 	.word	0x080446c8
 801a2a4:	08044888 	.word	0x08044888
 801a2a8:	0802b34c 	.word	0x0802b34c
 801a2ac:	08044850 	.word	0x08044850
 801a2b0:	08044858 	.word	0x08044858
 801a2b4:	2001ea1c 	.word	0x2001ea1c
            } else if (hs->post_content_len_left == 0) {
 801a2b8:	9b07      	ldr	r3, [sp, #28]
 801a2ba:	b303      	cbz	r3, 801a2fe <http_recv+0x3ee>
        if (hs->req != NULL) {
 801a2bc:	6a28      	ldr	r0, [r5, #32]
 801a2be:	b398      	cbz	r0, 801a328 <http_recv+0x418>
          pbuf_free(hs->req);
 801a2c0:	f002 f8fe 	bl	801c4c0 <pbuf_free>
          hs->req = NULL;
 801a2c4:	2300      	movs	r3, #0
      pbuf_free(p);
 801a2c6:	4620      	mov	r0, r4
          hs->req = NULL;
 801a2c8:	622b      	str	r3, [r5, #32]
      pbuf_free(p);
 801a2ca:	f002 f8f9 	bl	801c4c0 <pbuf_free>
      if (parsed == ERR_OK) {
 801a2ce:	e775      	b.n	801a1bc <http_recv+0x2ac>
        if (content_len >= 0) {
 801a2d0:	f6bf aeed 	bge.w	801a0ae <http_recv+0x19e>
              *sp1 = ' ';
 801a2d4:	2320      	movs	r3, #32
 801a2d6:	9a04      	ldr	r2, [sp, #16]
 801a2d8:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 801a2da:	9a06      	ldr	r2, [sp, #24]
              *sp2 = ' ';
 801a2dc:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 801a2e0:	7013      	strb	r3, [r2, #0]
            if (err == ERR_ARG) {
 801a2e2:	e75e      	b.n	801a1a2 <http_recv+0x292>
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 801a2e4:	4652      	mov	r2, sl
 801a2e6:	4658      	mov	r0, fp
 801a2e8:	4915      	ldr	r1, [pc, #84]	; (801a340 <http_recv+0x430>)
 801a2ea:	f000 f8b3 	bl	801a454 <lwip_strnstr>
        if (is_post) {
 801a2ee:	e758      	b.n	801a1a2 <http_recv+0x292>
            return http_find_file(hs, http_uri_buf, 0);
 801a2f0:	463a      	mov	r2, r7
 801a2f2:	4659      	mov	r1, fp
 801a2f4:	4628      	mov	r0, r5
 801a2f6:	f7ff f8cb 	bl	8019490 <http_find_file>
 801a2fa:	4607      	mov	r7, r0
 801a2fc:	e721      	b.n	801a142 <http_recv+0x232>
              q = pbuf_alloc(PBUF_RAW, 0, PBUF_REF);
 801a2fe:	9907      	ldr	r1, [sp, #28]
 801a300:	2241      	movs	r2, #65	; 0x41
 801a302:	4608      	mov	r0, r1
 801a304:	f001 ff0a 	bl	801c11c <pbuf_alloc>
 801a308:	4601      	mov	r1, r0
              return http_post_rxpbuf(hs, q);
 801a30a:	4628      	mov	r0, r5
 801a30c:	f7ff f9b0 	bl	8019670 <http_post_rxpbuf>
 801a310:	4607      	mov	r7, r0
 801a312:	e716      	b.n	801a142 <http_recv+0x232>
                         lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE2, data_len))) {
 801a314:	463a      	mov	r2, r7
 801a316:	490b      	ldr	r1, [pc, #44]	; (801a344 <http_recv+0x434>)
 801a318:	4640      	mov	r0, r8
 801a31a:	f000 f89b 	bl	801a454 <lwip_strnstr>
            hs->keepalive = 1;
 801a31e:	3800      	subs	r0, #0
 801a320:	9b05      	ldr	r3, [sp, #20]
 801a322:	bf18      	it	ne
 801a324:	2001      	movne	r0, #1
 801a326:	e67b      	b.n	801a020 <http_recv+0x110>
      pbuf_free(p);
 801a328:	4620      	mov	r0, r4
 801a32a:	f002 f8c9 	bl	801c4c0 <pbuf_free>
      if (parsed == ERR_OK) {
 801a32e:	e745      	b.n	801a1bc <http_recv+0x2ac>
              *sp1 = ' ';
 801a330:	2320      	movs	r3, #32
 801a332:	9a04      	ldr	r2, [sp, #16]
 801a334:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 801a336:	9a06      	ldr	r2, [sp, #24]
              *sp2 = ' ';
 801a338:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 801a33c:	7013      	strb	r3, [r2, #0]
      if (parsed != ERR_INPROGRESS) {
 801a33e:	e5fd      	b.n	8019f3c <http_recv+0x2c>
 801a340:	0802b470 	.word	0x0802b470
 801a344:	08044870 	.word	0x08044870

0801a348 <httpd_init>:
 * @ingroup httpd
 * Initialize the httpd: set up a listening PCB and bind it to the defined port
 */
void
httpd_init(void)
{
 801a348:	b510      	push	{r4, lr}
#endif
  LWIP_DEBUGF(HTTPD_DEBUG, ("httpd_init\n"));

  /* LWIP_ASSERT_CORE_LOCKED(); is checked by tcp_new() */

  pcb = altcp_tcp_new_ip_type(IPADDR_TYPE_ANY);
 801a34a:	202e      	movs	r0, #46	; 0x2e
 801a34c:	f003 fc60 	bl	801dc10 <tcp_new_ip_type>
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 801a350:	b358      	cbz	r0, 801a3aa <httpd_init+0x62>
  httpd_init_pcb(pcb, HTTPD_SERVER_PORT);
 801a352:	4604      	mov	r4, r0
    altcp_setprio(pcb, HTTPD_TCP_PRIO);
 801a354:	2101      	movs	r1, #1
 801a356:	f002 fe3d 	bl	801cfd4 <tcp_setprio>
    err = altcp_bind(pcb, IP_ANY_TYPE, port);
 801a35a:	2250      	movs	r2, #80	; 0x50
 801a35c:	4917      	ldr	r1, [pc, #92]	; (801a3bc <httpd_init+0x74>)
 801a35e:	4620      	mov	r0, r4
 801a360:	f002 fc0c 	bl	801cb7c <tcp_bind>
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 801a364:	b958      	cbnz	r0, 801a37e <httpd_init+0x36>
    pcb = altcp_listen(pcb);
 801a366:	4620      	mov	r0, r4
 801a368:	21ff      	movs	r1, #255	; 0xff
 801a36a:	f002 fce9 	bl	801cd40 <tcp_listen_with_backlog>
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 801a36e:	4604      	mov	r4, r0
 801a370:	b198      	cbz	r0, 801a39a <httpd_init+0x52>
    altcp_accept(pcb, http_accept);
 801a372:	4620      	mov	r0, r4
 801a374:	4912      	ldr	r1, [pc, #72]	; (801a3c0 <httpd_init+0x78>)
}
 801a376:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    altcp_accept(pcb, http_accept);
 801a37a:	f002 beb9 	b.w	801d0f0 <tcp_accept>
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 801a37e:	4b11      	ldr	r3, [pc, #68]	; (801a3c4 <httpd_init+0x7c>)
 801a380:	f640 2257 	movw	r2, #2647	; 0xa57
 801a384:	4910      	ldr	r1, [pc, #64]	; (801a3c8 <httpd_init+0x80>)
 801a386:	4811      	ldr	r0, [pc, #68]	; (801a3cc <httpd_init+0x84>)
 801a388:	f00c f964 	bl	8026654 <iprintf>
    pcb = altcp_listen(pcb);
 801a38c:	4620      	mov	r0, r4
 801a38e:	21ff      	movs	r1, #255	; 0xff
 801a390:	f002 fcd6 	bl	801cd40 <tcp_listen_with_backlog>
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 801a394:	4604      	mov	r4, r0
 801a396:	2800      	cmp	r0, #0
 801a398:	d1eb      	bne.n	801a372 <httpd_init+0x2a>
 801a39a:	4b0a      	ldr	r3, [pc, #40]	; (801a3c4 <httpd_init+0x7c>)
 801a39c:	f640 2259 	movw	r2, #2649	; 0xa59
 801a3a0:	490b      	ldr	r1, [pc, #44]	; (801a3d0 <httpd_init+0x88>)
 801a3a2:	480a      	ldr	r0, [pc, #40]	; (801a3cc <httpd_init+0x84>)
 801a3a4:	f00c f956 	bl	8026654 <iprintf>
 801a3a8:	e7e3      	b.n	801a372 <httpd_init+0x2a>
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 801a3aa:	4b06      	ldr	r3, [pc, #24]	; (801a3c4 <httpd_init+0x7c>)
 801a3ac:	f640 2272 	movw	r2, #2674	; 0xa72
 801a3b0:	4908      	ldr	r1, [pc, #32]	; (801a3d4 <httpd_init+0x8c>)
 801a3b2:	4806      	ldr	r0, [pc, #24]	; (801a3cc <httpd_init+0x84>)
}
 801a3b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 801a3b8:	f00c b94c 	b.w	8026654 <iprintf>
 801a3bc:	080471e4 	.word	0x080471e4
 801a3c0:	08019239 	.word	0x08019239
 801a3c4:	080446c8 	.word	0x080446c8
 801a3c8:	080448d0 	.word	0x080448d0
 801a3cc:	0802b34c 	.word	0x0802b34c
 801a3d0:	080448ec 	.word	0x080448ec
 801a3d4:	080448b4 	.word	0x080448b4

0801a3d8 <http_set_ssi_handler>:
 * @param tags an array of SSI tag strings to search for in SSI-enabled files
 * @param num_tags number of tags in the 'tags' array
 */
void
http_set_ssi_handler(tSSIHandler ssi_handler, const char **tags, int num_tags)
{
 801a3d8:	b570      	push	{r4, r5, r6, lr}
 801a3da:	460d      	mov	r5, r1
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_set_ssi_handler\n"));

  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 801a3dc:	4606      	mov	r6, r0
{
 801a3de:	4614      	mov	r4, r2
  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 801a3e0:	b1c8      	cbz	r0, 801a416 <http_set_ssi_handler+0x3e>
  httpd_ssi_handler = ssi_handler;
 801a3e2:	4b11      	ldr	r3, [pc, #68]	; (801a428 <http_set_ssi_handler+0x50>)
 801a3e4:	601e      	str	r6, [r3, #0]

#if LWIP_HTTPD_SSI_RAW
  LWIP_UNUSED_ARG(tags);
  LWIP_UNUSED_ARG(num_tags);
#else /* LWIP_HTTPD_SSI_RAW */
  LWIP_ASSERT("no tags given", tags != NULL);
 801a3e6:	b175      	cbz	r5, 801a406 <http_set_ssi_handler+0x2e>
  LWIP_ASSERT("invalid number of tags", num_tags > 0);
 801a3e8:	2c00      	cmp	r4, #0
 801a3ea:	dd04      	ble.n	801a3f6 <http_set_ssi_handler+0x1e>

  httpd_tags = tags;
 801a3ec:	4a0f      	ldr	r2, [pc, #60]	; (801a42c <http_set_ssi_handler+0x54>)
  httpd_num_tags = num_tags;
 801a3ee:	4b10      	ldr	r3, [pc, #64]	; (801a430 <http_set_ssi_handler+0x58>)
  httpd_tags = tags;
 801a3f0:	6015      	str	r5, [r2, #0]
  httpd_num_tags = num_tags;
 801a3f2:	601c      	str	r4, [r3, #0]
#endif /* !LWIP_HTTPD_SSI_RAW */
}
 801a3f4:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid number of tags", num_tags > 0);
 801a3f6:	4b0f      	ldr	r3, [pc, #60]	; (801a434 <http_set_ssi_handler+0x5c>)
 801a3f8:	f640 229f 	movw	r2, #2719	; 0xa9f
 801a3fc:	490e      	ldr	r1, [pc, #56]	; (801a438 <http_set_ssi_handler+0x60>)
 801a3fe:	480f      	ldr	r0, [pc, #60]	; (801a43c <http_set_ssi_handler+0x64>)
 801a400:	f00c f928 	bl	8026654 <iprintf>
 801a404:	e7f2      	b.n	801a3ec <http_set_ssi_handler+0x14>
  LWIP_ASSERT("no tags given", tags != NULL);
 801a406:	4b0b      	ldr	r3, [pc, #44]	; (801a434 <http_set_ssi_handler+0x5c>)
 801a408:	f640 229e 	movw	r2, #2718	; 0xa9e
 801a40c:	490c      	ldr	r1, [pc, #48]	; (801a440 <http_set_ssi_handler+0x68>)
 801a40e:	480b      	ldr	r0, [pc, #44]	; (801a43c <http_set_ssi_handler+0x64>)
 801a410:	f00c f920 	bl	8026654 <iprintf>
 801a414:	e7e8      	b.n	801a3e8 <http_set_ssi_handler+0x10>
  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 801a416:	4b07      	ldr	r3, [pc, #28]	; (801a434 <http_set_ssi_handler+0x5c>)
 801a418:	f640 2297 	movw	r2, #2711	; 0xa97
 801a41c:	4909      	ldr	r1, [pc, #36]	; (801a444 <http_set_ssi_handler+0x6c>)
 801a41e:	4807      	ldr	r0, [pc, #28]	; (801a43c <http_set_ssi_handler+0x64>)
 801a420:	f00c f918 	bl	8026654 <iprintf>
 801a424:	e7dd      	b.n	801a3e2 <http_set_ssi_handler+0xa>
 801a426:	bf00      	nop
 801a428:	2001ee60 	.word	0x2001ee60
 801a42c:	2001ee64 	.word	0x2001ee64
 801a430:	2001ea5c 	.word	0x2001ea5c
 801a434:	080446c8 	.word	0x080446c8
 801a438:	08044934 	.word	0x08044934
 801a43c:	0802b34c 	.word	0x0802b34c
 801a440:	08044924 	.word	0x08044924
 801a444:	0804490c 	.word	0x0804490c

0801a448 <lwip_htons>:
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
  return PP_HTONS(n);
 801a448:	ba40      	rev16	r0, r0
}
 801a44a:	b280      	uxth	r0, r0
 801a44c:	4770      	bx	lr
 801a44e:	bf00      	nop

0801a450 <lwip_htonl>:
 */
u32_t
lwip_htonl(u32_t n)
{
  return PP_HTONL(n);
}
 801a450:	ba00      	rev	r0, r0
 801a452:	4770      	bx	lr

0801a454 <lwip_strnstr>:
 * lwIP default implementation for strnstr() non-standard function.
 * This can be \#defined to strnstr() depending on your platform port.
 */
char *
lwip_strnstr(const char *buffer, const char *token, size_t n)
{
 801a454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a458:	4604      	mov	r4, r0
  const char *p;
  size_t tokenlen = strlen(token);
 801a45a:	4608      	mov	r0, r1
{
 801a45c:	4688      	mov	r8, r1
 801a45e:	4616      	mov	r6, r2
  size_t tokenlen = strlen(token);
 801a460:	f7e5 fef8 	bl	8000254 <strlen>
  if (tokenlen == 0) {
 801a464:	b1c0      	cbz	r0, 801a498 <lwip_strnstr+0x44>
    return LWIP_CONST_CAST(char *, buffer);
  }
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 801a466:	4605      	mov	r5, r0
 801a468:	7820      	ldrb	r0, [r4, #0]
 801a46a:	b1b0      	cbz	r0, 801a49a <lwip_strnstr+0x46>
 801a46c:	4426      	add	r6, r4
 801a46e:	1962      	adds	r2, r4, r5
 801a470:	4296      	cmp	r6, r2
 801a472:	d314      	bcc.n	801a49e <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 801a474:	f898 7000 	ldrb.w	r7, [r8]
 801a478:	e005      	b.n	801a486 <lwip_strnstr+0x32>
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 801a47a:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 801a47e:	1962      	adds	r2, r4, r5
 801a480:	b158      	cbz	r0, 801a49a <lwip_strnstr+0x46>
 801a482:	4296      	cmp	r6, r2
 801a484:	d30b      	bcc.n	801a49e <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 801a486:	4287      	cmp	r7, r0
 801a488:	d1f7      	bne.n	801a47a <lwip_strnstr+0x26>
 801a48a:	4620      	mov	r0, r4
 801a48c:	462a      	mov	r2, r5
 801a48e:	4641      	mov	r1, r8
 801a490:	f00d f8c2 	bl	8027618 <strncmp>
 801a494:	2800      	cmp	r0, #0
 801a496:	d1f0      	bne.n	801a47a <lwip_strnstr+0x26>
 801a498:	4620      	mov	r0, r4
      return LWIP_CONST_CAST(char *, p);
    }
  }
  return NULL;
}
 801a49a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return NULL;
 801a49e:	2000      	movs	r0, #0
}
 801a4a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801a4a4 <lwip_stricmp>:
lwip_stricmp(const char *str1, const char *str2)
{
  char c1, c2;

  do {
    c1 = *str1++;
 801a4a4:	f810 3b01 	ldrb.w	r3, [r0], #1
    c2 = *str2++;
 801a4a8:	f811 2b01 	ldrb.w	r2, [r1], #1
    if (c1 != c2) {
 801a4ac:	4293      	cmp	r3, r2
 801a4ae:	d01c      	beq.n	801a4ea <lwip_stricmp+0x46>
 801a4b0:	f043 0c20 	orr.w	ip, r3, #32
{
 801a4b4:	b500      	push	{lr}
 801a4b6:	f042 0e20 	orr.w	lr, r2, #32
 801a4ba:	f1ac 0261 	sub.w	r2, ip, #97	; 0x61
      char c1_upc = c1 | 0x20;
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 801a4be:	2a19      	cmp	r2, #25
 801a4c0:	d810      	bhi.n	801a4e4 <lwip_stricmp+0x40>
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
        if (c1_upc != c2_upc) {
 801a4c2:	45f4      	cmp	ip, lr
 801a4c4:	d10e      	bne.n	801a4e4 <lwip_stricmp+0x40>
      } else {
        /* characters are not equal but none is in the alphabet range */
        return 1;
      }
    }
  } while (c1 != 0);
 801a4c6:	b1a3      	cbz	r3, 801a4f2 <lwip_stricmp+0x4e>
    c1 = *str1++;
 801a4c8:	f810 3b01 	ldrb.w	r3, [r0], #1
    c2 = *str2++;
 801a4cc:	f811 2b01 	ldrb.w	r2, [r1], #1
    if (c1 != c2) {
 801a4d0:	4293      	cmp	r3, r2
 801a4d2:	d0f8      	beq.n	801a4c6 <lwip_stricmp+0x22>
 801a4d4:	f043 0c20 	orr.w	ip, r3, #32
 801a4d8:	f042 0e20 	orr.w	lr, r2, #32
 801a4dc:	f1ac 0261 	sub.w	r2, ip, #97	; 0x61
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 801a4e0:	2a19      	cmp	r2, #25
 801a4e2:	d9ee      	bls.n	801a4c2 <lwip_stricmp+0x1e>
        return 1;
 801a4e4:	2001      	movs	r0, #1
  return 0;
}
 801a4e6:	f85d fb04 	ldr.w	pc, [sp], #4
  } while (c1 != 0);
 801a4ea:	2b00      	cmp	r3, #0
 801a4ec:	d1da      	bne.n	801a4a4 <lwip_stricmp>
  return 0;
 801a4ee:	4618      	mov	r0, r3
}
 801a4f0:	4770      	bx	lr
  return 0;
 801a4f2:	4618      	mov	r0, r3
}
 801a4f4:	f85d fb04 	ldr.w	pc, [sp], #4

0801a4f8 <lwip_strnicmp>:
 * lwIP default implementation for strnicmp() non-standard function.
 * This can be \#defined to strnicmp() depending on your platform port.
 */
int
lwip_strnicmp(const char *str1, const char *str2, size_t len)
{
 801a4f8:	4684      	mov	ip, r0
 801a4fa:	b570      	push	{r4, r5, r6, lr}
 801a4fc:	e004      	b.n	801a508 <lwip_strnicmp+0x10>
      char c1_upc = c1 | 0x20;
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
        if (c1_upc != c2_upc) {
 801a4fe:	42b4      	cmp	r4, r6
 801a500:	d113      	bne.n	801a52a <lwip_strnicmp+0x32>
        /* characters are not equal but none is in the alphabet range */
        return 1;
      }
    }
    len--;
  } while ((len != 0) && (c1 != 0));
 801a502:	42e8      	cmn	r0, r5
 801a504:	d013      	beq.n	801a52e <lwip_strnicmp+0x36>
 801a506:	b193      	cbz	r3, 801a52e <lwip_strnicmp+0x36>
    c1 = *str1++;
 801a508:	f81c 3b01 	ldrb.w	r3, [ip], #1
    c2 = *str2++;
 801a50c:	f811 eb01 	ldrb.w	lr, [r1], #1
      char c1_upc = c1 | 0x20;
 801a510:	f043 0420 	orr.w	r4, r3, #32
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 801a514:	eba2 050c 	sub.w	r5, r2, ip
    if (c1 != c2) {
 801a518:	4573      	cmp	r3, lr
        if (c1_upc != c2_upc) {
 801a51a:	f04e 0620 	orr.w	r6, lr, #32
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 801a51e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
    if (c1 != c2) {
 801a522:	d0ee      	beq.n	801a502 <lwip_strnicmp+0xa>
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 801a524:	f1be 0f19 	cmp.w	lr, #25
 801a528:	d9e9      	bls.n	801a4fe <lwip_strnicmp+0x6>
        return 1;
 801a52a:	2001      	movs	r0, #1
  return 0;
}
 801a52c:	bd70      	pop	{r4, r5, r6, pc}
  return 0;
 801a52e:	2000      	movs	r0, #0
}
 801a530:	bd70      	pop	{r4, r5, r6, pc}
 801a532:	bf00      	nop

0801a534 <dns_call_found>:
 * @param idx dns table index of the entry that is resolved or removed
 * @param addr IP address for the hostname (or NULL on error or memory shortage)
 */
static void
dns_call_found(u8_t idx, ip_addr_t *addr)
{
 801a534:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a538:	4605      	mov	r5, r0
#endif /* LWIP_IPV4 && LWIP_IPV6 */

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 801a53a:	4f24      	ldr	r7, [pc, #144]	; (801a5cc <dns_call_found+0x98>)
 801a53c:	eb00 1000 	add.w	r0, r0, r0, lsl #4
 801a540:	4c23      	ldr	r4, [pc, #140]	; (801a5d0 <dns_call_found+0x9c>)
{
 801a542:	468a      	mov	sl, r1
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 801a544:	012e      	lsls	r6, r5, #4
 801a546:	eb07 1000 	add.w	r0, r7, r0, lsl #4
 801a54a:	f104 0930 	add.w	r9, r4, #48	; 0x30
      /* flush this entry */
      dns_requests[i].found = NULL;
 801a54e:	f04f 0b00 	mov.w	fp, #0
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 801a552:	f100 0810 	add.w	r8, r0, #16
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 801a556:	6823      	ldr	r3, [r4, #0]
 801a558:	b143      	cbz	r3, 801a56c <dns_call_found+0x38>
 801a55a:	7a22      	ldrb	r2, [r4, #8]
 801a55c:	42aa      	cmp	r2, r5
 801a55e:	d105      	bne.n	801a56c <dns_call_found+0x38>
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 801a560:	6862      	ldr	r2, [r4, #4]
 801a562:	4651      	mov	r1, sl
 801a564:	4640      	mov	r0, r8
 801a566:	4798      	blx	r3
      dns_requests[i].found = NULL;
 801a568:	f8c4 b000 	str.w	fp, [r4]
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 801a56c:	340c      	adds	r4, #12
 801a56e:	454c      	cmp	r4, r9
 801a570:	d1f1      	bne.n	801a556 <dns_call_found+0x22>
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
    if (i == idx) {
      continue; /* only check other requests */
    }
    if (dns_table[i].state == DNS_STATE_ASKING) {
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 801a572:	1973      	adds	r3, r6, r5
 801a574:	2400      	movs	r4, #0
 801a576:	eb07 1303 	add.w	r3, r7, r3, lsl #4
 801a57a:	4f14      	ldr	r7, [pc, #80]	; (801a5cc <dns_call_found+0x98>)
 801a57c:	7bd9      	ldrb	r1, [r3, #15]
 801a57e:	463a      	mov	r2, r7
    if (i == idx) {
 801a580:	b2e3      	uxtb	r3, r4
 801a582:	3401      	adds	r4, #1
 801a584:	429d      	cmp	r5, r3
 801a586:	d002      	beq.n	801a58e <dns_call_found+0x5a>
    if (dns_table[i].state == DNS_STATE_ASKING) {
 801a588:	7a93      	ldrb	r3, [r2, #10]
 801a58a:	2b02      	cmp	r3, #2
 801a58c:	d015      	beq.n	801a5ba <dns_call_found+0x86>
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 801a58e:	2c04      	cmp	r4, #4
 801a590:	f502 7288 	add.w	r2, r2, #272	; 0x110
 801a594:	d1f4      	bne.n	801a580 <dns_call_found+0x4c>
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
        break;
      }
    }
  }
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 801a596:	2903      	cmp	r1, #3
 801a598:	d80d      	bhi.n	801a5b6 <dns_call_found+0x82>
    /* if we come here, the pcb is not used any more and can be removed */
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 801a59a:	4435      	add	r5, r6
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 801a59c:	f8df 8034 	ldr.w	r8, [pc, #52]	; 801a5d4 <dns_call_found+0xa0>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 801a5a0:	eb07 1705 	add.w	r7, r7, r5, lsl #4
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 801a5a4:	f858 0021 	ldr.w	r0, [r8, r1, lsl #2]
 801a5a8:	f007 f860 	bl	802166c <udp_remove>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 801a5ac:	2200      	movs	r2, #0
 801a5ae:	7bfb      	ldrb	r3, [r7, #15]
    dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 801a5b0:	73fc      	strb	r4, [r7, #15]
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 801a5b2:	f848 2023 	str.w	r2, [r8, r3, lsl #2]
  }
#endif
}
 801a5b6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 801a5ba:	7bd3      	ldrb	r3, [r2, #15]
 801a5bc:	428b      	cmp	r3, r1
 801a5be:	d1e6      	bne.n	801a58e <dns_call_found+0x5a>
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 801a5c0:	4435      	add	r5, r6
 801a5c2:	2304      	movs	r3, #4
 801a5c4:	eb07 1705 	add.w	r7, r7, r5, lsl #4
 801a5c8:	73fb      	strb	r3, [r7, #15]
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 801a5ca:	e7f4      	b.n	801a5b6 <dns_call_found+0x82>
 801a5cc:	2001eeb8 	.word	0x2001eeb8
 801a5d0:	2001ee7c 	.word	0x2001ee7c
 801a5d4:	2001ee6c 	.word	0x2001ee6c

0801a5d8 <dns_send.isra.0>:
dns_send(u8_t idx)
 801a5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 801a5dc:	0103      	lsls	r3, r0, #4
dns_send(u8_t idx)
 801a5de:	b087      	sub	sp, #28
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 801a5e0:	eb00 1400 	add.w	r4, r0, r0, lsl #4
dns_send(u8_t idx)
 801a5e4:	4681      	mov	r9, r0
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 801a5e6:	9301      	str	r3, [sp, #4]
 801a5e8:	4b56      	ldr	r3, [pc, #344]	; (801a744 <dns_send.isra.0+0x16c>)
 801a5ea:	eb03 1404 	add.w	r4, r3, r4, lsl #4
 801a5ee:	7ae3      	ldrb	r3, [r4, #11]
 801a5f0:	2b01      	cmp	r3, #1
 801a5f2:	d907      	bls.n	801a604 <dns_send.isra.0+0x2c>
 801a5f4:	4b54      	ldr	r3, [pc, #336]	; (801a748 <dns_send.isra.0+0x170>)
 801a5f6:	f240 22fa 	movw	r2, #762	; 0x2fa
 801a5fa:	4954      	ldr	r1, [pc, #336]	; (801a74c <dns_send.isra.0+0x174>)
 801a5fc:	4854      	ldr	r0, [pc, #336]	; (801a750 <dns_send.isra.0+0x178>)
 801a5fe:	f00c f829 	bl	8026654 <iprintf>
  if (ip_addr_isany_val(dns_servers[entry->server_idx])
 801a602:	7ae3      	ldrb	r3, [r4, #11]
 801a604:	4a53      	ldr	r2, [pc, #332]	; (801a754 <dns_send.isra.0+0x17c>)
 801a606:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801a60a:	2c00      	cmp	r4, #0
 801a60c:	f000 808b 	beq.w	801a726 <dns_send.isra.0+0x14e>
  p = pbuf_alloc(PBUF_TRANSPORT, (u16_t)(SIZEOF_DNS_HDR + strlen(entry->name) + 2 +
 801a610:	9b01      	ldr	r3, [sp, #4]
 801a612:	4e4c      	ldr	r6, [pc, #304]	; (801a744 <dns_send.isra.0+0x16c>)
 801a614:	eb03 0409 	add.w	r4, r3, r9
 801a618:	0124      	lsls	r4, r4, #4
 801a61a:	f104 0510 	add.w	r5, r4, #16
 801a61e:	4435      	add	r5, r6
 801a620:	4628      	mov	r0, r5
 801a622:	f7e5 fe17 	bl	8000254 <strlen>
 801a626:	3012      	adds	r0, #18
 801a628:	f44f 7220 	mov.w	r2, #640	; 0x280
 801a62c:	b281      	uxth	r1, r0
 801a62e:	2036      	movs	r0, #54	; 0x36
 801a630:	f001 fd74 	bl	801c11c <pbuf_alloc>
  if (p != NULL) {
 801a634:	4680      	mov	r8, r0
 801a636:	2800      	cmp	r0, #0
 801a638:	d06d      	beq.n	801a716 <dns_send.isra.0+0x13e>
    hdr.id = lwip_htons(entry->txid);
 801a63a:	4434      	add	r4, r6
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 801a63c:	2300      	movs	r3, #0
    query_idx = SIZEOF_DNS_HDR;
 801a63e:	260c      	movs	r6, #12
    --hostname;
 801a640:	3d01      	subs	r5, #1
    hdr.id = lwip_htons(entry->txid);
 801a642:	8920      	ldrh	r0, [r4, #8]
      if (query_idx + n + 1 > 0xFFFF) {
 801a644:	f64f 7afe 	movw	sl, #65534	; 0xfffe
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 801a648:	9305      	str	r3, [sp, #20]
 801a64a:	e9cd 3303 	strd	r3, r3, [sp, #12]
    hdr.id = lwip_htons(entry->txid);
 801a64e:	f7ff fefb 	bl	801a448 <lwip_htons>
    hdr.flags1 = DNS_FLAG1_RD;
 801a652:	2301      	movs	r3, #1
    hdr.id = lwip_htons(entry->txid);
 801a654:	f8ad 000c 	strh.w	r0, [sp, #12]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 801a658:	a903      	add	r1, sp, #12
    hdr.flags1 = DNS_FLAG1_RD;
 801a65a:	f88d 300e 	strb.w	r3, [sp, #14]
    hdr.numquestions = PP_HTONS(1);
 801a65e:	f44f 7380 	mov.w	r3, #256	; 0x100
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 801a662:	4632      	mov	r2, r6
 801a664:	4640      	mov	r0, r8
    hdr.numquestions = PP_HTONS(1);
 801a666:	f8ad 3010 	strh.w	r3, [sp, #16]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 801a66a:	f002 f81d 	bl	801c6a8 <pbuf_take>
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 801a66e:	786b      	ldrb	r3, [r5, #1]
      ++hostname;
 801a670:	1c6f      	adds	r7, r5, #1
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 801a672:	2b2e      	cmp	r3, #46	; 0x2e
 801a674:	d052      	beq.n	801a71c <dns_send.isra.0+0x144>
 801a676:	2b00      	cmp	r3, #0
 801a678:	d050      	beq.n	801a71c <dns_send.isra.0+0x144>
      ++hostname;
 801a67a:	463d      	mov	r5, r7
 801a67c:	f1c7 0101 	rsb	r1, r7, #1
        ++n;
 801a680:	186c      	adds	r4, r5, r1
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 801a682:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 801a686:	2b2e      	cmp	r3, #46	; 0x2e
 801a688:	b2e4      	uxtb	r4, r4
 801a68a:	d001      	beq.n	801a690 <dns_send.isra.0+0xb8>
 801a68c:	2b00      	cmp	r3, #0
 801a68e:	d1f7      	bne.n	801a680 <dns_send.isra.0+0xa8>
      copy_len = (u16_t)(hostname - hostname_part);
 801a690:	eba5 0b07 	sub.w	fp, r5, r7
      if (query_idx + n + 1 > 0xFFFF) {
 801a694:	4623      	mov	r3, r4
      copy_len = (u16_t)(hostname - hostname_part);
 801a696:	fa1f fb8b 	uxth.w	fp, fp
      if (query_idx + n + 1 > 0xFFFF) {
 801a69a:	4433      	add	r3, r6
 801a69c:	4553      	cmp	r3, sl
 801a69e:	dc37      	bgt.n	801a710 <dns_send.isra.0+0x138>
      pbuf_put_at(p, query_idx, n);
 801a6a0:	4622      	mov	r2, r4
 801a6a2:	4631      	mov	r1, r6
 801a6a4:	4640      	mov	r0, r8
      query_idx = (u16_t)(query_idx + n + 1);
 801a6a6:	4434      	add	r4, r6
      pbuf_put_at(p, query_idx, n);
 801a6a8:	f002 f8e4 	bl	801c874 <pbuf_put_at>
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 801a6ac:	1c73      	adds	r3, r6, #1
      query_idx = (u16_t)(query_idx + n + 1);
 801a6ae:	b2a4      	uxth	r4, r4
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 801a6b0:	465a      	mov	r2, fp
 801a6b2:	4639      	mov	r1, r7
 801a6b4:	b29b      	uxth	r3, r3
 801a6b6:	4640      	mov	r0, r8
      query_idx = (u16_t)(query_idx + n + 1);
 801a6b8:	1c66      	adds	r6, r4, #1
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 801a6ba:	f002 f85b 	bl	801c774 <pbuf_take_at>
    } while (*hostname != 0);
 801a6be:	782a      	ldrb	r2, [r5, #0]
      query_idx = (u16_t)(query_idx + n + 1);
 801a6c0:	b2b6      	uxth	r6, r6
    } while (*hostname != 0);
 801a6c2:	2a00      	cmp	r2, #0
 801a6c4:	d1d3      	bne.n	801a66e <dns_send.isra.0+0x96>
    pbuf_put_at(p, query_idx, 0);
 801a6c6:	4631      	mov	r1, r6
 801a6c8:	4640      	mov	r0, r8
 801a6ca:	f002 f8d3 	bl	801c874 <pbuf_put_at>
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 801a6ce:	f44f 7280 	mov.w	r2, #256	; 0x100
    query_idx++;
 801a6d2:	1ca3      	adds	r3, r4, #2
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 801a6d4:	a902      	add	r1, sp, #8
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 801a6d6:	f8ad 2008 	strh.w	r2, [sp, #8]
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 801a6da:	4640      	mov	r0, r8
 801a6dc:	b29b      	uxth	r3, r3
    qry.cls = PP_HTONS(DNS_RRCLASS_IN);
 801a6de:	f8ad 200a 	strh.w	r2, [sp, #10]
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 801a6e2:	2204      	movs	r2, #4
 801a6e4:	f002 f846 	bl	801c774 <pbuf_take_at>
      dst = &dns_servers[entry->server_idx];
 801a6e8:	9b01      	ldr	r3, [sp, #4]
 801a6ea:	4a16      	ldr	r2, [pc, #88]	; (801a744 <dns_send.isra.0+0x16c>)
 801a6ec:	444b      	add	r3, r9
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 801a6ee:	4919      	ldr	r1, [pc, #100]	; (801a754 <dns_send.isra.0+0x17c>)
      dst = &dns_servers[entry->server_idx];
 801a6f0:	4699      	mov	r9, r3
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 801a6f2:	4b19      	ldr	r3, [pc, #100]	; (801a758 <dns_send.isra.0+0x180>)
      dst = &dns_servers[entry->server_idx];
 801a6f4:	eb02 1b09 	add.w	fp, r2, r9, lsl #4
 801a6f8:	f89b 200b 	ldrb.w	r2, [fp, #11]
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 801a6fc:	f89b 000f 	ldrb.w	r0, [fp, #15]
 801a700:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 801a704:	4641      	mov	r1, r8
 801a706:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 801a70a:	2335      	movs	r3, #53	; 0x35
 801a70c:	f006 ff0c 	bl	8021528 <udp_sendto>
    pbuf_free(p);
 801a710:	4640      	mov	r0, r8
 801a712:	f001 fed5 	bl	801c4c0 <pbuf_free>
}
 801a716:	b007      	add	sp, #28
 801a718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 801a71c:	2300      	movs	r3, #0
      ++hostname;
 801a71e:	463d      	mov	r5, r7
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 801a720:	469b      	mov	fp, r3
 801a722:	461c      	mov	r4, r3
 801a724:	e7b9      	b.n	801a69a <dns_send.isra.0+0xc2>
    dns_call_found(idx, NULL);
 801a726:	4648      	mov	r0, r9
 801a728:	4621      	mov	r1, r4
 801a72a:	f7ff ff03 	bl	801a534 <dns_call_found>
    entry->state = DNS_STATE_UNUSED;
 801a72e:	9b01      	ldr	r3, [sp, #4]
 801a730:	444b      	add	r3, r9
 801a732:	4699      	mov	r9, r3
 801a734:	4b03      	ldr	r3, [pc, #12]	; (801a744 <dns_send.isra.0+0x16c>)
 801a736:	eb03 1b09 	add.w	fp, r3, r9, lsl #4
 801a73a:	f88b 400a 	strb.w	r4, [fp, #10]
}
 801a73e:	b007      	add	sp, #28
 801a740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a744:	2001eeb8 	.word	0x2001eeb8
 801a748:	08044a0c 	.word	0x08044a0c
 801a74c:	08044a3c 	.word	0x08044a3c
 801a750:	0802b34c 	.word	0x0802b34c
 801a754:	2001eeb0 	.word	0x2001eeb0
 801a758:	2001ee6c 	.word	0x2001ee6c

0801a75c <dns_check_entry>:
dns_check_entry(u8_t i)
{
  err_t err;
  struct dns_table_entry *entry = &dns_table[i];

  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 801a75c:	2803      	cmp	r0, #3
{
 801a75e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a762:	4604      	mov	r4, r0
  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 801a764:	d846      	bhi.n	801a7f4 <dns_check_entry+0x98>

  switch (entry->state) {
 801a766:	4e3a      	ldr	r6, [pc, #232]	; (801a850 <dns_check_entry+0xf4>)
 801a768:	eb04 1304 	add.w	r3, r4, r4, lsl #4
 801a76c:	0125      	lsls	r5, r4, #4
 801a76e:	eb06 1303 	add.w	r3, r6, r3, lsl #4
 801a772:	7a9b      	ldrb	r3, [r3, #10]
 801a774:	2b03      	cmp	r3, #3
 801a776:	d861      	bhi.n	801a83c <dns_check_entry+0xe0>
 801a778:	e8df f003 	tbb	[pc, r3]
 801a77c:	02270e0c 	.word	0x02270e0c
        }
      }
      break;
    case DNS_STATE_DONE:
      /* if the time to live is nul */
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 801a780:	192b      	adds	r3, r5, r4
 801a782:	011b      	lsls	r3, r3, #4
 801a784:	58f2      	ldr	r2, [r6, r3]
 801a786:	2a00      	cmp	r2, #0
 801a788:	d140      	bne.n	801a80c <dns_check_entry+0xb0>
        LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": flush\n", entry->name));
        /* flush this entry, there cannot be any related pending entries in this state */
        entry->state = DNS_STATE_UNUSED;
 801a78a:	442c      	add	r4, r5
 801a78c:	2300      	movs	r3, #0
 801a78e:	eb06 1604 	add.w	r6, r6, r4, lsl #4
 801a792:	72b3      	strb	r3, [r6, #10]
      break;
    default:
      LWIP_ASSERT("unknown dns_table entry state:", 0);
      break;
  }
}
 801a794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a798:	4f2e      	ldr	r7, [pc, #184]	; (801a854 <dns_check_entry+0xf8>)
  txid = (u16_t)DNS_RAND_TXID();
 801a79a:	f00b ffff 	bl	802679c <rand>
 801a79e:	4b2c      	ldr	r3, [pc, #176]	; (801a850 <dns_check_entry+0xf4>)
 801a7a0:	b281      	uxth	r1, r0
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 801a7a2:	7a9a      	ldrb	r2, [r3, #10]
 801a7a4:	2a02      	cmp	r2, #2
 801a7a6:	d02d      	beq.n	801a804 <dns_check_entry+0xa8>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 801a7a8:	f503 7388 	add.w	r3, r3, #272	; 0x110
 801a7ac:	429f      	cmp	r7, r3
 801a7ae:	d1f8      	bne.n	801a7a2 <dns_check_entry+0x46>
      entry->txid = dns_create_txid();
 801a7b0:	4425      	add	r5, r4
      entry->state = DNS_STATE_ASKING;
 801a7b2:	2202      	movs	r2, #2
      entry->tmr = 1;
 801a7b4:	2301      	movs	r3, #1
      err = dns_send(i);
 801a7b6:	4620      	mov	r0, r4
      entry->txid = dns_create_txid();
 801a7b8:	eb06 1605 	add.w	r6, r6, r5, lsl #4
 801a7bc:	8131      	strh	r1, [r6, #8]
      entry->state = DNS_STATE_ASKING;
 801a7be:	8172      	strh	r2, [r6, #10]
      entry->tmr = 1;
 801a7c0:	81b3      	strh	r3, [r6, #12]
}
 801a7c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      err = dns_send(i);
 801a7c6:	f7ff bf07 	b.w	801a5d8 <dns_send.isra.0>
      if (--entry->tmr == 0) {
 801a7ca:	192a      	adds	r2, r5, r4
 801a7cc:	eb06 1202 	add.w	r2, r6, r2, lsl #4
 801a7d0:	7b13      	ldrb	r3, [r2, #12]
 801a7d2:	3b01      	subs	r3, #1
 801a7d4:	b2db      	uxtb	r3, r3
 801a7d6:	7313      	strb	r3, [r2, #12]
 801a7d8:	2b00      	cmp	r3, #0
 801a7da:	d1db      	bne.n	801a794 <dns_check_entry+0x38>
        if (++entry->retries == DNS_MAX_RETRIES) {
 801a7dc:	7b53      	ldrb	r3, [r2, #13]
 801a7de:	3301      	adds	r3, #1
 801a7e0:	b2db      	uxtb	r3, r3
 801a7e2:	2b04      	cmp	r3, #4
 801a7e4:	7353      	strb	r3, [r2, #13]
 801a7e6:	d016      	beq.n	801a816 <dns_check_entry+0xba>
          entry->tmr = entry->retries;
 801a7e8:	7313      	strb	r3, [r2, #12]
        err = dns_send(i);
 801a7ea:	4620      	mov	r0, r4
}
 801a7ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        err = dns_send(i);
 801a7f0:	f7ff bef2 	b.w	801a5d8 <dns_send.isra.0>
  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 801a7f4:	4b18      	ldr	r3, [pc, #96]	; (801a858 <dns_check_entry+0xfc>)
 801a7f6:	f240 421c 	movw	r2, #1052	; 0x41c
 801a7fa:	4918      	ldr	r1, [pc, #96]	; (801a85c <dns_check_entry+0x100>)
 801a7fc:	4818      	ldr	r0, [pc, #96]	; (801a860 <dns_check_entry+0x104>)
 801a7fe:	f00b ff29 	bl	8026654 <iprintf>
 801a802:	e7b0      	b.n	801a766 <dns_check_entry+0xa>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 801a804:	891a      	ldrh	r2, [r3, #8]
 801a806:	428a      	cmp	r2, r1
 801a808:	d1ce      	bne.n	801a7a8 <dns_check_entry+0x4c>
 801a80a:	e7c6      	b.n	801a79a <dns_check_entry+0x3e>
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 801a80c:	3a01      	subs	r2, #1
 801a80e:	50f2      	str	r2, [r6, r3]
 801a810:	2a00      	cmp	r2, #0
 801a812:	d0ba      	beq.n	801a78a <dns_check_entry+0x2e>
 801a814:	e7be      	b.n	801a794 <dns_check_entry+0x38>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 801a816:	7ad3      	ldrb	r3, [r2, #11]
 801a818:	b913      	cbnz	r3, 801a820 <dns_check_entry+0xc4>
 801a81a:	4b12      	ldr	r3, [pc, #72]	; (801a864 <dns_check_entry+0x108>)
 801a81c:	685b      	ldr	r3, [r3, #4]
 801a81e:	b94b      	cbnz	r3, 801a834 <dns_check_entry+0xd8>
            dns_call_found(i, NULL);
 801a820:	4620      	mov	r0, r4
            entry->state = DNS_STATE_UNUSED;
 801a822:	442c      	add	r4, r5
            dns_call_found(i, NULL);
 801a824:	2100      	movs	r1, #0
 801a826:	f7ff fe85 	bl	801a534 <dns_call_found>
            entry->state = DNS_STATE_UNUSED;
 801a82a:	2300      	movs	r3, #0
 801a82c:	eb06 1604 	add.w	r6, r6, r4, lsl #4
 801a830:	72b3      	strb	r3, [r6, #10]
            break;
 801a832:	e7af      	b.n	801a794 <dns_check_entry+0x38>
            entry->server_idx++;
 801a834:	2301      	movs	r3, #1
 801a836:	72d3      	strb	r3, [r2, #11]
            entry->tmr = 1;
 801a838:	8193      	strh	r3, [r2, #12]
 801a83a:	e7d6      	b.n	801a7ea <dns_check_entry+0x8e>
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 801a83c:	4b06      	ldr	r3, [pc, #24]	; (801a858 <dns_check_entry+0xfc>)
 801a83e:	f240 425b 	movw	r2, #1115	; 0x45b
 801a842:	4909      	ldr	r1, [pc, #36]	; (801a868 <dns_check_entry+0x10c>)
 801a844:	4806      	ldr	r0, [pc, #24]	; (801a860 <dns_check_entry+0x104>)
}
 801a846:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 801a84a:	f00b bf03 	b.w	8026654 <iprintf>
 801a84e:	bf00      	nop
 801a850:	2001eeb8 	.word	0x2001eeb8
 801a854:	2001f2f8 	.word	0x2001f2f8
 801a858:	08044a0c 	.word	0x08044a0c
 801a85c:	08044a54 	.word	0x08044a54
 801a860:	0802b34c 	.word	0x0802b34c
 801a864:	2001eeb0 	.word	0x2001eeb0
 801a868:	08044a70 	.word	0x08044a70

0801a86c <dns_recv>:
/**
 * Receive input function for DNS response packets arriving for the dns UDP pcb.
 */
static void
dns_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 801a86c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a870:	4614      	mov	r4, r2
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(port);

  /* is the dns message big enough ? */
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 801a872:	8912      	ldrh	r2, [r2, #8]
{
 801a874:	b08d      	sub	sp, #52	; 0x34
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 801a876:	2a0f      	cmp	r2, #15
 801a878:	d805      	bhi.n	801a886 <dns_recv+0x1a>
    }
  }

ignore_packet:
  /* deallocate memory and return */
  pbuf_free(p);
 801a87a:	4620      	mov	r0, r4
 801a87c:	f001 fe20 	bl	801c4c0 <pbuf_free>
  return;
}
 801a880:	b00d      	add	sp, #52	; 0x34
 801a882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (pbuf_copy_partial(p, &hdr, SIZEOF_DNS_HDR, 0) == SIZEOF_DNS_HDR) {
 801a886:	4699      	mov	r9, r3
 801a888:	220c      	movs	r2, #12
 801a88a:	2300      	movs	r3, #0
 801a88c:	a906      	add	r1, sp, #24
 801a88e:	4620      	mov	r0, r4
 801a890:	f001 feba 	bl	801c608 <pbuf_copy_partial>
 801a894:	280c      	cmp	r0, #12
 801a896:	4605      	mov	r5, r0
 801a898:	d1ef      	bne.n	801a87a <dns_recv+0xe>
    txid = lwip_htons(hdr.id);
 801a89a:	f8df 82f4 	ldr.w	r8, [pc, #756]	; 801ab90 <dns_recv+0x324>
 801a89e:	2600      	movs	r6, #0
 801a8a0:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 801a8a4:	f7ff fdd0 	bl	801a448 <lwip_htons>
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 801a8a8:	4643      	mov	r3, r8
 801a8aa:	b2f7      	uxtb	r7, r6
      if ((entry->state == DNS_STATE_ASKING) &&
 801a8ac:	7a9a      	ldrb	r2, [r3, #10]
 801a8ae:	2a02      	cmp	r2, #2
 801a8b0:	d008      	beq.n	801a8c4 <dns_recv+0x58>
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 801a8b2:	3601      	adds	r6, #1
 801a8b4:	f503 7388 	add.w	r3, r3, #272	; 0x110
 801a8b8:	2e04      	cmp	r6, #4
 801a8ba:	d0de      	beq.n	801a87a <dns_recv+0xe>
      if ((entry->state == DNS_STATE_ASKING) &&
 801a8bc:	7a9a      	ldrb	r2, [r3, #10]
 801a8be:	b2f7      	uxtb	r7, r6
 801a8c0:	2a02      	cmp	r2, #2
 801a8c2:	d1f6      	bne.n	801a8b2 <dns_recv+0x46>
 801a8c4:	891a      	ldrh	r2, [r3, #8]
 801a8c6:	4282      	cmp	r2, r0
 801a8c8:	d1f3      	bne.n	801a8b2 <dns_recv+0x46>
        nquestions = lwip_htons(hdr.numquestions);
 801a8ca:	f8bd 001c 	ldrh.w	r0, [sp, #28]
 801a8ce:	f7ff fdbb 	bl	801a448 <lwip_htons>
 801a8d2:	4682      	mov	sl, r0
        nanswers   = lwip_htons(hdr.numanswers);
 801a8d4:	f8bd 001e 	ldrh.w	r0, [sp, #30]
 801a8d8:	f7ff fdb6 	bl	801a448 <lwip_htons>
        if ((hdr.flags1 & DNS_FLAG1_RESPONSE) == 0) {
 801a8dc:	f89d 301a 	ldrb.w	r3, [sp, #26]
        nanswers   = lwip_htons(hdr.numanswers);
 801a8e0:	9000      	str	r0, [sp, #0]
        if (nquestions != 1) {
 801a8e2:	09db      	lsrs	r3, r3, #7
 801a8e4:	d0c9      	beq.n	801a87a <dns_recv+0xe>
 801a8e6:	f1ba 0f01 	cmp.w	sl, #1
 801a8ea:	d1c6      	bne.n	801a87a <dns_recv+0xe>
          if (!ip_addr_cmp(addr, &dns_servers[entry->server_idx])) {
 801a8ec:	eb06 1306 	add.w	r3, r6, r6, lsl #4
 801a8f0:	49a5      	ldr	r1, [pc, #660]	; (801ab88 <dns_recv+0x31c>)
 801a8f2:	f8d9 2000 	ldr.w	r2, [r9]
 801a8f6:	eb08 1303 	add.w	r3, r8, r3, lsl #4
 801a8fa:	7adb      	ldrb	r3, [r3, #11]
 801a8fc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 801a900:	429a      	cmp	r2, r3
 801a902:	d1ba      	bne.n	801a87a <dns_recv+0xe>
        res_idx = dns_compare_name(entry->name, p, SIZEOF_DNS_HDR);
 801a904:	f44f 7388 	mov.w	r3, #272	; 0x110
    if ((n < 0) || (response_offset == 0xFFFF)) {
 801a908:	f64f 7bff 	movw	fp, #65535	; 0xffff
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 801a90c:	f8df 9284 	ldr.w	r9, [pc, #644]	; 801ab94 <dns_recv+0x328>
 801a910:	fb03 f306 	mul.w	r3, r3, r6
        res_idx = dns_compare_name(entry->name, p, SIZEOF_DNS_HDR);
 801a914:	f103 0210 	add.w	r2, r3, #16
 801a918:	9301      	str	r3, [sp, #4]
 801a91a:	4442      	add	r2, r8
 801a91c:	e9cd 7602 	strd	r7, r6, [sp, #8]
 801a920:	462e      	mov	r6, r5
 801a922:	4627      	mov	r7, r4
 801a924:	4615      	mov	r5, r2
    n = pbuf_try_get_at(p, response_offset);
 801a926:	4631      	mov	r1, r6
 801a928:	4638      	mov	r0, r7
 801a92a:	f001 ff93 	bl	801c854 <pbuf_try_get_at>
    if ((n < 0) || (response_offset == 0xFFFF)) {
 801a92e:	2800      	cmp	r0, #0
 801a930:	db2d      	blt.n	801a98e <dns_recv+0x122>
 801a932:	455e      	cmp	r6, fp
 801a934:	d02b      	beq.n	801a98e <dns_recv+0x122>
    if ((n & 0xc0) == 0xc0) {
 801a936:	f000 03c0 	and.w	r3, r0, #192	; 0xc0
    response_offset++;
 801a93a:	1c71      	adds	r1, r6, #1
    if ((n & 0xc0) == 0xc0) {
 801a93c:	2bc0      	cmp	r3, #192	; 0xc0
    response_offset++;
 801a93e:	b28e      	uxth	r6, r1
    if ((n & 0xc0) == 0xc0) {
 801a940:	d025      	beq.n	801a98e <dns_recv+0x122>
      while (n > 0) {
 801a942:	b330      	cbz	r0, 801a992 <dns_recv+0x126>
 801a944:	46aa      	mov	sl, r5
 801a946:	182c      	adds	r4, r5, r0
 801a948:	e01b      	b.n	801a982 <dns_recv+0x116>
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 801a94a:	f81a 0b01 	ldrb.w	r0, [sl], #1
        response_offset++;
 801a94e:	b2db      	uxtb	r3, r3
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 801a950:	f819 2000 	ldrb.w	r2, [r9, r0]
 801a954:	4601      	mov	r1, r0
        ++query;
 801a956:	4655      	mov	r5, sl
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 801a958:	f002 0203 	and.w	r2, r2, #3
 801a95c:	2a01      	cmp	r2, #1
 801a95e:	f819 2003 	ldrb.w	r2, [r9, r3]
 801a962:	f002 0203 	and.w	r2, r2, #3
 801a966:	bf08      	it	eq
 801a968:	f100 0120 	addeq.w	r1, r0, #32
        response_offset++;
 801a96c:	1c70      	adds	r0, r6, #1
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 801a96e:	2a01      	cmp	r2, #1
 801a970:	bf08      	it	eq
 801a972:	3320      	addeq	r3, #32
        if (response_offset == 0xFFFF) {
 801a974:	455e      	cmp	r6, fp
        response_offset++;
 801a976:	b286      	uxth	r6, r0
        if (response_offset == 0xFFFF) {
 801a978:	d009      	beq.n	801a98e <dns_recv+0x122>
 801a97a:	4299      	cmp	r1, r3
 801a97c:	d107      	bne.n	801a98e <dns_recv+0x122>
      while (n > 0) {
 801a97e:	4554      	cmp	r4, sl
 801a980:	d007      	beq.n	801a992 <dns_recv+0x126>
        int c = pbuf_try_get_at(p, response_offset);
 801a982:	4631      	mov	r1, r6
 801a984:	4638      	mov	r0, r7
 801a986:	f001 ff65 	bl	801c854 <pbuf_try_get_at>
        if (c < 0) {
 801a98a:	1e03      	subs	r3, r0, #0
 801a98c:	dadd      	bge.n	801a94a <dns_recv+0xde>
 801a98e:	463c      	mov	r4, r7
 801a990:	e773      	b.n	801a87a <dns_recv+0xe>
    n = pbuf_try_get_at(p, response_offset);
 801a992:	4631      	mov	r1, r6
 801a994:	4638      	mov	r0, r7
 801a996:	f001 ff5d 	bl	801c854 <pbuf_try_get_at>
    if (n < 0) {
 801a99a:	2800      	cmp	r0, #0
      ++query;
 801a99c:	f105 0501 	add.w	r5, r5, #1
    if (n < 0) {
 801a9a0:	dbf5      	blt.n	801a98e <dns_recv+0x122>
  } while (n != 0);
 801a9a2:	d1c0      	bne.n	801a926 <dns_recv+0xba>
  if (response_offset == 0xFFFF) {
 801a9a4:	4635      	mov	r5, r6
 801a9a6:	f64f 79ff 	movw	r9, #65535	; 0xffff
 801a9aa:	463c      	mov	r4, r7
 801a9ac:	9e03      	ldr	r6, [sp, #12]
 801a9ae:	454d      	cmp	r5, r9
 801a9b0:	9f02      	ldr	r7, [sp, #8]
 801a9b2:	f43f af62 	beq.w	801a87a <dns_recv+0xe>
  return (u16_t)(response_offset + 1);
 801a9b6:	f105 0a01 	add.w	sl, r5, #1
 801a9ba:	fa1f fa8a 	uxth.w	sl, sl
        if (res_idx == 0xFFFF) {
 801a9be:	45ca      	cmp	sl, r9
 801a9c0:	f43f af5b 	beq.w	801a87a <dns_recv+0xe>
        if (pbuf_copy_partial(p, &qry, SIZEOF_DNS_QUERY, res_idx) != SIZEOF_DNS_QUERY) {
 801a9c4:	4653      	mov	r3, sl
 801a9c6:	2204      	movs	r2, #4
 801a9c8:	a904      	add	r1, sp, #16
 801a9ca:	4620      	mov	r0, r4
 801a9cc:	f001 fe1c 	bl	801c608 <pbuf_copy_partial>
 801a9d0:	2804      	cmp	r0, #4
 801a9d2:	f47f af52 	bne.w	801a87a <dns_recv+0xe>
        if ((qry.cls != PP_HTONS(DNS_RRCLASS_IN)) ||
 801a9d6:	f8bd 3012 	ldrh.w	r3, [sp, #18]
 801a9da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801a9de:	f47f af4c 	bne.w	801a87a <dns_recv+0xe>
            (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_AAAA))) ||
 801a9e2:	f8bd 3010 	ldrh.w	r3, [sp, #16]
        if (res_idx + SIZEOF_DNS_QUERY > 0xFFFF) {
 801a9e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801a9ea:	f47f af46 	bne.w	801a87a <dns_recv+0xe>
 801a9ee:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 801a9f2:	459a      	cmp	sl, r3
 801a9f4:	f63f af41 	bhi.w	801a87a <dns_recv+0xe>
        if (hdr.flags2 & DNS_FLAG2_ERR_MASK) {
 801a9f8:	f89d 301b 	ldrb.w	r3, [sp, #27]
 801a9fc:	071b      	lsls	r3, r3, #28
 801a9fe:	d017      	beq.n	801aa30 <dns_recv+0x1c4>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 801aa00:	f44f 7388 	mov.w	r3, #272	; 0x110
 801aa04:	fb03 8306 	mla	r3, r3, r6, r8
 801aa08:	7adb      	ldrb	r3, [r3, #11]
 801aa0a:	2b00      	cmp	r3, #0
 801aa0c:	f040 80ae 	bne.w	801ab6c <dns_recv+0x300>
 801aa10:	4b5d      	ldr	r3, [pc, #372]	; (801ab88 <dns_recv+0x31c>)
 801aa12:	685b      	ldr	r3, [r3, #4]
 801aa14:	2b00      	cmp	r3, #0
 801aa16:	f000 80a9 	beq.w	801ab6c <dns_recv+0x300>
            entry->tmr     = 1;
 801aa1a:	f44f 7388 	mov.w	r3, #272	; 0x110
            dns_check_entry(i);
 801aa1e:	4638      	mov	r0, r7
            entry->tmr     = 1;
 801aa20:	fb03 8606 	mla	r6, r3, r6, r8
 801aa24:	f240 3301 	movw	r3, #769	; 0x301
 801aa28:	81b3      	strh	r3, [r6, #12]
            dns_check_entry(i);
 801aa2a:	f7ff fe97 	bl	801a75c <dns_check_entry>
            goto ignore_packet;
 801aa2e:	e724      	b.n	801a87a <dns_recv+0xe>
        res_idx = (u16_t)(res_idx + SIZEOF_DNS_QUERY);
 801aa30:	3505      	adds	r5, #5
 801aa32:	f8dd a000 	ldr.w	sl, [sp]
 801aa36:	b2ad      	uxth	r5, r5
          while ((nanswers > 0) && (res_idx < p->tot_len)) {
 801aa38:	f1ba 0f00 	cmp.w	sl, #0
 801aa3c:	f000 8096 	beq.w	801ab6c <dns_recv+0x300>
 801aa40:	8923      	ldrh	r3, [r4, #8]
 801aa42:	42ab      	cmp	r3, r5
 801aa44:	d80b      	bhi.n	801aa5e <dns_recv+0x1f2>
 801aa46:	e091      	b.n	801ab6c <dns_recv+0x300>
      if (offset + n >= p->tot_len) {
 801aa48:	8922      	ldrh	r2, [r4, #8]
 801aa4a:	4293      	cmp	r3, r2
 801aa4c:	f6bf af15 	bge.w	801a87a <dns_recv+0xe>
    n = pbuf_try_get_at(p, offset);
 801aa50:	4629      	mov	r1, r5
 801aa52:	f001 feff 	bl	801c854 <pbuf_try_get_at>
    if (n < 0) {
 801aa56:	2800      	cmp	r0, #0
 801aa58:	f6ff af0f 	blt.w	801a87a <dns_recv+0xe>
  } while (n != 0);
 801aa5c:	d017      	beq.n	801aa8e <dns_recv+0x222>
    n = pbuf_try_get_at(p, offset++);
 801aa5e:	4629      	mov	r1, r5
 801aa60:	4620      	mov	r0, r4
 801aa62:	f001 fef7 	bl	801c854 <pbuf_try_get_at>
 801aa66:	f105 0b01 	add.w	fp, r5, #1
 801aa6a:	4603      	mov	r3, r0
    n = pbuf_try_get_at(p, offset);
 801aa6c:	4620      	mov	r0, r4
    n = pbuf_try_get_at(p, offset++);
 801aa6e:	fa1f fb8b 	uxth.w	fp, fp
    if ((n < 0) || (offset == 0)) {
 801aa72:	2b00      	cmp	r3, #0
    if ((n & 0xc0) == 0xc0) {
 801aa74:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
      if (offset + n >= p->tot_len) {
 801aa78:	445b      	add	r3, fp
    if ((n < 0) || (offset == 0)) {
 801aa7a:	f6ff aefe 	blt.w	801a87a <dns_recv+0xe>
      offset = (u16_t)(offset + n);
 801aa7e:	b29d      	uxth	r5, r3
    if ((n < 0) || (offset == 0)) {
 801aa80:	f1bb 0f00 	cmp.w	fp, #0
 801aa84:	f43f aef9 	beq.w	801a87a <dns_recv+0xe>
    if ((n & 0xc0) == 0xc0) {
 801aa88:	2ac0      	cmp	r2, #192	; 0xc0
 801aa8a:	d1dd      	bne.n	801aa48 <dns_recv+0x1dc>
 801aa8c:	465d      	mov	r5, fp
  if (offset == 0xFFFF) {
 801aa8e:	454d      	cmp	r5, r9
 801aa90:	f43f aef3 	beq.w	801a87a <dns_recv+0xe>
  return (u16_t)(offset + 1);
 801aa94:	f105 0b01 	add.w	fp, r5, #1
 801aa98:	fa1f fb8b 	uxth.w	fp, fp
            if (res_idx == 0xFFFF) {
 801aa9c:	45cb      	cmp	fp, r9
 801aa9e:	f43f aeec 	beq.w	801a87a <dns_recv+0xe>
            if (pbuf_copy_partial(p, &ans, SIZEOF_DNS_ANSWER, res_idx) != SIZEOF_DNS_ANSWER) {
 801aaa2:	465b      	mov	r3, fp
 801aaa4:	220a      	movs	r2, #10
 801aaa6:	a909      	add	r1, sp, #36	; 0x24
 801aaa8:	4620      	mov	r0, r4
 801aaaa:	f001 fdad 	bl	801c608 <pbuf_copy_partial>
            if (res_idx + SIZEOF_DNS_ANSWER > 0xFFFF) {
 801aaae:	280a      	cmp	r0, #10
 801aab0:	f47f aee3 	bne.w	801a87a <dns_recv+0xe>
 801aab4:	f64f 73f5 	movw	r3, #65525	; 0xfff5
 801aab8:	459b      	cmp	fp, r3
 801aaba:	f63f aede 	bhi.w	801a87a <dns_recv+0xe>
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 801aabe:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 801aac2:	350b      	adds	r5, #11
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 801aac4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 801aac8:	b2ad      	uxth	r5, r5
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 801aaca:	d013      	beq.n	801aaf4 <dns_recv+0x288>
 801aacc:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
            if ((int)(res_idx + lwip_htons(ans.len)) > 0xFFFF) {
 801aad0:	f7ff fcba 	bl	801a448 <lwip_htons>
 801aad4:	4428      	add	r0, r5
 801aad6:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 801aada:	f6bf aece 	bge.w	801a87a <dns_recv+0xe>
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 801aade:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
            --nanswers;
 801aae2:	f10a 3aff 	add.w	sl, sl, #4294967295
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 801aae6:	f7ff fcaf 	bl	801a448 <lwip_htons>
 801aaea:	4405      	add	r5, r0
            --nanswers;
 801aaec:	fa1f fa8a 	uxth.w	sl, sl
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 801aaf0:	b2ad      	uxth	r5, r5
            --nanswers;
 801aaf2:	e7a1      	b.n	801aa38 <dns_recv+0x1cc>
              if ((ans.type == PP_HTONS(DNS_RRTYPE_A)) && (ans.len == PP_HTONS(sizeof(ip4_addr_t)))) {
 801aaf4:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 801aaf8:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
 801aafc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801ab00:	d1e6      	bne.n	801aad0 <dns_recv+0x264>
 801ab02:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 801ab06:	d1e3      	bne.n	801aad0 <dns_recv+0x264>
                  if (pbuf_copy_partial(p, &ip4addr, sizeof(ip4_addr_t), res_idx) != sizeof(ip4_addr_t)) {
 801ab08:	462b      	mov	r3, r5
 801ab0a:	2204      	movs	r2, #4
 801ab0c:	a905      	add	r1, sp, #20
 801ab0e:	4620      	mov	r0, r4
 801ab10:	f001 fd7a 	bl	801c608 <pbuf_copy_partial>
 801ab14:	2804      	cmp	r0, #4
 801ab16:	f47f aeb0 	bne.w	801a87a <dns_recv+0xe>
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 801ab1a:	f44f 7388 	mov.w	r3, #272	; 0x110
                  pbuf_free(p);
 801ab1e:	4620      	mov	r0, r4
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 801ab20:	fb03 f606 	mul.w	r6, r3, r6
 801ab24:	9b05      	ldr	r3, [sp, #20]
 801ab26:	eb08 0406 	add.w	r4, r8, r6
 801ab2a:	6063      	str	r3, [r4, #4]
                  pbuf_free(p);
 801ab2c:	f001 fcc8 	bl	801c4c0 <pbuf_free>
                  dns_correct_response(i, lwip_ntohl(ans.ttl));
 801ab30:	980a      	ldr	r0, [sp, #40]	; 0x28
 801ab32:	f7ff fc8d 	bl	801a450 <lwip_htonl>
  if (entry->ttl > DNS_MAX_TTL) {
 801ab36:	4a15      	ldr	r2, [pc, #84]	; (801ab8c <dns_recv+0x320>)
                  dns_correct_response(i, lwip_ntohl(ans.ttl));
 801ab38:	4603      	mov	r3, r0
  dns_call_found(idx, &entry->ipaddr);
 801ab3a:	9901      	ldr	r1, [sp, #4]
 801ab3c:	4638      	mov	r0, r7
  entry->ttl = ttl;
 801ab3e:	4293      	cmp	r3, r2
  dns_call_found(idx, &entry->ipaddr);
 801ab40:	f101 0104 	add.w	r1, r1, #4
  entry->ttl = ttl;
 801ab44:	bf28      	it	cs
 801ab46:	4613      	movcs	r3, r2
  dns_call_found(idx, &entry->ipaddr);
 801ab48:	4441      	add	r1, r8
  entry->ttl = ttl;
 801ab4a:	f848 3006 	str.w	r3, [r8, r6]
  entry->state = DNS_STATE_DONE;
 801ab4e:	2303      	movs	r3, #3
 801ab50:	72a3      	strb	r3, [r4, #10]
  dns_call_found(idx, &entry->ipaddr);
 801ab52:	f7ff fcef 	bl	801a534 <dns_call_found>
  if (entry->ttl == 0) {
 801ab56:	f858 3006 	ldr.w	r3, [r8, r6]
 801ab5a:	2b00      	cmp	r3, #0
 801ab5c:	f47f ae90 	bne.w	801a880 <dns_recv+0x14>
    if (entry->state == DNS_STATE_DONE) {
 801ab60:	7aa2      	ldrb	r2, [r4, #10]
 801ab62:	2a03      	cmp	r2, #3
 801ab64:	f47f ae8c 	bne.w	801a880 <dns_recv+0x14>
      entry->state = DNS_STATE_UNUSED;
 801ab68:	72a3      	strb	r3, [r4, #10]
                  return;
 801ab6a:	e689      	b.n	801a880 <dns_recv+0x14>
        pbuf_free(p);
 801ab6c:	4620      	mov	r0, r4
 801ab6e:	f001 fca7 	bl	801c4c0 <pbuf_free>
        dns_call_found(i, NULL);
 801ab72:	2100      	movs	r1, #0
 801ab74:	4638      	mov	r0, r7
 801ab76:	f7ff fcdd 	bl	801a534 <dns_call_found>
        dns_table[i].state = DNS_STATE_UNUSED;
 801ab7a:	f44f 7388 	mov.w	r3, #272	; 0x110
 801ab7e:	2200      	movs	r2, #0
 801ab80:	fb03 8606 	mla	r6, r3, r6, r8
 801ab84:	72b2      	strb	r2, [r6, #10]
        return;
 801ab86:	e67b      	b.n	801a880 <dns_recv+0x14>
 801ab88:	2001eeb0 	.word	0x2001eeb0
 801ab8c:	00093a80 	.word	0x00093a80
 801ab90:	2001eeb8 	.word	0x2001eeb8
 801ab94:	08047441 	.word	0x08047441

0801ab98 <dns_init>:
}
 801ab98:	4770      	bx	lr
 801ab9a:	bf00      	nop

0801ab9c <dns_setserver>:
  if (numdns < DNS_MAX_SERVERS) {
 801ab9c:	2801      	cmp	r0, #1
 801ab9e:	d900      	bls.n	801aba2 <dns_setserver+0x6>
}
 801aba0:	4770      	bx	lr
    if (dnsserver != NULL) {
 801aba2:	b121      	cbz	r1, 801abae <dns_setserver+0x12>
      dns_servers[numdns] = (*dnsserver);
 801aba4:	4b05      	ldr	r3, [pc, #20]	; (801abbc <dns_setserver+0x20>)
 801aba6:	680a      	ldr	r2, [r1, #0]
 801aba8:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
 801abac:	4770      	bx	lr
      dns_servers[numdns] = *IP_ADDR_ANY;
 801abae:	4a04      	ldr	r2, [pc, #16]	; (801abc0 <dns_setserver+0x24>)
 801abb0:	4b02      	ldr	r3, [pc, #8]	; (801abbc <dns_setserver+0x20>)
 801abb2:	6812      	ldr	r2, [r2, #0]
 801abb4:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
 801abb8:	4770      	bx	lr
 801abba:	bf00      	nop
 801abbc:	2001eeb0 	.word	0x2001eeb0
 801abc0:	080471e4 	.word	0x080471e4

0801abc4 <dns_tmr>:
{
 801abc4:	b508      	push	{r3, lr}
    dns_check_entry(i);
 801abc6:	2000      	movs	r0, #0
 801abc8:	f7ff fdc8 	bl	801a75c <dns_check_entry>
 801abcc:	2001      	movs	r0, #1
 801abce:	f7ff fdc5 	bl	801a75c <dns_check_entry>
 801abd2:	2002      	movs	r0, #2
 801abd4:	f7ff fdc2 	bl	801a75c <dns_check_entry>
 801abd8:	2003      	movs	r0, #3
}
 801abda:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    dns_check_entry(i);
 801abde:	f7ff bdbd 	b.w	801a75c <dns_check_entry>
 801abe2:	bf00      	nop

0801abe4 <dns_gethostbyname_addrtype>:
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
  u8_t is_mdns;
#endif
  /* not initialized or no valid server yet, or invalid addr pointer
   * or invalid hostname or invalid hostname length */
  if ((addr == NULL) ||
 801abe4:	2900      	cmp	r1, #0
 801abe6:	f000 812e 	beq.w	801ae46 <dns_gethostbyname_addrtype+0x262>
{
 801abea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if ((addr == NULL) ||
 801abee:	fab0 f780 	clz	r7, r0
{
 801abf2:	b083      	sub	sp, #12
 801abf4:	4606      	mov	r6, r0
  if ((addr == NULL) ||
 801abf6:	097f      	lsrs	r7, r7, #5
 801abf8:	2800      	cmp	r0, #0
 801abfa:	f000 8103 	beq.w	801ae04 <dns_gethostbyname_addrtype+0x220>
 801abfe:	469b      	mov	fp, r3
      (!hostname) || (!hostname[0])) {
 801ac00:	7803      	ldrb	r3, [r0, #0]
 801ac02:	2b00      	cmp	r3, #0
 801ac04:	f000 80fe 	beq.w	801ae04 <dns_gethostbyname_addrtype+0x220>
 801ac08:	4615      	mov	r5, r2
 801ac0a:	4688      	mov	r8, r1
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) == 0)
  if (dns_pcbs[0] == NULL) {
    return ERR_ARG;
  }
#endif
  hostnamelen = strlen(hostname);
 801ac0c:	f7e5 fb22 	bl	8000254 <strlen>
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 801ac10:	28ff      	cmp	r0, #255	; 0xff
  hostnamelen = strlen(hostname);
 801ac12:	4681      	mov	r9, r0
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 801ac14:	f200 80f6 	bhi.w	801ae04 <dns_gethostbyname_addrtype+0x220>
    return ERR_OK;
  }
#endif /* LWIP_HAVE_LOOPIF */

  /* host name already in octet notation? set ip addr and return ERR_OK */
  if (ipaddr_aton(hostname, addr)) {
 801ac18:	4641      	mov	r1, r8
 801ac1a:	4630      	mov	r0, r6
 801ac1c:	f009 fa46 	bl	80240ac <ip4addr_aton>
 801ac20:	b118      	cbz	r0, 801ac2a <dns_gethostbyname_addrtype+0x46>
#if LWIP_IPV4 && LWIP_IPV6
    if ((IP_IS_V6(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV4)) ||
        (IP_IS_V4(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV6)))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
    {
      return ERR_OK;
 801ac22:	4638      	mov	r0, r7
  }

  /* queue query with specified callback */
  return dns_enqueue(hostname, hostnamelen, found, callback_arg LWIP_DNS_ADDRTYPE_ARG(dns_addrtype)
                     LWIP_DNS_ISMDNS_ARG(is_mdns));
}
 801ac24:	b003      	add	sp, #12
 801ac26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ac2a:	4f88      	ldr	r7, [pc, #544]	; (801ae4c <dns_gethostbyname_addrtype+0x268>)
  if (ipaddr_aton(hostname, addr)) {
 801ac2c:	4604      	mov	r4, r0
 801ac2e:	46ba      	mov	sl, r7
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 801ac30:	f81a 3c06 	ldrb.w	r3, [sl, #-6]
 801ac34:	2b03      	cmp	r3, #3
 801ac36:	d03a      	beq.n	801acae <dns_gethostbyname_addrtype+0xca>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 801ac38:	3401      	adds	r4, #1
 801ac3a:	f50a 7a88 	add.w	sl, sl, #272	; 0x110
 801ac3e:	2c04      	cmp	r4, #4
 801ac40:	d1f6      	bne.n	801ac30 <dns_gethostbyname_addrtype+0x4c>
    if (ip_addr_isany_val(dns_servers[0])) {
 801ac42:	4b83      	ldr	r3, [pc, #524]	; (801ae50 <dns_gethostbyname_addrtype+0x26c>)
 801ac44:	681b      	ldr	r3, [r3, #0]
 801ac46:	2b00      	cmp	r3, #0
 801ac48:	f000 80f6 	beq.w	801ae38 <dns_gethostbyname_addrtype+0x254>
 801ac4c:	2400      	movs	r4, #0
 801ac4e:	f8df a20c 	ldr.w	sl, [pc, #524]	; 801ae5c <dns_gethostbyname_addrtype+0x278>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 801ac52:	f817 3c06 	ldrb.w	r3, [r7, #-6]
 801ac56:	fa5f f884 	uxtb.w	r8, r4
 801ac5a:	2b02      	cmp	r3, #2
 801ac5c:	d040      	beq.n	801ace0 <dns_gethostbyname_addrtype+0xfc>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 801ac5e:	3401      	adds	r4, #1
 801ac60:	f507 7788 	add.w	r7, r7, #272	; 0x110
 801ac64:	2c04      	cmp	r4, #4
 801ac66:	d1f4      	bne.n	801ac52 <dns_gethostbyname_addrtype+0x6e>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 801ac68:	4a7a      	ldr	r2, [pc, #488]	; (801ae54 <dns_gethostbyname_addrtype+0x270>)
  lseqi = DNS_TABLE_SIZE;
 801ac6a:	4623      	mov	r3, r4
 801ac6c:	4f7a      	ldr	r7, [pc, #488]	; (801ae58 <dns_gethostbyname_addrtype+0x274>)
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 801ac6e:	2400      	movs	r4, #0
 801ac70:	7811      	ldrb	r1, [r2, #0]
  lseq = 0;
 801ac72:	46a4      	mov	ip, r4
 801ac74:	463a      	mov	r2, r7
    if (entry->state == DNS_STATE_UNUSED) {
 801ac76:	7a90      	ldrb	r0, [r2, #10]
 801ac78:	fa5f f884 	uxtb.w	r8, r4
 801ac7c:	2800      	cmp	r0, #0
 801ac7e:	d041      	beq.n	801ad04 <dns_gethostbyname_addrtype+0x120>
    if (entry->state == DNS_STATE_DONE) {
 801ac80:	2803      	cmp	r0, #3
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 801ac82:	f104 0401 	add.w	r4, r4, #1
    if (entry->state == DNS_STATE_DONE) {
 801ac86:	d023      	beq.n	801acd0 <dns_gethostbyname_addrtype+0xec>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 801ac88:	2c04      	cmp	r4, #4
 801ac8a:	f502 7288 	add.w	r2, r2, #272	; 0x110
 801ac8e:	d1f2      	bne.n	801ac76 <dns_gethostbyname_addrtype+0x92>
    if ((lseqi >= DNS_TABLE_SIZE) || (dns_table[lseqi].state != DNS_STATE_DONE)) {
 801ac90:	2b04      	cmp	r3, #4
 801ac92:	d007      	beq.n	801aca4 <dns_gethostbyname_addrtype+0xc0>
 801ac94:	eb03 1403 	add.w	r4, r3, r3, lsl #4
 801ac98:	eb07 1404 	add.w	r4, r7, r4, lsl #4
 801ac9c:	7aa2      	ldrb	r2, [r4, #10]
 801ac9e:	2a03      	cmp	r2, #3
 801aca0:	f000 80ae 	beq.w	801ae00 <dns_gethostbyname_addrtype+0x21c>
      return ERR_MEM;
 801aca4:	f04f 30ff 	mov.w	r0, #4294967295
}
 801aca8:	b003      	add	sp, #12
 801acaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0) &&
 801acae:	4651      	mov	r1, sl
 801acb0:	f44f 7280 	mov.w	r2, #256	; 0x100
 801acb4:	4630      	mov	r0, r6
 801acb6:	f7ff fc1f 	bl	801a4f8 <lwip_strnicmp>
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 801acba:	2800      	cmp	r0, #0
 801acbc:	d1bc      	bne.n	801ac38 <dns_gethostbyname_addrtype+0x54>
        ip_addr_copy(*addr, dns_table[i].ipaddr);
 801acbe:	4b66      	ldr	r3, [pc, #408]	; (801ae58 <dns_gethostbyname_addrtype+0x274>)
 801acc0:	eb04 1404 	add.w	r4, r4, r4, lsl #4
 801acc4:	eb03 1404 	add.w	r4, r3, r4, lsl #4
 801acc8:	6863      	ldr	r3, [r4, #4]
 801acca:	f8c8 3000 	str.w	r3, [r8]
 801acce:	e7a9      	b.n	801ac24 <dns_gethostbyname_addrtype+0x40>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 801acd0:	7b90      	ldrb	r0, [r2, #14]
 801acd2:	1a08      	subs	r0, r1, r0
 801acd4:	b2c0      	uxtb	r0, r0
      if (age > lseq) {
 801acd6:	4560      	cmp	r0, ip
 801acd8:	d9d6      	bls.n	801ac88 <dns_gethostbyname_addrtype+0xa4>
 801acda:	4643      	mov	r3, r8
 801acdc:	4684      	mov	ip, r0
 801acde:	e7d3      	b.n	801ac88 <dns_gethostbyname_addrtype+0xa4>
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0)) {
 801ace0:	f44f 7280 	mov.w	r2, #256	; 0x100
 801ace4:	4639      	mov	r1, r7
 801ace6:	4630      	mov	r0, r6
 801ace8:	f7ff fc06 	bl	801a4f8 <lwip_strnicmp>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 801acec:	2800      	cmp	r0, #0
 801acee:	d1b6      	bne.n	801ac5e <dns_gethostbyname_addrtype+0x7a>
 801acf0:	4b5a      	ldr	r3, [pc, #360]	; (801ae5c <dns_gethostbyname_addrtype+0x278>)
        if (dns_requests[r].found == 0) {
 801acf2:	681a      	ldr	r2, [r3, #0]
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 801acf4:	330c      	adds	r3, #12
        if (dns_requests[r].found == 0) {
 801acf6:	2a00      	cmp	r2, #0
 801acf8:	f000 8091 	beq.w	801ae1e <dns_gethostbyname_addrtype+0x23a>
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 801acfc:	3001      	adds	r0, #1
 801acfe:	2804      	cmp	r0, #4
 801ad00:	d1f7      	bne.n	801acf2 <dns_gethostbyname_addrtype+0x10e>
 801ad02:	e7ac      	b.n	801ac5e <dns_gethostbyname_addrtype+0x7a>
    entry = &dns_table[i];
 801ad04:	eb04 1404 	add.w	r4, r4, r4, lsl #4
 801ad08:	eb07 1404 	add.w	r4, r7, r4, lsl #4
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 801ad0c:	f8df a14c 	ldr.w	sl, [pc, #332]	; 801ae5c <dns_gethostbyname_addrtype+0x278>
      entry = &dns_table[i];
 801ad10:	2700      	movs	r7, #0
 801ad12:	4652      	mov	r2, sl
    if (dns_requests[r].found == NULL) {
 801ad14:	6813      	ldr	r3, [r2, #0]
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 801ad16:	320c      	adds	r2, #12
    if (dns_requests[r].found == NULL) {
 801ad18:	b12b      	cbz	r3, 801ad26 <dns_gethostbyname_addrtype+0x142>
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 801ad1a:	3701      	adds	r7, #1
 801ad1c:	2f04      	cmp	r7, #4
 801ad1e:	d1f9      	bne.n	801ad14 <dns_gethostbyname_addrtype+0x130>
      return ERR_MEM;
 801ad20:	f04f 30ff 	mov.w	r0, #4294967295
 801ad24:	e7c0      	b.n	801aca8 <dns_gethostbyname_addrtype+0xc4>
  req->dns_table_idx = i;
 801ad26:	eb07 0247 	add.w	r2, r7, r7, lsl #1
  entry->seqno = dns_seqno;
 801ad2a:	73a1      	strb	r1, [r4, #14]
  MEMCPY(entry->name, name, namelen);
 801ad2c:	f104 0010 	add.w	r0, r4, #16
 801ad30:	4631      	mov	r1, r6
  req->found = found;
 801ad32:	f84a 5022 	str.w	r5, [sl, r2, lsl #2]
  req->dns_table_idx = i;
 801ad36:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
  entry->seqno = dns_seqno;
 801ad3a:	9301      	str	r3, [sp, #4]
  req->arg   = callback_arg;
 801ad3c:	f8c2 b004 	str.w	fp, [r2, #4]
  req->dns_table_idx = i;
 801ad40:	f882 8008 	strb.w	r8, [r2, #8]
  entry->state = DNS_STATE_NEW;
 801ad44:	2201      	movs	r2, #1
 801ad46:	72a2      	strb	r2, [r4, #10]
  MEMCPY(entry->name, name, namelen);
 801ad48:	464a      	mov	r2, r9
 801ad4a:	f00a fcbd 	bl	80256c8 <memcpy>
  entry->name[namelen] = 0;
 801ad4e:	44a1      	add	r9, r4
 801ad50:	9b01      	ldr	r3, [sp, #4]
 801ad52:	461d      	mov	r5, r3
 801ad54:	f889 3010 	strb.w	r3, [r9, #16]
  req->dns_table_idx = i;
 801ad58:	007b      	lsls	r3, r7, #1
 801ad5a:	9301      	str	r3, [sp, #4]
 801ad5c:	4b40      	ldr	r3, [pc, #256]	; (801ae60 <dns_gethostbyname_addrtype+0x27c>)
    if (dns_pcbs[i] == NULL) {
 801ad5e:	f853 2b04 	ldr.w	r2, [r3], #4
 801ad62:	b2ee      	uxtb	r6, r5
 801ad64:	b30a      	cbz	r2, 801adaa <dns_gethostbyname_addrtype+0x1c6>
  for (i = 0; i < DNS_MAX_SOURCE_PORTS; i++) {
 801ad66:	3501      	adds	r5, #1
 801ad68:	2d04      	cmp	r5, #4
 801ad6a:	d1f8      	bne.n	801ad5e <dns_gethostbyname_addrtype+0x17a>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 801ad6c:	483d      	ldr	r0, [pc, #244]	; (801ae64 <dns_gethostbyname_addrtype+0x280>)
 801ad6e:	2304      	movs	r3, #4
 801ad70:	7806      	ldrb	r6, [r0, #0]
 801ad72:	3601      	adds	r6, #1
 801ad74:	b2f6      	uxtb	r6, r6
    if (idx >= DNS_MAX_SOURCE_PORTS) {
 801ad76:	2e03      	cmp	r6, #3
    if (dns_pcbs[idx] != NULL) {
 801ad78:	4632      	mov	r2, r6
    if (idx >= DNS_MAX_SOURCE_PORTS) {
 801ad7a:	d901      	bls.n	801ad80 <dns_gethostbyname_addrtype+0x19c>
 801ad7c:	2600      	movs	r6, #0
      idx = 0;
 801ad7e:	4632      	mov	r2, r6
    if (dns_pcbs[idx] != NULL) {
 801ad80:	4d37      	ldr	r5, [pc, #220]	; (801ae60 <dns_gethostbyname_addrtype+0x27c>)
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 801ad82:	1c71      	adds	r1, r6, #1
 801ad84:	3b01      	subs	r3, #1
    if (dns_pcbs[idx] != NULL) {
 801ad86:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 801ad8a:	2a00      	cmp	r2, #0
 801ad8c:	d13d      	bne.n	801ae0a <dns_gethostbyname_addrtype+0x226>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 801ad8e:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 801ad92:	b2ce      	uxtb	r6, r1
 801ad94:	d1ef      	bne.n	801ad76 <dns_gethostbyname_addrtype+0x192>
    req->found = NULL;
 801ad96:	9a01      	ldr	r2, [sp, #4]
    return ERR_MEM;
 801ad98:	f04f 30ff 	mov.w	r0, #4294967295
    entry->state = DNS_STATE_UNUSED;
 801ad9c:	72a3      	strb	r3, [r4, #10]
    req->found = NULL;
 801ad9e:	443a      	add	r2, r7
 801ada0:	f84a 3022 	str.w	r3, [sl, r2, lsl #2]
  entry->pcb_idx = dns_alloc_pcb();
 801ada4:	2304      	movs	r3, #4
 801ada6:	73e3      	strb	r3, [r4, #15]
    return ERR_MEM;
 801ada8:	e73c      	b.n	801ac24 <dns_gethostbyname_addrtype+0x40>
  pcb = udp_new_ip_type(IPADDR_TYPE_ANY);
 801adaa:	202e      	movs	r0, #46	; 0x2e
 801adac:	f006 fc9c 	bl	80216e8 <udp_new_ip_type>
  if (pcb == NULL) {
 801adb0:	4681      	mov	r9, r0
 801adb2:	2800      	cmp	r0, #0
 801adb4:	d043      	beq.n	801ae3e <dns_gethostbyname_addrtype+0x25a>
      err = udp_bind(pcb, IP_ANY_TYPE, port);
 801adb6:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 801ae6c <dns_gethostbyname_addrtype+0x288>
    u16_t port = (u16_t)DNS_RAND_TXID();
 801adba:	f00b fcef 	bl	802679c <rand>
 801adbe:	b282      	uxth	r2, r0
    if (DNS_PORT_ALLOWED(port)) {
 801adc0:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 801adc4:	d3f9      	bcc.n	801adba <dns_gethostbyname_addrtype+0x1d6>
      err = udp_bind(pcb, IP_ANY_TYPE, port);
 801adc6:	4659      	mov	r1, fp
 801adc8:	4648      	mov	r0, r9
 801adca:	f006 fa29 	bl	8021220 <udp_bind>
  } while (err == ERR_USE);
 801adce:	f110 0f08 	cmn.w	r0, #8
 801add2:	d0f2      	beq.n	801adba <dns_gethostbyname_addrtype+0x1d6>
  if (err != ERR_OK) {
 801add4:	b9d8      	cbnz	r0, 801ae0e <dns_gethostbyname_addrtype+0x22a>
  udp_recv(pcb, dns_recv, NULL);
 801add6:	4602      	mov	r2, r0
 801add8:	4923      	ldr	r1, [pc, #140]	; (801ae68 <dns_gethostbyname_addrtype+0x284>)
 801adda:	4648      	mov	r0, r9
 801addc:	f006 fc34 	bl	8021648 <udp_recv>
    dns_pcbs[i] = dns_alloc_random_port();
 801ade0:	4b1f      	ldr	r3, [pc, #124]	; (801ae60 <dns_gethostbyname_addrtype+0x27c>)
 801ade2:	f843 9025 	str.w	r9, [r3, r5, lsl #2]
      dns_last_pcb_idx = i;
 801ade6:	4b1f      	ldr	r3, [pc, #124]	; (801ae64 <dns_gethostbyname_addrtype+0x280>)
 801ade8:	701e      	strb	r6, [r3, #0]
  dns_seqno++;
 801adea:	4a1a      	ldr	r2, [pc, #104]	; (801ae54 <dns_gethostbyname_addrtype+0x270>)
  dns_check_entry(i);
 801adec:	4640      	mov	r0, r8
  entry->pcb_idx = dns_alloc_pcb();
 801adee:	73e6      	strb	r6, [r4, #15]
  dns_seqno++;
 801adf0:	7813      	ldrb	r3, [r2, #0]
 801adf2:	3301      	adds	r3, #1
 801adf4:	7013      	strb	r3, [r2, #0]
  dns_check_entry(i);
 801adf6:	f7ff fcb1 	bl	801a75c <dns_check_entry>
  return ERR_INPROGRESS;
 801adfa:	f06f 0004 	mvn.w	r0, #4
 801adfe:	e711      	b.n	801ac24 <dns_gethostbyname_addrtype+0x40>
      entry = &dns_table[i];
 801ae00:	4698      	mov	r8, r3
 801ae02:	e783      	b.n	801ad0c <dns_gethostbyname_addrtype+0x128>
    return ERR_ARG;
 801ae04:	f06f 000f 	mvn.w	r0, #15
 801ae08:	e70c      	b.n	801ac24 <dns_gethostbyname_addrtype+0x40>
      dns_last_pcb_idx = idx;
 801ae0a:	7006      	strb	r6, [r0, #0]
      return idx;
 801ae0c:	e7ed      	b.n	801adea <dns_gethostbyname_addrtype+0x206>
    udp_remove(pcb);
 801ae0e:	4648      	mov	r0, r9
 801ae10:	f006 fc2c 	bl	802166c <udp_remove>
    dns_pcbs[i] = dns_alloc_random_port();
 801ae14:	2300      	movs	r3, #0
 801ae16:	4a12      	ldr	r2, [pc, #72]	; (801ae60 <dns_gethostbyname_addrtype+0x27c>)
 801ae18:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
    if (dns_pcbs[i] != NULL) {
 801ae1c:	e7a6      	b.n	801ad6c <dns_gethostbyname_addrtype+0x188>
          dns_requests[r].found = found;
 801ae1e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 801ae22:	f84a 5020 	str.w	r5, [sl, r0, lsl #2]
 801ae26:	eb0a 0a80 	add.w	sl, sl, r0, lsl #2
          return ERR_INPROGRESS;
 801ae2a:	f06f 0004 	mvn.w	r0, #4
          dns_requests[r].arg = callback_arg;
 801ae2e:	f8ca b004 	str.w	fp, [sl, #4]
          dns_requests[r].dns_table_idx = i;
 801ae32:	f88a 8008 	strb.w	r8, [sl, #8]
          return ERR_INPROGRESS;
 801ae36:	e6f5      	b.n	801ac24 <dns_gethostbyname_addrtype+0x40>
      return ERR_VAL;
 801ae38:	f06f 0005 	mvn.w	r0, #5
 801ae3c:	e6f2      	b.n	801ac24 <dns_gethostbyname_addrtype+0x40>
    dns_pcbs[i] = dns_alloc_random_port();
 801ae3e:	4b08      	ldr	r3, [pc, #32]	; (801ae60 <dns_gethostbyname_addrtype+0x27c>)
 801ae40:	f843 9025 	str.w	r9, [r3, r5, lsl #2]
    if (dns_pcbs[i] != NULL) {
 801ae44:	e792      	b.n	801ad6c <dns_gethostbyname_addrtype+0x188>
    return ERR_ARG;
 801ae46:	f06f 000f 	mvn.w	r0, #15
}
 801ae4a:	4770      	bx	lr
 801ae4c:	2001eec8 	.word	0x2001eec8
 801ae50:	2001eeb0 	.word	0x2001eeb0
 801ae54:	2001eeac 	.word	0x2001eeac
 801ae58:	2001eeb8 	.word	0x2001eeb8
 801ae5c:	2001ee7c 	.word	0x2001ee7c
 801ae60:	2001ee6c 	.word	0x2001ee6c
 801ae64:	2001ee68 	.word	0x2001ee68
 801ae68:	0801a86d 	.word	0x0801a86d
 801ae6c:	080471e4 	.word	0x080471e4

0801ae70 <dns_gethostbyname>:
{
 801ae70:	b510      	push	{r4, lr}
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 801ae72:	2400      	movs	r4, #0
{
 801ae74:	b082      	sub	sp, #8
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 801ae76:	9400      	str	r4, [sp, #0]
 801ae78:	f7ff feb4 	bl	801abe4 <dns_gethostbyname_addrtype>
}
 801ae7c:	b002      	add	sp, #8
 801ae7e:	bd10      	pop	{r4, pc}

0801ae80 <lwip_standard_chksum>:
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
  const u8_t *pb = (const u8_t *)dataptr;
  const u16_t *ps;
  u16_t t = 0;
 801ae80:	2300      	movs	r3, #0
{
 801ae82:	b510      	push	{r4, lr}
  u32_t sum = 0;
  int odd = ((mem_ptr_t)pb & 1);

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 801ae84:	4299      	cmp	r1, r3
{
 801ae86:	b082      	sub	sp, #8
  int odd = ((mem_ptr_t)pb & 1);
 801ae88:	f000 0401 	and.w	r4, r0, #1
  u16_t t = 0;
 801ae8c:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (odd && len > 0) {
 801ae90:	dd05      	ble.n	801ae9e <lwip_standard_chksum+0x1e>
 801ae92:	b124      	cbz	r4, 801ae9e <lwip_standard_chksum+0x1e>
    ((u8_t *)&t)[1] = *pb++;
 801ae94:	f810 3b01 	ldrb.w	r3, [r0], #1
    len--;
 801ae98:	3901      	subs	r1, #1
    ((u8_t *)&t)[1] = *pb++;
 801ae9a:	f88d 3007 	strb.w	r3, [sp, #7]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
  while (len > 1) {
 801ae9e:	2901      	cmp	r1, #1
 801aea0:	dd28      	ble.n	801aef4 <lwip_standard_chksum+0x74>
 801aea2:	3902      	subs	r1, #2
  u32_t sum = 0;
 801aea4:	2300      	movs	r3, #0
 801aea6:	ea4f 0e51 	mov.w	lr, r1, lsr #1
 801aeaa:	f10e 0c01 	add.w	ip, lr, #1
 801aeae:	eb00 0c4c 	add.w	ip, r0, ip, lsl #1
    sum += *ps++;
 801aeb2:	f830 2b02 	ldrh.w	r2, [r0], #2
  while (len > 1) {
 801aeb6:	4584      	cmp	ip, r0
    sum += *ps++;
 801aeb8:	4413      	add	r3, r2
  while (len > 1) {
 801aeba:	d1fa      	bne.n	801aeb2 <lwip_standard_chksum+0x32>
    len -= 2;
 801aebc:	ebce 7ece 	rsb	lr, lr, lr, lsl #31
 801aec0:	eb01 014e 	add.w	r1, r1, lr, lsl #1
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 801aec4:	2901      	cmp	r1, #1
 801aec6:	d103      	bne.n	801aed0 <lwip_standard_chksum+0x50>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 801aec8:	f89c 2000 	ldrb.w	r2, [ip]
 801aecc:	f88d 2006 	strb.w	r2, [sp, #6]
  }

  /* Add end bytes */
  sum += t;
 801aed0:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 801aed4:	4403      	add	r3, r0

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 801aed6:	b298      	uxth	r0, r3
 801aed8:	eb00 4313 	add.w	r3, r0, r3, lsr #16
  sum = FOLD_U32T(sum);
 801aedc:	b298      	uxth	r0, r3
 801aede:	eb00 4013 	add.w	r0, r0, r3, lsr #16

  /* Swap if alignment was odd */
  if (odd) {
 801aee2:	b124      	cbz	r4, 801aeee <lwip_standard_chksum+0x6e>
    sum = SWAP_BYTES_IN_WORD(sum);
 801aee4:	0203      	lsls	r3, r0, #8
 801aee6:	f3c0 2007 	ubfx	r0, r0, #8, #8
 801aeea:	b29b      	uxth	r3, r3
 801aeec:	4318      	orrs	r0, r3
  }

  return (u16_t)sum;
}
 801aeee:	b280      	uxth	r0, r0
 801aef0:	b002      	add	sp, #8
 801aef2:	bd10      	pop	{r4, pc}
  ps = (const u16_t *)(const void *)pb;
 801aef4:	4684      	mov	ip, r0
  u32_t sum = 0;
 801aef6:	2300      	movs	r3, #0
 801aef8:	e7e4      	b.n	801aec4 <lwip_standard_chksum+0x44>
 801aefa:	bf00      	nop

0801aefc <inet_cksum_pseudo_base>:
#endif

/** Parts of the pseudo checksum which are common to IPv4 and IPv6 */
static u16_t
inet_cksum_pseudo_base(struct pbuf *p, u8_t proto, u16_t proto_len, u32_t acc)
{
 801aefc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801af00:	4688      	mov	r8, r1
 801af02:	4617      	mov	r7, r2
 801af04:	461c      	mov	r4, r3
  struct pbuf *q;
  int swapped = 0;

  /* iterate through all pbuf in chain */
  for (q = p; q != NULL; q = q->next) {
 801af06:	b1f8      	cbz	r0, 801af48 <inet_cksum_pseudo_base+0x4c>
 801af08:	4605      	mov	r5, r0
  int swapped = 0;
 801af0a:	2600      	movs	r6, #0
    LWIP_DEBUGF(INET_DEBUG, ("inet_chksum_pseudo(): checksumming pbuf %p (has next %p) \n",
                             (void *)q, (void *)q->next));
    acc += LWIP_CHKSUM(q->payload, q->len);
 801af0c:	8969      	ldrh	r1, [r5, #10]
 801af0e:	6868      	ldr	r0, [r5, #4]
 801af10:	f7ff ffb6 	bl	801ae80 <lwip_standard_chksum>
 801af14:	4420      	add	r0, r4
    /*LWIP_DEBUGF(INET_DEBUG, ("inet_chksum_pseudo(): unwrapped lwip_chksum()=%"X32_F" \n", acc));*/
    /* just executing this next line is probably faster that the if statement needed
       to check whether we really need to execute it, and does no harm */
    acc = FOLD_U32T(acc);
    if (q->len % 2 != 0) {
 801af16:	896a      	ldrh	r2, [r5, #10]
    acc = FOLD_U32T(acc);
 801af18:	b284      	uxth	r4, r0
    if (q->len % 2 != 0) {
 801af1a:	f012 0f01 	tst.w	r2, #1
    acc = FOLD_U32T(acc);
 801af1e:	eb04 4410 	add.w	r4, r4, r0, lsr #16
      swapped = !swapped;
      acc = SWAP_BYTES_IN_WORD(acc);
 801af22:	ea4f 2304 	mov.w	r3, r4, lsl #8
 801af26:	f3c4 2207 	ubfx	r2, r4, #8, #8
    if (q->len % 2 != 0) {
 801af2a:	d004      	beq.n	801af36 <inet_cksum_pseudo_base+0x3a>
      acc = SWAP_BYTES_IN_WORD(acc);
 801af2c:	b29b      	uxth	r3, r3
 801af2e:	f086 0601 	eor.w	r6, r6, #1
 801af32:	ea43 0402 	orr.w	r4, r3, r2
  for (q = p; q != NULL; q = q->next) {
 801af36:	682d      	ldr	r5, [r5, #0]
 801af38:	2d00      	cmp	r5, #0
 801af3a:	d1e7      	bne.n	801af0c <inet_cksum_pseudo_base+0x10>
    }
    /*LWIP_DEBUGF(INET_DEBUG, ("inet_chksum_pseudo(): wrapped lwip_chksum()=%"X32_F" \n", acc));*/
  }

  if (swapped) {
 801af3c:	b126      	cbz	r6, 801af48 <inet_cksum_pseudo_base+0x4c>
    acc = SWAP_BYTES_IN_WORD(acc);
 801af3e:	0222      	lsls	r2, r4, #8
 801af40:	f3c4 2407 	ubfx	r4, r4, #8, #8
 801af44:	b292      	uxth	r2, r2
 801af46:	4314      	orrs	r4, r2
  }

  acc += (u32_t)lwip_htons((u16_t)proto);
 801af48:	4640      	mov	r0, r8
 801af4a:	f7ff fa7d 	bl	801a448 <lwip_htons>
 801af4e:	4605      	mov	r5, r0
  acc += (u32_t)lwip_htons(proto_len);
 801af50:	4638      	mov	r0, r7
 801af52:	f7ff fa79 	bl	801a448 <lwip_htons>
 801af56:	4428      	add	r0, r5
 801af58:	4404      	add	r4, r0

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  acc = FOLD_U32T(acc);
 801af5a:	b2a0      	uxth	r0, r4
 801af5c:	eb00 4414 	add.w	r4, r0, r4, lsr #16
  acc = FOLD_U32T(acc);
 801af60:	b2a0      	uxth	r0, r4
 801af62:	eb00 4014 	add.w	r0, r0, r4, lsr #16
  LWIP_DEBUGF(INET_DEBUG, ("inet_chksum_pseudo(): pbuf chain lwip_chksum()=%"X32_F"\n", acc));
  return (u16_t)~(acc & 0xffffUL);
 801af66:	43c0      	mvns	r0, r0
}
 801af68:	b280      	uxth	r0, r0
 801af6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801af6e:	bf00      	nop

0801af70 <ip_chksum_pseudo>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
ip_chksum_pseudo(struct pbuf *p, u8_t proto, u16_t proto_len,
                 const ip_addr_t *src, const ip_addr_t *dest)
{
 801af70:	b430      	push	{r4, r5}
 801af72:	9c02      	ldr	r4, [sp, #8]
  addr = ip4_addr_get_u32(src);
 801af74:	681d      	ldr	r5, [r3, #0]
  addr = ip4_addr_get_u32(dest);
 801af76:	6824      	ldr	r4, [r4, #0]
  acc = (u32_t)(acc + ((addr >> 16) & 0xffffUL));
 801af78:	0c23      	lsrs	r3, r4, #16
 801af7a:	fa13 f384 	uxtah	r3, r3, r4
 801af7e:	fa13 f385 	uxtah	r3, r3, r5
 801af82:	eb03 4315 	add.w	r3, r3, r5, lsr #16
  acc = FOLD_U32T(acc);
 801af86:	b29c      	uxth	r4, r3
 801af88:	eb04 4313 	add.w	r3, r4, r3, lsr #16
  acc = FOLD_U32T(acc);
 801af8c:	b29c      	uxth	r4, r3
  return inet_cksum_pseudo_base(p, proto, proto_len, acc);
 801af8e:	eb04 4313 	add.w	r3, r4, r3, lsr #16
#if LWIP_IPV4
  {
    return inet_chksum_pseudo(p, proto, proto_len, ip_2_ip4(src), ip_2_ip4(dest));
  }
#endif /* LWIP_IPV4 */
}
 801af92:	bc30      	pop	{r4, r5}
  return inet_cksum_pseudo_base(p, proto, proto_len, acc);
 801af94:	f7ff bfb2 	b.w	801aefc <inet_cksum_pseudo_base>

0801af98 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 801af98:	b508      	push	{r3, lr}
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 801af9a:	f7ff ff71 	bl	801ae80 <lwip_standard_chksum>
 801af9e:	43c0      	mvns	r0, r0
}
 801afa0:	b280      	uxth	r0, r0
 801afa2:	bd08      	pop	{r3, pc}

0801afa4 <inet_chksum_pbuf>:
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;

  acc = 0;
  for (q = p; q != NULL; q = q->next) {
 801afa4:	b338      	cbz	r0, 801aff6 <inet_chksum_pbuf+0x52>
{
 801afa6:	b570      	push	{r4, r5, r6, lr}
  int swapped = 0;
 801afa8:	2600      	movs	r6, #0
 801afaa:	4605      	mov	r5, r0
  acc = 0;
 801afac:	4634      	mov	r4, r6
    acc += LWIP_CHKSUM(q->payload, q->len);
 801afae:	8969      	ldrh	r1, [r5, #10]
 801afb0:	6868      	ldr	r0, [r5, #4]
 801afb2:	f7ff ff65 	bl	801ae80 <lwip_standard_chksum>
 801afb6:	4404      	add	r4, r0
    acc = FOLD_U32T(acc);
    if (q->len % 2 != 0) {
 801afb8:	896b      	ldrh	r3, [r5, #10]
    acc = FOLD_U32T(acc);
 801afba:	b2a2      	uxth	r2, r4
    if (q->len % 2 != 0) {
 801afbc:	f013 0f01 	tst.w	r3, #1
    acc = FOLD_U32T(acc);
 801afc0:	eb02 4414 	add.w	r4, r2, r4, lsr #16
      swapped = !swapped;
      acc = SWAP_BYTES_IN_WORD(acc);
 801afc4:	ea4f 2304 	mov.w	r3, r4, lsl #8
 801afc8:	f3c4 2207 	ubfx	r2, r4, #8, #8
    if (q->len % 2 != 0) {
 801afcc:	d004      	beq.n	801afd8 <inet_chksum_pbuf+0x34>
      acc = SWAP_BYTES_IN_WORD(acc);
 801afce:	b29b      	uxth	r3, r3
 801afd0:	f086 0601 	eor.w	r6, r6, #1
 801afd4:	ea43 0402 	orr.w	r4, r3, r2
  for (q = p; q != NULL; q = q->next) {
 801afd8:	682d      	ldr	r5, [r5, #0]
 801afda:	2d00      	cmp	r5, #0
 801afdc:	d1e7      	bne.n	801afae <inet_chksum_pbuf+0xa>
    }
  }

  if (swapped) {
 801afde:	b13e      	cbz	r6, 801aff0 <inet_chksum_pbuf+0x4c>
    acc = SWAP_BYTES_IN_WORD(acc);
 801afe0:	0220      	lsls	r0, r4, #8
 801afe2:	f3c4 2407 	ubfx	r4, r4, #8, #8
 801afe6:	b280      	uxth	r0, r0
 801afe8:	4320      	orrs	r0, r4
  }
  return (u16_t)~(acc & 0xffffUL);
 801afea:	43c0      	mvns	r0, r0
 801afec:	b280      	uxth	r0, r0
}
 801afee:	bd70      	pop	{r4, r5, r6, pc}
  return (u16_t)~(acc & 0xffffUL);
 801aff0:	43e0      	mvns	r0, r4
 801aff2:	b280      	uxth	r0, r0
}
 801aff4:	bd70      	pop	{r4, r5, r6, pc}
  for (q = p; q != NULL; q = q->next) {
 801aff6:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 801affa:	4770      	bx	lr

0801affc <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 801affc:	b508      	push	{r3, lr}
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 801affe:	f009 fe37 	bl	8024c70 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 801b002:	f000 f975 	bl	801b2f0 <mem_init>
  memp_init();
 801b006:	f000 fcf9 	bl	801b9fc <memp_init>
  pbuf_init();
  netif_init();
 801b00a:	f000 fdbd 	bl	801bb88 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 801b00e:	f005 fffd 	bl	802100c <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 801b012:	f001 fd89 	bl	801cb28 <tcp_init>
#endif /* LWIP_TCP */
#if LWIP_IGMP
  igmp_init();
#endif /* LWIP_IGMP */
#if LWIP_DNS
  dns_init();
 801b016:	f7ff fdbf 	bl	801ab98 <dns_init>
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
#endif /* LWIP_TIMERS */
}
 801b01a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeouts_init();
 801b01e:	f005 bf4d 	b.w	8020ebc <sys_timeouts_init>
 801b022:	bf00      	nop

0801b024 <mem_link_valid>:
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
  nmem = ptr_to_mem(mem->next);
  pmem = ptr_to_mem(mem->prev);
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801b024:	f242 7310 	movw	r3, #10000	; 0x2710
  pmem = ptr_to_mem(mem->prev);
 801b028:	8841      	ldrh	r1, [r0, #2]
  nmem = ptr_to_mem(mem->next);
 801b02a:	f8b0 c000 	ldrh.w	ip, [r0]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801b02e:	4299      	cmp	r1, r3
 801b030:	d81b      	bhi.n	801b06a <mem_link_valid+0x46>
 801b032:	459c      	cmp	ip, r3
 801b034:	bf94      	ite	ls
 801b036:	2200      	movls	r2, #0
 801b038:	2201      	movhi	r2, #1
 801b03a:	b9b2      	cbnz	r2, 801b06a <mem_link_valid+0x46>
  return (mem_size_t)((u8_t *)mem - ram);
 801b03c:	4b0f      	ldr	r3, [pc, #60]	; (801b07c <mem_link_valid+0x58>)
{
 801b03e:	b410      	push	{r4}
  return (mem_size_t)((u8_t *)mem - ram);
 801b040:	681c      	ldr	r4, [r3, #0]
 801b042:	1b03      	subs	r3, r0, r4
 801b044:	b29b      	uxth	r3, r3
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801b046:	4299      	cmp	r1, r3
 801b048:	d002      	beq.n	801b050 <mem_link_valid+0x2c>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801b04a:	5a61      	ldrh	r1, [r4, r1]
 801b04c:	4299      	cmp	r1, r3
 801b04e:	d10e      	bne.n	801b06e <mem_link_valid+0x4a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 801b050:	4a0b      	ldr	r2, [pc, #44]	; (801b080 <mem_link_valid+0x5c>)
  return (struct mem *)(void *)&ram[ptr];
 801b052:	4464      	add	r4, ip
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801b054:	6812      	ldr	r2, [r2, #0]
 801b056:	42a2      	cmp	r2, r4
 801b058:	d00d      	beq.n	801b076 <mem_link_valid+0x52>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 801b05a:	8860      	ldrh	r0, [r4, #2]
 801b05c:	1ac0      	subs	r0, r0, r3
 801b05e:	fab0 f080 	clz	r0, r0
 801b062:	0940      	lsrs	r0, r0, #5
    return 0;
  }
  return 1;
}
 801b064:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b068:	4770      	bx	lr
    return 0;
 801b06a:	2000      	movs	r0, #0
}
 801b06c:	4770      	bx	lr
    return 0;
 801b06e:	4610      	mov	r0, r2
}
 801b070:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b074:	4770      	bx	lr
  return 1;
 801b076:	2001      	movs	r0, #1
 801b078:	e7f4      	b.n	801b064 <mem_link_valid+0x40>
 801b07a:	bf00      	nop
 801b07c:	2001f31c 	.word	0x2001f31c
 801b080:	2001f320 	.word	0x2001f320

0801b084 <mem_sanity>:

#if MEM_SANITY_CHECK
static void
mem_sanity(void)
{
 801b084:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  struct mem *mem;
  u8_t last_used;

  /* begin with first element here */
  mem = (struct mem *)ram;
 801b088:	4f5f      	ldr	r7, [pc, #380]	; (801b208 <mem_sanity+0x184>)
 801b08a:	683e      	ldr	r6, [r7, #0]
  LWIP_ASSERT("heap element used valid", (mem->used == 0) || (mem->used == 1));
 801b08c:	7935      	ldrb	r5, [r6, #4]
 801b08e:	2d01      	cmp	r5, #1
 801b090:	d907      	bls.n	801b0a2 <mem_sanity+0x1e>
 801b092:	4b5e      	ldr	r3, [pc, #376]	; (801b20c <mem_sanity+0x188>)
 801b094:	f240 223f 	movw	r2, #575	; 0x23f
 801b098:	495d      	ldr	r1, [pc, #372]	; (801b210 <mem_sanity+0x18c>)
 801b09a:	485e      	ldr	r0, [pc, #376]	; (801b214 <mem_sanity+0x190>)
 801b09c:	f00b fada 	bl	8026654 <iprintf>
  last_used = mem->used;
 801b0a0:	7935      	ldrb	r5, [r6, #4]
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == 0);
 801b0a2:	8873      	ldrh	r3, [r6, #2]
 801b0a4:	2b00      	cmp	r3, #0
 801b0a6:	f040 80a7 	bne.w	801b1f8 <mem_sanity+0x174>
  LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 801b0aa:	8834      	ldrh	r4, [r6, #0]
 801b0ac:	f242 7310 	movw	r3, #10000	; 0x2710
 801b0b0:	429c      	cmp	r4, r3
 801b0b2:	f200 8098 	bhi.w	801b1e6 <mem_sanity+0x162>
  return (struct mem *)(void *)&ram[ptr];
 801b0b6:	683b      	ldr	r3, [r7, #0]
 801b0b8:	441c      	add	r4, r3
  LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(mem->next)));

  /* check all elements before the end of the heap */
  for (mem = ptr_to_mem(mem->next);
 801b0ba:	429c      	cmp	r4, r3
 801b0bc:	d961      	bls.n	801b182 <mem_sanity+0xfe>
 801b0be:	f8df 8170 	ldr.w	r8, [pc, #368]	; 801b230 <mem_sanity+0x1ac>
       ((u8_t *)mem > ram) && (mem < ram_end);
       mem = ptr_to_mem(mem->next)) {
    LWIP_ASSERT("heap element aligned", LWIP_MEM_ALIGN(mem) == mem);
 801b0c2:	f8df a148 	ldr.w	sl, [pc, #328]	; 801b20c <mem_sanity+0x188>
 801b0c6:	f8df 916c 	ldr.w	r9, [pc, #364]	; 801b234 <mem_sanity+0x1b0>
 801b0ca:	4e52      	ldr	r6, [pc, #328]	; (801b214 <mem_sanity+0x190>)
 801b0cc:	e012      	b.n	801b0f4 <mem_sanity+0x70>
    LWIP_ASSERT("heap element prev ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->prev) == ptr_to_mem(mem->prev)));
    LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(mem->next)));

    if (last_used == 0) {
      /* 2 unused elements in a row? */
      LWIP_ASSERT("heap element unused?", mem->used == 1);
 801b0ce:	2b01      	cmp	r3, #1
 801b0d0:	d006      	beq.n	801b0e0 <mem_sanity+0x5c>
 801b0d2:	4653      	mov	r3, sl
 801b0d4:	f240 2251 	movw	r2, #593	; 0x251
 801b0d8:	494f      	ldr	r1, [pc, #316]	; (801b218 <mem_sanity+0x194>)
 801b0da:	4630      	mov	r0, r6
 801b0dc:	f00b faba 	bl	8026654 <iprintf>
    } else {
      LWIP_ASSERT("heap element unused member", (mem->used == 0) || (mem->used == 1));
    }

    LWIP_ASSERT("heap element link valid", mem_link_valid(mem));
 801b0e0:	4620      	mov	r0, r4
 801b0e2:	f7ff ff9f 	bl	801b024 <mem_link_valid>
 801b0e6:	b380      	cbz	r0, 801b14a <mem_sanity+0xc6>
  return (struct mem *)(void *)&ram[ptr];
 801b0e8:	683b      	ldr	r3, [r7, #0]
 801b0ea:	8822      	ldrh	r2, [r4, #0]

    /* used/unused altering */
    last_used = mem->used;
 801b0ec:	7925      	ldrb	r5, [r4, #4]
  return (struct mem *)(void *)&ram[ptr];
 801b0ee:	189c      	adds	r4, r3, r2
  for (mem = ptr_to_mem(mem->next);
 801b0f0:	42a3      	cmp	r3, r4
 801b0f2:	d246      	bcs.n	801b182 <mem_sanity+0xfe>
       ((u8_t *)mem > ram) && (mem < ram_end);
 801b0f4:	f8d8 2000 	ldr.w	r2, [r8]
 801b0f8:	42a2      	cmp	r2, r4
 801b0fa:	d942      	bls.n	801b182 <mem_sanity+0xfe>
    LWIP_ASSERT("heap element aligned", LWIP_MEM_ALIGN(mem) == mem);
 801b0fc:	1ce2      	adds	r2, r4, #3
 801b0fe:	f022 0203 	bic.w	r2, r2, #3
 801b102:	4294      	cmp	r4, r2
 801b104:	d006      	beq.n	801b114 <mem_sanity+0x90>
 801b106:	4653      	mov	r3, sl
 801b108:	f240 2249 	movw	r2, #585	; 0x249
 801b10c:	4649      	mov	r1, r9
 801b10e:	4630      	mov	r0, r6
 801b110:	f00b faa0 	bl	8026654 <iprintf>
    LWIP_ASSERT("heap element prev ptr valid", mem->prev <= MEM_SIZE_ALIGNED);
 801b114:	8862      	ldrh	r2, [r4, #2]
 801b116:	f242 7310 	movw	r3, #10000	; 0x2710
 801b11a:	429a      	cmp	r2, r3
 801b11c:	d81d      	bhi.n	801b15a <mem_sanity+0xd6>
    LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 801b11e:	8822      	ldrh	r2, [r4, #0]
 801b120:	f242 7310 	movw	r3, #10000	; 0x2710
 801b124:	429a      	cmp	r2, r3
 801b126:	d824      	bhi.n	801b172 <mem_sanity+0xee>
      LWIP_ASSERT("heap element unused?", mem->used == 1);
 801b128:	7923      	ldrb	r3, [r4, #4]
    if (last_used == 0) {
 801b12a:	2d00      	cmp	r5, #0
 801b12c:	d0cf      	beq.n	801b0ce <mem_sanity+0x4a>
      LWIP_ASSERT("heap element unused member", (mem->used == 0) || (mem->used == 1));
 801b12e:	2b01      	cmp	r3, #1
 801b130:	d9d6      	bls.n	801b0e0 <mem_sanity+0x5c>
 801b132:	4653      	mov	r3, sl
 801b134:	f240 2253 	movw	r2, #595	; 0x253
 801b138:	4938      	ldr	r1, [pc, #224]	; (801b21c <mem_sanity+0x198>)
 801b13a:	4630      	mov	r0, r6
 801b13c:	f00b fa8a 	bl	8026654 <iprintf>
    LWIP_ASSERT("heap element link valid", mem_link_valid(mem));
 801b140:	4620      	mov	r0, r4
 801b142:	f7ff ff6f 	bl	801b024 <mem_link_valid>
 801b146:	2800      	cmp	r0, #0
 801b148:	d1ce      	bne.n	801b0e8 <mem_sanity+0x64>
 801b14a:	4653      	mov	r3, sl
 801b14c:	f240 2256 	movw	r2, #598	; 0x256
 801b150:	4933      	ldr	r1, [pc, #204]	; (801b220 <mem_sanity+0x19c>)
 801b152:	4630      	mov	r0, r6
 801b154:	f00b fa7e 	bl	8026654 <iprintf>
 801b158:	e7c6      	b.n	801b0e8 <mem_sanity+0x64>
    LWIP_ASSERT("heap element prev ptr valid", mem->prev <= MEM_SIZE_ALIGNED);
 801b15a:	4653      	mov	r3, sl
 801b15c:	f240 224a 	movw	r2, #586	; 0x24a
 801b160:	4930      	ldr	r1, [pc, #192]	; (801b224 <mem_sanity+0x1a0>)
 801b162:	4630      	mov	r0, r6
 801b164:	f00b fa76 	bl	8026654 <iprintf>
    LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 801b168:	8822      	ldrh	r2, [r4, #0]
 801b16a:	f242 7310 	movw	r3, #10000	; 0x2710
 801b16e:	429a      	cmp	r2, r3
 801b170:	d9da      	bls.n	801b128 <mem_sanity+0xa4>
 801b172:	4653      	mov	r3, sl
 801b174:	f240 224b 	movw	r2, #587	; 0x24b
 801b178:	492b      	ldr	r1, [pc, #172]	; (801b228 <mem_sanity+0x1a4>)
 801b17a:	4630      	mov	r0, r6
 801b17c:	f00b fa6a 	bl	8026654 <iprintf>
 801b180:	e7d2      	b.n	801b128 <mem_sanity+0xa4>
  return (struct mem *)(void *)&ram[ptr];
 801b182:	f242 7210 	movw	r2, #10000	; 0x2710
 801b186:	441a      	add	r2, r3
  }
  LWIP_ASSERT("heap end ptr sanity", mem == ptr_to_mem(MEM_SIZE_ALIGNED));
 801b188:	4294      	cmp	r4, r2
 801b18a:	d006      	beq.n	801b19a <mem_sanity+0x116>
 801b18c:	4b1f      	ldr	r3, [pc, #124]	; (801b20c <mem_sanity+0x188>)
 801b18e:	f240 225b 	movw	r2, #603	; 0x25b
 801b192:	4926      	ldr	r1, [pc, #152]	; (801b22c <mem_sanity+0x1a8>)
 801b194:	481f      	ldr	r0, [pc, #124]	; (801b214 <mem_sanity+0x190>)
 801b196:	f00b fa5d 	bl	8026654 <iprintf>
  LWIP_ASSERT("heap element used valid", mem->used == 1);
 801b19a:	7923      	ldrb	r3, [r4, #4]
 801b19c:	2b01      	cmp	r3, #1
 801b19e:	d006      	beq.n	801b1ae <mem_sanity+0x12a>
 801b1a0:	4b1a      	ldr	r3, [pc, #104]	; (801b20c <mem_sanity+0x188>)
 801b1a2:	f44f 7217 	mov.w	r2, #604	; 0x25c
 801b1a6:	491a      	ldr	r1, [pc, #104]	; (801b210 <mem_sanity+0x18c>)
 801b1a8:	481a      	ldr	r0, [pc, #104]	; (801b214 <mem_sanity+0x190>)
 801b1aa:	f00b fa53 	bl	8026654 <iprintf>
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == MEM_SIZE_ALIGNED);
 801b1ae:	8862      	ldrh	r2, [r4, #2]
 801b1b0:	f242 7310 	movw	r3, #10000	; 0x2710
 801b1b4:	429a      	cmp	r2, r3
 801b1b6:	d006      	beq.n	801b1c6 <mem_sanity+0x142>
 801b1b8:	4b14      	ldr	r3, [pc, #80]	; (801b20c <mem_sanity+0x188>)
 801b1ba:	f240 225d 	movw	r2, #605	; 0x25d
 801b1be:	4919      	ldr	r1, [pc, #100]	; (801b224 <mem_sanity+0x1a0>)
 801b1c0:	4814      	ldr	r0, [pc, #80]	; (801b214 <mem_sanity+0x190>)
 801b1c2:	f00b fa47 	bl	8026654 <iprintf>
  LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 801b1c6:	8822      	ldrh	r2, [r4, #0]
 801b1c8:	f242 7310 	movw	r3, #10000	; 0x2710
 801b1cc:	429a      	cmp	r2, r3
 801b1ce:	d101      	bne.n	801b1d4 <mem_sanity+0x150>
}
 801b1d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 801b1d4:	4b0d      	ldr	r3, [pc, #52]	; (801b20c <mem_sanity+0x188>)
 801b1d6:	f240 225e 	movw	r2, #606	; 0x25e
 801b1da:	4913      	ldr	r1, [pc, #76]	; (801b228 <mem_sanity+0x1a4>)
 801b1dc:	480d      	ldr	r0, [pc, #52]	; (801b214 <mem_sanity+0x190>)
}
 801b1de:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 801b1e2:	f00b ba37 	b.w	8026654 <iprintf>
  LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 801b1e6:	4b09      	ldr	r3, [pc, #36]	; (801b20c <mem_sanity+0x188>)
 801b1e8:	f240 2242 	movw	r2, #578	; 0x242
 801b1ec:	490e      	ldr	r1, [pc, #56]	; (801b228 <mem_sanity+0x1a4>)
 801b1ee:	4809      	ldr	r0, [pc, #36]	; (801b214 <mem_sanity+0x190>)
 801b1f0:	f00b fa30 	bl	8026654 <iprintf>
  LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(mem->next)));
 801b1f4:	8834      	ldrh	r4, [r6, #0]
 801b1f6:	e75e      	b.n	801b0b6 <mem_sanity+0x32>
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == 0);
 801b1f8:	4b04      	ldr	r3, [pc, #16]	; (801b20c <mem_sanity+0x188>)
 801b1fa:	f240 2241 	movw	r2, #577	; 0x241
 801b1fe:	4909      	ldr	r1, [pc, #36]	; (801b224 <mem_sanity+0x1a0>)
 801b200:	4804      	ldr	r0, [pc, #16]	; (801b214 <mem_sanity+0x190>)
 801b202:	f00b fa27 	bl	8026654 <iprintf>
 801b206:	e750      	b.n	801b0aa <mem_sanity+0x26>
 801b208:	2001f31c 	.word	0x2001f31c
 801b20c:	08044a90 	.word	0x08044a90
 801b210:	08044ac0 	.word	0x08044ac0
 801b214:	0802b34c 	.word	0x0802b34c
 801b218:	08044b28 	.word	0x08044b28
 801b21c:	08044b40 	.word	0x08044b40
 801b220:	08044b5c 	.word	0x08044b5c
 801b224:	08044ad8 	.word	0x08044ad8
 801b228:	08044af4 	.word	0x08044af4
 801b22c:	08044b74 	.word	0x08044b74
 801b230:	2001f320 	.word	0x2001f320
 801b234:	08044b10 	.word	0x08044b10

0801b238 <mem_overflow_check_raw>:
{
 801b238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b23c:	1e4c      	subs	r4, r1, #1
 801b23e:	310f      	adds	r1, #15
 801b240:	b0a3      	sub	sp, #140	; 0x8c
 801b242:	4606      	mov	r6, r0
 801b244:	4615      	mov	r5, r2
 801b246:	4698      	mov	r8, r3
 801b248:	4404      	add	r4, r0
 801b24a:	180f      	adds	r7, r1, r0
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 801b24c:	f8df 9074 	ldr.w	r9, [pc, #116]	; 801b2c4 <mem_overflow_check_raw+0x8c>
      LWIP_ASSERT(errstr, 0);
 801b250:	f8df b074 	ldr.w	fp, [pc, #116]	; 801b2c8 <mem_overflow_check_raw+0x90>
 801b254:	f8df a074 	ldr.w	sl, [pc, #116]	; 801b2cc <mem_overflow_check_raw+0x94>
    if (m[k] != 0xcd) {
 801b258:	f814 3f01 	ldrb.w	r3, [r4, #1]!
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 801b25c:	464a      	mov	r2, r9
 801b25e:	2180      	movs	r1, #128	; 0x80
 801b260:	a802      	add	r0, sp, #8
    if (m[k] != 0xcd) {
 801b262:	2bcd      	cmp	r3, #205	; 0xcd
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 801b264:	462b      	mov	r3, r5
    if (m[k] != 0xcd) {
 801b266:	d009      	beq.n	801b27c <mem_overflow_check_raw+0x44>
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 801b268:	f8cd 8000 	str.w	r8, [sp]
 801b26c:	f00b fba8 	bl	80269c0 <sniprintf>
      LWIP_ASSERT(errstr, 0);
 801b270:	465b      	mov	r3, fp
 801b272:	226d      	movs	r2, #109	; 0x6d
 801b274:	a902      	add	r1, sp, #8
 801b276:	4650      	mov	r0, sl
 801b278:	f00b f9ec 	bl	8026654 <iprintf>
  for (k = 0; k < MEM_SANITY_REGION_AFTER_ALIGNED; k++) {
 801b27c:	42bc      	cmp	r4, r7
 801b27e:	d1eb      	bne.n	801b258 <mem_overflow_check_raw+0x20>
 801b280:	f1a6 0411 	sub.w	r4, r6, #17
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 801b284:	4f0e      	ldr	r7, [pc, #56]	; (801b2c0 <mem_overflow_check_raw+0x88>)
 801b286:	3e01      	subs	r6, #1
      LWIP_ASSERT(errstr, 0);
 801b288:	f8df a03c 	ldr.w	sl, [pc, #60]	; 801b2c8 <mem_overflow_check_raw+0x90>
 801b28c:	f8df 903c 	ldr.w	r9, [pc, #60]	; 801b2cc <mem_overflow_check_raw+0x94>
    if (m[k] != 0xcd) {
 801b290:	f814 0f01 	ldrb.w	r0, [r4, #1]!
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 801b294:	463a      	mov	r2, r7
 801b296:	2180      	movs	r1, #128	; 0x80
 801b298:	462b      	mov	r3, r5
    if (m[k] != 0xcd) {
 801b29a:	28cd      	cmp	r0, #205	; 0xcd
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 801b29c:	a802      	add	r0, sp, #8
    if (m[k] != 0xcd) {
 801b29e:	d009      	beq.n	801b2b4 <mem_overflow_check_raw+0x7c>
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 801b2a0:	f8cd 8000 	str.w	r8, [sp]
 801b2a4:	f00b fb8c 	bl	80269c0 <sniprintf>
      LWIP_ASSERT(errstr, 0);
 801b2a8:	4653      	mov	r3, sl
 801b2aa:	2278      	movs	r2, #120	; 0x78
 801b2ac:	a902      	add	r1, sp, #8
 801b2ae:	4648      	mov	r0, r9
 801b2b0:	f00b f9d0 	bl	8026654 <iprintf>
  for (k = 0; k < MEM_SANITY_REGION_BEFORE_ALIGNED; k++) {
 801b2b4:	42b4      	cmp	r4, r6
 801b2b6:	d1eb      	bne.n	801b290 <mem_overflow_check_raw+0x58>
}
 801b2b8:	b023      	add	sp, #140	; 0x8c
 801b2ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b2be:	bf00      	nop
 801b2c0:	08044ba8 	.word	0x08044ba8
 801b2c4:	08044b88 	.word	0x08044b88
 801b2c8:	08044a90 	.word	0x08044a90
 801b2cc:	0802b34c 	.word	0x0802b34c

0801b2d0 <mem_overflow_init_raw>:
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 801b2d0:	f04f 33cd 	mov.w	r3, #3452816845	; 0xcdcdcdcd
  m = (u8_t *)p + size;
 801b2d4:	1842      	adds	r2, r0, r1
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 801b2d6:	f840 3c10 	str.w	r3, [r0, #-16]
 801b2da:	f840 3c0c 	str.w	r3, [r0, #-12]
 801b2de:	f840 3c08 	str.w	r3, [r0, #-8]
 801b2e2:	f840 3c04 	str.w	r3, [r0, #-4]
  memset(m, 0xcd, MEM_SANITY_REGION_AFTER_ALIGNED);
 801b2e6:	5043      	str	r3, [r0, r1]
 801b2e8:	6053      	str	r3, [r2, #4]
 801b2ea:	6093      	str	r3, [r2, #8]
 801b2ec:	60d3      	str	r3, [r2, #12]
}
 801b2ee:	4770      	bx	lr

0801b2f0 <mem_init>:
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801b2f0:	4b14      	ldr	r3, [pc, #80]	; (801b344 <mem_init+0x54>)
  mem->next = MEM_SIZE_ALIGNED;
 801b2f2:	f242 7210 	movw	r2, #10000	; 0x2710
  mem->used = 0;
 801b2f6:	2000      	movs	r0, #0
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 801b2f8:	4913      	ldr	r1, [pc, #76]	; (801b348 <mem_init+0x58>)
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801b2fa:	f023 0303 	bic.w	r3, r3, #3
{
 801b2fe:	b510      	push	{r4, lr}
  mem->next = MEM_SIZE_ALIGNED;
 801b300:	601a      	str	r2, [r3, #0]
  return (struct mem *)(void *)&ram[ptr];
 801b302:	441a      	add	r2, r3
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801b304:	4c11      	ldr	r4, [pc, #68]	; (801b34c <mem_init+0x5c>)
  mem->used = 0;
 801b306:	7118      	strb	r0, [r3, #4]
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 801b308:	600a      	str	r2, [r1, #0]
  ram_end->next = MEM_SIZE_ALIGNED;
 801b30a:	f503 5200 	add.w	r2, r3, #8192	; 0x2000
 801b30e:	4910      	ldr	r1, [pc, #64]	; (801b350 <mem_init+0x60>)
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801b310:	6023      	str	r3, [r4, #0]
  ram_end->used = 1;
 801b312:	2301      	movs	r3, #1
  ram_end->next = MEM_SIZE_ALIGNED;
 801b314:	f8c2 1710 	str.w	r1, [r2, #1808]	; 0x710
  ram_end->used = 1;
 801b318:	f882 3714 	strb.w	r3, [r2, #1812]	; 0x714
  MEM_SANITY();
 801b31c:	f7ff feb2 	bl	801b084 <mem_sanity>
  lfree = (struct mem *)(void *)ram;
 801b320:	6822      	ldr	r2, [r4, #0]
 801b322:	4b0c      	ldr	r3, [pc, #48]	; (801b354 <mem_init+0x64>)
  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 801b324:	480c      	ldr	r0, [pc, #48]	; (801b358 <mem_init+0x68>)
  lfree = (struct mem *)(void *)ram;
 801b326:	601a      	str	r2, [r3, #0]
  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 801b328:	f009 fcae 	bl	8024c88 <sys_mutex_new>
 801b32c:	b900      	cbnz	r0, 801b330 <mem_init+0x40>
}
 801b32e:	bd10      	pop	{r4, pc}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 801b330:	4b0a      	ldr	r3, [pc, #40]	; (801b35c <mem_init+0x6c>)
 801b332:	f240 221f 	movw	r2, #543	; 0x21f
 801b336:	490a      	ldr	r1, [pc, #40]	; (801b360 <mem_init+0x70>)
 801b338:	480a      	ldr	r0, [pc, #40]	; (801b364 <mem_init+0x74>)
}
 801b33a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 801b33e:	f00b b989 	b.w	8026654 <iprintf>
 801b342:	bf00      	nop
 801b344:	2001f327 	.word	0x2001f327
 801b348:	2001f320 	.word	0x2001f320
 801b34c:	2001f31c 	.word	0x2001f31c
 801b350:	27102710 	.word	0x27102710
 801b354:	2001f310 	.word	0x2001f310
 801b358:	2001f318 	.word	0x2001f318
 801b35c:	08044a90 	.word	0x08044a90
 801b360:	08044bc8 	.word	0x08044bc8
 801b364:	0802b34c 	.word	0x0802b34c

0801b368 <mem_free>:
mem_free(void *rmem)
{
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 801b368:	2800      	cmp	r0, #0
 801b36a:	d07f      	beq.n	801b46c <mem_free+0x104>
{
 801b36c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 801b370:	f010 0803 	ands.w	r8, r0, #3
 801b374:	4604      	mov	r4, r0
 801b376:	d170      	bne.n	801b45a <mem_free+0xf2>

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 801b378:	4e5c      	ldr	r6, [pc, #368]	; (801b4ec <mem_free+0x184>)
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 801b37a:	f1a0 0518 	sub.w	r5, r0, #24
  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 801b37e:	6833      	ldr	r3, [r6, #0]
 801b380:	42ab      	cmp	r3, r5
 801b382:	d805      	bhi.n	801b390 <mem_free+0x28>
 801b384:	4f5a      	ldr	r7, [pc, #360]	; (801b4f0 <mem_free+0x188>)
 801b386:	f100 030c 	add.w	r3, r0, #12
 801b38a:	683a      	ldr	r2, [r7, #0]
 801b38c:	429a      	cmp	r2, r3
 801b38e:	d208      	bcs.n	801b3a2 <mem_free+0x3a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 801b390:	4b58      	ldr	r3, [pc, #352]	; (801b4f4 <mem_free+0x18c>)
 801b392:	f240 227f 	movw	r2, #639	; 0x27f
 801b396:	4958      	ldr	r1, [pc, #352]	; (801b4f8 <mem_free+0x190>)
 801b398:	4858      	ldr	r0, [pc, #352]	; (801b4fc <mem_free+0x194>)
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 801b39a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 801b39e:	f00b b959 	b.w	8026654 <iprintf>
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 801b3a2:	4b57      	ldr	r3, [pc, #348]	; (801b500 <mem_free+0x198>)
 801b3a4:	4a57      	ldr	r2, [pc, #348]	; (801b504 <mem_free+0x19c>)
 801b3a6:	f830 1c12 	ldrh.w	r1, [r0, #-18]
 801b3aa:	f7ff ff45 	bl	801b238 <mem_overflow_check_raw>
  if (!mem->used) {
 801b3ae:	f814 3c14 	ldrb.w	r3, [r4, #-20]
 801b3b2:	2b00      	cmp	r3, #0
 801b3b4:	f000 8082 	beq.w	801b4bc <mem_free+0x154>
  if (!mem_link_valid(mem)) {
 801b3b8:	4628      	mov	r0, r5
 801b3ba:	f7ff fe33 	bl	801b024 <mem_link_valid>
 801b3be:	2800      	cmp	r0, #0
 801b3c0:	f000 8085 	beq.w	801b4ce <mem_free+0x166>
  mem->used = 0;
 801b3c4:	f804 8c14 	strb.w	r8, [r4, #-20]
  if (mem < lfree) {
 801b3c8:	f8df 815c 	ldr.w	r8, [pc, #348]	; 801b528 <mem_free+0x1c0>
 801b3cc:	f8d8 3000 	ldr.w	r3, [r8]
 801b3d0:	42ab      	cmp	r3, r5
 801b3d2:	d901      	bls.n	801b3d8 <mem_free+0x70>
    lfree = mem;
 801b3d4:	f8c8 5000 	str.w	r5, [r8]
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 801b3d8:	6833      	ldr	r3, [r6, #0]
 801b3da:	429d      	cmp	r5, r3
 801b3dc:	d351      	bcc.n	801b482 <mem_free+0x11a>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 801b3de:	683b      	ldr	r3, [r7, #0]
 801b3e0:	429d      	cmp	r5, r3
 801b3e2:	d258      	bcs.n	801b496 <mem_free+0x12e>
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 801b3e4:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 801b3e8:	f242 7210 	movw	r2, #10000	; 0x2710
 801b3ec:	4293      	cmp	r3, r2
 801b3ee:	d83e      	bhi.n	801b46e <mem_free+0x106>
  return (struct mem *)(void *)&ram[ptr];
 801b3f0:	6832      	ldr	r2, [r6, #0]
 801b3f2:	4413      	add	r3, r2
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 801b3f4:	429d      	cmp	r5, r3
 801b3f6:	d013      	beq.n	801b420 <mem_free+0xb8>
 801b3f8:	7919      	ldrb	r1, [r3, #4]
 801b3fa:	b989      	cbnz	r1, 801b420 <mem_free+0xb8>
 801b3fc:	6839      	ldr	r1, [r7, #0]
 801b3fe:	428b      	cmp	r3, r1
 801b400:	d00e      	beq.n	801b420 <mem_free+0xb8>
    if (lfree == nmem) {
 801b402:	f8d8 1000 	ldr.w	r1, [r8]
 801b406:	428b      	cmp	r3, r1
 801b408:	d06d      	beq.n	801b4e6 <mem_free+0x17e>
    mem->next = nmem->next;
 801b40a:	8819      	ldrh	r1, [r3, #0]
 801b40c:	f824 1c18 	strh.w	r1, [r4, #-24]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 801b410:	f242 7110 	movw	r1, #10000	; 0x2710
 801b414:	881b      	ldrh	r3, [r3, #0]
 801b416:	428b      	cmp	r3, r1
 801b418:	d002      	beq.n	801b420 <mem_free+0xb8>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 801b41a:	4413      	add	r3, r2
  return (mem_size_t)((u8_t *)mem - ram);
 801b41c:	1aa9      	subs	r1, r5, r2
 801b41e:	8059      	strh	r1, [r3, #2]
  pmem = ptr_to_mem(mem->prev);
 801b420:	f834 1c16 	ldrh.w	r1, [r4, #-22]
  return (struct mem *)(void *)&ram[ptr];
 801b424:	1853      	adds	r3, r2, r1
  if (pmem != mem && pmem->used == 0) {
 801b426:	429d      	cmp	r5, r3
 801b428:	d010      	beq.n	801b44c <mem_free+0xe4>
 801b42a:	7918      	ldrb	r0, [r3, #4]
 801b42c:	b970      	cbnz	r0, 801b44c <mem_free+0xe4>
    if (lfree == mem) {
 801b42e:	f8d8 0000 	ldr.w	r0, [r8]
 801b432:	4285      	cmp	r5, r0
 801b434:	d054      	beq.n	801b4e0 <mem_free+0x178>
    pmem->next = mem->next;
 801b436:	f834 3c18 	ldrh.w	r3, [r4, #-24]
    if (mem->next != MEM_SIZE_ALIGNED) {
 801b43a:	f242 7010 	movw	r0, #10000	; 0x2710
    pmem->next = mem->next;
 801b43e:	5253      	strh	r3, [r2, r1]
    if (mem->next != MEM_SIZE_ALIGNED) {
 801b440:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 801b444:	4283      	cmp	r3, r0
 801b446:	d001      	beq.n	801b44c <mem_free+0xe4>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 801b448:	441a      	add	r2, r3
 801b44a:	8051      	strh	r1, [r2, #2]
  MEM_SANITY();
 801b44c:	f7ff fe1a 	bl	801b084 <mem_sanity>
  mem_free_count = 1;
 801b450:	4b2d      	ldr	r3, [pc, #180]	; (801b508 <mem_free+0x1a0>)
 801b452:	2201      	movs	r2, #1
 801b454:	701a      	strb	r2, [r3, #0]
}
 801b456:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 801b45a:	4b26      	ldr	r3, [pc, #152]	; (801b4f4 <mem_free+0x18c>)
 801b45c:	f240 2273 	movw	r2, #627	; 0x273
 801b460:	492a      	ldr	r1, [pc, #168]	; (801b50c <mem_free+0x1a4>)
 801b462:	4826      	ldr	r0, [pc, #152]	; (801b4fc <mem_free+0x194>)
}
 801b464:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 801b468:	f00b b8f4 	b.w	8026654 <iprintf>
 801b46c:	4770      	bx	lr
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 801b46e:	4b21      	ldr	r3, [pc, #132]	; (801b4f4 <mem_free+0x18c>)
 801b470:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 801b474:	4926      	ldr	r1, [pc, #152]	; (801b510 <mem_free+0x1a8>)
 801b476:	4821      	ldr	r0, [pc, #132]	; (801b4fc <mem_free+0x194>)
 801b478:	f00b f8ec 	bl	8026654 <iprintf>
  nmem = ptr_to_mem(mem->next);
 801b47c:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 801b480:	e7b6      	b.n	801b3f0 <mem_free+0x88>
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 801b482:	4b1c      	ldr	r3, [pc, #112]	; (801b4f4 <mem_free+0x18c>)
 801b484:	f240 12df 	movw	r2, #479	; 0x1df
 801b488:	4922      	ldr	r1, [pc, #136]	; (801b514 <mem_free+0x1ac>)
 801b48a:	481c      	ldr	r0, [pc, #112]	; (801b4fc <mem_free+0x194>)
 801b48c:	f00b f8e2 	bl	8026654 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 801b490:	683b      	ldr	r3, [r7, #0]
 801b492:	429d      	cmp	r5, r3
 801b494:	d306      	bcc.n	801b4a4 <mem_free+0x13c>
 801b496:	4b17      	ldr	r3, [pc, #92]	; (801b4f4 <mem_free+0x18c>)
 801b498:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801b49c:	491e      	ldr	r1, [pc, #120]	; (801b518 <mem_free+0x1b0>)
 801b49e:	4817      	ldr	r0, [pc, #92]	; (801b4fc <mem_free+0x194>)
 801b4a0:	f00b f8d8 	bl	8026654 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 801b4a4:	f814 3c14 	ldrb.w	r3, [r4, #-20]
 801b4a8:	2b00      	cmp	r3, #0
 801b4aa:	d09b      	beq.n	801b3e4 <mem_free+0x7c>
 801b4ac:	4b11      	ldr	r3, [pc, #68]	; (801b4f4 <mem_free+0x18c>)
 801b4ae:	f240 12e1 	movw	r2, #481	; 0x1e1
 801b4b2:	491a      	ldr	r1, [pc, #104]	; (801b51c <mem_free+0x1b4>)
 801b4b4:	4811      	ldr	r0, [pc, #68]	; (801b4fc <mem_free+0x194>)
 801b4b6:	f00b f8cd 	bl	8026654 <iprintf>
 801b4ba:	e793      	b.n	801b3e4 <mem_free+0x7c>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 801b4bc:	4b0d      	ldr	r3, [pc, #52]	; (801b4f4 <mem_free+0x18c>)
 801b4be:	f44f 7223 	mov.w	r2, #652	; 0x28c
 801b4c2:	4917      	ldr	r1, [pc, #92]	; (801b520 <mem_free+0x1b8>)
 801b4c4:	480d      	ldr	r0, [pc, #52]	; (801b4fc <mem_free+0x194>)
}
 801b4c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 801b4ca:	f00b b8c3 	b.w	8026654 <iprintf>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 801b4ce:	4b09      	ldr	r3, [pc, #36]	; (801b4f4 <mem_free+0x18c>)
 801b4d0:	f240 2295 	movw	r2, #661	; 0x295
 801b4d4:	4913      	ldr	r1, [pc, #76]	; (801b524 <mem_free+0x1bc>)
 801b4d6:	4809      	ldr	r0, [pc, #36]	; (801b4fc <mem_free+0x194>)
}
 801b4d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 801b4dc:	f00b b8ba 	b.w	8026654 <iprintf>
      lfree = pmem;
 801b4e0:	f8c8 3000 	str.w	r3, [r8]
 801b4e4:	e7a7      	b.n	801b436 <mem_free+0xce>
      lfree = mem;
 801b4e6:	f8c8 5000 	str.w	r5, [r8]
 801b4ea:	e78e      	b.n	801b40a <mem_free+0xa2>
 801b4ec:	2001f31c 	.word	0x2001f31c
 801b4f0:	2001f320 	.word	0x2001f320
 801b4f4:	08044a90 	.word	0x08044a90
 801b4f8:	08044c08 	.word	0x08044c08
 801b4fc:	0802b34c 	.word	0x0802b34c
 801b500:	0802b5b0 	.word	0x0802b5b0
 801b504:	08044c24 	.word	0x08044c24
 801b508:	2001f314 	.word	0x2001f314
 801b50c:	08044be4 	.word	0x08044be4
 801b510:	08044cd8 	.word	0x08044cd8
 801b514:	08044c88 	.word	0x08044c88
 801b518:	08044ca0 	.word	0x08044ca0
 801b51c:	08044cbc 	.word	0x08044cbc
 801b520:	08044c2c 	.word	0x08044c2c
 801b524:	08044c54 	.word	0x08044c54
 801b528:	2001f310 	.word	0x2001f310

0801b52c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 801b52c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 801b530:	1ccc      	adds	r4, r1, #3
    newsize = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 801b532:	f242 7310 	movw	r3, #10000	; 0x2710
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 801b536:	f024 0403 	bic.w	r4, r4, #3
 801b53a:	b2a4      	uxth	r4, r4
  if (newsize < MIN_SIZE_ALIGNED) {
 801b53c:	2c0c      	cmp	r4, #12
 801b53e:	bf38      	it	cc
 801b540:	240c      	movcc	r4, #12
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 801b542:	3420      	adds	r4, #32
 801b544:	b2a4      	uxth	r4, r4
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 801b546:	429c      	cmp	r4, r3
 801b548:	d87a      	bhi.n	801b640 <mem_trim+0x114>
 801b54a:	42a1      	cmp	r1, r4
 801b54c:	460e      	mov	r6, r1
 801b54e:	d877      	bhi.n	801b640 <mem_trim+0x114>
    return NULL;
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 801b550:	4f58      	ldr	r7, [pc, #352]	; (801b6b4 <mem_trim+0x188>)
 801b552:	4605      	mov	r5, r0
 801b554:	683b      	ldr	r3, [r7, #0]
 801b556:	4283      	cmp	r3, r0
 801b558:	d803      	bhi.n	801b562 <mem_trim+0x36>
 801b55a:	4b57      	ldr	r3, [pc, #348]	; (801b6b8 <mem_trim+0x18c>)
 801b55c:	681b      	ldr	r3, [r3, #0]
 801b55e:	4283      	cmp	r3, r0
 801b560:	d810      	bhi.n	801b584 <mem_trim+0x58>
 801b562:	4b56      	ldr	r3, [pc, #344]	; (801b6bc <mem_trim+0x190>)
 801b564:	f240 22d1 	movw	r2, #721	; 0x2d1
 801b568:	4955      	ldr	r1, [pc, #340]	; (801b6c0 <mem_trim+0x194>)
 801b56a:	4856      	ldr	r0, [pc, #344]	; (801b6c4 <mem_trim+0x198>)
 801b56c:	f00b f872 	bl	8026654 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 801b570:	683b      	ldr	r3, [r7, #0]
 801b572:	42ab      	cmp	r3, r5
 801b574:	d902      	bls.n	801b57c <mem_trim+0x50>
{
 801b576:	4628      	mov	r0, r5
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
}
 801b578:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 801b57c:	4b4e      	ldr	r3, [pc, #312]	; (801b6b8 <mem_trim+0x18c>)
 801b57e:	681b      	ldr	r3, [r3, #0]
 801b580:	429d      	cmp	r5, r3
 801b582:	d2f8      	bcs.n	801b576 <mem_trim+0x4a>
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 801b584:	4b50      	ldr	r3, [pc, #320]	; (801b6c8 <mem_trim+0x19c>)
 801b586:	4628      	mov	r0, r5
 801b588:	4a50      	ldr	r2, [pc, #320]	; (801b6cc <mem_trim+0x1a0>)
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 801b58a:	f1a5 0818 	sub.w	r8, r5, #24
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 801b58e:	f835 1c12 	ldrh.w	r1, [r5, #-18]
 801b592:	f7ff fe51 	bl	801b238 <mem_overflow_check_raw>
  return (mem_size_t)((u8_t *)mem - ram);
 801b596:	683a      	ldr	r2, [r7, #0]
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 801b598:	f835 1c18 	ldrh.w	r1, [r5, #-24]
  return (mem_size_t)((u8_t *)mem - ram);
 801b59c:	eba8 0802 	sub.w	r8, r8, r2
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 801b5a0:	f1a1 0328 	sub.w	r3, r1, #40	; 0x28
  return (mem_size_t)((u8_t *)mem - ram);
 801b5a4:	fa1f f888 	uxth.w	r8, r8
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 801b5a8:	eba3 0308 	sub.w	r3, r3, r8
 801b5ac:	b29b      	uxth	r3, r3
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 801b5ae:	429c      	cmp	r4, r3
 801b5b0:	d83d      	bhi.n	801b62e <mem_trim+0x102>
  if (newsize == size) {
 801b5b2:	d0e0      	beq.n	801b576 <mem_trim+0x4a>
  return (struct mem *)(void *)&ram[ptr];
 801b5b4:	eb02 0901 	add.w	r9, r2, r1
  if (mem2->used == 0) {
 801b5b8:	f899 0004 	ldrb.w	r0, [r9, #4]
 801b5bc:	2800      	cmp	r0, #0
 801b5be:	d142      	bne.n	801b646 <mem_trim+0x11a>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801b5c0:	f242 7310 	movw	r3, #10000	; 0x2710
 801b5c4:	4299      	cmp	r1, r3
 801b5c6:	d061      	beq.n	801b68c <mem_trim+0x160>
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801b5c8:	f108 0308 	add.w	r3, r8, #8
    if (lfree == mem2) {
 801b5cc:	4940      	ldr	r1, [pc, #256]	; (801b6d0 <mem_trim+0x1a4>)
    next = mem2->next;
 801b5ce:	f8b9 0000 	ldrh.w	r0, [r9]
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801b5d2:	441c      	add	r4, r3
    if (lfree == mem2) {
 801b5d4:	680b      	ldr	r3, [r1, #0]
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801b5d6:	b2a4      	uxth	r4, r4
    if (lfree == mem2) {
 801b5d8:	454b      	cmp	r3, r9
  return (struct mem *)(void *)&ram[ptr];
 801b5da:	eb02 0304 	add.w	r3, r2, r4
    if (lfree == mem2) {
 801b5de:	d053      	beq.n	801b688 <mem_trim+0x15c>
    mem2->used = 0;
 801b5e0:	2100      	movs	r1, #0
    mem2->next = next;
 801b5e2:	8018      	strh	r0, [r3, #0]
    mem2->prev = ptr;
 801b5e4:	f8a3 8002 	strh.w	r8, [r3, #2]
    mem2->used = 0;
 801b5e8:	7119      	strb	r1, [r3, #4]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801b5ea:	f242 7110 	movw	r1, #10000	; 0x2710
    mem->next = ptr2;
 801b5ee:	f825 4c18 	strh.w	r4, [r5, #-24]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801b5f2:	881b      	ldrh	r3, [r3, #0]
 801b5f4:	428b      	cmp	r3, r1
 801b5f6:	d001      	beq.n	801b5fc <mem_trim+0xd0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 801b5f8:	4413      	add	r3, r2
 801b5fa:	805c      	strh	r4, [r3, #2]
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 801b5fc:	f04f 33cd 	mov.w	r3, #3452816845	; 0xcdcdcdcd
  m = (u8_t *)p + size;
 801b600:	19aa      	adds	r2, r5, r6
  mem->user_size = user_size;
 801b602:	f825 6c12 	strh.w	r6, [r5, #-18]
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 801b606:	f845 3c10 	str.w	r3, [r5, #-16]
 801b60a:	f845 3c0c 	str.w	r3, [r5, #-12]
 801b60e:	f845 3c08 	str.w	r3, [r5, #-8]
 801b612:	f845 3c04 	str.w	r3, [r5, #-4]
  memset(m, 0xcd, MEM_SANITY_REGION_AFTER_ALIGNED);
 801b616:	51ab      	str	r3, [r5, r6]
 801b618:	6053      	str	r3, [r2, #4]
 801b61a:	6093      	str	r3, [r2, #8]
 801b61c:	60d3      	str	r3, [r2, #12]
  MEM_SANITY();
 801b61e:	f7ff fd31 	bl	801b084 <mem_sanity>
  mem_free_count = 1;
 801b622:	4b2c      	ldr	r3, [pc, #176]	; (801b6d4 <mem_trim+0x1a8>)
 801b624:	2201      	movs	r2, #1
  return rmem;
 801b626:	4628      	mov	r0, r5
  mem_free_count = 1;
 801b628:	701a      	strb	r2, [r3, #0]
}
 801b62a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 801b62e:	4b23      	ldr	r3, [pc, #140]	; (801b6bc <mem_trim+0x190>)
 801b630:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 801b634:	4928      	ldr	r1, [pc, #160]	; (801b6d8 <mem_trim+0x1ac>)
 801b636:	4823      	ldr	r0, [pc, #140]	; (801b6c4 <mem_trim+0x198>)
 801b638:	f00b f80c 	bl	8026654 <iprintf>
    return NULL;
 801b63c:	2000      	movs	r0, #0
 801b63e:	e79b      	b.n	801b578 <mem_trim+0x4c>
    return NULL;
 801b640:	2000      	movs	r0, #0
}
 801b642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 801b646:	f104 0014 	add.w	r0, r4, #20
 801b64a:	4298      	cmp	r0, r3
 801b64c:	d8d6      	bhi.n	801b5fc <mem_trim+0xd0>
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801b64e:	f108 0308 	add.w	r3, r8, #8
 801b652:	441c      	add	r4, r3
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801b654:	f242 7310 	movw	r3, #10000	; 0x2710
 801b658:	4299      	cmp	r1, r3
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801b65a:	b2a4      	uxth	r4, r4
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801b65c:	d01f      	beq.n	801b69e <mem_trim+0x172>
    if (mem2 < lfree) {
 801b65e:	481c      	ldr	r0, [pc, #112]	; (801b6d0 <mem_trim+0x1a4>)
  return (struct mem *)(void *)&ram[ptr];
 801b660:	1913      	adds	r3, r2, r4
    if (mem2 < lfree) {
 801b662:	6807      	ldr	r7, [r0, #0]
 801b664:	429f      	cmp	r7, r3
 801b666:	d900      	bls.n	801b66a <mem_trim+0x13e>
      lfree = mem2;
 801b668:	6003      	str	r3, [r0, #0]
    mem2->next = mem->next;
 801b66a:	8019      	strh	r1, [r3, #0]
    mem2->used = 0;
 801b66c:	2100      	movs	r1, #0
    mem2->prev = ptr;
 801b66e:	f8a3 8002 	strh.w	r8, [r3, #2]
    mem2->used = 0;
 801b672:	7119      	strb	r1, [r3, #4]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801b674:	f242 7110 	movw	r1, #10000	; 0x2710
    mem->next = ptr2;
 801b678:	f825 4c18 	strh.w	r4, [r5, #-24]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801b67c:	881b      	ldrh	r3, [r3, #0]
 801b67e:	428b      	cmp	r3, r1
 801b680:	d0bc      	beq.n	801b5fc <mem_trim+0xd0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 801b682:	441a      	add	r2, r3
 801b684:	8054      	strh	r4, [r2, #2]
 801b686:	e7b9      	b.n	801b5fc <mem_trim+0xd0>
      lfree = ptr_to_mem(ptr2);
 801b688:	600b      	str	r3, [r1, #0]
 801b68a:	e7a9      	b.n	801b5e0 <mem_trim+0xb4>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801b68c:	f240 22f5 	movw	r2, #757	; 0x2f5
 801b690:	4b0a      	ldr	r3, [pc, #40]	; (801b6bc <mem_trim+0x190>)
 801b692:	4912      	ldr	r1, [pc, #72]	; (801b6dc <mem_trim+0x1b0>)
 801b694:	480b      	ldr	r0, [pc, #44]	; (801b6c4 <mem_trim+0x198>)
 801b696:	f00a ffdd 	bl	8026654 <iprintf>
  return (struct mem *)(void *)&ram[ptr];
 801b69a:	683a      	ldr	r2, [r7, #0]
 801b69c:	e794      	b.n	801b5c8 <mem_trim+0x9c>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801b69e:	f240 3216 	movw	r2, #790	; 0x316
 801b6a2:	490e      	ldr	r1, [pc, #56]	; (801b6dc <mem_trim+0x1b0>)
 801b6a4:	4b05      	ldr	r3, [pc, #20]	; (801b6bc <mem_trim+0x190>)
 801b6a6:	4807      	ldr	r0, [pc, #28]	; (801b6c4 <mem_trim+0x198>)
 801b6a8:	f00a ffd4 	bl	8026654 <iprintf>
  return (struct mem *)(void *)&ram[ptr];
 801b6ac:	683a      	ldr	r2, [r7, #0]
    mem2->next = mem->next;
 801b6ae:	f835 1c18 	ldrh.w	r1, [r5, #-24]
 801b6b2:	e7d4      	b.n	801b65e <mem_trim+0x132>
 801b6b4:	2001f31c 	.word	0x2001f31c
 801b6b8:	2001f320 	.word	0x2001f320
 801b6bc:	08044a90 	.word	0x08044a90
 801b6c0:	08044d04 	.word	0x08044d04
 801b6c4:	0802b34c 	.word	0x0802b34c
 801b6c8:	0802b5b0 	.word	0x0802b5b0
 801b6cc:	08044c24 	.word	0x08044c24
 801b6d0:	2001f310 	.word	0x2001f310
 801b6d4:	2001f314 	.word	0x2001f314
 801b6d8:	08044d1c 	.word	0x08044d1c
 801b6dc:	08044d3c 	.word	0x08044d3c

0801b6e0 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 801b6e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 801b6e4:	4680      	mov	r8, r0
 801b6e6:	2800      	cmp	r0, #0
 801b6e8:	f000 80b2 	beq.w	801b850 <mem_malloc+0x170>
    return NULL;
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 801b6ec:	f100 0b03 	add.w	fp, r0, #3
    size = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 801b6f0:	f242 7410 	movw	r4, #10000	; 0x2710
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 801b6f4:	f02b 0b03 	bic.w	fp, fp, #3
 801b6f8:	fa1f fb8b 	uxth.w	fp, fp
  if (size < MIN_SIZE_ALIGNED) {
 801b6fc:	f1bb 0f0c 	cmp.w	fp, #12
 801b700:	bf38      	it	cc
 801b702:	f04f 0b0c 	movcc.w	fp, #12
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 801b706:	f10b 0720 	add.w	r7, fp, #32
 801b70a:	b2bf      	uxth	r7, r7
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 801b70c:	42a7      	cmp	r7, r4
 801b70e:	f200 809f 	bhi.w	801b850 <mem_malloc+0x170>
 801b712:	42b8      	cmp	r0, r7
 801b714:	bf94      	ite	ls
 801b716:	f04f 0a00 	movls.w	sl, #0
 801b71a:	f04f 0a01 	movhi.w	sl, #1
 801b71e:	f1ba 0f00 	cmp.w	sl, #0
 801b722:	f040 8095 	bne.w	801b850 <mem_malloc+0x170>
    return NULL;
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 801b726:	4866      	ldr	r0, [pc, #408]	; (801b8c0 <mem_malloc+0x1e0>)
 801b728:	f009 fabe 	bl	8024ca8 <sys_mutex_lock>
  return (mem_size_t)((u8_t *)mem - ram);
 801b72c:	4b65      	ldr	r3, [pc, #404]	; (801b8c4 <mem_malloc+0x1e4>)
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801b72e:	eba4 0c07 	sub.w	ip, r4, r7
 801b732:	f8df 91b8 	ldr.w	r9, [pc, #440]	; 801b8ec <mem_malloc+0x20c>
  return (mem_size_t)((u8_t *)mem - ram);
 801b736:	6818      	ldr	r0, [r3, #0]
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 801b738:	f06f 0e07 	mvn.w	lr, #7
 801b73c:	4d62      	ldr	r5, [pc, #392]	; (801b8c8 <mem_malloc+0x1e8>)
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801b73e:	f8d9 6000 	ldr.w	r6, [r9]
  return (mem_size_t)((u8_t *)mem - ram);
 801b742:	1a36      	subs	r6, r6, r0
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801b744:	b2b3      	uxth	r3, r6
 801b746:	459c      	cmp	ip, r3
  return (mem_size_t)((u8_t *)mem - ram);
 801b748:	461e      	mov	r6, r3
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801b74a:	d97a      	bls.n	801b842 <mem_malloc+0x162>
      mem_free_count = 0;
 801b74c:	f885 a000 	strb.w	sl, [r5]
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 801b750:	ebae 0203 	sub.w	r2, lr, r3
      if (mem_free_count != 0) {
 801b754:	7829      	ldrb	r1, [r5, #0]
  return (struct mem *)(void *)&ram[ptr];
 801b756:	18c4      	adds	r4, r0, r3
      if (mem_free_count != 0) {
 801b758:	2900      	cmp	r1, #0
 801b75a:	d1f0      	bne.n	801b73e <mem_malloc+0x5e>
      if ((!mem->used) &&
 801b75c:	7923      	ldrb	r3, [r4, #4]
 801b75e:	2b00      	cmp	r3, #0
 801b760:	d16b      	bne.n	801b83a <mem_malloc+0x15a>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 801b762:	8821      	ldrh	r1, [r4, #0]
 801b764:	440a      	add	r2, r1
 801b766:	460b      	mov	r3, r1
      if ((!mem->used) &&
 801b768:	42ba      	cmp	r2, r7
 801b76a:	d3ec      	bcc.n	801b746 <mem_malloc+0x66>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 801b76c:	f107 0314 	add.w	r3, r7, #20
 801b770:	429a      	cmp	r2, r3
 801b772:	d371      	bcc.n	801b858 <mem_malloc+0x178>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 801b774:	f10b 0a28 	add.w	sl, fp, #40	; 0x28
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 801b778:	f242 7310 	movw	r3, #10000	; 0x2710
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 801b77c:	44b2      	add	sl, r6
 801b77e:	fa1f fa8a 	uxth.w	sl, sl
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 801b782:	459a      	cmp	sl, r3
 801b784:	f000 808f 	beq.w	801b8a6 <mem_malloc+0x1c6>
  return (struct mem *)(void *)&ram[ptr];
 801b788:	eb00 030a 	add.w	r3, r0, sl
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
          mem2->used = 0;
 801b78c:	2200      	movs	r2, #0
 801b78e:	711a      	strb	r2, [r3, #4]
          mem2->prev = ptr;
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
          mem->used = 1;

          if (mem2->next != MEM_SIZE_ALIGNED) {
 801b790:	f242 7210 	movw	r2, #10000	; 0x2710
          mem2->next = mem->next;
 801b794:	f820 100a 	strh.w	r1, [r0, sl]
          mem2->prev = ptr;
 801b798:	805e      	strh	r6, [r3, #2]
          mem->used = 1;
 801b79a:	2301      	movs	r3, #1
          mem->next = ptr2;
 801b79c:	f8a4 a000 	strh.w	sl, [r4]
          mem->used = 1;
 801b7a0:	7123      	strb	r3, [r4, #4]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 801b7a2:	f830 300a 	ldrh.w	r3, [r0, sl]
 801b7a6:	4293      	cmp	r3, r2
 801b7a8:	d002      	beq.n	801b7b0 <mem_malloc+0xd0>
            ptr_to_mem(mem2->next)->prev = ptr2;
 801b7aa:	4418      	add	r0, r3
 801b7ac:	f8a0 a002 	strh.w	sl, [r0, #2]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 801b7b0:	f8d9 3000 	ldr.w	r3, [r9]
 801b7b4:	42a3      	cmp	r3, r4
 801b7b6:	f040 8081 	bne.w	801b8bc <mem_malloc+0x1dc>
  return (struct mem *)(void *)&ram[ptr];
 801b7ba:	4b42      	ldr	r3, [pc, #264]	; (801b8c4 <mem_malloc+0x1e4>)
          struct mem *cur = lfree;
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
            mem_free_count = 0;
 801b7bc:	2000      	movs	r0, #0
          while (cur->used && cur != ram_end) {
 801b7be:	4e43      	ldr	r6, [pc, #268]	; (801b8cc <mem_malloc+0x1ec>)
  return (struct mem *)(void *)&ram[ptr];
 801b7c0:	f8d3 c000 	ldr.w	ip, [r3]
          while (cur->used && cur != ram_end) {
 801b7c4:	6831      	ldr	r1, [r6, #0]
          struct mem *cur = lfree;
 801b7c6:	f8d9 3000 	ldr.w	r3, [r9]
          while (cur->used && cur != ram_end) {
 801b7ca:	791a      	ldrb	r2, [r3, #4]
 801b7cc:	b942      	cbnz	r2, 801b7e0 <mem_malloc+0x100>
 801b7ce:	e009      	b.n	801b7e4 <mem_malloc+0x104>
            mem_free_count = 0;
 801b7d0:	7028      	strb	r0, [r5, #0]
            LWIP_MEM_ALLOC_UNPROTECT();
            /* prevent high interrupt latency... */
            LWIP_MEM_ALLOC_PROTECT();
            if (mem_free_count != 0) {
 801b7d2:	782a      	ldrb	r2, [r5, #0]
 801b7d4:	2a00      	cmp	r2, #0
 801b7d6:	d142      	bne.n	801b85e <mem_malloc+0x17e>
  return (struct mem *)(void *)&ram[ptr];
 801b7d8:	881b      	ldrh	r3, [r3, #0]
 801b7da:	4463      	add	r3, ip
          while (cur->used && cur != ram_end) {
 801b7dc:	791a      	ldrb	r2, [r3, #4]
 801b7de:	b10a      	cbz	r2, 801b7e4 <mem_malloc+0x104>
 801b7e0:	4299      	cmp	r1, r3
 801b7e2:	d1f5      	bne.n	801b7d0 <mem_malloc+0xf0>
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
          }
          lfree = cur;
 801b7e4:	f8c9 3000 	str.w	r3, [r9]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 801b7e8:	f8d9 3000 	ldr.w	r3, [r9]
 801b7ec:	4299      	cmp	r1, r3
 801b7ee:	d004      	beq.n	801b7fa <mem_malloc+0x11a>
 801b7f0:	f8d9 3000 	ldr.w	r3, [r9]
 801b7f4:	791b      	ldrb	r3, [r3, #4]
 801b7f6:	2b00      	cmp	r3, #0
 801b7f8:	d14d      	bne.n	801b896 <mem_malloc+0x1b6>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 801b7fa:	3708      	adds	r7, #8
        sys_mutex_unlock(&mem_mutex);
 801b7fc:	4830      	ldr	r0, [pc, #192]	; (801b8c0 <mem_malloc+0x1e0>)
 801b7fe:	f009 fa59 	bl	8024cb4 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 801b802:	6833      	ldr	r3, [r6, #0]
 801b804:	4427      	add	r7, r4
 801b806:	42bb      	cmp	r3, r7
 801b808:	d33d      	bcc.n	801b886 <mem_malloc+0x1a6>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 801b80a:	07a3      	lsls	r3, r4, #30
 801b80c:	d12c      	bne.n	801b868 <mem_malloc+0x188>
  void *p = (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 801b80e:	f104 0518 	add.w	r5, r4, #24
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 801b812:	f04f 33cd 	mov.w	r3, #3452816845	; 0xcdcdcdcd
  mem->user_size = user_size;
 801b816:	f8a4 8006 	strh.w	r8, [r4, #6]
  m = (u8_t *)p + size;
 801b81a:	eb05 0208 	add.w	r2, r5, r8
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 801b81e:	60a3      	str	r3, [r4, #8]
 801b820:	60e3      	str	r3, [r4, #12]
 801b822:	6123      	str	r3, [r4, #16]
 801b824:	6163      	str	r3, [r4, #20]
  memset(m, 0xcd, MEM_SANITY_REGION_AFTER_ALIGNED);
 801b826:	f845 3008 	str.w	r3, [r5, r8]
 801b82a:	6053      	str	r3, [r2, #4]
 801b82c:	6093      	str	r3, [r2, #8]
 801b82e:	60d3      	str	r3, [r2, #12]
                    (((mem_ptr_t)mem) & (MEM_ALIGNMENT - 1)) == 0);

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
 801b830:	f7ff fc28 	bl	801b084 <mem_sanity>
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
}
 801b834:	4628      	mov	r0, r5
 801b836:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 801b83a:	8826      	ldrh	r6, [r4, #0]
 801b83c:	4633      	mov	r3, r6
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801b83e:	459c      	cmp	ip, r3
 801b840:	d884      	bhi.n	801b74c <mem_malloc+0x6c>
  return NULL;
 801b842:	2500      	movs	r5, #0
  sys_mutex_unlock(&mem_mutex);
 801b844:	481e      	ldr	r0, [pc, #120]	; (801b8c0 <mem_malloc+0x1e0>)
 801b846:	f009 fa35 	bl	8024cb4 <sys_mutex_unlock>
}
 801b84a:	4628      	mov	r0, r5
 801b84c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return NULL;
 801b850:	2500      	movs	r5, #0
}
 801b852:	4628      	mov	r0, r5
 801b854:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
          mem->used = 1;
 801b858:	2301      	movs	r3, #1
 801b85a:	7123      	strb	r3, [r4, #4]
 801b85c:	e7a8      	b.n	801b7b0 <mem_malloc+0xd0>
        if (mem == lfree) {
 801b85e:	f8d9 3000 	ldr.w	r3, [r9]
 801b862:	42a3      	cmp	r3, r4
 801b864:	d0af      	beq.n	801b7c6 <mem_malloc+0xe6>
 801b866:	e7c8      	b.n	801b7fa <mem_malloc+0x11a>
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 801b868:	4b19      	ldr	r3, [pc, #100]	; (801b8d0 <mem_malloc+0x1f0>)
 801b86a:	f240 32bb 	movw	r2, #955	; 0x3bb
 801b86e:	4919      	ldr	r1, [pc, #100]	; (801b8d4 <mem_malloc+0x1f4>)
 801b870:	4819      	ldr	r0, [pc, #100]	; (801b8d8 <mem_malloc+0x1f8>)
 801b872:	f00a feef 	bl	8026654 <iprintf>
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 801b876:	4b16      	ldr	r3, [pc, #88]	; (801b8d0 <mem_malloc+0x1f0>)
 801b878:	f240 32bd 	movw	r2, #957	; 0x3bd
 801b87c:	4917      	ldr	r1, [pc, #92]	; (801b8dc <mem_malloc+0x1fc>)
 801b87e:	4816      	ldr	r0, [pc, #88]	; (801b8d8 <mem_malloc+0x1f8>)
 801b880:	f00a fee8 	bl	8026654 <iprintf>
 801b884:	e7c3      	b.n	801b80e <mem_malloc+0x12e>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 801b886:	4b12      	ldr	r3, [pc, #72]	; (801b8d0 <mem_malloc+0x1f0>)
 801b888:	f240 32b9 	movw	r2, #953	; 0x3b9
 801b88c:	4914      	ldr	r1, [pc, #80]	; (801b8e0 <mem_malloc+0x200>)
 801b88e:	4812      	ldr	r0, [pc, #72]	; (801b8d8 <mem_malloc+0x1f8>)
 801b890:	f00a fee0 	bl	8026654 <iprintf>
 801b894:	e7b9      	b.n	801b80a <mem_malloc+0x12a>
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 801b896:	4b0e      	ldr	r3, [pc, #56]	; (801b8d0 <mem_malloc+0x1f0>)
 801b898:	f240 32b5 	movw	r2, #949	; 0x3b5
 801b89c:	4911      	ldr	r1, [pc, #68]	; (801b8e4 <mem_malloc+0x204>)
 801b89e:	480e      	ldr	r0, [pc, #56]	; (801b8d8 <mem_malloc+0x1f8>)
 801b8a0:	f00a fed8 	bl	8026654 <iprintf>
 801b8a4:	e7a9      	b.n	801b7fa <mem_malloc+0x11a>
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 801b8a6:	4b0a      	ldr	r3, [pc, #40]	; (801b8d0 <mem_malloc+0x1f0>)
 801b8a8:	f240 3287 	movw	r2, #903	; 0x387
 801b8ac:	490e      	ldr	r1, [pc, #56]	; (801b8e8 <mem_malloc+0x208>)
 801b8ae:	480a      	ldr	r0, [pc, #40]	; (801b8d8 <mem_malloc+0x1f8>)
 801b8b0:	f00a fed0 	bl	8026654 <iprintf>
  return (struct mem *)(void *)&ram[ptr];
 801b8b4:	4b03      	ldr	r3, [pc, #12]	; (801b8c4 <mem_malloc+0x1e4>)
          mem2->next = mem->next;
 801b8b6:	8821      	ldrh	r1, [r4, #0]
  return (struct mem *)(void *)&ram[ptr];
 801b8b8:	6818      	ldr	r0, [r3, #0]
 801b8ba:	e765      	b.n	801b788 <mem_malloc+0xa8>
 801b8bc:	4e03      	ldr	r6, [pc, #12]	; (801b8cc <mem_malloc+0x1ec>)
 801b8be:	e79c      	b.n	801b7fa <mem_malloc+0x11a>
 801b8c0:	2001f318 	.word	0x2001f318
 801b8c4:	2001f31c 	.word	0x2001f31c
 801b8c8:	2001f314 	.word	0x2001f314
 801b8cc:	2001f320 	.word	0x2001f320
 801b8d0:	08044a90 	.word	0x08044a90
 801b8d4:	08044d9c 	.word	0x08044d9c
 801b8d8:	0802b34c 	.word	0x0802b34c
 801b8dc:	08044dcc 	.word	0x08044dcc
 801b8e0:	08044d6c 	.word	0x08044d6c
 801b8e4:	08044d50 	.word	0x08044d50
 801b8e8:	08044d3c 	.word	0x08044d3c
 801b8ec:	2001f310 	.word	0x2001f310

0801b8f0 <memp_overflow_check_all>:
 *
 * @see memp_overflow_check_element for a description of the check
 */
static void
memp_overflow_check_all(void)
{
 801b8f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b8f4:	4f12      	ldr	r7, [pc, #72]	; (801b940 <memp_overflow_check_all+0x50>)
 801b8f6:	2308      	movs	r3, #8
 801b8f8:	4c12      	ldr	r4, [pc, #72]	; (801b944 <memp_overflow_check_all+0x54>)
 801b8fa:	4d13      	ldr	r5, [pc, #76]	; (801b948 <memp_overflow_check_all+0x58>)
 801b8fc:	f107 083c 	add.w	r8, r7, #60	; 0x3c
  mem_overflow_check_raw((u8_t *)p + MEMP_SIZE, desc->size, "pool ", desc->desc);
 801b900:	f8df 9048 	ldr.w	r9, [pc, #72]	; 801b94c <memp_overflow_check_all+0x5c>
  struct memp *p;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);

  for (i = 0; i < MEMP_MAX; ++i) {
    p = (struct memp *)LWIP_MEM_ALIGN(memp_pools[i]->base);
 801b904:	3403      	adds	r4, #3
 801b906:	f024 0403 	bic.w	r4, r4, #3
    for (j = 0; j < memp_pools[i]->num; ++j) {
 801b90a:	b183      	cbz	r3, 801b92e <memp_overflow_check_all+0x3e>
 801b90c:	88a9      	ldrh	r1, [r5, #4]
 801b90e:	2600      	movs	r6, #0
 801b910:	3601      	adds	r6, #1
  mem_overflow_check_raw((u8_t *)p + MEMP_SIZE, desc->size, "pool ", desc->desc);
 801b912:	f104 001c 	add.w	r0, r4, #28
 801b916:	682b      	ldr	r3, [r5, #0]
 801b918:	464a      	mov	r2, r9
 801b91a:	f7ff fc8d 	bl	801b238 <mem_overflow_check_raw>
      memp_overflow_check_element(p, memp_pools[i]);
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 801b91e:	88a9      	ldrh	r1, [r5, #4]
    for (j = 0; j < memp_pools[i]->num; ++j) {
 801b920:	88e8      	ldrh	r0, [r5, #6]
 801b922:	b2b3      	uxth	r3, r6
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 801b924:	f101 022c 	add.w	r2, r1, #44	; 0x2c
    for (j = 0; j < memp_pools[i]->num; ++j) {
 801b928:	4298      	cmp	r0, r3
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 801b92a:	4414      	add	r4, r2
    for (j = 0; j < memp_pools[i]->num; ++j) {
 801b92c:	d8f0      	bhi.n	801b910 <memp_overflow_check_all+0x20>
  for (i = 0; i < MEMP_MAX; ++i) {
 801b92e:	45b8      	cmp	r8, r7
 801b930:	d004      	beq.n	801b93c <memp_overflow_check_all+0x4c>
    p = (struct memp *)LWIP_MEM_ALIGN(memp_pools[i]->base);
 801b932:	f857 5b04 	ldr.w	r5, [r7], #4
 801b936:	68ac      	ldr	r4, [r5, #8]
    for (j = 0; j < memp_pools[i]->num; ++j) {
 801b938:	88eb      	ldrh	r3, [r5, #6]
 801b93a:	e7e3      	b.n	801b904 <memp_overflow_check_all+0x14>
    }
  }
  SYS_ARCH_UNPROTECT(old_level);
}
 801b93c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b940:	08045080 	.word	0x08045080
 801b944:	20029aa0 	.word	0x20029aa0
 801b948:	08044fec 	.word	0x08044fec
 801b94c:	08044df0 	.word	0x08044df0

0801b950 <do_memp_free_pool>:
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 801b950:	078b      	lsls	r3, r1, #30
{
 801b952:	b570      	push	{r4, r5, r6, lr}
 801b954:	460c      	mov	r4, r1
 801b956:	4605      	mov	r5, r0
  LWIP_ASSERT("memp_free: mem properly aligned",
 801b958:	d11f      	bne.n	801b99a <do_memp_free_pool+0x4a>
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 801b95a:	68ea      	ldr	r2, [r5, #12]
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 801b95c:	f1a4 031c 	sub.w	r3, r4, #28
  memp->next = *desc->tab;
 801b960:	6811      	ldr	r1, [r2, #0]
 801b962:	f844 1c1c 	str.w	r1, [r4, #-28]
  *desc->tab = memp;
 801b966:	6013      	str	r3, [r2, #0]
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 801b968:	f854 2c1c 	ldr.w	r2, [r4, #-28]
 801b96c:	b15a      	cbz	r2, 801b986 <do_memp_free_pool+0x36>
      if (t == h) {
 801b96e:	429a      	cmp	r2, r3
 801b970:	d105      	bne.n	801b97e <do_memp_free_pool+0x2e>
 801b972:	e009      	b.n	801b988 <do_memp_free_pool+0x38>
         h = ((h->next != NULL) ? h->next->next : NULL)) {
 801b974:	6812      	ldr	r2, [r2, #0]
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 801b976:	b133      	cbz	r3, 801b986 <do_memp_free_pool+0x36>
 801b978:	b12a      	cbz	r2, 801b986 <do_memp_free_pool+0x36>
      if (t == h) {
 801b97a:	4293      	cmp	r3, r2
 801b97c:	d004      	beq.n	801b988 <do_memp_free_pool+0x38>
         h = ((h->next != NULL) ? h->next->next : NULL)) {
 801b97e:	6812      	ldr	r2, [r2, #0]
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 801b980:	681b      	ldr	r3, [r3, #0]
         h = ((h->next != NULL) ? h->next->next : NULL)) {
 801b982:	2a00      	cmp	r2, #0
 801b984:	d1f6      	bne.n	801b974 <do_memp_free_pool+0x24>
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 801b986:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
 801b988:	4b08      	ldr	r3, [pc, #32]	; (801b9ac <do_memp_free_pool+0x5c>)
 801b98a:	f240 1285 	movw	r2, #389	; 0x185
 801b98e:	4908      	ldr	r1, [pc, #32]	; (801b9b0 <do_memp_free_pool+0x60>)
 801b990:	4808      	ldr	r0, [pc, #32]	; (801b9b4 <do_memp_free_pool+0x64>)
}
 801b992:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
 801b996:	f00a be5d 	b.w	8026654 <iprintf>
  LWIP_ASSERT("memp_free: mem properly aligned",
 801b99a:	4b04      	ldr	r3, [pc, #16]	; (801b9ac <do_memp_free_pool+0x5c>)
 801b99c:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 801b9a0:	4905      	ldr	r1, [pc, #20]	; (801b9b8 <do_memp_free_pool+0x68>)
 801b9a2:	4804      	ldr	r0, [pc, #16]	; (801b9b4 <do_memp_free_pool+0x64>)
 801b9a4:	f00a fe56 	bl	8026654 <iprintf>
 801b9a8:	e7d7      	b.n	801b95a <do_memp_free_pool+0xa>
 801b9aa:	bf00      	nop
 801b9ac:	08044df8 	.word	0x08044df8
 801b9b0:	08044e48 	.word	0x08044e48
 801b9b4:	0802b34c 	.word	0x0802b34c
 801b9b8:	08044e28 	.word	0x08044e28

0801b9bc <memp_init_pool>:
{
 801b9bc:	b570      	push	{r4, r5, r6, lr}
  *desc->tab = NULL;
 801b9be:	2200      	movs	r2, #0
  for (i = 0; i < desc->num; ++i) {
 801b9c0:	88c1      	ldrh	r1, [r0, #6]
  *desc->tab = NULL;
 801b9c2:	e9d0 4302 	ldrd	r4, r3, [r0, #8]
 801b9c6:	601a      	str	r2, [r3, #0]
  for (i = 0; i < desc->num; ++i) {
 801b9c8:	b1b1      	cbz	r1, 801b9f8 <memp_init_pool+0x3c>
 801b9ca:	3403      	adds	r4, #3
 801b9cc:	4605      	mov	r5, r0
  mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 801b9ce:	8881      	ldrh	r1, [r0, #4]
  for (i = 0; i < desc->num; ++i) {
 801b9d0:	4616      	mov	r6, r2
 801b9d2:	f024 0403 	bic.w	r4, r4, #3
 801b9d6:	e001      	b.n	801b9dc <memp_init_pool+0x20>
    memp->next = *desc->tab;
 801b9d8:	68eb      	ldr	r3, [r5, #12]
 801b9da:	681a      	ldr	r2, [r3, #0]
 801b9dc:	6022      	str	r2, [r4, #0]
  mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 801b9de:	f104 001c 	add.w	r0, r4, #28
    *desc->tab = memp;
 801b9e2:	601c      	str	r4, [r3, #0]
  for (i = 0; i < desc->num; ++i) {
 801b9e4:	3601      	adds	r6, #1
  mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 801b9e6:	f7ff fc73 	bl	801b2d0 <mem_overflow_init_raw>
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 801b9ea:	88a9      	ldrh	r1, [r5, #4]
  for (i = 0; i < desc->num; ++i) {
 801b9ec:	88eb      	ldrh	r3, [r5, #6]
                                   + MEM_SANITY_REGION_AFTER_ALIGNED
 801b9ee:	f101 022c 	add.w	r2, r1, #44	; 0x2c
  for (i = 0; i < desc->num; ++i) {
 801b9f2:	42b3      	cmp	r3, r6
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 801b9f4:	4414      	add	r4, r2
  for (i = 0; i < desc->num; ++i) {
 801b9f6:	dcef      	bgt.n	801b9d8 <memp_init_pool+0x1c>
}
 801b9f8:	bd70      	pop	{r4, r5, r6, pc}
 801b9fa:	bf00      	nop

0801b9fc <memp_init>:
{
 801b9fc:	b538      	push	{r3, r4, r5, lr}
 801b9fe:	4c07      	ldr	r4, [pc, #28]	; (801ba1c <memp_init+0x20>)
 801ba00:	4807      	ldr	r0, [pc, #28]	; (801ba20 <memp_init+0x24>)
 801ba02:	f104 053c 	add.w	r5, r4, #60	; 0x3c
 801ba06:	e001      	b.n	801ba0c <memp_init+0x10>
    memp_init_pool(memp_pools[i]);
 801ba08:	f854 0b04 	ldr.w	r0, [r4], #4
 801ba0c:	f7ff ffd6 	bl	801b9bc <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801ba10:	42ac      	cmp	r4, r5
 801ba12:	d1f9      	bne.n	801ba08 <memp_init+0xc>
}
 801ba14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  memp_overflow_check_all();
 801ba18:	f7ff bf6a 	b.w	801b8f0 <memp_overflow_check_all>
 801ba1c:	08045080 	.word	0x08045080
 801ba20:	08044fec 	.word	0x08044fec

0801ba24 <memp_malloc_fn>:
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801ba24:	280f      	cmp	r0, #15
{
 801ba26:	b570      	push	{r4, r5, r6, lr}
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801ba28:	d81d      	bhi.n	801ba66 <memp_malloc_fn+0x42>
  memp_overflow_check_all();
 801ba2a:	4604      	mov	r4, r0
 801ba2c:	460e      	mov	r6, r1
 801ba2e:	4615      	mov	r5, r2
 801ba30:	f7ff ff5e 	bl	801b8f0 <memp_overflow_check_all>
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
 801ba34:	4b11      	ldr	r3, [pc, #68]	; (801ba7c <memp_malloc_fn+0x58>)
 801ba36:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801ba3a:	68db      	ldr	r3, [r3, #12]
  memp = *desc->tab;
 801ba3c:	681c      	ldr	r4, [r3, #0]
  if (memp != NULL) {
 801ba3e:	b144      	cbz	r4, 801ba52 <memp_malloc_fn+0x2e>
    *desc->tab = memp->next;
 801ba40:	6822      	ldr	r2, [r4, #0]
 801ba42:	601a      	str	r2, [r3, #0]
    memp->next = NULL;
 801ba44:	2300      	movs	r3, #0
 801ba46:	6023      	str	r3, [r4, #0]
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 801ba48:	07a3      	lsls	r3, r4, #30
    memp->line = line;
 801ba4a:	e9c4 6501 	strd	r6, r5, [r4, #4]
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 801ba4e:	d102      	bne.n	801ba56 <memp_malloc_fn+0x32>
    return ((u8_t *)memp + MEMP_SIZE);
 801ba50:	341c      	adds	r4, #28
}
 801ba52:	4620      	mov	r0, r4
 801ba54:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 801ba56:	4b0a      	ldr	r3, [pc, #40]	; (801ba80 <memp_malloc_fn+0x5c>)
 801ba58:	f44f 728c 	mov.w	r2, #280	; 0x118
 801ba5c:	4909      	ldr	r1, [pc, #36]	; (801ba84 <memp_malloc_fn+0x60>)
 801ba5e:	480a      	ldr	r0, [pc, #40]	; (801ba88 <memp_malloc_fn+0x64>)
 801ba60:	f00a fdf8 	bl	8026654 <iprintf>
 801ba64:	e7f4      	b.n	801ba50 <memp_malloc_fn+0x2c>
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801ba66:	2400      	movs	r4, #0
 801ba68:	4b05      	ldr	r3, [pc, #20]	; (801ba80 <memp_malloc_fn+0x5c>)
 801ba6a:	f240 1257 	movw	r2, #343	; 0x157
 801ba6e:	4907      	ldr	r1, [pc, #28]	; (801ba8c <memp_malloc_fn+0x68>)
 801ba70:	4805      	ldr	r0, [pc, #20]	; (801ba88 <memp_malloc_fn+0x64>)
 801ba72:	f00a fdef 	bl	8026654 <iprintf>
}
 801ba76:	4620      	mov	r0, r4
 801ba78:	bd70      	pop	{r4, r5, r6, pc}
 801ba7a:	bf00      	nop
 801ba7c:	0804507c 	.word	0x0804507c
 801ba80:	08044df8 	.word	0x08044df8
 801ba84:	08044e68 	.word	0x08044e68
 801ba88:	0802b34c 	.word	0x0802b34c
 801ba8c:	08044e8c 	.word	0x08044e8c

0801ba90 <memp_free>:
{
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 801ba90:	280f      	cmp	r0, #15
 801ba92:	d80e      	bhi.n	801bab2 <memp_free+0x22>
{
 801ba94:	b570      	push	{r4, r5, r6, lr}
 801ba96:	460d      	mov	r5, r1

  if (mem == NULL) {
 801ba98:	b151      	cbz	r1, 801bab0 <memp_free+0x20>
    return;
  }

#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
 801ba9a:	4604      	mov	r4, r0
 801ba9c:	f7ff ff28 	bl	801b8f0 <memp_overflow_check_all>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 801baa0:	4b07      	ldr	r3, [pc, #28]	; (801bac0 <memp_free+0x30>)
 801baa2:	4629      	mov	r1, r5
 801baa4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 801baa8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  do_memp_free_pool(memp_pools[type], mem);
 801baac:	f7ff bf50 	b.w	801b950 <do_memp_free_pool>
}
 801bab0:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 801bab2:	4b04      	ldr	r3, [pc, #16]	; (801bac4 <memp_free+0x34>)
 801bab4:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 801bab8:	4903      	ldr	r1, [pc, #12]	; (801bac8 <memp_free+0x38>)
 801baba:	4804      	ldr	r0, [pc, #16]	; (801bacc <memp_free+0x3c>)
 801babc:	f00a bdca 	b.w	8026654 <iprintf>
 801bac0:	0804507c 	.word	0x0804507c
 801bac4:	08044df8 	.word	0x08044df8
 801bac8:	08044eac 	.word	0x08044eac
 801bacc:	0802b34c 	.word	0x0802b34c

0801bad0 <netif_null_output_ip4>:
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
}
 801bad0:	f06f 000b 	mvn.w	r0, #11
 801bad4:	4770      	bx	lr
 801bad6:	bf00      	nop

0801bad8 <netif_issue_reports>:
{
 801bad8:	b510      	push	{r4, lr}
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 801bada:	4604      	mov	r4, r0
 801badc:	b150      	cbz	r0, 801baf4 <netif_issue_reports+0x1c>
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 801bade:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 801bae2:	f003 0205 	and.w	r2, r3, #5
 801bae6:	2a05      	cmp	r2, #5
 801bae8:	d103      	bne.n	801baf2 <netif_issue_reports+0x1a>
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801baea:	6862      	ldr	r2, [r4, #4]
 801baec:	b10a      	cbz	r2, 801baf2 <netif_issue_reports+0x1a>
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 801baee:	071b      	lsls	r3, r3, #28
 801baf0:	d408      	bmi.n	801bb04 <netif_issue_reports+0x2c>
}
 801baf2:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 801baf4:	4b06      	ldr	r3, [pc, #24]	; (801bb10 <netif_issue_reports+0x38>)
 801baf6:	f240 326d 	movw	r2, #877	; 0x36d
 801bafa:	4906      	ldr	r1, [pc, #24]	; (801bb14 <netif_issue_reports+0x3c>)
 801bafc:	4806      	ldr	r0, [pc, #24]	; (801bb18 <netif_issue_reports+0x40>)
 801bafe:	f00a fda9 	bl	8026654 <iprintf>
 801bb02:	e7ec      	b.n	801bade <netif_issue_reports+0x6>
      etharp_gratuitous(netif);
 801bb04:	1d21      	adds	r1, r4, #4
 801bb06:	4620      	mov	r0, r4
}
 801bb08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      etharp_gratuitous(netif);
 801bb0c:	f007 bfac 	b.w	8023a68 <etharp_request>
 801bb10:	080450bc 	.word	0x080450bc
 801bb14:	080450f0 	.word	0x080450f0
 801bb18:	0802b34c 	.word	0x0802b34c

0801bb1c <netif_do_set_ipaddr.isra.0>:
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
 801bb1c:	b570      	push	{r4, r5, r6, lr}
 801bb1e:	4605      	mov	r5, r0
 801bb20:	b082      	sub	sp, #8
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 801bb22:	460c      	mov	r4, r1
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
 801bb24:	4616      	mov	r6, r2
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 801bb26:	b301      	cbz	r1, 801bb6a <netif_do_set_ipaddr.isra.0+0x4e>
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 801bb28:	686b      	ldr	r3, [r5, #4]
 801bb2a:	6822      	ldr	r2, [r4, #0]
 801bb2c:	429a      	cmp	r2, r3
 801bb2e:	d101      	bne.n	801bb34 <netif_do_set_ipaddr.isra.0+0x18>
}
 801bb30:	b002      	add	sp, #8
 801bb32:	bd70      	pop	{r4, r5, r6, pc}
    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 801bb34:	6033      	str	r3, [r6, #0]
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 801bb36:	4630      	mov	r0, r6
 801bb38:	a901      	add	r1, sp, #4
    *ip_2_ip4(&new_addr) = *ipaddr;
 801bb3a:	9201      	str	r2, [sp, #4]
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 801bb3c:	f002 fa5a 	bl	801dff4 <tcp_netif_ip_addr_changed>
  udp_netif_ip_addr_changed(old_addr, new_addr);
 801bb40:	a901      	add	r1, sp, #4
 801bb42:	4630      	mov	r0, r6
 801bb44:	f005 fde4 	bl	8021710 <udp_netif_ip_addr_changed>
  raw_netif_ip_addr_changed(old_addr, new_addr);
 801bb48:	a901      	add	r1, sp, #4
 801bb4a:	4630      	mov	r0, r6
 801bb4c:	f000 ff6c 	bl	801ca28 <raw_netif_ip_addr_changed>
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 801bb50:	6823      	ldr	r3, [r4, #0]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 801bb52:	2101      	movs	r1, #1
 801bb54:	4628      	mov	r0, r5
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 801bb56:	606b      	str	r3, [r5, #4]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 801bb58:	f7ff ffbe 	bl	801bad8 <netif_issue_reports>
    NETIF_STATUS_CALLBACK(netif);
 801bb5c:	69eb      	ldr	r3, [r5, #28]
 801bb5e:	2b00      	cmp	r3, #0
 801bb60:	d0e6      	beq.n	801bb30 <netif_do_set_ipaddr.isra.0+0x14>
 801bb62:	4628      	mov	r0, r5
 801bb64:	4798      	blx	r3
}
 801bb66:	b002      	add	sp, #8
 801bb68:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 801bb6a:	4b04      	ldr	r3, [pc, #16]	; (801bb7c <netif_do_set_ipaddr.isra.0+0x60>)
 801bb6c:	f240 12cb 	movw	r2, #459	; 0x1cb
 801bb70:	4903      	ldr	r1, [pc, #12]	; (801bb80 <netif_do_set_ipaddr.isra.0+0x64>)
 801bb72:	4804      	ldr	r0, [pc, #16]	; (801bb84 <netif_do_set_ipaddr.isra.0+0x68>)
 801bb74:	f00a fd6e 	bl	8026654 <iprintf>
 801bb78:	e7d6      	b.n	801bb28 <netif_do_set_ipaddr.isra.0+0xc>
 801bb7a:	bf00      	nop
 801bb7c:	080450bc 	.word	0x080450bc
 801bb80:	08045114 	.word	0x08045114
 801bb84:	0802b34c 	.word	0x0802b34c

0801bb88 <netif_init>:
}
 801bb88:	4770      	bx	lr
 801bb8a:	bf00      	nop

0801bb8c <netif_set_addr>:
{
 801bb8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    ipaddr = IP4_ADDR_ANY4;
 801bb8e:	2900      	cmp	r1, #0
{
 801bb90:	461f      	mov	r7, r3
    ipaddr = IP4_ADDR_ANY4;
 801bb92:	4b16      	ldr	r3, [pc, #88]	; (801bbec <netif_set_addr+0x60>)
  if (ipaddr == NULL) {
 801bb94:	460c      	mov	r4, r1
{
 801bb96:	b083      	sub	sp, #12
 801bb98:	4605      	mov	r5, r0
    ipaddr = IP4_ADDR_ANY4;
 801bb9a:	bf14      	ite	ne
 801bb9c:	460c      	movne	r4, r1
 801bb9e:	461c      	moveq	r4, r3
  if (netmask == NULL) {
 801bba0:	b30a      	cbz	r2, 801bbe6 <netif_set_addr+0x5a>
 801bba2:	4616      	mov	r6, r2
  if (gw == NULL) {
 801bba4:	b1ef      	cbz	r7, 801bbe2 <netif_set_addr+0x56>
  remove = ip4_addr_isany(ipaddr);
 801bba6:	6823      	ldr	r3, [r4, #0]
 801bba8:	b993      	cbnz	r3, 801bbd0 <netif_set_addr+0x44>
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 801bbaa:	4621      	mov	r1, r4
 801bbac:	aa01      	add	r2, sp, #4
 801bbae:	4628      	mov	r0, r5
 801bbb0:	f7ff ffb4 	bl	801bb1c <netif_do_set_ipaddr.isra.0>
 801bbb4:	2101      	movs	r1, #1
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 801bbb6:	6833      	ldr	r3, [r6, #0]
 801bbb8:	68aa      	ldr	r2, [r5, #8]
 801bbba:	4293      	cmp	r3, r2
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 801bbbc:	68ea      	ldr	r2, [r5, #12]
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 801bbbe:	bf18      	it	ne
 801bbc0:	60ab      	strne	r3, [r5, #8]
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 801bbc2:	683b      	ldr	r3, [r7, #0]
 801bbc4:	4293      	cmp	r3, r2
    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 801bbc6:	bf18      	it	ne
 801bbc8:	60eb      	strne	r3, [r5, #12]
  if (!remove) {
 801bbca:	b119      	cbz	r1, 801bbd4 <netif_set_addr+0x48>
}
 801bbcc:	b003      	add	sp, #12
 801bbce:	bdf0      	pop	{r4, r5, r6, r7, pc}
  remove = ip4_addr_isany(ipaddr);
 801bbd0:	2100      	movs	r1, #0
 801bbd2:	e7f0      	b.n	801bbb6 <netif_set_addr+0x2a>
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 801bbd4:	aa01      	add	r2, sp, #4
 801bbd6:	4621      	mov	r1, r4
 801bbd8:	4628      	mov	r0, r5
 801bbda:	f7ff ff9f 	bl	801bb1c <netif_do_set_ipaddr.isra.0>
}
 801bbde:	b003      	add	sp, #12
 801bbe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    gw = IP4_ADDR_ANY4;
 801bbe2:	4f02      	ldr	r7, [pc, #8]	; (801bbec <netif_set_addr+0x60>)
 801bbe4:	e7df      	b.n	801bba6 <netif_set_addr+0x1a>
    netmask = IP4_ADDR_ANY4;
 801bbe6:	461e      	mov	r6, r3
 801bbe8:	e7dc      	b.n	801bba4 <netif_set_addr+0x18>
 801bbea:	bf00      	nop
 801bbec:	080471e4 	.word	0x080471e4

0801bbf0 <netif_add>:
{
 801bbf0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bbf4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 801bbf6:	4606      	mov	r6, r0
 801bbf8:	2800      	cmp	r0, #0
 801bbfa:	f000 8081 	beq.w	801bd00 <netif_add+0x110>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 801bbfe:	2d00      	cmp	r5, #0
 801bc00:	f000 8087 	beq.w	801bd12 <netif_add+0x122>
  if (ipaddr == NULL) {
 801bc04:	2900      	cmp	r1, #0
 801bc06:	d06f      	beq.n	801bce8 <netif_add+0xf8>
  if (netmask == NULL) {
 801bc08:	2a00      	cmp	r2, #0
 801bc0a:	d068      	beq.n	801bcde <netif_add+0xee>
  if (gw == NULL) {
 801bc0c:	2b00      	cmp	r3, #0
 801bc0e:	d069      	beq.n	801bce4 <netif_add+0xf4>
  netif->state = state;
 801bc10:	980a      	ldr	r0, [sp, #40]	; 0x28
  ip_addr_set_zero_ip4(&netif->ip_addr);
 801bc12:	2400      	movs	r4, #0
  netif->num = netif_num;
 801bc14:	f8df a128 	ldr.w	sl, [pc, #296]	; 801bd40 <netif_add+0x150>
  netif->state = state;
 801bc18:	6270      	str	r0, [r6, #36]	; 0x24
  netif->input = input;
 801bc1a:	980c      	ldr	r0, [sp, #48]	; 0x30
  ip_addr_set_zero_ip4(&netif->gw);
 801bc1c:	60f4      	str	r4, [r6, #12]
  netif->input = input;
 801bc1e:	6130      	str	r0, [r6, #16]
  netif->num = netif_num;
 801bc20:	f89a 0000 	ldrb.w	r0, [sl]
  netif->mtu = 0;
 801bc24:	85b4      	strh	r4, [r6, #44]	; 0x2c
  netif->num = netif_num;
 801bc26:	f886 0038 	strb.w	r0, [r6, #56]	; 0x38
  netif->output = netif_null_output_ip4;
 801bc2a:	483e      	ldr	r0, [pc, #248]	; (801bd24 <netif_add+0x134>)
  netif->flags = 0;
 801bc2c:	f886 4035 	strb.w	r4, [r6, #53]	; 0x35
  netif->output = netif_null_output_ip4;
 801bc30:	6170      	str	r0, [r6, #20]
  netif_set_addr(netif, ipaddr, netmask, gw);
 801bc32:	4630      	mov	r0, r6
  memset(netif->client_data, 0, sizeof(netif->client_data));
 801bc34:	62b4      	str	r4, [r6, #40]	; 0x28
  ip_addr_set_zero_ip4(&netif->netmask);
 801bc36:	e9c6 4401 	strd	r4, r4, [r6, #4]
  netif->link_callback = NULL;
 801bc3a:	e9c6 4407 	strd	r4, r4, [r6, #28]
  netif_set_addr(netif, ipaddr, netmask, gw);
 801bc3e:	f7ff ffa5 	bl	801bb8c <netif_set_addr>
  if (init(netif) != ERR_OK) {
 801bc42:	4630      	mov	r0, r6
 801bc44:	47a8      	blx	r5
 801bc46:	2800      	cmp	r0, #0
 801bc48:	d157      	bne.n	801bcfa <netif_add+0x10a>
      if (netif->num == 255) {
 801bc4a:	f896 2038 	ldrb.w	r2, [r6, #56]	; 0x38
 801bc4e:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 801bd44 <netif_add+0x154>
        LWIP_ASSERT("netif already added", netif2 != netif);
 801bc52:	f8df b0e0 	ldr.w	fp, [pc, #224]	; 801bd34 <netif_add+0x144>
 801bc56:	f8df 90f0 	ldr.w	r9, [pc, #240]	; 801bd48 <netif_add+0x158>
 801bc5a:	4f33      	ldr	r7, [pc, #204]	; (801bd28 <netif_add+0x138>)
      if (netif->num == 255) {
 801bc5c:	2aff      	cmp	r2, #255	; 0xff
 801bc5e:	d102      	bne.n	801bc66 <netif_add+0x76>
        netif->num = 0;
 801bc60:	2300      	movs	r3, #0
 801bc62:	f886 3038 	strb.w	r3, [r6, #56]	; 0x38
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801bc66:	f8d8 4000 	ldr.w	r4, [r8]
 801bc6a:	2c00      	cmp	r4, #0
 801bc6c:	d042      	beq.n	801bcf4 <netif_add+0x104>
      num_netifs = 0;
 801bc6e:	2500      	movs	r5, #0
 801bc70:	e007      	b.n	801bc82 <netif_add+0x92>
        if (netif2->num == netif->num) {
 801bc72:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 801bc76:	f896 3038 	ldrb.w	r3, [r6, #56]	; 0x38
 801bc7a:	429a      	cmp	r2, r3
 801bc7c:	d014      	beq.n	801bca8 <netif_add+0xb8>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801bc7e:	6824      	ldr	r4, [r4, #0]
 801bc80:	b1fc      	cbz	r4, 801bcc2 <netif_add+0xd2>
        LWIP_ASSERT("netif already added", netif2 != netif);
 801bc82:	42a6      	cmp	r6, r4
        num_netifs++;
 801bc84:	f105 0501 	add.w	r5, r5, #1
        LWIP_ASSERT("netif already added", netif2 != netif);
 801bc88:	d013      	beq.n	801bcb2 <netif_add+0xc2>
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 801bc8a:	2dff      	cmp	r5, #255	; 0xff
 801bc8c:	ddf1      	ble.n	801bc72 <netif_add+0x82>
 801bc8e:	465b      	mov	r3, fp
 801bc90:	f240 128d 	movw	r2, #397	; 0x18d
 801bc94:	4925      	ldr	r1, [pc, #148]	; (801bd2c <netif_add+0x13c>)
 801bc96:	4638      	mov	r0, r7
 801bc98:	f00a fcdc 	bl	8026654 <iprintf>
        if (netif2->num == netif->num) {
 801bc9c:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 801bca0:	f896 3038 	ldrb.w	r3, [r6, #56]	; 0x38
 801bca4:	429a      	cmp	r2, r3
 801bca6:	d1ea      	bne.n	801bc7e <netif_add+0x8e>
          netif->num++;
 801bca8:	3201      	adds	r2, #1
 801bcaa:	b2d2      	uxtb	r2, r2
 801bcac:	f886 2038 	strb.w	r2, [r6, #56]	; 0x38
    } while (netif2 != NULL);
 801bcb0:	e7d4      	b.n	801bc5c <netif_add+0x6c>
        LWIP_ASSERT("netif already added", netif2 != netif);
 801bcb2:	465b      	mov	r3, fp
 801bcb4:	f240 128b 	movw	r2, #395	; 0x18b
 801bcb8:	4649      	mov	r1, r9
 801bcba:	4638      	mov	r0, r7
 801bcbc:	f00a fcca 	bl	8026654 <iprintf>
 801bcc0:	e7e3      	b.n	801bc8a <netif_add+0x9a>
  netif->next = netif_list;
 801bcc2:	f8d8 4000 	ldr.w	r4, [r8]
  if (netif->num == 254) {
 801bcc6:	2bfe      	cmp	r3, #254	; 0xfe
 801bcc8:	d012      	beq.n	801bcf0 <netif_add+0x100>
    netif_num = (u8_t)(netif->num + 1);
 801bcca:	3301      	adds	r3, #1
 801bccc:	b2db      	uxtb	r3, r3
  return netif;
 801bcce:	4630      	mov	r0, r6
  netif->next = netif_list;
 801bcd0:	6034      	str	r4, [r6, #0]
 801bcd2:	f88a 3000 	strb.w	r3, [sl]
  netif_list = netif;
 801bcd6:	f8c8 6000 	str.w	r6, [r8]
}
 801bcda:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 801bcde:	4a14      	ldr	r2, [pc, #80]	; (801bd30 <netif_add+0x140>)
  if (gw == NULL) {
 801bce0:	2b00      	cmp	r3, #0
 801bce2:	d195      	bne.n	801bc10 <netif_add+0x20>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 801bce4:	4b12      	ldr	r3, [pc, #72]	; (801bd30 <netif_add+0x140>)
 801bce6:	e793      	b.n	801bc10 <netif_add+0x20>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 801bce8:	4911      	ldr	r1, [pc, #68]	; (801bd30 <netif_add+0x140>)
  if (netmask == NULL) {
 801bcea:	2a00      	cmp	r2, #0
 801bcec:	d18e      	bne.n	801bc0c <netif_add+0x1c>
 801bcee:	e7f6      	b.n	801bcde <netif_add+0xee>
    netif_num = 0;
 801bcf0:	2300      	movs	r3, #0
 801bcf2:	e7ec      	b.n	801bcce <netif_add+0xde>
  if (netif->num == 254) {
 801bcf4:	f896 3038 	ldrb.w	r3, [r6, #56]	; 0x38
 801bcf8:	e7e5      	b.n	801bcc6 <netif_add+0xd6>
    return NULL;
 801bcfa:	4620      	mov	r0, r4
}
 801bcfc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 801bd00:	4b0c      	ldr	r3, [pc, #48]	; (801bd34 <netif_add+0x144>)
 801bd02:	f240 1227 	movw	r2, #295	; 0x127
 801bd06:	490c      	ldr	r1, [pc, #48]	; (801bd38 <netif_add+0x148>)
 801bd08:	4807      	ldr	r0, [pc, #28]	; (801bd28 <netif_add+0x138>)
 801bd0a:	f00a fca3 	bl	8026654 <iprintf>
 801bd0e:	4630      	mov	r0, r6
 801bd10:	e7e3      	b.n	801bcda <netif_add+0xea>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 801bd12:	4b08      	ldr	r3, [pc, #32]	; (801bd34 <netif_add+0x144>)
 801bd14:	f44f 7294 	mov.w	r2, #296	; 0x128
 801bd18:	4908      	ldr	r1, [pc, #32]	; (801bd3c <netif_add+0x14c>)
 801bd1a:	4803      	ldr	r0, [pc, #12]	; (801bd28 <netif_add+0x138>)
 801bd1c:	f00a fc9a 	bl	8026654 <iprintf>
 801bd20:	4628      	mov	r0, r5
 801bd22:	e7da      	b.n	801bcda <netif_add+0xea>
 801bd24:	0801bad1 	.word	0x0801bad1
 801bd28:	0802b34c 	.word	0x0802b34c
 801bd2c:	08045178 	.word	0x08045178
 801bd30:	080471e4 	.word	0x080471e4
 801bd34:	080450bc 	.word	0x080450bc
 801bd38:	08045124 	.word	0x08045124
 801bd3c:	08045140 	.word	0x08045140
 801bd40:	2002e48c 	.word	0x2002e48c
 801bd44:	2002e488 	.word	0x2002e488
 801bd48:	08045164 	.word	0x08045164

0801bd4c <netif_set_default>:
  netif_default = netif;
 801bd4c:	4b01      	ldr	r3, [pc, #4]	; (801bd54 <netif_set_default+0x8>)
 801bd4e:	6018      	str	r0, [r3, #0]
}
 801bd50:	4770      	bx	lr
 801bd52:	bf00      	nop
 801bd54:	2002e484 	.word	0x2002e484

0801bd58 <netif_set_up>:
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 801bd58:	b198      	cbz	r0, 801bd82 <netif_set_up+0x2a>
{
 801bd5a:	b510      	push	{r4, lr}
  if (!(netif->flags & NETIF_FLAG_UP)) {
 801bd5c:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 801bd60:	4604      	mov	r4, r0
 801bd62:	07da      	lsls	r2, r3, #31
 801bd64:	d40c      	bmi.n	801bd80 <netif_set_up+0x28>
    netif_set_flags(netif, NETIF_FLAG_UP);
 801bd66:	f043 0301 	orr.w	r3, r3, #1
    NETIF_STATUS_CALLBACK(netif);
 801bd6a:	69c2      	ldr	r2, [r0, #28]
    netif_set_flags(netif, NETIF_FLAG_UP);
 801bd6c:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    NETIF_STATUS_CALLBACK(netif);
 801bd70:	b102      	cbz	r2, 801bd74 <netif_set_up+0x1c>
 801bd72:	4790      	blx	r2
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801bd74:	4620      	mov	r0, r4
 801bd76:	2103      	movs	r1, #3
}
 801bd78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801bd7c:	f7ff beac 	b.w	801bad8 <netif_issue_reports>
}
 801bd80:	bd10      	pop	{r4, pc}
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 801bd82:	4b03      	ldr	r3, [pc, #12]	; (801bd90 <netif_set_up+0x38>)
 801bd84:	f44f 7254 	mov.w	r2, #848	; 0x350
 801bd88:	4902      	ldr	r1, [pc, #8]	; (801bd94 <netif_set_up+0x3c>)
 801bd8a:	4803      	ldr	r0, [pc, #12]	; (801bd98 <netif_set_up+0x40>)
 801bd8c:	f00a bc62 	b.w	8026654 <iprintf>
 801bd90:	080450bc 	.word	0x080450bc
 801bd94:	080451a8 	.word	0x080451a8
 801bd98:	0802b34c 	.word	0x0802b34c

0801bd9c <netif_set_down>:
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 801bd9c:	b1a8      	cbz	r0, 801bdca <netif_set_down+0x2e>
{
 801bd9e:	b510      	push	{r4, lr}
  if (netif->flags & NETIF_FLAG_UP) {
 801bda0:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 801bda4:	4604      	mov	r4, r0
 801bda6:	07da      	lsls	r2, r3, #31
 801bda8:	d50b      	bpl.n	801bdc2 <netif_set_down+0x26>
    netif_clear_flags(netif, NETIF_FLAG_UP);
 801bdaa:	f023 0201 	bic.w	r2, r3, #1
    if (netif->flags & NETIF_FLAG_ETHARP) {
 801bdae:	071b      	lsls	r3, r3, #28
    netif_clear_flags(netif, NETIF_FLAG_UP);
 801bdb0:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    if (netif->flags & NETIF_FLAG_ETHARP) {
 801bdb4:	d406      	bmi.n	801bdc4 <netif_set_down+0x28>
    NETIF_STATUS_CALLBACK(netif);
 801bdb6:	69e3      	ldr	r3, [r4, #28]
 801bdb8:	b11b      	cbz	r3, 801bdc2 <netif_set_down+0x26>
 801bdba:	4620      	mov	r0, r4
}
 801bdbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_STATUS_CALLBACK(netif);
 801bdc0:	4718      	bx	r3
}
 801bdc2:	bd10      	pop	{r4, pc}
      etharp_cleanup_netif(netif);
 801bdc4:	f007 fbc8 	bl	8023558 <etharp_cleanup_netif>
 801bdc8:	e7f5      	b.n	801bdb6 <netif_set_down+0x1a>
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 801bdca:	4b03      	ldr	r3, [pc, #12]	; (801bdd8 <netif_set_down+0x3c>)
 801bdcc:	f240 329b 	movw	r2, #923	; 0x39b
 801bdd0:	4902      	ldr	r1, [pc, #8]	; (801bddc <netif_set_down+0x40>)
 801bdd2:	4803      	ldr	r0, [pc, #12]	; (801bde0 <netif_set_down+0x44>)
 801bdd4:	f00a bc3e 	b.w	8026654 <iprintf>
 801bdd8:	080450bc 	.word	0x080450bc
 801bddc:	080451c4 	.word	0x080451c4
 801bde0:	0802b34c 	.word	0x0802b34c

0801bde4 <netif_set_status_callback>:
  if (netif) {
 801bde4:	b100      	cbz	r0, 801bde8 <netif_set_status_callback+0x4>
    netif->status_callback = status_callback;
 801bde6:	61c1      	str	r1, [r0, #28]
}
 801bde8:	4770      	bx	lr
 801bdea:	bf00      	nop

0801bdec <netif_set_link_up>:
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 801bdec:	b1b8      	cbz	r0, 801be1e <netif_set_link_up+0x32>
{
 801bdee:	b510      	push	{r4, lr}
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 801bdf0:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 801bdf4:	4604      	mov	r4, r0
 801bdf6:	075a      	lsls	r2, r3, #29
 801bdf8:	d500      	bpl.n	801bdfc <netif_set_link_up+0x10>
}
 801bdfa:	bd10      	pop	{r4, pc}
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 801bdfc:	f043 0304 	orr.w	r3, r3, #4
 801be00:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    dhcp_network_changed(netif);
 801be04:	f006 fd96 	bl	8022934 <dhcp_network_changed>
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801be08:	2103      	movs	r1, #3
 801be0a:	4620      	mov	r0, r4
 801be0c:	f7ff fe64 	bl	801bad8 <netif_issue_reports>
    NETIF_LINK_CALLBACK(netif);
 801be10:	6a23      	ldr	r3, [r4, #32]
 801be12:	2b00      	cmp	r3, #0
 801be14:	d0f1      	beq.n	801bdfa <netif_set_link_up+0xe>
 801be16:	4620      	mov	r0, r4
}
 801be18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_LINK_CALLBACK(netif);
 801be1c:	4718      	bx	r3
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 801be1e:	4b03      	ldr	r3, [pc, #12]	; (801be2c <netif_set_link_up+0x40>)
 801be20:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 801be24:	4902      	ldr	r1, [pc, #8]	; (801be30 <netif_set_link_up+0x44>)
 801be26:	4803      	ldr	r0, [pc, #12]	; (801be34 <netif_set_link_up+0x48>)
 801be28:	f00a bc14 	b.w	8026654 <iprintf>
 801be2c:	080450bc 	.word	0x080450bc
 801be30:	080451e4 	.word	0x080451e4
 801be34:	0802b34c 	.word	0x0802b34c

0801be38 <netif_set_link_down>:
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 801be38:	b158      	cbz	r0, 801be52 <netif_set_link_down+0x1a>
  if (netif->flags & NETIF_FLAG_LINK_UP) {
 801be3a:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 801be3e:	0751      	lsls	r1, r2, #29
 801be40:	d506      	bpl.n	801be50 <netif_set_link_down+0x18>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 801be42:	f022 0204 	bic.w	r2, r2, #4
    NETIF_LINK_CALLBACK(netif);
 801be46:	6a01      	ldr	r1, [r0, #32]
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 801be48:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    NETIF_LINK_CALLBACK(netif);
 801be4c:	b101      	cbz	r1, 801be50 <netif_set_link_down+0x18>
 801be4e:	4708      	bx	r1
}
 801be50:	4770      	bx	lr
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 801be52:	4b03      	ldr	r3, [pc, #12]	; (801be60 <netif_set_link_down+0x28>)
 801be54:	f240 4206 	movw	r2, #1030	; 0x406
 801be58:	4902      	ldr	r1, [pc, #8]	; (801be64 <netif_set_link_down+0x2c>)
 801be5a:	4803      	ldr	r0, [pc, #12]	; (801be68 <netif_set_link_down+0x30>)
 801be5c:	f00a bbfa 	b.w	8026654 <iprintf>
 801be60:	080450bc 	.word	0x080450bc
 801be64:	08045208 	.word	0x08045208
 801be68:	0802b34c 	.word	0x0802b34c

0801be6c <netif_set_link_callback>:
  if (netif) {
 801be6c:	b100      	cbz	r0, 801be70 <netif_set_link_callback+0x4>
    netif->link_callback = link_callback;
 801be6e:	6201      	str	r1, [r0, #32]
}
 801be70:	4770      	bx	lr
 801be72:	bf00      	nop

0801be74 <netif_get_by_index>:
{
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 801be74:	4602      	mov	r2, r0
 801be76:	b158      	cbz	r0, 801be90 <netif_get_by_index+0x1c>
    NETIF_FOREACH(netif) {
 801be78:	4b06      	ldr	r3, [pc, #24]	; (801be94 <netif_get_by_index+0x20>)
 801be7a:	6818      	ldr	r0, [r3, #0]
 801be7c:	b910      	cbnz	r0, 801be84 <netif_get_by_index+0x10>
 801be7e:	e007      	b.n	801be90 <netif_get_by_index+0x1c>
 801be80:	6800      	ldr	r0, [r0, #0]
 801be82:	b130      	cbz	r0, 801be92 <netif_get_by_index+0x1e>
      if (idx == netif_get_index(netif)) {
 801be84:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 801be88:	3301      	adds	r3, #1
 801be8a:	b2db      	uxtb	r3, r3
 801be8c:	4293      	cmp	r3, r2
 801be8e:	d1f7      	bne.n	801be80 <netif_get_by_index+0xc>
      }
    }
  }

  return NULL;
}
 801be90:	4770      	bx	lr
 801be92:	4770      	bx	lr
 801be94:	2002e488 	.word	0x2002e488

0801be98 <pbuf_free_ooseq_callback>:
pbuf_free_ooseq(void)
{
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801be98:	4907      	ldr	r1, [pc, #28]	; (801beb8 <pbuf_free_ooseq_callback+0x20>)
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 801be9a:	2200      	movs	r2, #0
 801be9c:	4b07      	ldr	r3, [pc, #28]	; (801bebc <pbuf_free_ooseq_callback+0x24>)
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801be9e:	6808      	ldr	r0, [r1, #0]
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 801bea0:	701a      	strb	r2, [r3, #0]
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801bea2:	b910      	cbnz	r0, 801beaa <pbuf_free_ooseq_callback+0x12>
 801bea4:	e006      	b.n	801beb4 <pbuf_free_ooseq_callback+0x1c>
 801bea6:	68c0      	ldr	r0, [r0, #12]
 801bea8:	b120      	cbz	r0, 801beb4 <pbuf_free_ooseq_callback+0x1c>
    if (pcb->ooseq != NULL) {
 801beaa:	6f43      	ldr	r3, [r0, #116]	; 0x74
 801beac:	2b00      	cmp	r3, #0
 801beae:	d0fa      	beq.n	801bea6 <pbuf_free_ooseq_callback+0xe>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 801beb0:	f002 b8ca 	b.w	801e048 <tcp_free_ooseq>
static void
pbuf_free_ooseq_callback(void *arg)
{
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
}
 801beb4:	4770      	bx	lr
 801beb6:	bf00      	nop
 801beb8:	2002e494 	.word	0x2002e494
 801bebc:	2002e48d 	.word	0x2002e48d

0801bec0 <pbuf_free.part.0>:
 * 2->1->1 becomes 1->1->1
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
 801bec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  PERF_START;

  count = 0;
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 801bec4:	4604      	mov	r4, r0
 801bec6:	2800      	cmp	r0, #0
 801bec8:	d052      	beq.n	801bf70 <pbuf_free.part.0+0xb0>
  count = 0;
 801beca:	2500      	movs	r5, #0
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801becc:	4f29      	ldr	r7, [pc, #164]	; (801bf74 <pbuf_free.part.0+0xb4>)
 801bece:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 801bf84 <pbuf_free.part.0+0xc4>
 801bed2:	4e29      	ldr	r6, [pc, #164]	; (801bf78 <pbuf_free.part.0+0xb8>)
 801bed4:	e00a      	b.n	801beec <pbuf_free.part.0+0x2c>
      alloc_src = pbuf_get_allocsrc(p);
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801bed6:	6923      	ldr	r3, [r4, #16]
 801bed8:	2b00      	cmp	r3, #0
 801beda:	d03b      	beq.n	801bf54 <pbuf_free.part.0+0x94>
        pc->custom_free_function(p);
 801bedc:	4620      	mov	r0, r4
 801bede:	4798      	blx	r3
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
        }
      }
      count++;
 801bee0:	3501      	adds	r5, #1
 801bee2:	b2ed      	uxtb	r5, r5
  while (p != NULL) {
 801bee4:	f1b9 0f00 	cmp.w	r9, #0
 801bee8:	d01b      	beq.n	801bf22 <pbuf_free.part.0+0x62>
 801beea:	464c      	mov	r4, r9
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801beec:	7ba3      	ldrb	r3, [r4, #14]
 801beee:	b1db      	cbz	r3, 801bf28 <pbuf_free.part.0+0x68>
    ref = --(p->ref);
 801bef0:	3b01      	subs	r3, #1
 801bef2:	b2db      	uxtb	r3, r3
 801bef4:	73a3      	strb	r3, [r4, #14]
    if (ref == 0) {
 801bef6:	b9a3      	cbnz	r3, 801bf22 <pbuf_free.part.0+0x62>
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801bef8:	7b63      	ldrb	r3, [r4, #13]
      q = p->next;
 801befa:	f8d4 9000 	ldr.w	r9, [r4]
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801befe:	079b      	lsls	r3, r3, #30
 801bf00:	d4e9      	bmi.n	801bed6 <pbuf_free.part.0+0x16>
      alloc_src = pbuf_get_allocsrc(p);
 801bf02:	7b23      	ldrb	r3, [r4, #12]
 801bf04:	f003 030f 	and.w	r3, r3, #15
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 801bf08:	2b02      	cmp	r3, #2
 801bf0a:	d01e      	beq.n	801bf4a <pbuf_free.part.0+0x8a>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 801bf0c:	2b01      	cmp	r3, #1
 801bf0e:	d02a      	beq.n	801bf66 <pbuf_free.part.0+0xa6>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 801bf10:	b99b      	cbnz	r3, 801bf3a <pbuf_free.part.0+0x7a>
      count++;
 801bf12:	3501      	adds	r5, #1
          mem_free(p);
 801bf14:	4620      	mov	r0, r4
 801bf16:	f7ff fa27 	bl	801b368 <mem_free>
      count++;
 801bf1a:	b2ed      	uxtb	r5, r5
  while (p != NULL) {
 801bf1c:	f1b9 0f00 	cmp.w	r9, #0
 801bf20:	d1e3      	bne.n	801beea <pbuf_free.part.0+0x2a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
}
 801bf22:	4628      	mov	r0, r5
 801bf24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801bf28:	463b      	mov	r3, r7
 801bf2a:	f240 22f1 	movw	r2, #753	; 0x2f1
 801bf2e:	4641      	mov	r1, r8
 801bf30:	4630      	mov	r0, r6
 801bf32:	f00a fb8f 	bl	8026654 <iprintf>
    ref = --(p->ref);
 801bf36:	7ba3      	ldrb	r3, [r4, #14]
 801bf38:	e7da      	b.n	801bef0 <pbuf_free.part.0+0x30>
          LWIP_ASSERT("invalid pbuf type", 0);
 801bf3a:	463b      	mov	r3, r7
 801bf3c:	f240 320f 	movw	r2, #783	; 0x30f
 801bf40:	490e      	ldr	r1, [pc, #56]	; (801bf7c <pbuf_free.part.0+0xbc>)
 801bf42:	4630      	mov	r0, r6
 801bf44:	f00a fb86 	bl	8026654 <iprintf>
 801bf48:	e7ca      	b.n	801bee0 <pbuf_free.part.0+0x20>
          memp_free(MEMP_PBUF_POOL, p);
 801bf4a:	4621      	mov	r1, r4
 801bf4c:	200f      	movs	r0, #15
 801bf4e:	f7ff fd9f 	bl	801ba90 <memp_free>
 801bf52:	e7c5      	b.n	801bee0 <pbuf_free.part.0+0x20>
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801bf54:	463b      	mov	r3, r7
 801bf56:	f240 22ff 	movw	r2, #767	; 0x2ff
 801bf5a:	4909      	ldr	r1, [pc, #36]	; (801bf80 <pbuf_free.part.0+0xc0>)
 801bf5c:	4630      	mov	r0, r6
 801bf5e:	f00a fb79 	bl	8026654 <iprintf>
        pc->custom_free_function(p);
 801bf62:	6923      	ldr	r3, [r4, #16]
 801bf64:	e7ba      	b.n	801bedc <pbuf_free.part.0+0x1c>
          memp_free(MEMP_PBUF, p);
 801bf66:	4621      	mov	r1, r4
 801bf68:	200e      	movs	r0, #14
 801bf6a:	f7ff fd91 	bl	801ba90 <memp_free>
 801bf6e:	e7b7      	b.n	801bee0 <pbuf_free.part.0+0x20>
  count = 0;
 801bf70:	4605      	mov	r5, r0
 801bf72:	e7d6      	b.n	801bf22 <pbuf_free.part.0+0x62>
 801bf74:	0804522c 	.word	0x0804522c
 801bf78:	0802b34c 	.word	0x0802b34c
 801bf7c:	08045298 	.word	0x08045298
 801bf80:	08045274 	.word	0x08045274
 801bf84:	0804525c 	.word	0x0804525c

0801bf88 <pbuf_copy.part.0>:
 * @return ERR_OK if pbuf was copied
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
 801bf88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
{
  size_t offset_to = 0, offset_from = 0, len;
 801bf8c:	2600      	movs	r6, #0
      len = p_to->len - offset_to;
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
    offset_to += len;
    offset_from += len;
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 801bf8e:	f8df a124 	ldr.w	sl, [pc, #292]	; 801c0b4 <pbuf_copy.part.0+0x12c>
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
 801bf92:	4605      	mov	r5, r0
 801bf94:	4688      	mov	r8, r1
  size_t offset_to = 0, offset_from = 0, len;
 801bf96:	4637      	mov	r7, r6
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801bf98:	8944      	ldrh	r4, [r0, #10]
 801bf9a:	894a      	ldrh	r2, [r1, #10]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 801bf9c:	f8df b128 	ldr.w	fp, [pc, #296]	; 801c0c8 <pbuf_copy.part.0+0x140>
 801bfa0:	f8df 9118 	ldr.w	r9, [pc, #280]	; 801c0bc <pbuf_copy.part.0+0x134>
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801bfa4:	1be4      	subs	r4, r4, r7
 801bfa6:	1b92      	subs	r2, r2, r6
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 801bfa8:	6868      	ldr	r0, [r5, #4]
 801bfaa:	4294      	cmp	r4, r2
 801bfac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801bfb0:	4438      	add	r0, r7
 801bfb2:	bf28      	it	cs
 801bfb4:	4614      	movcs	r4, r2
 801bfb6:	4431      	add	r1, r6
 801bfb8:	4622      	mov	r2, r4
    offset_to += len;
 801bfba:	4427      	add	r7, r4
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 801bfbc:	f009 fb84 	bl	80256c8 <memcpy>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 801bfc0:	896b      	ldrh	r3, [r5, #10]
    offset_from += len;
 801bfc2:	4426      	add	r6, r4
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 801bfc4:	429f      	cmp	r7, r3
 801bfc6:	d837      	bhi.n	801c038 <pbuf_copy.part.0+0xb0>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 801bfc8:	f8b8 200a 	ldrh.w	r2, [r8, #10]
 801bfcc:	4296      	cmp	r6, r2
 801bfce:	d829      	bhi.n	801c024 <pbuf_copy.part.0+0x9c>
    if (offset_from >= p_from->len) {
 801bfd0:	4296      	cmp	r6, r2
      /* on to next p_from (if any) */
      offset_from = 0;
      p_from = p_from->next;
    }
    if (offset_to == p_to->len) {
 801bfd2:	896b      	ldrh	r3, [r5, #10]
    if (offset_from >= p_from->len) {
 801bfd4:	d317      	bcc.n	801c006 <pbuf_copy.part.0+0x7e>
    if (offset_to == p_to->len) {
 801bfd6:	429f      	cmp	r7, r3
      p_from = p_from->next;
 801bfd8:	f8d8 8000 	ldr.w	r8, [r8]
    if (offset_to == p_to->len) {
 801bfdc:	d04b      	beq.n	801c076 <pbuf_copy.part.0+0xee>
      offset_to = 0;
      p_to = p_to->next;
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 801bfde:	f1b8 0f00 	cmp.w	r8, #0
 801bfe2:	d144      	bne.n	801c06e <pbuf_copy.part.0+0xe6>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 801bfe4:	892a      	ldrh	r2, [r5, #8]
 801bfe6:	896b      	ldrh	r3, [r5, #10]
 801bfe8:	429a      	cmp	r2, r3
 801bfea:	d14c      	bne.n	801c086 <pbuf_copy.part.0+0xfe>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801bfec:	6828      	ldr	r0, [r5, #0]
 801bfee:	b140      	cbz	r0, 801c002 <pbuf_copy.part.0+0x7a>
 801bff0:	4b30      	ldr	r3, [pc, #192]	; (801c0b4 <pbuf_copy.part.0+0x12c>)
 801bff2:	f240 32ee 	movw	r2, #1006	; 0x3ee
 801bff6:	4930      	ldr	r1, [pc, #192]	; (801c0b8 <pbuf_copy.part.0+0x130>)
 801bff8:	4830      	ldr	r0, [pc, #192]	; (801c0bc <pbuf_copy.part.0+0x134>)
 801bffa:	f00a fb2b 	bl	8026654 <iprintf>
 801bffe:	f06f 0005 	mvn.w	r0, #5
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
}
 801c002:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (offset_to == p_to->len) {
 801c006:	429f      	cmp	r7, r3
 801c008:	d040      	beq.n	801c08c <pbuf_copy.part.0+0x104>
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 801c00a:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 801c00e:	4293      	cmp	r3, r2
 801c010:	d01a      	beq.n	801c048 <pbuf_copy.part.0+0xc0>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 801c012:	896c      	ldrh	r4, [r5, #10]
 801c014:	2d00      	cmp	r5, #0
 801c016:	d0c5      	beq.n	801bfa4 <pbuf_copy.part.0+0x1c>
 801c018:	892b      	ldrh	r3, [r5, #8]
 801c01a:	42a3      	cmp	r3, r4
 801c01c:	d045      	beq.n	801c0aa <pbuf_copy.part.0+0x122>
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801c01e:	f8b8 200a 	ldrh.w	r2, [r8, #10]
 801c022:	e7bf      	b.n	801bfa4 <pbuf_copy.part.0+0x1c>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 801c024:	f240 32da 	movw	r2, #986	; 0x3da
 801c028:	4653      	mov	r3, sl
 801c02a:	4925      	ldr	r1, [pc, #148]	; (801c0c0 <pbuf_copy.part.0+0x138>)
 801c02c:	4648      	mov	r0, r9
 801c02e:	f00a fb11 	bl	8026654 <iprintf>
    if (offset_from >= p_from->len) {
 801c032:	f8b8 200a 	ldrh.w	r2, [r8, #10]
 801c036:	e7cb      	b.n	801bfd0 <pbuf_copy.part.0+0x48>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 801c038:	4653      	mov	r3, sl
 801c03a:	f240 32d9 	movw	r2, #985	; 0x3d9
 801c03e:	4659      	mov	r1, fp
 801c040:	4648      	mov	r0, r9
 801c042:	f00a fb07 	bl	8026654 <iprintf>
 801c046:	e7bf      	b.n	801bfc8 <pbuf_copy.part.0+0x40>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801c048:	f8d8 3000 	ldr.w	r3, [r8]
 801c04c:	2b00      	cmp	r3, #0
 801c04e:	d0e0      	beq.n	801c012 <pbuf_copy.part.0+0x8a>
 801c050:	4b18      	ldr	r3, [pc, #96]	; (801c0b4 <pbuf_copy.part.0+0x12c>)
 801c052:	f240 32e9 	movw	r2, #1001	; 0x3e9
 801c056:	4918      	ldr	r1, [pc, #96]	; (801c0b8 <pbuf_copy.part.0+0x130>)
 801c058:	4818      	ldr	r0, [pc, #96]	; (801c0bc <pbuf_copy.part.0+0x134>)
 801c05a:	f00a fafb 	bl	8026654 <iprintf>
 801c05e:	f06f 0005 	mvn.w	r0, #5
}
 801c062:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 801c066:	f1b8 0f00 	cmp.w	r8, #0
 801c06a:	d00a      	beq.n	801c082 <pbuf_copy.part.0+0xfa>
      offset_to = 0;
 801c06c:	2700      	movs	r7, #0
 801c06e:	2600      	movs	r6, #0
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 801c070:	f8b8 200a 	ldrh.w	r2, [r8, #10]
 801c074:	e7c9      	b.n	801c00a <pbuf_copy.part.0+0x82>
      p_to = p_to->next;
 801c076:	682d      	ldr	r5, [r5, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 801c078:	2d00      	cmp	r5, #0
 801c07a:	d1f4      	bne.n	801c066 <pbuf_copy.part.0+0xde>
 801c07c:	f1b8 0f00 	cmp.w	r8, #0
 801c080:	d108      	bne.n	801c094 <pbuf_copy.part.0+0x10c>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 801c082:	2d00      	cmp	r5, #0
 801c084:	d1ae      	bne.n	801bfe4 <pbuf_copy.part.0+0x5c>
  return ERR_OK;
 801c086:	2000      	movs	r0, #0
}
 801c088:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      p_to = p_to->next;
 801c08c:	682d      	ldr	r5, [r5, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 801c08e:	b10d      	cbz	r5, 801c094 <pbuf_copy.part.0+0x10c>
      offset_to = 0;
 801c090:	2700      	movs	r7, #0
 801c092:	e7ed      	b.n	801c070 <pbuf_copy.part.0+0xe8>
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 801c094:	4b07      	ldr	r3, [pc, #28]	; (801c0b4 <pbuf_copy.part.0+0x12c>)
 801c096:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 801c09a:	490a      	ldr	r1, [pc, #40]	; (801c0c4 <pbuf_copy.part.0+0x13c>)
 801c09c:	4807      	ldr	r0, [pc, #28]	; (801c0bc <pbuf_copy.part.0+0x134>)
 801c09e:	f00a fad9 	bl	8026654 <iprintf>
 801c0a2:	f06f 000f 	mvn.w	r0, #15
}
 801c0a6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801c0aa:	682b      	ldr	r3, [r5, #0]
 801c0ac:	2b00      	cmp	r3, #0
 801c0ae:	d0b6      	beq.n	801c01e <pbuf_copy.part.0+0x96>
 801c0b0:	e79e      	b.n	801bff0 <pbuf_copy.part.0+0x68>
 801c0b2:	bf00      	nop
 801c0b4:	0804522c 	.word	0x0804522c
 801c0b8:	080452f0 	.word	0x080452f0
 801c0bc:	0802b34c 	.word	0x0802b34c
 801c0c0:	080452c4 	.word	0x080452c4
 801c0c4:	080452e0 	.word	0x080452e0
 801c0c8:	080452ac 	.word	0x080452ac

0801c0cc <pbuf_alloc_reference>:
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 801c0cc:	f022 0340 	bic.w	r3, r2, #64	; 0x40
 801c0d0:	2b01      	cmp	r3, #1
{
 801c0d2:	b570      	push	{r4, r5, r6, lr}
 801c0d4:	4614      	mov	r4, r2
 801c0d6:	4606      	mov	r6, r0
 801c0d8:	460d      	mov	r5, r1
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 801c0da:	d110      	bne.n	801c0fe <pbuf_alloc_reference+0x32>
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 801c0dc:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 801c0e0:	490b      	ldr	r1, [pc, #44]	; (801c110 <pbuf_alloc_reference+0x44>)
 801c0e2:	200e      	movs	r0, #14
 801c0e4:	f7ff fc9e 	bl	801ba24 <memp_malloc_fn>
  if (p == NULL) {
 801c0e8:	b140      	cbz	r0, 801c0fc <pbuf_alloc_reference+0x30>
  p->next = NULL;
 801c0ea:	2300      	movs	r3, #0
  p->ref = 1;
 801c0ec:	2201      	movs	r2, #1
  p->payload = payload;
 801c0ee:	6046      	str	r6, [r0, #4]
  p->tot_len = tot_len;
 801c0f0:	8105      	strh	r5, [r0, #8]
  p->next = NULL;
 801c0f2:	6003      	str	r3, [r0, #0]
  p->len = len;
 801c0f4:	8145      	strh	r5, [r0, #10]
  p->type_internal = (u8_t)type;
 801c0f6:	7304      	strb	r4, [r0, #12]
  p->flags = flags;
 801c0f8:	7343      	strb	r3, [r0, #13]
  p->ref = 1;
 801c0fa:	81c2      	strh	r2, [r0, #14]
}
 801c0fc:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 801c0fe:	4b04      	ldr	r3, [pc, #16]	; (801c110 <pbuf_alloc_reference+0x44>)
 801c100:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 801c104:	4903      	ldr	r1, [pc, #12]	; (801c114 <pbuf_alloc_reference+0x48>)
 801c106:	4804      	ldr	r0, [pc, #16]	; (801c118 <pbuf_alloc_reference+0x4c>)
 801c108:	f00a faa4 	bl	8026654 <iprintf>
 801c10c:	e7e6      	b.n	801c0dc <pbuf_alloc_reference+0x10>
 801c10e:	bf00      	nop
 801c110:	0804522c 	.word	0x0804522c
 801c114:	0804531c 	.word	0x0804531c
 801c118:	0802b34c 	.word	0x0802b34c

0801c11c <pbuf_alloc>:
  switch (type) {
 801c11c:	f5b2 7fc1 	cmp.w	r2, #386	; 0x182
{
 801c120:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c124:	4689      	mov	r9, r1
  u16_t offset = (u16_t)layer;
 801c126:	fa1f fa80 	uxth.w	sl, r0
  switch (type) {
 801c12a:	d03d      	beq.n	801c1a8 <pbuf_alloc+0x8c>
 801c12c:	d80e      	bhi.n	801c14c <pbuf_alloc+0x30>
 801c12e:	f022 0440 	bic.w	r4, r2, #64	; 0x40
 801c132:	2c01      	cmp	r4, #1
 801c134:	d033      	beq.n	801c19e <pbuf_alloc+0x82>
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 801c136:	4b41      	ldr	r3, [pc, #260]	; (801c23c <pbuf_alloc+0x120>)
 801c138:	f240 1227 	movw	r2, #295	; 0x127
 801c13c:	4940      	ldr	r1, [pc, #256]	; (801c240 <pbuf_alloc+0x124>)
      return NULL;
 801c13e:	2500      	movs	r5, #0
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 801c140:	4840      	ldr	r0, [pc, #256]	; (801c244 <pbuf_alloc+0x128>)
 801c142:	f00a fa87 	bl	8026654 <iprintf>
}
 801c146:	4628      	mov	r0, r5
 801c148:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  switch (type) {
 801c14c:	f5b2 7f20 	cmp.w	r2, #640	; 0x280
 801c150:	d1f1      	bne.n	801c136 <pbuf_alloc+0x1a>
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 801c152:	f10a 0303 	add.w	r3, sl, #3
 801c156:	1cca      	adds	r2, r1, #3
 801c158:	4606      	mov	r6, r0
 801c15a:	f022 0203 	bic.w	r2, r2, #3
 801c15e:	f023 0303 	bic.w	r3, r3, #3
 801c162:	4413      	add	r3, r2
 801c164:	b29b      	uxth	r3, r3
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801c166:	f103 0010 	add.w	r0, r3, #16
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801c16a:	4293      	cmp	r3, r2
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801c16c:	b280      	uxth	r0, r0
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801c16e:	d34d      	bcc.n	801c20c <pbuf_alloc+0xf0>
 801c170:	4282      	cmp	r2, r0
 801c172:	d84b      	bhi.n	801c20c <pbuf_alloc+0xf0>
      p = (struct pbuf *)mem_malloc(alloc_len);
 801c174:	f7ff fab4 	bl	801b6e0 <mem_malloc>
      if (p == NULL) {
 801c178:	4605      	mov	r5, r0
 801c17a:	2800      	cmp	r0, #0
 801c17c:	d0e3      	beq.n	801c146 <pbuf_alloc+0x2a>
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 801c17e:	1983      	adds	r3, r0, r6
  p->next = NULL;
 801c180:	2100      	movs	r1, #0
  p->type_internal = (u8_t)type;
 801c182:	4a31      	ldr	r2, [pc, #196]	; (801c248 <pbuf_alloc+0x12c>)
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 801c184:	3313      	adds	r3, #19
  p->tot_len = tot_len;
 801c186:	f8a0 9008 	strh.w	r9, [r0, #8]
  p->next = NULL;
 801c18a:	6001      	str	r1, [r0, #0]
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 801c18c:	f023 0303 	bic.w	r3, r3, #3
  p->len = len;
 801c190:	f8a0 900a 	strh.w	r9, [r0, #10]
  p->type_internal = (u8_t)type;
 801c194:	60c2      	str	r2, [r0, #12]
  p->payload = payload;
 801c196:	6043      	str	r3, [r0, #4]
}
 801c198:	4628      	mov	r0, r5
 801c19a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      p = pbuf_alloc_reference(NULL, length, type);
 801c19e:	2000      	movs	r0, #0
}
 801c1a0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
      p = pbuf_alloc_reference(NULL, length, type);
 801c1a4:	f7ff bf92 	b.w	801c0cc <pbuf_alloc_reference>
  switch (type) {
 801c1a8:	2400      	movs	r4, #0
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801c1aa:	f8df 8090 	ldr.w	r8, [pc, #144]	; 801c23c <pbuf_alloc+0x120>
  p->type_internal = (u8_t)type;
 801c1ae:	4f27      	ldr	r7, [pc, #156]	; (801c24c <pbuf_alloc+0x130>)
  switch (type) {
 801c1b0:	4625      	mov	r5, r4
 801c1b2:	e009      	b.n	801c1c8 <pbuf_alloc+0xac>
          last->next = q;
 801c1b4:	6030      	str	r0, [r6, #0]
        rem_len = (u16_t)(rem_len - qlen);
 801c1b6:	eba9 0303 	sub.w	r3, r9, r3
        offset = 0;
 801c1ba:	f04f 0a00 	mov.w	sl, #0
        rem_len = (u16_t)(rem_len - qlen);
 801c1be:	fa1f f983 	uxth.w	r9, r3
      } while (rem_len > 0);
 801c1c2:	f1b9 0f00 	cmp.w	r9, #0
 801c1c6:	d0be      	beq.n	801c146 <pbuf_alloc+0x2a>
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801c1c8:	22f3      	movs	r2, #243	; 0xf3
 801c1ca:	4641      	mov	r1, r8
 801c1cc:	200f      	movs	r0, #15
 801c1ce:	4626      	mov	r6, r4
 801c1d0:	f7ff fc28 	bl	801ba24 <memp_malloc_fn>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801c1d4:	f10a 0203 	add.w	r2, sl, #3
  p->next = NULL;
 801c1d8:	2100      	movs	r1, #0
        if (q == NULL) {
 801c1da:	4604      	mov	r4, r0
 801c1dc:	b1d0      	cbz	r0, 801c214 <pbuf_alloc+0xf8>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801c1de:	f022 0303 	bic.w	r3, r2, #3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 801c1e2:	eb00 020a 	add.w	r2, r0, sl
  p->tot_len = tot_len;
 801c1e6:	f8a0 9008 	strh.w	r9, [r0, #8]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801c1ea:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 801c1ee:	3213      	adds	r2, #19
  p->next = NULL;
 801c1f0:	6001      	str	r1, [r0, #0]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801c1f2:	b29b      	uxth	r3, r3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 801c1f4:	f022 0203 	bic.w	r2, r2, #3
  p->type_internal = (u8_t)type;
 801c1f8:	60c7      	str	r7, [r0, #12]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801c1fa:	454b      	cmp	r3, r9
  p->payload = payload;
 801c1fc:	6042      	str	r2, [r0, #4]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801c1fe:	bf28      	it	cs
 801c200:	464b      	movcs	r3, r9
  p->len = len;
 801c202:	8143      	strh	r3, [r0, #10]
        if (p == NULL) {
 801c204:	2d00      	cmp	r5, #0
 801c206:	d1d5      	bne.n	801c1b4 <pbuf_alloc+0x98>
 801c208:	4605      	mov	r5, r0
 801c20a:	e7d4      	b.n	801c1b6 <pbuf_alloc+0x9a>
          return NULL;
 801c20c:	2500      	movs	r5, #0
}
 801c20e:	4628      	mov	r0, r5
 801c210:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  queued = pbuf_free_ooseq_pending;
 801c214:	4e0e      	ldr	r6, [pc, #56]	; (801c250 <pbuf_alloc+0x134>)
  pbuf_free_ooseq_pending = 1;
 801c216:	2201      	movs	r2, #1
  queued = pbuf_free_ooseq_pending;
 801c218:	7833      	ldrb	r3, [r6, #0]
  pbuf_free_ooseq_pending = 1;
 801c21a:	7032      	strb	r2, [r6, #0]
  if (!queued) {
 801c21c:	b133      	cbz	r3, 801c22c <pbuf_alloc+0x110>
          if (p) {
 801c21e:	2d00      	cmp	r5, #0
 801c220:	d0f4      	beq.n	801c20c <pbuf_alloc+0xf0>
  if (p == NULL) {
 801c222:	4628      	mov	r0, r5
          return NULL;
 801c224:	2500      	movs	r5, #0
 801c226:	f7ff fe4b 	bl	801bec0 <pbuf_free.part.0>
 801c22a:	e78c      	b.n	801c146 <pbuf_alloc+0x2a>
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 801c22c:	4601      	mov	r1, r0
 801c22e:	4809      	ldr	r0, [pc, #36]	; (801c254 <pbuf_alloc+0x138>)
 801c230:	f7fc fefc 	bl	801902c <tcpip_try_callback>
 801c234:	2800      	cmp	r0, #0
 801c236:	d0f2      	beq.n	801c21e <pbuf_alloc+0x102>
 801c238:	7034      	strb	r4, [r6, #0]
 801c23a:	e7f0      	b.n	801c21e <pbuf_alloc+0x102>
 801c23c:	0804522c 	.word	0x0804522c
 801c240:	08045330 	.word	0x08045330
 801c244:	0802b34c 	.word	0x0802b34c
 801c248:	00010080 	.word	0x00010080
 801c24c:	00010082 	.word	0x00010082
 801c250:	2002e48d 	.word	0x2002e48d
 801c254:	0801be99 	.word	0x0801be99

0801c258 <pbuf_alloced_custom>:
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801c258:	3003      	adds	r0, #3
 801c25a:	f020 0003 	bic.w	r0, r0, #3
{
 801c25e:	b510      	push	{r4, lr}
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801c260:	eb01 0e00 	add.w	lr, r1, r0
{
 801c264:	f8bd c00c 	ldrh.w	ip, [sp, #12]
 801c268:	9c02      	ldr	r4, [sp, #8]
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801c26a:	45e6      	cmp	lr, ip
 801c26c:	d80d      	bhi.n	801c28a <pbuf_alloced_custom+0x32>
  if (payload_mem != NULL) {
 801c26e:	b104      	cbz	r4, 801c272 <pbuf_alloced_custom+0x1a>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 801c270:	4404      	add	r4, r0
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 801c272:	4618      	mov	r0, r3
  p->next = NULL;
 801c274:	2300      	movs	r3, #0
  p->payload = payload;
 801c276:	6044      	str	r4, [r0, #4]
  p->flags = flags;
 801c278:	2402      	movs	r4, #2
  p->next = NULL;
 801c27a:	6003      	str	r3, [r0, #0]
  p->ref = 1;
 801c27c:	2301      	movs	r3, #1
  p->tot_len = tot_len;
 801c27e:	8101      	strh	r1, [r0, #8]
  p->len = len;
 801c280:	8141      	strh	r1, [r0, #10]
  p->type_internal = (u8_t)type;
 801c282:	7302      	strb	r2, [r0, #12]
  p->flags = flags;
 801c284:	7344      	strb	r4, [r0, #13]
  p->ref = 1;
 801c286:	81c3      	strh	r3, [r0, #14]
}
 801c288:	bd10      	pop	{r4, pc}
    return NULL;
 801c28a:	2000      	movs	r0, #0
}
 801c28c:	bd10      	pop	{r4, pc}
 801c28e:	bf00      	nop

0801c290 <pbuf_realloc>:
{
 801c290:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 801c292:	4604      	mov	r4, r0
{
 801c294:	460d      	mov	r5, r1
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 801c296:	2800      	cmp	r0, #0
 801c298:	d037      	beq.n	801c30a <pbuf_realloc+0x7a>
  if (new_len >= p->tot_len) {
 801c29a:	8922      	ldrh	r2, [r4, #8]
 801c29c:	42aa      	cmp	r2, r5
 801c29e:	d91b      	bls.n	801c2d8 <pbuf_realloc+0x48>
  while (rem_len > q->len) {
 801c2a0:	8963      	ldrh	r3, [r4, #10]
 801c2a2:	429d      	cmp	r5, r3
 801c2a4:	d90d      	bls.n	801c2c2 <pbuf_realloc+0x32>
 801c2a6:	1aa9      	subs	r1, r5, r2
 801c2a8:	b289      	uxth	r1, r1
    q->tot_len = (u16_t)(q->tot_len - shrink);
 801c2aa:	440a      	add	r2, r1
    rem_len = (u16_t)(rem_len - q->len);
 801c2ac:	1aeb      	subs	r3, r5, r3
    q->tot_len = (u16_t)(q->tot_len - shrink);
 801c2ae:	8122      	strh	r2, [r4, #8]
    rem_len = (u16_t)(rem_len - q->len);
 801c2b0:	b29d      	uxth	r5, r3
    q = q->next;
 801c2b2:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 801c2b4:	2c00      	cmp	r4, #0
 801c2b6:	d030      	beq.n	801c31a <pbuf_realloc+0x8a>
  while (rem_len > q->len) {
 801c2b8:	8963      	ldrh	r3, [r4, #10]
 801c2ba:	42ab      	cmp	r3, r5
 801c2bc:	d201      	bcs.n	801c2c2 <pbuf_realloc+0x32>
    q->tot_len = (u16_t)(q->tot_len - shrink);
 801c2be:	8922      	ldrh	r2, [r4, #8]
 801c2c0:	e7f3      	b.n	801c2aa <pbuf_realloc+0x1a>
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 801c2c2:	7b22      	ldrb	r2, [r4, #12]
 801c2c4:	0712      	lsls	r2, r2, #28
 801c2c6:	d008      	beq.n	801c2da <pbuf_realloc+0x4a>
  if (q->next != NULL) {
 801c2c8:	6820      	ldr	r0, [r4, #0]
  q->len = rem_len;
 801c2ca:	8165      	strh	r5, [r4, #10]
  q->tot_len = q->len;
 801c2cc:	8125      	strh	r5, [r4, #8]
  if (q->next != NULL) {
 801c2ce:	b108      	cbz	r0, 801c2d4 <pbuf_realloc+0x44>
  if (p == NULL) {
 801c2d0:	f7ff fdf6 	bl	801bec0 <pbuf_free.part.0>
  q->next = NULL;
 801c2d4:	2300      	movs	r3, #0
 801c2d6:	6023      	str	r3, [r4, #0]
}
 801c2d8:	bd38      	pop	{r3, r4, r5, pc}
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 801c2da:	429d      	cmp	r5, r3
 801c2dc:	d0f4      	beq.n	801c2c8 <pbuf_realloc+0x38>
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 801c2de:	7b63      	ldrb	r3, [r4, #13]
 801c2e0:	079b      	lsls	r3, r3, #30
 801c2e2:	d4f1      	bmi.n	801c2c8 <pbuf_realloc+0x38>
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 801c2e4:	6863      	ldr	r3, [r4, #4]
 801c2e6:	4620      	mov	r0, r4
 801c2e8:	1b1b      	subs	r3, r3, r4
 801c2ea:	18e9      	adds	r1, r5, r3
 801c2ec:	b289      	uxth	r1, r1
 801c2ee:	f7ff f91d 	bl	801b52c <mem_trim>
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 801c2f2:	4604      	mov	r4, r0
 801c2f4:	2800      	cmp	r0, #0
 801c2f6:	d1e7      	bne.n	801c2c8 <pbuf_realloc+0x38>
 801c2f8:	4b0c      	ldr	r3, [pc, #48]	; (801c32c <pbuf_realloc+0x9c>)
 801c2fa:	f240 12bd 	movw	r2, #445	; 0x1bd
 801c2fe:	490c      	ldr	r1, [pc, #48]	; (801c330 <pbuf_realloc+0xa0>)
 801c300:	480c      	ldr	r0, [pc, #48]	; (801c334 <pbuf_realloc+0xa4>)
 801c302:	f00a f9a7 	bl	8026654 <iprintf>
  q->len = rem_len;
 801c306:	8164      	strh	r4, [r4, #10]
 801c308:	deff      	udf	#255	; 0xff
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 801c30a:	4b08      	ldr	r3, [pc, #32]	; (801c32c <pbuf_realloc+0x9c>)
 801c30c:	f44f 72cc 	mov.w	r2, #408	; 0x198
 801c310:	4909      	ldr	r1, [pc, #36]	; (801c338 <pbuf_realloc+0xa8>)
 801c312:	4808      	ldr	r0, [pc, #32]	; (801c334 <pbuf_realloc+0xa4>)
 801c314:	f00a f99e 	bl	8026654 <iprintf>
 801c318:	e7bf      	b.n	801c29a <pbuf_realloc+0xa>
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 801c31a:	4b04      	ldr	r3, [pc, #16]	; (801c32c <pbuf_realloc+0x9c>)
 801c31c:	f240 12af 	movw	r2, #431	; 0x1af
 801c320:	4906      	ldr	r1, [pc, #24]	; (801c33c <pbuf_realloc+0xac>)
 801c322:	4804      	ldr	r0, [pc, #16]	; (801c334 <pbuf_realloc+0xa4>)
 801c324:	f00a f996 	bl	8026654 <iprintf>
  while (rem_len > q->len) {
 801c328:	8963      	ldrh	r3, [r4, #10]
 801c32a:	deff      	udf	#255	; 0xff
 801c32c:	0804522c 	.word	0x0804522c
 801c330:	0804537c 	.word	0x0804537c
 801c334:	0802b34c 	.word	0x0802b34c
 801c338:	0804534c 	.word	0x0804534c
 801c33c:	08045364 	.word	0x08045364

0801c340 <pbuf_add_header>:
{
 801c340:	b508      	push	{r3, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 801c342:	b310      	cbz	r0, 801c38a <pbuf_add_header+0x4a>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 801c344:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 801c348:	d20c      	bcs.n	801c364 <pbuf_add_header+0x24>
  if (header_size_increment == 0) {
 801c34a:	b169      	cbz	r1, 801c368 <pbuf_add_header+0x28>
  increment_magnitude = (u16_t)header_size_increment;
 801c34c:	fa1f fc81 	uxth.w	ip, r1
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 801c350:	8902      	ldrh	r2, [r0, #8]
 801c352:	4603      	mov	r3, r0
 801c354:	4462      	add	r2, ip
 801c356:	b292      	uxth	r2, r2
 801c358:	4594      	cmp	ip, r2
 801c35a:	d803      	bhi.n	801c364 <pbuf_add_header+0x24>
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 801c35c:	f990 000c 	ldrsb.w	r0, [r0, #12]
 801c360:	2800      	cmp	r0, #0
 801c362:	db03      	blt.n	801c36c <pbuf_add_header+0x2c>
    return 1;
 801c364:	2001      	movs	r0, #1
}
 801c366:	bd08      	pop	{r3, pc}
    return 0;
 801c368:	4608      	mov	r0, r1
}
 801c36a:	bd08      	pop	{r3, pc}
    payload = (u8_t *)p->payload - header_size_increment;
 801c36c:	6858      	ldr	r0, [r3, #4]
 801c36e:	1a41      	subs	r1, r0, r1
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801c370:	f103 0010 	add.w	r0, r3, #16
 801c374:	4281      	cmp	r1, r0
 801c376:	d3f5      	bcc.n	801c364 <pbuf_add_header+0x24>
  p->len = (u16_t)(p->len + increment_magnitude);
 801c378:	f8b3 e00a 	ldrh.w	lr, [r3, #10]
  return 0;
 801c37c:	2000      	movs	r0, #0
  p->payload = payload;
 801c37e:	6059      	str	r1, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 801c380:	44f4      	add	ip, lr
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 801c382:	811a      	strh	r2, [r3, #8]
  p->len = (u16_t)(p->len + increment_magnitude);
 801c384:	f8a3 c00a 	strh.w	ip, [r3, #10]
}
 801c388:	bd08      	pop	{r3, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 801c38a:	4b04      	ldr	r3, [pc, #16]	; (801c39c <pbuf_add_header+0x5c>)
 801c38c:	f240 12df 	movw	r2, #479	; 0x1df
 801c390:	4903      	ldr	r1, [pc, #12]	; (801c3a0 <pbuf_add_header+0x60>)
 801c392:	4804      	ldr	r0, [pc, #16]	; (801c3a4 <pbuf_add_header+0x64>)
 801c394:	f00a f95e 	bl	8026654 <iprintf>
    return 1;
 801c398:	2001      	movs	r0, #1
}
 801c39a:	bd08      	pop	{r3, pc}
 801c39c:	0804522c 	.word	0x0804522c
 801c3a0:	08046c58 	.word	0x08046c58
 801c3a4:	0802b34c 	.word	0x0802b34c

0801c3a8 <pbuf_remove_header>:
{
 801c3a8:	b508      	push	{r3, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 801c3aa:	b1c8      	cbz	r0, 801c3e0 <pbuf_remove_header+0x38>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 801c3ac:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 801c3b0:	d21f      	bcs.n	801c3f2 <pbuf_remove_header+0x4a>
  if (header_size_decrement == 0) {
 801c3b2:	b199      	cbz	r1, 801c3dc <pbuf_remove_header+0x34>
  increment_magnitude = (u16_t)header_size_decrement;
 801c3b4:	fa1f fc81 	uxth.w	ip, r1
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801c3b8:	8942      	ldrh	r2, [r0, #10]
 801c3ba:	4603      	mov	r3, r0
 801c3bc:	4594      	cmp	ip, r2
 801c3be:	d81a      	bhi.n	801c3f6 <pbuf_remove_header+0x4e>
  p->payload = (u8_t *)p->payload + header_size_decrement;
 801c3c0:	6840      	ldr	r0, [r0, #4]
  p->len = (u16_t)(p->len - increment_magnitude);
 801c3c2:	eba2 020c 	sub.w	r2, r2, ip
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801c3c6:	f8b3 e008 	ldrh.w	lr, [r3, #8]
  p->payload = (u8_t *)p->payload + header_size_decrement;
 801c3ca:	4401      	add	r1, r0
  p->len = (u16_t)(p->len - increment_magnitude);
 801c3cc:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801c3ce:	ebae 0c0c 	sub.w	ip, lr, ip
  return 0;
 801c3d2:	2000      	movs	r0, #0
  p->payload = (u8_t *)p->payload + header_size_decrement;
 801c3d4:	6059      	str	r1, [r3, #4]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801c3d6:	f8a3 c008 	strh.w	ip, [r3, #8]
}
 801c3da:	bd08      	pop	{r3, pc}
    return 0;
 801c3dc:	4608      	mov	r0, r1
}
 801c3de:	bd08      	pop	{r3, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 801c3e0:	4b09      	ldr	r3, [pc, #36]	; (801c408 <pbuf_remove_header+0x60>)
 801c3e2:	f240 224b 	movw	r2, #587	; 0x24b
 801c3e6:	4909      	ldr	r1, [pc, #36]	; (801c40c <pbuf_remove_header+0x64>)
 801c3e8:	4809      	ldr	r0, [pc, #36]	; (801c410 <pbuf_remove_header+0x68>)
 801c3ea:	f00a f933 	bl	8026654 <iprintf>
    return 1;
 801c3ee:	2001      	movs	r0, #1
}
 801c3f0:	bd08      	pop	{r3, pc}
    return 1;
 801c3f2:	2001      	movs	r0, #1
}
 801c3f4:	bd08      	pop	{r3, pc}
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801c3f6:	4b04      	ldr	r3, [pc, #16]	; (801c408 <pbuf_remove_header+0x60>)
 801c3f8:	f240 2255 	movw	r2, #597	; 0x255
 801c3fc:	4905      	ldr	r1, [pc, #20]	; (801c414 <pbuf_remove_header+0x6c>)
 801c3fe:	4804      	ldr	r0, [pc, #16]	; (801c410 <pbuf_remove_header+0x68>)
 801c400:	f00a f928 	bl	8026654 <iprintf>
 801c404:	2001      	movs	r0, #1
}
 801c406:	bd08      	pop	{r3, pc}
 801c408:	0804522c 	.word	0x0804522c
 801c40c:	08046c58 	.word	0x08046c58
 801c410:	0802b34c 	.word	0x0802b34c
 801c414:	08045398 	.word	0x08045398

0801c418 <pbuf_header_force>:
  if (header_size_increment < 0) {
 801c418:	2900      	cmp	r1, #0
 801c41a:	db1a      	blt.n	801c452 <pbuf_header_force+0x3a>
{
 801c41c:	b508      	push	{r3, lr}
 801c41e:	4603      	mov	r3, r0
  LWIP_ASSERT("p != NULL", p != NULL);
 801c420:	b1d0      	cbz	r0, 801c458 <pbuf_header_force+0x40>
  if (header_size_increment == 0) {
 801c422:	b341      	cbz	r1, 801c476 <pbuf_header_force+0x5e>
  increment_magnitude = (u16_t)header_size_increment;
 801c424:	fa1f fc81 	uxth.w	ip, r1
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 801c428:	891a      	ldrh	r2, [r3, #8]
 801c42a:	4462      	add	r2, ip
 801c42c:	b292      	uxth	r2, r2
 801c42e:	4594      	cmp	ip, r2
 801c430:	d81f      	bhi.n	801c472 <pbuf_header_force+0x5a>
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 801c432:	f993 000c 	ldrsb.w	r0, [r3, #12]
 801c436:	2800      	cmp	r0, #0
    payload = (u8_t *)p->payload - header_size_increment;
 801c438:	6858      	ldr	r0, [r3, #4]
 801c43a:	eba0 0101 	sub.w	r1, r0, r1
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 801c43e:	db14      	blt.n	801c46a <pbuf_header_force+0x52>
  p->len = (u16_t)(p->len + increment_magnitude);
 801c440:	f8b3 e00a 	ldrh.w	lr, [r3, #10]
  return 0;
 801c444:	2000      	movs	r0, #0
  p->payload = payload;
 801c446:	6059      	str	r1, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 801c448:	44f4      	add	ip, lr
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 801c44a:	811a      	strh	r2, [r3, #8]
  p->len = (u16_t)(p->len + increment_magnitude);
 801c44c:	f8a3 c00a 	strh.w	ip, [r3, #10]
}
 801c450:	bd08      	pop	{r3, pc}
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 801c452:	4249      	negs	r1, r1
 801c454:	f7ff bfa8 	b.w	801c3a8 <pbuf_remove_header>
  LWIP_ASSERT("p != NULL", p != NULL);
 801c458:	4b08      	ldr	r3, [pc, #32]	; (801c47c <pbuf_header_force+0x64>)
 801c45a:	f240 12df 	movw	r2, #479	; 0x1df
 801c45e:	4908      	ldr	r1, [pc, #32]	; (801c480 <pbuf_header_force+0x68>)
 801c460:	4808      	ldr	r0, [pc, #32]	; (801c484 <pbuf_header_force+0x6c>)
 801c462:	f00a f8f7 	bl	8026654 <iprintf>
    return 1;
 801c466:	2001      	movs	r0, #1
}
 801c468:	bd08      	pop	{r3, pc}
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801c46a:	f103 0010 	add.w	r0, r3, #16
 801c46e:	4281      	cmp	r1, r0
 801c470:	d2e6      	bcs.n	801c440 <pbuf_header_force+0x28>
    return 1;
 801c472:	2001      	movs	r0, #1
}
 801c474:	bd08      	pop	{r3, pc}
    return 0;
 801c476:	4608      	mov	r0, r1
}
 801c478:	bd08      	pop	{r3, pc}
 801c47a:	bf00      	nop
 801c47c:	0804522c 	.word	0x0804522c
 801c480:	08046c58 	.word	0x08046c58
 801c484:	0802b34c 	.word	0x0802b34c

0801c488 <pbuf_free_header>:
{
 801c488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  while (free_left && p) {
 801c48a:	4604      	mov	r4, r0
 801c48c:	b158      	cbz	r0, 801c4a6 <pbuf_free_header+0x1e>
 801c48e:	460d      	mov	r5, r1
 801c490:	b149      	cbz	r1, 801c4a6 <pbuf_free_header+0x1e>
      f->next = 0;
 801c492:	2700      	movs	r7, #0
    if (free_left >= p->len) {
 801c494:	8963      	ldrh	r3, [r4, #10]
 801c496:	4620      	mov	r0, r4
 801c498:	42ab      	cmp	r3, r5
      free_left = (u16_t)(free_left - p->len);
 801c49a:	eba5 0203 	sub.w	r2, r5, r3
    if (free_left >= p->len) {
 801c49e:	d904      	bls.n	801c4aa <pbuf_free_header+0x22>
      pbuf_remove_header(p, free_left);
 801c4a0:	4629      	mov	r1, r5
 801c4a2:	f7ff ff81 	bl	801c3a8 <pbuf_remove_header>
}
 801c4a6:	4620      	mov	r0, r4
 801c4a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      p = p->next;
 801c4aa:	6826      	ldr	r6, [r4, #0]
      free_left = (u16_t)(free_left - p->len);
 801c4ac:	b295      	uxth	r5, r2
      f->next = 0;
 801c4ae:	6027      	str	r7, [r4, #0]
  if (p == NULL) {
 801c4b0:	4634      	mov	r4, r6
 801c4b2:	f7ff fd05 	bl	801bec0 <pbuf_free.part.0>
  while (free_left && p) {
 801c4b6:	b10d      	cbz	r5, 801c4bc <pbuf_free_header+0x34>
 801c4b8:	2e00      	cmp	r6, #0
 801c4ba:	d1eb      	bne.n	801c494 <pbuf_free_header+0xc>
      p = p->next;
 801c4bc:	4634      	mov	r4, r6
 801c4be:	e7f2      	b.n	801c4a6 <pbuf_free_header+0x1e>

0801c4c0 <pbuf_free>:
  if (p == NULL) {
 801c4c0:	b108      	cbz	r0, 801c4c6 <pbuf_free+0x6>
 801c4c2:	f7ff bcfd 	b.w	801bec0 <pbuf_free.part.0>
{
 801c4c6:	b510      	push	{r4, lr}
 801c4c8:	4604      	mov	r4, r0
    LWIP_ASSERT("p != NULL", p != NULL);
 801c4ca:	4b04      	ldr	r3, [pc, #16]	; (801c4dc <pbuf_free+0x1c>)
 801c4cc:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 801c4d0:	4903      	ldr	r1, [pc, #12]	; (801c4e0 <pbuf_free+0x20>)
 801c4d2:	4804      	ldr	r0, [pc, #16]	; (801c4e4 <pbuf_free+0x24>)
 801c4d4:	f00a f8be 	bl	8026654 <iprintf>
}
 801c4d8:	4620      	mov	r0, r4
 801c4da:	bd10      	pop	{r4, pc}
 801c4dc:	0804522c 	.word	0x0804522c
 801c4e0:	08046c58 	.word	0x08046c58
 801c4e4:	0802b34c 	.word	0x0802b34c

0801c4e8 <pbuf_clen>:
  while (p != NULL) {
 801c4e8:	4603      	mov	r3, r0
 801c4ea:	b130      	cbz	r0, 801c4fa <pbuf_clen+0x12>
  len = 0;
 801c4ec:	2000      	movs	r0, #0
    ++len;
 801c4ee:	3001      	adds	r0, #1
    p = p->next;
 801c4f0:	681b      	ldr	r3, [r3, #0]
    ++len;
 801c4f2:	b280      	uxth	r0, r0
  while (p != NULL) {
 801c4f4:	2b00      	cmp	r3, #0
 801c4f6:	d1fa      	bne.n	801c4ee <pbuf_clen+0x6>
 801c4f8:	4770      	bx	lr
}
 801c4fa:	4770      	bx	lr

0801c4fc <pbuf_ref>:
  if (p != NULL) {
 801c4fc:	b120      	cbz	r0, 801c508 <pbuf_ref+0xc>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 801c4fe:	7b83      	ldrb	r3, [r0, #14]
 801c500:	3301      	adds	r3, #1
 801c502:	b2db      	uxtb	r3, r3
 801c504:	7383      	strb	r3, [r0, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801c506:	b103      	cbz	r3, 801c50a <pbuf_ref+0xe>
}
 801c508:	4770      	bx	lr
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801c50a:	4b03      	ldr	r3, [pc, #12]	; (801c518 <pbuf_ref+0x1c>)
 801c50c:	f240 3242 	movw	r2, #834	; 0x342
 801c510:	4902      	ldr	r1, [pc, #8]	; (801c51c <pbuf_ref+0x20>)
 801c512:	4803      	ldr	r0, [pc, #12]	; (801c520 <pbuf_ref+0x24>)
 801c514:	f00a b89e 	b.w	8026654 <iprintf>
 801c518:	0804522c 	.word	0x0804522c
 801c51c:	080453b8 	.word	0x080453b8
 801c520:	0802b34c 	.word	0x0802b34c

0801c524 <pbuf_cat>:
{
 801c524:	b570      	push	{r4, r5, r6, lr}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801c526:	b330      	cbz	r0, 801c576 <pbuf_cat+0x52>
 801c528:	460d      	mov	r5, r1
 801c52a:	b321      	cbz	r1, 801c576 <pbuf_cat+0x52>
  for (p = h; p->next != NULL; p = p->next) {
 801c52c:	6803      	ldr	r3, [r0, #0]
 801c52e:	4604      	mov	r4, r0
 801c530:	b13b      	cbz	r3, 801c542 <pbuf_cat+0x1e>
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801c532:	8922      	ldrh	r2, [r4, #8]
 801c534:	8928      	ldrh	r0, [r5, #8]
 801c536:	4402      	add	r2, r0
 801c538:	8122      	strh	r2, [r4, #8]
  for (p = h; p->next != NULL; p = p->next) {
 801c53a:	461c      	mov	r4, r3
 801c53c:	681b      	ldr	r3, [r3, #0]
 801c53e:	2b00      	cmp	r3, #0
 801c540:	d1f7      	bne.n	801c532 <pbuf_cat+0xe>
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 801c542:	8963      	ldrh	r3, [r4, #10]
 801c544:	8922      	ldrh	r2, [r4, #8]
 801c546:	429a      	cmp	r2, r3
 801c548:	d010      	beq.n	801c56c <pbuf_cat+0x48>
 801c54a:	4b0f      	ldr	r3, [pc, #60]	; (801c588 <pbuf_cat+0x64>)
 801c54c:	f240 3262 	movw	r2, #866	; 0x362
 801c550:	490e      	ldr	r1, [pc, #56]	; (801c58c <pbuf_cat+0x68>)
 801c552:	480f      	ldr	r0, [pc, #60]	; (801c590 <pbuf_cat+0x6c>)
 801c554:	f00a f87e 	bl	8026654 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 801c558:	6823      	ldr	r3, [r4, #0]
 801c55a:	b133      	cbz	r3, 801c56a <pbuf_cat+0x46>
 801c55c:	4b0a      	ldr	r3, [pc, #40]	; (801c588 <pbuf_cat+0x64>)
 801c55e:	f240 3263 	movw	r2, #867	; 0x363
 801c562:	490c      	ldr	r1, [pc, #48]	; (801c594 <pbuf_cat+0x70>)
 801c564:	480a      	ldr	r0, [pc, #40]	; (801c590 <pbuf_cat+0x6c>)
 801c566:	f00a f875 	bl	8026654 <iprintf>
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801c56a:	8923      	ldrh	r3, [r4, #8]
 801c56c:	892a      	ldrh	r2, [r5, #8]
  p->next = t;
 801c56e:	6025      	str	r5, [r4, #0]
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801c570:	4413      	add	r3, r2
 801c572:	8123      	strh	r3, [r4, #8]
}
 801c574:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801c576:	4b04      	ldr	r3, [pc, #16]	; (801c588 <pbuf_cat+0x64>)
 801c578:	f240 3259 	movw	r2, #857	; 0x359
 801c57c:	4906      	ldr	r1, [pc, #24]	; (801c598 <pbuf_cat+0x74>)
 801c57e:	4804      	ldr	r0, [pc, #16]	; (801c590 <pbuf_cat+0x6c>)
}
 801c580:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801c584:	f00a b866 	b.w	8026654 <iprintf>
 801c588:	0804522c 	.word	0x0804522c
 801c58c:	08045404 	.word	0x08045404
 801c590:	0802b34c 	.word	0x0802b34c
 801c594:	08045434 	.word	0x08045434
 801c598:	080453cc 	.word	0x080453cc

0801c59c <pbuf_chain>:
{
 801c59c:	b510      	push	{r4, lr}
 801c59e:	460c      	mov	r4, r1
  pbuf_cat(h, t);
 801c5a0:	f7ff ffc0 	bl	801c524 <pbuf_cat>
  if (p != NULL) {
 801c5a4:	b124      	cbz	r4, 801c5b0 <pbuf_chain+0x14>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 801c5a6:	7ba3      	ldrb	r3, [r4, #14]
 801c5a8:	3301      	adds	r3, #1
 801c5aa:	b2db      	uxtb	r3, r3
 801c5ac:	73a3      	strb	r3, [r4, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801c5ae:	b103      	cbz	r3, 801c5b2 <pbuf_chain+0x16>
}
 801c5b0:	bd10      	pop	{r4, pc}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801c5b2:	4b04      	ldr	r3, [pc, #16]	; (801c5c4 <pbuf_chain+0x28>)
 801c5b4:	f240 3242 	movw	r2, #834	; 0x342
 801c5b8:	4903      	ldr	r1, [pc, #12]	; (801c5c8 <pbuf_chain+0x2c>)
 801c5ba:	4804      	ldr	r0, [pc, #16]	; (801c5cc <pbuf_chain+0x30>)
}
 801c5bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801c5c0:	f00a b848 	b.w	8026654 <iprintf>
 801c5c4:	0804522c 	.word	0x0804522c
 801c5c8:	080453b8 	.word	0x080453b8
 801c5cc:	0802b34c 	.word	0x0802b34c

0801c5d0 <pbuf_copy>:
{
 801c5d0:	b508      	push	{r3, lr}
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801c5d2:	b140      	cbz	r0, 801c5e6 <pbuf_copy+0x16>
 801c5d4:	b139      	cbz	r1, 801c5e6 <pbuf_copy+0x16>
 801c5d6:	8902      	ldrh	r2, [r0, #8]
 801c5d8:	890b      	ldrh	r3, [r1, #8]
 801c5da:	429a      	cmp	r2, r3
 801c5dc:	d303      	bcc.n	801c5e6 <pbuf_copy+0x16>
}
 801c5de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801c5e2:	f7ff bcd1 	b.w	801bf88 <pbuf_copy.part.0>
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801c5e6:	4b05      	ldr	r3, [pc, #20]	; (801c5fc <pbuf_copy+0x2c>)
 801c5e8:	f240 32c9 	movw	r2, #969	; 0x3c9
 801c5ec:	4904      	ldr	r1, [pc, #16]	; (801c600 <pbuf_copy+0x30>)
 801c5ee:	4805      	ldr	r0, [pc, #20]	; (801c604 <pbuf_copy+0x34>)
 801c5f0:	f00a f830 	bl	8026654 <iprintf>
}
 801c5f4:	f06f 000f 	mvn.w	r0, #15
 801c5f8:	bd08      	pop	{r3, pc}
 801c5fa:	bf00      	nop
 801c5fc:	0804522c 	.word	0x0804522c
 801c600:	08045444 	.word	0x08045444
 801c604:	0802b34c 	.word	0x0802b34c

0801c608 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 801c608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  const struct pbuf *p;
  u16_t left = 0;
  u16_t buf_copy_len;
  u16_t copied_total = 0;

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 801c60c:	4605      	mov	r5, r0
 801c60e:	b370      	cbz	r0, 801c66e <pbuf_copy_partial+0x66>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 801c610:	460f      	mov	r7, r1
 801c612:	2900      	cmp	r1, #0
 801c614:	d036      	beq.n	801c684 <pbuf_copy_partial+0x7c>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801c616:	4690      	mov	r8, r2
 801c618:	b392      	cbz	r2, 801c680 <pbuf_copy_partial+0x78>
  u16_t left = 0;
 801c61a:	2600      	movs	r6, #0
 801c61c:	e005      	b.n	801c62a <pbuf_copy_partial+0x22>
    if ((offset != 0) && (offset >= p->len)) {
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 801c61e:	b293      	uxth	r3, r2
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801c620:	682d      	ldr	r5, [r5, #0]
 801c622:	f1b8 0f00 	cmp.w	r8, #0
 801c626:	d01f      	beq.n	801c668 <pbuf_copy_partial+0x60>
 801c628:	b1f5      	cbz	r5, 801c668 <pbuf_copy_partial+0x60>
      buf_copy_len = (u16_t)(p->len - offset);
      if (buf_copy_len > len) {
        buf_copy_len = len;
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 801c62a:	19b8      	adds	r0, r7, r6
    if ((offset != 0) && (offset >= p->len)) {
 801c62c:	f8b5 c00a 	ldrh.w	ip, [r5, #10]
 801c630:	b11b      	cbz	r3, 801c63a <pbuf_copy_partial+0x32>
 801c632:	4563      	cmp	r3, ip
      offset = (u16_t)(offset - p->len);
 801c634:	eba3 020c 	sub.w	r2, r3, ip
    if ((offset != 0) && (offset >= p->len)) {
 801c638:	d2f1      	bcs.n	801c61e <pbuf_copy_partial+0x16>
      buf_copy_len = (u16_t)(p->len - offset);
 801c63a:	ebac 0c03 	sub.w	ip, ip, r3
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 801c63e:	6869      	ldr	r1, [r5, #4]
      buf_copy_len = (u16_t)(p->len - offset);
 801c640:	fa1f f48c 	uxth.w	r4, ip
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 801c644:	4419      	add	r1, r3
 801c646:	4544      	cmp	r4, r8
 801c648:	bf28      	it	cs
 801c64a:	4644      	movcs	r4, r8
 801c64c:	4622      	mov	r2, r4
      copied_total = (u16_t)(copied_total + buf_copy_len);
 801c64e:	4426      	add	r6, r4
      left = (u16_t)(left + buf_copy_len);
      len = (u16_t)(len - buf_copy_len);
 801c650:	eba8 0404 	sub.w	r4, r8, r4
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 801c654:	f009 f838 	bl	80256c8 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 801c658:	b2b6      	uxth	r6, r6
      offset = 0;
 801c65a:	2300      	movs	r3, #0
      len = (u16_t)(len - buf_copy_len);
 801c65c:	fa1f f884 	uxth.w	r8, r4
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801c660:	682d      	ldr	r5, [r5, #0]
 801c662:	f1b8 0f00 	cmp.w	r8, #0
 801c666:	d1df      	bne.n	801c628 <pbuf_copy_partial+0x20>
    }
  }
  return copied_total;
}
 801c668:	4630      	mov	r0, r6
 801c66a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 801c66e:	4b0a      	ldr	r3, [pc, #40]	; (801c698 <pbuf_copy_partial+0x90>)
 801c670:	f240 420a 	movw	r2, #1034	; 0x40a
 801c674:	4909      	ldr	r1, [pc, #36]	; (801c69c <pbuf_copy_partial+0x94>)
 801c676:	462e      	mov	r6, r5
 801c678:	4809      	ldr	r0, [pc, #36]	; (801c6a0 <pbuf_copy_partial+0x98>)
 801c67a:	f009 ffeb 	bl	8026654 <iprintf>
 801c67e:	e7f3      	b.n	801c668 <pbuf_copy_partial+0x60>
  u16_t left = 0;
 801c680:	4616      	mov	r6, r2
 801c682:	e7f1      	b.n	801c668 <pbuf_copy_partial+0x60>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 801c684:	4b04      	ldr	r3, [pc, #16]	; (801c698 <pbuf_copy_partial+0x90>)
 801c686:	f240 420b 	movw	r2, #1035	; 0x40b
 801c68a:	4906      	ldr	r1, [pc, #24]	; (801c6a4 <pbuf_copy_partial+0x9c>)
 801c68c:	463e      	mov	r6, r7
 801c68e:	4804      	ldr	r0, [pc, #16]	; (801c6a0 <pbuf_copy_partial+0x98>)
 801c690:	f009 ffe0 	bl	8026654 <iprintf>
 801c694:	e7e8      	b.n	801c668 <pbuf_copy_partial+0x60>
 801c696:	bf00      	nop
 801c698:	0804522c 	.word	0x0804522c
 801c69c:	08045474 	.word	0x08045474
 801c6a0:	0802b34c 	.word	0x0802b34c
 801c6a4:	08045494 	.word	0x08045494

0801c6a8 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 801c6a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
  size_t copied_total = 0;

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 801c6ac:	2800      	cmp	r0, #0
 801c6ae:	d049      	beq.n	801c744 <pbuf_take+0x9c>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 801c6b0:	460f      	mov	r7, r1
 801c6b2:	2900      	cmp	r1, #0
 801c6b4:	d03c      	beq.n	801c730 <pbuf_take+0x88>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 801c6b6:	8903      	ldrh	r3, [r0, #8]
 801c6b8:	4604      	mov	r4, r0
 801c6ba:	4690      	mov	r8, r2
 801c6bc:	4293      	cmp	r3, r2
 801c6be:	d32d      	bcc.n	801c71c <pbuf_take+0x74>
  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
    return ERR_ARG;
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 801c6c0:	b34a      	cbz	r2, 801c716 <pbuf_take+0x6e>
 801c6c2:	4615      	mov	r5, r2
  size_t copied_total = 0;
 801c6c4:	2600      	movs	r6, #0
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 801c6c6:	f8df b094 	ldr.w	fp, [pc, #148]	; 801c75c <pbuf_take+0xb4>
 801c6ca:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 801c770 <pbuf_take+0xc8>
    buf_copy_len = total_copy_len;
    if (buf_copy_len > p->len) {
 801c6ce:	8962      	ldrh	r2, [r4, #10]
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 801c6d0:	19b9      	adds	r1, r7, r6
 801c6d2:	6860      	ldr	r0, [r4, #4]
 801c6d4:	42aa      	cmp	r2, r5
 801c6d6:	bf28      	it	cs
 801c6d8:	462a      	movcs	r2, r5
 801c6da:	4691      	mov	r9, r2
    total_copy_len -= buf_copy_len;
    copied_total += buf_copy_len;
 801c6dc:	4416      	add	r6, r2
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 801c6de:	f008 fff3 	bl	80256c8 <memcpy>
  for (p = buf; total_copy_len != 0; p = p->next) {
 801c6e2:	6824      	ldr	r4, [r4, #0]
 801c6e4:	ebb5 0509 	subs.w	r5, r5, r9
 801c6e8:	d009      	beq.n	801c6fe <pbuf_take+0x56>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 801c6ea:	2c00      	cmp	r4, #0
 801c6ec:	d1ef      	bne.n	801c6ce <pbuf_take+0x26>
 801c6ee:	465b      	mov	r3, fp
 801c6f0:	f240 42bd 	movw	r2, #1213	; 0x4bd
 801c6f4:	4651      	mov	r1, sl
 801c6f6:	4818      	ldr	r0, [pc, #96]	; (801c758 <pbuf_take+0xb0>)
 801c6f8:	f009 ffac 	bl	8026654 <iprintf>
 801c6fc:	e7e7      	b.n	801c6ce <pbuf_take+0x26>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 801c6fe:	45b0      	cmp	r8, r6
 801c700:	d009      	beq.n	801c716 <pbuf_take+0x6e>
 801c702:	4b16      	ldr	r3, [pc, #88]	; (801c75c <pbuf_take+0xb4>)
 801c704:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 801c708:	4915      	ldr	r1, [pc, #84]	; (801c760 <pbuf_take+0xb8>)
 801c70a:	4813      	ldr	r0, [pc, #76]	; (801c758 <pbuf_take+0xb0>)
 801c70c:	f009 ffa2 	bl	8026654 <iprintf>
  return ERR_OK;
 801c710:	4628      	mov	r0, r5
}
 801c712:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return ERR_OK;
 801c716:	2000      	movs	r0, #0
}
 801c718:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 801c71c:	4b0f      	ldr	r3, [pc, #60]	; (801c75c <pbuf_take+0xb4>)
 801c71e:	f240 42b5 	movw	r2, #1205	; 0x4b5
 801c722:	4910      	ldr	r1, [pc, #64]	; (801c764 <pbuf_take+0xbc>)
 801c724:	480c      	ldr	r0, [pc, #48]	; (801c758 <pbuf_take+0xb0>)
 801c726:	f009 ff95 	bl	8026654 <iprintf>
 801c72a:	f04f 30ff 	mov.w	r0, #4294967295
 801c72e:	e7f3      	b.n	801c718 <pbuf_take+0x70>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 801c730:	4b0a      	ldr	r3, [pc, #40]	; (801c75c <pbuf_take+0xb4>)
 801c732:	f240 42b4 	movw	r2, #1204	; 0x4b4
 801c736:	490c      	ldr	r1, [pc, #48]	; (801c768 <pbuf_take+0xc0>)
 801c738:	4807      	ldr	r0, [pc, #28]	; (801c758 <pbuf_take+0xb0>)
 801c73a:	f009 ff8b 	bl	8026654 <iprintf>
 801c73e:	f06f 000f 	mvn.w	r0, #15
 801c742:	e7e9      	b.n	801c718 <pbuf_take+0x70>
  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 801c744:	4b05      	ldr	r3, [pc, #20]	; (801c75c <pbuf_take+0xb4>)
 801c746:	f240 42b3 	movw	r2, #1203	; 0x4b3
 801c74a:	4908      	ldr	r1, [pc, #32]	; (801c76c <pbuf_take+0xc4>)
 801c74c:	4802      	ldr	r0, [pc, #8]	; (801c758 <pbuf_take+0xb0>)
 801c74e:	f009 ff81 	bl	8026654 <iprintf>
 801c752:	f06f 000f 	mvn.w	r0, #15
 801c756:	e7df      	b.n	801c718 <pbuf_take+0x70>
 801c758:	0802b34c 	.word	0x0802b34c
 801c75c:	0804522c 	.word	0x0804522c
 801c760:	08045524 	.word	0x08045524
 801c764:	080454ec 	.word	0x080454ec
 801c768:	080454d0 	.word	0x080454d0
 801c76c:	080454b8 	.word	0x080454b8
 801c770:	0804550c 	.word	0x0804550c

0801c774 <pbuf_take_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 801c774:	b390      	cbz	r0, 801c7dc <pbuf_take_at+0x68>
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take_at(struct pbuf *buf, const void *dataptr, u16_t len, u16_t offset)
{
 801c776:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c77a:	460f      	mov	r7, r1
 801c77c:	4604      	mov	r4, r0
 801c77e:	e002      	b.n	801c786 <pbuf_take_at+0x12>
    q = q->next;
 801c780:	6824      	ldr	r4, [r4, #0]
    offset_left = (u16_t)(offset_left - q->len);
 801c782:	b283      	uxth	r3, r0
  while ((q != NULL) && (q->len <= offset_left)) {
 801c784:	b334      	cbz	r4, 801c7d4 <pbuf_take_at+0x60>
 801c786:	8965      	ldrh	r5, [r4, #10]
 801c788:	429d      	cmp	r5, r3
    offset_left = (u16_t)(offset_left - q->len);
 801c78a:	eba3 0005 	sub.w	r0, r3, r5
  while ((q != NULL) && (q->len <= offset_left)) {
 801c78e:	d9f7      	bls.n	801c780 <pbuf_take_at+0xc>
  u16_t target_offset;
  struct pbuf *q = pbuf_skip(buf, offset, &target_offset);

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->tot_len >= target_offset + len)) {
 801c790:	8921      	ldrh	r1, [r4, #8]
 801c792:	189e      	adds	r6, r3, r2
 801c794:	42b1      	cmp	r1, r6
 801c796:	db1d      	blt.n	801c7d4 <pbuf_take_at+0x60>
    u16_t remaining_len = len;
    const u8_t *src_ptr = (const u8_t *)dataptr;
    /* copy the part that goes into the first pbuf */
    u16_t first_copy_len;
    LWIP_ASSERT("check pbuf_skip result", target_offset < q->len);
    first_copy_len = (u16_t)LWIP_MIN(q->len - target_offset, len);
 801c798:	1ae9      	subs	r1, r5, r3
 801c79a:	428a      	cmp	r2, r1
 801c79c:	dc07      	bgt.n	801c7ae <pbuf_take_at+0x3a>
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 801c79e:	6860      	ldr	r0, [r4, #4]
 801c7a0:	4639      	mov	r1, r7
 801c7a2:	4418      	add	r0, r3
 801c7a4:	f008 ff90 	bl	80256c8 <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
    src_ptr += first_copy_len;
    if (remaining_len > 0) {
      return pbuf_take(q->next, src_ptr, remaining_len);
    }
    return ERR_OK;
 801c7a8:	2000      	movs	r0, #0
  }
  return ERR_MEM;
}
 801c7aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 801c7ae:	fa1f f881 	uxth.w	r8, r1
 801c7b2:	6860      	ldr	r0, [r4, #4]
 801c7b4:	4639      	mov	r1, r7
 801c7b6:	4642      	mov	r2, r8
 801c7b8:	4418      	add	r0, r3
 801c7ba:	f008 ff85 	bl	80256c8 <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
 801c7be:	1b70      	subs	r0, r6, r5
 801c7c0:	b282      	uxth	r2, r0
    if (remaining_len > 0) {
 801c7c2:	2a00      	cmp	r2, #0
 801c7c4:	d0f0      	beq.n	801c7a8 <pbuf_take_at+0x34>
      return pbuf_take(q->next, src_ptr, remaining_len);
 801c7c6:	eb07 0108 	add.w	r1, r7, r8
 801c7ca:	6820      	ldr	r0, [r4, #0]
}
 801c7cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      return pbuf_take(q->next, src_ptr, remaining_len);
 801c7d0:	f7ff bf6a 	b.w	801c6a8 <pbuf_take>
  return ERR_MEM;
 801c7d4:	f04f 30ff 	mov.w	r0, #4294967295
}
 801c7d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ERR_MEM;
 801c7dc:	f04f 30ff 	mov.w	r0, #4294967295
}
 801c7e0:	4770      	bx	lr
 801c7e2:	bf00      	nop

0801c7e4 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 801c7e4:	b538      	push	{r3, r4, r5, lr}
 801c7e6:	4615      	mov	r5, r2
 801c7e8:	460a      	mov	r2, r1
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 801c7ea:	8929      	ldrh	r1, [r5, #8]
 801c7ec:	f7ff fc96 	bl	801c11c <pbuf_alloc>
  if (q == NULL) {
 801c7f0:	4604      	mov	r4, r0
 801c7f2:	b138      	cbz	r0, 801c804 <pbuf_clone+0x20>
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801c7f4:	8902      	ldrh	r2, [r0, #8]
 801c7f6:	892b      	ldrh	r3, [r5, #8]
 801c7f8:	429a      	cmp	r2, r3
 801c7fa:	d305      	bcc.n	801c808 <pbuf_clone+0x24>
 801c7fc:	4629      	mov	r1, r5
 801c7fe:	f7ff fbc3 	bl	801bf88 <pbuf_copy.part.0>
    return NULL;
  }
  err = pbuf_copy(q, p);
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 801c802:	b940      	cbnz	r0, 801c816 <pbuf_clone+0x32>
  return q;
}
 801c804:	4620      	mov	r0, r4
 801c806:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801c808:	4b07      	ldr	r3, [pc, #28]	; (801c828 <pbuf_clone+0x44>)
 801c80a:	f240 32c9 	movw	r2, #969	; 0x3c9
 801c80e:	4907      	ldr	r1, [pc, #28]	; (801c82c <pbuf_clone+0x48>)
 801c810:	4807      	ldr	r0, [pc, #28]	; (801c830 <pbuf_clone+0x4c>)
 801c812:	f009 ff1f 	bl	8026654 <iprintf>
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 801c816:	4b04      	ldr	r3, [pc, #16]	; (801c828 <pbuf_clone+0x44>)
 801c818:	f240 5224 	movw	r2, #1316	; 0x524
 801c81c:	4905      	ldr	r1, [pc, #20]	; (801c834 <pbuf_clone+0x50>)
 801c81e:	4804      	ldr	r0, [pc, #16]	; (801c830 <pbuf_clone+0x4c>)
 801c820:	f009 ff18 	bl	8026654 <iprintf>
}
 801c824:	4620      	mov	r0, r4
 801c826:	bd38      	pop	{r3, r4, r5, pc}
 801c828:	0804522c 	.word	0x0804522c
 801c82c:	08045444 	.word	0x08045444
 801c830:	0802b34c 	.word	0x0802b34c
 801c834:	0804553c 	.word	0x0804553c

0801c838 <pbuf_get_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 801c838:	b918      	cbnz	r0, 801c842 <pbuf_get_at+0xa>
 801c83a:	e00a      	b.n	801c852 <pbuf_get_at+0x1a>
    q = q->next;
 801c83c:	6800      	ldr	r0, [r0, #0]
    offset_left = (u16_t)(offset_left - q->len);
 801c83e:	b299      	uxth	r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 801c840:	b130      	cbz	r0, 801c850 <pbuf_get_at+0x18>
 801c842:	8943      	ldrh	r3, [r0, #10]
 801c844:	428b      	cmp	r3, r1
    offset_left = (u16_t)(offset_left - q->len);
 801c846:	eba1 0303 	sub.w	r3, r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 801c84a:	d9f7      	bls.n	801c83c <pbuf_get_at+0x4>
  u16_t q_idx;
  const struct pbuf *q = pbuf_skip_const(p, offset, &q_idx);

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
    return ((u8_t *)q->payload)[q_idx];
 801c84c:	6843      	ldr	r3, [r0, #4]
 801c84e:	5c58      	ldrb	r0, [r3, r1]
}
 801c850:	4770      	bx	lr
 801c852:	4770      	bx	lr

0801c854 <pbuf_try_get_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 801c854:	b140      	cbz	r0, 801c868 <pbuf_try_get_at+0x14>
 801c856:	8943      	ldrh	r3, [r0, #10]
 801c858:	428b      	cmp	r3, r1
    offset_left = (u16_t)(offset_left - q->len);
 801c85a:	eba1 0303 	sub.w	r3, r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 801c85e:	d806      	bhi.n	801c86e <pbuf_try_get_at+0x1a>
    q = q->next;
 801c860:	6800      	ldr	r0, [r0, #0]
    offset_left = (u16_t)(offset_left - q->len);
 801c862:	b299      	uxth	r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 801c864:	2800      	cmp	r0, #0
 801c866:	d1f6      	bne.n	801c856 <pbuf_try_get_at+0x2>
  }
  return -1;
 801c868:	f04f 30ff 	mov.w	r0, #4294967295
}
 801c86c:	4770      	bx	lr
    return ((u8_t *)q->payload)[q_idx];
 801c86e:	6843      	ldr	r3, [r0, #4]
 801c870:	5c58      	ldrb	r0, [r3, r1]
 801c872:	4770      	bx	lr

0801c874 <pbuf_put_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 801c874:	b918      	cbnz	r0, 801c87e <pbuf_put_at+0xa>
 801c876:	e00a      	b.n	801c88e <pbuf_put_at+0x1a>
    q = q->next;
 801c878:	6800      	ldr	r0, [r0, #0]
    offset_left = (u16_t)(offset_left - q->len);
 801c87a:	b299      	uxth	r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 801c87c:	b130      	cbz	r0, 801c88c <pbuf_put_at+0x18>
 801c87e:	8943      	ldrh	r3, [r0, #10]
 801c880:	428b      	cmp	r3, r1
    offset_left = (u16_t)(offset_left - q->len);
 801c882:	eba1 0303 	sub.w	r3, r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 801c886:	d9f7      	bls.n	801c878 <pbuf_put_at+0x4>
  u16_t q_idx;
  struct pbuf *q = pbuf_skip(p, offset, &q_idx);

  /* write requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
    ((u8_t *)q->payload)[q_idx] = data;
 801c888:	6843      	ldr	r3, [r0, #4]
 801c88a:	545a      	strb	r2, [r3, r1]
  }
}
 801c88c:	4770      	bx	lr
 801c88e:	4770      	bx	lr

0801c890 <pbuf_memcmp>:
 * @return zero if equal, nonzero otherwise
 *         (0xffff if p is too short, diffoffset+1 otherwise)
 */
u16_t
pbuf_memcmp(const struct pbuf *p, u16_t offset, const void *s2, u16_t n)
{
 801c890:	b570      	push	{r4, r5, r6, lr}
  u16_t start = offset;
  const struct pbuf *q = p;
  u16_t i;

  /* pbuf long enough to perform check? */
  if (p->tot_len < (offset + n)) {
 801c892:	8905      	ldrh	r5, [r0, #8]
 801c894:	18cc      	adds	r4, r1, r3
 801c896:	42a5      	cmp	r5, r4
 801c898:	db2e      	blt.n	801c8f8 <pbuf_memcmp+0x68>
    return 0xffff;
  }

  /* get the correct pbuf from chain. We know it succeeds because of p->tot_len check above. */
  while ((q != NULL) && (q->len <= start)) {
 801c89a:	8944      	ldrh	r4, [r0, #10]
 801c89c:	428c      	cmp	r4, r1
    start = (u16_t)(start - q->len);
 801c89e:	eba1 0404 	sub.w	r4, r1, r4
  while ((q != NULL) && (q->len <= start)) {
 801c8a2:	d803      	bhi.n	801c8ac <pbuf_memcmp+0x1c>
    q = q->next;
 801c8a4:	6800      	ldr	r0, [r0, #0]
    start = (u16_t)(start - q->len);
 801c8a6:	b2a1      	uxth	r1, r4
  while ((q != NULL) && (q->len <= start)) {
 801c8a8:	2800      	cmp	r0, #0
 801c8aa:	d1f6      	bne.n	801c89a <pbuf_memcmp+0xa>
  }

  /* return requested data if pbuf is OK */
  for (i = 0; i < n; i++) {
 801c8ac:	b1f3      	cbz	r3, 801c8ec <pbuf_memcmp+0x5c>
 801c8ae:	2500      	movs	r5, #0
 801c8b0:	1e56      	subs	r6, r2, #1
 801c8b2:	46ae      	mov	lr, r5
    /* We know pbuf_get_at() succeeds because of p->tot_len check above. */
    u8_t a = pbuf_get_at(q, (u16_t)(start + i));
 801c8b4:	eb01 0c0e 	add.w	ip, r1, lr
  while ((q != NULL) && (q->len <= offset_left)) {
 801c8b8:	4604      	mov	r4, r0
 801c8ba:	fa1f fc8c 	uxth.w	ip, ip
 801c8be:	b920      	cbnz	r0, 801c8ca <pbuf_memcmp+0x3a>
 801c8c0:	e00b      	b.n	801c8da <pbuf_memcmp+0x4a>
    q = q->next;
 801c8c2:	6824      	ldr	r4, [r4, #0]
    offset_left = (u16_t)(offset_left - q->len);
 801c8c4:	fa1f fc82 	uxth.w	ip, r2
  while ((q != NULL) && (q->len <= offset_left)) {
 801c8c8:	b13c      	cbz	r4, 801c8da <pbuf_memcmp+0x4a>
 801c8ca:	8962      	ldrh	r2, [r4, #10]
 801c8cc:	4594      	cmp	ip, r2
    offset_left = (u16_t)(offset_left - q->len);
 801c8ce:	ebac 0202 	sub.w	r2, ip, r2
  while ((q != NULL) && (q->len <= offset_left)) {
 801c8d2:	d2f6      	bcs.n	801c8c2 <pbuf_memcmp+0x32>
    return ((u8_t *)q->payload)[q_idx];
 801c8d4:	6862      	ldr	r2, [r4, #4]
 801c8d6:	f812 400c 	ldrb.w	r4, [r2, ip]
    u8_t b = ((const u8_t *)s2)[i];
    if (a != b) {
 801c8da:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 801c8de:	42a2      	cmp	r2, r4
 801c8e0:	d106      	bne.n	801c8f0 <pbuf_memcmp+0x60>
  for (i = 0; i < n; i++) {
 801c8e2:	3501      	adds	r5, #1
 801c8e4:	fa1f fe85 	uxth.w	lr, r5
 801c8e8:	4573      	cmp	r3, lr
 801c8ea:	d8e3      	bhi.n	801c8b4 <pbuf_memcmp+0x24>
      return (u16_t)LWIP_MIN(i + 1, 0xFFFF);
    }
  }
  return 0;
 801c8ec:	2000      	movs	r0, #0
}
 801c8ee:	bd70      	pop	{r4, r5, r6, pc}
      return (u16_t)LWIP_MIN(i + 1, 0xFFFF);
 801c8f0:	f10e 0001 	add.w	r0, lr, #1
 801c8f4:	b280      	uxth	r0, r0
}
 801c8f6:	bd70      	pop	{r4, r5, r6, pc}
    return 0xffff;
 801c8f8:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 801c8fc:	bd70      	pop	{r4, r5, r6, pc}
 801c8fe:	bf00      	nop

0801c900 <pbuf_memfind>:
 * @param start_offset offset into p at which to start searching
 * @return 0xFFFF if substr was not found in p or the index where it was found
 */
u16_t
pbuf_memfind(const struct pbuf *p, const void *mem, u16_t mem_len, u16_t start_offset)
{
 801c900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c902:	461c      	mov	r4, r3
  u16_t i;
  u16_t max_cmp_start = (u16_t)(p->tot_len - mem_len);
 801c904:	8905      	ldrh	r5, [r0, #8]
{
 801c906:	4613      	mov	r3, r2
  if (p->tot_len >= mem_len + start_offset) {
 801c908:	4422      	add	r2, r4
 801c90a:	4295      	cmp	r5, r2
 801c90c:	db15      	blt.n	801c93a <pbuf_memfind+0x3a>
  u16_t max_cmp_start = (u16_t)(p->tot_len - mem_len);
 801c90e:	1aed      	subs	r5, r5, r3
 801c910:	4606      	mov	r6, r0
 801c912:	460f      	mov	r7, r1
 801c914:	b2ad      	uxth	r5, r5
    for (i = start_offset; i <= max_cmp_start; i++) {
 801c916:	42a5      	cmp	r5, r4
 801c918:	d204      	bcs.n	801c924 <pbuf_memfind+0x24>
 801c91a:	e00e      	b.n	801c93a <pbuf_memfind+0x3a>
 801c91c:	fa1f f48c 	uxth.w	r4, ip
 801c920:	42a5      	cmp	r5, r4
 801c922:	d30a      	bcc.n	801c93a <pbuf_memfind+0x3a>
      u16_t plus = pbuf_memcmp(p, i, mem, mem_len);
 801c924:	4621      	mov	r1, r4
 801c926:	463a      	mov	r2, r7
 801c928:	4630      	mov	r0, r6
 801c92a:	f7ff ffb1 	bl	801c890 <pbuf_memcmp>
    for (i = start_offset; i <= max_cmp_start; i++) {
 801c92e:	f104 0c01 	add.w	ip, r4, #1
      if (plus == 0) {
 801c932:	2800      	cmp	r0, #0
 801c934:	d1f2      	bne.n	801c91c <pbuf_memfind+0x1c>
 801c936:	4620      	mov	r0, r4
        return i;
      }
    }
  }
  return 0xFFFF;
}
 801c938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return 0xFFFF;
 801c93a:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 801c93e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801c940 <raw_input>:
 *           caller).
 *
 */
raw_input_state_t
raw_input(struct pbuf *p, struct netif *inp)
{
 801c940:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct raw_pcb *pcb, *prev;
  s16_t proto;
  raw_input_state_t ret = RAW_INPUT_NONE;
  u8_t broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801c944:	4e33      	ldr	r6, [pc, #204]	; (801ca14 <raw_input+0xd4>)
{
 801c946:	4680      	mov	r8, r0
  u8_t broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801c948:	6831      	ldr	r1, [r6, #0]
 801c94a:	6970      	ldr	r0, [r6, #20]
 801c94c:	f007 fb90 	bl	8024070 <ip4_addr_isbroadcast_u32>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
 801c950:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801c954:	7a5d      	ldrb	r5, [r3, #9]
  }
#endif /* LWIP_IPV4 */

  prev = NULL;
  pcb = raw_pcbs;
 801c956:	4b30      	ldr	r3, [pc, #192]	; (801ca18 <raw_input+0xd8>)
 801c958:	681c      	ldr	r4, [r3, #0]
  /* loop through all raw pcbs until the packet is eaten by one */
  /* this allows multiple pcbs to match against the packet by design */
  while (pcb != NULL) {
 801c95a:	2c00      	cmp	r4, #0
 801c95c:	d056      	beq.n	801ca0c <raw_input+0xcc>
 801c95e:	4681      	mov	r9, r0
  raw_input_state_t ret = RAW_INPUT_NONE;
 801c960:	2000      	movs	r0, #0
#ifndef LWIP_NOASSERT
        void *old_payload = p->payload;
#endif
        ret = RAW_INPUT_DELIVERED;
        /* the receive callback function did not eat the packet? */
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 801c962:	f106 0b10 	add.w	fp, r6, #16
 801c966:	46ca      	mov	sl, r9
  prev = NULL;
 801c968:	4606      	mov	r6, r0
 801c96a:	e004      	b.n	801c976 <raw_input+0x36>
      }
      /* no receive callback function was set for this raw PCB */
    }
    /* drop the packet */
    prev = pcb;
    pcb = pcb->next;
 801c96c:	68e3      	ldr	r3, [r4, #12]
  while (pcb != NULL) {
 801c96e:	4626      	mov	r6, r4
 801c970:	2b00      	cmp	r3, #0
 801c972:	d037      	beq.n	801c9e4 <raw_input+0xa4>
 801c974:	461c      	mov	r4, r3
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 801c976:	7c23      	ldrb	r3, [r4, #16]
 801c978:	42ab      	cmp	r3, r5
 801c97a:	d1f7      	bne.n	801c96c <raw_input+0x2c>
 801c97c:	7a22      	ldrb	r2, [r4, #8]
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801c97e:	b13a      	cbz	r2, 801c990 <raw_input+0x50>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801c980:	4b24      	ldr	r3, [pc, #144]	; (801ca14 <raw_input+0xd4>)
 801c982:	685b      	ldr	r3, [r3, #4]
 801c984:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801c988:	3301      	adds	r3, #1
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801c98a:	b2db      	uxtb	r3, r3
 801c98c:	429a      	cmp	r2, r3
 801c98e:	d1ed      	bne.n	801c96c <raw_input+0x2c>
 801c990:	6823      	ldr	r3, [r4, #0]
    if (broadcast != 0) {
 801c992:	f1ba 0f00 	cmp.w	sl, #0
 801c996:	d027      	beq.n	801c9e8 <raw_input+0xa8>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip))) {
 801c998:	2b00      	cmp	r3, #0
 801c99a:	d1e7      	bne.n	801c96c <raw_input+0x2c>
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 801c99c:	7c63      	ldrb	r3, [r4, #17]
 801c99e:	07db      	lsls	r3, r3, #31
 801c9a0:	d504      	bpl.n	801c9ac <raw_input+0x6c>
        (((pcb->flags & RAW_FLAGS_CONNECTED) == 0) ||
 801c9a2:	4b1c      	ldr	r3, [pc, #112]	; (801ca14 <raw_input+0xd4>)
 801c9a4:	6862      	ldr	r2, [r4, #4]
 801c9a6:	691b      	ldr	r3, [r3, #16]
 801c9a8:	429a      	cmp	r2, r3
 801c9aa:	d1df      	bne.n	801c96c <raw_input+0x2c>
      if (pcb->recv != NULL) {
 801c9ac:	f8d4 9014 	ldr.w	r9, [r4, #20]
 801c9b0:	f1b9 0f00 	cmp.w	r9, #0
 801c9b4:	d0da      	beq.n	801c96c <raw_input+0x2c>
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 801c9b6:	465b      	mov	r3, fp
 801c9b8:	4642      	mov	r2, r8
 801c9ba:	4621      	mov	r1, r4
 801c9bc:	69a0      	ldr	r0, [r4, #24]
        void *old_payload = p->payload;
 801c9be:	f8d8 7004 	ldr.w	r7, [r8, #4]
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 801c9c2:	47c8      	blx	r9
        if (eaten != 0) {
 801c9c4:	b9c8      	cbnz	r0, 801c9fa <raw_input+0xba>
          LWIP_ASSERT("raw pcb recv callback altered pbuf payload pointer without eating packet",
 801c9c6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801c9ca:	42bb      	cmp	r3, r7
 801c9cc:	d013      	beq.n	801c9f6 <raw_input+0xb6>
 801c9ce:	4b13      	ldr	r3, [pc, #76]	; (801ca1c <raw_input+0xdc>)
 801c9d0:	22c0      	movs	r2, #192	; 0xc0
 801c9d2:	4913      	ldr	r1, [pc, #76]	; (801ca20 <raw_input+0xe0>)
 801c9d4:	4626      	mov	r6, r4
 801c9d6:	4813      	ldr	r0, [pc, #76]	; (801ca24 <raw_input+0xe4>)
 801c9d8:	f009 fe3c 	bl	8026654 <iprintf>
    pcb = pcb->next;
 801c9dc:	68e3      	ldr	r3, [r4, #12]
        ret = RAW_INPUT_DELIVERED;
 801c9de:	2002      	movs	r0, #2
  while (pcb != NULL) {
 801c9e0:	2b00      	cmp	r3, #0
 801c9e2:	d1c7      	bne.n	801c974 <raw_input+0x34>
  }
  return ret;
}
 801c9e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (ip_addr_isany(&pcb->local_ip) ||
 801c9e8:	2b00      	cmp	r3, #0
 801c9ea:	d0d7      	beq.n	801c99c <raw_input+0x5c>
 801c9ec:	4a09      	ldr	r2, [pc, #36]	; (801ca14 <raw_input+0xd4>)
 801c9ee:	6952      	ldr	r2, [r2, #20]
 801c9f0:	4293      	cmp	r3, r2
 801c9f2:	d1bb      	bne.n	801c96c <raw_input+0x2c>
 801c9f4:	e7d2      	b.n	801c99c <raw_input+0x5c>
        ret = RAW_INPUT_DELIVERED;
 801c9f6:	2002      	movs	r0, #2
 801c9f8:	e7b8      	b.n	801c96c <raw_input+0x2c>
          if (prev != NULL) {
 801c9fa:	b14e      	cbz	r6, 801ca10 <raw_input+0xd0>
            pcb->next = raw_pcbs;
 801c9fc:	4906      	ldr	r1, [pc, #24]	; (801ca18 <raw_input+0xd8>)
          return RAW_INPUT_EATEN;
 801c9fe:	2001      	movs	r0, #1
            prev->next = pcb->next;
 801ca00:	68e2      	ldr	r2, [r4, #12]
            pcb->next = raw_pcbs;
 801ca02:	680b      	ldr	r3, [r1, #0]
            prev->next = pcb->next;
 801ca04:	60f2      	str	r2, [r6, #12]
            raw_pcbs = pcb;
 801ca06:	600c      	str	r4, [r1, #0]
            pcb->next = raw_pcbs;
 801ca08:	60e3      	str	r3, [r4, #12]
            raw_pcbs = pcb;
 801ca0a:	e7eb      	b.n	801c9e4 <raw_input+0xa4>
  raw_input_state_t ret = RAW_INPUT_NONE;
 801ca0c:	4620      	mov	r0, r4
 801ca0e:	e7e9      	b.n	801c9e4 <raw_input+0xa4>
          return RAW_INPUT_EATEN;
 801ca10:	2001      	movs	r0, #1
 801ca12:	e7e7      	b.n	801c9e4 <raw_input+0xa4>
 801ca14:	2001f2f8 	.word	0x2001f2f8
 801ca18:	2002e490 	.word	0x2002e490
 801ca1c:	08045550 	.word	0x08045550
 801ca20:	08045580 	.word	0x08045580
 801ca24:	0802b34c 	.word	0x0802b34c

0801ca28 <raw_netif_ip_addr_changed>:
 */
void raw_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
  struct raw_pcb *rpcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801ca28:	b110      	cbz	r0, 801ca30 <raw_netif_ip_addr_changed+0x8>
 801ca2a:	6802      	ldr	r2, [r0, #0]
 801ca2c:	b101      	cbz	r1, 801ca30 <raw_netif_ip_addr_changed+0x8>
 801ca2e:	b902      	cbnz	r2, 801ca32 <raw_netif_ip_addr_changed+0xa>
 801ca30:	4770      	bx	lr
 801ca32:	680b      	ldr	r3, [r1, #0]
 801ca34:	2b00      	cmp	r3, #0
 801ca36:	d0fb      	beq.n	801ca30 <raw_netif_ip_addr_changed+0x8>
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 801ca38:	4b08      	ldr	r3, [pc, #32]	; (801ca5c <raw_netif_ip_addr_changed+0x34>)
 801ca3a:	681b      	ldr	r3, [r3, #0]
 801ca3c:	2b00      	cmp	r3, #0
 801ca3e:	d0f7      	beq.n	801ca30 <raw_netif_ip_addr_changed+0x8>
{
 801ca40:	b410      	push	{r4}
 801ca42:	e000      	b.n	801ca46 <raw_netif_ip_addr_changed+0x1e>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&rpcb->local_ip, old_addr)) {
 801ca44:	6802      	ldr	r2, [r0, #0]
 801ca46:	681c      	ldr	r4, [r3, #0]
 801ca48:	4294      	cmp	r4, r2
 801ca4a:	d101      	bne.n	801ca50 <raw_netif_ip_addr_changed+0x28>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(rpcb->local_ip, *new_addr);
 801ca4c:	680a      	ldr	r2, [r1, #0]
 801ca4e:	601a      	str	r2, [r3, #0]
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 801ca50:	68db      	ldr	r3, [r3, #12]
 801ca52:	2b00      	cmp	r3, #0
 801ca54:	d1f6      	bne.n	801ca44 <raw_netif_ip_addr_changed+0x1c>
      }
    }
  }
}
 801ca56:	f85d 4b04 	ldr.w	r4, [sp], #4
 801ca5a:	4770      	bx	lr
 801ca5c:	2002e490 	.word	0x2002e490

0801ca60 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 801ca60:	b4f0      	push	{r4, r5, r6, r7}
 801ca62:	4f13      	ldr	r7, [pc, #76]	; (801cab0 <tcp_new_port+0x50>)
 801ca64:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 801ca68:	4e12      	ldr	r6, [pc, #72]	; (801cab4 <tcp_new_port+0x54>)
  u16_t n = 0;
  struct tcp_pcb *pcb;

again:
  tcp_port++;
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 801ca6a:	f64f 7cff 	movw	ip, #65535	; 0xffff
 801ca6e:	8838      	ldrh	r0, [r7, #0]
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 801ca70:	4d11      	ldr	r5, [pc, #68]	; (801cab8 <tcp_new_port+0x58>)
  tcp_port++;
 801ca72:	3001      	adds	r0, #1
 801ca74:	4c11      	ldr	r4, [pc, #68]	; (801cabc <tcp_new_port+0x5c>)
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 801ca76:	462b      	mov	r3, r5
  tcp_port++;
 801ca78:	b280      	uxth	r0, r0
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 801ca7a:	4560      	cmp	r0, ip
 801ca7c:	bf08      	it	eq
 801ca7e:	f44f 4040 	moveq.w	r0, #49152	; 0xc000
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 801ca82:	681b      	ldr	r3, [r3, #0]
 801ca84:	b913      	cbnz	r3, 801ca8c <tcp_new_port+0x2c>
 801ca86:	e00b      	b.n	801caa0 <tcp_new_port+0x40>
 801ca88:	68db      	ldr	r3, [r3, #12]
 801ca8a:	b14b      	cbz	r3, 801caa0 <tcp_new_port+0x40>
      if (pcb->local_port == tcp_port) {
 801ca8c:	8ada      	ldrh	r2, [r3, #22]
 801ca8e:	4282      	cmp	r2, r0
 801ca90:	d1fa      	bne.n	801ca88 <tcp_new_port+0x28>
        n++;
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 801ca92:	3901      	subs	r1, #1
 801ca94:	b289      	uxth	r1, r1
 801ca96:	2900      	cmp	r1, #0
 801ca98:	d1eb      	bne.n	801ca72 <tcp_new_port+0x12>
 801ca9a:	8038      	strh	r0, [r7, #0]
          return 0;
 801ca9c:	4608      	mov	r0, r1
 801ca9e:	e005      	b.n	801caac <tcp_new_port+0x4c>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 801caa0:	42b4      	cmp	r4, r6
 801caa2:	d002      	beq.n	801caaa <tcp_new_port+0x4a>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 801caa4:	f854 3b04 	ldr.w	r3, [r4], #4
 801caa8:	e7eb      	b.n	801ca82 <tcp_new_port+0x22>
 801caaa:	8038      	strh	r0, [r7, #0]
        goto again;
      }
    }
  }
  return tcp_port;
}
 801caac:	bcf0      	pop	{r4, r5, r6, r7}
 801caae:	4770      	bx	lr
 801cab0:	2000044c 	.word	0x2000044c
 801cab4:	08045cc0 	.word	0x08045cc0
 801cab8:	2002e4a0 	.word	0x2002e4a0
 801cabc:	08045cb4 	.word	0x08045cb4

0801cac0 <tcp_close_shutdown_fin>:
{
 801cac0:	b510      	push	{r4, lr}
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801cac2:	4604      	mov	r4, r0
 801cac4:	b310      	cbz	r0, 801cb0c <tcp_close_shutdown_fin+0x4c>
  switch (pcb->state) {
 801cac6:	7d23      	ldrb	r3, [r4, #20]
 801cac8:	2b04      	cmp	r3, #4
 801caca:	d005      	beq.n	801cad8 <tcp_close_shutdown_fin+0x18>
 801cacc:	2b07      	cmp	r3, #7
 801cace:	d00e      	beq.n	801caee <tcp_close_shutdown_fin+0x2e>
 801cad0:	2b03      	cmp	r3, #3
 801cad2:	d001      	beq.n	801cad8 <tcp_close_shutdown_fin+0x18>
 801cad4:	2000      	movs	r0, #0
}
 801cad6:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 801cad8:	4620      	mov	r0, r4
 801cada:	f003 fd33 	bl	8020544 <tcp_send_fin>
      if (err == ERR_OK) {
 801cade:	b950      	cbnz	r0, 801caf6 <tcp_close_shutdown_fin+0x36>
        pcb->state = FIN_WAIT_1;
 801cae0:	2305      	movs	r3, #5
 801cae2:	7523      	strb	r3, [r4, #20]
    tcp_output(pcb);
 801cae4:	4620      	mov	r0, r4
 801cae6:	f003 fe9d 	bl	8020824 <tcp_output>
 801caea:	2000      	movs	r0, #0
}
 801caec:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 801caee:	4620      	mov	r0, r4
 801caf0:	f003 fd28 	bl	8020544 <tcp_send_fin>
      if (err == ERR_OK) {
 801caf4:	b138      	cbz	r0, 801cb06 <tcp_close_shutdown_fin+0x46>
  } else if (err == ERR_MEM) {
 801caf6:	1c43      	adds	r3, r0, #1
 801caf8:	d1ed      	bne.n	801cad6 <tcp_close_shutdown_fin+0x16>
    tcp_set_flags(pcb, TF_CLOSEPEND);
 801cafa:	8b63      	ldrh	r3, [r4, #26]
    return ERR_OK;
 801cafc:	2000      	movs	r0, #0
    tcp_set_flags(pcb, TF_CLOSEPEND);
 801cafe:	f043 0308 	orr.w	r3, r3, #8
 801cb02:	8363      	strh	r3, [r4, #26]
}
 801cb04:	bd10      	pop	{r4, pc}
        pcb->state = LAST_ACK;
 801cb06:	2309      	movs	r3, #9
 801cb08:	7523      	strb	r3, [r4, #20]
  if (err == ERR_OK) {
 801cb0a:	e7eb      	b.n	801cae4 <tcp_close_shutdown_fin+0x24>
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801cb0c:	4b03      	ldr	r3, [pc, #12]	; (801cb1c <tcp_close_shutdown_fin+0x5c>)
 801cb0e:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 801cb12:	4903      	ldr	r1, [pc, #12]	; (801cb20 <tcp_close_shutdown_fin+0x60>)
 801cb14:	4803      	ldr	r0, [pc, #12]	; (801cb24 <tcp_close_shutdown_fin+0x64>)
 801cb16:	f009 fd9d 	bl	8026654 <iprintf>
 801cb1a:	e7d4      	b.n	801cac6 <tcp_close_shutdown_fin+0x6>
 801cb1c:	080455cc 	.word	0x080455cc
 801cb20:	080455fc 	.word	0x080455fc
 801cb24:	0802b34c 	.word	0x0802b34c

0801cb28 <tcp_init>:
{
 801cb28:	b508      	push	{r3, lr}
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801cb2a:	f009 fe37 	bl	802679c <rand>
 801cb2e:	4b02      	ldr	r3, [pc, #8]	; (801cb38 <tcp_init+0x10>)
 801cb30:	4a02      	ldr	r2, [pc, #8]	; (801cb3c <tcp_init+0x14>)
 801cb32:	4303      	orrs	r3, r0
 801cb34:	8013      	strh	r3, [r2, #0]
}
 801cb36:	bd08      	pop	{r3, pc}
 801cb38:	ffffc000 	.word	0xffffc000
 801cb3c:	2000044c 	.word	0x2000044c

0801cb40 <tcp_free>:
{
 801cb40:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801cb42:	7d03      	ldrb	r3, [r0, #20]
{
 801cb44:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801cb46:	2b01      	cmp	r3, #1
 801cb48:	d005      	beq.n	801cb56 <tcp_free+0x16>
  memp_free(MEMP_TCP_PCB, pcb);
 801cb4a:	4621      	mov	r1, r4
 801cb4c:	2002      	movs	r0, #2
}
 801cb4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 801cb52:	f7fe bf9d 	b.w	801ba90 <memp_free>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801cb56:	4906      	ldr	r1, [pc, #24]	; (801cb70 <tcp_free+0x30>)
 801cb58:	22d4      	movs	r2, #212	; 0xd4
 801cb5a:	4b06      	ldr	r3, [pc, #24]	; (801cb74 <tcp_free+0x34>)
 801cb5c:	4806      	ldr	r0, [pc, #24]	; (801cb78 <tcp_free+0x38>)
 801cb5e:	f009 fd79 	bl	8026654 <iprintf>
  memp_free(MEMP_TCP_PCB, pcb);
 801cb62:	4621      	mov	r1, r4
 801cb64:	2002      	movs	r0, #2
}
 801cb66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 801cb6a:	f7fe bf91 	b.w	801ba90 <memp_free>
 801cb6e:	bf00      	nop
 801cb70:	08045608 	.word	0x08045608
 801cb74:	080455cc 	.word	0x080455cc
 801cb78:	0802b34c 	.word	0x0802b34c

0801cb7c <tcp_bind>:
    ipaddr = IP4_ADDR_ANY;
 801cb7c:	2900      	cmp	r1, #0
{
 801cb7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ipaddr = IP4_ADDR_ANY;
 801cb80:	4b26      	ldr	r3, [pc, #152]	; (801cc1c <tcp_bind+0xa0>)
  if (ipaddr == NULL) {
 801cb82:	460e      	mov	r6, r1
    ipaddr = IP4_ADDR_ANY;
 801cb84:	bf14      	ite	ne
 801cb86:	460e      	movne	r6, r1
 801cb88:	461e      	moveq	r6, r3
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801cb8a:	2800      	cmp	r0, #0
 801cb8c:	d03c      	beq.n	801cc08 <tcp_bind+0x8c>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 801cb8e:	7d03      	ldrb	r3, [r0, #20]
 801cb90:	4607      	mov	r7, r0
 801cb92:	bb7b      	cbnz	r3, 801cbf4 <tcp_bind+0x78>
  if (port == 0) {
 801cb94:	b31a      	cbz	r2, 801cbde <tcp_bind+0x62>
 801cb96:	4922      	ldr	r1, [pc, #136]	; (801cc20 <tcp_bind+0xa4>)
 801cb98:	4b22      	ldr	r3, [pc, #136]	; (801cc24 <tcp_bind+0xa8>)
 801cb9a:	f101 000c 	add.w	r0, r1, #12
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 801cb9e:	681b      	ldr	r3, [r3, #0]
 801cba0:	b913      	cbnz	r3, 801cba8 <tcp_bind+0x2c>
 801cba2:	e00e      	b.n	801cbc2 <tcp_bind+0x46>
 801cba4:	68db      	ldr	r3, [r3, #12]
 801cba6:	b163      	cbz	r3, 801cbc2 <tcp_bind+0x46>
        if (cpcb->local_port == port) {
 801cba8:	f8b3 c016 	ldrh.w	ip, [r3, #22]
 801cbac:	4594      	cmp	ip, r2
 801cbae:	d1f9      	bne.n	801cba4 <tcp_bind+0x28>
                (ip_addr_isany(&cpcb->local_ip) ||
 801cbb0:	681c      	ldr	r4, [r3, #0]
 801cbb2:	b11c      	cbz	r4, 801cbbc <tcp_bind+0x40>
                 ip_addr_isany(ipaddr) ||
 801cbb4:	6835      	ldr	r5, [r6, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 801cbb6:	b10d      	cbz	r5, 801cbbc <tcp_bind+0x40>
 801cbb8:	42ac      	cmp	r4, r5
 801cbba:	d1f3      	bne.n	801cba4 <tcp_bind+0x28>
              return ERR_USE;
 801cbbc:	f06f 0007 	mvn.w	r0, #7
}
 801cbc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    for (i = 0; i < max_pcb_list; i++) {
 801cbc2:	4281      	cmp	r1, r0
 801cbc4:	d113      	bne.n	801cbee <tcp_bind+0x72>
  if (!ip_addr_isany(ipaddr)
 801cbc6:	6833      	ldr	r3, [r6, #0]
 801cbc8:	b103      	cbz	r3, 801cbcc <tcp_bind+0x50>
    ip_addr_set(&pcb->local_ip, ipaddr);
 801cbca:	603b      	str	r3, [r7, #0]
  TCP_REG(&tcp_bound_pcbs, pcb);
 801cbcc:	4b16      	ldr	r3, [pc, #88]	; (801cc28 <tcp_bind+0xac>)
  pcb->local_port = port;
 801cbce:	82fa      	strh	r2, [r7, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 801cbd0:	681a      	ldr	r2, [r3, #0]
 801cbd2:	601f      	str	r7, [r3, #0]
 801cbd4:	60fa      	str	r2, [r7, #12]
 801cbd6:	f004 f951 	bl	8020e7c <tcp_timer_needed>
  return ERR_OK;
 801cbda:	2000      	movs	r0, #0
}
 801cbdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    port = tcp_new_port();
 801cbde:	f7ff ff3f 	bl	801ca60 <tcp_new_port>
    if (port == 0) {
 801cbe2:	4602      	mov	r2, r0
 801cbe4:	2800      	cmp	r0, #0
 801cbe6:	d1ee      	bne.n	801cbc6 <tcp_bind+0x4a>
      return ERR_BUF;
 801cbe8:	f06f 0001 	mvn.w	r0, #1
}
 801cbec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 801cbee:	f851 3b04 	ldr.w	r3, [r1], #4
 801cbf2:	e7d4      	b.n	801cb9e <tcp_bind+0x22>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 801cbf4:	4b0d      	ldr	r3, [pc, #52]	; (801cc2c <tcp_bind+0xb0>)
 801cbf6:	f240 22ab 	movw	r2, #683	; 0x2ab
 801cbfa:	490d      	ldr	r1, [pc, #52]	; (801cc30 <tcp_bind+0xb4>)
 801cbfc:	480d      	ldr	r0, [pc, #52]	; (801cc34 <tcp_bind+0xb8>)
 801cbfe:	f009 fd29 	bl	8026654 <iprintf>
 801cc02:	f06f 0005 	mvn.w	r0, #5
}
 801cc06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801cc08:	4b08      	ldr	r3, [pc, #32]	; (801cc2c <tcp_bind+0xb0>)
 801cc0a:	f240 22a9 	movw	r2, #681	; 0x2a9
 801cc0e:	490a      	ldr	r1, [pc, #40]	; (801cc38 <tcp_bind+0xbc>)
 801cc10:	4808      	ldr	r0, [pc, #32]	; (801cc34 <tcp_bind+0xb8>)
 801cc12:	f009 fd1f 	bl	8026654 <iprintf>
 801cc16:	f06f 000f 	mvn.w	r0, #15
}
 801cc1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801cc1c:	080471e4 	.word	0x080471e4
 801cc20:	08045cb4 	.word	0x08045cb4
 801cc24:	2002e4a0 	.word	0x2002e4a0
 801cc28:	2002e49c 	.word	0x2002e49c
 801cc2c:	080455cc 	.word	0x080455cc
 801cc30:	08045634 	.word	0x08045634
 801cc34:	0802b34c 	.word	0x0802b34c
 801cc38:	0804561c 	.word	0x0804561c

0801cc3c <tcp_listen_with_backlog_and_err>:
{
 801cc3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 801cc3e:	4604      	mov	r4, r0
{
 801cc40:	4617      	mov	r7, r2
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 801cc42:	2800      	cmp	r0, #0
 801cc44:	d060      	beq.n	801cd08 <tcp_listen_with_backlog_and_err+0xcc>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 801cc46:	7d05      	ldrb	r5, [r0, #20]
 801cc48:	2d00      	cmp	r5, #0
 801cc4a:	d14a      	bne.n	801cce2 <tcp_listen_with_backlog_and_err+0xa6>
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 801cc4c:	f240 3272 	movw	r2, #882	; 0x372
 801cc50:	4933      	ldr	r1, [pc, #204]	; (801cd20 <tcp_listen_with_backlog_and_err+0xe4>)
 801cc52:	2003      	movs	r0, #3
 801cc54:	f7fe fee6 	bl	801ba24 <memp_malloc_fn>
  if (lpcb == NULL) {
 801cc58:	4606      	mov	r6, r0
 801cc5a:	2800      	cmp	r0, #0
 801cc5c:	d051      	beq.n	801cd02 <tcp_listen_with_backlog_and_err+0xc6>
  lpcb->callback_arg = pcb->callback_arg;
 801cc5e:	6923      	ldr	r3, [r4, #16]
  lpcb->state = LISTEN;
 801cc60:	2201      	movs	r2, #1
  lpcb->callback_arg = pcb->callback_arg;
 801cc62:	6103      	str	r3, [r0, #16]
  lpcb->local_port = pcb->local_port;
 801cc64:	8ae3      	ldrh	r3, [r4, #22]
  lpcb->state = LISTEN;
 801cc66:	7502      	strb	r2, [r0, #20]
  lpcb->local_port = pcb->local_port;
 801cc68:	82c3      	strh	r3, [r0, #22]
  lpcb->prio = pcb->prio;
 801cc6a:	7d62      	ldrb	r2, [r4, #21]
 801cc6c:	7542      	strb	r2, [r0, #21]
  lpcb->so_options = pcb->so_options;
 801cc6e:	7a62      	ldrb	r2, [r4, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 801cc70:	7205      	strb	r5, [r0, #8]
  lpcb->so_options = pcb->so_options;
 801cc72:	7242      	strb	r2, [r0, #9]
  lpcb->ttl = pcb->ttl;
 801cc74:	7ae2      	ldrb	r2, [r4, #11]
 801cc76:	72c2      	strb	r2, [r0, #11]
  lpcb->tos = pcb->tos;
 801cc78:	7aa2      	ldrb	r2, [r4, #10]
 801cc7a:	7282      	strb	r2, [r0, #10]
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 801cc7c:	6822      	ldr	r2, [r4, #0]
 801cc7e:	6002      	str	r2, [r0, #0]
  if (pcb->local_port != 0) {
 801cc80:	b99b      	cbnz	r3, 801ccaa <tcp_listen_with_backlog_and_err+0x6e>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801cc82:	7d23      	ldrb	r3, [r4, #20]
 801cc84:	2b01      	cmp	r3, #1
 801cc86:	d020      	beq.n	801ccca <tcp_listen_with_backlog_and_err+0x8e>
  memp_free(MEMP_TCP_PCB, pcb);
 801cc88:	4621      	mov	r1, r4
 801cc8a:	2002      	movs	r0, #2
 801cc8c:	f7fe ff00 	bl	801ba90 <memp_free>
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 801cc90:	4b24      	ldr	r3, [pc, #144]	; (801cd24 <tcp_listen_with_backlog_and_err+0xe8>)
  lpcb->accept = tcp_accept_null;
 801cc92:	4925      	ldr	r1, [pc, #148]	; (801cd28 <tcp_listen_with_backlog_and_err+0xec>)
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 801cc94:	681a      	ldr	r2, [r3, #0]
  lpcb->accept = tcp_accept_null;
 801cc96:	61b1      	str	r1, [r6, #24]
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 801cc98:	60f2      	str	r2, [r6, #12]
 801cc9a:	601e      	str	r6, [r3, #0]
 801cc9c:	f004 f8ee 	bl	8020e7c <tcp_timer_needed>
  res = ERR_OK;
 801cca0:	2300      	movs	r3, #0
  if (err != NULL) {
 801cca2:	b107      	cbz	r7, 801cca6 <tcp_listen_with_backlog_and_err+0x6a>
    *err = res;
 801cca4:	703b      	strb	r3, [r7, #0]
}
 801cca6:	4630      	mov	r0, r6
 801cca8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TCP_RMV(&tcp_bound_pcbs, pcb);
 801ccaa:	4a20      	ldr	r2, [pc, #128]	; (801cd2c <tcp_listen_with_backlog_and_err+0xf0>)
 801ccac:	6813      	ldr	r3, [r2, #0]
 801ccae:	42a3      	cmp	r3, r4
 801ccb0:	d012      	beq.n	801ccd8 <tcp_listen_with_backlog_and_err+0x9c>
 801ccb2:	b12b      	cbz	r3, 801ccc0 <tcp_listen_with_backlog_and_err+0x84>
 801ccb4:	68d9      	ldr	r1, [r3, #12]
 801ccb6:	42a1      	cmp	r1, r4
 801ccb8:	d01e      	beq.n	801ccf8 <tcp_listen_with_backlog_and_err+0xbc>
 801ccba:	460b      	mov	r3, r1
 801ccbc:	2b00      	cmp	r3, #0
 801ccbe:	d1f9      	bne.n	801ccb4 <tcp_listen_with_backlog_and_err+0x78>
 801ccc0:	2300      	movs	r3, #0
 801ccc2:	60e3      	str	r3, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801ccc4:	7d23      	ldrb	r3, [r4, #20]
 801ccc6:	2b01      	cmp	r3, #1
 801ccc8:	d1de      	bne.n	801cc88 <tcp_listen_with_backlog_and_err+0x4c>
 801ccca:	4b15      	ldr	r3, [pc, #84]	; (801cd20 <tcp_listen_with_backlog_and_err+0xe4>)
 801cccc:	22d4      	movs	r2, #212	; 0xd4
 801ccce:	4918      	ldr	r1, [pc, #96]	; (801cd30 <tcp_listen_with_backlog_and_err+0xf4>)
 801ccd0:	4818      	ldr	r0, [pc, #96]	; (801cd34 <tcp_listen_with_backlog_and_err+0xf8>)
 801ccd2:	f009 fcbf 	bl	8026654 <iprintf>
 801ccd6:	e7d7      	b.n	801cc88 <tcp_listen_with_backlog_and_err+0x4c>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 801ccd8:	68e3      	ldr	r3, [r4, #12]
 801ccda:	6013      	str	r3, [r2, #0]
 801ccdc:	2300      	movs	r3, #0
 801ccde:	60e3      	str	r3, [r4, #12]
 801cce0:	e7f0      	b.n	801ccc4 <tcp_listen_with_backlog_and_err+0x88>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 801cce2:	4b0f      	ldr	r3, [pc, #60]	; (801cd20 <tcp_listen_with_backlog_and_err+0xe4>)
 801cce4:	f240 325a 	movw	r2, #858	; 0x35a
 801cce8:	4913      	ldr	r1, [pc, #76]	; (801cd38 <tcp_listen_with_backlog_and_err+0xfc>)
  struct tcp_pcb_listen *lpcb = NULL;
 801ccea:	2600      	movs	r6, #0
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 801ccec:	4811      	ldr	r0, [pc, #68]	; (801cd34 <tcp_listen_with_backlog_and_err+0xf8>)
 801ccee:	f009 fcb1 	bl	8026654 <iprintf>
 801ccf2:	f06f 030e 	mvn.w	r3, #14
 801ccf6:	e7d4      	b.n	801cca2 <tcp_listen_with_backlog_and_err+0x66>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 801ccf8:	68e2      	ldr	r2, [r4, #12]
 801ccfa:	60da      	str	r2, [r3, #12]
 801ccfc:	2300      	movs	r3, #0
 801ccfe:	60e3      	str	r3, [r4, #12]
 801cd00:	e7e0      	b.n	801ccc4 <tcp_listen_with_backlog_and_err+0x88>
    res = ERR_MEM;
 801cd02:	f04f 33ff 	mov.w	r3, #4294967295
 801cd06:	e7cc      	b.n	801cca2 <tcp_listen_with_backlog_and_err+0x66>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 801cd08:	4b05      	ldr	r3, [pc, #20]	; (801cd20 <tcp_listen_with_backlog_and_err+0xe4>)
 801cd0a:	f240 3259 	movw	r2, #857	; 0x359
 801cd0e:	490b      	ldr	r1, [pc, #44]	; (801cd3c <tcp_listen_with_backlog_and_err+0x100>)
  struct tcp_pcb_listen *lpcb = NULL;
 801cd10:	4606      	mov	r6, r0
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 801cd12:	4808      	ldr	r0, [pc, #32]	; (801cd34 <tcp_listen_with_backlog_and_err+0xf8>)
 801cd14:	f009 fc9e 	bl	8026654 <iprintf>
 801cd18:	f06f 030f 	mvn.w	r3, #15
 801cd1c:	e7c1      	b.n	801cca2 <tcp_listen_with_backlog_and_err+0x66>
 801cd1e:	bf00      	nop
 801cd20:	080455cc 	.word	0x080455cc
 801cd24:	2002e4a0 	.word	0x2002e4a0
 801cd28:	0801d9d1 	.word	0x0801d9d1
 801cd2c:	2002e49c 	.word	0x2002e49c
 801cd30:	08045608 	.word	0x08045608
 801cd34:	0802b34c 	.word	0x0802b34c
 801cd38:	0804568c 	.word	0x0804568c
 801cd3c:	0804565c 	.word	0x0804565c

0801cd40 <tcp_listen_with_backlog>:
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 801cd40:	2200      	movs	r2, #0
 801cd42:	f7ff bf7b 	b.w	801cc3c <tcp_listen_with_backlog_and_err>
 801cd46:	bf00      	nop

0801cd48 <tcp_update_rcv_ann_wnd>:
{
 801cd48:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 801cd4a:	4604      	mov	r4, r0
 801cd4c:	b1c0      	cbz	r0, 801cd80 <tcp_update_rcv_ann_wnd+0x38>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 801cd4e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 801cd50:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 801cd52:	f8b4 c032 	ldrh.w	ip, [r4, #50]	; 0x32
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 801cd56:	6a65      	ldr	r5, [r4, #36]	; 0x24
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 801cd58:	1ad0      	subs	r0, r2, r3
 801cd5a:	f5bc 6f86 	cmp.w	ip, #1072	; 0x430
 801cd5e:	4428      	add	r0, r5
 801cd60:	bf94      	ite	ls
 801cd62:	eba0 010c 	subls.w	r1, r0, ip
 801cd66:	f5a0 6186 	subhi.w	r1, r0, #1072	; 0x430
 801cd6a:	2900      	cmp	r1, #0
 801cd6c:	db01      	blt.n	801cd72 <tcp_update_rcv_ann_wnd+0x2a>
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 801cd6e:	8562      	strh	r2, [r4, #42]	; 0x2a
}
 801cd70:	bd38      	pop	{r3, r4, r5, pc}
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 801cd72:	1aea      	subs	r2, r5, r3
 801cd74:	2a00      	cmp	r2, #0
 801cd76:	dd0b      	ble.n	801cd90 <tcp_update_rcv_ann_wnd+0x48>
      pcb->rcv_ann_wnd = 0;
 801cd78:	2300      	movs	r3, #0
    return 0;
 801cd7a:	4618      	mov	r0, r3
      pcb->rcv_ann_wnd = 0;
 801cd7c:	8563      	strh	r3, [r4, #42]	; 0x2a
}
 801cd7e:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 801cd80:	4b0b      	ldr	r3, [pc, #44]	; (801cdb0 <tcp_update_rcv_ann_wnd+0x68>)
 801cd82:	f240 32a6 	movw	r2, #934	; 0x3a6
 801cd86:	490b      	ldr	r1, [pc, #44]	; (801cdb4 <tcp_update_rcv_ann_wnd+0x6c>)
 801cd88:	480b      	ldr	r0, [pc, #44]	; (801cdb8 <tcp_update_rcv_ann_wnd+0x70>)
 801cd8a:	f009 fc63 	bl	8026654 <iprintf>
 801cd8e:	e7de      	b.n	801cd4e <tcp_update_rcv_ann_wnd+0x6>
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 801cd90:	1b5d      	subs	r5, r3, r5
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 801cd92:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
 801cd96:	d202      	bcs.n	801cd9e <tcp_update_rcv_ann_wnd+0x56>
    return 0;
 801cd98:	2000      	movs	r0, #0
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 801cd9a:	8565      	strh	r5, [r4, #42]	; 0x2a
}
 801cd9c:	bd38      	pop	{r3, r4, r5, pc}
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 801cd9e:	4b04      	ldr	r3, [pc, #16]	; (801cdb0 <tcp_update_rcv_ann_wnd+0x68>)
 801cda0:	f240 32b6 	movw	r2, #950	; 0x3b6
 801cda4:	4905      	ldr	r1, [pc, #20]	; (801cdbc <tcp_update_rcv_ann_wnd+0x74>)
 801cda6:	4804      	ldr	r0, [pc, #16]	; (801cdb8 <tcp_update_rcv_ann_wnd+0x70>)
 801cda8:	f009 fc54 	bl	8026654 <iprintf>
 801cdac:	e7f4      	b.n	801cd98 <tcp_update_rcv_ann_wnd+0x50>
 801cdae:	bf00      	nop
 801cdb0:	080455cc 	.word	0x080455cc
 801cdb4:	080456c4 	.word	0x080456c4
 801cdb8:	0802b34c 	.word	0x0802b34c
 801cdbc:	080456e8 	.word	0x080456e8

0801cdc0 <tcp_recved>:
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 801cdc0:	b340      	cbz	r0, 801ce14 <tcp_recved+0x54>
{
 801cdc2:	b570      	push	{r4, r5, r6, lr}
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 801cdc4:	7d03      	ldrb	r3, [r0, #20]
 801cdc6:	4605      	mov	r5, r0
 801cdc8:	460c      	mov	r4, r1
 801cdca:	2b01      	cmp	r3, #1
 801cdcc:	d01a      	beq.n	801ce04 <tcp_recved+0x44>
  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 801cdce:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
 801cdd0:	1919      	adds	r1, r3, r4
 801cdd2:	b289      	uxth	r1, r1
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 801cdd4:	428b      	cmp	r3, r1
 801cdd6:	d802      	bhi.n	801cdde <tcp_recved+0x1e>
 801cdd8:	f5b1 6f06 	cmp.w	r1, #2144	; 0x860
 801cddc:	d901      	bls.n	801cde2 <tcp_recved+0x22>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 801cdde:	f44f 6106 	mov.w	r1, #2144	; 0x860
  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 801cde2:	4628      	mov	r0, r5
 801cde4:	8529      	strh	r1, [r5, #40]	; 0x28
 801cde6:	f7ff ffaf 	bl	801cd48 <tcp_update_rcv_ann_wnd>
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801cdea:	f5b0 7f06 	cmp.w	r0, #536	; 0x218
 801cdee:	d200      	bcs.n	801cdf2 <tcp_recved+0x32>
}
 801cdf0:	bd70      	pop	{r4, r5, r6, pc}
    tcp_ack_now(pcb);
 801cdf2:	8b6b      	ldrh	r3, [r5, #26]
    tcp_output(pcb);
 801cdf4:	4628      	mov	r0, r5
    tcp_ack_now(pcb);
 801cdf6:	f043 0302 	orr.w	r3, r3, #2
 801cdfa:	836b      	strh	r3, [r5, #26]
}
 801cdfc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    tcp_output(pcb);
 801ce00:	f003 bd10 	b.w	8020824 <tcp_output>
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 801ce04:	4b07      	ldr	r3, [pc, #28]	; (801ce24 <tcp_recved+0x64>)
 801ce06:	f240 32d2 	movw	r2, #978	; 0x3d2
 801ce0a:	4907      	ldr	r1, [pc, #28]	; (801ce28 <tcp_recved+0x68>)
 801ce0c:	4807      	ldr	r0, [pc, #28]	; (801ce2c <tcp_recved+0x6c>)
 801ce0e:	f009 fc21 	bl	8026654 <iprintf>
 801ce12:	e7dc      	b.n	801cdce <tcp_recved+0xe>
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 801ce14:	4b03      	ldr	r3, [pc, #12]	; (801ce24 <tcp_recved+0x64>)
 801ce16:	f240 32cf 	movw	r2, #975	; 0x3cf
 801ce1a:	4905      	ldr	r1, [pc, #20]	; (801ce30 <tcp_recved+0x70>)
 801ce1c:	4803      	ldr	r0, [pc, #12]	; (801ce2c <tcp_recved+0x6c>)
 801ce1e:	f009 bc19 	b.w	8026654 <iprintf>
 801ce22:	bf00      	nop
 801ce24:	080455cc 	.word	0x080455cc
 801ce28:	0804571c 	.word	0x0804571c
 801ce2c:	0802b34c 	.word	0x0802b34c
 801ce30:	08045704 	.word	0x08045704

0801ce34 <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 801ce34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801ce36:	2800      	cmp	r0, #0
 801ce38:	f000 808c 	beq.w	801cf54 <tcp_connect+0x120>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801ce3c:	2900      	cmp	r1, #0
 801ce3e:	d07f      	beq.n	801cf40 <tcp_connect+0x10c>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 801ce40:	461e      	mov	r6, r3
 801ce42:	7d03      	ldrb	r3, [r0, #20]
 801ce44:	4604      	mov	r4, r0
 801ce46:	2b00      	cmp	r3, #0
 801ce48:	d16a      	bne.n	801cf20 <tcp_connect+0xec>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 801ce4a:	680b      	ldr	r3, [r1, #0]
  pcb->remote_port = port;

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801ce4c:	7a00      	ldrb	r0, [r0, #8]
  pcb->remote_port = port;
 801ce4e:	8322      	strh	r2, [r4, #24]
  ip_addr_set(&pcb->remote_ip, ipaddr);
 801ce50:	6063      	str	r3, [r4, #4]
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801ce52:	2800      	cmp	r0, #0
 801ce54:	d049      	beq.n	801ceea <tcp_connect+0xb6>
    netif = netif_get_by_index(pcb->netif_idx);
 801ce56:	f7ff f80d 	bl	801be74 <netif_get_by_index>
 801ce5a:	4605      	mov	r5, r0
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
  }
  if (netif == NULL) {
 801ce5c:	2d00      	cmp	r5, #0
 801ce5e:	d06c      	beq.n	801cf3a <tcp_connect+0x106>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 801ce60:	6823      	ldr	r3, [r4, #0]
 801ce62:	b90b      	cbnz	r3, 801ce68 <tcp_connect+0x34>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
    if (local_ip == NULL) {
      return ERR_RTE;
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801ce64:	686b      	ldr	r3, [r5, #4]
 801ce66:	6023      	str	r3, [r4, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 801ce68:	8ae7      	ldrh	r7, [r4, #22]
  if (pcb->local_port == 0) {
 801ce6a:	b927      	cbnz	r7, 801ce76 <tcp_connect+0x42>
    pcb->local_port = tcp_new_port();
 801ce6c:	f7ff fdf8 	bl	801ca60 <tcp_new_port>
 801ce70:	82e0      	strh	r0, [r4, #22]
    if (pcb->local_port == 0) {
 801ce72:	2800      	cmp	r0, #0
 801ce74:	d05e      	beq.n	801cf34 <tcp_connect+0x100>
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 801ce76:	4b3c      	ldr	r3, [pc, #240]	; (801cf68 <tcp_connect+0x134>)
 801ce78:	4a3c      	ldr	r2, [pc, #240]	; (801cf6c <tcp_connect+0x138>)
 801ce7a:	6811      	ldr	r1, [r2, #0]
 801ce7c:	681a      	ldr	r2, [r3, #0]
 801ce7e:	440a      	add	r2, r1
  pcb->snd_wnd = TCP_WND;
 801ce80:	f44f 6106 	mov.w	r1, #2144	; 0x860
  iss += tcp_ticks;       /* XXX */
 801ce84:	601a      	str	r2, [r3, #0]
  pcb->snd_nxt = iss;
 801ce86:	6522      	str	r2, [r4, #80]	; 0x50
  pcb->lastack = iss - 1;
 801ce88:	3a01      	subs	r2, #1
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801ce8a:	4b39      	ldr	r3, [pc, #228]	; (801cf70 <tcp_connect+0x13c>)
  pcb->lastack = iss - 1;
 801ce8c:	6462      	str	r2, [r4, #68]	; 0x44
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801ce8e:	62a3      	str	r3, [r4, #40]	; 0x28
#if LWIP_IPV4
  {
    if (outif == NULL) {
      return sendmss;
    }
    mtu = outif->mtu;
 801ce90:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
  pcb->snd_wnd = TCP_WND;
 801ce92:	f8a4 1060 	strh.w	r1, [r4, #96]	; 0x60
  pcb->snd_lbb = iss - 1;
 801ce96:	e9c4 2216 	strd	r2, r2, [r4, #88]	; 0x58
  pcb->rcv_nxt = 0;
 801ce9a:	2200      	movs	r2, #0
 801ce9c:	6262      	str	r2, [r4, #36]	; 0x24
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801ce9e:	62e2      	str	r2, [r4, #44]	; 0x2c
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 801cea0:	2b00      	cmp	r3, #0
 801cea2:	d037      	beq.n	801cf14 <tcp_connect+0xe0>
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 801cea4:	2b28      	cmp	r3, #40	; 0x28
 801cea6:	d907      	bls.n	801ceb8 <tcp_connect+0x84>
 801cea8:	f1a3 0228 	sub.w	r2, r3, #40	; 0x28
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 801ceac:	b292      	uxth	r2, r2
 801ceae:	f5b2 7f06 	cmp.w	r2, #536	; 0x218
 801ceb2:	bf28      	it	cs
 801ceb4:	f44f 7206 	movcs.w	r2, #536	; 0x218
  pcb->cwnd = 1;
 801ceb8:	2301      	movs	r3, #1
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 801ceba:	2102      	movs	r1, #2
 801cebc:	4620      	mov	r0, r4
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 801cebe:	8662      	strh	r2, [r4, #50]	; 0x32
  pcb->connected = connected;
 801cec0:	f8c4 6088 	str.w	r6, [r4, #136]	; 0x88
  pcb->cwnd = 1;
 801cec4:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 801cec8:	f003 fa90 	bl	80203ec <tcp_enqueue_flags>
  if (ret == ERR_OK) {
 801cecc:	4605      	mov	r5, r0
 801cece:	b9f8      	cbnz	r0, 801cf10 <tcp_connect+0xdc>
    pcb->state = SYN_SENT;
 801ced0:	2302      	movs	r3, #2
 801ced2:	7523      	strb	r3, [r4, #20]
    if (old_local_port != 0) {
 801ced4:	b187      	cbz	r7, 801cef8 <tcp_connect+0xc4>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801ced6:	4a27      	ldr	r2, [pc, #156]	; (801cf74 <tcp_connect+0x140>)
 801ced8:	6813      	ldr	r3, [r2, #0]
 801ceda:	42a3      	cmp	r3, r4
 801cedc:	d01d      	beq.n	801cf1a <tcp_connect+0xe6>
 801cede:	b15b      	cbz	r3, 801cef8 <tcp_connect+0xc4>
 801cee0:	68da      	ldr	r2, [r3, #12]
 801cee2:	42a2      	cmp	r2, r4
 801cee4:	d006      	beq.n	801cef4 <tcp_connect+0xc0>
 801cee6:	4613      	mov	r3, r2
 801cee8:	e7f9      	b.n	801cede <tcp_connect+0xaa>
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 801ceea:	1d20      	adds	r0, r4, #4
 801ceec:	f006 fee4 	bl	8023cb8 <ip4_route>
 801cef0:	4605      	mov	r5, r0
 801cef2:	e7b3      	b.n	801ce5c <tcp_connect+0x28>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801cef4:	68e2      	ldr	r2, [r4, #12]
 801cef6:	60da      	str	r2, [r3, #12]
    TCP_REG_ACTIVE(pcb);
 801cef8:	4b1f      	ldr	r3, [pc, #124]	; (801cf78 <tcp_connect+0x144>)
 801cefa:	681a      	ldr	r2, [r3, #0]
 801cefc:	601c      	str	r4, [r3, #0]
 801cefe:	60e2      	str	r2, [r4, #12]
 801cf00:	f003 ffbc 	bl	8020e7c <tcp_timer_needed>
 801cf04:	4b1d      	ldr	r3, [pc, #116]	; (801cf7c <tcp_connect+0x148>)
 801cf06:	2201      	movs	r2, #1
    tcp_output(pcb);
 801cf08:	4620      	mov	r0, r4
    TCP_REG_ACTIVE(pcb);
 801cf0a:	701a      	strb	r2, [r3, #0]
    tcp_output(pcb);
 801cf0c:	f003 fc8a 	bl	8020824 <tcp_output>
}
 801cf10:	4628      	mov	r0, r5
 801cf12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801cf14:	f44f 7206 	mov.w	r2, #536	; 0x218
 801cf18:	e7ce      	b.n	801ceb8 <tcp_connect+0x84>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801cf1a:	68e3      	ldr	r3, [r4, #12]
 801cf1c:	6013      	str	r3, [r2, #0]
 801cf1e:	e7eb      	b.n	801cef8 <tcp_connect+0xc4>
  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 801cf20:	4b17      	ldr	r3, [pc, #92]	; (801cf80 <tcp_connect+0x14c>)
 801cf22:	f44f 6287 	mov.w	r2, #1080	; 0x438
 801cf26:	4917      	ldr	r1, [pc, #92]	; (801cf84 <tcp_connect+0x150>)
 801cf28:	f06f 0509 	mvn.w	r5, #9
 801cf2c:	4816      	ldr	r0, [pc, #88]	; (801cf88 <tcp_connect+0x154>)
 801cf2e:	f009 fb91 	bl	8026654 <iprintf>
 801cf32:	e7ed      	b.n	801cf10 <tcp_connect+0xdc>
      return ERR_BUF;
 801cf34:	f06f 0501 	mvn.w	r5, #1
 801cf38:	e7ea      	b.n	801cf10 <tcp_connect+0xdc>
    return ERR_RTE;
 801cf3a:	f06f 0503 	mvn.w	r5, #3
 801cf3e:	e7e7      	b.n	801cf10 <tcp_connect+0xdc>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801cf40:	4b0f      	ldr	r3, [pc, #60]	; (801cf80 <tcp_connect+0x14c>)
 801cf42:	f240 4236 	movw	r2, #1078	; 0x436
 801cf46:	4911      	ldr	r1, [pc, #68]	; (801cf8c <tcp_connect+0x158>)
 801cf48:	f06f 050f 	mvn.w	r5, #15
 801cf4c:	480e      	ldr	r0, [pc, #56]	; (801cf88 <tcp_connect+0x154>)
 801cf4e:	f009 fb81 	bl	8026654 <iprintf>
 801cf52:	e7dd      	b.n	801cf10 <tcp_connect+0xdc>
  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801cf54:	4b0a      	ldr	r3, [pc, #40]	; (801cf80 <tcp_connect+0x14c>)
 801cf56:	f240 4235 	movw	r2, #1077	; 0x435
 801cf5a:	490d      	ldr	r1, [pc, #52]	; (801cf90 <tcp_connect+0x15c>)
 801cf5c:	f06f 050f 	mvn.w	r5, #15
 801cf60:	4809      	ldr	r0, [pc, #36]	; (801cf88 <tcp_connect+0x154>)
 801cf62:	f009 fb77 	bl	8026654 <iprintf>
 801cf66:	e7d3      	b.n	801cf10 <tcp_connect+0xdc>
 801cf68:	20000448 	.word	0x20000448
 801cf6c:	2002e4a4 	.word	0x2002e4a4
 801cf70:	08600860 	.word	0x08600860
 801cf74:	2002e49c 	.word	0x2002e49c
 801cf78:	2002e494 	.word	0x2002e494
 801cf7c:	2002e498 	.word	0x2002e498
 801cf80:	080455cc 	.word	0x080455cc
 801cf84:	0804577c 	.word	0x0804577c
 801cf88:	0802b34c 	.word	0x0802b34c
 801cf8c:	08045760 	.word	0x08045760
 801cf90:	08045744 	.word	0x08045744

0801cf94 <tcp_segs_free>:
  while (seg != NULL) {
 801cf94:	b170      	cbz	r0, 801cfb4 <tcp_segs_free+0x20>
{
 801cf96:	b538      	push	{r3, r4, r5, lr}
 801cf98:	4604      	mov	r4, r0
      pbuf_free(seg->p);
 801cf9a:	4625      	mov	r5, r4
    struct tcp_seg *next = seg->next;
 801cf9c:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 801cf9e:	6868      	ldr	r0, [r5, #4]
 801cfa0:	b108      	cbz	r0, 801cfa6 <tcp_segs_free+0x12>
      pbuf_free(seg->p);
 801cfa2:	f7ff fa8d 	bl	801c4c0 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 801cfa6:	4629      	mov	r1, r5
 801cfa8:	2004      	movs	r0, #4
 801cfaa:	f7fe fd71 	bl	801ba90 <memp_free>
  while (seg != NULL) {
 801cfae:	2c00      	cmp	r4, #0
 801cfb0:	d1f3      	bne.n	801cf9a <tcp_segs_free+0x6>
}
 801cfb2:	bd38      	pop	{r3, r4, r5, pc}
 801cfb4:	4770      	bx	lr
 801cfb6:	bf00      	nop

0801cfb8 <tcp_seg_free>:
  if (seg != NULL) {
 801cfb8:	b158      	cbz	r0, 801cfd2 <tcp_seg_free+0x1a>
{
 801cfba:	b510      	push	{r4, lr}
 801cfbc:	4604      	mov	r4, r0
    if (seg->p != NULL) {
 801cfbe:	6840      	ldr	r0, [r0, #4]
 801cfc0:	b108      	cbz	r0, 801cfc6 <tcp_seg_free+0xe>
      pbuf_free(seg->p);
 801cfc2:	f7ff fa7d 	bl	801c4c0 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 801cfc6:	4621      	mov	r1, r4
 801cfc8:	2004      	movs	r0, #4
}
 801cfca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    memp_free(MEMP_TCP_SEG, seg);
 801cfce:	f7fe bd5f 	b.w	801ba90 <memp_free>
 801cfd2:	4770      	bx	lr

0801cfd4 <tcp_setprio>:
  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 801cfd4:	b108      	cbz	r0, 801cfda <tcp_setprio+0x6>
  pcb->prio = prio;
 801cfd6:	7541      	strb	r1, [r0, #21]
}
 801cfd8:	4770      	bx	lr
  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 801cfda:	4b03      	ldr	r3, [pc, #12]	; (801cfe8 <tcp_setprio+0x14>)
 801cfdc:	f44f 62ce 	mov.w	r2, #1648	; 0x670
 801cfe0:	4902      	ldr	r1, [pc, #8]	; (801cfec <tcp_setprio+0x18>)
 801cfe2:	4803      	ldr	r0, [pc, #12]	; (801cff0 <tcp_setprio+0x1c>)
 801cfe4:	f009 bb36 	b.w	8026654 <iprintf>
 801cfe8:	080455cc 	.word	0x080455cc
 801cfec:	080457ac 	.word	0x080457ac
 801cff0:	0802b34c 	.word	0x0802b34c

0801cff4 <tcp_seg_copy>:
{
 801cff4:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 801cff6:	4605      	mov	r5, r0
 801cff8:	b1a0      	cbz	r0, 801d024 <tcp_seg_copy+0x30>
  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 801cffa:	f240 6284 	movw	r2, #1668	; 0x684
 801cffe:	490d      	ldr	r1, [pc, #52]	; (801d034 <tcp_seg_copy+0x40>)
 801d000:	2004      	movs	r0, #4
 801d002:	f7fe fd0f 	bl	801ba24 <memp_malloc_fn>
  if (cseg == NULL) {
 801d006:	4604      	mov	r4, r0
 801d008:	b150      	cbz	r0, 801d020 <tcp_seg_copy+0x2c>
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 801d00a:	6868      	ldr	r0, [r5, #4]
 801d00c:	6829      	ldr	r1, [r5, #0]
 801d00e:	68aa      	ldr	r2, [r5, #8]
 801d010:	68eb      	ldr	r3, [r5, #12]
 801d012:	6060      	str	r0, [r4, #4]
 801d014:	6021      	str	r1, [r4, #0]
  pbuf_ref(cseg->p);
 801d016:	6860      	ldr	r0, [r4, #4]
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 801d018:	60a2      	str	r2, [r4, #8]
 801d01a:	60e3      	str	r3, [r4, #12]
  pbuf_ref(cseg->p);
 801d01c:	f7ff fa6e 	bl	801c4fc <pbuf_ref>
}
 801d020:	4620      	mov	r0, r4
 801d022:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 801d024:	4b03      	ldr	r3, [pc, #12]	; (801d034 <tcp_seg_copy+0x40>)
 801d026:	f240 6282 	movw	r2, #1666	; 0x682
 801d02a:	4903      	ldr	r1, [pc, #12]	; (801d038 <tcp_seg_copy+0x44>)
 801d02c:	4803      	ldr	r0, [pc, #12]	; (801d03c <tcp_seg_copy+0x48>)
 801d02e:	f009 fb11 	bl	8026654 <iprintf>
 801d032:	e7e2      	b.n	801cffa <tcp_seg_copy+0x6>
 801d034:	080455cc 	.word	0x080455cc
 801d038:	080457c8 	.word	0x080457c8
 801d03c:	0802b34c 	.word	0x0802b34c

0801d040 <tcp_arg>:
  if (pcb != NULL) {
 801d040:	b100      	cbz	r0, 801d044 <tcp_arg+0x4>
    pcb->callback_arg = arg;
 801d042:	6101      	str	r1, [r0, #16]
}
 801d044:	4770      	bx	lr
 801d046:	bf00      	nop

0801d048 <tcp_recv>:
  if (pcb != NULL) {
 801d048:	b140      	cbz	r0, 801d05c <tcp_recv+0x14>
{
 801d04a:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 801d04c:	7d03      	ldrb	r3, [r0, #20]
 801d04e:	4604      	mov	r4, r0
 801d050:	460d      	mov	r5, r1
 801d052:	2b01      	cmp	r3, #1
 801d054:	d003      	beq.n	801d05e <tcp_recv+0x16>
    pcb->recv = recv;
 801d056:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
}
 801d05a:	bd38      	pop	{r3, r4, r5, pc}
 801d05c:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 801d05e:	4b05      	ldr	r3, [pc, #20]	; (801d074 <tcp_recv+0x2c>)
 801d060:	f240 72df 	movw	r2, #2015	; 0x7df
 801d064:	4904      	ldr	r1, [pc, #16]	; (801d078 <tcp_recv+0x30>)
 801d066:	4805      	ldr	r0, [pc, #20]	; (801d07c <tcp_recv+0x34>)
 801d068:	f009 faf4 	bl	8026654 <iprintf>
    pcb->recv = recv;
 801d06c:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
}
 801d070:	bd38      	pop	{r3, r4, r5, pc}
 801d072:	bf00      	nop
 801d074:	080455cc 	.word	0x080455cc
 801d078:	080457e4 	.word	0x080457e4
 801d07c:	0802b34c 	.word	0x0802b34c

0801d080 <tcp_sent>:
  if (pcb != NULL) {
 801d080:	b140      	cbz	r0, 801d094 <tcp_sent+0x14>
{
 801d082:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 801d084:	7d03      	ldrb	r3, [r0, #20]
 801d086:	4604      	mov	r4, r0
 801d088:	460d      	mov	r5, r1
 801d08a:	2b01      	cmp	r3, #1
 801d08c:	d003      	beq.n	801d096 <tcp_sent+0x16>
    pcb->sent = sent;
 801d08e:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
}
 801d092:	bd38      	pop	{r3, r4, r5, pc}
 801d094:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 801d096:	4b05      	ldr	r3, [pc, #20]	; (801d0ac <tcp_sent+0x2c>)
 801d098:	f240 72f3 	movw	r2, #2035	; 0x7f3
 801d09c:	4904      	ldr	r1, [pc, #16]	; (801d0b0 <tcp_sent+0x30>)
 801d09e:	4805      	ldr	r0, [pc, #20]	; (801d0b4 <tcp_sent+0x34>)
 801d0a0:	f009 fad8 	bl	8026654 <iprintf>
    pcb->sent = sent;
 801d0a4:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
}
 801d0a8:	bd38      	pop	{r3, r4, r5, pc}
 801d0aa:	bf00      	nop
 801d0ac:	080455cc 	.word	0x080455cc
 801d0b0:	0804580c 	.word	0x0804580c
 801d0b4:	0802b34c 	.word	0x0802b34c

0801d0b8 <tcp_err>:
  if (pcb != NULL) {
 801d0b8:	b140      	cbz	r0, 801d0cc <tcp_err+0x14>
{
 801d0ba:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 801d0bc:	7d03      	ldrb	r3, [r0, #20]
 801d0be:	4604      	mov	r4, r0
 801d0c0:	460d      	mov	r5, r1
 801d0c2:	2b01      	cmp	r3, #1
 801d0c4:	d003      	beq.n	801d0ce <tcp_err+0x16>
    pcb->errf = err;
 801d0c6:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
}
 801d0ca:	bd38      	pop	{r3, r4, r5, pc}
 801d0cc:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 801d0ce:	4b05      	ldr	r3, [pc, #20]	; (801d0e4 <tcp_err+0x2c>)
 801d0d0:	f640 020d 	movw	r2, #2061	; 0x80d
 801d0d4:	4904      	ldr	r1, [pc, #16]	; (801d0e8 <tcp_err+0x30>)
 801d0d6:	4805      	ldr	r0, [pc, #20]	; (801d0ec <tcp_err+0x34>)
 801d0d8:	f009 fabc 	bl	8026654 <iprintf>
    pcb->errf = err;
 801d0dc:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
}
 801d0e0:	bd38      	pop	{r3, r4, r5, pc}
 801d0e2:	bf00      	nop
 801d0e4:	080455cc 	.word	0x080455cc
 801d0e8:	08045834 	.word	0x08045834
 801d0ec:	0802b34c 	.word	0x0802b34c

0801d0f0 <tcp_accept>:
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 801d0f0:	b118      	cbz	r0, 801d0fa <tcp_accept+0xa>
 801d0f2:	7d03      	ldrb	r3, [r0, #20]
 801d0f4:	2b01      	cmp	r3, #1
    lpcb->accept = accept;
 801d0f6:	bf08      	it	eq
 801d0f8:	6181      	streq	r1, [r0, #24]
}
 801d0fa:	4770      	bx	lr

0801d0fc <tcp_poll>:
  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 801d0fc:	b1a8      	cbz	r0, 801d12a <tcp_poll+0x2e>
{
 801d0fe:	b570      	push	{r4, r5, r6, lr}
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 801d100:	7d03      	ldrb	r3, [r0, #20]
 801d102:	460e      	mov	r6, r1
 801d104:	4604      	mov	r4, r0
 801d106:	4615      	mov	r5, r2
 801d108:	2b01      	cmp	r3, #1
 801d10a:	d003      	beq.n	801d114 <tcp_poll+0x18>
  pcb->poll = poll;
 801d10c:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
  pcb->pollinterval = interval;
 801d110:	7765      	strb	r5, [r4, #29]
}
 801d112:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 801d114:	4b08      	ldr	r3, [pc, #32]	; (801d138 <tcp_poll+0x3c>)
 801d116:	f640 023e 	movw	r2, #2110	; 0x83e
 801d11a:	4908      	ldr	r1, [pc, #32]	; (801d13c <tcp_poll+0x40>)
 801d11c:	4808      	ldr	r0, [pc, #32]	; (801d140 <tcp_poll+0x44>)
 801d11e:	f009 fa99 	bl	8026654 <iprintf>
  pcb->poll = poll;
 801d122:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
  pcb->pollinterval = interval;
 801d126:	7765      	strb	r5, [r4, #29]
}
 801d128:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 801d12a:	4b03      	ldr	r3, [pc, #12]	; (801d138 <tcp_poll+0x3c>)
 801d12c:	f640 023d 	movw	r2, #2109	; 0x83d
 801d130:	4904      	ldr	r1, [pc, #16]	; (801d144 <tcp_poll+0x48>)
 801d132:	4803      	ldr	r0, [pc, #12]	; (801d140 <tcp_poll+0x44>)
 801d134:	f009 ba8e 	b.w	8026654 <iprintf>
 801d138:	080455cc 	.word	0x080455cc
 801d13c:	08045874 	.word	0x08045874
 801d140:	0802b34c 	.word	0x0802b34c
 801d144:	0804585c 	.word	0x0804585c

0801d148 <tcp_pcb_purge>:
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 801d148:	2800      	cmp	r0, #0
 801d14a:	d041      	beq.n	801d1d0 <tcp_pcb_purge+0x88>
{
 801d14c:	b570      	push	{r4, r5, r6, lr}
  if (pcb->state != CLOSED &&
 801d14e:	7d03      	ldrb	r3, [r0, #20]
 801d150:	4605      	mov	r5, r0
      pcb->state != TIME_WAIT &&
 801d152:	2b0a      	cmp	r3, #10
 801d154:	d001      	beq.n	801d15a <tcp_pcb_purge+0x12>
 801d156:	2b01      	cmp	r3, #1
 801d158:	d800      	bhi.n	801d15c <tcp_pcb_purge+0x14>
}
 801d15a:	bd70      	pop	{r4, r5, r6, pc}
    if (pcb->refused_data != NULL) {
 801d15c:	6f80      	ldr	r0, [r0, #120]	; 0x78
 801d15e:	b118      	cbz	r0, 801d168 <tcp_pcb_purge+0x20>
      pbuf_free(pcb->refused_data);
 801d160:	f7ff f9ae 	bl	801c4c0 <pbuf_free>
      pcb->refused_data = NULL;
 801d164:	2300      	movs	r3, #0
 801d166:	67ab      	str	r3, [r5, #120]	; 0x78
    if (pcb->ooseq != NULL) {
 801d168:	6f6c      	ldr	r4, [r5, #116]	; 0x74
 801d16a:	b164      	cbz	r4, 801d186 <tcp_pcb_purge+0x3e>
      pbuf_free(seg->p);
 801d16c:	4626      	mov	r6, r4
    struct tcp_seg *next = seg->next;
 801d16e:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 801d170:	6870      	ldr	r0, [r6, #4]
 801d172:	b108      	cbz	r0, 801d178 <tcp_pcb_purge+0x30>
      pbuf_free(seg->p);
 801d174:	f7ff f9a4 	bl	801c4c0 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 801d178:	4631      	mov	r1, r6
 801d17a:	2004      	movs	r0, #4
 801d17c:	f7fe fc88 	bl	801ba90 <memp_free>
  while (seg != NULL) {
 801d180:	2c00      	cmp	r4, #0
 801d182:	d1f3      	bne.n	801d16c <tcp_pcb_purge+0x24>
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
  if (pcb->ooseq) {
    tcp_segs_free(pcb->ooseq);
    pcb->ooseq = NULL;
 801d184:	676c      	str	r4, [r5, #116]	; 0x74
    pcb->rtime = -1;
 801d186:	f64f 73ff 	movw	r3, #65535	; 0xffff
    tcp_segs_free(pcb->unsent);
 801d18a:	6eec      	ldr	r4, [r5, #108]	; 0x6c
    pcb->rtime = -1;
 801d18c:	862b      	strh	r3, [r5, #48]	; 0x30
  while (seg != NULL) {
 801d18e:	b15c      	cbz	r4, 801d1a8 <tcp_pcb_purge+0x60>
      pbuf_free(seg->p);
 801d190:	4626      	mov	r6, r4
    struct tcp_seg *next = seg->next;
 801d192:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 801d194:	6870      	ldr	r0, [r6, #4]
 801d196:	b108      	cbz	r0, 801d19c <tcp_pcb_purge+0x54>
      pbuf_free(seg->p);
 801d198:	f7ff f992 	bl	801c4c0 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 801d19c:	4631      	mov	r1, r6
 801d19e:	2004      	movs	r0, #4
 801d1a0:	f7fe fc76 	bl	801ba90 <memp_free>
  while (seg != NULL) {
 801d1a4:	2c00      	cmp	r4, #0
 801d1a6:	d1f3      	bne.n	801d190 <tcp_pcb_purge+0x48>
    tcp_segs_free(pcb->unacked);
 801d1a8:	6f2c      	ldr	r4, [r5, #112]	; 0x70
  while (seg != NULL) {
 801d1aa:	b15c      	cbz	r4, 801d1c4 <tcp_pcb_purge+0x7c>
      pbuf_free(seg->p);
 801d1ac:	4626      	mov	r6, r4
    struct tcp_seg *next = seg->next;
 801d1ae:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 801d1b0:	6870      	ldr	r0, [r6, #4]
 801d1b2:	b108      	cbz	r0, 801d1b8 <tcp_pcb_purge+0x70>
      pbuf_free(seg->p);
 801d1b4:	f7ff f984 	bl	801c4c0 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 801d1b8:	4631      	mov	r1, r6
 801d1ba:	2004      	movs	r0, #4
 801d1bc:	f7fe fc68 	bl	801ba90 <memp_free>
  while (seg != NULL) {
 801d1c0:	2c00      	cmp	r4, #0
 801d1c2:	d1f3      	bne.n	801d1ac <tcp_pcb_purge+0x64>
    pcb->unacked = pcb->unsent = NULL;
 801d1c4:	2300      	movs	r3, #0
 801d1c6:	e9c5 331b 	strd	r3, r3, [r5, #108]	; 0x6c
    pcb->unsent_oversize = 0;
 801d1ca:	f8a5 3068 	strh.w	r3, [r5, #104]	; 0x68
}
 801d1ce:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 801d1d0:	4b03      	ldr	r3, [pc, #12]	; (801d1e0 <tcp_pcb_purge+0x98>)
 801d1d2:	f640 0251 	movw	r2, #2129	; 0x851
 801d1d6:	4903      	ldr	r1, [pc, #12]	; (801d1e4 <tcp_pcb_purge+0x9c>)
 801d1d8:	4803      	ldr	r0, [pc, #12]	; (801d1e8 <tcp_pcb_purge+0xa0>)
 801d1da:	f009 ba3b 	b.w	8026654 <iprintf>
 801d1de:	bf00      	nop
 801d1e0:	080455cc 	.word	0x080455cc
 801d1e4:	08045894 	.word	0x08045894
 801d1e8:	0802b34c 	.word	0x0802b34c

0801d1ec <tcp_slowtmr>:
{
 801d1ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ++tcp_ticks;
 801d1f0:	4da9      	ldr	r5, [pc, #676]	; (801d498 <tcp_slowtmr+0x2ac>)
{
 801d1f2:	b087      	sub	sp, #28
  ++tcp_timer_ctr;
 801d1f4:	f8df b2cc 	ldr.w	fp, [pc, #716]	; 801d4c4 <tcp_slowtmr+0x2d8>
  ++tcp_ticks;
 801d1f8:	682b      	ldr	r3, [r5, #0]
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801d1fa:	4fa8      	ldr	r7, [pc, #672]	; (801d49c <tcp_slowtmr+0x2b0>)
  ++tcp_ticks;
 801d1fc:	3301      	adds	r3, #1
 801d1fe:	602b      	str	r3, [r5, #0]
  ++tcp_timer_ctr;
 801d200:	f89b 3000 	ldrb.w	r3, [fp]
 801d204:	3301      	adds	r3, #1
 801d206:	f88b 3000 	strb.w	r3, [fp]
  pcb = tcp_active_pcbs;
 801d20a:	4ba5      	ldr	r3, [pc, #660]	; (801d4a0 <tcp_slowtmr+0x2b4>)
 801d20c:	681c      	ldr	r4, [r3, #0]
  while (pcb != NULL) {
 801d20e:	2c00      	cmp	r4, #0
 801d210:	f000 808a 	beq.w	801d328 <tcp_slowtmr+0x13c>
  prev = NULL;
 801d214:	2600      	movs	r6, #0
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801d216:	46b1      	mov	r9, r6
 801d218:	7d23      	ldrb	r3, [r4, #20]
 801d21a:	2b00      	cmp	r3, #0
 801d21c:	f000 80fc 	beq.w	801d418 <tcp_slowtmr+0x22c>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 801d220:	2b01      	cmp	r3, #1
 801d222:	f000 8104 	beq.w	801d42e <tcp_slowtmr+0x242>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801d226:	2b0a      	cmp	r3, #10
 801d228:	f000 810c 	beq.w	801d444 <tcp_slowtmr+0x258>
    if (pcb->last_timer == tcp_timer_ctr) {
 801d22c:	f89b 2000 	ldrb.w	r2, [fp]
 801d230:	7fa3      	ldrb	r3, [r4, #30]
 801d232:	4293      	cmp	r3, r2
 801d234:	f000 8113 	beq.w	801d45e <tcp_slowtmr+0x272>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 801d238:	7d23      	ldrb	r3, [r4, #20]
    pcb->last_timer = tcp_timer_ctr;
 801d23a:	77a2      	strb	r2, [r4, #30]
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 801d23c:	2b02      	cmp	r3, #2
 801d23e:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 801d242:	f000 8112 	beq.w	801d46a <tcp_slowtmr+0x27e>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 801d246:	2a0b      	cmp	r2, #11
 801d248:	f240 80cb 	bls.w	801d3e2 <tcp_slowtmr+0x1f6>
      ++pcb_remove;
 801d24c:	f04f 0801 	mov.w	r8, #1
    if (pcb->state == FIN_WAIT_2) {
 801d250:	2b06      	cmp	r3, #6
 801d252:	f000 80b7 	beq.w	801d3c4 <tcp_slowtmr+0x1d8>
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 801d256:	f894 a009 	ldrb.w	sl, [r4, #9]
 801d25a:	f01a 0a08 	ands.w	sl, sl, #8
 801d25e:	d01d      	beq.n	801d29c <tcp_slowtmr+0xb0>
 801d260:	2b04      	cmp	r3, #4
 801d262:	d007      	beq.n	801d274 <tcp_slowtmr+0x88>
 801d264:	f1a3 0307 	sub.w	r3, r3, #7
 801d268:	fab3 f383 	clz	r3, r3
 801d26c:	095b      	lsrs	r3, r3, #5
 801d26e:	2b00      	cmp	r3, #0
 801d270:	f000 80b4 	beq.w	801d3dc <tcp_slowtmr+0x1f0>
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801d274:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 801d278:	4b8a      	ldr	r3, [pc, #552]	; (801d4a4 <tcp_slowtmr+0x2b8>)
 801d27a:	488b      	ldr	r0, [pc, #556]	; (801d4a8 <tcp_slowtmr+0x2bc>)
 801d27c:	440b      	add	r3, r1
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801d27e:	682a      	ldr	r2, [r5, #0]
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801d280:	fba0 0303 	umull	r0, r3, r0, r3
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801d284:	6a20      	ldr	r0, [r4, #32]
 801d286:	1a12      	subs	r2, r2, r0
 801d288:	ebb2 1f53 	cmp.w	r2, r3, lsr #5
 801d28c:	f240 8160 	bls.w	801d550 <tcp_slowtmr+0x364>
        ++pcb_remove;
 801d290:	f108 0801 	add.w	r8, r8, #1
        ++pcb_reset;
 801d294:	f04f 0a01 	mov.w	sl, #1
        ++pcb_remove;
 801d298:	fa5f f888 	uxtb.w	r8, r8
    if (pcb->ooseq != NULL &&
 801d29c:	6f66      	ldr	r6, [r4, #116]	; 0x74
 801d29e:	b156      	cbz	r6, 801d2b6 <tcp_slowtmr+0xca>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 801d2a0:	682b      	ldr	r3, [r5, #0]
 801d2a2:	6a22      	ldr	r2, [r4, #32]
 801d2a4:	1a9a      	subs	r2, r3, r2
 801d2a6:	f9b4 3040 	ldrsh.w	r3, [r4, #64]	; 0x40
 801d2aa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    if (pcb->ooseq != NULL &&
 801d2ae:	ebb2 0f43 	cmp.w	r2, r3, lsl #1
 801d2b2:	f080 80e1 	bcs.w	801d478 <tcp_slowtmr+0x28c>
    if (pcb->state == SYN_RCVD) {
 801d2b6:	7d23      	ldrb	r3, [r4, #20]
 801d2b8:	2b03      	cmp	r3, #3
 801d2ba:	d057      	beq.n	801d36c <tcp_slowtmr+0x180>
    if (pcb->state == LAST_ACK) {
 801d2bc:	2b09      	cmp	r3, #9
 801d2be:	d15a      	bne.n	801d376 <tcp_slowtmr+0x18a>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801d2c0:	682b      	ldr	r3, [r5, #0]
 801d2c2:	6a22      	ldr	r2, [r4, #32]
 801d2c4:	1a9b      	subs	r3, r3, r2
 801d2c6:	2bf0      	cmp	r3, #240	; 0xf0
 801d2c8:	d955      	bls.n	801d376 <tcp_slowtmr+0x18a>
      tcp_pcb_purge(pcb);
 801d2ca:	4620      	mov	r0, r4
      tcp_err_fn err_fn = pcb->errf;
 801d2cc:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
      tcp_pcb_purge(pcb);
 801d2d0:	f7ff ff3a 	bl	801d148 <tcp_pcb_purge>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801d2d4:	4b72      	ldr	r3, [pc, #456]	; (801d4a0 <tcp_slowtmr+0x2b4>)
 801d2d6:	681b      	ldr	r3, [r3, #0]
      if (prev != NULL) {
 801d2d8:	f1b9 0f00 	cmp.w	r9, #0
 801d2dc:	f000 817e 	beq.w	801d5dc <tcp_slowtmr+0x3f0>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801d2e0:	42a3      	cmp	r3, r4
 801d2e2:	f000 81df 	beq.w	801d6a4 <tcp_slowtmr+0x4b8>
        prev->next = pcb->next;
 801d2e6:	68e3      	ldr	r3, [r4, #12]
 801d2e8:	f8c9 300c 	str.w	r3, [r9, #12]
      if (pcb_reset) {
 801d2ec:	f1ba 0f00 	cmp.w	sl, #0
 801d2f0:	f040 8147 	bne.w	801d582 <tcp_slowtmr+0x396>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801d2f4:	7d23      	ldrb	r3, [r4, #20]
 801d2f6:	2b01      	cmp	r3, #1
      pcb = pcb->next;
 801d2f8:	e9d4 8a03 	ldrd	r8, sl, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801d2fc:	f000 8153 	beq.w	801d5a6 <tcp_slowtmr+0x3ba>
  memp_free(MEMP_TCP_PCB, pcb);
 801d300:	4621      	mov	r1, r4
 801d302:	2002      	movs	r0, #2
 801d304:	f7fe fbc4 	bl	801ba90 <memp_free>
      tcp_active_pcbs_changed = 0;
 801d308:	4c68      	ldr	r4, [pc, #416]	; (801d4ac <tcp_slowtmr+0x2c0>)
 801d30a:	2300      	movs	r3, #0
 801d30c:	7023      	strb	r3, [r4, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 801d30e:	b13e      	cbz	r6, 801d320 <tcp_slowtmr+0x134>
 801d310:	f06f 010c 	mvn.w	r1, #12
 801d314:	4650      	mov	r0, sl
 801d316:	47b0      	blx	r6
      if (tcp_active_pcbs_changed) {
 801d318:	7823      	ldrb	r3, [r4, #0]
 801d31a:	2b00      	cmp	r3, #0
 801d31c:	f47f af75 	bne.w	801d20a <tcp_slowtmr+0x1e>
      pcb = pcb->next;
 801d320:	4644      	mov	r4, r8
  while (pcb != NULL) {
 801d322:	2c00      	cmp	r4, #0
 801d324:	f47f af78 	bne.w	801d218 <tcp_slowtmr+0x2c>
  pcb = tcp_tw_pcbs;
 801d328:	f8df 919c 	ldr.w	r9, [pc, #412]	; 801d4c8 <tcp_slowtmr+0x2dc>
 801d32c:	f8d9 4000 	ldr.w	r4, [r9]
  while (pcb != NULL) {
 801d330:	b1cc      	cbz	r4, 801d366 <tcp_slowtmr+0x17a>
  prev = NULL;
 801d332:	2600      	movs	r6, #0
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801d334:	f8df 8164 	ldr.w	r8, [pc, #356]	; 801d49c <tcp_slowtmr+0x2b0>
 801d338:	f8df a190 	ldr.w	sl, [pc, #400]	; 801d4cc <tcp_slowtmr+0x2e0>
 801d33c:	4f5c      	ldr	r7, [pc, #368]	; (801d4b0 <tcp_slowtmr+0x2c4>)
 801d33e:	7d23      	ldrb	r3, [r4, #20]
 801d340:	2b0a      	cmp	r3, #10
 801d342:	d006      	beq.n	801d352 <tcp_slowtmr+0x166>
 801d344:	4643      	mov	r3, r8
 801d346:	f240 52a1 	movw	r2, #1441	; 0x5a1
 801d34a:	4651      	mov	r1, sl
 801d34c:	4638      	mov	r0, r7
 801d34e:	f009 f981 	bl	8026654 <iprintf>
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801d352:	682b      	ldr	r3, [r5, #0]
 801d354:	6a22      	ldr	r2, [r4, #32]
 801d356:	1a9b      	subs	r3, r3, r2
 801d358:	2bf0      	cmp	r3, #240	; 0xf0
 801d35a:	f200 80d4 	bhi.w	801d506 <tcp_slowtmr+0x31a>
      pcb = pcb->next;
 801d35e:	4626      	mov	r6, r4
 801d360:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 801d362:	2c00      	cmp	r4, #0
 801d364:	d1eb      	bne.n	801d33e <tcp_slowtmr+0x152>
}
 801d366:	b007      	add	sp, #28
 801d368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801d36c:	682b      	ldr	r3, [r5, #0]
 801d36e:	6a22      	ldr	r2, [r4, #32]
 801d370:	1a9b      	subs	r3, r3, r2
 801d372:	2b28      	cmp	r3, #40	; 0x28
 801d374:	d8a9      	bhi.n	801d2ca <tcp_slowtmr+0xde>
    if (pcb_remove) {
 801d376:	f1b8 0f00 	cmp.w	r8, #0
 801d37a:	d1a6      	bne.n	801d2ca <tcp_slowtmr+0xde>
      ++prev->polltmr;
 801d37c:	7f23      	ldrb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 801d37e:	7f62      	ldrb	r2, [r4, #29]
      ++prev->polltmr;
 801d380:	3301      	adds	r3, #1
      pcb = pcb->next;
 801d382:	68e6      	ldr	r6, [r4, #12]
      ++prev->polltmr;
 801d384:	b2db      	uxtb	r3, r3
      if (prev->polltmr >= prev->pollinterval) {
 801d386:	429a      	cmp	r2, r3
      ++prev->polltmr;
 801d388:	7723      	strb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 801d38a:	d815      	bhi.n	801d3b8 <tcp_slowtmr+0x1cc>
        tcp_active_pcbs_changed = 0;
 801d38c:	f8df 911c 	ldr.w	r9, [pc, #284]	; 801d4ac <tcp_slowtmr+0x2c0>
        TCP_EVENT_POLL(prev, err);
 801d390:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
        prev->polltmr = 0;
 801d394:	f884 801c 	strb.w	r8, [r4, #28]
        tcp_active_pcbs_changed = 0;
 801d398:	f889 8000 	strb.w	r8, [r9]
        TCP_EVENT_POLL(prev, err);
 801d39c:	2b00      	cmp	r3, #0
 801d39e:	f000 80ce 	beq.w	801d53e <tcp_slowtmr+0x352>
 801d3a2:	4621      	mov	r1, r4
 801d3a4:	6920      	ldr	r0, [r4, #16]
 801d3a6:	4798      	blx	r3
        if (tcp_active_pcbs_changed) {
 801d3a8:	f899 3000 	ldrb.w	r3, [r9]
 801d3ac:	2b00      	cmp	r3, #0
 801d3ae:	f47f af2c 	bne.w	801d20a <tcp_slowtmr+0x1e>
        if (err == ERR_OK) {
 801d3b2:	2800      	cmp	r0, #0
 801d3b4:	f000 80c3 	beq.w	801d53e <tcp_slowtmr+0x352>
 801d3b8:	46a1      	mov	r9, r4
      pcb = pcb->next;
 801d3ba:	4634      	mov	r4, r6
  while (pcb != NULL) {
 801d3bc:	2c00      	cmp	r4, #0
 801d3be:	f47f af2b 	bne.w	801d218 <tcp_slowtmr+0x2c>
 801d3c2:	e7b1      	b.n	801d328 <tcp_slowtmr+0x13c>
      if (pcb->flags & TF_RXCLOSED) {
 801d3c4:	8b63      	ldrh	r3, [r4, #26]
 801d3c6:	06db      	lsls	r3, r3, #27
 801d3c8:	d508      	bpl.n	801d3dc <tcp_slowtmr+0x1f0>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 801d3ca:	682b      	ldr	r3, [r5, #0]
 801d3cc:	6a22      	ldr	r2, [r4, #32]
 801d3ce:	1a9b      	subs	r3, r3, r2
 801d3d0:	2b28      	cmp	r3, #40	; 0x28
 801d3d2:	d903      	bls.n	801d3dc <tcp_slowtmr+0x1f0>
          ++pcb_remove;
 801d3d4:	f108 0801 	add.w	r8, r8, #1
 801d3d8:	fa5f f888 	uxtb.w	r8, r8
    pcb_reset = 0;
 801d3dc:	f04f 0a00 	mov.w	sl, #0
 801d3e0:	e75c      	b.n	801d29c <tcp_slowtmr+0xb0>
      if (pcb->persist_backoff > 0) {
 801d3e2:	f894 8099 	ldrb.w	r8, [r4, #153]	; 0x99
 801d3e6:	f1b8 0f00 	cmp.w	r8, #0
 801d3ea:	d071      	beq.n	801d4d0 <tcp_slowtmr+0x2e4>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801d3ec:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801d3ee:	b133      	cbz	r3, 801d3fe <tcp_slowtmr+0x212>
 801d3f0:	463b      	mov	r3, r7
 801d3f2:	f240 42d4 	movw	r2, #1236	; 0x4d4
 801d3f6:	492f      	ldr	r1, [pc, #188]	; (801d4b4 <tcp_slowtmr+0x2c8>)
 801d3f8:	482d      	ldr	r0, [pc, #180]	; (801d4b0 <tcp_slowtmr+0x2c4>)
 801d3fa:	f009 f92b 	bl	8026654 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 801d3fe:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801d400:	2b00      	cmp	r3, #0
 801d402:	f000 8171 	beq.w	801d6e8 <tcp_slowtmr+0x4fc>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 801d406:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 801d40a:	2b0b      	cmp	r3, #11
 801d40c:	f240 80d2 	bls.w	801d5b4 <tcp_slowtmr+0x3c8>
    if (pcb->state == FIN_WAIT_2) {
 801d410:	7d23      	ldrb	r3, [r4, #20]
          ++pcb_remove; /* max probes reached */
 801d412:	f04f 0801 	mov.w	r8, #1
 801d416:	e71b      	b.n	801d250 <tcp_slowtmr+0x64>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801d418:	463b      	mov	r3, r7
 801d41a:	f240 42be 	movw	r2, #1214	; 0x4be
 801d41e:	4926      	ldr	r1, [pc, #152]	; (801d4b8 <tcp_slowtmr+0x2cc>)
 801d420:	4823      	ldr	r0, [pc, #140]	; (801d4b0 <tcp_slowtmr+0x2c4>)
 801d422:	f009 f917 	bl	8026654 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 801d426:	7d23      	ldrb	r3, [r4, #20]
 801d428:	2b01      	cmp	r3, #1
 801d42a:	f47f aefc 	bne.w	801d226 <tcp_slowtmr+0x3a>
 801d42e:	463b      	mov	r3, r7
 801d430:	f240 42bf 	movw	r2, #1215	; 0x4bf
 801d434:	4921      	ldr	r1, [pc, #132]	; (801d4bc <tcp_slowtmr+0x2d0>)
 801d436:	481e      	ldr	r0, [pc, #120]	; (801d4b0 <tcp_slowtmr+0x2c4>)
 801d438:	f009 f90c 	bl	8026654 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801d43c:	7d23      	ldrb	r3, [r4, #20]
 801d43e:	2b0a      	cmp	r3, #10
 801d440:	f47f aef4 	bne.w	801d22c <tcp_slowtmr+0x40>
 801d444:	463b      	mov	r3, r7
 801d446:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 801d44a:	491d      	ldr	r1, [pc, #116]	; (801d4c0 <tcp_slowtmr+0x2d4>)
 801d44c:	4818      	ldr	r0, [pc, #96]	; (801d4b0 <tcp_slowtmr+0x2c4>)
 801d44e:	f009 f901 	bl	8026654 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 801d452:	f89b 2000 	ldrb.w	r2, [fp]
 801d456:	7fa3      	ldrb	r3, [r4, #30]
 801d458:	4293      	cmp	r3, r2
 801d45a:	f47f aeed 	bne.w	801d238 <tcp_slowtmr+0x4c>
      continue;
 801d45e:	46a1      	mov	r9, r4
      pcb = pcb->next;
 801d460:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 801d462:	2c00      	cmp	r4, #0
 801d464:	f47f aed8 	bne.w	801d218 <tcp_slowtmr+0x2c>
 801d468:	e75e      	b.n	801d328 <tcp_slowtmr+0x13c>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 801d46a:	2a05      	cmp	r2, #5
 801d46c:	d9b9      	bls.n	801d3e2 <tcp_slowtmr+0x1f6>
    pcb_reset = 0;
 801d46e:	f04f 0a00 	mov.w	sl, #0
      ++pcb_remove;
 801d472:	f04f 0801 	mov.w	r8, #1
 801d476:	e711      	b.n	801d29c <tcp_slowtmr+0xb0>
 801d478:	9405      	str	r4, [sp, #20]
      pbuf_free(seg->p);
 801d47a:	4634      	mov	r4, r6
    struct tcp_seg *next = seg->next;
 801d47c:	6836      	ldr	r6, [r6, #0]
    if (seg->p != NULL) {
 801d47e:	6860      	ldr	r0, [r4, #4]
 801d480:	b108      	cbz	r0, 801d486 <tcp_slowtmr+0x29a>
      pbuf_free(seg->p);
 801d482:	f7ff f81d 	bl	801c4c0 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 801d486:	4621      	mov	r1, r4
 801d488:	2004      	movs	r0, #4
 801d48a:	f7fe fb01 	bl	801ba90 <memp_free>
  while (seg != NULL) {
 801d48e:	2e00      	cmp	r6, #0
 801d490:	d1f3      	bne.n	801d47a <tcp_slowtmr+0x28e>
    pcb->ooseq = NULL;
 801d492:	9c05      	ldr	r4, [sp, #20]
 801d494:	6766      	str	r6, [r4, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 801d496:	e70e      	b.n	801d2b6 <tcp_slowtmr+0xca>
 801d498:	2002e4a4 	.word	0x2002e4a4
 801d49c:	080455cc 	.word	0x080455cc
 801d4a0:	2002e494 	.word	0x2002e494
 801d4a4:	000a4cb8 	.word	0x000a4cb8
 801d4a8:	10624dd3 	.word	0x10624dd3
 801d4ac:	2002e498 	.word	0x2002e498
 801d4b0:	0802b34c 	.word	0x0802b34c
 801d4b4:	08045938 	.word	0x08045938
 801d4b8:	080458b0 	.word	0x080458b0
 801d4bc:	080458dc 	.word	0x080458dc
 801d4c0:	08045908 	.word	0x08045908
 801d4c4:	2002e4a9 	.word	0x2002e4a9
 801d4c8:	2002e4ac 	.word	0x2002e4ac
 801d4cc:	080459fc 	.word	0x080459fc
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 801d4d0:	f9b4 2030 	ldrsh.w	r2, [r4, #48]	; 0x30
 801d4d4:	f647 70fe 	movw	r0, #32766	; 0x7ffe
 801d4d8:	b291      	uxth	r1, r2
 801d4da:	4281      	cmp	r1, r0
 801d4dc:	d802      	bhi.n	801d4e4 <tcp_slowtmr+0x2f8>
          ++pcb->rtime;
 801d4de:	1c4a      	adds	r2, r1, #1
 801d4e0:	b212      	sxth	r2, r2
 801d4e2:	8622      	strh	r2, [r4, #48]	; 0x30
        if (pcb->rtime >= pcb->rto) {
 801d4e4:	f9b4 1040 	ldrsh.w	r1, [r4, #64]	; 0x40
 801d4e8:	4291      	cmp	r1, r2
 801d4ea:	f73f aeb1 	bgt.w	801d250 <tcp_slowtmr+0x64>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 801d4ee:	4620      	mov	r0, r4
 801d4f0:	f003 f85a 	bl	80205a8 <tcp_rexmit_rto_prepare>
 801d4f4:	2800      	cmp	r0, #0
 801d4f6:	f000 80a0 	beq.w	801d63a <tcp_slowtmr+0x44e>
 801d4fa:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801d4fc:	2b00      	cmp	r3, #0
 801d4fe:	f000 8098 	beq.w	801d632 <tcp_slowtmr+0x446>
    if (pcb->state == FIN_WAIT_2) {
 801d502:	7d23      	ldrb	r3, [r4, #20]
 801d504:	e6a4      	b.n	801d250 <tcp_slowtmr+0x64>
      tcp_pcb_purge(pcb);
 801d506:	4620      	mov	r0, r4
 801d508:	f7ff fe1e 	bl	801d148 <tcp_pcb_purge>
      if (prev != NULL) {
 801d50c:	2e00      	cmp	r6, #0
 801d50e:	f000 80d1 	beq.w	801d6b4 <tcp_slowtmr+0x4c8>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 801d512:	f8d9 3000 	ldr.w	r3, [r9]
 801d516:	42a3      	cmp	r3, r4
 801d518:	f000 80ee 	beq.w	801d6f8 <tcp_slowtmr+0x50c>
        prev->next = pcb->next;
 801d51c:	f8d4 b00c 	ldr.w	fp, [r4, #12]
 801d520:	f8c6 b00c 	str.w	fp, [r6, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801d524:	7d23      	ldrb	r3, [r4, #20]
 801d526:	2b01      	cmp	r3, #1
 801d528:	f000 80d7 	beq.w	801d6da <tcp_slowtmr+0x4ee>
  memp_free(MEMP_TCP_PCB, pcb);
 801d52c:	4621      	mov	r1, r4
      pcb = pcb->next;
 801d52e:	465c      	mov	r4, fp
  memp_free(MEMP_TCP_PCB, pcb);
 801d530:	2002      	movs	r0, #2
 801d532:	f7fe faad 	bl	801ba90 <memp_free>
  while (pcb != NULL) {
 801d536:	2c00      	cmp	r4, #0
 801d538:	f47f af01 	bne.w	801d33e <tcp_slowtmr+0x152>
 801d53c:	e713      	b.n	801d366 <tcp_slowtmr+0x17a>
          tcp_output(prev);
 801d53e:	4620      	mov	r0, r4
 801d540:	46a1      	mov	r9, r4
      pcb = pcb->next;
 801d542:	4634      	mov	r4, r6
          tcp_output(prev);
 801d544:	f003 f96e 	bl	8020824 <tcp_output>
  while (pcb != NULL) {
 801d548:	2c00      	cmp	r4, #0
 801d54a:	f47f ae65 	bne.w	801d218 <tcp_slowtmr+0x2c>
 801d54e:	e6eb      	b.n	801d328 <tcp_slowtmr+0x13c>
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 801d550:	f894 309b 	ldrb.w	r3, [r4, #155]	; 0x9b
 801d554:	4870      	ldr	r0, [pc, #448]	; (801d718 <tcp_slowtmr+0x52c>)
 801d556:	fb00 1103 	mla	r1, r0, r3, r1
                 / TCP_SLOW_INTERVAL) {
 801d55a:	4b70      	ldr	r3, [pc, #448]	; (801d71c <tcp_slowtmr+0x530>)
 801d55c:	fba3 3101 	umull	r3, r1, r3, r1
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801d560:	ebb2 1f51 	cmp.w	r2, r1, lsr #5
 801d564:	f67f af3a 	bls.w	801d3dc <tcp_slowtmr+0x1f0>
        err = tcp_keepalive(pcb);
 801d568:	4620      	mov	r0, r4
 801d56a:	f003 fb91 	bl	8020c90 <tcp_keepalive>
        if (err == ERR_OK) {
 801d56e:	2800      	cmp	r0, #0
 801d570:	f47f af34 	bne.w	801d3dc <tcp_slowtmr+0x1f0>
          pcb->keep_cnt_sent++;
 801d574:	f894 309b 	ldrb.w	r3, [r4, #155]	; 0x9b
    pcb_reset = 0;
 801d578:	4682      	mov	sl, r0
          pcb->keep_cnt_sent++;
 801d57a:	3301      	adds	r3, #1
 801d57c:	f884 309b 	strb.w	r3, [r4, #155]	; 0x9b
 801d580:	e68c      	b.n	801d29c <tcp_slowtmr+0xb0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801d582:	8b23      	ldrh	r3, [r4, #24]
 801d584:	4620      	mov	r0, r4
 801d586:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801d588:	6d21      	ldr	r1, [r4, #80]	; 0x50
 801d58a:	9302      	str	r3, [sp, #8]
 801d58c:	8ae3      	ldrh	r3, [r4, #22]
 801d58e:	9301      	str	r3, [sp, #4]
 801d590:	1d23      	adds	r3, r4, #4
 801d592:	9300      	str	r3, [sp, #0]
 801d594:	4623      	mov	r3, r4
 801d596:	f003 f8cb 	bl	8020730 <tcp_rst>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801d59a:	7d23      	ldrb	r3, [r4, #20]
 801d59c:	2b01      	cmp	r3, #1
      pcb = pcb->next;
 801d59e:	e9d4 8a03 	ldrd	r8, sl, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801d5a2:	f47f aead 	bne.w	801d300 <tcp_slowtmr+0x114>
 801d5a6:	463b      	mov	r3, r7
 801d5a8:	22d4      	movs	r2, #212	; 0xd4
 801d5aa:	495d      	ldr	r1, [pc, #372]	; (801d720 <tcp_slowtmr+0x534>)
 801d5ac:	485d      	ldr	r0, [pc, #372]	; (801d724 <tcp_slowtmr+0x538>)
 801d5ae:	f009 f851 	bl	8026654 <iprintf>
 801d5b2:	e6a5      	b.n	801d300 <tcp_slowtmr+0x114>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 801d5b4:	f894 3099 	ldrb.w	r3, [r4, #153]	; 0x99
 801d5b8:	4a5b      	ldr	r2, [pc, #364]	; (801d728 <tcp_slowtmr+0x53c>)
 801d5ba:	441a      	add	r2, r3
          if (pcb->persist_cnt < backoff_cnt) {
 801d5bc:	f894 3098 	ldrb.w	r3, [r4, #152]	; 0x98
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 801d5c0:	f812 2c01 	ldrb.w	r2, [r2, #-1]
          if (pcb->persist_cnt < backoff_cnt) {
 801d5c4:	4293      	cmp	r3, r2
 801d5c6:	d216      	bcs.n	801d5f6 <tcp_slowtmr+0x40a>
            pcb->persist_cnt++;
 801d5c8:	3301      	adds	r3, #1
 801d5ca:	b2db      	uxtb	r3, r3
          if (pcb->persist_cnt >= backoff_cnt) {
 801d5cc:	4293      	cmp	r3, r2
            pcb->persist_cnt++;
 801d5ce:	f884 3098 	strb.w	r3, [r4, #152]	; 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 801d5d2:	d210      	bcs.n	801d5f6 <tcp_slowtmr+0x40a>
    if (pcb->state == FIN_WAIT_2) {
 801d5d4:	7d23      	ldrb	r3, [r4, #20]
    pcb_remove = 0;
 801d5d6:	f04f 0800 	mov.w	r8, #0
 801d5da:	e639      	b.n	801d250 <tcp_slowtmr+0x64>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 801d5dc:	42a3      	cmp	r3, r4
 801d5de:	d006      	beq.n	801d5ee <tcp_slowtmr+0x402>
 801d5e0:	463b      	mov	r3, r7
 801d5e2:	f240 5271 	movw	r2, #1393	; 0x571
 801d5e6:	4951      	ldr	r1, [pc, #324]	; (801d72c <tcp_slowtmr+0x540>)
 801d5e8:	484e      	ldr	r0, [pc, #312]	; (801d724 <tcp_slowtmr+0x538>)
 801d5ea:	f009 f833 	bl	8026654 <iprintf>
        tcp_active_pcbs = pcb->next;
 801d5ee:	68e3      	ldr	r3, [r4, #12]
 801d5f0:	4a4f      	ldr	r2, [pc, #316]	; (801d730 <tcp_slowtmr+0x544>)
 801d5f2:	6013      	str	r3, [r2, #0]
 801d5f4:	e67a      	b.n	801d2ec <tcp_slowtmr+0x100>
            if (pcb->snd_wnd == 0) {
 801d5f6:	f8b4 6060 	ldrh.w	r6, [r4, #96]	; 0x60
 801d5fa:	b936      	cbnz	r6, 801d60a <tcp_slowtmr+0x41e>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 801d5fc:	4620      	mov	r0, r4
 801d5fe:	f003 fb6d 	bl	8020cdc <tcp_zero_window_probe>
 801d602:	b140      	cbz	r0, 801d616 <tcp_slowtmr+0x42a>
    pcb_remove = 0;
 801d604:	46b0      	mov	r8, r6
    if (pcb->state == FIN_WAIT_2) {
 801d606:	7d23      	ldrb	r3, [r4, #20]
 801d608:	e622      	b.n	801d250 <tcp_slowtmr+0x64>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 801d60a:	4631      	mov	r1, r6
 801d60c:	4620      	mov	r0, r4
 801d60e:	f002 fe17 	bl	8020240 <tcp_split_unsent_seg>
 801d612:	2800      	cmp	r0, #0
 801d614:	d078      	beq.n	801d708 <tcp_slowtmr+0x51c>
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801d616:	f894 3099 	ldrb.w	r3, [r4, #153]	; 0x99
              pcb->persist_cnt = 0;
 801d61a:	f04f 0800 	mov.w	r8, #0
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801d61e:	2b06      	cmp	r3, #6
              pcb->persist_cnt = 0;
 801d620:	f884 8098 	strb.w	r8, [r4, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801d624:	f63f af6d 	bhi.w	801d502 <tcp_slowtmr+0x316>
                pcb->persist_backoff++;
 801d628:	3301      	adds	r3, #1
 801d62a:	f884 3099 	strb.w	r3, [r4, #153]	; 0x99
    if (pcb->state == FIN_WAIT_2) {
 801d62e:	7d23      	ldrb	r3, [r4, #20]
 801d630:	e60e      	b.n	801d250 <tcp_slowtmr+0x64>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 801d632:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801d634:	2b00      	cmp	r3, #0
 801d636:	f43f af64 	beq.w	801d502 <tcp_slowtmr+0x316>
            if (pcb->state != SYN_SENT) {
 801d63a:	7d23      	ldrb	r3, [r4, #20]
 801d63c:	2b02      	cmp	r3, #2
 801d63e:	d014      	beq.n	801d66a <tcp_slowtmr+0x47e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 801d640:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 801d644:	f9b4 103c 	ldrsh.w	r1, [r4, #60]	; 0x3c
 801d648:	2a0c      	cmp	r2, #12
 801d64a:	f9b4 303e 	ldrsh.w	r3, [r4, #62]	; 0x3e
 801d64e:	bf28      	it	cs
 801d650:	220c      	movcs	r2, #12
 801d652:	eb03 03e1 	add.w	r3, r3, r1, asr #3
 801d656:	4937      	ldr	r1, [pc, #220]	; (801d734 <tcp_slowtmr+0x548>)
 801d658:	5c8a      	ldrb	r2, [r1, r2]
 801d65a:	4093      	lsls	r3, r2
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 801d65c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 801d660:	4293      	cmp	r3, r2
 801d662:	bfa8      	it	ge
 801d664:	4613      	movge	r3, r2
 801d666:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 801d66a:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
            tcp_rexmit_rto_commit(pcb);
 801d66e:	4620      	mov	r0, r4
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 801d670:	f8b4 1048 	ldrh.w	r1, [r4, #72]	; 0x48
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 801d674:	8e62      	ldrh	r2, [r4, #50]	; 0x32
            pcb->ssthresh = eff_wnd >> 1;
 801d676:	428b      	cmp	r3, r1
            pcb->cwnd = pcb->mss;
 801d678:	f8a4 2048 	strh.w	r2, [r4, #72]	; 0x48
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 801d67c:	ea4f 0242 	mov.w	r2, r2, lsl #1
            pcb->ssthresh = eff_wnd >> 1;
 801d680:	bf28      	it	cs
 801d682:	460b      	movcs	r3, r1
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 801d684:	b292      	uxth	r2, r2
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 801d686:	ebb2 0f53 	cmp.w	r2, r3, lsr #1
            pcb->ssthresh = eff_wnd >> 1;
 801d68a:	ea4f 0353 	mov.w	r3, r3, lsr #1
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 801d68e:	bf88      	it	hi
 801d690:	4613      	movhi	r3, r2
 801d692:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
            pcb->rtime = 0;
 801d696:	2300      	movs	r3, #0
 801d698:	8623      	strh	r3, [r4, #48]	; 0x30
            pcb->bytes_acked = 0;
 801d69a:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
            tcp_rexmit_rto_commit(pcb);
 801d69e:	f003 faab 	bl	8020bf8 <tcp_rexmit_rto_commit>
 801d6a2:	e72e      	b.n	801d502 <tcp_slowtmr+0x316>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801d6a4:	463b      	mov	r3, r7
 801d6a6:	f240 526d 	movw	r2, #1389	; 0x56d
 801d6aa:	4923      	ldr	r1, [pc, #140]	; (801d738 <tcp_slowtmr+0x54c>)
 801d6ac:	481d      	ldr	r0, [pc, #116]	; (801d724 <tcp_slowtmr+0x538>)
 801d6ae:	f008 ffd1 	bl	8026654 <iprintf>
 801d6b2:	e618      	b.n	801d2e6 <tcp_slowtmr+0xfa>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 801d6b4:	f8d9 3000 	ldr.w	r3, [r9]
 801d6b8:	42a3      	cmp	r3, r4
 801d6ba:	d006      	beq.n	801d6ca <tcp_slowtmr+0x4de>
 801d6bc:	4643      	mov	r3, r8
 801d6be:	f240 52b3 	movw	r2, #1459	; 0x5b3
 801d6c2:	491e      	ldr	r1, [pc, #120]	; (801d73c <tcp_slowtmr+0x550>)
 801d6c4:	4638      	mov	r0, r7
 801d6c6:	f008 ffc5 	bl	8026654 <iprintf>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801d6ca:	7d23      	ldrb	r3, [r4, #20]
        tcp_tw_pcbs = pcb->next;
 801d6cc:	f8d4 b00c 	ldr.w	fp, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801d6d0:	2b01      	cmp	r3, #1
        tcp_tw_pcbs = pcb->next;
 801d6d2:	f8c9 b000 	str.w	fp, [r9]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801d6d6:	f47f af29 	bne.w	801d52c <tcp_slowtmr+0x340>
 801d6da:	4643      	mov	r3, r8
 801d6dc:	22d4      	movs	r2, #212	; 0xd4
 801d6de:	4910      	ldr	r1, [pc, #64]	; (801d720 <tcp_slowtmr+0x534>)
 801d6e0:	4638      	mov	r0, r7
 801d6e2:	f008 ffb7 	bl	8026654 <iprintf>
 801d6e6:	e721      	b.n	801d52c <tcp_slowtmr+0x340>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 801d6e8:	463b      	mov	r3, r7
 801d6ea:	f240 42d5 	movw	r2, #1237	; 0x4d5
 801d6ee:	4914      	ldr	r1, [pc, #80]	; (801d740 <tcp_slowtmr+0x554>)
 801d6f0:	480c      	ldr	r0, [pc, #48]	; (801d724 <tcp_slowtmr+0x538>)
 801d6f2:	f008 ffaf 	bl	8026654 <iprintf>
 801d6f6:	e686      	b.n	801d406 <tcp_slowtmr+0x21a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 801d6f8:	4643      	mov	r3, r8
 801d6fa:	f240 52af 	movw	r2, #1455	; 0x5af
 801d6fe:	4911      	ldr	r1, [pc, #68]	; (801d744 <tcp_slowtmr+0x558>)
 801d700:	4638      	mov	r0, r7
 801d702:	f008 ffa7 	bl	8026654 <iprintf>
 801d706:	e709      	b.n	801d51c <tcp_slowtmr+0x330>
                if (tcp_output(pcb) == ERR_OK) {
 801d708:	4620      	mov	r0, r4
 801d70a:	f003 f88b 	bl	8020824 <tcp_output>
 801d70e:	2800      	cmp	r0, #0
 801d710:	d181      	bne.n	801d616 <tcp_slowtmr+0x42a>
    pcb_remove = 0;
 801d712:	4680      	mov	r8, r0
    if (pcb->state == FIN_WAIT_2) {
 801d714:	7d23      	ldrb	r3, [r4, #20]
 801d716:	e59b      	b.n	801d250 <tcp_slowtmr+0x64>
 801d718:	000124f8 	.word	0x000124f8
 801d71c:	10624dd3 	.word	0x10624dd3
 801d720:	08045608 	.word	0x08045608
 801d724:	0802b34c 	.word	0x0802b34c
 801d728:	08045cc0 	.word	0x08045cc0
 801d72c:	080459d0 	.word	0x080459d0
 801d730:	2002e494 	.word	0x2002e494
 801d734:	08045ca0 	.word	0x08045ca0
 801d738:	080459a4 	.word	0x080459a4
 801d73c:	08045a54 	.word	0x08045a54
 801d740:	0804596c 	.word	0x0804596c
 801d744:	08045a2c 	.word	0x08045a2c

0801d748 <tcp_pcb_remove>:
{
 801d748:	b538      	push	{r3, r4, r5, lr}
 801d74a:	4605      	mov	r5, r0
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 801d74c:	460c      	mov	r4, r1
 801d74e:	2900      	cmp	r1, #0
 801d750:	d04a      	beq.n	801d7e8 <tcp_pcb_remove+0xa0>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 801d752:	2d00      	cmp	r5, #0
 801d754:	d051      	beq.n	801d7fa <tcp_pcb_remove+0xb2>
  TCP_RMV(pcblist, pcb);
 801d756:	682b      	ldr	r3, [r5, #0]
 801d758:	42a3      	cmp	r3, r4
 801d75a:	d032      	beq.n	801d7c2 <tcp_pcb_remove+0x7a>
 801d75c:	b12b      	cbz	r3, 801d76a <tcp_pcb_remove+0x22>
 801d75e:	68da      	ldr	r2, [r3, #12]
 801d760:	42a2      	cmp	r2, r4
 801d762:	d03e      	beq.n	801d7e2 <tcp_pcb_remove+0x9a>
 801d764:	4613      	mov	r3, r2
 801d766:	2b00      	cmp	r3, #0
 801d768:	d1f9      	bne.n	801d75e <tcp_pcb_remove+0x16>
 801d76a:	2300      	movs	r3, #0
  tcp_pcb_purge(pcb);
 801d76c:	4620      	mov	r0, r4
  TCP_RMV(pcblist, pcb);
 801d76e:	60e3      	str	r3, [r4, #12]
  tcp_pcb_purge(pcb);
 801d770:	f7ff fcea 	bl	801d148 <tcp_pcb_purge>
  if ((pcb->state != TIME_WAIT) &&
 801d774:	7d23      	ldrb	r3, [r4, #20]
 801d776:	2b0a      	cmp	r3, #10
 801d778:	d02d      	beq.n	801d7d6 <tcp_pcb_remove+0x8e>
 801d77a:	2b01      	cmp	r3, #1
 801d77c:	d01d      	beq.n	801d7ba <tcp_pcb_remove+0x72>
      (pcb->flags & TF_ACK_DELAY)) {
 801d77e:	8b63      	ldrh	r3, [r4, #26]
      (pcb->state != LISTEN) &&
 801d780:	07da      	lsls	r2, r3, #31
 801d782:	d421      	bmi.n	801d7c8 <tcp_pcb_remove+0x80>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 801d784:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801d786:	b133      	cbz	r3, 801d796 <tcp_pcb_remove+0x4e>
 801d788:	4b20      	ldr	r3, [pc, #128]	; (801d80c <tcp_pcb_remove+0xc4>)
 801d78a:	f640 0293 	movw	r2, #2195	; 0x893
 801d78e:	4920      	ldr	r1, [pc, #128]	; (801d810 <tcp_pcb_remove+0xc8>)
 801d790:	4820      	ldr	r0, [pc, #128]	; (801d814 <tcp_pcb_remove+0xcc>)
 801d792:	f008 ff5f 	bl	8026654 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 801d796:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801d798:	b133      	cbz	r3, 801d7a8 <tcp_pcb_remove+0x60>
 801d79a:	4b1c      	ldr	r3, [pc, #112]	; (801d80c <tcp_pcb_remove+0xc4>)
 801d79c:	f640 0294 	movw	r2, #2196	; 0x894
 801d7a0:	491d      	ldr	r1, [pc, #116]	; (801d818 <tcp_pcb_remove+0xd0>)
 801d7a2:	481c      	ldr	r0, [pc, #112]	; (801d814 <tcp_pcb_remove+0xcc>)
 801d7a4:	f008 ff56 	bl	8026654 <iprintf>
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 801d7a8:	6f63      	ldr	r3, [r4, #116]	; 0x74
 801d7aa:	b133      	cbz	r3, 801d7ba <tcp_pcb_remove+0x72>
 801d7ac:	4b17      	ldr	r3, [pc, #92]	; (801d80c <tcp_pcb_remove+0xc4>)
 801d7ae:	f640 0296 	movw	r2, #2198	; 0x896
 801d7b2:	491a      	ldr	r1, [pc, #104]	; (801d81c <tcp_pcb_remove+0xd4>)
 801d7b4:	4817      	ldr	r0, [pc, #92]	; (801d814 <tcp_pcb_remove+0xcc>)
 801d7b6:	f008 ff4d 	bl	8026654 <iprintf>
  pcb->state = CLOSED;
 801d7ba:	2300      	movs	r3, #0
 801d7bc:	7523      	strb	r3, [r4, #20]
  pcb->local_port = 0;
 801d7be:	82e3      	strh	r3, [r4, #22]
}
 801d7c0:	bd38      	pop	{r3, r4, r5, pc}
  TCP_RMV(pcblist, pcb);
 801d7c2:	68e3      	ldr	r3, [r4, #12]
 801d7c4:	602b      	str	r3, [r5, #0]
 801d7c6:	e7d0      	b.n	801d76a <tcp_pcb_remove+0x22>
    tcp_ack_now(pcb);
 801d7c8:	f043 0302 	orr.w	r3, r3, #2
    tcp_output(pcb);
 801d7cc:	4620      	mov	r0, r4
    tcp_ack_now(pcb);
 801d7ce:	8363      	strh	r3, [r4, #26]
    tcp_output(pcb);
 801d7d0:	f003 f828 	bl	8020824 <tcp_output>
  if (pcb->state != LISTEN) {
 801d7d4:	7d23      	ldrb	r3, [r4, #20]
 801d7d6:	2b01      	cmp	r3, #1
 801d7d8:	d0ef      	beq.n	801d7ba <tcp_pcb_remove+0x72>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 801d7da:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801d7dc:	2b00      	cmp	r3, #0
 801d7de:	d1d3      	bne.n	801d788 <tcp_pcb_remove+0x40>
 801d7e0:	e7d9      	b.n	801d796 <tcp_pcb_remove+0x4e>
  TCP_RMV(pcblist, pcb);
 801d7e2:	68e2      	ldr	r2, [r4, #12]
 801d7e4:	60da      	str	r2, [r3, #12]
 801d7e6:	e7c0      	b.n	801d76a <tcp_pcb_remove+0x22>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 801d7e8:	4b08      	ldr	r3, [pc, #32]	; (801d80c <tcp_pcb_remove+0xc4>)
 801d7ea:	f640 0283 	movw	r2, #2179	; 0x883
 801d7ee:	490c      	ldr	r1, [pc, #48]	; (801d820 <tcp_pcb_remove+0xd8>)
 801d7f0:	4808      	ldr	r0, [pc, #32]	; (801d814 <tcp_pcb_remove+0xcc>)
 801d7f2:	f008 ff2f 	bl	8026654 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 801d7f6:	2d00      	cmp	r5, #0
 801d7f8:	d1ad      	bne.n	801d756 <tcp_pcb_remove+0xe>
 801d7fa:	4b04      	ldr	r3, [pc, #16]	; (801d80c <tcp_pcb_remove+0xc4>)
 801d7fc:	f640 0284 	movw	r2, #2180	; 0x884
 801d800:	4908      	ldr	r1, [pc, #32]	; (801d824 <tcp_pcb_remove+0xdc>)
 801d802:	4804      	ldr	r0, [pc, #16]	; (801d814 <tcp_pcb_remove+0xcc>)
 801d804:	f008 ff26 	bl	8026654 <iprintf>
 801d808:	e7a5      	b.n	801d756 <tcp_pcb_remove+0xe>
 801d80a:	bf00      	nop
 801d80c:	080455cc 	.word	0x080455cc
 801d810:	08045ab8 	.word	0x08045ab8
 801d814:	0802b34c 	.word	0x0802b34c
 801d818:	08045ad0 	.word	0x08045ad0
 801d81c:	08045aec 	.word	0x08045aec
 801d820:	08045a7c 	.word	0x08045a7c
 801d824:	08045a98 	.word	0x08045a98

0801d828 <tcp_abandon>:
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 801d828:	2800      	cmp	r0, #0
 801d82a:	f000 80ad 	beq.w	801d988 <tcp_abandon+0x160>
{
 801d82e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 801d832:	7d03      	ldrb	r3, [r0, #20]
{
 801d834:	b087      	sub	sp, #28
 801d836:	4605      	mov	r5, r0
 801d838:	460e      	mov	r6, r1
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 801d83a:	2b01      	cmp	r3, #1
 801d83c:	f000 808b 	beq.w	801d956 <tcp_abandon+0x12e>
  if (pcb->state == TIME_WAIT) {
 801d840:	2b0a      	cmp	r3, #10
 801d842:	f000 8093 	beq.w	801d96c <tcp_abandon+0x144>
    seqno = pcb->snd_nxt;
 801d846:	6d2a      	ldr	r2, [r5, #80]	; 0x50
    ackno = pcb->rcv_nxt;
 801d848:	f8d5 b024 	ldr.w	fp, [r5, #36]	; 0x24
    errf = pcb->errf;
 801d84c:	f8d5 8090 	ldr.w	r8, [r5, #144]	; 0x90
    errf_arg = pcb->callback_arg;
 801d850:	f8d5 9010 	ldr.w	r9, [r5, #16]
    seqno = pcb->snd_nxt;
 801d854:	9205      	str	r2, [sp, #20]
    if (pcb->state == CLOSED) {
 801d856:	b96b      	cbnz	r3, 801d874 <tcp_abandon+0x4c>
      if (pcb->local_port != 0) {
 801d858:	8aef      	ldrh	r7, [r5, #22]
 801d85a:	2f00      	cmp	r7, #0
 801d85c:	d052      	beq.n	801d904 <tcp_abandon+0xdc>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801d85e:	4a51      	ldr	r2, [pc, #324]	; (801d9a4 <tcp_abandon+0x17c>)
 801d860:	6813      	ldr	r3, [r2, #0]
 801d862:	42ab      	cmp	r3, r5
 801d864:	d074      	beq.n	801d950 <tcp_abandon+0x128>
 801d866:	2b00      	cmp	r3, #0
 801d868:	d050      	beq.n	801d90c <tcp_abandon+0xe4>
 801d86a:	68da      	ldr	r2, [r3, #12]
 801d86c:	42aa      	cmp	r2, r5
 801d86e:	d04b      	beq.n	801d908 <tcp_abandon+0xe0>
 801d870:	4613      	mov	r3, r2
 801d872:	e7f8      	b.n	801d866 <tcp_abandon+0x3e>
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801d874:	4629      	mov	r1, r5
 801d876:	484c      	ldr	r0, [pc, #304]	; (801d9a8 <tcp_abandon+0x180>)
      local_port = pcb->local_port;
 801d878:	8aef      	ldrh	r7, [r5, #22]
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801d87a:	f7ff ff65 	bl	801d748 <tcp_pcb_remove>
 801d87e:	4b4b      	ldr	r3, [pc, #300]	; (801d9ac <tcp_abandon+0x184>)
 801d880:	2201      	movs	r2, #1
 801d882:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 801d884:	6f2c      	ldr	r4, [r5, #112]	; 0x70
 801d886:	b164      	cbz	r4, 801d8a2 <tcp_abandon+0x7a>
      pbuf_free(seg->p);
 801d888:	46a2      	mov	sl, r4
    struct tcp_seg *next = seg->next;
 801d88a:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 801d88c:	f8da 0004 	ldr.w	r0, [sl, #4]
 801d890:	b108      	cbz	r0, 801d896 <tcp_abandon+0x6e>
      pbuf_free(seg->p);
 801d892:	f7fe fe15 	bl	801c4c0 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 801d896:	4651      	mov	r1, sl
 801d898:	2004      	movs	r0, #4
 801d89a:	f7fe f8f9 	bl	801ba90 <memp_free>
  while (seg != NULL) {
 801d89e:	2c00      	cmp	r4, #0
 801d8a0:	d1f2      	bne.n	801d888 <tcp_abandon+0x60>
    if (pcb->unsent != NULL) {
 801d8a2:	6eec      	ldr	r4, [r5, #108]	; 0x6c
 801d8a4:	b164      	cbz	r4, 801d8c0 <tcp_abandon+0x98>
      pbuf_free(seg->p);
 801d8a6:	46a2      	mov	sl, r4
    struct tcp_seg *next = seg->next;
 801d8a8:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 801d8aa:	f8da 0004 	ldr.w	r0, [sl, #4]
 801d8ae:	b108      	cbz	r0, 801d8b4 <tcp_abandon+0x8c>
      pbuf_free(seg->p);
 801d8b0:	f7fe fe06 	bl	801c4c0 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 801d8b4:	4651      	mov	r1, sl
 801d8b6:	2004      	movs	r0, #4
 801d8b8:	f7fe f8ea 	bl	801ba90 <memp_free>
  while (seg != NULL) {
 801d8bc:	2c00      	cmp	r4, #0
 801d8be:	d1f2      	bne.n	801d8a6 <tcp_abandon+0x7e>
    if (pcb->ooseq != NULL) {
 801d8c0:	6f6c      	ldr	r4, [r5, #116]	; 0x74
 801d8c2:	b164      	cbz	r4, 801d8de <tcp_abandon+0xb6>
      pbuf_free(seg->p);
 801d8c4:	46a2      	mov	sl, r4
    struct tcp_seg *next = seg->next;
 801d8c6:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 801d8c8:	f8da 0004 	ldr.w	r0, [sl, #4]
 801d8cc:	b108      	cbz	r0, 801d8d2 <tcp_abandon+0xaa>
      pbuf_free(seg->p);
 801d8ce:	f7fe fdf7 	bl	801c4c0 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 801d8d2:	4651      	mov	r1, sl
 801d8d4:	2004      	movs	r0, #4
 801d8d6:	f7fe f8db 	bl	801ba90 <memp_free>
  while (seg != NULL) {
 801d8da:	2c00      	cmp	r4, #0
 801d8dc:	d1f2      	bne.n	801d8c4 <tcp_abandon+0x9c>
    if (send_rst) {
 801d8de:	b9ce      	cbnz	r6, 801d914 <tcp_abandon+0xec>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801d8e0:	7d2b      	ldrb	r3, [r5, #20]
 801d8e2:	2b01      	cmp	r3, #1
 801d8e4:	d024      	beq.n	801d930 <tcp_abandon+0x108>
  memp_free(MEMP_TCP_PCB, pcb);
 801d8e6:	4629      	mov	r1, r5
 801d8e8:	2002      	movs	r0, #2
 801d8ea:	f7fe f8d1 	bl	801ba90 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801d8ee:	f1b8 0f00 	cmp.w	r8, #0
 801d8f2:	d02a      	beq.n	801d94a <tcp_abandon+0x122>
 801d8f4:	f06f 010c 	mvn.w	r1, #12
 801d8f8:	4648      	mov	r0, r9
 801d8fa:	4643      	mov	r3, r8
}
 801d8fc:	b007      	add	sp, #28
 801d8fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801d902:	4718      	bx	r3
    int send_rst = 0;
 801d904:	461e      	mov	r6, r3
 801d906:	e7bd      	b.n	801d884 <tcp_abandon+0x5c>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801d908:	68ea      	ldr	r2, [r5, #12]
 801d90a:	60da      	str	r2, [r3, #12]
 801d90c:	2700      	movs	r7, #0
    int send_rst = 0;
 801d90e:	463e      	mov	r6, r7
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801d910:	60ef      	str	r7, [r5, #12]
 801d912:	e7b7      	b.n	801d884 <tcp_abandon+0x5c>
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 801d914:	9701      	str	r7, [sp, #4]
 801d916:	465a      	mov	r2, fp
 801d918:	8b2b      	ldrh	r3, [r5, #24]
 801d91a:	4628      	mov	r0, r5
 801d91c:	9905      	ldr	r1, [sp, #20]
 801d91e:	9302      	str	r3, [sp, #8]
 801d920:	1d2b      	adds	r3, r5, #4
 801d922:	9300      	str	r3, [sp, #0]
 801d924:	462b      	mov	r3, r5
 801d926:	f002 ff03 	bl	8020730 <tcp_rst>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801d92a:	7d2b      	ldrb	r3, [r5, #20]
 801d92c:	2b01      	cmp	r3, #1
 801d92e:	d1da      	bne.n	801d8e6 <tcp_abandon+0xbe>
 801d930:	491f      	ldr	r1, [pc, #124]	; (801d9b0 <tcp_abandon+0x188>)
 801d932:	22d4      	movs	r2, #212	; 0xd4
 801d934:	4b1f      	ldr	r3, [pc, #124]	; (801d9b4 <tcp_abandon+0x18c>)
 801d936:	4820      	ldr	r0, [pc, #128]	; (801d9b8 <tcp_abandon+0x190>)
 801d938:	f008 fe8c 	bl	8026654 <iprintf>
  memp_free(MEMP_TCP_PCB, pcb);
 801d93c:	4629      	mov	r1, r5
 801d93e:	2002      	movs	r0, #2
 801d940:	f7fe f8a6 	bl	801ba90 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801d944:	f1b8 0f00 	cmp.w	r8, #0
 801d948:	d1d4      	bne.n	801d8f4 <tcp_abandon+0xcc>
}
 801d94a:	b007      	add	sp, #28
 801d94c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801d950:	68eb      	ldr	r3, [r5, #12]
 801d952:	6013      	str	r3, [r2, #0]
 801d954:	e7da      	b.n	801d90c <tcp_abandon+0xe4>
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 801d956:	4b17      	ldr	r3, [pc, #92]	; (801d9b4 <tcp_abandon+0x18c>)
 801d958:	f44f 7210 	mov.w	r2, #576	; 0x240
 801d95c:	4917      	ldr	r1, [pc, #92]	; (801d9bc <tcp_abandon+0x194>)
 801d95e:	4816      	ldr	r0, [pc, #88]	; (801d9b8 <tcp_abandon+0x190>)
 801d960:	f008 fe78 	bl	8026654 <iprintf>
  if (pcb->state == TIME_WAIT) {
 801d964:	7d2b      	ldrb	r3, [r5, #20]
 801d966:	2b0a      	cmp	r3, #10
 801d968:	f47f af6d 	bne.w	801d846 <tcp_abandon+0x1e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 801d96c:	4629      	mov	r1, r5
 801d96e:	4814      	ldr	r0, [pc, #80]	; (801d9c0 <tcp_abandon+0x198>)
 801d970:	f7ff feea 	bl	801d748 <tcp_pcb_remove>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801d974:	7d2b      	ldrb	r3, [r5, #20]
 801d976:	2b01      	cmp	r3, #1
 801d978:	d00d      	beq.n	801d996 <tcp_abandon+0x16e>
  memp_free(MEMP_TCP_PCB, pcb);
 801d97a:	4629      	mov	r1, r5
 801d97c:	2002      	movs	r0, #2
}
 801d97e:	b007      	add	sp, #28
 801d980:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 801d984:	f7fe b884 	b.w	801ba90 <memp_free>
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 801d988:	4b0a      	ldr	r3, [pc, #40]	; (801d9b4 <tcp_abandon+0x18c>)
 801d98a:	f240 223d 	movw	r2, #573	; 0x23d
 801d98e:	490d      	ldr	r1, [pc, #52]	; (801d9c4 <tcp_abandon+0x19c>)
 801d990:	4809      	ldr	r0, [pc, #36]	; (801d9b8 <tcp_abandon+0x190>)
 801d992:	f008 be5f 	b.w	8026654 <iprintf>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801d996:	4b07      	ldr	r3, [pc, #28]	; (801d9b4 <tcp_abandon+0x18c>)
 801d998:	22d4      	movs	r2, #212	; 0xd4
 801d99a:	4905      	ldr	r1, [pc, #20]	; (801d9b0 <tcp_abandon+0x188>)
 801d99c:	4806      	ldr	r0, [pc, #24]	; (801d9b8 <tcp_abandon+0x190>)
 801d99e:	f008 fe59 	bl	8026654 <iprintf>
 801d9a2:	e7ea      	b.n	801d97a <tcp_abandon+0x152>
 801d9a4:	2002e49c 	.word	0x2002e49c
 801d9a8:	2002e494 	.word	0x2002e494
 801d9ac:	2002e498 	.word	0x2002e498
 801d9b0:	08045608 	.word	0x08045608
 801d9b4:	080455cc 	.word	0x080455cc
 801d9b8:	0802b34c 	.word	0x0802b34c
 801d9bc:	08045b20 	.word	0x08045b20
 801d9c0:	2002e4ac 	.word	0x2002e4ac
 801d9c4:	08045b04 	.word	0x08045b04

0801d9c8 <tcp_abort>:
  tcp_abandon(pcb, 1);
 801d9c8:	2101      	movs	r1, #1
 801d9ca:	f7ff bf2d 	b.w	801d828 <tcp_abandon>
 801d9ce:	bf00      	nop

0801d9d0 <tcp_accept_null>:
{
 801d9d0:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 801d9d2:	460c      	mov	r4, r1
 801d9d4:	b131      	cbz	r1, 801d9e4 <tcp_accept_null+0x14>
  tcp_abandon(pcb, 1);
 801d9d6:	4620      	mov	r0, r4
 801d9d8:	2101      	movs	r1, #1
 801d9da:	f7ff ff25 	bl	801d828 <tcp_abandon>
}
 801d9de:	f06f 000c 	mvn.w	r0, #12
 801d9e2:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 801d9e4:	4b06      	ldr	r3, [pc, #24]	; (801da00 <tcp_accept_null+0x30>)
 801d9e6:	f240 320f 	movw	r2, #783	; 0x30f
 801d9ea:	4906      	ldr	r1, [pc, #24]	; (801da04 <tcp_accept_null+0x34>)
 801d9ec:	4806      	ldr	r0, [pc, #24]	; (801da08 <tcp_accept_null+0x38>)
 801d9ee:	f008 fe31 	bl	8026654 <iprintf>
  tcp_abandon(pcb, 1);
 801d9f2:	4620      	mov	r0, r4
 801d9f4:	2101      	movs	r1, #1
 801d9f6:	f7ff ff17 	bl	801d828 <tcp_abandon>
}
 801d9fa:	f06f 000c 	mvn.w	r0, #12
 801d9fe:	bd10      	pop	{r4, pc}
 801da00:	080455cc 	.word	0x080455cc
 801da04:	08045b54 	.word	0x08045b54
 801da08:	0802b34c 	.word	0x0802b34c

0801da0c <tcp_netif_ip_addr_changed_pcblist>:
{
 801da0c:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801da0e:	4605      	mov	r5, r0
{
 801da10:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801da12:	b178      	cbz	r0, 801da34 <tcp_netif_ip_addr_changed_pcblist+0x28>
  while (pcb != NULL) {
 801da14:	b134      	cbz	r4, 801da24 <tcp_netif_ip_addr_changed_pcblist+0x18>
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 801da16:	6822      	ldr	r2, [r4, #0]
 801da18:	682b      	ldr	r3, [r5, #0]
 801da1a:	429a      	cmp	r2, r3
 801da1c:	d003      	beq.n	801da26 <tcp_netif_ip_addr_changed_pcblist+0x1a>
      pcb = pcb->next;
 801da1e:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 801da20:	2c00      	cmp	r4, #0
 801da22:	d1f8      	bne.n	801da16 <tcp_netif_ip_addr_changed_pcblist+0xa>
}
 801da24:	bd38      	pop	{r3, r4, r5, pc}
      struct tcp_pcb *next = pcb->next;
 801da26:	68e3      	ldr	r3, [r4, #12]
  tcp_abandon(pcb, 1);
 801da28:	4620      	mov	r0, r4
 801da2a:	2101      	movs	r1, #1
      pcb = next;
 801da2c:	461c      	mov	r4, r3
  tcp_abandon(pcb, 1);
 801da2e:	f7ff fefb 	bl	801d828 <tcp_abandon>
      pcb = next;
 801da32:	e7ef      	b.n	801da14 <tcp_netif_ip_addr_changed_pcblist+0x8>
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801da34:	4b03      	ldr	r3, [pc, #12]	; (801da44 <tcp_netif_ip_addr_changed_pcblist+0x38>)
 801da36:	f44f 6210 	mov.w	r2, #2304	; 0x900
 801da3a:	4903      	ldr	r1, [pc, #12]	; (801da48 <tcp_netif_ip_addr_changed_pcblist+0x3c>)
 801da3c:	4803      	ldr	r0, [pc, #12]	; (801da4c <tcp_netif_ip_addr_changed_pcblist+0x40>)
 801da3e:	f008 fe09 	bl	8026654 <iprintf>
 801da42:	e7e7      	b.n	801da14 <tcp_netif_ip_addr_changed_pcblist+0x8>
 801da44:	080455cc 	.word	0x080455cc
 801da48:	08045b74 	.word	0x08045b74
 801da4c:	0802b34c 	.word	0x0802b34c

0801da50 <tcp_kill_state>:
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801da50:	4b0f      	ldr	r3, [pc, #60]	; (801da90 <tcp_kill_state+0x40>)
 801da52:	6819      	ldr	r1, [r3, #0]
 801da54:	b1d1      	cbz	r1, 801da8c <tcp_kill_state+0x3c>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801da56:	4b0f      	ldr	r3, [pc, #60]	; (801da94 <tcp_kill_state+0x44>)
  inactivity = 0;
 801da58:	2200      	movs	r2, #0
{
 801da5a:	b430      	push	{r4, r5}
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801da5c:	681d      	ldr	r5, [r3, #0]
  inactive = NULL;
 801da5e:	4614      	mov	r4, r2
 801da60:	e001      	b.n	801da66 <tcp_kill_state+0x16>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801da62:	68c9      	ldr	r1, [r1, #12]
 801da64:	b159      	cbz	r1, 801da7e <tcp_kill_state+0x2e>
    if (pcb->state == state) {
 801da66:	7d0b      	ldrb	r3, [r1, #20]
 801da68:	4283      	cmp	r3, r0
 801da6a:	d1fa      	bne.n	801da62 <tcp_kill_state+0x12>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801da6c:	6a0b      	ldr	r3, [r1, #32]
 801da6e:	1aeb      	subs	r3, r5, r3
 801da70:	4293      	cmp	r3, r2
 801da72:	d3f6      	bcc.n	801da62 <tcp_kill_state+0x12>
 801da74:	460c      	mov	r4, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801da76:	68c9      	ldr	r1, [r1, #12]
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801da78:	461a      	mov	r2, r3
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801da7a:	2900      	cmp	r1, #0
 801da7c:	d1f3      	bne.n	801da66 <tcp_kill_state+0x16>
  if (inactive != NULL) {
 801da7e:	b11c      	cbz	r4, 801da88 <tcp_kill_state+0x38>
    tcp_abandon(inactive, 0);
 801da80:	4620      	mov	r0, r4
}
 801da82:	bc30      	pop	{r4, r5}
    tcp_abandon(inactive, 0);
 801da84:	f7ff bed0 	b.w	801d828 <tcp_abandon>
}
 801da88:	bc30      	pop	{r4, r5}
 801da8a:	4770      	bx	lr
 801da8c:	4770      	bx	lr
 801da8e:	bf00      	nop
 801da90:	2002e494 	.word	0x2002e494
 801da94:	2002e4a4 	.word	0x2002e4a4

0801da98 <tcp_alloc>:
{
 801da98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801da9a:	f44f 62e6 	mov.w	r2, #1840	; 0x730
{
 801da9e:	4605      	mov	r5, r0
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801daa0:	494f      	ldr	r1, [pc, #316]	; (801dbe0 <tcp_alloc+0x148>)
 801daa2:	2002      	movs	r0, #2
 801daa4:	f7fd ffbe 	bl	801ba24 <memp_malloc_fn>
  if (pcb == NULL) {
 801daa8:	4603      	mov	r3, r0
 801daaa:	b320      	cbz	r0, 801daf6 <tcp_alloc+0x5e>
    memset(pcb, 0, sizeof(struct tcp_pcb));
 801daac:	229c      	movs	r2, #156	; 0x9c
 801daae:	2100      	movs	r1, #0
 801dab0:	4618      	mov	r0, r3
    pcb->snd_buf = TCP_SND_BUF;
 801dab2:	f44f 6486 	mov.w	r4, #1072	; 0x430
    memset(pcb, 0, sizeof(struct tcp_pcb));
 801dab6:	f007 fe2f 	bl	8025718 <memset>
    pcb->last_timer = tcp_timer_ctr;
 801daba:	494a      	ldr	r1, [pc, #296]	; (801dbe4 <tcp_alloc+0x14c>)
    memset(pcb, 0, sizeof(struct tcp_pcb));
 801dabc:	4603      	mov	r3, r0
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 801dabe:	2206      	movs	r2, #6
    pcb->last_timer = tcp_timer_ctr;
 801dac0:	7809      	ldrb	r1, [r1, #0]
    pcb->tmr = tcp_ticks;
 801dac2:	4849      	ldr	r0, [pc, #292]	; (801dbe8 <tcp_alloc+0x150>)
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 801dac4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->tmr = tcp_ticks;
 801dac8:	6800      	ldr	r0, [r0, #0]
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 801daca:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->last_timer = tcp_timer_ctr;
 801dacc:	7799      	strb	r1, [r3, #30]
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 801dace:	4a47      	ldr	r2, [pc, #284]	; (801dbec <tcp_alloc+0x154>)
    pcb->recv = tcp_recv_null;
 801dad0:	4947      	ldr	r1, [pc, #284]	; (801dbf0 <tcp_alloc+0x158>)
    pcb->snd_buf = TCP_SND_BUF;
 801dad2:	f8a3 4064 	strh.w	r4, [r3, #100]	; 0x64
    pcb->tmr = tcp_ticks;
 801dad6:	6218      	str	r0, [r3, #32]
    pcb->rtime = -1;
 801dad8:	4c46      	ldr	r4, [pc, #280]	; (801dbf4 <tcp_alloc+0x15c>)
    pcb->cwnd = 1;
 801dada:	4847      	ldr	r0, [pc, #284]	; (801dbf8 <tcp_alloc+0x160>)
    pcb->recv = tcp_recv_null;
 801dadc:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 801dae0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    pcb->ttl = TCP_TTL;
 801dae4:	22ff      	movs	r2, #255	; 0xff
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801dae6:	4945      	ldr	r1, [pc, #276]	; (801dbfc <tcp_alloc+0x164>)
    pcb->cwnd = 1;
 801dae8:	6498      	str	r0, [r3, #72]	; 0x48
}
 801daea:	4618      	mov	r0, r3
    pcb->prio = prio;
 801daec:	755d      	strb	r5, [r3, #21]
    pcb->rtime = -1;
 801daee:	631c      	str	r4, [r3, #48]	; 0x30
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801daf0:	6299      	str	r1, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 801daf2:	72da      	strb	r2, [r3, #11]
}
 801daf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  struct tcp_pcb *pcb = tcp_active_pcbs;
 801daf6:	4e42      	ldr	r6, [pc, #264]	; (801dc00 <tcp_alloc+0x168>)
 801daf8:	6834      	ldr	r4, [r6, #0]
  while (pcb != NULL) {
 801dafa:	b15c      	cbz	r4, 801db14 <tcp_alloc+0x7c>
    struct tcp_pcb *next = pcb->next;
 801dafc:	4620      	mov	r0, r4
 801dafe:	68e4      	ldr	r4, [r4, #12]
    if (pcb->flags & TF_CLOSEPEND) {
 801db00:	8b43      	ldrh	r3, [r0, #26]
 801db02:	0719      	lsls	r1, r3, #28
 801db04:	d5f9      	bpl.n	801dafa <tcp_alloc+0x62>
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 801db06:	f023 0308 	bic.w	r3, r3, #8
 801db0a:	8343      	strh	r3, [r0, #26]
      tcp_close_shutdown_fin(pcb);
 801db0c:	f7fe ffd8 	bl	801cac0 <tcp_close_shutdown_fin>
  while (pcb != NULL) {
 801db10:	2c00      	cmp	r4, #0
 801db12:	d1f3      	bne.n	801dafc <tcp_alloc+0x64>
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801db14:	4b3b      	ldr	r3, [pc, #236]	; (801dc04 <tcp_alloc+0x16c>)
 801db16:	681b      	ldr	r3, [r3, #0]
 801db18:	b193      	cbz	r3, 801db40 <tcp_alloc+0xa8>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801db1a:	4a33      	ldr	r2, [pc, #204]	; (801dbe8 <tcp_alloc+0x150>)
 801db1c:	4618      	mov	r0, r3
 801db1e:	6a19      	ldr	r1, [r3, #32]
 801db20:	6814      	ldr	r4, [r2, #0]
 801db22:	1a61      	subs	r1, r4, r1
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801db24:	68db      	ldr	r3, [r3, #12]
 801db26:	b143      	cbz	r3, 801db3a <tcp_alloc+0xa2>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801db28:	6a1a      	ldr	r2, [r3, #32]
 801db2a:	1aa2      	subs	r2, r4, r2
 801db2c:	428a      	cmp	r2, r1
 801db2e:	d3f9      	bcc.n	801db24 <tcp_alloc+0x8c>
 801db30:	4618      	mov	r0, r3
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801db32:	68db      	ldr	r3, [r3, #12]
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801db34:	4611      	mov	r1, r2
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801db36:	2b00      	cmp	r3, #0
 801db38:	d1f6      	bne.n	801db28 <tcp_alloc+0x90>
  tcp_abandon(pcb, 1);
 801db3a:	2101      	movs	r1, #1
 801db3c:	f7ff fe74 	bl	801d828 <tcp_abandon>
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801db40:	f240 7239 	movw	r2, #1849	; 0x739
 801db44:	4926      	ldr	r1, [pc, #152]	; (801dbe0 <tcp_alloc+0x148>)
 801db46:	2002      	movs	r0, #2
 801db48:	f7fd ff6c 	bl	801ba24 <memp_malloc_fn>
    if (pcb == NULL) {
 801db4c:	4603      	mov	r3, r0
 801db4e:	2800      	cmp	r0, #0
 801db50:	d1ac      	bne.n	801daac <tcp_alloc+0x14>
      tcp_kill_state(LAST_ACK);
 801db52:	2009      	movs	r0, #9
 801db54:	f7ff ff7c 	bl	801da50 <tcp_kill_state>
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801db58:	f240 723f 	movw	r2, #1855	; 0x73f
 801db5c:	4920      	ldr	r1, [pc, #128]	; (801dbe0 <tcp_alloc+0x148>)
 801db5e:	2002      	movs	r0, #2
 801db60:	f7fd ff60 	bl	801ba24 <memp_malloc_fn>
      if (pcb == NULL) {
 801db64:	4603      	mov	r3, r0
 801db66:	2800      	cmp	r0, #0
 801db68:	d1a0      	bne.n	801daac <tcp_alloc+0x14>
        tcp_kill_state(CLOSING);
 801db6a:	2008      	movs	r0, #8
 801db6c:	f7ff ff70 	bl	801da50 <tcp_kill_state>
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801db70:	f240 7245 	movw	r2, #1861	; 0x745
 801db74:	491a      	ldr	r1, [pc, #104]	; (801dbe0 <tcp_alloc+0x148>)
 801db76:	2002      	movs	r0, #2
 801db78:	f7fd ff54 	bl	801ba24 <memp_malloc_fn>
        if (pcb == NULL) {
 801db7c:	4603      	mov	r3, r0
 801db7e:	2800      	cmp	r0, #0
 801db80:	d194      	bne.n	801daac <tcp_alloc+0x14>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 801db82:	062a      	lsls	r2, r5, #24
 801db84:	d42a      	bmi.n	801dbdc <tcp_alloc+0x144>
  if (mprio == 0) {
 801db86:	b1ed      	cbz	r5, 801dbc4 <tcp_alloc+0x12c>
 801db88:	462a      	mov	r2, r5
  mprio--;
 801db8a:	1e51      	subs	r1, r2, #1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801db8c:	6832      	ldr	r2, [r6, #0]
  mprio--;
 801db8e:	b2c9      	uxtb	r1, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801db90:	b1c2      	cbz	r2, 801dbc4 <tcp_alloc+0x12c>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801db92:	4815      	ldr	r0, [pc, #84]	; (801dbe8 <tcp_alloc+0x150>)
  inactivity = 0;
 801db94:	2600      	movs	r6, #0
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801db96:	6807      	ldr	r7, [r0, #0]
 801db98:	e005      	b.n	801dba6 <tcp_alloc+0x10e>
 801db9a:	6a14      	ldr	r4, [r2, #32]
      inactivity = tcp_ticks - pcb->tmr;
 801db9c:	1b3e      	subs	r6, r7, r4
    if ((pcb->prio < mprio) ||
 801db9e:	4601      	mov	r1, r0
      inactivity = tcp_ticks - pcb->tmr;
 801dba0:	4613      	mov	r3, r2
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801dba2:	68d2      	ldr	r2, [r2, #12]
 801dba4:	b14a      	cbz	r2, 801dbba <tcp_alloc+0x122>
    if ((pcb->prio < mprio) ||
 801dba6:	7d50      	ldrb	r0, [r2, #21]
 801dba8:	4288      	cmp	r0, r1
 801dbaa:	d3f6      	bcc.n	801db9a <tcp_alloc+0x102>
 801dbac:	d1f9      	bne.n	801dba2 <tcp_alloc+0x10a>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801dbae:	6a14      	ldr	r4, [r2, #32]
 801dbb0:	eba7 0e04 	sub.w	lr, r7, r4
 801dbb4:	45b6      	cmp	lr, r6
 801dbb6:	d3f4      	bcc.n	801dba2 <tcp_alloc+0x10a>
 801dbb8:	e7f0      	b.n	801db9c <tcp_alloc+0x104>
  if (inactive != NULL) {
 801dbba:	b11b      	cbz	r3, 801dbc4 <tcp_alloc+0x12c>
  tcp_abandon(pcb, 1);
 801dbbc:	2101      	movs	r1, #1
 801dbbe:	4618      	mov	r0, r3
 801dbc0:	f7ff fe32 	bl	801d828 <tcp_abandon>
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801dbc4:	f240 724b 	movw	r2, #1867	; 0x74b
 801dbc8:	4905      	ldr	r1, [pc, #20]	; (801dbe0 <tcp_alloc+0x148>)
 801dbca:	2002      	movs	r0, #2
 801dbcc:	f7fd ff2a 	bl	801ba24 <memp_malloc_fn>
  if (pcb != NULL) {
 801dbd0:	4603      	mov	r3, r0
 801dbd2:	2800      	cmp	r0, #0
 801dbd4:	f47f af6a 	bne.w	801daac <tcp_alloc+0x14>
}
 801dbd8:	4618      	mov	r0, r3
 801dbda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 801dbdc:	227f      	movs	r2, #127	; 0x7f
 801dbde:	e7d4      	b.n	801db8a <tcp_alloc+0xf2>
 801dbe0:	080455cc 	.word	0x080455cc
 801dbe4:	2002e4a9 	.word	0x2002e4a9
 801dbe8:	2002e4a4 	.word	0x2002e4a4
 801dbec:	006ddd00 	.word	0x006ddd00
 801dbf0:	0801ddf5 	.word	0x0801ddf5
 801dbf4:	0218ffff 	.word	0x0218ffff
 801dbf8:	04300001 	.word	0x04300001
 801dbfc:	08600860 	.word	0x08600860
 801dc00:	2002e494 	.word	0x2002e494
 801dc04:	2002e4ac 	.word	0x2002e4ac

0801dc08 <tcp_new>:
  return tcp_alloc(TCP_PRIO_NORMAL);
 801dc08:	2040      	movs	r0, #64	; 0x40
 801dc0a:	f7ff bf45 	b.w	801da98 <tcp_alloc>
 801dc0e:	bf00      	nop

0801dc10 <tcp_new_ip_type>:
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 801dc10:	2040      	movs	r0, #64	; 0x40
 801dc12:	f7ff bf41 	b.w	801da98 <tcp_alloc>
 801dc16:	bf00      	nop

0801dc18 <tcp_close_shutdown>:
{
 801dc18:	b530      	push	{r4, r5, lr}
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 801dc1a:	4604      	mov	r4, r0
{
 801dc1c:	b085      	sub	sp, #20
 801dc1e:	460d      	mov	r5, r1
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 801dc20:	2800      	cmp	r0, #0
 801dc22:	d06a      	beq.n	801dcfa <tcp_close_shutdown+0xe2>
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 801dc24:	7d23      	ldrb	r3, [r4, #20]
 801dc26:	b11d      	cbz	r5, 801dc30 <tcp_close_shutdown+0x18>
 801dc28:	2b04      	cmp	r3, #4
 801dc2a:	d00c      	beq.n	801dc46 <tcp_close_shutdown+0x2e>
 801dc2c:	2b07      	cmp	r3, #7
 801dc2e:	d00a      	beq.n	801dc46 <tcp_close_shutdown+0x2e>
  switch (pcb->state) {
 801dc30:	2b01      	cmp	r3, #1
 801dc32:	d06a      	beq.n	801dd0a <tcp_close_shutdown+0xf2>
 801dc34:	2b02      	cmp	r3, #2
 801dc36:	d030      	beq.n	801dc9a <tcp_close_shutdown+0x82>
 801dc38:	b333      	cbz	r3, 801dc88 <tcp_close_shutdown+0x70>
      return tcp_close_shutdown_fin(pcb);
 801dc3a:	4620      	mov	r0, r4
}
 801dc3c:	b005      	add	sp, #20
 801dc3e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      return tcp_close_shutdown_fin(pcb);
 801dc42:	f7fe bf3d 	b.w	801cac0 <tcp_close_shutdown_fin>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801dc46:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 801dc48:	2a00      	cmp	r2, #0
 801dc4a:	d037      	beq.n	801dcbc <tcp_close_shutdown+0xa4>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 801dc4c:	8b63      	ldrh	r3, [r4, #26]
 801dc4e:	06db      	lsls	r3, r3, #27
 801dc50:	f140 8084 	bpl.w	801dd5c <tcp_close_shutdown+0x144>
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801dc54:	8b21      	ldrh	r1, [r4, #24]
 801dc56:	1d20      	adds	r0, r4, #4
 801dc58:	8ae2      	ldrh	r2, [r4, #22]
 801dc5a:	4623      	mov	r3, r4
 801dc5c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 801dc60:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801dc62:	6d21      	ldr	r1, [r4, #80]	; 0x50
 801dc64:	9000      	str	r0, [sp, #0]
 801dc66:	4620      	mov	r0, r4
 801dc68:	f002 fd62 	bl	8020730 <tcp_rst>
      tcp_pcb_purge(pcb);
 801dc6c:	4620      	mov	r0, r4
 801dc6e:	f7ff fa6b 	bl	801d148 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 801dc72:	4a45      	ldr	r2, [pc, #276]	; (801dd88 <tcp_close_shutdown+0x170>)
 801dc74:	6813      	ldr	r3, [r2, #0]
 801dc76:	42a3      	cmp	r3, r4
 801dc78:	d030      	beq.n	801dcdc <tcp_close_shutdown+0xc4>
 801dc7a:	2b00      	cmp	r3, #0
 801dc7c:	d030      	beq.n	801dce0 <tcp_close_shutdown+0xc8>
 801dc7e:	68da      	ldr	r2, [r3, #12]
 801dc80:	42a2      	cmp	r2, r4
 801dc82:	d068      	beq.n	801dd56 <tcp_close_shutdown+0x13e>
 801dc84:	4613      	mov	r3, r2
 801dc86:	e7f8      	b.n	801dc7a <tcp_close_shutdown+0x62>
      if (pcb->local_port != 0) {
 801dc88:	8ae3      	ldrh	r3, [r4, #22]
 801dc8a:	b9e3      	cbnz	r3, 801dcc6 <tcp_close_shutdown+0xae>
  memp_free(MEMP_TCP_PCB, pcb);
 801dc8c:	4621      	mov	r1, r4
 801dc8e:	2002      	movs	r0, #2
 801dc90:	f7fd fefe 	bl	801ba90 <memp_free>
}
 801dc94:	2000      	movs	r0, #0
 801dc96:	b005      	add	sp, #20
 801dc98:	bd30      	pop	{r4, r5, pc}
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801dc9a:	4621      	mov	r1, r4
 801dc9c:	483a      	ldr	r0, [pc, #232]	; (801dd88 <tcp_close_shutdown+0x170>)
 801dc9e:	f7ff fd53 	bl	801d748 <tcp_pcb_remove>
 801dca2:	2101      	movs	r1, #1
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801dca4:	7d23      	ldrb	r3, [r4, #20]
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801dca6:	4a39      	ldr	r2, [pc, #228]	; (801dd8c <tcp_close_shutdown+0x174>)
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801dca8:	428b      	cmp	r3, r1
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801dcaa:	7011      	strb	r1, [r2, #0]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801dcac:	d1ee      	bne.n	801dc8c <tcp_close_shutdown+0x74>
 801dcae:	4b38      	ldr	r3, [pc, #224]	; (801dd90 <tcp_close_shutdown+0x178>)
 801dcb0:	22d4      	movs	r2, #212	; 0xd4
 801dcb2:	4938      	ldr	r1, [pc, #224]	; (801dd94 <tcp_close_shutdown+0x17c>)
 801dcb4:	4838      	ldr	r0, [pc, #224]	; (801dd98 <tcp_close_shutdown+0x180>)
 801dcb6:	f008 fccd 	bl	8026654 <iprintf>
 801dcba:	e7e7      	b.n	801dc8c <tcp_close_shutdown+0x74>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801dcbc:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 801dcbe:	f5b2 6f06 	cmp.w	r2, #2144	; 0x860
 801dcc2:	d0b5      	beq.n	801dc30 <tcp_close_shutdown+0x18>
 801dcc4:	e7c2      	b.n	801dc4c <tcp_close_shutdown+0x34>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801dcc6:	4a35      	ldr	r2, [pc, #212]	; (801dd9c <tcp_close_shutdown+0x184>)
 801dcc8:	6813      	ldr	r3, [r2, #0]
 801dcca:	42a3      	cmp	r3, r4
 801dccc:	d051      	beq.n	801dd72 <tcp_close_shutdown+0x15a>
 801dcce:	2b00      	cmp	r3, #0
 801dcd0:	d03e      	beq.n	801dd50 <tcp_close_shutdown+0x138>
 801dcd2:	68da      	ldr	r2, [r3, #12]
 801dcd4:	42a2      	cmp	r2, r4
 801dcd6:	d039      	beq.n	801dd4c <tcp_close_shutdown+0x134>
 801dcd8:	4613      	mov	r3, r2
 801dcda:	e7f8      	b.n	801dcce <tcp_close_shutdown+0xb6>
      TCP_RMV_ACTIVE(pcb);
 801dcdc:	68e3      	ldr	r3, [r4, #12]
 801dcde:	6013      	str	r3, [r2, #0]
      if (tcp_input_pcb == pcb) {
 801dce0:	4b2f      	ldr	r3, [pc, #188]	; (801dda0 <tcp_close_shutdown+0x188>)
      TCP_RMV_ACTIVE(pcb);
 801dce2:	2000      	movs	r0, #0
 801dce4:	4a29      	ldr	r2, [pc, #164]	; (801dd8c <tcp_close_shutdown+0x174>)
 801dce6:	2101      	movs	r1, #1
      if (tcp_input_pcb == pcb) {
 801dce8:	681b      	ldr	r3, [r3, #0]
      TCP_RMV_ACTIVE(pcb);
 801dcea:	60e0      	str	r0, [r4, #12]
      if (tcp_input_pcb == pcb) {
 801dcec:	42a3      	cmp	r3, r4
      TCP_RMV_ACTIVE(pcb);
 801dcee:	7011      	strb	r1, [r2, #0]
      if (tcp_input_pcb == pcb) {
 801dcf0:	d03c      	beq.n	801dd6c <tcp_close_shutdown+0x154>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801dcf2:	7d23      	ldrb	r3, [r4, #20]
 801dcf4:	2b01      	cmp	r3, #1
 801dcf6:	d1c9      	bne.n	801dc8c <tcp_close_shutdown+0x74>
 801dcf8:	e7d9      	b.n	801dcae <tcp_close_shutdown+0x96>
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 801dcfa:	4b25      	ldr	r3, [pc, #148]	; (801dd90 <tcp_close_shutdown+0x178>)
 801dcfc:	f44f 72af 	mov.w	r2, #350	; 0x15e
 801dd00:	4928      	ldr	r1, [pc, #160]	; (801dda4 <tcp_close_shutdown+0x18c>)
 801dd02:	4825      	ldr	r0, [pc, #148]	; (801dd98 <tcp_close_shutdown+0x180>)
 801dd04:	f008 fca6 	bl	8026654 <iprintf>
 801dd08:	e78c      	b.n	801dc24 <tcp_close_shutdown+0xc>
 801dd0a:	4927      	ldr	r1, [pc, #156]	; (801dda8 <tcp_close_shutdown+0x190>)
      pcb->listener = NULL;
 801dd0c:	2000      	movs	r0, #0
  switch (pcb->state) {
 801dd0e:	4b23      	ldr	r3, [pc, #140]	; (801dd9c <tcp_close_shutdown+0x184>)
 801dd10:	f101 0508 	add.w	r5, r1, #8
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 801dd14:	681b      	ldr	r3, [r3, #0]
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801dd16:	b133      	cbz	r3, 801dd26 <tcp_close_shutdown+0x10e>
    if (pcb->listener == lpcb) {
 801dd18:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 801dd1a:	4294      	cmp	r4, r2
      pcb->listener = NULL;
 801dd1c:	bf08      	it	eq
 801dd1e:	67d8      	streq	r0, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801dd20:	68db      	ldr	r3, [r3, #12]
 801dd22:	2b00      	cmp	r3, #0
 801dd24:	d1f8      	bne.n	801dd18 <tcp_close_shutdown+0x100>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801dd26:	42a9      	cmp	r1, r5
 801dd28:	d002      	beq.n	801dd30 <tcp_close_shutdown+0x118>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 801dd2a:	f851 3b04 	ldr.w	r3, [r1], #4
 801dd2e:	e7f1      	b.n	801dd14 <tcp_close_shutdown+0xfc>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 801dd30:	4621      	mov	r1, r4
 801dd32:	481e      	ldr	r0, [pc, #120]	; (801ddac <tcp_close_shutdown+0x194>)
 801dd34:	f7ff fd08 	bl	801d748 <tcp_pcb_remove>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 801dd38:	7d23      	ldrb	r3, [r4, #20]
 801dd3a:	2b01      	cmp	r3, #1
 801dd3c:	d01c      	beq.n	801dd78 <tcp_close_shutdown+0x160>
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 801dd3e:	4621      	mov	r1, r4
 801dd40:	2003      	movs	r0, #3
 801dd42:	f7fd fea5 	bl	801ba90 <memp_free>
}
 801dd46:	2000      	movs	r0, #0
 801dd48:	b005      	add	sp, #20
 801dd4a:	bd30      	pop	{r4, r5, pc}
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801dd4c:	68e2      	ldr	r2, [r4, #12]
 801dd4e:	60da      	str	r2, [r3, #12]
 801dd50:	2300      	movs	r3, #0
 801dd52:	60e3      	str	r3, [r4, #12]
 801dd54:	e79a      	b.n	801dc8c <tcp_close_shutdown+0x74>
      TCP_RMV_ACTIVE(pcb);
 801dd56:	68e2      	ldr	r2, [r4, #12]
 801dd58:	60da      	str	r2, [r3, #12]
 801dd5a:	e7c1      	b.n	801dce0 <tcp_close_shutdown+0xc8>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 801dd5c:	4b0c      	ldr	r3, [pc, #48]	; (801dd90 <tcp_close_shutdown+0x178>)
 801dd5e:	f44f 72b2 	mov.w	r2, #356	; 0x164
 801dd62:	4913      	ldr	r1, [pc, #76]	; (801ddb0 <tcp_close_shutdown+0x198>)
 801dd64:	480c      	ldr	r0, [pc, #48]	; (801dd98 <tcp_close_shutdown+0x180>)
 801dd66:	f008 fc75 	bl	8026654 <iprintf>
 801dd6a:	e773      	b.n	801dc54 <tcp_close_shutdown+0x3c>
        tcp_trigger_input_pcb_close();
 801dd6c:	f001 fd9e 	bl	801f8ac <tcp_trigger_input_pcb_close>
 801dd70:	e790      	b.n	801dc94 <tcp_close_shutdown+0x7c>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801dd72:	68e3      	ldr	r3, [r4, #12]
 801dd74:	6013      	str	r3, [r2, #0]
 801dd76:	e7eb      	b.n	801dd50 <tcp_close_shutdown+0x138>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 801dd78:	4b05      	ldr	r3, [pc, #20]	; (801dd90 <tcp_close_shutdown+0x178>)
 801dd7a:	22df      	movs	r2, #223	; 0xdf
 801dd7c:	490d      	ldr	r1, [pc, #52]	; (801ddb4 <tcp_close_shutdown+0x19c>)
 801dd7e:	4806      	ldr	r0, [pc, #24]	; (801dd98 <tcp_close_shutdown+0x180>)
 801dd80:	f008 fc68 	bl	8026654 <iprintf>
 801dd84:	e7db      	b.n	801dd3e <tcp_close_shutdown+0x126>
 801dd86:	bf00      	nop
 801dd88:	2002e494 	.word	0x2002e494
 801dd8c:	2002e498 	.word	0x2002e498
 801dd90:	080455cc 	.word	0x080455cc
 801dd94:	08045608 	.word	0x08045608
 801dd98:	0802b34c 	.word	0x0802b34c
 801dd9c:	2002e49c 	.word	0x2002e49c
 801dda0:	2002e4d8 	.word	0x2002e4d8
 801dda4:	08045ba8 	.word	0x08045ba8
 801dda8:	08045cb8 	.word	0x08045cb8
 801ddac:	2002e4a0 	.word	0x2002e4a0
 801ddb0:	08045bc8 	.word	0x08045bc8
 801ddb4:	08045be4 	.word	0x08045be4

0801ddb8 <tcp_close>:
{
 801ddb8:	b508      	push	{r3, lr}
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 801ddba:	b158      	cbz	r0, 801ddd4 <tcp_close+0x1c>
  if (pcb->state != LISTEN) {
 801ddbc:	7d03      	ldrb	r3, [r0, #20]
 801ddbe:	2b01      	cmp	r3, #1
 801ddc0:	d003      	beq.n	801ddca <tcp_close+0x12>
    tcp_set_flags(pcb, TF_RXCLOSED);
 801ddc2:	8b43      	ldrh	r3, [r0, #26]
 801ddc4:	f043 0310 	orr.w	r3, r3, #16
 801ddc8:	8343      	strh	r3, [r0, #26]
  return tcp_close_shutdown(pcb, 1);
 801ddca:	2101      	movs	r1, #1
}
 801ddcc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return tcp_close_shutdown(pcb, 1);
 801ddd0:	f7ff bf22 	b.w	801dc18 <tcp_close_shutdown>
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 801ddd4:	4b04      	ldr	r3, [pc, #16]	; (801dde8 <tcp_close+0x30>)
 801ddd6:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 801ddda:	4904      	ldr	r1, [pc, #16]	; (801ddec <tcp_close+0x34>)
 801dddc:	4804      	ldr	r0, [pc, #16]	; (801ddf0 <tcp_close+0x38>)
 801ddde:	f008 fc39 	bl	8026654 <iprintf>
}
 801dde2:	f06f 000f 	mvn.w	r0, #15
 801dde6:	bd08      	pop	{r3, pc}
 801dde8:	080455cc 	.word	0x080455cc
 801ddec:	08045c00 	.word	0x08045c00
 801ddf0:	0802b34c 	.word	0x0802b34c

0801ddf4 <tcp_recv_null>:
{
 801ddf4:	b510      	push	{r4, lr}
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801ddf6:	b1c9      	cbz	r1, 801de2c <tcp_recv_null+0x38>
  if (p != NULL) {
 801ddf8:	4614      	mov	r4, r2
 801ddfa:	4608      	mov	r0, r1
 801ddfc:	b13a      	cbz	r2, 801de0e <tcp_recv_null+0x1a>
    tcp_recved(pcb, p->tot_len);
 801ddfe:	8911      	ldrh	r1, [r2, #8]
 801de00:	f7fe ffde 	bl	801cdc0 <tcp_recved>
    pbuf_free(p);
 801de04:	4620      	mov	r0, r4
 801de06:	f7fe fb5b 	bl	801c4c0 <pbuf_free>
  return ERR_OK;
 801de0a:	2000      	movs	r0, #0
}
 801de0c:	bd10      	pop	{r4, pc}
  } else if (err == ERR_OK) {
 801de0e:	b10b      	cbz	r3, 801de14 <tcp_recv_null+0x20>
  return ERR_OK;
 801de10:	4610      	mov	r0, r2
}
 801de12:	bd10      	pop	{r4, pc}
  if (pcb->state != LISTEN) {
 801de14:	7d0b      	ldrb	r3, [r1, #20]
 801de16:	2b01      	cmp	r3, #1
 801de18:	d003      	beq.n	801de22 <tcp_recv_null+0x2e>
    tcp_set_flags(pcb, TF_RXCLOSED);
 801de1a:	8b4b      	ldrh	r3, [r1, #26]
 801de1c:	f043 0310 	orr.w	r3, r3, #16
 801de20:	834b      	strh	r3, [r1, #26]
  return tcp_close_shutdown(pcb, 1);
 801de22:	2101      	movs	r1, #1
}
 801de24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return tcp_close_shutdown(pcb, 1);
 801de28:	f7ff bef6 	b.w	801dc18 <tcp_close_shutdown>
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801de2c:	4b04      	ldr	r3, [pc, #16]	; (801de40 <tcp_recv_null+0x4c>)
 801de2e:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801de32:	4904      	ldr	r1, [pc, #16]	; (801de44 <tcp_recv_null+0x50>)
 801de34:	4804      	ldr	r0, [pc, #16]	; (801de48 <tcp_recv_null+0x54>)
 801de36:	f008 fc0d 	bl	8026654 <iprintf>
 801de3a:	f06f 000f 	mvn.w	r0, #15
}
 801de3e:	bd10      	pop	{r4, pc}
 801de40:	080455cc 	.word	0x080455cc
 801de44:	08045c18 	.word	0x08045c18
 801de48:	0802b34c 	.word	0x0802b34c

0801de4c <tcp_process_refused_data>:
{
 801de4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 801de4e:	b378      	cbz	r0, 801deb0 <tcp_process_refused_data+0x64>
    u8_t refused_flags = pcb->refused_data->flags;
 801de50:	6f85      	ldr	r5, [r0, #120]	; 0x78
    pcb->refused_data = NULL;
 801de52:	2300      	movs	r3, #0
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801de54:	f8d0 6084 	ldr.w	r6, [r0, #132]	; 0x84
 801de58:	4604      	mov	r4, r0
    u8_t refused_flags = pcb->refused_data->flags;
 801de5a:	7b6f      	ldrb	r7, [r5, #13]
    pcb->refused_data = NULL;
 801de5c:	6783      	str	r3, [r0, #120]	; 0x78
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801de5e:	b156      	cbz	r6, 801de76 <tcp_process_refused_data+0x2a>
 801de60:	4601      	mov	r1, r0
 801de62:	462a      	mov	r2, r5
 801de64:	6900      	ldr	r0, [r0, #16]
 801de66:	47b0      	blx	r6
    if (err == ERR_OK) {
 801de68:	b158      	cbz	r0, 801de82 <tcp_process_refused_data+0x36>
    } else if (err == ERR_ABRT) {
 801de6a:	300d      	adds	r0, #13
 801de6c:	d01d      	beq.n	801deaa <tcp_process_refused_data+0x5e>
      return ERR_INPROGRESS;
 801de6e:	f06f 0004 	mvn.w	r0, #4
      pcb->refused_data = refused_data;
 801de72:	67a5      	str	r5, [r4, #120]	; 0x78
}
 801de74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tcp_recved(pcb, p->tot_len);
 801de76:	8929      	ldrh	r1, [r5, #8]
 801de78:	f7fe ffa2 	bl	801cdc0 <tcp_recved>
    pbuf_free(p);
 801de7c:	4628      	mov	r0, r5
 801de7e:	f7fe fb1f 	bl	801c4c0 <pbuf_free>
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 801de82:	06bb      	lsls	r3, r7, #26
 801de84:	d50f      	bpl.n	801dea6 <tcp_process_refused_data+0x5a>
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801de86:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 801de88:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801de8c:	d001      	beq.n	801de92 <tcp_process_refused_data+0x46>
          pcb->rcv_wnd++;
 801de8e:	3301      	adds	r3, #1
 801de90:	8523      	strh	r3, [r4, #40]	; 0x28
        TCP_EVENT_CLOSED(pcb, err);
 801de92:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
 801de96:	b135      	cbz	r5, 801dea6 <tcp_process_refused_data+0x5a>
 801de98:	2300      	movs	r3, #0
 801de9a:	4621      	mov	r1, r4
 801de9c:	6920      	ldr	r0, [r4, #16]
 801de9e:	461a      	mov	r2, r3
 801dea0:	47a8      	blx	r5
        if (err == ERR_ABRT) {
 801dea2:	300d      	adds	r0, #13
 801dea4:	d001      	beq.n	801deaa <tcp_process_refused_data+0x5e>
  return ERR_OK;
 801dea6:	2000      	movs	r0, #0
}
 801dea8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          return ERR_ABRT;
 801deaa:	f06f 000c 	mvn.w	r0, #12
}
 801deae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 801deb0:	4b04      	ldr	r3, [pc, #16]	; (801dec4 <tcp_process_refused_data+0x78>)
 801deb2:	f240 6209 	movw	r2, #1545	; 0x609
 801deb6:	4904      	ldr	r1, [pc, #16]	; (801dec8 <tcp_process_refused_data+0x7c>)
 801deb8:	4804      	ldr	r0, [pc, #16]	; (801decc <tcp_process_refused_data+0x80>)
 801deba:	f008 fbcb 	bl	8026654 <iprintf>
 801debe:	f06f 000f 	mvn.w	r0, #15
}
 801dec2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801dec4:	080455cc 	.word	0x080455cc
 801dec8:	08045c34 	.word	0x08045c34
 801decc:	0802b34c 	.word	0x0802b34c

0801ded0 <tcp_fasttmr>:
{
 801ded0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ++tcp_timer_ctr;
 801ded4:	4d1c      	ldr	r5, [pc, #112]	; (801df48 <tcp_fasttmr+0x78>)
        tcp_active_pcbs_changed = 0;
 801ded6:	2700      	movs	r7, #0
 801ded8:	f8df 8074 	ldr.w	r8, [pc, #116]	; 801df50 <tcp_fasttmr+0x80>
  ++tcp_timer_ctr;
 801dedc:	782b      	ldrb	r3, [r5, #0]
        tcp_active_pcbs_changed = 0;
 801dede:	4e1b      	ldr	r6, [pc, #108]	; (801df4c <tcp_fasttmr+0x7c>)
  ++tcp_timer_ctr;
 801dee0:	3301      	adds	r3, #1
 801dee2:	702b      	strb	r3, [r5, #0]
  pcb = tcp_active_pcbs;
 801dee4:	f8d8 4000 	ldr.w	r4, [r8]
  while (pcb != NULL) {
 801dee8:	b1bc      	cbz	r4, 801df1a <tcp_fasttmr+0x4a>
    if (pcb->last_timer != tcp_timer_ctr) {
 801deea:	782a      	ldrb	r2, [r5, #0]
 801deec:	7fa3      	ldrb	r3, [r4, #30]
 801deee:	4293      	cmp	r3, r2
 801def0:	d015      	beq.n	801df1e <tcp_fasttmr+0x4e>
      if (pcb->flags & TF_ACK_DELAY) {
 801def2:	8b63      	ldrh	r3, [r4, #26]
      pcb->last_timer = tcp_timer_ctr;
 801def4:	77a2      	strb	r2, [r4, #30]
      if (pcb->flags & TF_ACK_DELAY) {
 801def6:	07d9      	lsls	r1, r3, #31
 801def8:	d41a      	bmi.n	801df30 <tcp_fasttmr+0x60>
      if (pcb->flags & TF_CLOSEPEND) {
 801defa:	071a      	lsls	r2, r3, #28
 801defc:	d411      	bmi.n	801df22 <tcp_fasttmr+0x52>
      if (pcb->refused_data != NULL) {
 801defe:	6fa3      	ldr	r3, [r4, #120]	; 0x78
      next = pcb->next;
 801df00:	f8d4 900c 	ldr.w	r9, [r4, #12]
      if (pcb->refused_data != NULL) {
 801df04:	b133      	cbz	r3, 801df14 <tcp_fasttmr+0x44>
        tcp_process_refused_data(pcb);
 801df06:	4620      	mov	r0, r4
        tcp_active_pcbs_changed = 0;
 801df08:	7037      	strb	r7, [r6, #0]
        tcp_process_refused_data(pcb);
 801df0a:	f7ff ff9f 	bl	801de4c <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 801df0e:	7833      	ldrb	r3, [r6, #0]
 801df10:	2b00      	cmp	r3, #0
 801df12:	d1e7      	bne.n	801dee4 <tcp_fasttmr+0x14>
      pcb = next;
 801df14:	464c      	mov	r4, r9
  while (pcb != NULL) {
 801df16:	2c00      	cmp	r4, #0
 801df18:	d1e7      	bne.n	801deea <tcp_fasttmr+0x1a>
}
 801df1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      pcb = pcb->next;
 801df1e:	68e4      	ldr	r4, [r4, #12]
 801df20:	e7e2      	b.n	801dee8 <tcp_fasttmr+0x18>
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 801df22:	f023 0308 	bic.w	r3, r3, #8
        tcp_close_shutdown_fin(pcb);
 801df26:	4620      	mov	r0, r4
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 801df28:	8363      	strh	r3, [r4, #26]
        tcp_close_shutdown_fin(pcb);
 801df2a:	f7fe fdc9 	bl	801cac0 <tcp_close_shutdown_fin>
 801df2e:	e7e6      	b.n	801defe <tcp_fasttmr+0x2e>
        tcp_ack_now(pcb);
 801df30:	f043 0302 	orr.w	r3, r3, #2
        tcp_output(pcb);
 801df34:	4620      	mov	r0, r4
        tcp_ack_now(pcb);
 801df36:	8363      	strh	r3, [r4, #26]
        tcp_output(pcb);
 801df38:	f002 fc74 	bl	8020824 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801df3c:	8b63      	ldrh	r3, [r4, #26]
 801df3e:	f023 0303 	bic.w	r3, r3, #3
 801df42:	b29b      	uxth	r3, r3
 801df44:	8363      	strh	r3, [r4, #26]
 801df46:	e7d8      	b.n	801defa <tcp_fasttmr+0x2a>
 801df48:	2002e4a9 	.word	0x2002e4a9
 801df4c:	2002e498 	.word	0x2002e498
 801df50:	2002e494 	.word	0x2002e494

0801df54 <tcp_tmr>:
{
 801df54:	b508      	push	{r3, lr}
  tcp_fasttmr();
 801df56:	f7ff ffbb 	bl	801ded0 <tcp_fasttmr>
  if (++tcp_timer & 1) {
 801df5a:	4a06      	ldr	r2, [pc, #24]	; (801df74 <tcp_tmr+0x20>)
 801df5c:	7813      	ldrb	r3, [r2, #0]
 801df5e:	3301      	adds	r3, #1
 801df60:	b2db      	uxtb	r3, r3
 801df62:	7013      	strb	r3, [r2, #0]
 801df64:	07db      	lsls	r3, r3, #31
 801df66:	d400      	bmi.n	801df6a <tcp_tmr+0x16>
}
 801df68:	bd08      	pop	{r3, pc}
 801df6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    tcp_slowtmr();
 801df6e:	f7ff b93d 	b.w	801d1ec <tcp_slowtmr>
 801df72:	bf00      	nop
 801df74:	2002e4a8 	.word	0x2002e4a8

0801df78 <tcp_next_iss>:
{
 801df78:	b508      	push	{r3, lr}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 801df7a:	b130      	cbz	r0, 801df8a <tcp_next_iss+0x12>
  iss += tcp_ticks;       /* XXX */
 801df7c:	4b07      	ldr	r3, [pc, #28]	; (801df9c <tcp_next_iss+0x24>)
 801df7e:	4a08      	ldr	r2, [pc, #32]	; (801dfa0 <tcp_next_iss+0x28>)
 801df80:	6818      	ldr	r0, [r3, #0]
 801df82:	6812      	ldr	r2, [r2, #0]
 801df84:	4410      	add	r0, r2
 801df86:	6018      	str	r0, [r3, #0]
}
 801df88:	bd08      	pop	{r3, pc}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 801df8a:	4b06      	ldr	r3, [pc, #24]	; (801dfa4 <tcp_next_iss+0x2c>)
 801df8c:	f640 02af 	movw	r2, #2223	; 0x8af
 801df90:	4905      	ldr	r1, [pc, #20]	; (801dfa8 <tcp_next_iss+0x30>)
 801df92:	4806      	ldr	r0, [pc, #24]	; (801dfac <tcp_next_iss+0x34>)
 801df94:	f008 fb5e 	bl	8026654 <iprintf>
 801df98:	e7f0      	b.n	801df7c <tcp_next_iss+0x4>
 801df9a:	bf00      	nop
 801df9c:	20000448 	.word	0x20000448
 801dfa0:	2002e4a4 	.word	0x2002e4a4
 801dfa4:	080455cc 	.word	0x080455cc
 801dfa8:	08045c5c 	.word	0x08045c5c
 801dfac:	0802b34c 	.word	0x0802b34c

0801dfb0 <tcp_eff_send_mss_netif>:
{
 801dfb0:	b538      	push	{r3, r4, r5, lr}
 801dfb2:	4605      	mov	r5, r0
 801dfb4:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801dfb6:	b172      	cbz	r2, 801dfd6 <tcp_eff_send_mss_netif+0x26>
    if (outif == NULL) {
 801dfb8:	b144      	cbz	r4, 801dfcc <tcp_eff_send_mss_netif+0x1c>
    mtu = outif->mtu;
 801dfba:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
  if (mtu != 0) {
 801dfbc:	b133      	cbz	r3, 801dfcc <tcp_eff_send_mss_netif+0x1c>
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 801dfbe:	2b28      	cmp	r3, #40	; 0x28
 801dfc0:	d906      	bls.n	801dfd0 <tcp_eff_send_mss_netif+0x20>
 801dfc2:	3b28      	subs	r3, #40	; 0x28
    sendmss = LWIP_MIN(sendmss, mss_s);
 801dfc4:	b29b      	uxth	r3, r3
 801dfc6:	429d      	cmp	r5, r3
 801dfc8:	bf28      	it	cs
 801dfca:	461d      	movcs	r5, r3
}
 801dfcc:	4628      	mov	r0, r5
 801dfce:	bd38      	pop	{r3, r4, r5, pc}
 801dfd0:	2500      	movs	r5, #0
 801dfd2:	4628      	mov	r0, r5
 801dfd4:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801dfd6:	4b04      	ldr	r3, [pc, #16]	; (801dfe8 <tcp_eff_send_mss_netif+0x38>)
 801dfd8:	f640 02c5 	movw	r2, #2245	; 0x8c5
 801dfdc:	4903      	ldr	r1, [pc, #12]	; (801dfec <tcp_eff_send_mss_netif+0x3c>)
 801dfde:	4804      	ldr	r0, [pc, #16]	; (801dff0 <tcp_eff_send_mss_netif+0x40>)
 801dfe0:	f008 fb38 	bl	8026654 <iprintf>
 801dfe4:	e7e8      	b.n	801dfb8 <tcp_eff_send_mss_netif+0x8>
 801dfe6:	bf00      	nop
 801dfe8:	080455cc 	.word	0x080455cc
 801dfec:	08045c78 	.word	0x08045c78
 801dff0:	0802b34c 	.word	0x0802b34c

0801dff4 <tcp_netif_ip_addr_changed>:
  if (!ip_addr_isany(old_addr)) {
 801dff4:	b308      	cbz	r0, 801e03a <tcp_netif_ip_addr_changed+0x46>
{
 801dff6:	b538      	push	{r3, r4, r5, lr}
  if (!ip_addr_isany(old_addr)) {
 801dff8:	6803      	ldr	r3, [r0, #0]
 801dffa:	4604      	mov	r4, r0
 801dffc:	b903      	cbnz	r3, 801e000 <tcp_netif_ip_addr_changed+0xc>
}
 801dffe:	bd38      	pop	{r3, r4, r5, pc}
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 801e000:	4b0e      	ldr	r3, [pc, #56]	; (801e03c <tcp_netif_ip_addr_changed+0x48>)
 801e002:	460d      	mov	r5, r1
 801e004:	6819      	ldr	r1, [r3, #0]
 801e006:	f7ff fd01 	bl	801da0c <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 801e00a:	4b0d      	ldr	r3, [pc, #52]	; (801e040 <tcp_netif_ip_addr_changed+0x4c>)
 801e00c:	4620      	mov	r0, r4
 801e00e:	6819      	ldr	r1, [r3, #0]
 801e010:	f7ff fcfc 	bl	801da0c <tcp_netif_ip_addr_changed_pcblist>
    if (!ip_addr_isany(new_addr)) {
 801e014:	2d00      	cmp	r5, #0
 801e016:	d0f2      	beq.n	801dffe <tcp_netif_ip_addr_changed+0xa>
 801e018:	682b      	ldr	r3, [r5, #0]
 801e01a:	2b00      	cmp	r3, #0
 801e01c:	d0ef      	beq.n	801dffe <tcp_netif_ip_addr_changed+0xa>
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801e01e:	4b09      	ldr	r3, [pc, #36]	; (801e044 <tcp_netif_ip_addr_changed+0x50>)
 801e020:	681b      	ldr	r3, [r3, #0]
 801e022:	2b00      	cmp	r3, #0
 801e024:	d0eb      	beq.n	801dffe <tcp_netif_ip_addr_changed+0xa>
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801e026:	6819      	ldr	r1, [r3, #0]
 801e028:	6822      	ldr	r2, [r4, #0]
 801e02a:	4291      	cmp	r1, r2
 801e02c:	d101      	bne.n	801e032 <tcp_netif_ip_addr_changed+0x3e>
          ip_addr_copy(lpcb->local_ip, *new_addr);
 801e02e:	682a      	ldr	r2, [r5, #0]
 801e030:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801e032:	68db      	ldr	r3, [r3, #12]
 801e034:	2b00      	cmp	r3, #0
 801e036:	d1f6      	bne.n	801e026 <tcp_netif_ip_addr_changed+0x32>
}
 801e038:	bd38      	pop	{r3, r4, r5, pc}
 801e03a:	4770      	bx	lr
 801e03c:	2002e494 	.word	0x2002e494
 801e040:	2002e49c 	.word	0x2002e49c
 801e044:	2002e4a0 	.word	0x2002e4a0

0801e048 <tcp_free_ooseq>:
{
 801e048:	b570      	push	{r4, r5, r6, lr}
  if (pcb->ooseq) {
 801e04a:	6f44      	ldr	r4, [r0, #116]	; 0x74
 801e04c:	b16c      	cbz	r4, 801e06a <tcp_free_ooseq+0x22>
 801e04e:	4606      	mov	r6, r0
      pbuf_free(seg->p);
 801e050:	4625      	mov	r5, r4
    struct tcp_seg *next = seg->next;
 801e052:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 801e054:	6868      	ldr	r0, [r5, #4]
 801e056:	b108      	cbz	r0, 801e05c <tcp_free_ooseq+0x14>
      pbuf_free(seg->p);
 801e058:	f7fe fa32 	bl	801c4c0 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 801e05c:	4629      	mov	r1, r5
 801e05e:	2004      	movs	r0, #4
 801e060:	f7fd fd16 	bl	801ba90 <memp_free>
  while (seg != NULL) {
 801e064:	2c00      	cmp	r4, #0
 801e066:	d1f3      	bne.n	801e050 <tcp_free_ooseq+0x8>
    pcb->ooseq = NULL;
 801e068:	6774      	str	r4, [r6, #116]	; 0x74
}
 801e06a:	bd70      	pop	{r4, r5, r6, pc}

0801e06c <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 801e06c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801e06e:	4605      	mov	r5, r0
{
 801e070:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801e072:	2800      	cmp	r0, #0
 801e074:	d03e      	beq.n	801e0f4 <tcp_oos_insert_segment+0x88>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801e076:	68eb      	ldr	r3, [r5, #12]
 801e078:	8998      	ldrh	r0, [r3, #12]
 801e07a:	f7fc f9e5 	bl	801a448 <lwip_htons>
 801e07e:	07c2      	lsls	r2, r0, #31
 801e080:	d432      	bmi.n	801e0e8 <tcp_oos_insert_segment+0x7c>
 801e082:	4e20      	ldr	r6, [pc, #128]	; (801e104 <tcp_oos_insert_segment+0x98>)
 801e084:	e005      	b.n	801e092 <tcp_oos_insert_segment+0x26>
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
      }
      old_seg = next;
      next = next->next;
 801e086:	6827      	ldr	r7, [r4, #0]
      tcp_seg_free(old_seg);
 801e088:	4620      	mov	r0, r4
 801e08a:	f7fe ff95 	bl	801cfb8 <tcp_seg_free>
    while (next &&
 801e08e:	463c      	mov	r4, r7
 801e090:	b1ef      	cbz	r7, 801e0ce <tcp_oos_insert_segment+0x62>
           TCP_SEQ_GEQ((seqno + cseg->len),
 801e092:	68e1      	ldr	r1, [r4, #12]
 801e094:	8923      	ldrh	r3, [r4, #8]
 801e096:	6837      	ldr	r7, [r6, #0]
 801e098:	892a      	ldrh	r2, [r5, #8]
 801e09a:	6848      	ldr	r0, [r1, #4]
 801e09c:	443a      	add	r2, r7
 801e09e:	4403      	add	r3, r0
 801e0a0:	1ad3      	subs	r3, r2, r3
    while (next &&
 801e0a2:	2b00      	cmp	r3, #0
 801e0a4:	db15      	blt.n	801e0d2 <tcp_oos_insert_segment+0x66>
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801e0a6:	8988      	ldrh	r0, [r1, #12]
 801e0a8:	f7fc f9ce 	bl	801a448 <lwip_htons>
 801e0ac:	07c3      	lsls	r3, r0, #31
 801e0ae:	d5ea      	bpl.n	801e086 <tcp_oos_insert_segment+0x1a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801e0b0:	68eb      	ldr	r3, [r5, #12]
 801e0b2:	2001      	movs	r0, #1
 801e0b4:	899f      	ldrh	r7, [r3, #12]
 801e0b6:	f7fc f9c7 	bl	801a448 <lwip_htons>
 801e0ba:	68eb      	ldr	r3, [r5, #12]
 801e0bc:	4338      	orrs	r0, r7
      next = next->next;
 801e0be:	6827      	ldr	r7, [r4, #0]
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801e0c0:	8198      	strh	r0, [r3, #12]
      tcp_seg_free(old_seg);
 801e0c2:	4620      	mov	r0, r4
 801e0c4:	f7fe ff78 	bl	801cfb8 <tcp_seg_free>
    while (next &&
 801e0c8:	463c      	mov	r4, r7
 801e0ca:	2f00      	cmp	r7, #0
 801e0cc:	d1e1      	bne.n	801e092 <tcp_oos_insert_segment+0x26>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
      pbuf_realloc(cseg->p, cseg->len);
    }
  }
  cseg->next = next;
 801e0ce:	602c      	str	r4, [r5, #0]
}
 801e0d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 801e0d2:	1a12      	subs	r2, r2, r0
    if (next &&
 801e0d4:	2a00      	cmp	r2, #0
 801e0d6:	ddfa      	ble.n	801e0ce <tcp_oos_insert_segment+0x62>
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 801e0d8:	1bc1      	subs	r1, r0, r7
      pbuf_realloc(cseg->p, cseg->len);
 801e0da:	6868      	ldr	r0, [r5, #4]
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 801e0dc:	b289      	uxth	r1, r1
 801e0de:	8129      	strh	r1, [r5, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801e0e0:	f7fe f8d6 	bl	801c290 <pbuf_realloc>
  cseg->next = next;
 801e0e4:	602c      	str	r4, [r5, #0]
}
 801e0e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tcp_segs_free(next);
 801e0e8:	4620      	mov	r0, r4
    next = NULL;
 801e0ea:	2400      	movs	r4, #0
    tcp_segs_free(next);
 801e0ec:	f7fe ff52 	bl	801cf94 <tcp_segs_free>
  cseg->next = next;
 801e0f0:	602c      	str	r4, [r5, #0]
}
 801e0f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801e0f4:	4b04      	ldr	r3, [pc, #16]	; (801e108 <tcp_oos_insert_segment+0x9c>)
 801e0f6:	f240 421f 	movw	r2, #1055	; 0x41f
 801e0fa:	4904      	ldr	r1, [pc, #16]	; (801e10c <tcp_oos_insert_segment+0xa0>)
 801e0fc:	4804      	ldr	r0, [pc, #16]	; (801e110 <tcp_oos_insert_segment+0xa4>)
 801e0fe:	f008 faa9 	bl	8026654 <iprintf>
 801e102:	e7b8      	b.n	801e076 <tcp_oos_insert_segment+0xa>
 801e104:	2002e4d4 	.word	0x2002e4d4
 801e108:	08045cc8 	.word	0x08045cc8
 801e10c:	08045cfc 	.word	0x08045cfc
 801e110:	0802b34c 	.word	0x0802b34c

0801e114 <tcp_input_delayed_close>:
{
 801e114:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 801e116:	4604      	mov	r4, r0
 801e118:	b1c8      	cbz	r0, 801e14e <tcp_input_delayed_close+0x3a>
  if (recv_flags & TF_CLOSED) {
 801e11a:	4b11      	ldr	r3, [pc, #68]	; (801e160 <tcp_input_delayed_close+0x4c>)
 801e11c:	781b      	ldrb	r3, [r3, #0]
 801e11e:	f013 0310 	ands.w	r3, r3, #16
 801e122:	d101      	bne.n	801e128 <tcp_input_delayed_close+0x14>
  return 0;
 801e124:	4618      	mov	r0, r3
}
 801e126:	bd10      	pop	{r4, pc}
    if (!(pcb->flags & TF_RXCLOSED)) {
 801e128:	8b63      	ldrh	r3, [r4, #26]
 801e12a:	06db      	lsls	r3, r3, #27
 801e12c:	d406      	bmi.n	801e13c <tcp_input_delayed_close+0x28>
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 801e12e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 801e132:	b11b      	cbz	r3, 801e13c <tcp_input_delayed_close+0x28>
 801e134:	f06f 010e 	mvn.w	r1, #14
 801e138:	6920      	ldr	r0, [r4, #16]
 801e13a:	4798      	blx	r3
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801e13c:	4621      	mov	r1, r4
 801e13e:	4809      	ldr	r0, [pc, #36]	; (801e164 <tcp_input_delayed_close+0x50>)
 801e140:	f7ff fb02 	bl	801d748 <tcp_pcb_remove>
    tcp_free(pcb);
 801e144:	4620      	mov	r0, r4
 801e146:	f7fe fcfb 	bl	801cb40 <tcp_free>
 801e14a:	2001      	movs	r0, #1
}
 801e14c:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 801e14e:	4b06      	ldr	r3, [pc, #24]	; (801e168 <tcp_input_delayed_close+0x54>)
 801e150:	f240 225a 	movw	r2, #602	; 0x25a
 801e154:	4905      	ldr	r1, [pc, #20]	; (801e16c <tcp_input_delayed_close+0x58>)
 801e156:	4806      	ldr	r0, [pc, #24]	; (801e170 <tcp_input_delayed_close+0x5c>)
 801e158:	f008 fa7c 	bl	8026654 <iprintf>
 801e15c:	e7dd      	b.n	801e11a <tcp_input_delayed_close+0x6>
 801e15e:	bf00      	nop
 801e160:	2002e4d0 	.word	0x2002e4d0
 801e164:	2002e494 	.word	0x2002e494
 801e168:	08045cc8 	.word	0x08045cc8
 801e16c:	08045d24 	.word	0x08045d24
 801e170:	0802b34c 	.word	0x0802b34c

0801e174 <tcp_free_acked_segments.constprop.0>:
#endif /* TCP_QUEUE_OOSEQ */

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
 801e174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e178:	b083      	sub	sp, #12
 801e17a:	9201      	str	r2, [sp, #4]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801e17c:	2900      	cmp	r1, #0
 801e17e:	d03d      	beq.n	801e1fc <tcp_free_acked_segments.constprop.0+0x88>
 801e180:	4607      	mov	r7, r0
 801e182:	460c      	mov	r4, r1
 801e184:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 801e24c <tcp_free_acked_segments.constprop.0+0xd8>
    seg_list = seg_list->next;

    clen = pbuf_clen(next->p);
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801e188:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 801e240 <tcp_free_acked_segments.constprop.0+0xcc>
 801e18c:	f8df a0c0 	ldr.w	sl, [pc, #192]	; 801e250 <tcp_free_acked_segments.constprop.0+0xdc>
 801e190:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 801e248 <tcp_free_acked_segments.constprop.0+0xd4>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 801e194:	68e3      	ldr	r3, [r4, #12]
 801e196:	6858      	ldr	r0, [r3, #4]
 801e198:	f7fc f95a 	bl	801a450 <lwip_htonl>
 801e19c:	68e3      	ldr	r3, [r4, #12]
 801e19e:	4605      	mov	r5, r0
 801e1a0:	8926      	ldrh	r6, [r4, #8]
 801e1a2:	8998      	ldrh	r0, [r3, #12]
 801e1a4:	f7fc f950 	bl	801a448 <lwip_htons>
 801e1a8:	f8d8 3000 	ldr.w	r3, [r8]
 801e1ac:	f010 0003 	ands.w	r0, r0, #3
 801e1b0:	eba5 0503 	sub.w	r5, r5, r3
 801e1b4:	bf18      	it	ne
 801e1b6:	2001      	movne	r0, #1
 801e1b8:	4435      	add	r5, r6
 801e1ba:	4428      	add	r0, r5
  while (seg_list != NULL &&
 801e1bc:	2800      	cmp	r0, #0
 801e1be:	dc37      	bgt.n	801e230 <tcp_free_acked_segments.constprop.0+0xbc>
    seg_list = seg_list->next;
 801e1c0:	e9d4 6000 	ldrd	r6, r0, [r4]
    clen = pbuf_clen(next->p);
 801e1c4:	f7fe f990 	bl	801c4e8 <pbuf_clen>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801e1c8:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
    clen = pbuf_clen(next->p);
 801e1cc:	4605      	mov	r5, r0
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801e1ce:	4298      	cmp	r0, r3
 801e1d0:	d824      	bhi.n	801e21c <tcp_free_acked_segments.constprop.0+0xa8>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801e1d2:	491a      	ldr	r1, [pc, #104]	; (801e23c <tcp_free_acked_segments.constprop.0+0xc8>)
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801e1d4:	1b5b      	subs	r3, r3, r5
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801e1d6:	8922      	ldrh	r2, [r4, #8]
    tcp_seg_free(next);
 801e1d8:	4620      	mov	r0, r4
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801e1da:	880d      	ldrh	r5, [r1, #0]
 801e1dc:	4634      	mov	r4, r6
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801e1de:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801e1e2:	1953      	adds	r3, r2, r5
 801e1e4:	800b      	strh	r3, [r1, #0]
    tcp_seg_free(next);
 801e1e6:	f7fe fee7 	bl	801cfb8 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 801e1ea:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 801e1ee:	b11b      	cbz	r3, 801e1f8 <tcp_free_acked_segments.constprop.0+0x84>
      LWIP_ASSERT("tcp_receive: valid queue length",
 801e1f0:	9b01      	ldr	r3, [sp, #4]
 801e1f2:	ea56 0503 	orrs.w	r5, r6, r3
 801e1f6:	d006      	beq.n	801e206 <tcp_free_acked_segments.constprop.0+0x92>
  while (seg_list != NULL &&
 801e1f8:	2e00      	cmp	r6, #0
 801e1fa:	d1cb      	bne.n	801e194 <tcp_free_acked_segments.constprop.0+0x20>
 801e1fc:	2500      	movs	r5, #0
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
}
 801e1fe:	4628      	mov	r0, r5
 801e200:	b003      	add	sp, #12
 801e202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ASSERT("tcp_receive: valid queue length",
 801e206:	4b0e      	ldr	r3, [pc, #56]	; (801e240 <tcp_free_acked_segments.constprop.0+0xcc>)
 801e208:	f240 4261 	movw	r2, #1121	; 0x461
 801e20c:	490d      	ldr	r1, [pc, #52]	; (801e244 <tcp_free_acked_segments.constprop.0+0xd0>)
 801e20e:	480e      	ldr	r0, [pc, #56]	; (801e248 <tcp_free_acked_segments.constprop.0+0xd4>)
 801e210:	f008 fa20 	bl	8026654 <iprintf>
}
 801e214:	4628      	mov	r0, r5
 801e216:	b003      	add	sp, #12
 801e218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801e21c:	465b      	mov	r3, fp
 801e21e:	f240 4257 	movw	r2, #1111	; 0x457
 801e222:	4651      	mov	r1, sl
 801e224:	4648      	mov	r0, r9
 801e226:	f008 fa15 	bl	8026654 <iprintf>
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801e22a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 801e22e:	e7d0      	b.n	801e1d2 <tcp_free_acked_segments.constprop.0+0x5e>
 801e230:	4625      	mov	r5, r4
}
 801e232:	4628      	mov	r0, r5
 801e234:	b003      	add	sp, #12
 801e236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e23a:	bf00      	nop
 801e23c:	2002e4c8 	.word	0x2002e4c8
 801e240:	08045cc8 	.word	0x08045cc8
 801e244:	08045d74 	.word	0x08045d74
 801e248:	0802b34c 	.word	0x0802b34c
 801e24c:	2002e4b0 	.word	0x2002e4b0
 801e250:	08045d4c 	.word	0x08045d4c

0801e254 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 801e254:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 801e258:	4604      	mov	r4, r0
 801e25a:	2800      	cmp	r0, #0
 801e25c:	f000 8200 	beq.w	801e660 <tcp_receive+0x40c>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801e260:	7d23      	ldrb	r3, [r4, #20]
 801e262:	2b03      	cmp	r3, #3
 801e264:	f240 811e 	bls.w	801e4a4 <tcp_receive+0x250>

  if (flags & TCP_ACK) {
 801e268:	4bb4      	ldr	r3, [pc, #720]	; (801e53c <tcp_receive+0x2e8>)
 801e26a:	781b      	ldrb	r3, [r3, #0]
 801e26c:	06dd      	lsls	r5, r3, #27
 801e26e:	f100 8097 	bmi.w	801e3a0 <tcp_receive+0x14c>

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801e272:	4fb3      	ldr	r7, [pc, #716]	; (801e540 <tcp_receive+0x2ec>)
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801e274:	4eb3      	ldr	r6, [pc, #716]	; (801e544 <tcp_receive+0x2f0>)
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801e276:	8839      	ldrh	r1, [r7, #0]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801e278:	6833      	ldr	r3, [r6, #0]
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801e27a:	2900      	cmp	r1, #0
 801e27c:	d07f      	beq.n	801e37e <tcp_receive+0x12a>
 801e27e:	7d22      	ldrb	r2, [r4, #20]
 801e280:	2a06      	cmp	r2, #6
 801e282:	d87c      	bhi.n	801e37e <tcp_receive+0x12a>
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801e284:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801e286:	eba2 0803 	sub.w	r8, r2, r3
 801e28a:	f1b8 0f01 	cmp.w	r8, #1
 801e28e:	d405      	bmi.n	801e29c <tcp_receive+0x48>
 801e290:	1c50      	adds	r0, r2, #1
 801e292:	1ac0      	subs	r0, r0, r3
 801e294:	1a41      	subs	r1, r0, r1
 801e296:	2900      	cmp	r1, #0
 801e298:	f340 81f3 	ble.w	801e682 <tcp_receive+0x42e>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 801e29c:	1a99      	subs	r1, r3, r2
 801e29e:	2900      	cmp	r1, #0
 801e2a0:	f2c0 81ea 	blt.w	801e678 <tcp_receive+0x424>
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801e2a4:	f103 0c01 	add.w	ip, r3, #1
 801e2a8:	8d20      	ldrh	r0, [r4, #40]	; 0x28
 801e2aa:	ebac 0102 	sub.w	r1, ip, r2
 801e2ae:	1a09      	subs	r1, r1, r0
 801e2b0:	2900      	cmp	r1, #0
 801e2b2:	dc39      	bgt.n	801e328 <tcp_receive+0xd4>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 801e2b4:	429a      	cmp	r2, r3
 801e2b6:	f000 8470 	beq.w	801eb9a <tcp_receive+0x946>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801e2ba:	6f65      	ldr	r5, [r4, #116]	; 0x74
 801e2bc:	2d00      	cmp	r5, #0
 801e2be:	f000 8378 	beq.w	801e9b2 <tcp_receive+0x75e>
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
          for (next = pcb->ooseq; next != NULL; next = next->next) {
            if (seqno == next->tcphdr->seqno) {
 801e2c2:	68e8      	ldr	r0, [r5, #12]
          struct tcp_seg *next, *prev = NULL;
 801e2c4:	f04f 0800 	mov.w	r8, #0
                  break;
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801e2c8:	f103 3eff 	add.w	lr, r3, #4294967295
            if (seqno == next->tcphdr->seqno) {
 801e2cc:	6842      	ldr	r2, [r0, #4]
 801e2ce:	429a      	cmp	r2, r3
 801e2d0:	d019      	beq.n	801e306 <tcp_receive+0xb2>
              if (prev == NULL) {
 801e2d2:	f1b8 0f00 	cmp.w	r8, #0
 801e2d6:	f000 815b 	beq.w	801e590 <tcp_receive+0x33c>
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801e2da:	f8d8 100c 	ldr.w	r1, [r8, #12]
 801e2de:	6849      	ldr	r1, [r1, #4]
 801e2e0:	ebae 0101 	sub.w	r1, lr, r1
 801e2e4:	2900      	cmp	r1, #0
 801e2e6:	db04      	blt.n	801e2f2 <tcp_receive+0x9e>
 801e2e8:	ebac 0102 	sub.w	r1, ip, r2
 801e2ec:	2900      	cmp	r1, #0
 801e2ee:	f340 8369 	ble.w	801e9c4 <tcp_receive+0x770>
              prev = next;

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 801e2f2:	6829      	ldr	r1, [r5, #0]
 801e2f4:	46a8      	mov	r8, r5
 801e2f6:	2900      	cmp	r1, #0
 801e2f8:	f000 8159 	beq.w	801e5ae <tcp_receive+0x35a>
 801e2fc:	460d      	mov	r5, r1
            if (seqno == next->tcphdr->seqno) {
 801e2fe:	68e8      	ldr	r0, [r5, #12]
 801e300:	6842      	ldr	r2, [r0, #4]
 801e302:	429a      	cmp	r2, r3
 801e304:	d1e5      	bne.n	801e2d2 <tcp_receive+0x7e>
              if (inseg.len > next->len) {
 801e306:	4890      	ldr	r0, [pc, #576]	; (801e548 <tcp_receive+0x2f4>)
 801e308:	892b      	ldrh	r3, [r5, #8]
 801e30a:	8902      	ldrh	r2, [r0, #8]
 801e30c:	429a      	cmp	r2, r3
 801e30e:	d90b      	bls.n	801e328 <tcp_receive+0xd4>
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801e310:	f7fe fe70 	bl	801cff4 <tcp_seg_copy>
                if (cseg != NULL) {
 801e314:	b140      	cbz	r0, 801e328 <tcp_receive+0xd4>
                  if (prev != NULL) {
 801e316:	f1b8 0f00 	cmp.w	r8, #0
 801e31a:	f000 8414 	beq.w	801eb46 <tcp_receive+0x8f2>
                    prev->next = cseg;
 801e31e:	f8c8 0000 	str.w	r0, [r8]
                  tcp_oos_insert_segment(cseg, next);
 801e322:	4629      	mov	r1, r5
 801e324:	f7ff fea2 	bl	801e06c <tcp_oos_insert_segment>
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801e328:	4620      	mov	r0, r4
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      tcp_ack_now(pcb);
    }
  }
}
 801e32a:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        tcp_send_empty_ack(pcb);
 801e32e:	f002 ba47 	b.w	80207c0 <tcp_send_empty_ack>
      if (tcplen == 0) {
 801e332:	4f83      	ldr	r7, [pc, #524]	; (801e540 <tcp_receive+0x2ec>)
 801e334:	8839      	ldrh	r1, [r7, #0]
 801e336:	2900      	cmp	r1, #0
 801e338:	f040 8116 	bne.w	801e568 <tcp_receive+0x314>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801e33c:	44f4      	add	ip, lr
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801e33e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801e340:	f8b4 e060 	ldrh.w	lr, [r4, #96]	; 0x60
 801e344:	4470      	add	r0, lr
 801e346:	4560      	cmp	r0, ip
 801e348:	f040 810e 	bne.w	801e568 <tcp_receive+0x314>
          if (pcb->rtime >= 0) {
 801e34c:	8e20      	ldrh	r0, [r4, #48]	; 0x30
            if (pcb->lastack == ackno) {
 801e34e:	0400      	lsls	r0, r0, #16
 801e350:	f100 810a 	bmi.w	801e568 <tcp_receive+0x314>
 801e354:	4590      	cmp	r8, r2
 801e356:	f040 8107 	bne.w	801e568 <tcp_receive+0x314>
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801e35a:	f894 0043 	ldrb.w	r0, [r4, #67]	; 0x43
 801e35e:	28ff      	cmp	r0, #255	; 0xff
 801e360:	f000 8393 	beq.w	801ea8a <tcp_receive+0x836>
                ++pcb->dupacks;
 801e364:	3001      	adds	r0, #1
 801e366:	b2c0      	uxtb	r0, r0
              if (pcb->dupacks > 3) {
 801e368:	2803      	cmp	r0, #3
                ++pcb->dupacks;
 801e36a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
              if (pcb->dupacks > 3) {
 801e36e:	f200 838c 	bhi.w	801ea8a <tcp_receive+0x836>
              if (pcb->dupacks >= 3) {
 801e372:	f000 8396 	beq.w	801eaa2 <tcp_receive+0x84e>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801e376:	6b60      	ldr	r0, [r4, #52]	; 0x34
 801e378:	2800      	cmp	r0, #0
 801e37a:	f040 80b6 	bne.w	801e4ea <tcp_receive+0x296>
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801e37e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801e380:	1a99      	subs	r1, r3, r2
 801e382:	2900      	cmp	r1, #0
 801e384:	db06      	blt.n	801e394 <tcp_receive+0x140>
 801e386:	f1c2 0201 	rsb	r2, r2, #1
 801e38a:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 801e38c:	1a52      	subs	r2, r2, r1
 801e38e:	4413      	add	r3, r2
 801e390:	2b00      	cmp	r3, #0
 801e392:	dd03      	ble.n	801e39c <tcp_receive+0x148>
      tcp_ack_now(pcb);
 801e394:	8b63      	ldrh	r3, [r4, #26]
 801e396:	f043 0302 	orr.w	r3, r3, #2
 801e39a:	8363      	strh	r3, [r4, #26]
}
 801e39c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801e3a0:	4e68      	ldr	r6, [pc, #416]	; (801e544 <tcp_receive+0x2f0>)
 801e3a2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 801e3a4:	6833      	ldr	r3, [r6, #0]
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801e3a6:	f8b4 e060 	ldrh.w	lr, [r4, #96]	; 0x60
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801e3aa:	1ad1      	subs	r1, r2, r3
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801e3ac:	f8d4 c058 	ldr.w	ip, [r4, #88]	; 0x58
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801e3b0:	2900      	cmp	r1, #0
 801e3b2:	db7f      	blt.n	801e4b4 <tcp_receive+0x260>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801e3b4:	4d65      	ldr	r5, [pc, #404]	; (801e54c <tcp_receive+0x2f8>)
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801e3b6:	429a      	cmp	r2, r3
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801e3b8:	682a      	ldr	r2, [r5, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801e3ba:	f000 80d9 	beq.w	801e570 <tcp_receive+0x31c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801e3be:	4594      	cmp	ip, r2
 801e3c0:	f000 80df 	beq.w	801e582 <tcp_receive+0x32e>
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 801e3c4:	f8d4 8044 	ldr.w	r8, [r4, #68]	; 0x44
 801e3c8:	eba2 0108 	sub.w	r1, r2, r8
 801e3cc:	2900      	cmp	r1, #0
 801e3ce:	ddb0      	ble.n	801e332 <tcp_receive+0xde>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801e3d0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 801e3d2:	1ad3      	subs	r3, r2, r3
 801e3d4:	2b00      	cmp	r3, #0
 801e3d6:	dc7d      	bgt.n	801e4d4 <tcp_receive+0x280>
      if (pcb->flags & TF_INFR) {
 801e3d8:	8b63      	ldrh	r3, [r4, #26]
 801e3da:	0758      	lsls	r0, r3, #29
 801e3dc:	d509      	bpl.n	801e3f2 <tcp_receive+0x19e>
        tcp_clear_flags(pcb, TF_INFR);
 801e3de:	f023 0304 	bic.w	r3, r3, #4
 801e3e2:	8363      	strh	r3, [r4, #26]
        pcb->cwnd = pcb->ssthresh;
 801e3e4:	f8b4 304a 	ldrh.w	r3, [r4, #74]	; 0x4a
 801e3e8:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
        pcb->bytes_acked = 0;
 801e3ec:	2300      	movs	r3, #0
 801e3ee:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801e3f2:	f9b4 003c 	ldrsh.w	r0, [r4, #60]	; 0x3c
 801e3f6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      pcb->lastack = ackno;
 801e3f8:	6462      	str	r2, [r4, #68]	; 0x44
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801e3fa:	eb03 03e0 	add.w	r3, r3, r0, asr #3
      if (pcb->state >= ESTABLISHED) {
 801e3fe:	7d22      	ldrb	r2, [r4, #20]
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801e400:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
      if (pcb->state >= ESTABLISHED) {
 801e404:	2a03      	cmp	r2, #3
      pcb->nrtx = 0;
 801e406:	f04f 0300 	mov.w	r3, #0
 801e40a:	f8a4 3042 	strh.w	r3, [r4, #66]	; 0x42
      if (pcb->state >= ESTABLISHED) {
 801e40e:	d913      	bls.n	801e438 <tcp_receive+0x1e4>
        if (pcb->cwnd < pcb->ssthresh) {
 801e410:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 801e414:	b289      	uxth	r1, r1
        if (pcb->cwnd < pcb->ssthresh) {
 801e416:	f8b4 204a 	ldrh.w	r2, [r4, #74]	; 0x4a
 801e41a:	429a      	cmp	r2, r3
 801e41c:	f200 81c9 	bhi.w	801e7b2 <tcp_receive+0x55e>
          TCP_WND_INC(pcb->bytes_acked, acked);
 801e420:	f8b4 206a 	ldrh.w	r2, [r4, #106]	; 0x6a
 801e424:	4411      	add	r1, r2
 801e426:	b289      	uxth	r1, r1
 801e428:	428a      	cmp	r2, r1
 801e42a:	f200 82a9 	bhi.w	801e980 <tcp_receive+0x72c>
          if (pcb->bytes_acked >= pcb->cwnd) {
 801e42e:	428b      	cmp	r3, r1
 801e430:	f240 82a8 	bls.w	801e984 <tcp_receive+0x730>
 801e434:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 801e438:	4620      	mov	r0, r4
 801e43a:	e9d4 211b 	ldrd	r2, r1, [r4, #108]	; 0x6c
 801e43e:	f7ff fe99 	bl	801e174 <tcp_free_acked_segments.constprop.0>
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801e442:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 801e444:	4602      	mov	r2, r0
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 801e446:	6720      	str	r0, [r4, #112]	; 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801e448:	4620      	mov	r0, r4
 801e44a:	f7ff fe93 	bl	801e174 <tcp_free_acked_segments.constprop.0>
      if (pcb->unacked == NULL) {
 801e44e:	6f22      	ldr	r2, [r4, #112]	; 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801e450:	66e0      	str	r0, [r4, #108]	; 0x6c
      if (pcb->unacked == NULL) {
 801e452:	fab2 f382 	clz	r3, r2
 801e456:	095b      	lsrs	r3, r3, #5
 801e458:	425b      	negs	r3, r3
 801e45a:	8623      	strh	r3, [r4, #48]	; 0x30
      pcb->polltmr = 0;
 801e45c:	2300      	movs	r3, #0
 801e45e:	7723      	strb	r3, [r4, #28]
      if (pcb->unsent == NULL) {
 801e460:	2800      	cmp	r0, #0
 801e462:	f000 81a3 	beq.w	801e7ac <tcp_receive+0x558>
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 801e466:	4b3a      	ldr	r3, [pc, #232]	; (801e550 <tcp_receive+0x2fc>)
 801e468:	8819      	ldrh	r1, [r3, #0]
 801e46a:	f8b4 3064 	ldrh.w	r3, [r4, #100]	; 0x64
 801e46e:	440b      	add	r3, r1
 801e470:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
      if (pcb->flags & TF_RTO) {
 801e474:	8b63      	ldrh	r3, [r4, #26]
 801e476:	0519      	lsls	r1, r3, #20
 801e478:	f140 80fa 	bpl.w	801e670 <tcp_receive+0x41c>
        if (pcb->unacked == NULL) {
 801e47c:	2a00      	cmp	r2, #0
 801e47e:	f000 81af 	beq.w	801e7e0 <tcp_receive+0x58c>
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 801e482:	68d3      	ldr	r3, [r2, #12]
 801e484:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
 801e486:	6858      	ldr	r0, [r3, #4]
 801e488:	f7fb ffe2 	bl	801a450 <lwip_htonl>
 801e48c:	1a38      	subs	r0, r7, r0
 801e48e:	2800      	cmp	r0, #0
 801e490:	f300 80ee 	bgt.w	801e670 <tcp_receive+0x41c>
          tcp_clear_flags(pcb, TF_RTO);
 801e494:	8b63      	ldrh	r3, [r4, #26]
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801e496:	4f2a      	ldr	r7, [pc, #168]	; (801e540 <tcp_receive+0x2ec>)
          tcp_clear_flags(pcb, TF_RTO);
 801e498:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801e49c:	8839      	ldrh	r1, [r7, #0]
          tcp_clear_flags(pcb, TF_RTO);
 801e49e:	8363      	strh	r3, [r4, #26]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801e4a0:	6833      	ldr	r3, [r6, #0]
 801e4a2:	e01d      	b.n	801e4e0 <tcp_receive+0x28c>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801e4a4:	4b2b      	ldr	r3, [pc, #172]	; (801e554 <tcp_receive+0x300>)
 801e4a6:	f240 427c 	movw	r2, #1148	; 0x47c
 801e4aa:	492b      	ldr	r1, [pc, #172]	; (801e558 <tcp_receive+0x304>)
 801e4ac:	482b      	ldr	r0, [pc, #172]	; (801e55c <tcp_receive+0x308>)
 801e4ae:	f008 f8d1 	bl	8026654 <iprintf>
 801e4b2:	e6d9      	b.n	801e268 <tcp_receive+0x14>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801e4b4:	4a2a      	ldr	r2, [pc, #168]	; (801e560 <tcp_receive+0x30c>)
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801e4b6:	4d25      	ldr	r5, [pc, #148]	; (801e54c <tcp_receive+0x2f8>)
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801e4b8:	6812      	ldr	r2, [r2, #0]
 801e4ba:	89d1      	ldrh	r1, [r2, #14]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801e4bc:	682a      	ldr	r2, [r5, #0]
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 801e4be:	f8b4 0062 	ldrh.w	r0, [r4, #98]	; 0x62
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801e4c2:	f8a4 1060 	strh.w	r1, [r4, #96]	; 0x60
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 801e4c6:	4288      	cmp	r0, r1
      pcb->snd_wl2 = ackno;
 801e4c8:	e9c4 3215 	strd	r3, r2, [r4, #84]	; 0x54
        pcb->snd_wnd_max = pcb->snd_wnd;
 801e4cc:	bf38      	it	cc
 801e4ce:	f8a4 1062 	strhcc.w	r1, [r4, #98]	; 0x62
      pcb->snd_wl1 = seqno;
 801e4d2:	e777      	b.n	801e3c4 <tcp_receive+0x170>
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801e4d4:	4f1a      	ldr	r7, [pc, #104]	; (801e540 <tcp_receive+0x2ec>)
      tcp_send_empty_ack(pcb);
 801e4d6:	4620      	mov	r0, r4
 801e4d8:	f002 f972 	bl	80207c0 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801e4dc:	6833      	ldr	r3, [r6, #0]
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801e4de:	8839      	ldrh	r1, [r7, #0]
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801e4e0:	6b60      	ldr	r0, [r4, #52]	; 0x34
 801e4e2:	2800      	cmp	r0, #0
 801e4e4:	f43f aec9 	beq.w	801e27a <tcp_receive+0x26>
 801e4e8:	682a      	ldr	r2, [r5, #0]
 801e4ea:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 801e4ec:	1aaa      	subs	r2, r5, r2
 801e4ee:	2a00      	cmp	r2, #0
 801e4f0:	f6bf aec3 	bge.w	801e27a <tcp_receive+0x26>
      m = (s16_t)(m - (pcb->sa >> 3));
 801e4f4:	f9b4 503c 	ldrsh.w	r5, [r4, #60]	; 0x3c
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801e4f8:	b280      	uxth	r0, r0
 801e4fa:	4a1a      	ldr	r2, [pc, #104]	; (801e564 <tcp_receive+0x310>)
      m = (s16_t)(m - (pcb->sa >> 3));
 801e4fc:	f3c5 0ccf 	ubfx	ip, r5, #3, #16
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801e500:	f8b2 e000 	ldrh.w	lr, [r2]
      m = (s16_t)(m - (pcb->sa >> 3));
 801e504:	ebae 020c 	sub.w	r2, lr, ip
 801e508:	1a12      	subs	r2, r2, r0
 801e50a:	b292      	uxth	r2, r2
      pcb->sa = (s16_t)(pcb->sa + m);
 801e50c:	4415      	add	r5, r2
      if (m < 0) {
 801e50e:	f412 4f00 	tst.w	r2, #32768	; 0x8000
      pcb->sa = (s16_t)(pcb->sa + m);
 801e512:	b22d      	sxth	r5, r5
 801e514:	87a5      	strh	r5, [r4, #60]	; 0x3c
      if (m < 0) {
 801e516:	d003      	beq.n	801e520 <tcp_receive+0x2cc>
        m = (s16_t) - m;
 801e518:	ebac 0c0e 	sub.w	ip, ip, lr
 801e51c:	4460      	add	r0, ip
 801e51e:	b282      	uxth	r2, r0
      m = (s16_t)(m - (pcb->sv >> 2));
 801e520:	f9b4 003e 	ldrsh.w	r0, [r4, #62]	; 0x3e
      pcb->sv = (s16_t)(pcb->sv + m);
 801e524:	eba0 00a0 	sub.w	r0, r0, r0, asr #2
 801e528:	4410      	add	r0, r2
      pcb->rttest = 0;
 801e52a:	2200      	movs	r2, #0
      pcb->sv = (s16_t)(pcb->sv + m);
 801e52c:	b280      	uxth	r0, r0
      pcb->rttest = 0;
 801e52e:	6362      	str	r2, [r4, #52]	; 0x34
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801e530:	eb00 05e5 	add.w	r5, r0, r5, asr #3
      pcb->sv = (s16_t)(pcb->sv + m);
 801e534:	87e0      	strh	r0, [r4, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801e536:	f8a4 5040 	strh.w	r5, [r4, #64]	; 0x40
      pcb->rttest = 0;
 801e53a:	e69e      	b.n	801e27a <tcp_receive+0x26>
 801e53c:	2002e4b4 	.word	0x2002e4b4
 801e540:	2002e4ee 	.word	0x2002e4ee
 801e544:	2002e4d4 	.word	0x2002e4d4
 801e548:	2002e4b8 	.word	0x2002e4b8
 801e54c:	2002e4b0 	.word	0x2002e4b0
 801e550:	2002e4c8 	.word	0x2002e4c8
 801e554:	08045cc8 	.word	0x08045cc8
 801e558:	08045db0 	.word	0x08045db0
 801e55c:	0802b34c 	.word	0x0802b34c
 801e560:	2002e4e0 	.word	0x2002e4e0
 801e564:	2002e4a4 	.word	0x2002e4a4
        pcb->dupacks = 0;
 801e568:	2200      	movs	r2, #0
 801e56a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801e56e:	e7b7      	b.n	801e4e0 <tcp_receive+0x28c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801e570:	ebac 0102 	sub.w	r1, ip, r2
 801e574:	2900      	cmp	r1, #0
 801e576:	f6bf af22 	bge.w	801e3be <tcp_receive+0x16a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801e57a:	49ac      	ldr	r1, [pc, #688]	; (801e82c <tcp_receive+0x5d8>)
 801e57c:	6809      	ldr	r1, [r1, #0]
 801e57e:	89c9      	ldrh	r1, [r1, #14]
 801e580:	e79d      	b.n	801e4be <tcp_receive+0x26a>
 801e582:	49aa      	ldr	r1, [pc, #680]	; (801e82c <tcp_receive+0x5d8>)
 801e584:	6809      	ldr	r1, [r1, #0]
 801e586:	89c9      	ldrh	r1, [r1, #14]
 801e588:	458e      	cmp	lr, r1
 801e58a:	f4bf af1b 	bcs.w	801e3c4 <tcp_receive+0x170>
 801e58e:	e796      	b.n	801e4be <tcp_receive+0x26a>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 801e590:	1a99      	subs	r1, r3, r2
 801e592:	2900      	cmp	r1, #0
 801e594:	f6bf aead 	bge.w	801e2f2 <tcp_receive+0x9e>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801e598:	48a5      	ldr	r0, [pc, #660]	; (801e830 <tcp_receive+0x5dc>)
 801e59a:	f7fe fd2b 	bl	801cff4 <tcp_seg_copy>
                  if (cseg != NULL) {
 801e59e:	2800      	cmp	r0, #0
 801e5a0:	f43f aec2 	beq.w	801e328 <tcp_receive+0xd4>
                    tcp_oos_insert_segment(cseg, next);
 801e5a4:	4629      	mov	r1, r5
                    pcb->ooseq = cseg;
 801e5a6:	6760      	str	r0, [r4, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 801e5a8:	f7ff fd60 	bl	801e06c <tcp_oos_insert_segment>
 801e5ac:	e6bc      	b.n	801e328 <tcp_receive+0xd4>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801e5ae:	1a9b      	subs	r3, r3, r2
              if (next->next == NULL &&
 801e5b0:	2b00      	cmp	r3, #0
 801e5b2:	f77f aeb9 	ble.w	801e328 <tcp_receive+0xd4>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801e5b6:	8980      	ldrh	r0, [r0, #12]
 801e5b8:	f7fb ff46 	bl	801a448 <lwip_htons>
 801e5bc:	07c1      	lsls	r1, r0, #31
 801e5be:	f53f aeb3 	bmi.w	801e328 <tcp_receive+0xd4>
                next->next = tcp_seg_copy(&inseg);
 801e5c2:	489b      	ldr	r0, [pc, #620]	; (801e830 <tcp_receive+0x5dc>)
 801e5c4:	f7fe fd16 	bl	801cff4 <tcp_seg_copy>
 801e5c8:	6028      	str	r0, [r5, #0]
                if (next->next != NULL) {
 801e5ca:	2800      	cmp	r0, #0
 801e5cc:	f43f aeac 	beq.w	801e328 <tcp_receive+0xd4>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801e5d0:	68eb      	ldr	r3, [r5, #12]
 801e5d2:	892a      	ldrh	r2, [r5, #8]
 801e5d4:	6859      	ldr	r1, [r3, #4]
 801e5d6:	6833      	ldr	r3, [r6, #0]
 801e5d8:	440a      	add	r2, r1
 801e5da:	1ad2      	subs	r2, r2, r3
 801e5dc:	2a00      	cmp	r2, #0
 801e5de:	dd05      	ble.n	801e5ec <tcp_receive+0x398>
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 801e5e0:	1a5b      	subs	r3, r3, r1
                    pbuf_realloc(next->p, next->len);
 801e5e2:	6868      	ldr	r0, [r5, #4]
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 801e5e4:	b299      	uxth	r1, r3
 801e5e6:	8129      	strh	r1, [r5, #8]
                    pbuf_realloc(next->p, next->len);
 801e5e8:	f7fd fe52 	bl	801c290 <pbuf_realloc>
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801e5ec:	6832      	ldr	r2, [r6, #0]
 801e5ee:	883b      	ldrh	r3, [r7, #0]
 801e5f0:	4413      	add	r3, r2
 801e5f2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801e5f4:	1a9b      	subs	r3, r3, r2
 801e5f6:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 801e5f8:	1a9b      	subs	r3, r3, r2
 801e5fa:	2b00      	cmp	r3, #0
 801e5fc:	f77f ae94 	ble.w	801e328 <tcp_receive+0xd4>
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801e600:	682b      	ldr	r3, [r5, #0]
 801e602:	68db      	ldr	r3, [r3, #12]
 801e604:	8998      	ldrh	r0, [r3, #12]
 801e606:	f7fb ff1f 	bl	801a448 <lwip_htons>
 801e60a:	07c2      	lsls	r2, r0, #31
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801e60c:	682b      	ldr	r3, [r5, #0]
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801e60e:	f100 82b1 	bmi.w	801eb74 <tcp_receive+0x920>
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801e612:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 801e614:	6832      	ldr	r2, [r6, #0]
                    pbuf_realloc(next->next->p, next->next->len);
 801e616:	6858      	ldr	r0, [r3, #4]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801e618:	1a89      	subs	r1, r1, r2
 801e61a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801e61c:	4411      	add	r1, r2
 801e61e:	b289      	uxth	r1, r1
 801e620:	8119      	strh	r1, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 801e622:	f7fd fe35 	bl	801c290 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801e626:	682b      	ldr	r3, [r5, #0]
 801e628:	891d      	ldrh	r5, [r3, #8]
 801e62a:	68db      	ldr	r3, [r3, #12]
 801e62c:	8998      	ldrh	r0, [r3, #12]
 801e62e:	f7fb ff0b 	bl	801a448 <lwip_htons>
 801e632:	f010 0303 	ands.w	r3, r0, #3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801e636:	6831      	ldr	r1, [r6, #0]
                    tcplen = TCP_TCPLEN(next->next);
 801e638:	bf18      	it	ne
 801e63a:	2301      	movne	r3, #1
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801e63c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
                    tcplen = TCP_TCPLEN(next->next);
 801e63e:	442b      	add	r3, r5
 801e640:	b29b      	uxth	r3, r3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801e642:	4419      	add	r1, r3
                    tcplen = TCP_TCPLEN(next->next);
 801e644:	803b      	strh	r3, [r7, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801e646:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801e648:	4413      	add	r3, r2
 801e64a:	4299      	cmp	r1, r3
 801e64c:	f43f ae6c 	beq.w	801e328 <tcp_receive+0xd4>
 801e650:	4b78      	ldr	r3, [pc, #480]	; (801e834 <tcp_receive+0x5e0>)
 801e652:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 801e656:	4978      	ldr	r1, [pc, #480]	; (801e838 <tcp_receive+0x5e4>)
 801e658:	4878      	ldr	r0, [pc, #480]	; (801e83c <tcp_receive+0x5e8>)
 801e65a:	f007 fffb 	bl	8026654 <iprintf>
 801e65e:	e663      	b.n	801e328 <tcp_receive+0xd4>
  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 801e660:	4b74      	ldr	r3, [pc, #464]	; (801e834 <tcp_receive+0x5e0>)
 801e662:	f240 427b 	movw	r2, #1147	; 0x47b
 801e666:	4976      	ldr	r1, [pc, #472]	; (801e840 <tcp_receive+0x5ec>)
 801e668:	4874      	ldr	r0, [pc, #464]	; (801e83c <tcp_receive+0x5e8>)
 801e66a:	f007 fff3 	bl	8026654 <iprintf>
 801e66e:	e5f7      	b.n	801e260 <tcp_receive+0xc>
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801e670:	4f74      	ldr	r7, [pc, #464]	; (801e844 <tcp_receive+0x5f0>)
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801e672:	6833      	ldr	r3, [r6, #0]
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801e674:	8839      	ldrh	r1, [r7, #0]
 801e676:	e733      	b.n	801e4e0 <tcp_receive+0x28c>
        tcp_ack_now(pcb);
 801e678:	8b63      	ldrh	r3, [r4, #26]
 801e67a:	f043 0302 	orr.w	r3, r3, #2
 801e67e:	8363      	strh	r3, [r4, #26]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801e680:	e652      	b.n	801e328 <tcp_receive+0xd4>
      struct pbuf *p = inseg.p;
 801e682:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 801e830 <tcp_receive+0x5dc>
 801e686:	f8d9 5004 	ldr.w	r5, [r9, #4]
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801e68a:	2d00      	cmp	r5, #0
 801e68c:	f000 8170 	beq.w	801e970 <tcp_receive+0x71c>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 801e690:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 801e694:	4598      	cmp	r8, r3
 801e696:	f200 80c0 	bhi.w	801e81a <tcp_receive+0x5c6>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801e69a:	f8d9 3004 	ldr.w	r3, [r9, #4]
      off = (u16_t)off32;
 801e69e:	fa1f f888 	uxth.w	r8, r8
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801e6a2:	891a      	ldrh	r2, [r3, #8]
 801e6a4:	4542      	cmp	r2, r8
 801e6a6:	f0c0 80ad 	bcc.w	801e804 <tcp_receive+0x5b0>
      inseg.len -= off;
 801e6aa:	f8b9 3008 	ldrh.w	r3, [r9, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801e6ae:	eba2 0208 	sub.w	r2, r2, r8
      inseg.len -= off;
 801e6b2:	eba3 0308 	sub.w	r3, r3, r8
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801e6b6:	b292      	uxth	r2, r2
      inseg.len -= off;
 801e6b8:	f8a9 3008 	strh.w	r3, [r9, #8]
      while (p->len < off) {
 801e6bc:	896b      	ldrh	r3, [r5, #10]
 801e6be:	4543      	cmp	r3, r8
 801e6c0:	d20a      	bcs.n	801e6d8 <tcp_receive+0x484>
        p->len = 0;
 801e6c2:	2100      	movs	r1, #0
        off -= p->len;
 801e6c4:	eba8 0303 	sub.w	r3, r8, r3
        p->len = 0;
 801e6c8:	8169      	strh	r1, [r5, #10]
        p->tot_len = new_tot_len;
 801e6ca:	812a      	strh	r2, [r5, #8]
        p = p->next;
 801e6cc:	682d      	ldr	r5, [r5, #0]
        off -= p->len;
 801e6ce:	fa1f f883 	uxth.w	r8, r3
      while (p->len < off) {
 801e6d2:	896b      	ldrh	r3, [r5, #10]
 801e6d4:	4543      	cmp	r3, r8
 801e6d6:	d3f5      	bcc.n	801e6c4 <tcp_receive+0x470>
      pbuf_remove_header(p, off);
 801e6d8:	4641      	mov	r1, r8
 801e6da:	4628      	mov	r0, r5
 801e6dc:	f7fd fe64 	bl	801c3a8 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 801e6e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801e6e2:	f8d9 200c 	ldr.w	r2, [r9, #12]
 801e6e6:	6033      	str	r3, [r6, #0]
 801e6e8:	6053      	str	r3, [r2, #4]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801e6ea:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 801e6ec:	2b00      	cmp	r3, #0
 801e6ee:	f43f ae1b 	beq.w	801e328 <tcp_receive+0xd4>
        tcplen = TCP_TCPLEN(&inseg);
 801e6f2:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801e6f6:	f8b9 5008 	ldrh.w	r5, [r9, #8]
 801e6fa:	8998      	ldrh	r0, [r3, #12]
 801e6fc:	f7fb fea4 	bl	801a448 <lwip_htons>
 801e700:	f010 0303 	ands.w	r3, r0, #3
        if (tcplen > pcb->rcv_wnd) {
 801e704:	8d22      	ldrh	r2, [r4, #40]	; 0x28
        tcplen = TCP_TCPLEN(&inseg);
 801e706:	bf18      	it	ne
 801e708:	2301      	movne	r3, #1
 801e70a:	442b      	add	r3, r5
 801e70c:	b29b      	uxth	r3, r3
        if (tcplen > pcb->rcv_wnd) {
 801e70e:	429a      	cmp	r2, r3
        tcplen = TCP_TCPLEN(&inseg);
 801e710:	803b      	strh	r3, [r7, #0]
        if (tcplen > pcb->rcv_wnd) {
 801e712:	f0c0 8181 	bcc.w	801ea18 <tcp_receive+0x7c4>
        if (pcb->ooseq != NULL) {
 801e716:	6f63      	ldr	r3, [r4, #116]	; 0x74
 801e718:	2b00      	cmp	r3, #0
 801e71a:	f000 80a0 	beq.w	801e85e <tcp_receive+0x60a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801e71e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801e722:	8998      	ldrh	r0, [r3, #12]
 801e724:	f7fb fe90 	bl	801a448 <lwip_htons>
 801e728:	07c2      	lsls	r2, r0, #31
 801e72a:	f100 8095 	bmi.w	801e858 <tcp_receive+0x604>
            struct tcp_seg *next = pcb->ooseq;
 801e72e:	6f65      	ldr	r5, [r4, #116]	; 0x74
            while (next &&
 801e730:	b955      	cbnz	r5, 801e748 <tcp_receive+0x4f4>
 801e732:	e1f4      	b.n	801eb1e <tcp_receive+0x8ca>
              next = next->next;
 801e734:	f8d5 8000 	ldr.w	r8, [r5]
              tcp_seg_free(tmp);
 801e738:	4628      	mov	r0, r5
 801e73a:	f7fe fc3d 	bl	801cfb8 <tcp_seg_free>
            while (next &&
 801e73e:	4645      	mov	r5, r8
 801e740:	f1b8 0f00 	cmp.w	r8, #0
 801e744:	f000 81eb 	beq.w	801eb1e <tcp_receive+0x8ca>
                   TCP_SEQ_GEQ(seqno + tcplen,
 801e748:	68e8      	ldr	r0, [r5, #12]
 801e74a:	883a      	ldrh	r2, [r7, #0]
 801e74c:	f8d6 e000 	ldr.w	lr, [r6]
 801e750:	892b      	ldrh	r3, [r5, #8]
 801e752:	f8d0 c004 	ldr.w	ip, [r0, #4]
 801e756:	eb02 010e 	add.w	r1, r2, lr
 801e75a:	4463      	add	r3, ip
 801e75c:	1acb      	subs	r3, r1, r3
            while (next &&
 801e75e:	2b00      	cmp	r3, #0
 801e760:	f2c0 81a5 	blt.w	801eaae <tcp_receive+0x85a>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801e764:	8980      	ldrh	r0, [r0, #12]
 801e766:	f7fb fe6f 	bl	801a448 <lwip_htons>
 801e76a:	07c3      	lsls	r3, r0, #31
 801e76c:	d5e2      	bpl.n	801e734 <tcp_receive+0x4e0>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 801e76e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801e772:	8998      	ldrh	r0, [r3, #12]
 801e774:	f7fb fe68 	bl	801a448 <lwip_htons>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801e778:	0780      	lsls	r0, r0, #30
 801e77a:	d4db      	bmi.n	801e734 <tcp_receive+0x4e0>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801e77c:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801e780:	2001      	movs	r0, #1
 801e782:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 801e786:	f7fb fe5f 	bl	801a448 <lwip_htons>
 801e78a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801e78e:	ea48 0000 	orr.w	r0, r8, r0
                tcplen = TCP_TCPLEN(&inseg);
 801e792:	f8b9 8008 	ldrh.w	r8, [r9, #8]
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801e796:	8198      	strh	r0, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801e798:	b280      	uxth	r0, r0
 801e79a:	f7fb fe55 	bl	801a448 <lwip_htons>
 801e79e:	f010 0003 	ands.w	r0, r0, #3
 801e7a2:	bf18      	it	ne
 801e7a4:	2001      	movne	r0, #1
 801e7a6:	4440      	add	r0, r8
 801e7a8:	8038      	strh	r0, [r7, #0]
 801e7aa:	e7c3      	b.n	801e734 <tcp_receive+0x4e0>
        pcb->unsent_oversize = 0;
 801e7ac:	f8a4 0068 	strh.w	r0, [r4, #104]	; 0x68
 801e7b0:	e659      	b.n	801e466 <tcp_receive+0x212>
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801e7b2:	8b62      	ldrh	r2, [r4, #26]
 801e7b4:	f412 6f00 	tst.w	r2, #2048	; 0x800
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801e7b8:	8e62      	ldrh	r2, [r4, #50]	; 0x32
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801e7ba:	bf14      	ite	ne
 801e7bc:	2001      	movne	r0, #1
 801e7be:	2002      	moveq	r0, #2
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801e7c0:	fb12 f200 	smulbb	r2, r2, r0
 801e7c4:	b292      	uxth	r2, r2
          TCP_WND_INC(pcb->cwnd, increase);
 801e7c6:	428a      	cmp	r2, r1
 801e7c8:	bf94      	ite	ls
 801e7ca:	1898      	addls	r0, r3, r2
 801e7cc:	1858      	addhi	r0, r3, r1
 801e7ce:	b282      	uxth	r2, r0
 801e7d0:	4293      	cmp	r3, r2
 801e7d2:	f240 80e0 	bls.w	801e996 <tcp_receive+0x742>
 801e7d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801e7da:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
 801e7de:	e62b      	b.n	801e438 <tcp_receive+0x1e4>
          if ((pcb->unsent == NULL) ||
 801e7e0:	b148      	cbz	r0, 801e7f6 <tcp_receive+0x5a2>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 801e7e2:	68c3      	ldr	r3, [r0, #12]
 801e7e4:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
 801e7e6:	6858      	ldr	r0, [r3, #4]
 801e7e8:	f7fb fe32 	bl	801a450 <lwip_htonl>
 801e7ec:	1a38      	subs	r0, r7, r0
          if ((pcb->unsent == NULL) ||
 801e7ee:	2800      	cmp	r0, #0
 801e7f0:	f73f af3e 	bgt.w	801e670 <tcp_receive+0x41c>
            tcp_clear_flags(pcb, TF_RTO);
 801e7f4:	8b63      	ldrh	r3, [r4, #26]
 801e7f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801e7fa:	4f12      	ldr	r7, [pc, #72]	; (801e844 <tcp_receive+0x5f0>)
            tcp_clear_flags(pcb, TF_RTO);
 801e7fc:	8363      	strh	r3, [r4, #26]
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801e7fe:	8839      	ldrh	r1, [r7, #0]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801e800:	6833      	ldr	r3, [r6, #0]
 801e802:	e66d      	b.n	801e4e0 <tcp_receive+0x28c>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801e804:	4b0b      	ldr	r3, [pc, #44]	; (801e834 <tcp_receive+0x5e0>)
 801e806:	f240 5297 	movw	r2, #1431	; 0x597
 801e80a:	490f      	ldr	r1, [pc, #60]	; (801e848 <tcp_receive+0x5f4>)
 801e80c:	480b      	ldr	r0, [pc, #44]	; (801e83c <tcp_receive+0x5e8>)
 801e80e:	f007 ff21 	bl	8026654 <iprintf>
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801e812:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801e816:	891a      	ldrh	r2, [r3, #8]
 801e818:	e747      	b.n	801e6aa <tcp_receive+0x456>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 801e81a:	4b06      	ldr	r3, [pc, #24]	; (801e834 <tcp_receive+0x5e0>)
 801e81c:	f240 5295 	movw	r2, #1429	; 0x595
 801e820:	490a      	ldr	r1, [pc, #40]	; (801e84c <tcp_receive+0x5f8>)
 801e822:	4806      	ldr	r0, [pc, #24]	; (801e83c <tcp_receive+0x5e8>)
 801e824:	f007 ff16 	bl	8026654 <iprintf>
 801e828:	e737      	b.n	801e69a <tcp_receive+0x446>
 801e82a:	bf00      	nop
 801e82c:	2002e4e0 	.word	0x2002e4e0
 801e830:	2002e4b8 	.word	0x2002e4b8
 801e834:	08045cc8 	.word	0x08045cc8
 801e838:	08045dfc 	.word	0x08045dfc
 801e83c:	0802b34c 	.word	0x0802b34c
 801e840:	08045d94 	.word	0x08045d94
 801e844:	2002e4ee 	.word	0x2002e4ee
 801e848:	08045dec 	.word	0x08045dec
 801e84c:	08045ddc 	.word	0x08045ddc
              pcb->ooseq = pcb->ooseq->next;
 801e850:	6803      	ldr	r3, [r0, #0]
 801e852:	6763      	str	r3, [r4, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 801e854:	f7fe fbb0 	bl	801cfb8 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 801e858:	6f60      	ldr	r0, [r4, #116]	; 0x74
 801e85a:	2800      	cmp	r0, #0
 801e85c:	d1f8      	bne.n	801e850 <tcp_receive+0x5fc>
        pcb->rcv_nxt = seqno + tcplen;
 801e85e:	883a      	ldrh	r2, [r7, #0]
 801e860:	6831      	ldr	r1, [r6, #0]
 801e862:	4411      	add	r1, r2
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801e864:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        pcb->rcv_nxt = seqno + tcplen;
 801e866:	6261      	str	r1, [r4, #36]	; 0x24
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801e868:	4293      	cmp	r3, r2
 801e86a:	f0c0 80cb 	bcc.w	801ea04 <tcp_receive+0x7b0>
        pcb->rcv_wnd -= tcplen;
 801e86e:	1a9b      	subs	r3, r3, r2
        tcp_update_rcv_ann_wnd(pcb);
 801e870:	4620      	mov	r0, r4
        pcb->rcv_wnd -= tcplen;
 801e872:	8523      	strh	r3, [r4, #40]	; 0x28
        tcp_update_rcv_ann_wnd(pcb);
 801e874:	f7fe fa68 	bl	801cd48 <tcp_update_rcv_ann_wnd>
        if (inseg.p->tot_len > 0) {
 801e878:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801e87c:	891a      	ldrh	r2, [r3, #8]
 801e87e:	b122      	cbz	r2, 801e88a <tcp_receive+0x636>
          recv_data = inseg.p;
 801e880:	4ab2      	ldr	r2, [pc, #712]	; (801eb4c <tcp_receive+0x8f8>)
 801e882:	6013      	str	r3, [r2, #0]
          inseg.p = NULL;
 801e884:	2300      	movs	r3, #0
 801e886:	f8c9 3004 	str.w	r3, [r9, #4]
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801e88a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801e88e:	8998      	ldrh	r0, [r3, #12]
 801e890:	f7fb fdda 	bl	801a448 <lwip_htons>
 801e894:	07c2      	lsls	r2, r0, #31
 801e896:	d504      	bpl.n	801e8a2 <tcp_receive+0x64e>
          recv_flags |= TF_GOT_FIN;
 801e898:	4aad      	ldr	r2, [pc, #692]	; (801eb50 <tcp_receive+0x8fc>)
 801e89a:	7813      	ldrb	r3, [r2, #0]
 801e89c:	f043 0320 	orr.w	r3, r3, #32
 801e8a0:	7013      	strb	r3, [r2, #0]
        while (pcb->ooseq != NULL &&
 801e8a2:	6f65      	ldr	r5, [r4, #116]	; 0x74
 801e8a4:	2d00      	cmp	r5, #0
 801e8a6:	d07b      	beq.n	801e9a0 <tcp_receive+0x74c>
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801e8a8:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 801eb58 <tcp_receive+0x904>
 801e8ac:	f8df 82c0 	ldr.w	r8, [pc, #704]	; 801eb70 <tcp_receive+0x91c>
 801e8b0:	4fa8      	ldr	r7, [pc, #672]	; (801eb54 <tcp_receive+0x900>)
 801e8b2:	e033      	b.n	801e91c <tcp_receive+0x6c8>
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801e8b4:	68eb      	ldr	r3, [r5, #12]
 801e8b6:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 801e8ba:	8998      	ldrh	r0, [r3, #12]
 801e8bc:	f7fb fdc4 	bl	801a448 <lwip_htons>
 801e8c0:	f010 0003 	ands.w	r0, r0, #3
 801e8c4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 801e8c6:	bf18      	it	ne
 801e8c8:	2001      	movne	r0, #1
 801e8ca:	4450      	add	r0, sl
 801e8cc:	1a18      	subs	r0, r3, r0
 801e8ce:	8520      	strh	r0, [r4, #40]	; 0x28
          tcp_update_rcv_ann_wnd(pcb);
 801e8d0:	4620      	mov	r0, r4
 801e8d2:	f7fe fa39 	bl	801cd48 <tcp_update_rcv_ann_wnd>
          if (cseg->p->tot_len > 0) {
 801e8d6:	6869      	ldr	r1, [r5, #4]
 801e8d8:	890b      	ldrh	r3, [r1, #8]
 801e8da:	b13b      	cbz	r3, 801e8ec <tcp_receive+0x698>
            if (recv_data) {
 801e8dc:	4b9b      	ldr	r3, [pc, #620]	; (801eb4c <tcp_receive+0x8f8>)
 801e8de:	6818      	ldr	r0, [r3, #0]
 801e8e0:	2800      	cmp	r0, #0
 801e8e2:	d05b      	beq.n	801e99c <tcp_receive+0x748>
              pbuf_cat(recv_data, cseg->p);
 801e8e4:	f7fd fe1e 	bl	801c524 <pbuf_cat>
            cseg->p = NULL;
 801e8e8:	2300      	movs	r3, #0
 801e8ea:	606b      	str	r3, [r5, #4]
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801e8ec:	68eb      	ldr	r3, [r5, #12]
 801e8ee:	8998      	ldrh	r0, [r3, #12]
 801e8f0:	f7fb fdaa 	bl	801a448 <lwip_htons>
 801e8f4:	07c3      	lsls	r3, r0, #31
 801e8f6:	d509      	bpl.n	801e90c <tcp_receive+0x6b8>
            recv_flags |= TF_GOT_FIN;
 801e8f8:	4a95      	ldr	r2, [pc, #596]	; (801eb50 <tcp_receive+0x8fc>)
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801e8fa:	7d21      	ldrb	r1, [r4, #20]
            recv_flags |= TF_GOT_FIN;
 801e8fc:	7813      	ldrb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801e8fe:	2904      	cmp	r1, #4
            recv_flags |= TF_GOT_FIN;
 801e900:	f043 0320 	orr.w	r3, r3, #32
 801e904:	7013      	strb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801e906:	d101      	bne.n	801e90c <tcp_receive+0x6b8>
              pcb->state = CLOSE_WAIT;
 801e908:	2307      	movs	r3, #7
 801e90a:	7523      	strb	r3, [r4, #20]
          pcb->ooseq = cseg->next;
 801e90c:	682b      	ldr	r3, [r5, #0]
          tcp_seg_free(cseg);
 801e90e:	4628      	mov	r0, r5
          pcb->ooseq = cseg->next;
 801e910:	6763      	str	r3, [r4, #116]	; 0x74
          tcp_seg_free(cseg);
 801e912:	f7fe fb51 	bl	801cfb8 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801e916:	6f65      	ldr	r5, [r4, #116]	; 0x74
 801e918:	2d00      	cmp	r5, #0
 801e91a:	d041      	beq.n	801e9a0 <tcp_receive+0x74c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801e91c:	68ea      	ldr	r2, [r5, #12]
        while (pcb->ooseq != NULL &&
 801e91e:	6a61      	ldr	r1, [r4, #36]	; 0x24
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801e920:	6853      	ldr	r3, [r2, #4]
        while (pcb->ooseq != NULL &&
 801e922:	428b      	cmp	r3, r1
 801e924:	d13c      	bne.n	801e9a0 <tcp_receive+0x74c>
          seqno = pcb->ooseq->tcphdr->seqno;
 801e926:	6033      	str	r3, [r6, #0]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801e928:	8990      	ldrh	r0, [r2, #12]
 801e92a:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 801e92e:	f7fb fd8b 	bl	801a448 <lwip_htons>
 801e932:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801e934:	f010 0003 	ands.w	r0, r0, #3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801e938:	f8b5 b008 	ldrh.w	fp, [r5, #8]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801e93c:	bf18      	it	ne
 801e93e:	2001      	movne	r0, #1
 801e940:	449a      	add	sl, r3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801e942:	68eb      	ldr	r3, [r5, #12]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801e944:	4450      	add	r0, sl
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801e946:	f8b4 a028 	ldrh.w	sl, [r4, #40]	; 0x28
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801e94a:	6260      	str	r0, [r4, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801e94c:	8998      	ldrh	r0, [r3, #12]
 801e94e:	f7fb fd7b 	bl	801a448 <lwip_htons>
 801e952:	f010 0003 	ands.w	r0, r0, #3
 801e956:	bf18      	it	ne
 801e958:	2001      	movne	r0, #1
 801e95a:	4458      	add	r0, fp
 801e95c:	4582      	cmp	sl, r0
 801e95e:	d2a9      	bcs.n	801e8b4 <tcp_receive+0x660>
 801e960:	464b      	mov	r3, r9
 801e962:	f240 622b 	movw	r2, #1579	; 0x62b
 801e966:	4641      	mov	r1, r8
 801e968:	4638      	mov	r0, r7
 801e96a:	f007 fe73 	bl	8026654 <iprintf>
 801e96e:	e7a1      	b.n	801e8b4 <tcp_receive+0x660>
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801e970:	4b79      	ldr	r3, [pc, #484]	; (801eb58 <tcp_receive+0x904>)
 801e972:	f240 5294 	movw	r2, #1428	; 0x594
 801e976:	4979      	ldr	r1, [pc, #484]	; (801eb5c <tcp_receive+0x908>)
 801e978:	4876      	ldr	r0, [pc, #472]	; (801eb54 <tcp_receive+0x900>)
 801e97a:	f007 fe6b 	bl	8026654 <iprintf>
 801e97e:	e687      	b.n	801e690 <tcp_receive+0x43c>
          TCP_WND_INC(pcb->bytes_acked, acked);
 801e980:	f64f 71ff 	movw	r1, #65535	; 0xffff
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801e984:	8e62      	ldrh	r2, [r4, #50]	; 0x32
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801e986:	1ac9      	subs	r1, r1, r3
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801e988:	441a      	add	r2, r3
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801e98a:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801e98e:	b292      	uxth	r2, r2
 801e990:	4293      	cmp	r3, r2
 801e992:	f63f af20 	bhi.w	801e7d6 <tcp_receive+0x582>
 801e996:	f8a4 2048 	strh.w	r2, [r4, #72]	; 0x48
 801e99a:	e54d      	b.n	801e438 <tcp_receive+0x1e4>
              recv_data = cseg->p;
 801e99c:	6019      	str	r1, [r3, #0]
 801e99e:	e7a3      	b.n	801e8e8 <tcp_receive+0x694>
        tcp_ack(pcb);
 801e9a0:	8b63      	ldrh	r3, [r4, #26]
 801e9a2:	07d8      	lsls	r0, r3, #31
 801e9a4:	d50a      	bpl.n	801e9bc <tcp_receive+0x768>
 801e9a6:	f023 0301 	bic.w	r3, r3, #1
 801e9aa:	f043 0302 	orr.w	r3, r3, #2
 801e9ae:	8363      	strh	r3, [r4, #26]
 801e9b0:	e4f4      	b.n	801e39c <tcp_receive+0x148>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801e9b2:	486b      	ldr	r0, [pc, #428]	; (801eb60 <tcp_receive+0x90c>)
 801e9b4:	f7fe fb1e 	bl	801cff4 <tcp_seg_copy>
 801e9b8:	6760      	str	r0, [r4, #116]	; 0x74
 801e9ba:	e4b5      	b.n	801e328 <tcp_receive+0xd4>
        tcp_ack(pcb);
 801e9bc:	f043 0301 	orr.w	r3, r3, #1
 801e9c0:	8363      	strh	r3, [r4, #26]
 801e9c2:	e4eb      	b.n	801e39c <tcp_receive+0x148>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801e9c4:	4866      	ldr	r0, [pc, #408]	; (801eb60 <tcp_receive+0x90c>)
 801e9c6:	f7fe fb15 	bl	801cff4 <tcp_seg_copy>
                  if (cseg != NULL) {
 801e9ca:	4607      	mov	r7, r0
 801e9cc:	2800      	cmp	r0, #0
 801e9ce:	f43f acab 	beq.w	801e328 <tcp_receive+0xd4>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 801e9d2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801e9d6:	6832      	ldr	r2, [r6, #0]
 801e9d8:	6859      	ldr	r1, [r3, #4]
 801e9da:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 801e9de:	440b      	add	r3, r1
 801e9e0:	1a9b      	subs	r3, r3, r2
 801e9e2:	2b00      	cmp	r3, #0
 801e9e4:	dd07      	ble.n	801e9f6 <tcp_receive+0x7a2>
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801e9e6:	1a52      	subs	r2, r2, r1
                      pbuf_realloc(prev->p, prev->len);
 801e9e8:	f8d8 0004 	ldr.w	r0, [r8, #4]
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801e9ec:	b291      	uxth	r1, r2
 801e9ee:	f8a8 1008 	strh.w	r1, [r8, #8]
                      pbuf_realloc(prev->p, prev->len);
 801e9f2:	f7fd fc4d 	bl	801c290 <pbuf_realloc>
                    tcp_oos_insert_segment(cseg, next);
 801e9f6:	4629      	mov	r1, r5
 801e9f8:	4638      	mov	r0, r7
                    prev->next = cseg;
 801e9fa:	f8c8 7000 	str.w	r7, [r8]
                    tcp_oos_insert_segment(cseg, next);
 801e9fe:	f7ff fb35 	bl	801e06c <tcp_oos_insert_segment>
 801ea02:	e491      	b.n	801e328 <tcp_receive+0xd4>
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801ea04:	4b54      	ldr	r3, [pc, #336]	; (801eb58 <tcp_receive+0x904>)
 801ea06:	f240 6207 	movw	r2, #1543	; 0x607
 801ea0a:	4956      	ldr	r1, [pc, #344]	; (801eb64 <tcp_receive+0x910>)
 801ea0c:	4851      	ldr	r0, [pc, #324]	; (801eb54 <tcp_receive+0x900>)
 801ea0e:	f007 fe21 	bl	8026654 <iprintf>
        pcb->rcv_wnd -= tcplen;
 801ea12:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 801ea14:	883a      	ldrh	r2, [r7, #0]
 801ea16:	e72a      	b.n	801e86e <tcp_receive+0x61a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801ea18:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801ea1c:	8998      	ldrh	r0, [r3, #12]
 801ea1e:	f7fb fd13 	bl	801a448 <lwip_htons>
 801ea22:	07c5      	lsls	r5, r0, #31
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 801ea24:	f8d9 300c 	ldr.w	r3, [r9, #12]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801ea28:	d47d      	bmi.n	801eb26 <tcp_receive+0x8d2>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801ea2a:	8998      	ldrh	r0, [r3, #12]
          inseg.len = (u16_t)pcb->rcv_wnd;
 801ea2c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 801ea2e:	f8a9 3008 	strh.w	r3, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801ea32:	f7fb fd09 	bl	801a448 <lwip_htons>
 801ea36:	0780      	lsls	r0, r0, #30
            inseg.len -= 1;
 801ea38:	f8b9 1008 	ldrh.w	r1, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801ea3c:	d503      	bpl.n	801ea46 <tcp_receive+0x7f2>
            inseg.len -= 1;
 801ea3e:	3901      	subs	r1, #1
 801ea40:	b289      	uxth	r1, r1
 801ea42:	f8a9 1008 	strh.w	r1, [r9, #8]
          pbuf_realloc(inseg.p, inseg.len);
 801ea46:	f8d9 0004 	ldr.w	r0, [r9, #4]
 801ea4a:	f7fd fc21 	bl	801c290 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801ea4e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801ea52:	f8b9 5008 	ldrh.w	r5, [r9, #8]
 801ea56:	8998      	ldrh	r0, [r3, #12]
 801ea58:	f7fb fcf6 	bl	801a448 <lwip_htons>
 801ea5c:	f010 0303 	ands.w	r3, r0, #3
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801ea60:	6832      	ldr	r2, [r6, #0]
          tcplen = TCP_TCPLEN(&inseg);
 801ea62:	bf18      	it	ne
 801ea64:	2301      	movne	r3, #1
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801ea66:	6a61      	ldr	r1, [r4, #36]	; 0x24
          tcplen = TCP_TCPLEN(&inseg);
 801ea68:	442b      	add	r3, r5
 801ea6a:	b29b      	uxth	r3, r3
 801ea6c:	803b      	strh	r3, [r7, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801ea6e:	4413      	add	r3, r2
 801ea70:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 801ea72:	440a      	add	r2, r1
 801ea74:	4293      	cmp	r3, r2
 801ea76:	f43f ae4e 	beq.w	801e716 <tcp_receive+0x4c2>
 801ea7a:	4b37      	ldr	r3, [pc, #220]	; (801eb58 <tcp_receive+0x904>)
 801ea7c:	f240 52cb 	movw	r2, #1483	; 0x5cb
 801ea80:	4939      	ldr	r1, [pc, #228]	; (801eb68 <tcp_receive+0x914>)
 801ea82:	4834      	ldr	r0, [pc, #208]	; (801eb54 <tcp_receive+0x900>)
 801ea84:	f007 fde6 	bl	8026654 <iprintf>
 801ea88:	e645      	b.n	801e716 <tcp_receive+0x4c2>
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801ea8a:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 801ea8e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801ea92:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 801ea94:	4413      	add	r3, r2
 801ea96:	b29b      	uxth	r3, r3
 801ea98:	429a      	cmp	r2, r3
 801ea9a:	bf88      	it	hi
 801ea9c:	460b      	movhi	r3, r1
 801ea9e:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
                tcp_rexmit_fast(pcb);
 801eaa2:	4620      	mov	r0, r4
 801eaa4:	f001 fe0a 	bl	80206bc <tcp_rexmit_fast>
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801eaa8:	8839      	ldrh	r1, [r7, #0]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801eaaa:	6833      	ldr	r3, [r6, #0]
 801eaac:	e518      	b.n	801e4e0 <tcp_receive+0x28c>
                TCP_SEQ_GT(seqno + tcplen,
 801eaae:	eba1 030c 	sub.w	r3, r1, ip
            if (next &&
 801eab2:	2b00      	cmp	r3, #0
 801eab4:	dc01      	bgt.n	801eaba <tcp_receive+0x866>
            pcb->ooseq = next;
 801eab6:	6765      	str	r5, [r4, #116]	; 0x74
 801eab8:	e6d4      	b.n	801e864 <tcp_receive+0x610>
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801eaba:	ebac 0c0e 	sub.w	ip, ip, lr
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801eabe:	f8d9 300c 	ldr.w	r3, [r9, #12]
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801eac2:	f8a9 c008 	strh.w	ip, [r9, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801eac6:	8998      	ldrh	r0, [r3, #12]
 801eac8:	f7fb fcbe 	bl	801a448 <lwip_htons>
 801eacc:	0781      	lsls	r1, r0, #30
 801eace:	d504      	bpl.n	801eada <tcp_receive+0x886>
                inseg.len -= 1;
 801ead0:	f8b9 3008 	ldrh.w	r3, [r9, #8]
 801ead4:	3b01      	subs	r3, #1
 801ead6:	f8a9 3008 	strh.w	r3, [r9, #8]
              pbuf_realloc(inseg.p, inseg.len);
 801eada:	f8b9 1008 	ldrh.w	r1, [r9, #8]
 801eade:	f8d9 0004 	ldr.w	r0, [r9, #4]
 801eae2:	f7fd fbd5 	bl	801c290 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 801eae6:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801eaea:	f8b9 8008 	ldrh.w	r8, [r9, #8]
 801eaee:	8998      	ldrh	r0, [r3, #12]
 801eaf0:	f7fb fcaa 	bl	801a448 <lwip_htons>
 801eaf4:	f010 0003 	ands.w	r0, r0, #3
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801eaf8:	68eb      	ldr	r3, [r5, #12]
              tcplen = TCP_TCPLEN(&inseg);
 801eafa:	bf18      	it	ne
 801eafc:	2001      	movne	r0, #1
 801eafe:	eb08 0200 	add.w	r2, r8, r0
 801eb02:	b292      	uxth	r2, r2
 801eb04:	803a      	strh	r2, [r7, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801eb06:	6859      	ldr	r1, [r3, #4]
 801eb08:	6833      	ldr	r3, [r6, #0]
 801eb0a:	4413      	add	r3, r2
 801eb0c:	428b      	cmp	r3, r1
 801eb0e:	d0d2      	beq.n	801eab6 <tcp_receive+0x862>
 801eb10:	4b11      	ldr	r3, [pc, #68]	; (801eb58 <tcp_receive+0x904>)
 801eb12:	f240 52fc 	movw	r2, #1532	; 0x5fc
 801eb16:	4915      	ldr	r1, [pc, #84]	; (801eb6c <tcp_receive+0x918>)
 801eb18:	480e      	ldr	r0, [pc, #56]	; (801eb54 <tcp_receive+0x900>)
 801eb1a:	f007 fd9b 	bl	8026654 <iprintf>
        pcb->rcv_nxt = seqno + tcplen;
 801eb1e:	883a      	ldrh	r2, [r7, #0]
 801eb20:	6831      	ldr	r1, [r6, #0]
 801eb22:	4411      	add	r1, r2
 801eb24:	e7c7      	b.n	801eab6 <tcp_receive+0x862>
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 801eb26:	899d      	ldrh	r5, [r3, #12]
 801eb28:	4628      	mov	r0, r5
 801eb2a:	f425 557c 	bic.w	r5, r5, #16128	; 0x3f00
 801eb2e:	f7fb fc8b 	bl	801a448 <lwip_htons>
 801eb32:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 801eb36:	f7fb fc87 	bl	801a448 <lwip_htons>
 801eb3a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801eb3e:	4328      	orrs	r0, r5
 801eb40:	8198      	strh	r0, [r3, #12]
 801eb42:	b280      	uxth	r0, r0
 801eb44:	e772      	b.n	801ea2c <tcp_receive+0x7d8>
                    pcb->ooseq = cseg;
 801eb46:	6760      	str	r0, [r4, #116]	; 0x74
 801eb48:	f7ff bbeb 	b.w	801e322 <tcp_receive+0xce>
 801eb4c:	2002e4cc 	.word	0x2002e4cc
 801eb50:	2002e4d0 	.word	0x2002e4d0
 801eb54:	0802b34c 	.word	0x0802b34c
 801eb58:	08045cc8 	.word	0x08045cc8
 801eb5c:	08045dcc 	.word	0x08045dcc
 801eb60:	2002e4b8 	.word	0x2002e4b8
 801eb64:	08045e70 	.word	0x08045e70
 801eb68:	08045dfc 	.word	0x08045dfc
 801eb6c:	08045e34 	.word	0x08045e34
 801eb70:	08045e90 	.word	0x08045e90
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801eb74:	68db      	ldr	r3, [r3, #12]
 801eb76:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 801eb7a:	4640      	mov	r0, r8
 801eb7c:	f428 587c 	bic.w	r8, r8, #16128	; 0x3f00
 801eb80:	f7fb fc62 	bl	801a448 <lwip_htons>
 801eb84:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 801eb88:	f7fb fc5e 	bl	801a448 <lwip_htons>
 801eb8c:	682b      	ldr	r3, [r5, #0]
 801eb8e:	ea48 0800 	orr.w	r8, r8, r0
 801eb92:	68da      	ldr	r2, [r3, #12]
 801eb94:	f8a2 800c 	strh.w	r8, [r2, #12]
 801eb98:	e53b      	b.n	801e612 <tcp_receive+0x3be>
 801eb9a:	f8df 9004 	ldr.w	r9, [pc, #4]	; 801eba0 <tcp_receive+0x94c>
 801eb9e:	e5a8      	b.n	801e6f2 <tcp_receive+0x49e>
 801eba0:	2002e4b8 	.word	0x2002e4b8

0801eba4 <tcp_parseopt.part.0>:

static u8_t
tcp_get_next_optbyte(void)
{
  u16_t optidx = tcp_optidx++;
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801eba4:	494a      	ldr	r1, [pc, #296]	; (801ecd0 <tcp_parseopt.part.0+0x12c>)
 801eba6:	4b4b      	ldr	r3, [pc, #300]	; (801ecd4 <tcp_parseopt.part.0+0x130>)

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801eba8:	4a4b      	ldr	r2, [pc, #300]	; (801ecd8 <tcp_parseopt.part.0+0x134>)
tcp_parseopt(struct tcp_pcb *pcb)
 801ebaa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801ebae:	f8b1 e000 	ldrh.w	lr, [r1]
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801ebb2:	2100      	movs	r1, #0
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801ebb4:	681c      	ldr	r4, [r3, #0]
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801ebb6:	fa5f f88e 	uxtb.w	r8, lr
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801ebba:	4b48      	ldr	r3, [pc, #288]	; (801ecdc <tcp_parseopt.part.0+0x138>)
 801ebbc:	f8df 9120 	ldr.w	r9, [pc, #288]	; 801ece0 <tcp_parseopt.part.0+0x13c>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801ebc0:	8816      	ldrh	r6, [r2, #0]
    return tcphdr_opt2[idx];
 801ebc2:	ea6f 0708 	mvn.w	r7, r8
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801ebc6:	681d      	ldr	r5, [r3, #0]
 801ebc8:	f8b9 2000 	ldrh.w	r2, [r9]
 801ebcc:	f102 0c14 	add.w	ip, r2, #20
 801ebd0:	44ac      	add	ip, r5
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801ebd2:	4296      	cmp	r6, r2
  u16_t optidx = tcp_optidx++;
 801ebd4:	f102 0301 	add.w	r3, r2, #1
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801ebd8:	d96d      	bls.n	801ecb6 <tcp_parseopt.part.0+0x112>
  u16_t optidx = tcp_optidx++;
 801ebda:	b29b      	uxth	r3, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801ebdc:	b1ac      	cbz	r4, 801ec0a <tcp_parseopt.part.0+0x66>
 801ebde:	4596      	cmp	lr, r2
    return tcphdr_opt2[idx];
 801ebe0:	eb07 0103 	add.w	r1, r7, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801ebe4:	d811      	bhi.n	801ec0a <tcp_parseopt.part.0+0x66>
    return tcphdr_opt2[idx];
 801ebe6:	b2c9      	uxtb	r1, r1
 801ebe8:	5c61      	ldrb	r1, [r4, r1]
      u8_t opt = tcp_get_next_optbyte();
      switch (opt) {
 801ebea:	2901      	cmp	r1, #1
 801ebec:	d011      	beq.n	801ec12 <tcp_parseopt.part.0+0x6e>
 801ebee:	2902      	cmp	r1, #2
 801ebf0:	d017      	beq.n	801ec22 <tcp_parseopt.part.0+0x7e>
 801ebf2:	b191      	cbz	r1, 801ec1a <tcp_parseopt.part.0+0x76>
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801ebf4:	b10c      	cbz	r4, 801ebfa <tcp_parseopt.part.0+0x56>
 801ebf6:	4573      	cmp	r3, lr
 801ebf8:	d242      	bcs.n	801ec80 <tcp_parseopt.part.0+0xdc>
    return opts[optidx];
 801ebfa:	442b      	add	r3, r5
 801ebfc:	7d1b      	ldrb	r3, [r3, #20]
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
          if (data < 2) {
 801ebfe:	2b01      	cmp	r3, #1
 801ec00:	d961      	bls.n	801ecc6 <tcp_parseopt.part.0+0x122>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801ec02:	441a      	add	r2, r3
 801ec04:	b292      	uxth	r2, r2
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801ec06:	2101      	movs	r1, #1
 801ec08:	e7e0      	b.n	801ebcc <tcp_parseopt.part.0+0x28>
    return opts[optidx];
 801ec0a:	f89c 1000 	ldrb.w	r1, [ip]
      switch (opt) {
 801ec0e:	2901      	cmp	r1, #1
 801ec10:	d1ed      	bne.n	801ebee <tcp_parseopt.part.0+0x4a>
 801ec12:	f10c 0c01 	add.w	ip, ip, #1
  u16_t optidx = tcp_optidx++;
 801ec16:	461a      	mov	r2, r3
 801ec18:	e7db      	b.n	801ebd2 <tcp_parseopt.part.0+0x2e>
 801ec1a:	f8a9 3000 	strh.w	r3, [r9]
      }
    }
  }
}
 801ec1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  u16_t optidx = tcp_optidx++;
 801ec22:	1c91      	adds	r1, r2, #2
 801ec24:	b289      	uxth	r1, r1
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801ec26:	b10c      	cbz	r4, 801ec2c <tcp_parseopt.part.0+0x88>
 801ec28:	4573      	cmp	r3, lr
 801ec2a:	d224      	bcs.n	801ec76 <tcp_parseopt.part.0+0xd2>
    return opts[optidx];
 801ec2c:	442b      	add	r3, r5
 801ec2e:	7d1b      	ldrb	r3, [r3, #20]
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 801ec30:	2b04      	cmp	r3, #4
 801ec32:	d145      	bne.n	801ecc0 <tcp_parseopt.part.0+0x11c>
 801ec34:	1c4b      	adds	r3, r1, #1
 801ec36:	42b3      	cmp	r3, r6
 801ec38:	da42      	bge.n	801ecc0 <tcp_parseopt.part.0+0x11c>
  u16_t optidx = tcp_optidx++;
 801ec3a:	1cd3      	adds	r3, r2, #3
 801ec3c:	b29b      	uxth	r3, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801ec3e:	b384      	cbz	r4, 801eca2 <tcp_parseopt.part.0+0xfe>
 801ec40:	458e      	cmp	lr, r1
 801ec42:	d822      	bhi.n	801ec8a <tcp_parseopt.part.0+0xe6>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801ec44:	eba1 0108 	sub.w	r1, r1, r8
  u16_t optidx = tcp_optidx++;
 801ec48:	3204      	adds	r2, #4
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801ec4a:	459e      	cmp	lr, r3
    return tcphdr_opt2[idx];
 801ec4c:	b2c9      	uxtb	r1, r1
  u16_t optidx = tcp_optidx++;
 801ec4e:	b292      	uxth	r2, r2
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801ec50:	f814 c001 	ldrb.w	ip, [r4, r1]
 801ec54:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801ec58:	d820      	bhi.n	801ec9c <tcp_parseopt.part.0+0xf8>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801ec5a:	eba3 0108 	sub.w	r1, r3, r8
    return tcphdr_opt2[idx];
 801ec5e:	b2c9      	uxtb	r1, r1
 801ec60:	5c63      	ldrb	r3, [r4, r1]
          mss |= tcp_get_next_optbyte();
 801ec62:	ea4c 0303 	orr.w	r3, ip, r3
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801ec66:	1e59      	subs	r1, r3, #1
 801ec68:	f5b1 7f06 	cmp.w	r1, #536	; 0x218
 801ec6c:	bf28      	it	cs
 801ec6e:	f44f 7306 	movcs.w	r3, #536	; 0x218
 801ec72:	8643      	strh	r3, [r0, #50]	; 0x32
          break;
 801ec74:	e7c7      	b.n	801ec06 <tcp_parseopt.part.0+0x62>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801ec76:	eba3 0308 	sub.w	r3, r3, r8
    return tcphdr_opt2[idx];
 801ec7a:	b2db      	uxtb	r3, r3
 801ec7c:	5ce3      	ldrb	r3, [r4, r3]
 801ec7e:	e7d7      	b.n	801ec30 <tcp_parseopt.part.0+0x8c>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801ec80:	eba3 0308 	sub.w	r3, r3, r8
    return tcphdr_opt2[idx];
 801ec84:	b2db      	uxtb	r3, r3
 801ec86:	5ce3      	ldrb	r3, [r4, r3]
 801ec88:	e7b9      	b.n	801ebfe <tcp_parseopt.part.0+0x5a>
    return opts[optidx];
 801ec8a:	4429      	add	r1, r5
  u16_t optidx = tcp_optidx++;
 801ec8c:	3204      	adds	r2, #4
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801ec8e:	459e      	cmp	lr, r3
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801ec90:	f891 c014 	ldrb.w	ip, [r1, #20]
  u16_t optidx = tcp_optidx++;
 801ec94:	b292      	uxth	r2, r2
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801ec96:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801ec9a:	d9de      	bls.n	801ec5a <tcp_parseopt.part.0+0xb6>
    return opts[optidx];
 801ec9c:	442b      	add	r3, r5
 801ec9e:	7d1b      	ldrb	r3, [r3, #20]
 801eca0:	e7df      	b.n	801ec62 <tcp_parseopt.part.0+0xbe>
 801eca2:	4429      	add	r1, r5
  u16_t optidx = tcp_optidx++;
 801eca4:	3204      	adds	r2, #4
    return opts[optidx];
 801eca6:	442b      	add	r3, r5
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801eca8:	f891 c014 	ldrb.w	ip, [r1, #20]
  u16_t optidx = tcp_optidx++;
 801ecac:	b292      	uxth	r2, r2
    return opts[optidx];
 801ecae:	7d1b      	ldrb	r3, [r3, #20]
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801ecb0:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
    return opts[optidx];
 801ecb4:	e7d5      	b.n	801ec62 <tcp_parseopt.part.0+0xbe>
 801ecb6:	2900      	cmp	r1, #0
 801ecb8:	d0b1      	beq.n	801ec1e <tcp_parseopt.part.0+0x7a>
 801ecba:	f8a9 2000 	strh.w	r2, [r9]
 801ecbe:	e7ae      	b.n	801ec1e <tcp_parseopt.part.0+0x7a>
 801ecc0:	f8a9 1000 	strh.w	r1, [r9]
 801ecc4:	e7ab      	b.n	801ec1e <tcp_parseopt.part.0+0x7a>
  u16_t optidx = tcp_optidx++;
 801ecc6:	3202      	adds	r2, #2
 801ecc8:	f8a9 2000 	strh.w	r2, [r9]
 801eccc:	e7a7      	b.n	801ec1e <tcp_parseopt.part.0+0x7a>
 801ecce:	bf00      	nop
 801ecd0:	2002e4e4 	.word	0x2002e4e4
 801ecd4:	2002e4e8 	.word	0x2002e4e8
 801ecd8:	2002e4ec 	.word	0x2002e4ec
 801ecdc:	2002e4e0 	.word	0x2002e4e0
 801ece0:	2002e4dc 	.word	0x2002e4dc

0801ece4 <tcp_input>:
{
 801ece4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801ece8:	4604      	mov	r4, r0
{
 801ecea:	b089      	sub	sp, #36	; 0x24
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801ecec:	2800      	cmp	r0, #0
 801ecee:	f000 80d2 	beq.w	801ee96 <tcp_input+0x1b2>
  if (p->len < TCP_HLEN) {
 801ecf2:	8963      	ldrh	r3, [r4, #10]
  tcphdr = (struct tcp_hdr *)p->payload;
 801ecf4:	4e6b      	ldr	r6, [pc, #428]	; (801eea4 <tcp_input+0x1c0>)
 801ecf6:	6862      	ldr	r2, [r4, #4]
  if (p->len < TCP_HLEN) {
 801ecf8:	2b13      	cmp	r3, #19
  tcphdr = (struct tcp_hdr *)p->payload;
 801ecfa:	6032      	str	r2, [r6, #0]
  if (p->len < TCP_HLEN) {
 801ecfc:	d805      	bhi.n	801ed0a <tcp_input+0x26>
  pbuf_free(p);
 801ecfe:	4620      	mov	r0, r4
}
 801ed00:	b009      	add	sp, #36	; 0x24
 801ed02:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 801ed06:	f7fd bbdb 	b.w	801c4c0 <pbuf_free>
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801ed0a:	4f67      	ldr	r7, [pc, #412]	; (801eea8 <tcp_input+0x1c4>)
 801ed0c:	6839      	ldr	r1, [r7, #0]
 801ed0e:	6978      	ldr	r0, [r7, #20]
 801ed10:	f005 f9ae 	bl	8024070 <ip4_addr_isbroadcast_u32>
 801ed14:	2800      	cmp	r0, #0
 801ed16:	d1f2      	bne.n	801ecfe <tcp_input+0x1a>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 801ed18:	697b      	ldr	r3, [r7, #20]
 801ed1a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801ed1e:	2be0      	cmp	r3, #224	; 0xe0
 801ed20:	d0ed      	beq.n	801ecfe <tcp_input+0x1a>
    u16_t chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801ed22:	f107 0314 	add.w	r3, r7, #20
 801ed26:	f107 0910 	add.w	r9, r7, #16
 801ed2a:	2106      	movs	r1, #6
 801ed2c:	4620      	mov	r0, r4
 801ed2e:	9300      	str	r3, [sp, #0]
 801ed30:	464b      	mov	r3, r9
 801ed32:	8922      	ldrh	r2, [r4, #8]
 801ed34:	f7fc f91c 	bl	801af70 <ip_chksum_pseudo>
    if (chksum != 0) {
 801ed38:	4605      	mov	r5, r0
 801ed3a:	2800      	cmp	r0, #0
 801ed3c:	d1df      	bne.n	801ecfe <tcp_input+0x1a>
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 801ed3e:	6833      	ldr	r3, [r6, #0]
 801ed40:	8998      	ldrh	r0, [r3, #12]
 801ed42:	f7fb fb81 	bl	801a448 <lwip_htons>
 801ed46:	0a80      	lsrs	r0, r0, #10
 801ed48:	f000 01fc 	and.w	r1, r0, #252	; 0xfc
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 801ed4c:	2913      	cmp	r1, #19
 801ed4e:	d9d6      	bls.n	801ecfe <tcp_input+0x1a>
 801ed50:	8923      	ldrh	r3, [r4, #8]
 801ed52:	b28a      	uxth	r2, r1
 801ed54:	428b      	cmp	r3, r1
 801ed56:	d3d2      	bcc.n	801ecfe <tcp_input+0x1a>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801ed58:	f1a2 0314 	sub.w	r3, r2, #20
 801ed5c:	4853      	ldr	r0, [pc, #332]	; (801eeac <tcp_input+0x1c8>)
  tcphdr_opt2 = NULL;
 801ed5e:	f8df 8178 	ldr.w	r8, [pc, #376]	; 801eed8 <tcp_input+0x1f4>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801ed62:	b29b      	uxth	r3, r3
  tcphdr_opt2 = NULL;
 801ed64:	f8c8 5000 	str.w	r5, [r8]
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801ed68:	8003      	strh	r3, [r0, #0]
  if (p->len >= hdrlen_bytes) {
 801ed6a:	8960      	ldrh	r0, [r4, #10]
 801ed6c:	4290      	cmp	r0, r2
 801ed6e:	f080 819f 	bcs.w	801f0b0 <tcp_input+0x3cc>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801ed72:	6823      	ldr	r3, [r4, #0]
 801ed74:	2b00      	cmp	r3, #0
 801ed76:	f000 837b 	beq.w	801f470 <tcp_input+0x78c>
    pbuf_remove_header(p, TCP_HLEN);
 801ed7a:	2114      	movs	r1, #20
 801ed7c:	4620      	mov	r0, r4
 801ed7e:	f7fd fb13 	bl	801c3a8 <pbuf_remove_header>
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801ed82:	4b4a      	ldr	r3, [pc, #296]	; (801eeac <tcp_input+0x1c8>)
    tcphdr_opt1len = p->len;
 801ed84:	8965      	ldrh	r5, [r4, #10]
    pbuf_remove_header(p, tcphdr_opt1len);
 801ed86:	4620      	mov	r0, r4
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801ed88:	f8b3 a000 	ldrh.w	sl, [r3]
    tcphdr_opt1len = p->len;
 801ed8c:	4b48      	ldr	r3, [pc, #288]	; (801eeb0 <tcp_input+0x1cc>)
    pbuf_remove_header(p, tcphdr_opt1len);
 801ed8e:	4629      	mov	r1, r5
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801ed90:	ebaa 0b05 	sub.w	fp, sl, r5
    tcphdr_opt1len = p->len;
 801ed94:	801d      	strh	r5, [r3, #0]
    pbuf_remove_header(p, tcphdr_opt1len);
 801ed96:	f7fd fb07 	bl	801c3a8 <pbuf_remove_header>
    if (opt2len > p->next->len) {
 801ed9a:	6820      	ldr	r0, [r4, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801ed9c:	fa1f fb8b 	uxth.w	fp, fp
    if (opt2len > p->next->len) {
 801eda0:	8943      	ldrh	r3, [r0, #10]
 801eda2:	455b      	cmp	r3, fp
 801eda4:	d3ab      	bcc.n	801ecfe <tcp_input+0x1a>
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801eda6:	6843      	ldr	r3, [r0, #4]
    pbuf_remove_header(p->next, opt2len);
 801eda8:	4659      	mov	r1, fp
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801edaa:	f8c8 3000 	str.w	r3, [r8]
    pbuf_remove_header(p->next, opt2len);
 801edae:	f7fd fafb 	bl	801c3a8 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 801edb2:	8923      	ldrh	r3, [r4, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 801edb4:	8962      	ldrh	r2, [r4, #10]
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 801edb6:	442b      	add	r3, r5
 801edb8:	eba3 030a 	sub.w	r3, r3, sl
 801edbc:	b29b      	uxth	r3, r3
 801edbe:	8123      	strh	r3, [r4, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 801edc0:	2a00      	cmp	r2, #0
 801edc2:	f040 835c 	bne.w	801f47e <tcp_input+0x79a>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 801edc6:	6822      	ldr	r2, [r4, #0]
 801edc8:	8912      	ldrh	r2, [r2, #8]
 801edca:	429a      	cmp	r2, r3
 801edcc:	d005      	beq.n	801edda <tcp_input+0xf6>
 801edce:	4b39      	ldr	r3, [pc, #228]	; (801eeb4 <tcp_input+0x1d0>)
 801edd0:	22e0      	movs	r2, #224	; 0xe0
 801edd2:	4939      	ldr	r1, [pc, #228]	; (801eeb8 <tcp_input+0x1d4>)
 801edd4:	4839      	ldr	r0, [pc, #228]	; (801eebc <tcp_input+0x1d8>)
 801edd6:	f007 fc3d 	bl	8026654 <iprintf>
  tcphdr->src = lwip_ntohs(tcphdr->src);
 801edda:	6835      	ldr	r5, [r6, #0]
 801eddc:	8828      	ldrh	r0, [r5, #0]
 801edde:	f7fb fb33 	bl	801a448 <lwip_htons>
 801ede2:	8028      	strh	r0, [r5, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801ede4:	6835      	ldr	r5, [r6, #0]
 801ede6:	8868      	ldrh	r0, [r5, #2]
 801ede8:	f7fb fb2e 	bl	801a448 <lwip_htons>
 801edec:	8068      	strh	r0, [r5, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 801edee:	6835      	ldr	r5, [r6, #0]
 801edf0:	6868      	ldr	r0, [r5, #4]
 801edf2:	f7fb fb2d 	bl	801a450 <lwip_htonl>
 801edf6:	4b32      	ldr	r3, [pc, #200]	; (801eec0 <tcp_input+0x1dc>)
 801edf8:	6068      	str	r0, [r5, #4]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801edfa:	6835      	ldr	r5, [r6, #0]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 801edfc:	6018      	str	r0, [r3, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801edfe:	68a8      	ldr	r0, [r5, #8]
 801ee00:	f7fb fb26 	bl	801a450 <lwip_htonl>
 801ee04:	4b2f      	ldr	r3, [pc, #188]	; (801eec4 <tcp_input+0x1e0>)
 801ee06:	60a8      	str	r0, [r5, #8]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801ee08:	6835      	ldr	r5, [r6, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801ee0a:	6018      	str	r0, [r3, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801ee0c:	89e8      	ldrh	r0, [r5, #14]
 801ee0e:	f7fb fb1b 	bl	801a448 <lwip_htons>
  flags = TCPH_FLAGS(tcphdr);
 801ee12:	6833      	ldr	r3, [r6, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801ee14:	81e8      	strh	r0, [r5, #14]
  flags = TCPH_FLAGS(tcphdr);
 801ee16:	8998      	ldrh	r0, [r3, #12]
 801ee18:	f7fb fb16 	bl	801a448 <lwip_htons>
 801ee1c:	492a      	ldr	r1, [pc, #168]	; (801eec8 <tcp_input+0x1e4>)
 801ee1e:	f000 023f 	and.w	r2, r0, #63	; 0x3f
  tcplen = p->tot_len;
 801ee22:	8923      	ldrh	r3, [r4, #8]
  flags = TCPH_FLAGS(tcphdr);
 801ee24:	700a      	strb	r2, [r1, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 801ee26:	0782      	lsls	r2, r0, #30
 801ee28:	f040 8139 	bne.w	801f09e <tcp_input+0x3ba>
  tcplen = p->tot_len;
 801ee2c:	4a27      	ldr	r2, [pc, #156]	; (801eecc <tcp_input+0x1e8>)
 801ee2e:	9205      	str	r2, [sp, #20]
 801ee30:	8013      	strh	r3, [r2, #0]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801ee32:	4b27      	ldr	r3, [pc, #156]	; (801eed0 <tcp_input+0x1ec>)
 801ee34:	681d      	ldr	r5, [r3, #0]
 801ee36:	2d00      	cmp	r5, #0
 801ee38:	f000 80e0 	beq.w	801effc <tcp_input+0x318>
  prev = NULL;
 801ee3c:	f04f 0800 	mov.w	r8, #0
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 801ee40:	4b1c      	ldr	r3, [pc, #112]	; (801eeb4 <tcp_input+0x1d0>)
 801ee42:	f8df b098 	ldr.w	fp, [pc, #152]	; 801eedc <tcp_input+0x1f8>
 801ee46:	f8df a074 	ldr.w	sl, [pc, #116]	; 801eebc <tcp_input+0x1d8>
 801ee4a:	e019      	b.n	801ee80 <tcp_input+0x19c>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 801ee4c:	2a0a      	cmp	r2, #10
 801ee4e:	f000 80cd 	beq.w	801efec <tcp_input+0x308>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 801ee52:	2a01      	cmp	r2, #1
 801ee54:	f000 80c3 	beq.w	801efde <tcp_input+0x2fa>
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801ee58:	7a29      	ldrb	r1, [r5, #8]
 801ee5a:	b131      	cbz	r1, 801ee6a <tcp_input+0x186>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801ee5c:	687a      	ldr	r2, [r7, #4]
 801ee5e:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 801ee62:	3201      	adds	r2, #1
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801ee64:	b2d2      	uxtb	r2, r2
 801ee66:	4291      	cmp	r1, r2
 801ee68:	d104      	bne.n	801ee74 <tcp_input+0x190>
    if (pcb->remote_port == tcphdr->src &&
 801ee6a:	6832      	ldr	r2, [r6, #0]
 801ee6c:	8b28      	ldrh	r0, [r5, #24]
 801ee6e:	8811      	ldrh	r1, [r2, #0]
 801ee70:	4288      	cmp	r0, r1
 801ee72:	d035      	beq.n	801eee0 <tcp_input+0x1fc>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801ee74:	68ea      	ldr	r2, [r5, #12]
 801ee76:	46a8      	mov	r8, r5
 801ee78:	2a00      	cmp	r2, #0
 801ee7a:	f000 80bf 	beq.w	801effc <tcp_input+0x318>
 801ee7e:	4615      	mov	r5, r2
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 801ee80:	7d2a      	ldrb	r2, [r5, #20]
 801ee82:	2a00      	cmp	r2, #0
 801ee84:	d1e2      	bne.n	801ee4c <tcp_input+0x168>
 801ee86:	22fb      	movs	r2, #251	; 0xfb
 801ee88:	4659      	mov	r1, fp
 801ee8a:	4650      	mov	r0, sl
 801ee8c:	f007 fbe2 	bl	8026654 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 801ee90:	7d2a      	ldrb	r2, [r5, #20]
 801ee92:	4b08      	ldr	r3, [pc, #32]	; (801eeb4 <tcp_input+0x1d0>)
 801ee94:	e7da      	b.n	801ee4c <tcp_input+0x168>
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801ee96:	4b07      	ldr	r3, [pc, #28]	; (801eeb4 <tcp_input+0x1d0>)
 801ee98:	2283      	movs	r2, #131	; 0x83
 801ee9a:	490e      	ldr	r1, [pc, #56]	; (801eed4 <tcp_input+0x1f0>)
 801ee9c:	4807      	ldr	r0, [pc, #28]	; (801eebc <tcp_input+0x1d8>)
 801ee9e:	f007 fbd9 	bl	8026654 <iprintf>
 801eea2:	e726      	b.n	801ecf2 <tcp_input+0xe>
 801eea4:	2002e4e0 	.word	0x2002e4e0
 801eea8:	2001f2f8 	.word	0x2001f2f8
 801eeac:	2002e4ec 	.word	0x2002e4ec
 801eeb0:	2002e4e4 	.word	0x2002e4e4
 801eeb4:	08045cc8 	.word	0x08045cc8
 801eeb8:	08045eec 	.word	0x08045eec
 801eebc:	0802b34c 	.word	0x0802b34c
 801eec0:	2002e4d4 	.word	0x2002e4d4
 801eec4:	2002e4b0 	.word	0x2002e4b0
 801eec8:	2002e4b4 	.word	0x2002e4b4
 801eecc:	2002e4ee 	.word	0x2002e4ee
 801eed0:	2002e494 	.word	0x2002e494
 801eed4:	08045eb8 	.word	0x08045eb8
 801eed8:	2002e4e8 	.word	0x2002e4e8
 801eedc:	08045f0c 	.word	0x08045f0c
    if (pcb->remote_port == tcphdr->src &&
 801eee0:	8852      	ldrh	r2, [r2, #2]
 801eee2:	8ae9      	ldrh	r1, [r5, #22]
 801eee4:	4291      	cmp	r1, r2
 801eee6:	d1c5      	bne.n	801ee74 <tcp_input+0x190>
        pcb->local_port == tcphdr->dest &&
 801eee8:	6869      	ldr	r1, [r5, #4]
 801eeea:	693a      	ldr	r2, [r7, #16]
 801eeec:	4291      	cmp	r1, r2
 801eeee:	d1c1      	bne.n	801ee74 <tcp_input+0x190>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801eef0:	6829      	ldr	r1, [r5, #0]
 801eef2:	697a      	ldr	r2, [r7, #20]
 801eef4:	4291      	cmp	r1, r2
 801eef6:	d1bd      	bne.n	801ee74 <tcp_input+0x190>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 801eef8:	68eb      	ldr	r3, [r5, #12]
 801eefa:	42ab      	cmp	r3, r5
 801eefc:	f000 846e 	beq.w	801f7dc <tcp_input+0xaf8>
      if (prev != NULL) {
 801ef00:	f1b8 0f00 	cmp.w	r8, #0
 801ef04:	d009      	beq.n	801ef1a <tcp_input+0x236>
        pcb->next = tcp_active_pcbs;
 801ef06:	4a75      	ldr	r2, [pc, #468]	; (801f0dc <tcp_input+0x3f8>)
        prev->next = pcb->next;
 801ef08:	f8c8 300c 	str.w	r3, [r8, #12]
        pcb->next = tcp_active_pcbs;
 801ef0c:	6813      	ldr	r3, [r2, #0]
        tcp_active_pcbs = pcb;
 801ef0e:	6015      	str	r5, [r2, #0]
        pcb->next = tcp_active_pcbs;
 801ef10:	60eb      	str	r3, [r5, #12]
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 801ef12:	68eb      	ldr	r3, [r5, #12]
 801ef14:	42ab      	cmp	r3, r5
 801ef16:	f000 8447 	beq.w	801f7a8 <tcp_input+0xac4>
    inseg.next = NULL;
 801ef1a:	2300      	movs	r3, #0
 801ef1c:	4f70      	ldr	r7, [pc, #448]	; (801f0e0 <tcp_input+0x3fc>)
    recv_data = NULL;
 801ef1e:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 801f108 <tcp_input+0x424>
    recv_flags = 0;
 801ef22:	f8df a1e8 	ldr.w	sl, [pc, #488]	; 801f10c <tcp_input+0x428>
    recv_acked = 0;
 801ef26:	f8df b1e8 	ldr.w	fp, [pc, #488]	; 801f110 <tcp_input+0x42c>
    inseg.len = p->tot_len;
 801ef2a:	8922      	ldrh	r2, [r4, #8]
    inseg.next = NULL;
 801ef2c:	603b      	str	r3, [r7, #0]
    recv_data = NULL;
 801ef2e:	f8c8 3000 	str.w	r3, [r8]
    recv_flags = 0;
 801ef32:	f88a 3000 	strb.w	r3, [sl]
    recv_acked = 0;
 801ef36:	f8ab 3000 	strh.w	r3, [fp]
    if (flags & TCP_PSH) {
 801ef3a:	4b6a      	ldr	r3, [pc, #424]	; (801f0e4 <tcp_input+0x400>)
    inseg.len = p->tot_len;
 801ef3c:	813a      	strh	r2, [r7, #8]
    if (flags & TCP_PSH) {
 801ef3e:	781b      	ldrb	r3, [r3, #0]
    inseg.tcphdr = tcphdr;
 801ef40:	6832      	ldr	r2, [r6, #0]
    inseg.p = p;
 801ef42:	607c      	str	r4, [r7, #4]
    inseg.tcphdr = tcphdr;
 801ef44:	60fa      	str	r2, [r7, #12]
    if (flags & TCP_PSH) {
 801ef46:	071a      	lsls	r2, r3, #28
 801ef48:	d503      	bpl.n	801ef52 <tcp_input+0x26e>
      p->flags |= PBUF_FLAG_PUSH;
 801ef4a:	7b62      	ldrb	r2, [r4, #13]
 801ef4c:	f042 0201 	orr.w	r2, r2, #1
 801ef50:	7362      	strb	r2, [r4, #13]
    if (pcb->refused_data != NULL) {
 801ef52:	6faa      	ldr	r2, [r5, #120]	; 0x78
 801ef54:	b172      	cbz	r2, 801ef74 <tcp_input+0x290>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801ef56:	4628      	mov	r0, r5
 801ef58:	f7fe ff78 	bl	801de4c <tcp_process_refused_data>
 801ef5c:	300d      	adds	r0, #13
 801ef5e:	f000 8296 	beq.w	801f48e <tcp_input+0x7aa>
 801ef62:	6fab      	ldr	r3, [r5, #120]	; 0x78
 801ef64:	b123      	cbz	r3, 801ef70 <tcp_input+0x28c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801ef66:	9b05      	ldr	r3, [sp, #20]
 801ef68:	881b      	ldrh	r3, [r3, #0]
 801ef6a:	2b00      	cmp	r3, #0
 801ef6c:	f040 828f 	bne.w	801f48e <tcp_input+0x7aa>
  if (flags & TCP_RST) {
 801ef70:	4b5c      	ldr	r3, [pc, #368]	; (801f0e4 <tcp_input+0x400>)
 801ef72:	781b      	ldrb	r3, [r3, #0]
    tcp_input_pcb = pcb;
 801ef74:	4c5c      	ldr	r4, [pc, #368]	; (801f0e8 <tcp_input+0x404>)
  if (flags & TCP_RST) {
 801ef76:	075a      	lsls	r2, r3, #29
    tcp_input_pcb = pcb;
 801ef78:	6025      	str	r5, [r4, #0]
  if (flags & TCP_RST) {
 801ef7a:	f140 8163 	bpl.w	801f244 <tcp_input+0x560>
    if (pcb->state == SYN_SENT) {
 801ef7e:	7d29      	ldrb	r1, [r5, #20]
 801ef80:	2902      	cmp	r1, #2
 801ef82:	f000 8350 	beq.w	801f626 <tcp_input+0x942>
      if (seqno == pcb->rcv_nxt) {
 801ef86:	4b59      	ldr	r3, [pc, #356]	; (801f0ec <tcp_input+0x408>)
 801ef88:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 801ef8a:	681b      	ldr	r3, [r3, #0]
 801ef8c:	429a      	cmp	r2, r3
 801ef8e:	f000 844a 	beq.w	801f826 <tcp_input+0xb42>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801ef92:	1a9b      	subs	r3, r3, r2
 801ef94:	d404      	bmi.n	801efa0 <tcp_input+0x2bc>
 801ef96:	8d2a      	ldrh	r2, [r5, #40]	; 0x28
 801ef98:	1a9b      	subs	r3, r3, r2
 801ef9a:	2b00      	cmp	r3, #0
 801ef9c:	f340 833e 	ble.w	801f61c <tcp_input+0x938>
      if (recv_flags & TF_RESET) {
 801efa0:	f89a 3000 	ldrb.w	r3, [sl]
 801efa4:	0718      	lsls	r0, r3, #28
 801efa6:	f140 8278 	bpl.w	801f49a <tcp_input+0x7b6>
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 801efaa:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 801efae:	b11b      	cbz	r3, 801efb8 <tcp_input+0x2d4>
 801efb0:	f06f 010d 	mvn.w	r1, #13
 801efb4:	6928      	ldr	r0, [r5, #16]
 801efb6:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801efb8:	4848      	ldr	r0, [pc, #288]	; (801f0dc <tcp_input+0x3f8>)
 801efba:	4629      	mov	r1, r5
 801efbc:	f7fe fbc4 	bl	801d748 <tcp_pcb_remove>
        tcp_free(pcb);
 801efc0:	4628      	mov	r0, r5
 801efc2:	f7fd fdbd 	bl	801cb40 <tcp_free>
    tcp_input_pcb = NULL;
 801efc6:	2500      	movs	r5, #0
    if (inseg.p != NULL) {
 801efc8:	6878      	ldr	r0, [r7, #4]
    tcp_input_pcb = NULL;
 801efca:	6025      	str	r5, [r4, #0]
    recv_data = NULL;
 801efcc:	f8c8 5000 	str.w	r5, [r8]
    if (inseg.p != NULL) {
 801efd0:	b110      	cbz	r0, 801efd8 <tcp_input+0x2f4>
      pbuf_free(inseg.p);
 801efd2:	f7fd fa75 	bl	801c4c0 <pbuf_free>
      inseg.p = NULL;
 801efd6:	607d      	str	r5, [r7, #4]
}
 801efd8:	b009      	add	sp, #36	; 0x24
 801efda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 801efde:	22fd      	movs	r2, #253	; 0xfd
 801efe0:	4943      	ldr	r1, [pc, #268]	; (801f0f0 <tcp_input+0x40c>)
 801efe2:	4650      	mov	r0, sl
 801efe4:	f007 fb36 	bl	8026654 <iprintf>
 801efe8:	4b42      	ldr	r3, [pc, #264]	; (801f0f4 <tcp_input+0x410>)
 801efea:	e735      	b.n	801ee58 <tcp_input+0x174>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 801efec:	22fc      	movs	r2, #252	; 0xfc
 801efee:	4942      	ldr	r1, [pc, #264]	; (801f0f8 <tcp_input+0x414>)
 801eff0:	4650      	mov	r0, sl
 801eff2:	f007 fb2f 	bl	8026654 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 801eff6:	7d2a      	ldrb	r2, [r5, #20]
 801eff8:	4b3e      	ldr	r3, [pc, #248]	; (801f0f4 <tcp_input+0x410>)
 801effa:	e72a      	b.n	801ee52 <tcp_input+0x16e>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801effc:	4b3f      	ldr	r3, [pc, #252]	; (801f0fc <tcp_input+0x418>)
 801effe:	681d      	ldr	r5, [r3, #0]
 801f000:	2d00      	cmp	r5, #0
 801f002:	d05b      	beq.n	801f0bc <tcp_input+0x3d8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801f004:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 801f0f4 <tcp_input+0x410>
 801f008:	f8df b108 	ldr.w	fp, [pc, #264]	; 801f114 <tcp_input+0x430>
 801f00c:	f8df a108 	ldr.w	sl, [pc, #264]	; 801f118 <tcp_input+0x434>
 801f010:	e002      	b.n	801f018 <tcp_input+0x334>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801f012:	68ed      	ldr	r5, [r5, #12]
 801f014:	2d00      	cmp	r5, #0
 801f016:	d051      	beq.n	801f0bc <tcp_input+0x3d8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801f018:	7d2b      	ldrb	r3, [r5, #20]
 801f01a:	2b0a      	cmp	r3, #10
 801f01c:	4643      	mov	r3, r8
 801f01e:	d005      	beq.n	801f02c <tcp_input+0x348>
 801f020:	f240 121f 	movw	r2, #287	; 0x11f
 801f024:	4659      	mov	r1, fp
 801f026:	4650      	mov	r0, sl
 801f028:	f007 fb14 	bl	8026654 <iprintf>
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801f02c:	7a2a      	ldrb	r2, [r5, #8]
 801f02e:	b132      	cbz	r2, 801f03e <tcp_input+0x35a>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801f030:	687b      	ldr	r3, [r7, #4]
 801f032:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801f036:	3301      	adds	r3, #1
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801f038:	b2db      	uxtb	r3, r3
 801f03a:	429a      	cmp	r2, r3
 801f03c:	d1e9      	bne.n	801f012 <tcp_input+0x32e>
      if (pcb->remote_port == tcphdr->src &&
 801f03e:	6832      	ldr	r2, [r6, #0]
 801f040:	8b2b      	ldrh	r3, [r5, #24]
 801f042:	8811      	ldrh	r1, [r2, #0]
 801f044:	428b      	cmp	r3, r1
 801f046:	d1e4      	bne.n	801f012 <tcp_input+0x32e>
          pcb->local_port == tcphdr->dest &&
 801f048:	8852      	ldrh	r2, [r2, #2]
      if (pcb->remote_port == tcphdr->src &&
 801f04a:	8ae8      	ldrh	r0, [r5, #22]
 801f04c:	4290      	cmp	r0, r2
 801f04e:	d1e0      	bne.n	801f012 <tcp_input+0x32e>
          pcb->local_port == tcphdr->dest &&
 801f050:	6869      	ldr	r1, [r5, #4]
 801f052:	693a      	ldr	r2, [r7, #16]
 801f054:	4291      	cmp	r1, r2
 801f056:	d1dc      	bne.n	801f012 <tcp_input+0x32e>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801f058:	6829      	ldr	r1, [r5, #0]
 801f05a:	697a      	ldr	r2, [r7, #20]
 801f05c:	4291      	cmp	r1, r2
 801f05e:	d1d8      	bne.n	801f012 <tcp_input+0x32e>
  if (flags & TCP_RST) {
 801f060:	4a20      	ldr	r2, [pc, #128]	; (801f0e4 <tcp_input+0x400>)
 801f062:	7812      	ldrb	r2, [r2, #0]
 801f064:	0757      	lsls	r7, r2, #29
 801f066:	f53f ae4a 	bmi.w	801ecfe <tcp_input+0x1a>
  if (flags & TCP_SYN) {
 801f06a:	0796      	lsls	r6, r2, #30
 801f06c:	f140 8395 	bpl.w	801f79a <tcp_input+0xab6>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 801f070:	4a1e      	ldr	r2, [pc, #120]	; (801f0ec <tcp_input+0x408>)
 801f072:	6a69      	ldr	r1, [r5, #36]	; 0x24
 801f074:	6812      	ldr	r2, [r2, #0]
 801f076:	1a51      	subs	r1, r2, r1
 801f078:	d404      	bmi.n	801f084 <tcp_input+0x3a0>
 801f07a:	8d2e      	ldrh	r6, [r5, #40]	; 0x28
 801f07c:	1b89      	subs	r1, r1, r6
 801f07e:	2900      	cmp	r1, #0
 801f080:	f340 83ba 	ble.w	801f7f8 <tcp_input+0xb14>
  if ((tcplen > 0)) {
 801f084:	9b05      	ldr	r3, [sp, #20]
 801f086:	881b      	ldrh	r3, [r3, #0]
 801f088:	2b00      	cmp	r3, #0
 801f08a:	f43f ae38 	beq.w	801ecfe <tcp_input+0x1a>
    tcp_ack_now(pcb);
 801f08e:	8b6b      	ldrh	r3, [r5, #26]
    tcp_output(pcb);
 801f090:	4628      	mov	r0, r5
    tcp_ack_now(pcb);
 801f092:	f043 0302 	orr.w	r3, r3, #2
 801f096:	836b      	strh	r3, [r5, #26]
    tcp_output(pcb);
 801f098:	f001 fbc4 	bl	8020824 <tcp_output>
        pbuf_free(p);
 801f09c:	e62f      	b.n	801ecfe <tcp_input+0x1a>
    tcplen++;
 801f09e:	1c5a      	adds	r2, r3, #1
 801f0a0:	4917      	ldr	r1, [pc, #92]	; (801f100 <tcp_input+0x41c>)
 801f0a2:	b292      	uxth	r2, r2
 801f0a4:	9105      	str	r1, [sp, #20]
    if (tcplen < p->tot_len) {
 801f0a6:	4293      	cmp	r3, r2
    tcplen++;
 801f0a8:	800a      	strh	r2, [r1, #0]
    if (tcplen < p->tot_len) {
 801f0aa:	f67f aec2 	bls.w	801ee32 <tcp_input+0x14e>
 801f0ae:	e626      	b.n	801ecfe <tcp_input+0x1a>
    tcphdr_opt1len = tcphdr_optlen;
 801f0b0:	4a14      	ldr	r2, [pc, #80]	; (801f104 <tcp_input+0x420>)
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 801f0b2:	4620      	mov	r0, r4
    tcphdr_opt1len = tcphdr_optlen;
 801f0b4:	8013      	strh	r3, [r2, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 801f0b6:	f7fd f977 	bl	801c3a8 <pbuf_remove_header>
 801f0ba:	e68e      	b.n	801edda <tcp_input+0xf6>
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801f0bc:	f8df a05c 	ldr.w	sl, [pc, #92]	; 801f11c <tcp_input+0x438>
 801f0c0:	f8da 8000 	ldr.w	r8, [sl]
 801f0c4:	f1b8 0f00 	cmp.w	r8, #0
 801f0c8:	f000 8237 	beq.w	801f53a <tcp_input+0x856>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801f0cc:	f8d7 c004 	ldr.w	ip, [r7, #4]
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801f0d0:	4645      	mov	r5, r8
      if (lpcb->local_port == tcphdr->dest) {
 801f0d2:	6830      	ldr	r0, [r6, #0]
    prev = NULL;
 801f0d4:	2100      	movs	r1, #0
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801f0d6:	f8d7 e014 	ldr.w	lr, [r7, #20]
 801f0da:	e027      	b.n	801f12c <tcp_input+0x448>
 801f0dc:	2002e494 	.word	0x2002e494
 801f0e0:	2002e4b8 	.word	0x2002e4b8
 801f0e4:	2002e4b4 	.word	0x2002e4b4
 801f0e8:	2002e4d8 	.word	0x2002e4d8
 801f0ec:	2002e4d4 	.word	0x2002e4d4
 801f0f0:	08045f60 	.word	0x08045f60
 801f0f4:	08045cc8 	.word	0x08045cc8
 801f0f8:	08045f34 	.word	0x08045f34
 801f0fc:	2002e4ac 	.word	0x2002e4ac
 801f100:	2002e4ee 	.word	0x2002e4ee
 801f104:	2002e4e4 	.word	0x2002e4e4
 801f108:	2002e4cc 	.word	0x2002e4cc
 801f10c:	2002e4d0 	.word	0x2002e4d0
 801f110:	2002e4c8 	.word	0x2002e4c8
 801f114:	08045fe0 	.word	0x08045fe0
 801f118:	0802b34c 	.word	0x0802b34c
 801f11c:	2002e4a0 	.word	0x2002e4a0
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801f120:	68eb      	ldr	r3, [r5, #12]
 801f122:	4629      	mov	r1, r5
 801f124:	461d      	mov	r5, r3
 801f126:	2b00      	cmp	r3, #0
 801f128:	f000 8208 	beq.w	801f53c <tcp_input+0x858>
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801f12c:	7a2a      	ldrb	r2, [r5, #8]
 801f12e:	b12a      	cbz	r2, 801f13c <tcp_input+0x458>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801f130:	f89c 3038 	ldrb.w	r3, [ip, #56]	; 0x38
 801f134:	3301      	adds	r3, #1
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801f136:	b2db      	uxtb	r3, r3
 801f138:	429a      	cmp	r2, r3
 801f13a:	d1f1      	bne.n	801f120 <tcp_input+0x43c>
      if (lpcb->local_port == tcphdr->dest) {
 801f13c:	8aea      	ldrh	r2, [r5, #22]
 801f13e:	8843      	ldrh	r3, [r0, #2]
 801f140:	429a      	cmp	r2, r3
 801f142:	d1ed      	bne.n	801f120 <tcp_input+0x43c>
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801f144:	682a      	ldr	r2, [r5, #0]
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 801f146:	b10a      	cbz	r2, 801f14c <tcp_input+0x468>
 801f148:	4572      	cmp	r2, lr
 801f14a:	d1e9      	bne.n	801f120 <tcp_input+0x43c>
      if (prev != NULL) {
 801f14c:	b129      	cbz	r1, 801f15a <tcp_input+0x476>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801f14e:	68ea      	ldr	r2, [r5, #12]
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801f150:	f8ca 5000 	str.w	r5, [sl]
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801f154:	60ca      	str	r2, [r1, #12]
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 801f156:	f8c5 800c 	str.w	r8, [r5, #12]
  if (flags & TCP_RST) {
 801f15a:	4a9d      	ldr	r2, [pc, #628]	; (801f3d0 <tcp_input+0x6ec>)
 801f15c:	7812      	ldrb	r2, [r2, #0]
 801f15e:	0751      	lsls	r1, r2, #29
 801f160:	f53f adcd 	bmi.w	801ecfe <tcp_input+0x1a>
  if (flags & TCP_ACK) {
 801f164:	f012 0810 	ands.w	r8, r2, #16
 801f168:	f040 8273 	bne.w	801f652 <tcp_input+0x96e>
  } else if (flags & TCP_SYN) {
 801f16c:	0791      	lsls	r1, r2, #30
 801f16e:	f57f adc6 	bpl.w	801ecfe <tcp_input+0x1a>
    npcb = tcp_alloc(pcb->prio);
 801f172:	7d68      	ldrb	r0, [r5, #21]
 801f174:	f7fe fc90 	bl	801da98 <tcp_alloc>
    if (npcb == NULL) {
 801f178:	4681      	mov	r9, r0
 801f17a:	2800      	cmp	r0, #0
 801f17c:	f000 82ce 	beq.w	801f71c <tcp_input+0xa38>
    npcb->rcv_nxt = seqno + 1;
 801f180:	4b94      	ldr	r3, [pc, #592]	; (801f3d4 <tcp_input+0x6f0>)
    npcb->remote_port = tcphdr->src;
 801f182:	6831      	ldr	r1, [r6, #0]
    npcb->rcv_nxt = seqno + 1;
 801f184:	681b      	ldr	r3, [r3, #0]
    npcb->remote_port = tcphdr->src;
 801f186:	780a      	ldrb	r2, [r1, #0]
    npcb->rcv_nxt = seqno + 1;
 801f188:	3301      	adds	r3, #1
    npcb->remote_port = tcphdr->src;
 801f18a:	7849      	ldrb	r1, [r1, #1]
 801f18c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    npcb->local_port = pcb->local_port;
 801f190:	8ae9      	ldrh	r1, [r5, #22]
    npcb->rcv_nxt = seqno + 1;
 801f192:	6243      	str	r3, [r0, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 801f194:	62c3      	str	r3, [r0, #44]	; 0x2c
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 801f196:	697b      	ldr	r3, [r7, #20]
    npcb->remote_port = tcphdr->src;
 801f198:	8302      	strh	r2, [r0, #24]
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 801f19a:	6003      	str	r3, [r0, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801f19c:	693b      	ldr	r3, [r7, #16]
    npcb->local_port = pcb->local_port;
 801f19e:	82c1      	strh	r1, [r0, #22]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801f1a0:	6043      	str	r3, [r0, #4]
    npcb->state = SYN_RCVD;
 801f1a2:	2303      	movs	r3, #3
 801f1a4:	7503      	strb	r3, [r0, #20]
    iss = tcp_next_iss(npcb);
 801f1a6:	f7fe fee7 	bl	801df78 <tcp_next_iss>
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801f1aa:	4b8a      	ldr	r3, [pc, #552]	; (801f3d4 <tcp_input+0x6f0>)
    npcb->snd_nxt = iss;
 801f1ac:	f8c9 0050 	str.w	r0, [r9, #80]	; 0x50
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801f1b0:	681b      	ldr	r3, [r3, #0]
    npcb->lastack = iss;
 801f1b2:	f8c9 0044 	str.w	r0, [r9, #68]	; 0x44
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801f1b6:	3b01      	subs	r3, #1
    npcb->snd_lbb = iss;
 801f1b8:	f8c9 005c 	str.w	r0, [r9, #92]	; 0x5c
    TCP_REG_ACTIVE(npcb);
 801f1bc:	4a86      	ldr	r2, [pc, #536]	; (801f3d8 <tcp_input+0x6f4>)
    npcb->snd_wl2 = iss;
 801f1be:	e9c9 3015 	strd	r3, r0, [r9, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 801f1c2:	692b      	ldr	r3, [r5, #16]
    npcb->listener = pcb;
 801f1c4:	f8c9 507c 	str.w	r5, [r9, #124]	; 0x7c
    npcb->callback_arg = pcb->callback_arg;
 801f1c8:	f8c9 3010 	str.w	r3, [r9, #16]
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801f1cc:	7a6b      	ldrb	r3, [r5, #9]
 801f1ce:	f003 030c 	and.w	r3, r3, #12
 801f1d2:	f889 3009 	strb.w	r3, [r9, #9]
    npcb->netif_idx = pcb->netif_idx;
 801f1d6:	7a2b      	ldrb	r3, [r5, #8]
 801f1d8:	f889 3008 	strb.w	r3, [r9, #8]
    TCP_REG_ACTIVE(npcb);
 801f1dc:	6813      	ldr	r3, [r2, #0]
 801f1de:	f8c2 9000 	str.w	r9, [r2]
 801f1e2:	f8c9 300c 	str.w	r3, [r9, #12]
 801f1e6:	f001 fe49 	bl	8020e7c <tcp_timer_needed>
  if (tcphdr_optlen != 0) {
 801f1ea:	4b7c      	ldr	r3, [pc, #496]	; (801f3dc <tcp_input+0x6f8>)
    TCP_REG_ACTIVE(npcb);
 801f1ec:	4a7c      	ldr	r2, [pc, #496]	; (801f3e0 <tcp_input+0x6fc>)
 801f1ee:	2101      	movs	r1, #1
  if (tcphdr_optlen != 0) {
 801f1f0:	881b      	ldrh	r3, [r3, #0]
    TCP_REG_ACTIVE(npcb);
 801f1f2:	7011      	strb	r1, [r2, #0]
  if (tcphdr_optlen != 0) {
 801f1f4:	b12b      	cbz	r3, 801f202 <tcp_input+0x51e>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801f1f6:	4b7b      	ldr	r3, [pc, #492]	; (801f3e4 <tcp_input+0x700>)
 801f1f8:	4648      	mov	r0, r9
 801f1fa:	f8a3 8000 	strh.w	r8, [r3]
 801f1fe:	f7ff fcd1 	bl	801eba4 <tcp_parseopt.part.0>
    npcb->snd_wnd = tcphdr->wnd;
 801f202:	6833      	ldr	r3, [r6, #0]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801f204:	f109 0204 	add.w	r2, r9, #4
 801f208:	f8b9 5032 	ldrh.w	r5, [r9, #50]	; 0x32
    npcb->snd_wnd = tcphdr->wnd;
 801f20c:	89db      	ldrh	r3, [r3, #14]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801f20e:	4610      	mov	r0, r2
 801f210:	9205      	str	r2, [sp, #20]
    npcb->snd_wnd = tcphdr->wnd;
 801f212:	f8a9 3060 	strh.w	r3, [r9, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 801f216:	f8a9 3062 	strh.w	r3, [r9, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801f21a:	f004 fd4d 	bl	8023cb8 <ip4_route>
 801f21e:	9a05      	ldr	r2, [sp, #20]
 801f220:	4601      	mov	r1, r0
 801f222:	4628      	mov	r0, r5
 801f224:	f7fe fec4 	bl	801dfb0 <tcp_eff_send_mss_netif>
 801f228:	4603      	mov	r3, r0
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801f22a:	2112      	movs	r1, #18
 801f22c:	4648      	mov	r0, r9
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801f22e:	f8a9 3032 	strh.w	r3, [r9, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801f232:	f001 f8db 	bl	80203ec <tcp_enqueue_flags>
    if (rc != ERR_OK) {
 801f236:	2800      	cmp	r0, #0
 801f238:	f040 82ca 	bne.w	801f7d0 <tcp_input+0xaec>
    tcp_output(npcb);
 801f23c:	4648      	mov	r0, r9
 801f23e:	f001 faf1 	bl	8020824 <tcp_output>
 801f242:	e55c      	b.n	801ecfe <tcp_input+0x1a>
  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 801f244:	f013 0102 	ands.w	r1, r3, #2
 801f248:	d004      	beq.n	801f254 <tcp_input+0x570>
 801f24a:	7d2a      	ldrb	r2, [r5, #20]
 801f24c:	3a02      	subs	r2, #2
 801f24e:	2a01      	cmp	r2, #1
 801f250:	f200 81e4 	bhi.w	801f61c <tcp_input+0x938>
  if ((pcb->flags & TF_RXCLOSED) == 0) {
 801f254:	8b6a      	ldrh	r2, [r5, #26]
 801f256:	06d0      	lsls	r0, r2, #27
 801f258:	d402      	bmi.n	801f260 <tcp_input+0x57c>
    pcb->tmr = tcp_ticks;
 801f25a:	4a63      	ldr	r2, [pc, #396]	; (801f3e8 <tcp_input+0x704>)
 801f25c:	6812      	ldr	r2, [r2, #0]
 801f25e:	622a      	str	r2, [r5, #32]
  if (tcphdr_optlen != 0) {
 801f260:	4a5e      	ldr	r2, [pc, #376]	; (801f3dc <tcp_input+0x6f8>)
 801f262:	8810      	ldrh	r0, [r2, #0]
  pcb->persist_probe = 0;
 801f264:	2200      	movs	r2, #0
 801f266:	f8a5 209a 	strh.w	r2, [r5, #154]	; 0x9a
  if (tcphdr_optlen != 0) {
 801f26a:	b140      	cbz	r0, 801f27e <tcp_input+0x59a>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801f26c:	485d      	ldr	r0, [pc, #372]	; (801f3e4 <tcp_input+0x700>)
 801f26e:	8002      	strh	r2, [r0, #0]
 801f270:	4628      	mov	r0, r5
 801f272:	e9cd 3106 	strd	r3, r1, [sp, #24]
 801f276:	f7ff fc95 	bl	801eba4 <tcp_parseopt.part.0>
 801f27a:	e9dd 3106 	ldrd	r3, r1, [sp, #24]
  switch (pcb->state) {
 801f27e:	7d2a      	ldrb	r2, [r5, #20]
 801f280:	3a02      	subs	r2, #2
 801f282:	2a07      	cmp	r2, #7
 801f284:	f63f ae8c 	bhi.w	801efa0 <tcp_input+0x2bc>
 801f288:	e8df f002 	tbb	[pc, r2]
 801f28c:	89041331 	.word	0x89041331
 801f290:	55b4046e 	.word	0x55b4046e
      tcp_receive(pcb);
 801f294:	4628      	mov	r0, r5
 801f296:	f7fe ffdd 	bl	801e254 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 801f29a:	f89a 3000 	ldrb.w	r3, [sl]
 801f29e:	069e      	lsls	r6, r3, #26
 801f2a0:	f57f ae7e 	bpl.w	801efa0 <tcp_input+0x2bc>
        tcp_ack_now(pcb);
 801f2a4:	8b6b      	ldrh	r3, [r5, #26]
 801f2a6:	f043 0302 	orr.w	r3, r3, #2
 801f2aa:	836b      	strh	r3, [r5, #26]
        pcb->state = CLOSE_WAIT;
 801f2ac:	2307      	movs	r3, #7
 801f2ae:	752b      	strb	r3, [r5, #20]
    if (err != ERR_ABRT) {
 801f2b0:	e676      	b.n	801efa0 <tcp_input+0x2bc>
      if (flags & TCP_ACK) {
 801f2b2:	06da      	lsls	r2, r3, #27
 801f2b4:	f140 821c 	bpl.w	801f6f0 <tcp_input+0xa0c>
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801f2b8:	4b4c      	ldr	r3, [pc, #304]	; (801f3ec <tcp_input+0x708>)
 801f2ba:	6819      	ldr	r1, [r3, #0]
 801f2bc:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 801f2be:	43db      	mvns	r3, r3
 801f2c0:	42cb      	cmn	r3, r1
 801f2c2:	d404      	bmi.n	801f2ce <tcp_input+0x5ea>
 801f2c4:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 801f2c6:	1acb      	subs	r3, r1, r3
 801f2c8:	2b00      	cmp	r3, #0
 801f2ca:	f340 823a 	ble.w	801f742 <tcp_input+0xa5e>
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801f2ce:	9a05      	ldr	r2, [sp, #20]
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801f2d0:	6833      	ldr	r3, [r6, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801f2d2:	8810      	ldrh	r0, [r2, #0]
 801f2d4:	4a3f      	ldr	r2, [pc, #252]	; (801f3d4 <tcp_input+0x6f0>)
 801f2d6:	6812      	ldr	r2, [r2, #0]
 801f2d8:	4402      	add	r2, r0
 801f2da:	8818      	ldrh	r0, [r3, #0]
 801f2dc:	9002      	str	r0, [sp, #8]
 801f2de:	4628      	mov	r0, r5
 801f2e0:	885b      	ldrh	r3, [r3, #2]
 801f2e2:	e9cd 9300 	strd	r9, r3, [sp]
 801f2e6:	4b42      	ldr	r3, [pc, #264]	; (801f3f0 <tcp_input+0x70c>)
 801f2e8:	f001 fa22 	bl	8020730 <tcp_rst>
    if (err != ERR_ABRT) {
 801f2ec:	e658      	b.n	801efa0 <tcp_input+0x2bc>
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 801f2ee:	f003 0212 	and.w	r2, r3, #18
 801f2f2:	2a12      	cmp	r2, #18
 801f2f4:	f000 813b 	beq.w	801f56e <tcp_input+0x88a>
      else if (flags & TCP_ACK) {
 801f2f8:	06d9      	lsls	r1, r3, #27
 801f2fa:	f57f ae51 	bpl.w	801efa0 <tcp_input+0x2bc>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801f2fe:	9a05      	ldr	r2, [sp, #20]
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801f300:	6833      	ldr	r3, [r6, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801f302:	8811      	ldrh	r1, [r2, #0]
 801f304:	4a33      	ldr	r2, [pc, #204]	; (801f3d4 <tcp_input+0x6f0>)
 801f306:	8818      	ldrh	r0, [r3, #0]
 801f308:	6812      	ldr	r2, [r2, #0]
 801f30a:	440a      	add	r2, r1
 801f30c:	4937      	ldr	r1, [pc, #220]	; (801f3ec <tcp_input+0x708>)
 801f30e:	6809      	ldr	r1, [r1, #0]
 801f310:	9002      	str	r0, [sp, #8]
 801f312:	4628      	mov	r0, r5
 801f314:	885b      	ldrh	r3, [r3, #2]
 801f316:	e9cd 9300 	strd	r9, r3, [sp]
 801f31a:	4b35      	ldr	r3, [pc, #212]	; (801f3f0 <tcp_input+0x70c>)
 801f31c:	f001 fa08 	bl	8020730 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801f320:	f895 3042 	ldrb.w	r3, [r5, #66]	; 0x42
 801f324:	2b05      	cmp	r3, #5
 801f326:	f63f ae3b 	bhi.w	801efa0 <tcp_input+0x2bc>
          pcb->rtime = 0;
 801f32a:	2300      	movs	r3, #0
          tcp_rexmit_rto(pcb);
 801f32c:	4628      	mov	r0, r5
          pcb->rtime = 0;
 801f32e:	862b      	strh	r3, [r5, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 801f330:	f001 fc80 	bl	8020c34 <tcp_rexmit_rto>
    if (err != ERR_ABRT) {
 801f334:	e634      	b.n	801efa0 <tcp_input+0x2bc>
      tcp_receive(pcb);
 801f336:	4628      	mov	r0, r5
 801f338:	f7fe ff8c 	bl	801e254 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801f33c:	4b24      	ldr	r3, [pc, #144]	; (801f3d0 <tcp_input+0x6ec>)
 801f33e:	781b      	ldrb	r3, [r3, #0]
 801f340:	06de      	lsls	r6, r3, #27
 801f342:	f57f ae2d 	bpl.w	801efa0 <tcp_input+0x2bc>
 801f346:	4b29      	ldr	r3, [pc, #164]	; (801f3ec <tcp_input+0x708>)
 801f348:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 801f34a:	681b      	ldr	r3, [r3, #0]
 801f34c:	429a      	cmp	r2, r3
 801f34e:	f47f ae27 	bne.w	801efa0 <tcp_input+0x2bc>
 801f352:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 801f354:	2b00      	cmp	r3, #0
 801f356:	f47f ae23 	bne.w	801efa0 <tcp_input+0x2bc>
        recv_flags |= TF_CLOSED;
 801f35a:	f89a 3000 	ldrb.w	r3, [sl]
 801f35e:	f043 0310 	orr.w	r3, r3, #16
 801f362:	f88a 3000 	strb.w	r3, [sl]
    if (err != ERR_ABRT) {
 801f366:	e61b      	b.n	801efa0 <tcp_input+0x2bc>
      tcp_receive(pcb);
 801f368:	4628      	mov	r0, r5
 801f36a:	f7fe ff73 	bl	801e254 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801f36e:	f89a 3000 	ldrb.w	r3, [sl]
 801f372:	069a      	lsls	r2, r3, #26
 801f374:	f57f ae14 	bpl.w	801efa0 <tcp_input+0x2bc>
        tcp_ack_now(pcb);
 801f378:	8b6b      	ldrh	r3, [r5, #26]
        tcp_pcb_purge(pcb);
 801f37a:	4628      	mov	r0, r5
        tcp_ack_now(pcb);
 801f37c:	f043 0302 	orr.w	r3, r3, #2
 801f380:	836b      	strh	r3, [r5, #26]
        tcp_pcb_purge(pcb);
 801f382:	f7fd fee1 	bl	801d148 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801f386:	4b14      	ldr	r3, [pc, #80]	; (801f3d8 <tcp_input+0x6f4>)
 801f388:	681b      	ldr	r3, [r3, #0]
 801f38a:	42ab      	cmp	r3, r5
 801f38c:	d061      	beq.n	801f452 <tcp_input+0x76e>
 801f38e:	2b00      	cmp	r3, #0
 801f390:	d062      	beq.n	801f458 <tcp_input+0x774>
 801f392:	68da      	ldr	r2, [r3, #12]
 801f394:	42aa      	cmp	r2, r5
 801f396:	f000 8210 	beq.w	801f7ba <tcp_input+0xad6>
 801f39a:	4613      	mov	r3, r2
 801f39c:	e7f7      	b.n	801f38e <tcp_input+0x6aa>
      tcp_receive(pcb);
 801f39e:	4628      	mov	r0, r5
 801f3a0:	f7fe ff58 	bl	801e254 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801f3a4:	f89a 3000 	ldrb.w	r3, [sl]
 801f3a8:	f013 0f20 	tst.w	r3, #32
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801f3ac:	4b08      	ldr	r3, [pc, #32]	; (801f3d0 <tcp_input+0x6ec>)
 801f3ae:	781b      	ldrb	r3, [r3, #0]
      if (recv_flags & TF_GOT_FIN) {
 801f3b0:	f000 818e 	beq.w	801f6d0 <tcp_input+0x9ec>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801f3b4:	06d8      	lsls	r0, r3, #27
 801f3b6:	d504      	bpl.n	801f3c2 <tcp_input+0x6de>
 801f3b8:	4b0c      	ldr	r3, [pc, #48]	; (801f3ec <tcp_input+0x708>)
 801f3ba:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 801f3bc:	681b      	ldr	r3, [r3, #0]
 801f3be:	429a      	cmp	r2, r3
 801f3c0:	d038      	beq.n	801f434 <tcp_input+0x750>
          tcp_ack_now(pcb);
 801f3c2:	8b6b      	ldrh	r3, [r5, #26]
 801f3c4:	f043 0302 	orr.w	r3, r3, #2
 801f3c8:	836b      	strh	r3, [r5, #26]
          pcb->state = CLOSING;
 801f3ca:	2308      	movs	r3, #8
 801f3cc:	752b      	strb	r3, [r5, #20]
    if (err != ERR_ABRT) {
 801f3ce:	e5e7      	b.n	801efa0 <tcp_input+0x2bc>
 801f3d0:	2002e4b4 	.word	0x2002e4b4
 801f3d4:	2002e4d4 	.word	0x2002e4d4
 801f3d8:	2002e494 	.word	0x2002e494
 801f3dc:	2002e4ec 	.word	0x2002e4ec
 801f3e0:	2002e498 	.word	0x2002e498
 801f3e4:	2002e4dc 	.word	0x2002e4dc
 801f3e8:	2002e4a4 	.word	0x2002e4a4
 801f3ec:	2002e4b0 	.word	0x2002e4b0
 801f3f0:	2001f30c 	.word	0x2001f30c
      tcp_receive(pcb);
 801f3f4:	4628      	mov	r0, r5
 801f3f6:	f7fe ff2d 	bl	801e254 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801f3fa:	4ba8      	ldr	r3, [pc, #672]	; (801f69c <tcp_input+0x9b8>)
 801f3fc:	781b      	ldrb	r3, [r3, #0]
 801f3fe:	06db      	lsls	r3, r3, #27
 801f400:	f57f adce 	bpl.w	801efa0 <tcp_input+0x2bc>
 801f404:	4ba6      	ldr	r3, [pc, #664]	; (801f6a0 <tcp_input+0x9bc>)
 801f406:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 801f408:	681b      	ldr	r3, [r3, #0]
 801f40a:	429a      	cmp	r2, r3
 801f40c:	f47f adc8 	bne.w	801efa0 <tcp_input+0x2bc>
 801f410:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 801f412:	2b00      	cmp	r3, #0
 801f414:	f47f adc4 	bne.w	801efa0 <tcp_input+0x2bc>
        tcp_pcb_purge(pcb);
 801f418:	4628      	mov	r0, r5
 801f41a:	f7fd fe95 	bl	801d148 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801f41e:	4ba1      	ldr	r3, [pc, #644]	; (801f6a4 <tcp_input+0x9c0>)
 801f420:	681b      	ldr	r3, [r3, #0]
 801f422:	42ab      	cmp	r3, r5
 801f424:	d015      	beq.n	801f452 <tcp_input+0x76e>
 801f426:	b1bb      	cbz	r3, 801f458 <tcp_input+0x774>
 801f428:	68da      	ldr	r2, [r3, #12]
 801f42a:	42aa      	cmp	r2, r5
 801f42c:	f000 81c5 	beq.w	801f7ba <tcp_input+0xad6>
 801f430:	4613      	mov	r3, r2
 801f432:	e7f8      	b.n	801f426 <tcp_input+0x742>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801f434:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 801f436:	2b00      	cmp	r3, #0
 801f438:	d1c3      	bne.n	801f3c2 <tcp_input+0x6de>
          tcp_ack_now(pcb);
 801f43a:	8b6b      	ldrh	r3, [r5, #26]
          tcp_pcb_purge(pcb);
 801f43c:	4628      	mov	r0, r5
          tcp_ack_now(pcb);
 801f43e:	f043 0302 	orr.w	r3, r3, #2
 801f442:	836b      	strh	r3, [r5, #26]
          tcp_pcb_purge(pcb);
 801f444:	f7fd fe80 	bl	801d148 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 801f448:	4b96      	ldr	r3, [pc, #600]	; (801f6a4 <tcp_input+0x9c0>)
 801f44a:	681b      	ldr	r3, [r3, #0]
 801f44c:	42ab      	cmp	r3, r5
 801f44e:	f040 81b7 	bne.w	801f7c0 <tcp_input+0xadc>
        TCP_RMV_ACTIVE(pcb);
 801f452:	68eb      	ldr	r3, [r5, #12]
 801f454:	4a93      	ldr	r2, [pc, #588]	; (801f6a4 <tcp_input+0x9c0>)
 801f456:	6013      	str	r3, [r2, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801f458:	4b93      	ldr	r3, [pc, #588]	; (801f6a8 <tcp_input+0x9c4>)
        pcb->state = TIME_WAIT;
 801f45a:	220a      	movs	r2, #10
 801f45c:	752a      	strb	r2, [r5, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801f45e:	681a      	ldr	r2, [r3, #0]
 801f460:	601d      	str	r5, [r3, #0]
 801f462:	60ea      	str	r2, [r5, #12]
        TCP_RMV_ACTIVE(pcb);
 801f464:	2201      	movs	r2, #1
 801f466:	4b91      	ldr	r3, [pc, #580]	; (801f6ac <tcp_input+0x9c8>)
 801f468:	701a      	strb	r2, [r3, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801f46a:	f001 fd07 	bl	8020e7c <tcp_timer_needed>
    if (err != ERR_ABRT) {
 801f46e:	e597      	b.n	801efa0 <tcp_input+0x2bc>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801f470:	4b8f      	ldr	r3, [pc, #572]	; (801f6b0 <tcp_input+0x9cc>)
 801f472:	22c2      	movs	r2, #194	; 0xc2
 801f474:	498f      	ldr	r1, [pc, #572]	; (801f6b4 <tcp_input+0x9d0>)
 801f476:	4890      	ldr	r0, [pc, #576]	; (801f6b8 <tcp_input+0x9d4>)
 801f478:	f007 f8ec 	bl	8026654 <iprintf>
 801f47c:	e47d      	b.n	801ed7a <tcp_input+0x96>
    LWIP_ASSERT("p->len == 0", p->len == 0);
 801f47e:	4b8c      	ldr	r3, [pc, #560]	; (801f6b0 <tcp_input+0x9cc>)
 801f480:	22df      	movs	r2, #223	; 0xdf
 801f482:	498e      	ldr	r1, [pc, #568]	; (801f6bc <tcp_input+0x9d8>)
 801f484:	488c      	ldr	r0, [pc, #560]	; (801f6b8 <tcp_input+0x9d4>)
 801f486:	f007 f8e5 	bl	8026654 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 801f48a:	8923      	ldrh	r3, [r4, #8]
 801f48c:	e49b      	b.n	801edc6 <tcp_input+0xe2>
        if (pcb->rcv_ann_wnd == 0) {
 801f48e:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 801f490:	2b00      	cmp	r3, #0
 801f492:	f000 80d9 	beq.w	801f648 <tcp_input+0x964>
 801f496:	4c8a      	ldr	r4, [pc, #552]	; (801f6c0 <tcp_input+0x9dc>)
 801f498:	e595      	b.n	801efc6 <tcp_input+0x2e2>
        if (recv_acked > 0) {
 801f49a:	f8bb 2000 	ldrh.w	r2, [fp]
 801f49e:	b15a      	cbz	r2, 801f4b8 <tcp_input+0x7d4>
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 801f4a0:	f8d5 3080 	ldr.w	r3, [r5, #128]	; 0x80
 801f4a4:	b12b      	cbz	r3, 801f4b2 <tcp_input+0x7ce>
 801f4a6:	4629      	mov	r1, r5
 801f4a8:	6928      	ldr	r0, [r5, #16]
 801f4aa:	4798      	blx	r3
            if (err == ERR_ABRT) {
 801f4ac:	300d      	adds	r0, #13
 801f4ae:	f43f ad8a 	beq.w	801efc6 <tcp_input+0x2e2>
          recv_acked = 0;
 801f4b2:	2300      	movs	r3, #0
 801f4b4:	f8ab 3000 	strh.w	r3, [fp]
        if (tcp_input_delayed_close(pcb)) {
 801f4b8:	4628      	mov	r0, r5
 801f4ba:	f7fe fe2b 	bl	801e114 <tcp_input_delayed_close>
 801f4be:	2800      	cmp	r0, #0
 801f4c0:	f47f ad81 	bne.w	801efc6 <tcp_input+0x2e2>
        if (recv_data != NULL) {
 801f4c4:	f8d8 3000 	ldr.w	r3, [r8]
 801f4c8:	b1fb      	cbz	r3, 801f50a <tcp_input+0x826>
          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801f4ca:	6fab      	ldr	r3, [r5, #120]	; 0x78
 801f4cc:	b133      	cbz	r3, 801f4dc <tcp_input+0x7f8>
 801f4ce:	4b78      	ldr	r3, [pc, #480]	; (801f6b0 <tcp_input+0x9cc>)
 801f4d0:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 801f4d4:	497b      	ldr	r1, [pc, #492]	; (801f6c4 <tcp_input+0x9e0>)
 801f4d6:	4878      	ldr	r0, [pc, #480]	; (801f6b8 <tcp_input+0x9d4>)
 801f4d8:	f007 f8bc 	bl	8026654 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 801f4dc:	8b6b      	ldrh	r3, [r5, #26]
 801f4de:	f013 0310 	ands.w	r3, r3, #16
 801f4e2:	f040 8113 	bne.w	801f70c <tcp_input+0xa28>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801f4e6:	f8d5 6084 	ldr.w	r6, [r5, #132]	; 0x84
 801f4ea:	2e00      	cmp	r6, #0
 801f4ec:	f000 8121 	beq.w	801f732 <tcp_input+0xa4e>
 801f4f0:	f8d8 2000 	ldr.w	r2, [r8]
 801f4f4:	4629      	mov	r1, r5
 801f4f6:	6928      	ldr	r0, [r5, #16]
 801f4f8:	47b0      	blx	r6
          if (err == ERR_ABRT) {
 801f4fa:	f110 0f0d 	cmn.w	r0, #13
 801f4fe:	f43f ad62 	beq.w	801efc6 <tcp_input+0x2e2>
          if (err != ERR_OK) {
 801f502:	b110      	cbz	r0, 801f50a <tcp_input+0x826>
            pcb->refused_data = recv_data;
 801f504:	f8d8 3000 	ldr.w	r3, [r8]
 801f508:	67ab      	str	r3, [r5, #120]	; 0x78
        if (recv_flags & TF_GOT_FIN) {
 801f50a:	f89a 3000 	ldrb.w	r3, [sl]
 801f50e:	0699      	lsls	r1, r3, #26
 801f510:	d507      	bpl.n	801f522 <tcp_input+0x83e>
          if (pcb->refused_data != NULL) {
 801f512:	6fab      	ldr	r3, [r5, #120]	; 0x78
 801f514:	2b00      	cmp	r3, #0
 801f516:	f000 80ad 	beq.w	801f674 <tcp_input+0x990>
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 801f51a:	7b5a      	ldrb	r2, [r3, #13]
 801f51c:	f042 0220 	orr.w	r2, r2, #32
 801f520:	735a      	strb	r2, [r3, #13]
        tcp_input_pcb = NULL;
 801f522:	2300      	movs	r3, #0
        if (tcp_input_delayed_close(pcb)) {
 801f524:	4628      	mov	r0, r5
        tcp_input_pcb = NULL;
 801f526:	6023      	str	r3, [r4, #0]
        if (tcp_input_delayed_close(pcb)) {
 801f528:	f7fe fdf4 	bl	801e114 <tcp_input_delayed_close>
 801f52c:	2800      	cmp	r0, #0
 801f52e:	f47f ad4a 	bne.w	801efc6 <tcp_input+0x2e2>
        tcp_output(pcb);
 801f532:	4628      	mov	r0, r5
 801f534:	f001 f976 	bl	8020824 <tcp_output>
 801f538:	e545      	b.n	801efc6 <tcp_input+0x2e2>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 801f53a:	6830      	ldr	r0, [r6, #0]
 801f53c:	8980      	ldrh	r0, [r0, #12]
 801f53e:	f7fa ff83 	bl	801a448 <lwip_htons>
 801f542:	f010 0004 	ands.w	r0, r0, #4
 801f546:	f47f abda 	bne.w	801ecfe <tcp_input+0x1a>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801f54a:	9a05      	ldr	r2, [sp, #20]
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801f54c:	6833      	ldr	r3, [r6, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801f54e:	8811      	ldrh	r1, [r2, #0]
 801f550:	4a5d      	ldr	r2, [pc, #372]	; (801f6c8 <tcp_input+0x9e4>)
 801f552:	881d      	ldrh	r5, [r3, #0]
 801f554:	6812      	ldr	r2, [r2, #0]
 801f556:	440a      	add	r2, r1
 801f558:	4951      	ldr	r1, [pc, #324]	; (801f6a0 <tcp_input+0x9bc>)
 801f55a:	6809      	ldr	r1, [r1, #0]
 801f55c:	9502      	str	r5, [sp, #8]
 801f55e:	885b      	ldrh	r3, [r3, #2]
 801f560:	e9cd 9300 	strd	r9, r3, [sp]
 801f564:	4b59      	ldr	r3, [pc, #356]	; (801f6cc <tcp_input+0x9e8>)
 801f566:	f001 f8e3 	bl	8020730 <tcp_rst>
 801f56a:	f7ff bbc8 	b.w	801ecfe <tcp_input+0x1a>
          && (ackno == pcb->lastack + 1)) {
 801f56e:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 801f570:	494b      	ldr	r1, [pc, #300]	; (801f6a0 <tcp_input+0x9bc>)
 801f572:	3201      	adds	r2, #1
 801f574:	6809      	ldr	r1, [r1, #0]
 801f576:	428a      	cmp	r2, r1
 801f578:	f47f aebe 	bne.w	801f2f8 <tcp_input+0x614>
        pcb->rcv_nxt = seqno + 1;
 801f57c:	4b52      	ldr	r3, [pc, #328]	; (801f6c8 <tcp_input+0x9e4>)
        pcb->snd_wnd = tcphdr->wnd;
 801f57e:	6830      	ldr	r0, [r6, #0]
        pcb->rcv_nxt = seqno + 1;
 801f580:	681b      	ldr	r3, [r3, #0]
        pcb->lastack = ackno;
 801f582:	646a      	str	r2, [r5, #68]	; 0x44
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801f584:	1d2a      	adds	r2, r5, #4
        pcb->rcv_nxt = seqno + 1;
 801f586:	1c59      	adds	r1, r3, #1
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 801f588:	3b01      	subs	r3, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801f58a:	8e6e      	ldrh	r6, [r5, #50]	; 0x32
        pcb->rcv_nxt = seqno + 1;
 801f58c:	6269      	str	r1, [r5, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801f58e:	62e9      	str	r1, [r5, #44]	; 0x2c
        pcb->snd_wnd = tcphdr->wnd;
 801f590:	89c1      	ldrh	r1, [r0, #14]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801f592:	4610      	mov	r0, r2
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 801f594:	656b      	str	r3, [r5, #84]	; 0x54
        pcb->state = ESTABLISHED;
 801f596:	2304      	movs	r3, #4
        pcb->snd_wnd = tcphdr->wnd;
 801f598:	f8a5 1060 	strh.w	r1, [r5, #96]	; 0x60
        pcb->state = ESTABLISHED;
 801f59c:	752b      	strb	r3, [r5, #20]
        pcb->snd_wnd_max = pcb->snd_wnd;
 801f59e:	f8a5 1062 	strh.w	r1, [r5, #98]	; 0x62
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801f5a2:	9205      	str	r2, [sp, #20]
 801f5a4:	f004 fb88 	bl	8023cb8 <ip4_route>
 801f5a8:	9a05      	ldr	r2, [sp, #20]
 801f5aa:	4601      	mov	r1, r0
 801f5ac:	4630      	mov	r0, r6
 801f5ae:	f7fe fcff 	bl	801dfb0 <tcp_eff_send_mss_netif>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801f5b2:	f241 131c 	movw	r3, #4380	; 0x111c
 801f5b6:	0042      	lsls	r2, r0, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801f5b8:	8668      	strh	r0, [r5, #50]	; 0x32
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801f5ba:	0081      	lsls	r1, r0, #2
 801f5bc:	429a      	cmp	r2, r3
 801f5be:	4616      	mov	r6, r2
 801f5c0:	bf38      	it	cc
 801f5c2:	461e      	movcc	r6, r3
 801f5c4:	ebb6 0f80 	cmp.w	r6, r0, lsl #2
 801f5c8:	f240 814d 	bls.w	801f866 <tcp_input+0xb82>
 801f5cc:	b28b      	uxth	r3, r1
 801f5ce:	f8a5 3048 	strh.w	r3, [r5, #72]	; 0x48
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801f5d2:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
 801f5d6:	2b00      	cmp	r3, #0
 801f5d8:	f000 813d 	beq.w	801f856 <tcp_input+0xb72>
        --pcb->snd_queuelen;
 801f5dc:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
        rseg = pcb->unacked;
 801f5e0:	6f2e      	ldr	r6, [r5, #112]	; 0x70
        --pcb->snd_queuelen;
 801f5e2:	3b01      	subs	r3, #1
 801f5e4:	f8a5 3066 	strh.w	r3, [r5, #102]	; 0x66
        if (rseg == NULL) {
 801f5e8:	2e00      	cmp	r6, #0
 801f5ea:	f000 812f 	beq.w	801f84c <tcp_input+0xb68>
          pcb->unacked = rseg->next;
 801f5ee:	6833      	ldr	r3, [r6, #0]
 801f5f0:	672b      	str	r3, [r5, #112]	; 0x70
        tcp_seg_free(rseg);
 801f5f2:	4630      	mov	r0, r6
 801f5f4:	f7fd fce0 	bl	801cfb8 <tcp_seg_free>
        if (pcb->unacked == NULL) {
 801f5f8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 801f5fa:	2b00      	cmp	r3, #0
 801f5fc:	f000 8122 	beq.w	801f844 <tcp_input+0xb60>
          pcb->rtime = 0;
 801f600:	2300      	movs	r3, #0
 801f602:	862b      	strh	r3, [r5, #48]	; 0x30
          pcb->nrtx = 0;
 801f604:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 801f608:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 801f60c:	b133      	cbz	r3, 801f61c <tcp_input+0x938>
 801f60e:	2200      	movs	r2, #0
 801f610:	4629      	mov	r1, r5
 801f612:	6928      	ldr	r0, [r5, #16]
 801f614:	4798      	blx	r3
        if (err == ERR_ABRT) {
 801f616:	300d      	adds	r0, #13
 801f618:	f43f acd5 	beq.w	801efc6 <tcp_input+0x2e2>
        tcp_ack_now(pcb);
 801f61c:	8b6b      	ldrh	r3, [r5, #26]
 801f61e:	f043 0302 	orr.w	r3, r3, #2
 801f622:	836b      	strh	r3, [r5, #26]
    if (err != ERR_ABRT) {
 801f624:	e4bc      	b.n	801efa0 <tcp_input+0x2bc>
      if (ackno == pcb->snd_nxt) {
 801f626:	4b1e      	ldr	r3, [pc, #120]	; (801f6a0 <tcp_input+0x9bc>)
 801f628:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 801f62a:	681b      	ldr	r3, [r3, #0]
 801f62c:	429a      	cmp	r2, r3
 801f62e:	f47f acb7 	bne.w	801efa0 <tcp_input+0x2bc>
      recv_flags |= TF_RESET;
 801f632:	f89a 3000 	ldrb.w	r3, [sl]
 801f636:	f043 0308 	orr.w	r3, r3, #8
 801f63a:	f88a 3000 	strb.w	r3, [sl]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801f63e:	8b6b      	ldrh	r3, [r5, #26]
 801f640:	f023 0301 	bic.w	r3, r3, #1
 801f644:	836b      	strh	r3, [r5, #26]
    if (err != ERR_ABRT) {
 801f646:	e4ab      	b.n	801efa0 <tcp_input+0x2bc>
          tcp_send_empty_ack(pcb);
 801f648:	4628      	mov	r0, r5
 801f64a:	4c1d      	ldr	r4, [pc, #116]	; (801f6c0 <tcp_input+0x9dc>)
 801f64c:	f001 f8b8 	bl	80207c0 <tcp_send_empty_ack>
 801f650:	e4b9      	b.n	801efc6 <tcp_input+0x2e2>
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801f652:	8802      	ldrh	r2, [r0, #0]
 801f654:	e9cd 9300 	strd	r9, r3, [sp]
 801f658:	9b05      	ldr	r3, [sp, #20]
 801f65a:	9202      	str	r2, [sp, #8]
 801f65c:	881a      	ldrh	r2, [r3, #0]
 801f65e:	4b1a      	ldr	r3, [pc, #104]	; (801f6c8 <tcp_input+0x9e4>)
 801f660:	681b      	ldr	r3, [r3, #0]
 801f662:	441a      	add	r2, r3
 801f664:	4b0e      	ldr	r3, [pc, #56]	; (801f6a0 <tcp_input+0x9bc>)
 801f666:	4628      	mov	r0, r5
 801f668:	6819      	ldr	r1, [r3, #0]
 801f66a:	4b18      	ldr	r3, [pc, #96]	; (801f6cc <tcp_input+0x9e8>)
 801f66c:	f001 f860 	bl	8020730 <tcp_rst>
 801f670:	f7ff bb45 	b.w	801ecfe <tcp_input+0x1a>
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801f674:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
 801f676:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801f67a:	d001      	beq.n	801f680 <tcp_input+0x99c>
              pcb->rcv_wnd++;
 801f67c:	3301      	adds	r3, #1
 801f67e:	852b      	strh	r3, [r5, #40]	; 0x28
            TCP_EVENT_CLOSED(pcb, err);
 801f680:	f8d5 6084 	ldr.w	r6, [r5, #132]	; 0x84
 801f684:	2e00      	cmp	r6, #0
 801f686:	f43f af4c 	beq.w	801f522 <tcp_input+0x83e>
 801f68a:	2300      	movs	r3, #0
 801f68c:	4629      	mov	r1, r5
 801f68e:	6928      	ldr	r0, [r5, #16]
 801f690:	461a      	mov	r2, r3
 801f692:	47b0      	blx	r6
            if (err == ERR_ABRT) {
 801f694:	300d      	adds	r0, #13
 801f696:	f47f af44 	bne.w	801f522 <tcp_input+0x83e>
 801f69a:	e494      	b.n	801efc6 <tcp_input+0x2e2>
 801f69c:	2002e4b4 	.word	0x2002e4b4
 801f6a0:	2002e4b0 	.word	0x2002e4b0
 801f6a4:	2002e494 	.word	0x2002e494
 801f6a8:	2002e4ac 	.word	0x2002e4ac
 801f6ac:	2002e498 	.word	0x2002e498
 801f6b0:	08045cc8 	.word	0x08045cc8
 801f6b4:	08045ed0 	.word	0x08045ed0
 801f6b8:	0802b34c 	.word	0x0802b34c
 801f6bc:	08045ee0 	.word	0x08045ee0
 801f6c0:	2002e4d8 	.word	0x2002e4d8
 801f6c4:	0804607c 	.word	0x0804607c
 801f6c8:	2002e4d4 	.word	0x2002e4d4
 801f6cc:	2001f30c 	.word	0x2001f30c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801f6d0:	06d9      	lsls	r1, r3, #27
 801f6d2:	f57f ac65 	bpl.w	801efa0 <tcp_input+0x2bc>
 801f6d6:	4b6a      	ldr	r3, [pc, #424]	; (801f880 <tcp_input+0xb9c>)
 801f6d8:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 801f6da:	681b      	ldr	r3, [r3, #0]
 801f6dc:	429a      	cmp	r2, r3
 801f6de:	f47f ac5f 	bne.w	801efa0 <tcp_input+0x2bc>
 801f6e2:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 801f6e4:	2b00      	cmp	r3, #0
 801f6e6:	f47f ac5b 	bne.w	801efa0 <tcp_input+0x2bc>
        pcb->state = FIN_WAIT_2;
 801f6ea:	2306      	movs	r3, #6
 801f6ec:	752b      	strb	r3, [r5, #20]
    if (err != ERR_ABRT) {
 801f6ee:	e457      	b.n	801efa0 <tcp_input+0x2bc>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 801f6f0:	2900      	cmp	r1, #0
 801f6f2:	f43f ac55 	beq.w	801efa0 <tcp_input+0x2bc>
 801f6f6:	4b63      	ldr	r3, [pc, #396]	; (801f884 <tcp_input+0xba0>)
 801f6f8:	681a      	ldr	r2, [r3, #0]
 801f6fa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801f6fc:	3b01      	subs	r3, #1
 801f6fe:	4293      	cmp	r3, r2
 801f700:	f47f ac4e 	bne.w	801efa0 <tcp_input+0x2bc>
        tcp_rexmit(pcb);
 801f704:	4628      	mov	r0, r5
 801f706:	f000 ff95 	bl	8020634 <tcp_rexmit>
    if (err != ERR_ABRT) {
 801f70a:	e449      	b.n	801efa0 <tcp_input+0x2bc>
            pbuf_free(recv_data);
 801f70c:	f8d8 0000 	ldr.w	r0, [r8]
 801f710:	f7fc fed6 	bl	801c4c0 <pbuf_free>
            tcp_abort(pcb);
 801f714:	4628      	mov	r0, r5
 801f716:	f7fe f957 	bl	801d9c8 <tcp_abort>
            goto aborted;
 801f71a:	e454      	b.n	801efc6 <tcp_input+0x2e2>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801f71c:	69ab      	ldr	r3, [r5, #24]
 801f71e:	2b00      	cmp	r3, #0
 801f720:	f43f aaed 	beq.w	801ecfe <tcp_input+0x1a>
 801f724:	4601      	mov	r1, r0
 801f726:	f04f 32ff 	mov.w	r2, #4294967295
 801f72a:	6928      	ldr	r0, [r5, #16]
 801f72c:	4798      	blx	r3
 801f72e:	f7ff bae6 	b.w	801ecfe <tcp_input+0x1a>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801f732:	4633      	mov	r3, r6
 801f734:	4630      	mov	r0, r6
 801f736:	f8d8 2000 	ldr.w	r2, [r8]
 801f73a:	4629      	mov	r1, r5
 801f73c:	f7fe fb5a 	bl	801ddf4 <tcp_recv_null>
 801f740:	e6db      	b.n	801f4fa <tcp_input+0x816>
          pcb->state = ESTABLISHED;
 801f742:	2304      	movs	r3, #4
 801f744:	752b      	strb	r3, [r5, #20]
          if (pcb->listener == NULL) {
 801f746:	6feb      	ldr	r3, [r5, #124]	; 0x7c
 801f748:	2b00      	cmp	r3, #0
 801f74a:	d0e3      	beq.n	801f714 <tcp_input+0xa30>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 801f74c:	699b      	ldr	r3, [r3, #24]
 801f74e:	2b00      	cmp	r3, #0
 801f750:	d05d      	beq.n	801f80e <tcp_input+0xb2a>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 801f752:	2200      	movs	r2, #0
 801f754:	4629      	mov	r1, r5
 801f756:	6928      	ldr	r0, [r5, #16]
 801f758:	4798      	blx	r3
          if (err != ERR_OK) {
 801f75a:	2800      	cmp	r0, #0
 801f75c:	d153      	bne.n	801f806 <tcp_input+0xb22>
          tcp_receive(pcb);
 801f75e:	4628      	mov	r0, r5
 801f760:	f7fe fd78 	bl	801e254 <tcp_receive>
          if (recv_acked != 0) {
 801f764:	f8bb 3000 	ldrh.w	r3, [fp]
 801f768:	b113      	cbz	r3, 801f770 <tcp_input+0xa8c>
            recv_acked--;
 801f76a:	3b01      	subs	r3, #1
 801f76c:	f8ab 3000 	strh.w	r3, [fp]
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801f770:	8e69      	ldrh	r1, [r5, #50]	; 0x32
 801f772:	f241 131c 	movw	r3, #4380	; 0x111c
 801f776:	004a      	lsls	r2, r1, #1
 801f778:	0088      	lsls	r0, r1, #2
 801f77a:	429a      	cmp	r2, r3
 801f77c:	4616      	mov	r6, r2
 801f77e:	bf38      	it	cc
 801f780:	461e      	movcc	r6, r3
 801f782:	ebb6 0f81 	cmp.w	r6, r1, lsl #2
 801f786:	d959      	bls.n	801f83c <tcp_input+0xb58>
 801f788:	b283      	uxth	r3, r0
 801f78a:	f8a5 3048 	strh.w	r3, [r5, #72]	; 0x48
          if (recv_flags & TF_GOT_FIN) {
 801f78e:	f89a 3000 	ldrb.w	r3, [sl]
 801f792:	069b      	lsls	r3, r3, #26
 801f794:	f57f ac04 	bpl.w	801efa0 <tcp_input+0x2bc>
 801f798:	e584      	b.n	801f2a4 <tcp_input+0x5c0>
  } else if (flags & TCP_FIN) {
 801f79a:	07d0      	lsls	r0, r2, #31
 801f79c:	f57f ac72 	bpl.w	801f084 <tcp_input+0x3a0>
    pcb->tmr = tcp_ticks;
 801f7a0:	4b39      	ldr	r3, [pc, #228]	; (801f888 <tcp_input+0xba4>)
 801f7a2:	681b      	ldr	r3, [r3, #0]
 801f7a4:	622b      	str	r3, [r5, #32]
 801f7a6:	e46d      	b.n	801f084 <tcp_input+0x3a0>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 801f7a8:	4b38      	ldr	r3, [pc, #224]	; (801f88c <tcp_input+0xba8>)
 801f7aa:	f240 1215 	movw	r2, #277	; 0x115
 801f7ae:	4938      	ldr	r1, [pc, #224]	; (801f890 <tcp_input+0xbac>)
 801f7b0:	4838      	ldr	r0, [pc, #224]	; (801f894 <tcp_input+0xbb0>)
 801f7b2:	f006 ff4f 	bl	8026654 <iprintf>
 801f7b6:	f7ff bbb0 	b.w	801ef1a <tcp_input+0x236>
        TCP_RMV_ACTIVE(pcb);
 801f7ba:	68ea      	ldr	r2, [r5, #12]
 801f7bc:	60da      	str	r2, [r3, #12]
 801f7be:	e64b      	b.n	801f458 <tcp_input+0x774>
          TCP_RMV_ACTIVE(pcb);
 801f7c0:	2b00      	cmp	r3, #0
 801f7c2:	f43f ae49 	beq.w	801f458 <tcp_input+0x774>
 801f7c6:	68da      	ldr	r2, [r3, #12]
 801f7c8:	42aa      	cmp	r2, r5
 801f7ca:	d0f6      	beq.n	801f7ba <tcp_input+0xad6>
 801f7cc:	4613      	mov	r3, r2
 801f7ce:	e7f7      	b.n	801f7c0 <tcp_input+0xadc>
      tcp_abandon(npcb, 0);
 801f7d0:	2100      	movs	r1, #0
 801f7d2:	4648      	mov	r0, r9
 801f7d4:	f7fe f828 	bl	801d828 <tcp_abandon>
      return;
 801f7d8:	f7ff ba91 	b.w	801ecfe <tcp_input+0x1a>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 801f7dc:	4b2b      	ldr	r3, [pc, #172]	; (801f88c <tcp_input+0xba8>)
 801f7de:	f240 120d 	movw	r2, #269	; 0x10d
 801f7e2:	492d      	ldr	r1, [pc, #180]	; (801f898 <tcp_input+0xbb4>)
 801f7e4:	482b      	ldr	r0, [pc, #172]	; (801f894 <tcp_input+0xbb0>)
 801f7e6:	f006 ff35 	bl	8026654 <iprintf>
      if (prev != NULL) {
 801f7ea:	f1b8 0f00 	cmp.w	r8, #0
 801f7ee:	f43f ab90 	beq.w	801ef12 <tcp_input+0x22e>
 801f7f2:	68eb      	ldr	r3, [r5, #12]
 801f7f4:	f7ff bb87 	b.w	801ef06 <tcp_input+0x222>
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801f7f8:	e9cd 0301 	strd	r0, r3, [sp, #4]
 801f7fc:	9b05      	ldr	r3, [sp, #20]
 801f7fe:	f8cd 9000 	str.w	r9, [sp]
 801f802:	881b      	ldrh	r3, [r3, #0]
 801f804:	e72d      	b.n	801f662 <tcp_input+0x97e>
            if (err != ERR_ABRT) {
 801f806:	300d      	adds	r0, #13
 801f808:	f43f abdd 	beq.w	801efc6 <tcp_input+0x2e2>
 801f80c:	e782      	b.n	801f714 <tcp_input+0xa30>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 801f80e:	4b1f      	ldr	r3, [pc, #124]	; (801f88c <tcp_input+0xba8>)
 801f810:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 801f814:	4921      	ldr	r1, [pc, #132]	; (801f89c <tcp_input+0xbb8>)
 801f816:	481f      	ldr	r0, [pc, #124]	; (801f894 <tcp_input+0xbb0>)
 801f818:	f006 ff1c 	bl	8026654 <iprintf>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 801f81c:	6feb      	ldr	r3, [r5, #124]	; 0x7c
 801f81e:	699b      	ldr	r3, [r3, #24]
 801f820:	2b00      	cmp	r3, #0
 801f822:	d196      	bne.n	801f752 <tcp_input+0xa6e>
 801f824:	e776      	b.n	801f714 <tcp_input+0xa30>
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 801f826:	2900      	cmp	r1, #0
 801f828:	f47f af03 	bne.w	801f632 <tcp_input+0x94e>
 801f82c:	4b17      	ldr	r3, [pc, #92]	; (801f88c <tcp_input+0xba8>)
 801f82e:	f44f 724e 	mov.w	r2, #824	; 0x338
 801f832:	491b      	ldr	r1, [pc, #108]	; (801f8a0 <tcp_input+0xbbc>)
 801f834:	4817      	ldr	r0, [pc, #92]	; (801f894 <tcp_input+0xbb0>)
 801f836:	f006 ff0d 	bl	8026654 <iprintf>
 801f83a:	e6fa      	b.n	801f632 <tcp_input+0x94e>
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801f83c:	429a      	cmp	r2, r3
 801f83e:	bf88      	it	hi
 801f840:	b293      	uxthhi	r3, r2
 801f842:	e7a2      	b.n	801f78a <tcp_input+0xaa6>
          pcb->rtime = -1;
 801f844:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801f848:	862b      	strh	r3, [r5, #48]	; 0x30
 801f84a:	e6dd      	b.n	801f608 <tcp_input+0x924>
          rseg = pcb->unsent;
 801f84c:	6eee      	ldr	r6, [r5, #108]	; 0x6c
          LWIP_ASSERT("no segment to free", rseg != NULL);
 801f84e:	b176      	cbz	r6, 801f86e <tcp_input+0xb8a>
          pcb->unsent = rseg->next;
 801f850:	6833      	ldr	r3, [r6, #0]
 801f852:	66eb      	str	r3, [r5, #108]	; 0x6c
 801f854:	e6cd      	b.n	801f5f2 <tcp_input+0x90e>
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801f856:	4b0d      	ldr	r3, [pc, #52]	; (801f88c <tcp_input+0xba8>)
 801f858:	f44f 725b 	mov.w	r2, #876	; 0x36c
 801f85c:	4911      	ldr	r1, [pc, #68]	; (801f8a4 <tcp_input+0xbc0>)
 801f85e:	480d      	ldr	r0, [pc, #52]	; (801f894 <tcp_input+0xbb0>)
 801f860:	f006 fef8 	bl	8026654 <iprintf>
 801f864:	e6ba      	b.n	801f5dc <tcp_input+0x8f8>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801f866:	429a      	cmp	r2, r3
 801f868:	bf88      	it	hi
 801f86a:	b293      	uxthhi	r3, r2
 801f86c:	e6af      	b.n	801f5ce <tcp_input+0x8ea>
          LWIP_ASSERT("no segment to free", rseg != NULL);
 801f86e:	4b07      	ldr	r3, [pc, #28]	; (801f88c <tcp_input+0xba8>)
 801f870:	f44f 725d 	mov.w	r2, #884	; 0x374
 801f874:	490c      	ldr	r1, [pc, #48]	; (801f8a8 <tcp_input+0xbc4>)
 801f876:	4807      	ldr	r0, [pc, #28]	; (801f894 <tcp_input+0xbb0>)
 801f878:	f006 feec 	bl	8026654 <iprintf>
 801f87c:	e7e8      	b.n	801f850 <tcp_input+0xb6c>
 801f87e:	bf00      	nop
 801f880:	2002e4b0 	.word	0x2002e4b0
 801f884:	2002e4d4 	.word	0x2002e4d4
 801f888:	2002e4a4 	.word	0x2002e4a4
 801f88c:	08045cc8 	.word	0x08045cc8
 801f890:	08045fb4 	.word	0x08045fb4
 801f894:	0802b34c 	.word	0x0802b34c
 801f898:	08045f88 	.word	0x08045f88
 801f89c:	0804605c 	.word	0x0804605c
 801f8a0:	08046010 	.word	0x08046010
 801f8a4:	08046030 	.word	0x08046030
 801f8a8:	08046048 	.word	0x08046048

0801f8ac <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
  recv_flags |= TF_CLOSED;
 801f8ac:	4a02      	ldr	r2, [pc, #8]	; (801f8b8 <tcp_trigger_input_pcb_close+0xc>)
 801f8ae:	7813      	ldrb	r3, [r2, #0]
 801f8b0:	f043 0310 	orr.w	r3, r3, #16
 801f8b4:	7013      	strb	r3, [r2, #0]
}
 801f8b6:	4770      	bx	lr
 801f8b8:	2002e4d0 	.word	0x2002e4d0

0801f8bc <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 801f8bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f8c0:	9f08      	ldr	r7, [sp, #32]
 801f8c2:	4680      	mov	r8, r0
 801f8c4:	460d      	mov	r5, r1
 801f8c6:	4614      	mov	r4, r2
 801f8c8:	461e      	mov	r6, r3
 801f8ca:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 801f8ce:	f89d a028 	ldrb.w	sl, [sp, #40]	; 0x28
  struct pbuf *p;
  u16_t alloc = length;

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801f8d2:	2f00      	cmp	r7, #0
 801f8d4:	d033      	beq.n	801f93e <tcp_pbuf_prealloc+0x82>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 801f8d6:	42a5      	cmp	r5, r4
 801f8d8:	d20e      	bcs.n	801f8f8 <tcp_pbuf_prealloc+0x3c>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801f8da:	f019 0f02 	tst.w	r9, #2
 801f8de:	d008      	beq.n	801f8f2 <tcp_pbuf_prealloc+0x36>
        (!(pcb->flags & TF_NODELAY) &&
         (!first_seg ||
          pcb->unsent != NULL ||
          pcb->unacked != NULL))) {
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 801f8e0:	f205 211b 	addw	r1, r5, #539	; 0x21b
 801f8e4:	f021 0103 	bic.w	r1, r1, #3
 801f8e8:	428c      	cmp	r4, r1
 801f8ea:	bf28      	it	cs
 801f8ec:	460c      	movcs	r4, r1
 801f8ee:	b2a1      	uxth	r1, r4
 801f8f0:	e003      	b.n	801f8fa <tcp_pbuf_prealloc+0x3e>
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801f8f2:	8b7b      	ldrh	r3, [r7, #26]
 801f8f4:	065b      	lsls	r3, r3, #25
 801f8f6:	d518      	bpl.n	801f92a <tcp_pbuf_prealloc+0x6e>
 801f8f8:	4629      	mov	r1, r5
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 801f8fa:	f44f 7220 	mov.w	r2, #640	; 0x280
 801f8fe:	4640      	mov	r0, r8
 801f900:	f7fc fc0c 	bl	801c11c <pbuf_alloc>
  if (p == NULL) {
 801f904:	4604      	mov	r4, r0
 801f906:	b168      	cbz	r0, 801f924 <tcp_pbuf_prealloc+0x68>
    return NULL;
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 801f908:	6803      	ldr	r3, [r0, #0]
 801f90a:	b133      	cbz	r3, 801f91a <tcp_pbuf_prealloc+0x5e>
 801f90c:	4b0f      	ldr	r3, [pc, #60]	; (801f94c <tcp_pbuf_prealloc+0x90>)
 801f90e:	f240 120b 	movw	r2, #267	; 0x10b
 801f912:	490f      	ldr	r1, [pc, #60]	; (801f950 <tcp_pbuf_prealloc+0x94>)
 801f914:	480f      	ldr	r0, [pc, #60]	; (801f954 <tcp_pbuf_prealloc+0x98>)
 801f916:	f006 fe9d 	bl	8026654 <iprintf>
  *oversize = p->len - length;
 801f91a:	8963      	ldrh	r3, [r4, #10]
 801f91c:	1b5b      	subs	r3, r3, r5
 801f91e:	8033      	strh	r3, [r6, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 801f920:	8125      	strh	r5, [r4, #8]
 801f922:	8165      	strh	r5, [r4, #10]
  return p;
}
 801f924:	4620      	mov	r0, r4
 801f926:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        (!(pcb->flags & TF_NODELAY) &&
 801f92a:	f1ba 0f00 	cmp.w	sl, #0
 801f92e:	d0d7      	beq.n	801f8e0 <tcp_pbuf_prealloc+0x24>
         (!first_seg ||
 801f930:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801f932:	2b00      	cmp	r3, #0
 801f934:	d1d4      	bne.n	801f8e0 <tcp_pbuf_prealloc+0x24>
          pcb->unsent != NULL ||
 801f936:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801f938:	2b00      	cmp	r3, #0
 801f93a:	d1d1      	bne.n	801f8e0 <tcp_pbuf_prealloc+0x24>
 801f93c:	e7dc      	b.n	801f8f8 <tcp_pbuf_prealloc+0x3c>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801f93e:	4b03      	ldr	r3, [pc, #12]	; (801f94c <tcp_pbuf_prealloc+0x90>)
 801f940:	22e9      	movs	r2, #233	; 0xe9
 801f942:	4905      	ldr	r1, [pc, #20]	; (801f958 <tcp_pbuf_prealloc+0x9c>)
 801f944:	4803      	ldr	r0, [pc, #12]	; (801f954 <tcp_pbuf_prealloc+0x98>)
 801f946:	f006 fe85 	bl	8026654 <iprintf>
 801f94a:	e7c4      	b.n	801f8d6 <tcp_pbuf_prealloc+0x1a>
 801f94c:	08046098 	.word	0x08046098
 801f950:	080460ec 	.word	0x080460ec
 801f954:	0802b34c 	.word	0x0802b34c
 801f958:	080460cc 	.word	0x080460cc

0801f95c <tcp_create_segment>:
{
 801f95c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f960:	460e      	mov	r6, r1
 801f962:	f89d a020 	ldrb.w	sl, [sp, #32]
 801f966:	4690      	mov	r8, r2
 801f968:	4699      	mov	r9, r3
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801f96a:	4607      	mov	r7, r0
 801f96c:	2800      	cmp	r0, #0
 801f96e:	d04c      	beq.n	801fa0a <tcp_create_segment+0xae>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801f970:	2e00      	cmp	r6, #0
 801f972:	d052      	beq.n	801fa1a <tcp_create_segment+0xbe>
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801f974:	ea4f 058a 	mov.w	r5, sl, lsl #2
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801f978:	22a8      	movs	r2, #168	; 0xa8
 801f97a:	4931      	ldr	r1, [pc, #196]	; (801fa40 <tcp_create_segment+0xe4>)
 801f97c:	2004      	movs	r0, #4
 801f97e:	f7fc f851 	bl	801ba24 <memp_malloc_fn>
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801f982:	f005 0504 	and.w	r5, r5, #4
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801f986:	4604      	mov	r4, r0
 801f988:	2800      	cmp	r0, #0
 801f98a:	d054      	beq.n	801fa36 <tcp_create_segment+0xda>
  seg->flags = optflags;
 801f98c:	f880 a00a 	strb.w	sl, [r0, #10]
  seg->next = NULL;
 801f990:	2300      	movs	r3, #0
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801f992:	8932      	ldrh	r2, [r6, #8]
 801f994:	fa1f fa85 	uxth.w	sl, r5
  seg->p = p;
 801f998:	6046      	str	r6, [r0, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801f99a:	42aa      	cmp	r2, r5
  seg->next = NULL;
 801f99c:	6003      	str	r3, [r0, #0]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801f99e:	d32c      	bcc.n	801f9fa <tcp_create_segment+0x9e>
  seg->len = p->tot_len - optlen;
 801f9a0:	eba2 020a 	sub.w	r2, r2, sl
  if (pbuf_add_header(p, TCP_HLEN)) {
 801f9a4:	4630      	mov	r0, r6
 801f9a6:	2114      	movs	r1, #20
  seg->len = p->tot_len - optlen;
 801f9a8:	8122      	strh	r2, [r4, #8]
  if (pbuf_add_header(p, TCP_HLEN)) {
 801f9aa:	f7fc fcc9 	bl	801c340 <pbuf_add_header>
 801f9ae:	4606      	mov	r6, r0
 801f9b0:	2800      	cmp	r0, #0
 801f9b2:	d139      	bne.n	801fa28 <tcp_create_segment+0xcc>
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801f9b4:	6863      	ldr	r3, [r4, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801f9b6:	02ad      	lsls	r5, r5, #10
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801f9b8:	8af8      	ldrh	r0, [r7, #22]
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801f9ba:	f8d3 a004 	ldr.w	sl, [r3, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801f9be:	f505 45a0 	add.w	r5, r5, #20480	; 0x5000
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801f9c2:	f8c4 a00c 	str.w	sl, [r4, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801f9c6:	f7fa fd3f 	bl	801a448 <lwip_htons>
 801f9ca:	f8aa 0000 	strh.w	r0, [sl]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801f9ce:	8b38      	ldrh	r0, [r7, #24]
 801f9d0:	68e7      	ldr	r7, [r4, #12]
 801f9d2:	f7fa fd39 	bl	801a448 <lwip_htons>
 801f9d6:	8078      	strh	r0, [r7, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801f9d8:	4648      	mov	r0, r9
 801f9da:	68e7      	ldr	r7, [r4, #12]
 801f9dc:	f7fa fd38 	bl	801a450 <lwip_htonl>
 801f9e0:	6078      	str	r0, [r7, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801f9e2:	ea45 0008 	orr.w	r0, r5, r8
 801f9e6:	68e7      	ldr	r7, [r4, #12]
 801f9e8:	f7fa fd2e 	bl	801a448 <lwip_htons>
  seg->tcphdr->urgp = 0;
 801f9ec:	68e3      	ldr	r3, [r4, #12]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801f9ee:	81b8      	strh	r0, [r7, #12]
  seg->tcphdr->urgp = 0;
 801f9f0:	749e      	strb	r6, [r3, #18]
 801f9f2:	74de      	strb	r6, [r3, #19]
}
 801f9f4:	4620      	mov	r0, r4
 801f9f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801f9fa:	22b0      	movs	r2, #176	; 0xb0
 801f9fc:	4b10      	ldr	r3, [pc, #64]	; (801fa40 <tcp_create_segment+0xe4>)
 801f9fe:	4911      	ldr	r1, [pc, #68]	; (801fa44 <tcp_create_segment+0xe8>)
 801fa00:	4811      	ldr	r0, [pc, #68]	; (801fa48 <tcp_create_segment+0xec>)
 801fa02:	f006 fe27 	bl	8026654 <iprintf>
  seg->len = p->tot_len - optlen;
 801fa06:	8932      	ldrh	r2, [r6, #8]
 801fa08:	e7ca      	b.n	801f9a0 <tcp_create_segment+0x44>
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801fa0a:	4b0d      	ldr	r3, [pc, #52]	; (801fa40 <tcp_create_segment+0xe4>)
 801fa0c:	22a3      	movs	r2, #163	; 0xa3
 801fa0e:	490f      	ldr	r1, [pc, #60]	; (801fa4c <tcp_create_segment+0xf0>)
 801fa10:	480d      	ldr	r0, [pc, #52]	; (801fa48 <tcp_create_segment+0xec>)
 801fa12:	f006 fe1f 	bl	8026654 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801fa16:	2e00      	cmp	r6, #0
 801fa18:	d1ac      	bne.n	801f974 <tcp_create_segment+0x18>
 801fa1a:	4b09      	ldr	r3, [pc, #36]	; (801fa40 <tcp_create_segment+0xe4>)
 801fa1c:	22a4      	movs	r2, #164	; 0xa4
 801fa1e:	490c      	ldr	r1, [pc, #48]	; (801fa50 <tcp_create_segment+0xf4>)
 801fa20:	4809      	ldr	r0, [pc, #36]	; (801fa48 <tcp_create_segment+0xec>)
 801fa22:	f006 fe17 	bl	8026654 <iprintf>
 801fa26:	e7a5      	b.n	801f974 <tcp_create_segment+0x18>
    tcp_seg_free(seg);
 801fa28:	4620      	mov	r0, r4
    return NULL;
 801fa2a:	2400      	movs	r4, #0
    tcp_seg_free(seg);
 801fa2c:	f7fd fac4 	bl	801cfb8 <tcp_seg_free>
}
 801fa30:	4620      	mov	r0, r4
 801fa32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    pbuf_free(p);
 801fa36:	4630      	mov	r0, r6
 801fa38:	f7fc fd42 	bl	801c4c0 <pbuf_free>
    return NULL;
 801fa3c:	e7da      	b.n	801f9f4 <tcp_create_segment+0x98>
 801fa3e:	bf00      	nop
 801fa40:	08046098 	.word	0x08046098
 801fa44:	08046144 	.word	0x08046144
 801fa48:	0802b34c 	.word	0x0802b34c
 801fa4c:	08046100 	.word	0x08046100
 801fa50:	08046120 	.word	0x08046120

0801fa54 <tcp_output_alloc_header_common.constprop.0>:
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801fa54:	3114      	adds	r1, #20
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 801fa56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801fa5a:	b289      	uxth	r1, r1
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 801fa5c:	4606      	mov	r6, r0
 801fa5e:	4617      	mov	r7, r2
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801fa60:	2022      	movs	r0, #34	; 0x22
 801fa62:	f44f 7220 	mov.w	r2, #640	; 0x280
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 801fa66:	461c      	mov	r4, r3
 801fa68:	f8bd a020 	ldrh.w	sl, [sp, #32]
 801fa6c:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 801fa70:	f8bd 8028 	ldrh.w	r8, [sp, #40]	; 0x28
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801fa74:	f7fc fb52 	bl	801c11c <pbuf_alloc>
  if (p != NULL) {
 801fa78:	4605      	mov	r5, r0
 801fa7a:	b300      	cbz	r0, 801fabe <tcp_output_alloc_header_common.constprop.0+0x6a>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801fa7c:	8943      	ldrh	r3, [r0, #10]
 801fa7e:	2b13      	cmp	r3, #19
 801fa80:	d920      	bls.n	801fac4 <tcp_output_alloc_header_common.constprop.0+0x70>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
    tcphdr->src = lwip_htons(src_port);
 801fa82:	4620      	mov	r0, r4
    tcphdr = (struct tcp_hdr *)p->payload;
 801fa84:	686c      	ldr	r4, [r5, #4]
    tcphdr->src = lwip_htons(src_port);
 801fa86:	f7fa fcdf 	bl	801a448 <lwip_htons>
 801fa8a:	8020      	strh	r0, [r4, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801fa8c:	4650      	mov	r0, sl
 801fa8e:	f7fa fcdb 	bl	801a448 <lwip_htons>
    tcphdr->seqno = seqno_be;
 801fa92:	6067      	str	r7, [r4, #4]
    tcphdr->dest = lwip_htons(dst_port);
 801fa94:	8060      	strh	r0, [r4, #2]
    tcphdr->ackno = lwip_htonl(ackno);
 801fa96:	4630      	mov	r0, r6
 801fa98:	f7fa fcda 	bl	801a450 <lwip_htonl>
 801fa9c:	4603      	mov	r3, r0
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801fa9e:	f449 40a0 	orr.w	r0, r9, #20480	; 0x5000
    tcphdr->ackno = lwip_htonl(ackno);
 801faa2:	60a3      	str	r3, [r4, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801faa4:	f7fa fcd0 	bl	801a448 <lwip_htons>
 801faa8:	4603      	mov	r3, r0
    tcphdr->wnd = lwip_htons(wnd);
 801faaa:	4640      	mov	r0, r8
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801faac:	81a3      	strh	r3, [r4, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801faae:	f7fa fccb 	bl	801a448 <lwip_htons>
    tcphdr->chksum = 0;
 801fab2:	2300      	movs	r3, #0
    tcphdr->wnd = lwip_htons(wnd);
 801fab4:	81e0      	strh	r0, [r4, #14]
    tcphdr->chksum = 0;
 801fab6:	7423      	strb	r3, [r4, #16]
 801fab8:	7463      	strb	r3, [r4, #17]
    tcphdr->urgp = 0;
 801faba:	74a3      	strb	r3, [r4, #18]
 801fabc:	74e3      	strb	r3, [r4, #19]
  }
  return p;
}
 801fabe:	4628      	mov	r0, r5
 801fac0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801fac4:	4b03      	ldr	r3, [pc, #12]	; (801fad4 <tcp_output_alloc_header_common.constprop.0+0x80>)
 801fac6:	f240 7223 	movw	r2, #1827	; 0x723
 801faca:	4903      	ldr	r1, [pc, #12]	; (801fad8 <tcp_output_alloc_header_common.constprop.0+0x84>)
 801facc:	4803      	ldr	r0, [pc, #12]	; (801fadc <tcp_output_alloc_header_common.constprop.0+0x88>)
 801face:	f006 fdc1 	bl	8026654 <iprintf>
 801fad2:	e7d6      	b.n	801fa82 <tcp_output_alloc_header_common.constprop.0+0x2e>
 801fad4:	08046098 	.word	0x08046098
 801fad8:	0804615c 	.word	0x0804615c
 801fadc:	0802b34c 	.word	0x0802b34c

0801fae0 <tcp_output_alloc_header.constprop.0>:
 * @param datalen length of tcp data to reserve in pbuf
 * @param seqno_be seqno in network byte order (big-endian)
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 801fae0:	b570      	push	{r4, r5, r6, lr}
 801fae2:	460d      	mov	r5, r1
 801fae4:	b084      	sub	sp, #16
                        u32_t seqno_be /* already in network byte order */)
{
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801fae6:	4604      	mov	r4, r0
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 801fae8:	4616      	mov	r6, r2
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801faea:	b190      	cbz	r0, 801fb12 <tcp_output_alloc_header.constprop.0+0x32>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801faec:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 801faee:	2210      	movs	r2, #16
 801faf0:	8b21      	ldrh	r1, [r4, #24]
 801faf2:	9302      	str	r3, [sp, #8]
 801faf4:	e9cd 1200 	strd	r1, r2, [sp]
 801faf8:	4632      	mov	r2, r6
 801fafa:	4629      	mov	r1, r5
 801fafc:	8ae3      	ldrh	r3, [r4, #22]
 801fafe:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801fb00:	f7ff ffa8 	bl	801fa54 <tcp_output_alloc_header_common.constprop.0>
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801fb04:	b118      	cbz	r0, 801fb0e <tcp_output_alloc_header.constprop.0+0x2e>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801fb06:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 801fb08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801fb0a:	4413      	add	r3, r2
 801fb0c:	62e3      	str	r3, [r4, #44]	; 0x2c
  }
  return p;
}
 801fb0e:	b004      	add	sp, #16
 801fb10:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801fb12:	4b04      	ldr	r3, [pc, #16]	; (801fb24 <tcp_output_alloc_header.constprop.0+0x44>)
 801fb14:	f240 7242 	movw	r2, #1858	; 0x742
 801fb18:	4903      	ldr	r1, [pc, #12]	; (801fb28 <tcp_output_alloc_header.constprop.0+0x48>)
 801fb1a:	4804      	ldr	r0, [pc, #16]	; (801fb2c <tcp_output_alloc_header.constprop.0+0x4c>)
 801fb1c:	f006 fd9a 	bl	8026654 <iprintf>
 801fb20:	e7e4      	b.n	801faec <tcp_output_alloc_header.constprop.0+0xc>
 801fb22:	bf00      	nop
 801fb24:	08046098 	.word	0x08046098
 801fb28:	0804618c 	.word	0x0804618c
 801fb2c:	0802b34c 	.word	0x0802b34c

0801fb30 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801fb30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801fb34:	4605      	mov	r5, r0
 801fb36:	b085      	sub	sp, #20
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801fb38:	460c      	mov	r4, r1
{
 801fb3a:	4690      	mov	r8, r2
 801fb3c:	461e      	mov	r6, r3
  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801fb3e:	2900      	cmp	r1, #0
 801fb40:	d034      	beq.n	801fbac <tcp_output_control_segment+0x7c>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801fb42:	2d00      	cmp	r5, #0
 801fb44:	d03a      	beq.n	801fbbc <tcp_output_control_segment+0x8c>
 801fb46:	7a28      	ldrb	r0, [r5, #8]
 801fb48:	bb10      	cbnz	r0, 801fb90 <tcp_output_control_segment+0x60>
    return ip_route(src, dst);
 801fb4a:	4630      	mov	r0, r6
 801fb4c:	f004 f8b4 	bl	8023cb8 <ip4_route>

  netif = tcp_route(pcb, src, dst);
  if (netif == NULL) {
 801fb50:	4607      	mov	r7, r0
 801fb52:	b310      	cbz	r0, 801fb9a <tcp_output_control_segment+0x6a>
  } else {
    u8_t ttl, tos;
#if CHECKSUM_GEN_TCP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_TCP) {
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801fb54:	9600      	str	r6, [sp, #0]
 801fb56:	4643      	mov	r3, r8
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
 801fb58:	f8d4 9004 	ldr.w	r9, [r4, #4]
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801fb5c:	2106      	movs	r1, #6
 801fb5e:	8922      	ldrh	r2, [r4, #8]
 801fb60:	4620      	mov	r0, r4
 801fb62:	f7fb fa05 	bl	801af70 <ip_chksum_pseudo>
 801fb66:	f8a9 0010 	strh.w	r0, [r9, #16]
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801fb6a:	7aeb      	ldrb	r3, [r5, #11]
      tos = pcb->tos;
 801fb6c:	7aad      	ldrb	r5, [r5, #10]
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
      tos = 0;
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801fb6e:	9500      	str	r5, [sp, #0]
 801fb70:	2506      	movs	r5, #6
 801fb72:	4632      	mov	r2, r6
 801fb74:	4641      	mov	r1, r8
 801fb76:	9501      	str	r5, [sp, #4]
 801fb78:	4620      	mov	r0, r4
 801fb7a:	9702      	str	r7, [sp, #8]
 801fb7c:	f004 fa66 	bl	802404c <ip4_output_if>
 801fb80:	4605      	mov	r5, r0
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801fb82:	4620      	mov	r0, r4
 801fb84:	f7fc fc9c 	bl	801c4c0 <pbuf_free>
  return err;
}
 801fb88:	4628      	mov	r0, r5
 801fb8a:	b005      	add	sp, #20
 801fb8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return netif_get_by_index(pcb->netif_idx);
 801fb90:	f7fc f970 	bl	801be74 <netif_get_by_index>
  if (netif == NULL) {
 801fb94:	4607      	mov	r7, r0
 801fb96:	2800      	cmp	r0, #0
 801fb98:	d1dc      	bne.n	801fb54 <tcp_output_control_segment+0x24>
    err = ERR_RTE;
 801fb9a:	f06f 0503 	mvn.w	r5, #3
  pbuf_free(p);
 801fb9e:	4620      	mov	r0, r4
 801fba0:	f7fc fc8e 	bl	801c4c0 <pbuf_free>
}
 801fba4:	4628      	mov	r0, r5
 801fba6:	b005      	add	sp, #20
 801fba8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801fbac:	4b0d      	ldr	r3, [pc, #52]	; (801fbe4 <tcp_output_control_segment+0xb4>)
 801fbae:	f240 7287 	movw	r2, #1927	; 0x787
 801fbb2:	490d      	ldr	r1, [pc, #52]	; (801fbe8 <tcp_output_control_segment+0xb8>)
 801fbb4:	480d      	ldr	r0, [pc, #52]	; (801fbec <tcp_output_control_segment+0xbc>)
 801fbb6:	f006 fd4d 	bl	8026654 <iprintf>
 801fbba:	e7c2      	b.n	801fb42 <tcp_output_control_segment+0x12>
    return ip_route(src, dst);
 801fbbc:	4630      	mov	r0, r6
 801fbbe:	f004 f87b 	bl	8023cb8 <ip4_route>
  if (netif == NULL) {
 801fbc2:	4607      	mov	r7, r0
 801fbc4:	2800      	cmp	r0, #0
 801fbc6:	d0e8      	beq.n	801fb9a <tcp_output_control_segment+0x6a>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801fbc8:	9600      	str	r6, [sp, #0]
 801fbca:	4643      	mov	r3, r8
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
 801fbcc:	f8d4 9004 	ldr.w	r9, [r4, #4]
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801fbd0:	2106      	movs	r1, #6
 801fbd2:	8922      	ldrh	r2, [r4, #8]
 801fbd4:	4620      	mov	r0, r4
 801fbd6:	f7fb f9cb 	bl	801af70 <ip_chksum_pseudo>
      ttl = TCP_TTL;
 801fbda:	23ff      	movs	r3, #255	; 0xff
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801fbdc:	f8a9 0010 	strh.w	r0, [r9, #16]
    if (pcb != NULL) {
 801fbe0:	e7c5      	b.n	801fb6e <tcp_output_control_segment+0x3e>
 801fbe2:	bf00      	nop
 801fbe4:	08046098 	.word	0x08046098
 801fbe8:	080461b4 	.word	0x080461b4
 801fbec:	0802b34c 	.word	0x0802b34c

0801fbf0 <tcp_write>:
{
 801fbf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t oversize = 0;
 801fbf4:	2400      	movs	r4, #0
{
 801fbf6:	b091      	sub	sp, #68	; 0x44
 801fbf8:	9107      	str	r1, [sp, #28]
 801fbfa:	9309      	str	r3, [sp, #36]	; 0x24
  u16_t oversize = 0;
 801fbfc:	f8ad 403e 	strh.w	r4, [sp, #62]	; 0x3e
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 801fc00:	2800      	cmp	r0, #0
 801fc02:	f000 82fc 	beq.w	80201fe <tcp_write+0x60e>
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 801fc06:	f8b0 3062 	ldrh.w	r3, [r0, #98]	; 0x62
 801fc0a:	4692      	mov	sl, r2
 801fc0c:	8e42      	ldrh	r2, [r0, #50]	; 0x32
 801fc0e:	4681      	mov	r9, r0
 801fc10:	085b      	lsrs	r3, r3, #1
 801fc12:	4293      	cmp	r3, r2
 801fc14:	bf28      	it	cs
 801fc16:	4613      	movcs	r3, r2
 801fc18:	469b      	mov	fp, r3
  mss_local = mss_local ? mss_local : pcb->mss;
 801fc1a:	2b00      	cmp	r3, #0
 801fc1c:	bf08      	it	eq
 801fc1e:	4693      	moveq	fp, r2
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 801fc20:	9b07      	ldr	r3, [sp, #28]
 801fc22:	2b00      	cmp	r3, #0
 801fc24:	f000 82df 	beq.w	80201e6 <tcp_write+0x5f6>
  if ((pcb->state != ESTABLISHED) &&
 801fc28:	7d03      	ldrb	r3, [r0, #20]
      (pcb->state != CLOSE_WAIT) &&
 801fc2a:	1e9a      	subs	r2, r3, #2
      (pcb->state != SYN_SENT) &&
 801fc2c:	2a02      	cmp	r2, #2
 801fc2e:	d902      	bls.n	801fc36 <tcp_write+0x46>
 801fc30:	2b07      	cmp	r3, #7
 801fc32:	f040 829c 	bne.w	802016e <tcp_write+0x57e>
  } else if (len == 0) {
 801fc36:	f1ba 0f00 	cmp.w	sl, #0
 801fc3a:	f000 80ec 	beq.w	801fe16 <tcp_write+0x226>
  if (len > pcb->snd_buf) {
 801fc3e:	f8b9 3064 	ldrh.w	r3, [r9, #100]	; 0x64
 801fc42:	4553      	cmp	r3, sl
 801fc44:	f0c0 82b6 	bcc.w	80201b4 <tcp_write+0x5c4>
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 801fc48:	f8b9 6066 	ldrh.w	r6, [r9, #102]	; 0x66
 801fc4c:	2e08      	cmp	r6, #8
 801fc4e:	f200 82b1 	bhi.w	80201b4 <tcp_write+0x5c4>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801fc52:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
  if (pcb->snd_queuelen != 0) {
 801fc56:	2e00      	cmp	r6, #0
 801fc58:	f000 80d3 	beq.w	801fe02 <tcp_write+0x212>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801fc5c:	2b00      	cmp	r3, #0
 801fc5e:	f040 80dc 	bne.w	801fe1a <tcp_write+0x22a>
 801fc62:	f8d9 806c 	ldr.w	r8, [r9, #108]	; 0x6c
 801fc66:	f1b8 0f00 	cmp.w	r8, #0
 801fc6a:	f000 8263 	beq.w	8020134 <tcp_write+0x544>
 801fc6e:	4643      	mov	r3, r8
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801fc70:	461a      	mov	r2, r3
 801fc72:	681b      	ldr	r3, [r3, #0]
 801fc74:	2b00      	cmp	r3, #0
 801fc76:	d1fb      	bne.n	801fc70 <tcp_write+0x80>
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801fc78:	7a94      	ldrb	r4, [r2, #10]
 801fc7a:	4698      	mov	r8, r3
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801fc7c:	8913      	ldrh	r3, [r2, #8]
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801fc7e:	00a4      	lsls	r4, r4, #2
 801fc80:	920b      	str	r2, [sp, #44]	; 0x2c
 801fc82:	f004 0404 	and.w	r4, r4, #4
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801fc86:	191a      	adds	r2, r3, r4
 801fc88:	4593      	cmp	fp, r2
 801fc8a:	f2c0 81a6 	blt.w	801ffda <tcp_write+0x3ea>
    space = mss_local - (last_unsent->len + unsent_optlen);
 801fc8e:	ebab 0404 	sub.w	r4, fp, r4
 801fc92:	1ae4      	subs	r4, r4, r3
    oversize = pcb->unsent_oversize;
 801fc94:	f8b9 3068 	ldrh.w	r3, [r9, #104]	; 0x68
    space = mss_local - (last_unsent->len + unsent_optlen);
 801fc98:	b2a4      	uxth	r4, r4
    oversize = pcb->unsent_oversize;
 801fc9a:	930a      	str	r3, [sp, #40]	; 0x28
 801fc9c:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
    if (oversize > 0) {
 801fca0:	2b00      	cmp	r3, #0
 801fca2:	f000 80cf 	beq.w	801fe44 <tcp_write+0x254>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801fca6:	42a3      	cmp	r3, r4
 801fca8:	f200 818a 	bhi.w	801ffc0 <tcp_write+0x3d0>
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801fcac:	45a2      	cmp	sl, r4
 801fcae:	4653      	mov	r3, sl
 801fcb0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801fcb2:	bf28      	it	cs
 801fcb4:	4623      	movcs	r3, r4
 801fcb6:	4293      	cmp	r3, r2
 801fcb8:	bf28      	it	cs
 801fcba:	4613      	movcs	r3, r2
      oversize -= oversize_used;
 801fcbc:	1ad2      	subs	r2, r2, r3
      space -= oversize_used;
 801fcbe:	1ae4      	subs	r4, r4, r3
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 801fcc0:	930a      	str	r3, [sp, #40]	; 0x28
      oversize -= oversize_used;
 801fcc2:	b292      	uxth	r2, r2
      space -= oversize_used;
 801fcc4:	b2a4      	uxth	r4, r4
      oversize -= oversize_used;
 801fcc6:	f8ad 203e 	strh.w	r2, [sp, #62]	; 0x3e
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 801fcca:	2a00      	cmp	r2, #0
 801fccc:	f000 8183 	beq.w	801ffd6 <tcp_write+0x3e6>
 801fcd0:	459a      	cmp	sl, r3
 801fcd2:	f000 8180 	beq.w	801ffd6 <tcp_write+0x3e6>
 801fcd6:	4bb2      	ldr	r3, [pc, #712]	; (801ffa0 <tcp_write+0x3b0>)
 801fcd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 801fcdc:	49b1      	ldr	r1, [pc, #708]	; (801ffa4 <tcp_write+0x3b4>)
 801fcde:	48b2      	ldr	r0, [pc, #712]	; (801ffa8 <tcp_write+0x3b8>)
 801fce0:	f006 fcb8 	bl	8026654 <iprintf>
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 801fce4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 801fce6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 801fce8:	459a      	cmp	sl, r3
 801fcea:	f200 80b0 	bhi.w	801fe4e <tcp_write+0x25e>
  struct pbuf *concat_p = NULL;
 801fcee:	2300      	movs	r3, #0
 801fcf0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801fcf2:	930c      	str	r3, [sp, #48]	; 0x30
  u16_t extendlen = 0;
 801fcf4:	930d      	str	r3, [sp, #52]	; 0x34
  while (pos < len) {
 801fcf6:	45a2      	cmp	sl, r4
 801fcf8:	f240 80ee 	bls.w	801fed8 <tcp_write+0x2e8>
 801fcfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801fcfe:	f04f 0800 	mov.w	r8, #0
 801fd02:	f003 0301 	and.w	r3, r3, #1
 801fd06:	f8cd 8014 	str.w	r8, [sp, #20]
 801fd0a:	9308      	str	r3, [sp, #32]
 801fd0c:	4643      	mov	r3, r8
 801fd0e:	46d8      	mov	r8, fp
 801fd10:	469b      	mov	fp, r3
 801fd12:	e042      	b.n	801fd9a <tcp_write+0x1aa>
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801fd14:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801fd18:	2b00      	cmp	r3, #0
 801fd1a:	f040 80f0 	bne.w	801fefe <tcp_write+0x30e>
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 801fd1e:	2201      	movs	r2, #1
 801fd20:	4629      	mov	r1, r5
 801fd22:	2036      	movs	r0, #54	; 0x36
 801fd24:	f7fc f9fa 	bl	801c11c <pbuf_alloc>
 801fd28:	2800      	cmp	r0, #0
 801fd2a:	f000 8100 	beq.w	801ff2e <tcp_write+0x33e>
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801fd2e:	9a07      	ldr	r2, [sp, #28]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801fd30:	2100      	movs	r1, #0
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801fd32:	9006      	str	r0, [sp, #24]
 801fd34:	4422      	add	r2, r4
 801fd36:	6042      	str	r2, [r0, #4]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801fd38:	f44f 7220 	mov.w	r2, #640	; 0x280
 801fd3c:	2036      	movs	r0, #54	; 0x36
 801fd3e:	f7fc f9ed 	bl	801c11c <pbuf_alloc>
 801fd42:	9b06      	ldr	r3, [sp, #24]
 801fd44:	4607      	mov	r7, r0
 801fd46:	2800      	cmp	r0, #0
 801fd48:	f000 8195 	beq.w	8020076 <tcp_write+0x486>
      pbuf_cat(p/*header*/, p2/*data*/);
 801fd4c:	4619      	mov	r1, r3
 801fd4e:	f7fc fbe9 	bl	801c524 <pbuf_cat>
    queuelen += pbuf_clen(p);
 801fd52:	4638      	mov	r0, r7
 801fd54:	f7fc fbc8 	bl	801c4e8 <pbuf_clen>
 801fd58:	4430      	add	r0, r6
 801fd5a:	b286      	uxth	r6, r0
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801fd5c:	2e09      	cmp	r6, #9
 801fd5e:	d84a      	bhi.n	801fdf6 <tcp_write+0x206>
    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 801fd60:	f8d9 305c 	ldr.w	r3, [r9, #92]	; 0x5c
 801fd64:	2200      	movs	r2, #0
 801fd66:	4639      	mov	r1, r7
 801fd68:	4648      	mov	r0, r9
 801fd6a:	4423      	add	r3, r4
 801fd6c:	9200      	str	r2, [sp, #0]
 801fd6e:	f7ff fdf5 	bl	801f95c <tcp_create_segment>
 801fd72:	4607      	mov	r7, r0
 801fd74:	2800      	cmp	r0, #0
 801fd76:	f000 80da 	beq.w	801ff2e <tcp_write+0x33e>
    if (queue == NULL) {
 801fd7a:	9b05      	ldr	r3, [sp, #20]
 801fd7c:	2b00      	cmp	r3, #0
 801fd7e:	f000 80a3 	beq.w	801fec8 <tcp_write+0x2d8>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 801fd82:	f1bb 0f00 	cmp.w	fp, #0
 801fd86:	f000 80c2 	beq.w	801ff0e <tcp_write+0x31e>
    pos += seglen;
 801fd8a:	442c      	add	r4, r5
      prev_seg->next = seg;
 801fd8c:	f8cb 7000 	str.w	r7, [fp]
    pos += seglen;
 801fd90:	b2a4      	uxth	r4, r4
  while (pos < len) {
 801fd92:	45a2      	cmp	sl, r4
 801fd94:	f240 809e 	bls.w	801fed4 <tcp_write+0x2e4>
 801fd98:	46bb      	mov	fp, r7
    u16_t left = len - pos;
 801fd9a:	ebaa 0504 	sub.w	r5, sl, r4
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801fd9e:	9b08      	ldr	r3, [sp, #32]
    u16_t seglen = LWIP_MIN(left, max_len);
 801fda0:	b2ad      	uxth	r5, r5
 801fda2:	4545      	cmp	r5, r8
 801fda4:	bf28      	it	cs
 801fda6:	4645      	movcs	r5, r8
 801fda8:	b2ad      	uxth	r5, r5
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801fdaa:	2b00      	cmp	r3, #0
 801fdac:	d0b2      	beq.n	801fd14 <tcp_write+0x124>
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 801fdae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801fdb0:	4642      	mov	r2, r8
 801fdb2:	4629      	mov	r1, r5
 801fdb4:	2036      	movs	r0, #54	; 0x36
 801fdb6:	e9cd 9300 	strd	r9, r3, [sp]
 801fdba:	9b05      	ldr	r3, [sp, #20]
 801fdbc:	fab3 f383 	clz	r3, r3
 801fdc0:	095b      	lsrs	r3, r3, #5
 801fdc2:	9302      	str	r3, [sp, #8]
 801fdc4:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 801fdc8:	f7ff fd78 	bl	801f8bc <tcp_pbuf_prealloc>
 801fdcc:	4607      	mov	r7, r0
 801fdce:	2800      	cmp	r0, #0
 801fdd0:	f000 80ad 	beq.w	801ff2e <tcp_write+0x33e>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 801fdd4:	8943      	ldrh	r3, [r0, #10]
 801fdd6:	42ab      	cmp	r3, r5
 801fdd8:	f0c0 80a1 	bcc.w	801ff1e <tcp_write+0x32e>
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 801fddc:	9b07      	ldr	r3, [sp, #28]
 801fdde:	462a      	mov	r2, r5
 801fde0:	6878      	ldr	r0, [r7, #4]
 801fde2:	1919      	adds	r1, r3, r4
 801fde4:	f005 fc70 	bl	80256c8 <memcpy>
    queuelen += pbuf_clen(p);
 801fde8:	4638      	mov	r0, r7
 801fdea:	f7fc fb7d 	bl	801c4e8 <pbuf_clen>
 801fdee:	4430      	add	r0, r6
 801fdf0:	b286      	uxth	r6, r0
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801fdf2:	2e09      	cmp	r6, #9
 801fdf4:	d9b4      	bls.n	801fd60 <tcp_write+0x170>
      pbuf_free(p);
 801fdf6:	4638      	mov	r0, r7
 801fdf8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801fdfc:	f7fc fb60 	bl	801c4c0 <pbuf_free>
      goto memerr;
 801fe00:	e097      	b.n	801ff32 <tcp_write+0x342>
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 801fe02:	2b00      	cmp	r3, #0
 801fe04:	f000 80b6 	beq.w	801ff74 <tcp_write+0x384>
 801fe08:	4b65      	ldr	r3, [pc, #404]	; (801ffa0 <tcp_write+0x3b0>)
 801fe0a:	f44f 72ac 	mov.w	r2, #344	; 0x158
 801fe0e:	4967      	ldr	r1, [pc, #412]	; (801ffac <tcp_write+0x3bc>)
 801fe10:	4865      	ldr	r0, [pc, #404]	; (801ffa8 <tcp_write+0x3b8>)
 801fe12:	f006 fc1f 	bl	8026654 <iprintf>
  queuelen = pcb->snd_queuelen;
 801fe16:	f8b9 6066 	ldrh.w	r6, [r9, #102]	; 0x66
  if (pcb->unsent != NULL) {
 801fe1a:	f8d9 806c 	ldr.w	r8, [r9, #108]	; 0x6c
 801fe1e:	f1b8 0f00 	cmp.w	r8, #0
 801fe22:	f47f af24 	bne.w	801fc6e <tcp_write+0x7e>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801fe26:	f8b9 3068 	ldrh.w	r3, [r9, #104]	; 0x68
 801fe2a:	2b00      	cmp	r3, #0
 801fe2c:	f040 80ac 	bne.w	801ff88 <tcp_write+0x398>
  while (pos < len) {
 801fe30:	f1ba 0f00 	cmp.w	sl, #0
 801fe34:	f000 81c7 	beq.w	80201c6 <tcp_write+0x5d6>
          extendlen = seglen;
 801fe38:	2400      	movs	r4, #0
 801fe3a:	940d      	str	r4, [sp, #52]	; 0x34
 801fe3c:	940c      	str	r4, [sp, #48]	; 0x30
 801fe3e:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
 801fe42:	e75b      	b.n	801fcfc <tcp_write+0x10c>
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 801fe44:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 801fe46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801fe48:	459a      	cmp	sl, r3
 801fe4a:	f67f af50 	bls.w	801fcee <tcp_write+0xfe>
 801fe4e:	2c00      	cmp	r4, #0
 801fe50:	f43f af4d 	beq.w	801fcee <tcp_write+0xfe>
 801fe54:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801fe56:	8912      	ldrh	r2, [r2, #8]
 801fe58:	920d      	str	r2, [sp, #52]	; 0x34
 801fe5a:	2a00      	cmp	r2, #0
 801fe5c:	f000 809c 	beq.w	801ff98 <tcp_write+0x3a8>
      u16_t seglen = LWIP_MIN(space, len - pos);
 801fe60:	ebaa 0703 	sub.w	r7, sl, r3
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801fe64:	9b09      	ldr	r3, [sp, #36]	; 0x24
      u16_t seglen = LWIP_MIN(space, len - pos);
 801fe66:	42a7      	cmp	r7, r4
 801fe68:	bfa8      	it	ge
 801fe6a:	4627      	movge	r7, r4
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801fe6c:	07da      	lsls	r2, r3, #31
      u16_t seglen = LWIP_MIN(space, len - pos);
 801fe6e:	b2bd      	uxth	r5, r7
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801fe70:	f100 8187 	bmi.w	8020182 <tcp_write+0x592>
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 801fe74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801fe76:	685a      	ldr	r2, [r3, #4]
 801fe78:	4613      	mov	r3, r2
 801fe7a:	6812      	ldr	r2, [r2, #0]
 801fe7c:	2a00      	cmp	r2, #0
 801fe7e:	d1fb      	bne.n	801fe78 <tcp_write+0x288>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801fe80:	920c      	str	r2, [sp, #48]	; 0x30
 801fe82:	7b1a      	ldrb	r2, [r3, #12]
 801fe84:	f012 0fc0 	tst.w	r2, #192	; 0xc0
 801fe88:	d106      	bne.n	801fe98 <tcp_write+0x2a8>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 801fe8a:	895a      	ldrh	r2, [r3, #10]
 801fe8c:	685b      	ldr	r3, [r3, #4]
 801fe8e:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801fe90:	9a07      	ldr	r2, [sp, #28]
 801fe92:	429a      	cmp	r2, r3
 801fe94:	f000 8167 	beq.w	8020166 <tcp_write+0x576>
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 801fe98:	2201      	movs	r2, #1
 801fe9a:	4629      	mov	r1, r5
 801fe9c:	2000      	movs	r0, #0
 801fe9e:	f7fc f93d 	bl	801c11c <pbuf_alloc>
 801fea2:	900c      	str	r0, [sp, #48]	; 0x30
 801fea4:	2800      	cmp	r0, #0
 801fea6:	f000 813e 	beq.w	8020126 <tcp_write+0x536>
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 801feaa:	9b07      	ldr	r3, [sp, #28]
 801feac:	990a      	ldr	r1, [sp, #40]	; 0x28
 801feae:	440b      	add	r3, r1
 801feb0:	6043      	str	r3, [r0, #4]
          queuelen += pbuf_clen(concat_p);
 801feb2:	f7fc fb19 	bl	801c4e8 <pbuf_clen>
 801feb6:	4406      	add	r6, r0
  u16_t extendlen = 0;
 801feb8:	2300      	movs	r3, #0
          queuelen += pbuf_clen(concat_p);
 801feba:	b2b6      	uxth	r6, r6
  u16_t extendlen = 0;
 801febc:	930d      	str	r3, [sp, #52]	; 0x34
      pos += seglen;
 801febe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801fec0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 801fec2:	18ec      	adds	r4, r5, r3
 801fec4:	b2a4      	uxth	r4, r4
 801fec6:	e716      	b.n	801fcf6 <tcp_write+0x106>
    pos += seglen;
 801fec8:	442c      	add	r4, r5
 801feca:	9005      	str	r0, [sp, #20]
 801fecc:	b2a4      	uxth	r4, r4
  while (pos < len) {
 801fece:	45a2      	cmp	sl, r4
 801fed0:	f63f af62 	bhi.w	801fd98 <tcp_write+0x1a8>
 801fed4:	f8dd 8014 	ldr.w	r8, [sp, #20]
  if (oversize_used > 0) {
 801fed8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801feda:	2b00      	cmp	r3, #0
 801fedc:	f000 80db 	beq.w	8020096 <tcp_write+0x4a6>
    for (p = last_unsent->p; p; p = p->next) {
 801fee0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801fee2:	6854      	ldr	r4, [r2, #4]
 801fee4:	2c00      	cmp	r4, #0
 801fee6:	f000 8090 	beq.w	802000a <tcp_write+0x41a>
 801feea:	469b      	mov	fp, r3
 801feec:	9d07      	ldr	r5, [sp, #28]
      p->tot_len += oversize_used;
 801feee:	8923      	ldrh	r3, [r4, #8]
      if (p->next == NULL) {
 801fef0:	6822      	ldr	r2, [r4, #0]
      p->tot_len += oversize_used;
 801fef2:	445b      	add	r3, fp
 801fef4:	8123      	strh	r3, [r4, #8]
      if (p->next == NULL) {
 801fef6:	2a00      	cmp	r2, #0
 801fef8:	d079      	beq.n	801ffee <tcp_write+0x3fe>
  u16_t extendlen = 0;
 801fefa:	4614      	mov	r4, r2
 801fefc:	e7f7      	b.n	801feee <tcp_write+0x2fe>
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801fefe:	4b28      	ldr	r3, [pc, #160]	; (801ffa0 <tcp_write+0x3b0>)
 801ff00:	f240 2271 	movw	r2, #625	; 0x271
 801ff04:	492a      	ldr	r1, [pc, #168]	; (801ffb0 <tcp_write+0x3c0>)
 801ff06:	4828      	ldr	r0, [pc, #160]	; (801ffa8 <tcp_write+0x3b8>)
 801ff08:	f006 fba4 	bl	8026654 <iprintf>
 801ff0c:	e707      	b.n	801fd1e <tcp_write+0x12e>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 801ff0e:	4b24      	ldr	r3, [pc, #144]	; (801ffa0 <tcp_write+0x3b0>)
 801ff10:	f240 22ab 	movw	r2, #683	; 0x2ab
 801ff14:	4927      	ldr	r1, [pc, #156]	; (801ffb4 <tcp_write+0x3c4>)
 801ff16:	4824      	ldr	r0, [pc, #144]	; (801ffa8 <tcp_write+0x3b8>)
 801ff18:	f006 fb9c 	bl	8026654 <iprintf>
 801ff1c:	e735      	b.n	801fd8a <tcp_write+0x19a>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 801ff1e:	4b20      	ldr	r3, [pc, #128]	; (801ffa0 <tcp_write+0x3b0>)
 801ff20:	f240 2266 	movw	r2, #614	; 0x266
 801ff24:	4924      	ldr	r1, [pc, #144]	; (801ffb8 <tcp_write+0x3c8>)
 801ff26:	4820      	ldr	r0, [pc, #128]	; (801ffa8 <tcp_write+0x3b8>)
 801ff28:	f006 fb94 	bl	8026654 <iprintf>
 801ff2c:	e756      	b.n	801fddc <tcp_write+0x1ec>
 801ff2e:	f8dd 8014 	ldr.w	r8, [sp, #20]
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801ff32:	f8b9 301a 	ldrh.w	r3, [r9, #26]
 801ff36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801ff3a:	f8a9 301a 	strh.w	r3, [r9, #26]
  if (concat_p != NULL) {
 801ff3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801ff40:	b113      	cbz	r3, 801ff48 <tcp_write+0x358>
    pbuf_free(concat_p);
 801ff42:	4618      	mov	r0, r3
 801ff44:	f7fc fabc 	bl	801c4c0 <pbuf_free>
  if (queue != NULL) {
 801ff48:	f1b8 0f00 	cmp.w	r8, #0
 801ff4c:	d002      	beq.n	801ff54 <tcp_write+0x364>
    tcp_segs_free(queue);
 801ff4e:	4640      	mov	r0, r8
 801ff50:	f7fd f820 	bl	801cf94 <tcp_segs_free>
  if (pcb->snd_queuelen != 0) {
 801ff54:	f8b9 3066 	ldrh.w	r3, [r9, #102]	; 0x66
 801ff58:	b13b      	cbz	r3, 801ff6a <tcp_write+0x37a>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 801ff5a:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
 801ff5e:	b923      	cbnz	r3, 801ff6a <tcp_write+0x37a>
 801ff60:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 801ff64:	2b00      	cmp	r3, #0
 801ff66:	f000 808c 	beq.w	8020082 <tcp_write+0x492>
  return ERR_MEM;
 801ff6a:	f04f 30ff 	mov.w	r0, #4294967295
}
 801ff6e:	b011      	add	sp, #68	; 0x44
 801ff70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 801ff74:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 801ff78:	2b00      	cmp	r3, #0
 801ff7a:	f47f af45 	bne.w	801fe08 <tcp_write+0x218>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801ff7e:	f8b9 3068 	ldrh.w	r3, [r9, #104]	; 0x68
 801ff82:	2b00      	cmp	r3, #0
 801ff84:	f43f af58 	beq.w	801fe38 <tcp_write+0x248>
 801ff88:	4b05      	ldr	r3, [pc, #20]	; (801ffa0 <tcp_write+0x3b0>)
 801ff8a:	f240 224a 	movw	r2, #586	; 0x24a
 801ff8e:	490b      	ldr	r1, [pc, #44]	; (801ffbc <tcp_write+0x3cc>)
 801ff90:	4805      	ldr	r0, [pc, #20]	; (801ffa8 <tcp_write+0x3b8>)
 801ff92:	f006 fb5f 	bl	8026654 <iprintf>
 801ff96:	e74b      	b.n	801fe30 <tcp_write+0x240>
  struct pbuf *concat_p = NULL;
 801ff98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801ff9a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801ff9c:	930c      	str	r3, [sp, #48]	; 0x30
 801ff9e:	e6ad      	b.n	801fcfc <tcp_write+0x10c>
 801ffa0:	08046098 	.word	0x08046098
 801ffa4:	080462d4 	.word	0x080462d4
 801ffa8:	0802b34c 	.word	0x0802b34c
 801ffac:	08046268 	.word	0x08046268
 801ffb0:	08046390 	.word	0x08046390
 801ffb4:	080463a0 	.word	0x080463a0
 801ffb8:	08046350 	.word	0x08046350
 801ffbc:	08046320 	.word	0x08046320
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801ffc0:	4b94      	ldr	r3, [pc, #592]	; (8020214 <tcp_write+0x624>)
 801ffc2:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 801ffc6:	4994      	ldr	r1, [pc, #592]	; (8020218 <tcp_write+0x628>)
 801ffc8:	4894      	ldr	r0, [pc, #592]	; (802021c <tcp_write+0x62c>)
 801ffca:	f006 fb43 	bl	8026654 <iprintf>
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801ffce:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801ffd2:	930a      	str	r3, [sp, #40]	; 0x28
 801ffd4:	e66a      	b.n	801fcac <tcp_write+0xbc>
 801ffd6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 801ffd8:	e735      	b.n	801fe46 <tcp_write+0x256>
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801ffda:	4b8e      	ldr	r3, [pc, #568]	; (8020214 <tcp_write+0x624>)
 801ffdc:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 801ffe0:	498f      	ldr	r1, [pc, #572]	; (8020220 <tcp_write+0x630>)
 801ffe2:	488e      	ldr	r0, [pc, #568]	; (802021c <tcp_write+0x62c>)
 801ffe4:	f006 fb36 	bl	8026654 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 801ffe8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801ffea:	891b      	ldrh	r3, [r3, #8]
 801ffec:	e64f      	b.n	801fc8e <tcp_write+0x9e>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 801ffee:	8963      	ldrh	r3, [r4, #10]
 801fff0:	465a      	mov	r2, fp
 801fff2:	6860      	ldr	r0, [r4, #4]
 801fff4:	4629      	mov	r1, r5
 801fff6:	4418      	add	r0, r3
 801fff8:	f005 fb66 	bl	80256c8 <memcpy>
        p->len += oversize_used;
 801fffc:	8963      	ldrh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801fffe:	6822      	ldr	r2, [r4, #0]
        p->len += oversize_used;
 8020000:	445b      	add	r3, fp
 8020002:	8163      	strh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8020004:	2a00      	cmp	r2, #0
 8020006:	f47f af78 	bne.w	801fefa <tcp_write+0x30a>
    last_unsent->len += oversize_used;
 802000a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 802000c:	990a      	ldr	r1, [sp, #40]	; 0x28
 802000e:	8913      	ldrh	r3, [r2, #8]
 8020010:	4419      	add	r1, r3
  pcb->unsent_oversize = oversize;
 8020012:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
    last_unsent->len += oversize_used;
 8020016:	8111      	strh	r1, [r2, #8]
  pcb->unsent_oversize = oversize;
 8020018:	f8a9 3068 	strh.w	r3, [r9, #104]	; 0x68
  if (concat_p != NULL) {
 802001c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 802001e:	2b00      	cmp	r3, #0
 8020020:	d061      	beq.n	80200e6 <tcp_write+0x4f6>
    pbuf_cat(last_unsent->p, concat_p);
 8020022:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8020024:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8020026:	6860      	ldr	r0, [r4, #4]
 8020028:	4629      	mov	r1, r5
 802002a:	f7fc fa7b 	bl	801c524 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 802002e:	892a      	ldrh	r2, [r5, #8]
 8020030:	8923      	ldrh	r3, [r4, #8]
 8020032:	4413      	add	r3, r2
 8020034:	8123      	strh	r3, [r4, #8]
    last_unsent->next = queue;
 8020036:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8020038:	f8c3 8000 	str.w	r8, [r3]
  pcb->snd_lbb += len;
 802003c:	f8d9 305c 	ldr.w	r3, [r9, #92]	; 0x5c
  pcb->snd_queuelen = queuelen;
 8020040:	f8a9 6066 	strh.w	r6, [r9, #102]	; 0x66
  pcb->snd_lbb += len;
 8020044:	4453      	add	r3, sl
 8020046:	f8c9 305c 	str.w	r3, [r9, #92]	; 0x5c
  pcb->snd_buf -= len;
 802004a:	f8b9 3064 	ldrh.w	r3, [r9, #100]	; 0x64
 802004e:	eba3 0a0a 	sub.w	sl, r3, sl
 8020052:	f8a9 a064 	strh.w	sl, [r9, #100]	; 0x64
  if (pcb->snd_queuelen != 0) {
 8020056:	b11e      	cbz	r6, 8020060 <tcp_write+0x470>
    LWIP_ASSERT("tcp_write: valid queue length",
 8020058:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
 802005c:	2b00      	cmp	r3, #0
 802005e:	d036      	beq.n	80200ce <tcp_write+0x4de>
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8020060:	b12f      	cbz	r7, 802006e <tcp_write+0x47e>
 8020062:	68fb      	ldr	r3, [r7, #12]
 8020064:	b11b      	cbz	r3, 802006e <tcp_write+0x47e>
 8020066:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8020068:	f012 0502 	ands.w	r5, r2, #2
 802006c:	d025      	beq.n	80200ba <tcp_write+0x4ca>
  return ERR_OK;
 802006e:	2000      	movs	r0, #0
}
 8020070:	b011      	add	sp, #68	; 0x44
 8020072:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        pbuf_free(p2);
 8020076:	4618      	mov	r0, r3
 8020078:	f8dd 8014 	ldr.w	r8, [sp, #20]
 802007c:	f7fc fa20 	bl	801c4c0 <pbuf_free>
        goto memerr;
 8020080:	e757      	b.n	801ff32 <tcp_write+0x342>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8020082:	4b64      	ldr	r3, [pc, #400]	; (8020214 <tcp_write+0x624>)
 8020084:	f240 3227 	movw	r2, #807	; 0x327
 8020088:	4966      	ldr	r1, [pc, #408]	; (8020224 <tcp_write+0x634>)
 802008a:	4864      	ldr	r0, [pc, #400]	; (802021c <tcp_write+0x62c>)
 802008c:	f006 fae2 	bl	8026654 <iprintf>
  return ERR_MEM;
 8020090:	f04f 30ff 	mov.w	r0, #4294967295
 8020094:	e76b      	b.n	801ff6e <tcp_write+0x37e>
  pcb->unsent_oversize = oversize;
 8020096:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 802009a:	f8a9 3068 	strh.w	r3, [r9, #104]	; 0x68
  if (concat_p != NULL) {
 802009e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80200a0:	2b00      	cmp	r3, #0
 80200a2:	d051      	beq.n	8020148 <tcp_write+0x558>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 80200a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80200a6:	2b00      	cmp	r3, #0
 80200a8:	d1bb      	bne.n	8020022 <tcp_write+0x432>
 80200aa:	4b5a      	ldr	r3, [pc, #360]	; (8020214 <tcp_write+0x624>)
 80200ac:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 80200b0:	495d      	ldr	r1, [pc, #372]	; (8020228 <tcp_write+0x638>)
 80200b2:	485a      	ldr	r0, [pc, #360]	; (802021c <tcp_write+0x62c>)
 80200b4:	f006 face 	bl	8026654 <iprintf>
 80200b8:	e7b3      	b.n	8020022 <tcp_write+0x432>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 80200ba:	2008      	movs	r0, #8
 80200bc:	899c      	ldrh	r4, [r3, #12]
 80200be:	f7fa f9c3 	bl	801a448 <lwip_htons>
 80200c2:	4602      	mov	r2, r0
 80200c4:	68fb      	ldr	r3, [r7, #12]
  return ERR_OK;
 80200c6:	4628      	mov	r0, r5
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 80200c8:	4314      	orrs	r4, r2
 80200ca:	819c      	strh	r4, [r3, #12]
 80200cc:	e74f      	b.n	801ff6e <tcp_write+0x37e>
    LWIP_ASSERT("tcp_write: valid queue length",
 80200ce:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 80200d2:	2b00      	cmp	r3, #0
 80200d4:	d1c4      	bne.n	8020060 <tcp_write+0x470>
 80200d6:	4b4f      	ldr	r3, [pc, #316]	; (8020214 <tcp_write+0x624>)
 80200d8:	f240 3212 	movw	r2, #786	; 0x312
 80200dc:	4951      	ldr	r1, [pc, #324]	; (8020224 <tcp_write+0x634>)
 80200de:	484f      	ldr	r0, [pc, #316]	; (802021c <tcp_write+0x62c>)
 80200e0:	f006 fab8 	bl	8026654 <iprintf>
 80200e4:	e7bc      	b.n	8020060 <tcp_write+0x470>
  } else if (extendlen > 0) {
 80200e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80200e8:	2b00      	cmp	r3, #0
 80200ea:	d0a4      	beq.n	8020036 <tcp_write+0x446>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 80200ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80200ee:	6859      	ldr	r1, [r3, #4]
 80200f0:	2900      	cmp	r1, #0
 80200f2:	d02e      	beq.n	8020152 <tcp_write+0x562>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80200f4:	680a      	ldr	r2, [r1, #0]
 80200f6:	2a00      	cmp	r2, #0
 80200f8:	d07f      	beq.n	80201fa <tcp_write+0x60a>
 80200fa:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 80200fc:	e000      	b.n	8020100 <tcp_write+0x510>
 80200fe:	4602      	mov	r2, r0
      p->tot_len += extendlen;
 8020100:	890b      	ldrh	r3, [r1, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8020102:	6810      	ldr	r0, [r2, #0]
      p->tot_len += extendlen;
 8020104:	4423      	add	r3, r4
 8020106:	810b      	strh	r3, [r1, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8020108:	4611      	mov	r1, r2
 802010a:	2800      	cmp	r0, #0
 802010c:	d1f7      	bne.n	80200fe <tcp_write+0x50e>
    p->tot_len += extendlen;
 802010e:	8913      	ldrh	r3, [r2, #8]
 8020110:	990d      	ldr	r1, [sp, #52]	; 0x34
 8020112:	440b      	add	r3, r1
 8020114:	8113      	strh	r3, [r2, #8]
    p->len += extendlen;
 8020116:	8953      	ldrh	r3, [r2, #10]
 8020118:	440b      	add	r3, r1
 802011a:	8153      	strh	r3, [r2, #10]
    last_unsent->len += extendlen;
 802011c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 802011e:	8913      	ldrh	r3, [r2, #8]
 8020120:	440b      	add	r3, r1
 8020122:	8113      	strh	r3, [r2, #8]
 8020124:	e787      	b.n	8020036 <tcp_write+0x446>
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8020126:	f8b9 301a 	ldrh.w	r3, [r9, #26]
 802012a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802012e:	f8a9 301a 	strh.w	r3, [r9, #26]
  if (concat_p != NULL) {
 8020132:	e70f      	b.n	801ff54 <tcp_write+0x364>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8020134:	4b37      	ldr	r3, [pc, #220]	; (8020214 <tcp_write+0x624>)
 8020136:	f240 1255 	movw	r2, #341	; 0x155
 802013a:	493c      	ldr	r1, [pc, #240]	; (802022c <tcp_write+0x63c>)
 802013c:	4837      	ldr	r0, [pc, #220]	; (802021c <tcp_write+0x62c>)
 802013e:	f006 fa89 	bl	8026654 <iprintf>
  queuelen = pcb->snd_queuelen;
 8020142:	f8b9 6066 	ldrh.w	r6, [r9, #102]	; 0x66
 8020146:	e668      	b.n	801fe1a <tcp_write+0x22a>
  } else if (extendlen > 0) {
 8020148:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 802014a:	b19b      	cbz	r3, 8020174 <tcp_write+0x584>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 802014c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802014e:	2b00      	cmp	r3, #0
 8020150:	d1cc      	bne.n	80200ec <tcp_write+0x4fc>
 8020152:	4b30      	ldr	r3, [pc, #192]	; (8020214 <tcp_write+0x624>)
 8020154:	f240 22e6 	movw	r2, #742	; 0x2e6
 8020158:	4935      	ldr	r1, [pc, #212]	; (8020230 <tcp_write+0x640>)
 802015a:	4830      	ldr	r0, [pc, #192]	; (802021c <tcp_write+0x62c>)
 802015c:	f006 fa7a 	bl	8026654 <iprintf>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8020160:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8020162:	6859      	ldr	r1, [r3, #4]
 8020164:	e7c6      	b.n	80200f4 <tcp_write+0x504>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8020166:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8020168:	bba3      	cbnz	r3, 80201d4 <tcp_write+0x5e4>
          extendlen = seglen;
 802016a:	950d      	str	r5, [sp, #52]	; 0x34
 802016c:	e6a7      	b.n	801febe <tcp_write+0x2ce>
    return ERR_CONN;
 802016e:	f06f 000a 	mvn.w	r0, #10
 8020172:	e6fc      	b.n	801ff6e <tcp_write+0x37e>
  if (last_unsent == NULL) {
 8020174:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8020176:	2b00      	cmp	r3, #0
 8020178:	f47f af5d 	bne.w	8020036 <tcp_write+0x446>
    pcb->unsent = queue;
 802017c:	f8c9 806c 	str.w	r8, [r9, #108]	; 0x6c
 8020180:	e75c      	b.n	802003c <tcp_write+0x44c>
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8020182:	e9cd 9300 	strd	r9, r3, [sp]
 8020186:	2301      	movs	r3, #1
 8020188:	4622      	mov	r2, r4
 802018a:	4629      	mov	r1, r5
 802018c:	2000      	movs	r0, #0
 802018e:	9302      	str	r3, [sp, #8]
 8020190:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 8020194:	f7ff fb92 	bl	801f8bc <tcp_pbuf_prealloc>
 8020198:	4603      	mov	r3, r0
 802019a:	4604      	mov	r4, r0
 802019c:	900c      	str	r0, [sp, #48]	; 0x30
 802019e:	2800      	cmp	r0, #0
 80201a0:	d0c1      	beq.n	8020126 <tcp_write+0x536>
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 80201a2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80201a4:	462a      	mov	r2, r5
 80201a6:	9907      	ldr	r1, [sp, #28]
 80201a8:	4401      	add	r1, r0
 80201aa:	6858      	ldr	r0, [r3, #4]
 80201ac:	f005 fa8c 	bl	80256c8 <memcpy>
        queuelen += pbuf_clen(concat_p);
 80201b0:	4620      	mov	r0, r4
 80201b2:	e67e      	b.n	801feb2 <tcp_write+0x2c2>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80201b4:	f8b9 301a 	ldrh.w	r3, [r9, #26]
    return ERR_MEM;
 80201b8:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80201bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80201c0:	f8a9 301a 	strh.w	r3, [r9, #26]
  if (err != ERR_OK) {
 80201c4:	e6d3      	b.n	801ff6e <tcp_write+0x37e>
  pcb->unsent_oversize = oversize;
 80201c6:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 80201ca:	46d0      	mov	r8, sl
 80201cc:	4657      	mov	r7, sl
 80201ce:	f8a9 3068 	strh.w	r3, [r9, #104]	; 0x68
  if (concat_p != NULL) {
 80201d2:	e7d3      	b.n	802017c <tcp_write+0x58c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 80201d4:	4b0f      	ldr	r3, [pc, #60]	; (8020214 <tcp_write+0x624>)
 80201d6:	f240 2231 	movw	r2, #561	; 0x231
 80201da:	4916      	ldr	r1, [pc, #88]	; (8020234 <tcp_write+0x644>)
 80201dc:	480f      	ldr	r0, [pc, #60]	; (802021c <tcp_write+0x62c>)
 80201de:	f006 fa39 	bl	8026654 <iprintf>
          extendlen = seglen;
 80201e2:	950d      	str	r5, [sp, #52]	; 0x34
 80201e4:	e66b      	b.n	801febe <tcp_write+0x2ce>
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 80201e6:	4b0b      	ldr	r3, [pc, #44]	; (8020214 <tcp_write+0x624>)
 80201e8:	f240 12ad 	movw	r2, #429	; 0x1ad
 80201ec:	4912      	ldr	r1, [pc, #72]	; (8020238 <tcp_write+0x648>)
 80201ee:	480b      	ldr	r0, [pc, #44]	; (802021c <tcp_write+0x62c>)
 80201f0:	f006 fa30 	bl	8026654 <iprintf>
 80201f4:	f06f 000f 	mvn.w	r0, #15
 80201f8:	e6b9      	b.n	801ff6e <tcp_write+0x37e>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80201fa:	460a      	mov	r2, r1
 80201fc:	e787      	b.n	802010e <tcp_write+0x51e>
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 80201fe:	4b05      	ldr	r3, [pc, #20]	; (8020214 <tcp_write+0x624>)
 8020200:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 8020204:	490d      	ldr	r1, [pc, #52]	; (802023c <tcp_write+0x64c>)
 8020206:	4805      	ldr	r0, [pc, #20]	; (802021c <tcp_write+0x62c>)
 8020208:	f006 fa24 	bl	8026654 <iprintf>
 802020c:	f06f 000f 	mvn.w	r0, #15
 8020210:	e6ad      	b.n	801ff6e <tcp_write+0x37e>
 8020212:	bf00      	nop
 8020214:	08046098 	.word	0x08046098
 8020218:	080462b4 	.word	0x080462b4
 802021c:	0802b34c 	.word	0x0802b34c
 8020220:	0804629c 	.word	0x0804629c
 8020224:	08046424 	.word	0x08046424
 8020228:	080463b4 	.word	0x080463b4
 802022c:	0804622c 	.word	0x0804622c
 8020230:	080463ec 	.word	0x080463ec
 8020234:	080462f4 	.word	0x080462f4
 8020238:	080461f8 	.word	0x080461f8
 802023c:	080461e0 	.word	0x080461e0

08020240 <tcp_split_unsent_seg>:
{
 8020240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8020244:	4605      	mov	r5, r0
{
 8020246:	b083      	sub	sp, #12
 8020248:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 802024a:	2800      	cmp	r0, #0
 802024c:	f000 80a7 	beq.w	802039e <tcp_split_unsent_seg+0x15e>
  useg = pcb->unsent;
 8020250:	6eee      	ldr	r6, [r5, #108]	; 0x6c
  if (useg == NULL) {
 8020252:	b376      	cbz	r6, 80202b2 <tcp_split_unsent_seg+0x72>
  if (split == 0) {
 8020254:	2c00      	cmp	r4, #0
 8020256:	f000 80b3 	beq.w	80203c0 <tcp_split_unsent_seg+0x180>
  if (useg->len <= split) {
 802025a:	f8b6 9008 	ldrh.w	r9, [r6, #8]
 802025e:	45a1      	cmp	r9, r4
 8020260:	f240 8099 	bls.w	8020396 <tcp_split_unsent_seg+0x156>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8020264:	8e6b      	ldrh	r3, [r5, #50]	; 0x32
 8020266:	42a3      	cmp	r3, r4
 8020268:	d328      	bcc.n	80202bc <tcp_split_unsent_seg+0x7c>
  optflags = useg->flags;
 802026a:	f896 a00a 	ldrb.w	sl, [r6, #10]
  remainder = useg->len - split;
 802026e:	eba9 0804 	sub.w	r8, r9, r4
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8020272:	f44f 7220 	mov.w	r2, #640	; 0x280
 8020276:	2036      	movs	r0, #54	; 0x36
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8020278:	ea4f 0b8a 	mov.w	fp, sl, lsl #2
  remainder = useg->len - split;
 802027c:	fa1f f888 	uxth.w	r8, r8
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8020280:	f00b 0b04 	and.w	fp, fp, #4
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8020284:	eb08 010b 	add.w	r1, r8, fp
 8020288:	b289      	uxth	r1, r1
 802028a:	f7fb ff47 	bl	801c11c <pbuf_alloc>
  if (p == NULL) {
 802028e:	4607      	mov	r7, r0
 8020290:	b178      	cbz	r0, 80202b2 <tcp_split_unsent_seg+0x72>
  offset = useg->p->tot_len - useg->len + split;
 8020292:	6870      	ldr	r0, [r6, #4]
 8020294:	8932      	ldrh	r2, [r6, #8]
 8020296:	8903      	ldrh	r3, [r0, #8]
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8020298:	6879      	ldr	r1, [r7, #4]
  offset = useg->p->tot_len - useg->len + split;
 802029a:	1a9b      	subs	r3, r3, r2
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 802029c:	4642      	mov	r2, r8
 802029e:	4459      	add	r1, fp
  offset = useg->p->tot_len - useg->len + split;
 80202a0:	4423      	add	r3, r4
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 80202a2:	b29b      	uxth	r3, r3
 80202a4:	f7fc f9b0 	bl	801c608 <pbuf_copy_partial>
 80202a8:	4540      	cmp	r0, r8
 80202aa:	d01d      	beq.n	80202e8 <tcp_split_unsent_seg+0xa8>
    pbuf_free(p);
 80202ac:	4638      	mov	r0, r7
 80202ae:	f7fc f907 	bl	801c4c0 <pbuf_free>
  return ERR_MEM;
 80202b2:	f04f 30ff 	mov.w	r0, #4294967295
}
 80202b6:	b003      	add	sp, #12
 80202b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 80202bc:	4b45      	ldr	r3, [pc, #276]	; (80203d4 <tcp_split_unsent_seg+0x194>)
 80202be:	f240 325b 	movw	r2, #859	; 0x35b
 80202c2:	4945      	ldr	r1, [pc, #276]	; (80203d8 <tcp_split_unsent_seg+0x198>)
 80202c4:	4845      	ldr	r0, [pc, #276]	; (80203dc <tcp_split_unsent_seg+0x19c>)
 80202c6:	f006 f9c5 	bl	8026654 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 80202ca:	f8b6 9008 	ldrh.w	r9, [r6, #8]
 80202ce:	f1b9 0f00 	cmp.w	r9, #0
 80202d2:	d1ca      	bne.n	802026a <tcp_split_unsent_seg+0x2a>
 80202d4:	4b3f      	ldr	r3, [pc, #252]	; (80203d4 <tcp_split_unsent_seg+0x194>)
 80202d6:	f44f 7257 	mov.w	r2, #860	; 0x35c
 80202da:	4941      	ldr	r1, [pc, #260]	; (80203e0 <tcp_split_unsent_seg+0x1a0>)
 80202dc:	483f      	ldr	r0, [pc, #252]	; (80203dc <tcp_split_unsent_seg+0x19c>)
 80202de:	f006 f9b9 	bl	8026654 <iprintf>
  remainder = useg->len - split;
 80202e2:	f8b6 9008 	ldrh.w	r9, [r6, #8]
 80202e6:	e7c0      	b.n	802026a <tcp_split_unsent_seg+0x2a>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 80202e8:	68f3      	ldr	r3, [r6, #12]
 80202ea:	8998      	ldrh	r0, [r3, #12]
 80202ec:	f7fa f8ac 	bl	801a448 <lwip_htons>
  if (split_flags & TCP_PSH) {
 80202f0:	f010 0b08 	ands.w	fp, r0, #8
  split_flags = TCPH_FLAGS(useg->tcphdr);
 80202f4:	fa5f f880 	uxtb.w	r8, r0
  if (split_flags & TCP_PSH) {
 80202f8:	d159      	bne.n	80203ae <tcp_split_unsent_seg+0x16e>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 80202fa:	f008 083f 	and.w	r8, r8, #63	; 0x3f
  if (split_flags & TCP_FIN) {
 80202fe:	f018 0f01 	tst.w	r8, #1
 8020302:	d003      	beq.n	802030c <tcp_split_unsent_seg+0xcc>
    split_flags &= ~TCP_FIN;
 8020304:	f008 08fe 	and.w	r8, r8, #254	; 0xfe
    remainder_flags |= TCP_FIN;
 8020308:	f04b 0b01 	orr.w	fp, fp, #1
  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 802030c:	68f3      	ldr	r3, [r6, #12]
 802030e:	6858      	ldr	r0, [r3, #4]
 8020310:	f7fa f89e 	bl	801a450 <lwip_htonl>
 8020314:	f8cd a000 	str.w	sl, [sp]
 8020318:	1823      	adds	r3, r4, r0
 802031a:	465a      	mov	r2, fp
 802031c:	4639      	mov	r1, r7
 802031e:	4628      	mov	r0, r5
 8020320:	f7ff fb1c 	bl	801f95c <tcp_create_segment>
  if (seg == NULL) {
 8020324:	4682      	mov	sl, r0
 8020326:	2800      	cmp	r0, #0
 8020328:	d0c0      	beq.n	80202ac <tcp_split_unsent_seg+0x6c>
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 802032a:	6870      	ldr	r0, [r6, #4]
 802032c:	eba4 0409 	sub.w	r4, r4, r9
 8020330:	f7fc f8da 	bl	801c4e8 <pbuf_clen>
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8020334:	6872      	ldr	r2, [r6, #4]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8020336:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
 802033a:	b2a4      	uxth	r4, r4
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 802033c:	8911      	ldrh	r1, [r2, #8]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 802033e:	1a1b      	subs	r3, r3, r0
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8020340:	4610      	mov	r0, r2
 8020342:	4421      	add	r1, r4
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8020344:	f8a5 3066 	strh.w	r3, [r5, #102]	; 0x66
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8020348:	b289      	uxth	r1, r1
 802034a:	f7fb ffa1 	bl	801c290 <pbuf_realloc>
  useg->len -= remainder;
 802034e:	8933      	ldrh	r3, [r6, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8020350:	4640      	mov	r0, r8
  useg->len -= remainder;
 8020352:	441c      	add	r4, r3
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8020354:	68f3      	ldr	r3, [r6, #12]
  useg->len -= remainder;
 8020356:	8134      	strh	r4, [r6, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8020358:	899c      	ldrh	r4, [r3, #12]
 802035a:	f7fa f875 	bl	801a448 <lwip_htons>
 802035e:	68f3      	ldr	r3, [r6, #12]
 8020360:	4304      	orrs	r4, r0
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8020362:	6870      	ldr	r0, [r6, #4]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8020364:	819c      	strh	r4, [r3, #12]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8020366:	f7fc f8bf 	bl	801c4e8 <pbuf_clen>
 802036a:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
 802036e:	4403      	add	r3, r0
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8020370:	f8da 0004 	ldr.w	r0, [sl, #4]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8020374:	f8a5 3066 	strh.w	r3, [r5, #102]	; 0x66
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8020378:	f7fc f8b6 	bl	801c4e8 <pbuf_clen>
 802037c:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
 8020380:	4418      	add	r0, r3
  seg->next = useg->next;
 8020382:	6833      	ldr	r3, [r6, #0]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8020384:	f8a5 0066 	strh.w	r0, [r5, #102]	; 0x66
  seg->next = useg->next;
 8020388:	f8ca 3000 	str.w	r3, [sl]
  useg->next = seg;
 802038c:	f8c6 a000 	str.w	sl, [r6]
  if (seg->next == NULL) {
 8020390:	f8da 3000 	ldr.w	r3, [sl]
 8020394:	b183      	cbz	r3, 80203b8 <tcp_split_unsent_seg+0x178>
    return ERR_OK;
 8020396:	2000      	movs	r0, #0
}
 8020398:	b003      	add	sp, #12
 802039a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 802039e:	4b0d      	ldr	r3, [pc, #52]	; (80203d4 <tcp_split_unsent_seg+0x194>)
 80203a0:	f240 324b 	movw	r2, #843	; 0x34b
 80203a4:	490f      	ldr	r1, [pc, #60]	; (80203e4 <tcp_split_unsent_seg+0x1a4>)
 80203a6:	480d      	ldr	r0, [pc, #52]	; (80203dc <tcp_split_unsent_seg+0x19c>)
 80203a8:	f006 f954 	bl	8026654 <iprintf>
 80203ac:	e750      	b.n	8020250 <tcp_split_unsent_seg+0x10>
    split_flags &= ~TCP_PSH;
 80203ae:	f008 0837 	and.w	r8, r8, #55	; 0x37
    remainder_flags |= TCP_PSH;
 80203b2:	f04f 0b08 	mov.w	fp, #8
 80203b6:	e7a2      	b.n	80202fe <tcp_split_unsent_seg+0xbe>
  return ERR_OK;
 80203b8:	4618      	mov	r0, r3
    pcb->unsent_oversize = 0;
 80203ba:	f8a5 3068 	strh.w	r3, [r5, #104]	; 0x68
 80203be:	e77a      	b.n	80202b6 <tcp_split_unsent_seg+0x76>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 80203c0:	4b04      	ldr	r3, [pc, #16]	; (80203d4 <tcp_split_unsent_seg+0x194>)
 80203c2:	f240 3253 	movw	r2, #851	; 0x353
 80203c6:	4908      	ldr	r1, [pc, #32]	; (80203e8 <tcp_split_unsent_seg+0x1a8>)
 80203c8:	4804      	ldr	r0, [pc, #16]	; (80203dc <tcp_split_unsent_seg+0x19c>)
 80203ca:	f006 f943 	bl	8026654 <iprintf>
    return ERR_VAL;
 80203ce:	f06f 0005 	mvn.w	r0, #5
 80203d2:	e770      	b.n	80202b6 <tcp_split_unsent_seg+0x76>
 80203d4:	08046098 	.word	0x08046098
 80203d8:	0804648c 	.word	0x0804648c
 80203dc:	0802b34c 	.word	0x0802b34c
 80203e0:	0804649c 	.word	0x0804649c
 80203e4:	08046444 	.word	0x08046444
 80203e8:	08046468 	.word	0x08046468

080203ec <tcp_enqueue_flags>:
{
 80203ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 80203f0:	f011 0703 	ands.w	r7, r1, #3
{
 80203f4:	b082      	sub	sp, #8
 80203f6:	460d      	mov	r5, r1
 80203f8:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 80203fa:	d05e      	beq.n	80204ba <tcp_enqueue_flags+0xce>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 80203fc:	2c00      	cmp	r4, #0
 80203fe:	d065      	beq.n	80204cc <tcp_enqueue_flags+0xe0>
  if (flags & TCP_SYN) {
 8020400:	f015 0802 	ands.w	r8, r5, #2
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8020404:	f44f 7220 	mov.w	r2, #640	; 0x280
  if (flags & TCP_SYN) {
 8020408:	d049      	beq.n	802049e <tcp_enqueue_flags+0xb2>
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 802040a:	2104      	movs	r1, #4
 802040c:	2036      	movs	r0, #54	; 0x36
 802040e:	f7fb fe85 	bl	801c11c <pbuf_alloc>
 8020412:	4606      	mov	r6, r0
 8020414:	2800      	cmp	r0, #0
 8020416:	d049      	beq.n	80204ac <tcp_enqueue_flags+0xc0>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8020418:	8943      	ldrh	r3, [r0, #10]
 802041a:	2b03      	cmp	r3, #3
 802041c:	d872      	bhi.n	8020504 <tcp_enqueue_flags+0x118>
    optflags = TF_SEG_OPTS_MSS;
 802041e:	f04f 0801 	mov.w	r8, #1
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8020422:	4b40      	ldr	r3, [pc, #256]	; (8020524 <tcp_enqueue_flags+0x138>)
 8020424:	f240 4239 	movw	r2, #1081	; 0x439
 8020428:	493f      	ldr	r1, [pc, #252]	; (8020528 <tcp_enqueue_flags+0x13c>)
 802042a:	4840      	ldr	r0, [pc, #256]	; (802052c <tcp_enqueue_flags+0x140>)
 802042c:	f006 f912 	bl	8026654 <iprintf>
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8020430:	4631      	mov	r1, r6
 8020432:	f8cd 8000 	str.w	r8, [sp]
 8020436:	462a      	mov	r2, r5
 8020438:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 802043a:	4620      	mov	r0, r4
 802043c:	f7ff fa8e 	bl	801f95c <tcp_create_segment>
 8020440:	4606      	mov	r6, r0
 8020442:	2800      	cmp	r0, #0
 8020444:	d032      	beq.n	80204ac <tcp_enqueue_flags+0xc0>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8020446:	68c3      	ldr	r3, [r0, #12]
 8020448:	079a      	lsls	r2, r3, #30
 802044a:	d153      	bne.n	80204f4 <tcp_enqueue_flags+0x108>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 802044c:	8933      	ldrh	r3, [r6, #8]
 802044e:	2b00      	cmp	r3, #0
 8020450:	d144      	bne.n	80204dc <tcp_enqueue_flags+0xf0>
  if (pcb->unsent == NULL) {
 8020452:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8020454:	2b00      	cmp	r3, #0
 8020456:	d04b      	beq.n	80204f0 <tcp_enqueue_flags+0x104>
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8020458:	461a      	mov	r2, r3
 802045a:	681b      	ldr	r3, [r3, #0]
 802045c:	2b00      	cmp	r3, #0
 802045e:	d1fb      	bne.n	8020458 <tcp_enqueue_flags+0x6c>
    useg->next = seg;
 8020460:	6016      	str	r6, [r2, #0]
  pcb->unsent_oversize = 0;
 8020462:	2300      	movs	r3, #0
 8020464:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8020468:	b117      	cbz	r7, 8020470 <tcp_enqueue_flags+0x84>
    pcb->snd_lbb++;
 802046a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 802046c:	3301      	adds	r3, #1
 802046e:	65e3      	str	r3, [r4, #92]	; 0x5c
  if (flags & TCP_FIN) {
 8020470:	07eb      	lsls	r3, r5, #31
 8020472:	d503      	bpl.n	802047c <tcp_enqueue_flags+0x90>
    tcp_set_flags(pcb, TF_FIN);
 8020474:	8b63      	ldrh	r3, [r4, #26]
 8020476:	f043 0320 	orr.w	r3, r3, #32
 802047a:	8363      	strh	r3, [r4, #26]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 802047c:	6870      	ldr	r0, [r6, #4]
 802047e:	f7fc f833 	bl	801c4e8 <pbuf_clen>
 8020482:	f8b4 3066 	ldrh.w	r3, [r4, #102]	; 0x66
 8020486:	4418      	add	r0, r3
 8020488:	b280      	uxth	r0, r0
 802048a:	f8a4 0066 	strh.w	r0, [r4, #102]	; 0x66
  if (pcb->snd_queuelen != 0) {
 802048e:	b118      	cbz	r0, 8020498 <tcp_enqueue_flags+0xac>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8020490:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8020492:	2800      	cmp	r0, #0
 8020494:	d039      	beq.n	802050a <tcp_enqueue_flags+0x11e>
  return ERR_OK;
 8020496:	2000      	movs	r0, #0
}
 8020498:	b002      	add	sp, #8
 802049a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 802049e:	4641      	mov	r1, r8
 80204a0:	2036      	movs	r0, #54	; 0x36
 80204a2:	f7fb fe3b 	bl	801c11c <pbuf_alloc>
 80204a6:	4606      	mov	r6, r0
 80204a8:	2800      	cmp	r0, #0
 80204aa:	d1c1      	bne.n	8020430 <tcp_enqueue_flags+0x44>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80204ac:	8b63      	ldrh	r3, [r4, #26]
    return ERR_MEM;
 80204ae:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80204b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80204b6:	8363      	strh	r3, [r4, #26]
    return ERR_MEM;
 80204b8:	e7ee      	b.n	8020498 <tcp_enqueue_flags+0xac>
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 80204ba:	4b1a      	ldr	r3, [pc, #104]	; (8020524 <tcp_enqueue_flags+0x138>)
 80204bc:	f240 4211 	movw	r2, #1041	; 0x411
 80204c0:	491b      	ldr	r1, [pc, #108]	; (8020530 <tcp_enqueue_flags+0x144>)
 80204c2:	481a      	ldr	r0, [pc, #104]	; (802052c <tcp_enqueue_flags+0x140>)
 80204c4:	f006 f8c6 	bl	8026654 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 80204c8:	2c00      	cmp	r4, #0
 80204ca:	d199      	bne.n	8020400 <tcp_enqueue_flags+0x14>
 80204cc:	4b15      	ldr	r3, [pc, #84]	; (8020524 <tcp_enqueue_flags+0x138>)
 80204ce:	f240 4213 	movw	r2, #1043	; 0x413
 80204d2:	4918      	ldr	r1, [pc, #96]	; (8020534 <tcp_enqueue_flags+0x148>)
 80204d4:	4815      	ldr	r0, [pc, #84]	; (802052c <tcp_enqueue_flags+0x140>)
 80204d6:	f006 f8bd 	bl	8026654 <iprintf>
 80204da:	e791      	b.n	8020400 <tcp_enqueue_flags+0x14>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 80204dc:	4b11      	ldr	r3, [pc, #68]	; (8020524 <tcp_enqueue_flags+0x138>)
 80204de:	f240 4243 	movw	r2, #1091	; 0x443
 80204e2:	4915      	ldr	r1, [pc, #84]	; (8020538 <tcp_enqueue_flags+0x14c>)
 80204e4:	4811      	ldr	r0, [pc, #68]	; (802052c <tcp_enqueue_flags+0x140>)
 80204e6:	f006 f8b5 	bl	8026654 <iprintf>
  if (pcb->unsent == NULL) {
 80204ea:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80204ec:	2b00      	cmp	r3, #0
 80204ee:	d1b3      	bne.n	8020458 <tcp_enqueue_flags+0x6c>
    pcb->unsent = seg;
 80204f0:	66e6      	str	r6, [r4, #108]	; 0x6c
 80204f2:	e7b6      	b.n	8020462 <tcp_enqueue_flags+0x76>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 80204f4:	4b0b      	ldr	r3, [pc, #44]	; (8020524 <tcp_enqueue_flags+0x138>)
 80204f6:	f240 4242 	movw	r2, #1090	; 0x442
 80204fa:	4910      	ldr	r1, [pc, #64]	; (802053c <tcp_enqueue_flags+0x150>)
 80204fc:	480b      	ldr	r0, [pc, #44]	; (802052c <tcp_enqueue_flags+0x140>)
 80204fe:	f006 f8a9 	bl	8026654 <iprintf>
 8020502:	e7a3      	b.n	802044c <tcp_enqueue_flags+0x60>
    optflags = TF_SEG_OPTS_MSS;
 8020504:	f04f 0801 	mov.w	r8, #1
 8020508:	e792      	b.n	8020430 <tcp_enqueue_flags+0x44>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 802050a:	6ee4      	ldr	r4, [r4, #108]	; 0x6c
 802050c:	2c00      	cmp	r4, #0
 802050e:	d1c3      	bne.n	8020498 <tcp_enqueue_flags+0xac>
 8020510:	4b04      	ldr	r3, [pc, #16]	; (8020524 <tcp_enqueue_flags+0x138>)
 8020512:	f240 4265 	movw	r2, #1125	; 0x465
 8020516:	490a      	ldr	r1, [pc, #40]	; (8020540 <tcp_enqueue_flags+0x154>)
 8020518:	4804      	ldr	r0, [pc, #16]	; (802052c <tcp_enqueue_flags+0x140>)
 802051a:	f006 f89b 	bl	8026654 <iprintf>
  return ERR_OK;
 802051e:	4620      	mov	r0, r4
 8020520:	e7ba      	b.n	8020498 <tcp_enqueue_flags+0xac>
 8020522:	bf00      	nop
 8020524:	08046098 	.word	0x08046098
 8020528:	08046524 	.word	0x08046524
 802052c:	0802b34c 	.word	0x0802b34c
 8020530:	080464ac 	.word	0x080464ac
 8020534:	08046504 	.word	0x08046504
 8020538:	08046578 	.word	0x08046578
 802053c:	08046560 	.word	0x08046560
 8020540:	080465a4 	.word	0x080465a4

08020544 <tcp_send_fin>:
{
 8020544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8020546:	4606      	mov	r6, r0
 8020548:	b188      	cbz	r0, 802056e <tcp_send_fin+0x2a>
  if (pcb->unsent != NULL) {
 802054a:	6ef4      	ldr	r4, [r6, #108]	; 0x6c
 802054c:	b14c      	cbz	r4, 8020562 <tcp_send_fin+0x1e>
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 802054e:	4625      	mov	r5, r4
 8020550:	6824      	ldr	r4, [r4, #0]
 8020552:	2c00      	cmp	r4, #0
 8020554:	d1fb      	bne.n	802054e <tcp_send_fin+0xa>
    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8020556:	68eb      	ldr	r3, [r5, #12]
 8020558:	8998      	ldrh	r0, [r3, #12]
 802055a:	f7f9 ff75 	bl	801a448 <lwip_htons>
 802055e:	0743      	lsls	r3, r0, #29
 8020560:	d00d      	beq.n	802057e <tcp_send_fin+0x3a>
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8020562:	4630      	mov	r0, r6
 8020564:	2101      	movs	r1, #1
}
 8020566:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  return tcp_enqueue_flags(pcb, TCP_FIN);
 802056a:	f7ff bf3f 	b.w	80203ec <tcp_enqueue_flags>
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 802056e:	4b0b      	ldr	r3, [pc, #44]	; (802059c <tcp_send_fin+0x58>)
 8020570:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8020574:	490a      	ldr	r1, [pc, #40]	; (80205a0 <tcp_send_fin+0x5c>)
 8020576:	480b      	ldr	r0, [pc, #44]	; (80205a4 <tcp_send_fin+0x60>)
 8020578:	f006 f86c 	bl	8026654 <iprintf>
 802057c:	e7e5      	b.n	802054a <tcp_send_fin+0x6>
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 802057e:	68eb      	ldr	r3, [r5, #12]
 8020580:	2001      	movs	r0, #1
 8020582:	899f      	ldrh	r7, [r3, #12]
 8020584:	f7f9 ff60 	bl	801a448 <lwip_htons>
      tcp_set_flags(pcb, TF_FIN);
 8020588:	8b73      	ldrh	r3, [r6, #26]
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 802058a:	4338      	orrs	r0, r7
 802058c:	68ea      	ldr	r2, [r5, #12]
      tcp_set_flags(pcb, TF_FIN);
 802058e:	f043 0320 	orr.w	r3, r3, #32
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8020592:	8190      	strh	r0, [r2, #12]
}
 8020594:	4620      	mov	r0, r4
      tcp_set_flags(pcb, TF_FIN);
 8020596:	8373      	strh	r3, [r6, #26]
}
 8020598:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802059a:	bf00      	nop
 802059c:	08046098 	.word	0x08046098
 80205a0:	080465cc 	.word	0x080465cc
 80205a4:	0802b34c 	.word	0x0802b34c

080205a8 <tcp_rexmit_rto_prepare>:
{
 80205a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 80205aa:	4605      	mov	r5, r0
 80205ac:	2800      	cmp	r0, #0
 80205ae:	d032      	beq.n	8020616 <tcp_rexmit_rto_prepare+0x6e>
  if (pcb->unacked == NULL) {
 80205b0:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80205b2:	b132      	cbz	r2, 80205c2 <tcp_rexmit_rto_prepare+0x1a>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80205b4:	6813      	ldr	r3, [r2, #0]
 80205b6:	4614      	mov	r4, r2
 80205b8:	b15b      	cbz	r3, 80205d2 <tcp_rexmit_rto_prepare+0x2a>
  if (seg->p->ref != 1) {
 80205ba:	6863      	ldr	r3, [r4, #4]
 80205bc:	7b9b      	ldrb	r3, [r3, #14]
 80205be:	2b01      	cmp	r3, #1
 80205c0:	d003      	beq.n	80205ca <tcp_rexmit_rto_prepare+0x22>
    return ERR_VAL;
 80205c2:	f06f 0305 	mvn.w	r3, #5
}
 80205c6:	4618      	mov	r0, r3
 80205c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80205ca:	6824      	ldr	r4, [r4, #0]
 80205cc:	6823      	ldr	r3, [r4, #0]
 80205ce:	2b00      	cmp	r3, #0
 80205d0:	d1f3      	bne.n	80205ba <tcp_rexmit_rto_prepare+0x12>
  if (seg->p->ref != 1) {
 80205d2:	6863      	ldr	r3, [r4, #4]
 80205d4:	7b9b      	ldrb	r3, [r3, #14]
 80205d6:	2b01      	cmp	r3, #1
 80205d8:	d1f3      	bne.n	80205c2 <tcp_rexmit_rto_prepare+0x1a>
  tcp_set_flags(pcb, TF_RTO);
 80205da:	8b6b      	ldrh	r3, [r5, #26]
  pcb->unacked = NULL;
 80205dc:	2700      	movs	r7, #0
  seg->next = pcb->unsent;
 80205de:	6ee9      	ldr	r1, [r5, #108]	; 0x6c
  tcp_set_flags(pcb, TF_RTO);
 80205e0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  seg->next = pcb->unsent;
 80205e4:	6021      	str	r1, [r4, #0]
  tcp_set_flags(pcb, TF_RTO);
 80205e6:	836b      	strh	r3, [r5, #26]
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80205e8:	68e3      	ldr	r3, [r4, #12]
  pcb->unacked = NULL;
 80205ea:	e9c5 271b 	strd	r2, r7, [r5, #108]	; 0x6c
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80205ee:	6858      	ldr	r0, [r3, #4]
 80205f0:	f7f9 ff2e 	bl	801a450 <lwip_htonl>
 80205f4:	68e3      	ldr	r3, [r4, #12]
 80205f6:	4606      	mov	r6, r0
 80205f8:	8924      	ldrh	r4, [r4, #8]
 80205fa:	8998      	ldrh	r0, [r3, #12]
 80205fc:	f7f9 ff24 	bl	801a448 <lwip_htons>
 8020600:	f010 0003 	ands.w	r0, r0, #3
 8020604:	4426      	add	r6, r4
  return ERR_OK;
 8020606:	463b      	mov	r3, r7
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8020608:	bf18      	it	ne
 802060a:	2001      	movne	r0, #1
  pcb->rttest = 0;
 802060c:	636f      	str	r7, [r5, #52]	; 0x34
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 802060e:	4430      	add	r0, r6
 8020610:	64e8      	str	r0, [r5, #76]	; 0x4c
}
 8020612:	4618      	mov	r0, r3
 8020614:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8020616:	4b04      	ldr	r3, [pc, #16]	; (8020628 <tcp_rexmit_rto_prepare+0x80>)
 8020618:	f240 6263 	movw	r2, #1635	; 0x663
 802061c:	4903      	ldr	r1, [pc, #12]	; (802062c <tcp_rexmit_rto_prepare+0x84>)
 802061e:	4804      	ldr	r0, [pc, #16]	; (8020630 <tcp_rexmit_rto_prepare+0x88>)
 8020620:	f006 f818 	bl	8026654 <iprintf>
 8020624:	e7c4      	b.n	80205b0 <tcp_rexmit_rto_prepare+0x8>
 8020626:	bf00      	nop
 8020628:	08046098 	.word	0x08046098
 802062c:	080465e8 	.word	0x080465e8
 8020630:	0802b34c 	.word	0x0802b34c

08020634 <tcp_rexmit>:
{
 8020634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8020636:	4607      	mov	r7, r0
 8020638:	2800      	cmp	r0, #0
 802063a:	d031      	beq.n	80206a0 <tcp_rexmit+0x6c>
  if (pcb->unacked == NULL) {
 802063c:	6f3e      	ldr	r6, [r7, #112]	; 0x70
 802063e:	b34e      	cbz	r6, 8020694 <tcp_rexmit+0x60>
  if (seg->p->ref != 1) {
 8020640:	6873      	ldr	r3, [r6, #4]
 8020642:	7b9b      	ldrb	r3, [r3, #14]
 8020644:	2b01      	cmp	r3, #1
 8020646:	d125      	bne.n	8020694 <tcp_rexmit+0x60>
  pcb->unacked = seg->next;
 8020648:	6832      	ldr	r2, [r6, #0]
  cur_seg = &(pcb->unsent);
 802064a:	f107 056c 	add.w	r5, r7, #108	; 0x6c
  while (*cur_seg &&
 802064e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  pcb->unacked = seg->next;
 8020650:	673a      	str	r2, [r7, #112]	; 0x70
  while (*cur_seg &&
 8020652:	b91b      	cbnz	r3, 802065c <tcp_rexmit+0x28>
 8020654:	e00f      	b.n	8020676 <tcp_rexmit+0x42>
    cur_seg = &((*cur_seg)->next );
 8020656:	682d      	ldr	r5, [r5, #0]
  while (*cur_seg &&
 8020658:	682b      	ldr	r3, [r5, #0]
 802065a:	b163      	cbz	r3, 8020676 <tcp_rexmit+0x42>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 802065c:	68db      	ldr	r3, [r3, #12]
 802065e:	6858      	ldr	r0, [r3, #4]
 8020660:	f7f9 fef6 	bl	801a450 <lwip_htonl>
 8020664:	68f3      	ldr	r3, [r6, #12]
 8020666:	4604      	mov	r4, r0
 8020668:	6858      	ldr	r0, [r3, #4]
 802066a:	f7f9 fef1 	bl	801a450 <lwip_htonl>
 802066e:	1a24      	subs	r4, r4, r0
  while (*cur_seg &&
 8020670:	2c00      	cmp	r4, #0
 8020672:	dbf0      	blt.n	8020656 <tcp_rexmit+0x22>
  seg->next = *cur_seg;
 8020674:	682b      	ldr	r3, [r5, #0]
 8020676:	6033      	str	r3, [r6, #0]
  *cur_seg = seg;
 8020678:	602e      	str	r6, [r5, #0]
  if (seg->next == NULL) {
 802067a:	6833      	ldr	r3, [r6, #0]
 802067c:	b16b      	cbz	r3, 802069a <tcp_rexmit+0x66>
  if (pcb->nrtx < 0xFF) {
 802067e:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8020682:	2bff      	cmp	r3, #255	; 0xff
 8020684:	d002      	beq.n	802068c <tcp_rexmit+0x58>
    ++pcb->nrtx;
 8020686:	3301      	adds	r3, #1
 8020688:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  pcb->rttest = 0;
 802068c:	2300      	movs	r3, #0
  return ERR_OK;
 802068e:	4618      	mov	r0, r3
  pcb->rttest = 0;
 8020690:	637b      	str	r3, [r7, #52]	; 0x34
}
 8020692:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_VAL;
 8020694:	f06f 0005 	mvn.w	r0, #5
}
 8020698:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pcb->unsent_oversize = 0;
 802069a:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 802069e:	e7ee      	b.n	802067e <tcp_rexmit+0x4a>
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 80206a0:	4b03      	ldr	r3, [pc, #12]	; (80206b0 <tcp_rexmit+0x7c>)
 80206a2:	f240 62c1 	movw	r2, #1729	; 0x6c1
 80206a6:	4903      	ldr	r1, [pc, #12]	; (80206b4 <tcp_rexmit+0x80>)
 80206a8:	4803      	ldr	r0, [pc, #12]	; (80206b8 <tcp_rexmit+0x84>)
 80206aa:	f005 ffd3 	bl	8026654 <iprintf>
 80206ae:	e7c5      	b.n	802063c <tcp_rexmit+0x8>
 80206b0:	08046098 	.word	0x08046098
 80206b4:	0804660c 	.word	0x0804660c
 80206b8:	0802b34c 	.word	0x0802b34c

080206bc <tcp_rexmit_fast>:
{
 80206bc:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 80206be:	4604      	mov	r4, r0
 80206c0:	b340      	cbz	r0, 8020714 <tcp_rexmit_fast+0x58>
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 80206c2:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80206c4:	b113      	cbz	r3, 80206cc <tcp_rexmit_fast+0x10>
 80206c6:	8b63      	ldrh	r3, [r4, #26]
 80206c8:	075b      	lsls	r3, r3, #29
 80206ca:	d500      	bpl.n	80206ce <tcp_rexmit_fast+0x12>
}
 80206cc:	bd10      	pop	{r4, pc}
    if (tcp_rexmit(pcb) == ERR_OK) {
 80206ce:	4620      	mov	r0, r4
 80206d0:	f7ff ffb0 	bl	8020634 <tcp_rexmit>
 80206d4:	2800      	cmp	r0, #0
 80206d6:	d1f9      	bne.n	80206cc <tcp_rexmit_fast+0x10>
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 80206d8:	f8b4 1060 	ldrh.w	r1, [r4, #96]	; 0x60
 80206dc:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80206e0:	8e62      	ldrh	r2, [r4, #50]	; 0x32
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 80206e2:	4299      	cmp	r1, r3
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80206e4:	ea4f 0042 	mov.w	r0, r2, lsl #1
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 80206e8:	bf28      	it	cs
 80206ea:	4619      	movcs	r1, r3
 80206ec:	084b      	lsrs	r3, r1, #1
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80206ee:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 80206f2:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80206f6:	d902      	bls.n	80206fe <tcp_rexmit_fast+0x42>
        pcb->ssthresh = 2 * pcb->mss;
 80206f8:	b283      	uxth	r3, r0
 80206fa:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
      tcp_set_flags(pcb, TF_INFR);
 80206fe:	8b61      	ldrh	r1, [r4, #26]
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8020700:	4402      	add	r2, r0
      tcp_set_flags(pcb, TF_INFR);
 8020702:	f041 0104 	orr.w	r1, r1, #4
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8020706:	4413      	add	r3, r2
      pcb->rtime = 0;
 8020708:	2200      	movs	r2, #0
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 802070a:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 802070e:	8361      	strh	r1, [r4, #26]
      pcb->rtime = 0;
 8020710:	8622      	strh	r2, [r4, #48]	; 0x30
}
 8020712:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8020714:	4b03      	ldr	r3, [pc, #12]	; (8020724 <tcp_rexmit_fast+0x68>)
 8020716:	f240 62f9 	movw	r2, #1785	; 0x6f9
 802071a:	4903      	ldr	r1, [pc, #12]	; (8020728 <tcp_rexmit_fast+0x6c>)
 802071c:	4803      	ldr	r0, [pc, #12]	; (802072c <tcp_rexmit_fast+0x70>)
 802071e:	f005 ff99 	bl	8026654 <iprintf>
 8020722:	e7ce      	b.n	80206c2 <tcp_rexmit_fast+0x6>
 8020724:	08046098 	.word	0x08046098
 8020728:	08046624 	.word	0x08046624
 802072c:	0802b34c 	.word	0x0802b34c

08020730 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8020730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020734:	b084      	sub	sp, #16
 8020736:	4607      	mov	r7, r0
 8020738:	460e      	mov	r6, r1
 802073a:	4615      	mov	r5, r2
 802073c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8020740:	461c      	mov	r4, r3
{
 8020742:	f8bd 9034 	ldrh.w	r9, [sp, #52]	; 0x34
 8020746:	f8bd a038 	ldrh.w	sl, [sp, #56]	; 0x38
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 802074a:	b1fb      	cbz	r3, 802078c <tcp_rst+0x5c>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 802074c:	f1b8 0f00 	cmp.w	r8, #0
 8020750:	d026      	beq.n	80207a0 <tcp_rst+0x70>
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8020752:	4630      	mov	r0, r6
 8020754:	f7f9 fe7c 	bl	801a450 <lwip_htonl>
 8020758:	2114      	movs	r1, #20
 802075a:	4602      	mov	r2, r0
 802075c:	4628      	mov	r0, r5
 802075e:	f246 0508 	movw	r5, #24584	; 0x6008
 8020762:	464b      	mov	r3, r9
 8020764:	f8cd a000 	str.w	sl, [sp]
 8020768:	e9cd 1501 	strd	r1, r5, [sp, #4]
 802076c:	2100      	movs	r1, #0
 802076e:	f7ff f971 	bl	801fa54 <tcp_output_alloc_header_common.constprop.0>
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8020772:	4601      	mov	r1, r0
 8020774:	b138      	cbz	r0, 8020786 <tcp_rst+0x56>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8020776:	4643      	mov	r3, r8
 8020778:	4622      	mov	r2, r4
 802077a:	4638      	mov	r0, r7
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 802077c:	b004      	add	sp, #16
 802077e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8020782:	f7ff b9d5 	b.w	801fb30 <tcp_output_control_segment>
}
 8020786:	b004      	add	sp, #16
 8020788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 802078c:	4b08      	ldr	r3, [pc, #32]	; (80207b0 <tcp_rst+0x80>)
 802078e:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8020792:	4908      	ldr	r1, [pc, #32]	; (80207b4 <tcp_rst+0x84>)
 8020794:	4808      	ldr	r0, [pc, #32]	; (80207b8 <tcp_rst+0x88>)
 8020796:	f005 ff5d 	bl	8026654 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 802079a:	f1b8 0f00 	cmp.w	r8, #0
 802079e:	d1d8      	bne.n	8020752 <tcp_rst+0x22>
 80207a0:	4b03      	ldr	r3, [pc, #12]	; (80207b0 <tcp_rst+0x80>)
 80207a2:	f240 72c5 	movw	r2, #1989	; 0x7c5
 80207a6:	4905      	ldr	r1, [pc, #20]	; (80207bc <tcp_rst+0x8c>)
 80207a8:	4803      	ldr	r0, [pc, #12]	; (80207b8 <tcp_rst+0x88>)
 80207aa:	f005 ff53 	bl	8026654 <iprintf>
 80207ae:	e7d0      	b.n	8020752 <tcp_rst+0x22>
 80207b0:	08046098 	.word	0x08046098
 80207b4:	08046644 	.word	0x08046644
 80207b8:	0802b34c 	.word	0x0802b34c
 80207bc:	08046660 	.word	0x08046660

080207c0 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 80207c0:	b510      	push	{r4, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
  u8_t num_sacks = 0;

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 80207c2:	4604      	mov	r4, r0
 80207c4:	b1c0      	cbz	r0, 80207f8 <tcp_send_empty_ack+0x38>
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 80207c6:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80207c8:	f7f9 fe42 	bl	801a450 <lwip_htonl>
 80207cc:	2100      	movs	r1, #0
 80207ce:	4602      	mov	r2, r0
 80207d0:	4620      	mov	r0, r4
 80207d2:	f7ff f985 	bl	801fae0 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 80207d6:	4601      	mov	r1, r0
 80207d8:	b1b0      	cbz	r0, 8020808 <tcp_send_empty_ack+0x48>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80207da:	1d23      	adds	r3, r4, #4
 80207dc:	4622      	mov	r2, r4
 80207de:	4620      	mov	r0, r4
 80207e0:	f7ff f9a6 	bl	801fb30 <tcp_output_control_segment>
  if (err != ERR_OK) {
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80207e4:	8b63      	ldrh	r3, [r4, #26]
  if (err != ERR_OK) {
 80207e6:	b118      	cbz	r0, 80207f0 <tcp_send_empty_ack+0x30>
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80207e8:	f043 0303 	orr.w	r3, r3, #3
 80207ec:	8363      	strh	r3, [r4, #26]
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
  }

  return err;
}
 80207ee:	bd10      	pop	{r4, pc}
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80207f0:	f023 0303 	bic.w	r3, r3, #3
 80207f4:	8363      	strh	r3, [r4, #26]
}
 80207f6:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 80207f8:	4b07      	ldr	r3, [pc, #28]	; (8020818 <tcp_send_empty_ack+0x58>)
 80207fa:	f240 72ea 	movw	r2, #2026	; 0x7ea
 80207fe:	4907      	ldr	r1, [pc, #28]	; (802081c <tcp_send_empty_ack+0x5c>)
 8020800:	4807      	ldr	r0, [pc, #28]	; (8020820 <tcp_send_empty_ack+0x60>)
 8020802:	f005 ff27 	bl	8026654 <iprintf>
 8020806:	e7de      	b.n	80207c6 <tcp_send_empty_ack+0x6>
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8020808:	8b63      	ldrh	r3, [r4, #26]
    return ERR_BUF;
 802080a:	f06f 0001 	mvn.w	r0, #1
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 802080e:	f043 0303 	orr.w	r3, r3, #3
 8020812:	8363      	strh	r3, [r4, #26]
}
 8020814:	bd10      	pop	{r4, pc}
 8020816:	bf00      	nop
 8020818:	08046098 	.word	0x08046098
 802081c:	0804667c 	.word	0x0804667c
 8020820:	0802b34c 	.word	0x0802b34c

08020824 <tcp_output>:
{
 8020824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8020828:	4604      	mov	r4, r0
{
 802082a:	b085      	sub	sp, #20
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 802082c:	2800      	cmp	r0, #0
 802082e:	f000 81bc 	beq.w	8020baa <tcp_output+0x386>
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8020832:	7d23      	ldrb	r3, [r4, #20]
 8020834:	2b01      	cmp	r3, #1
 8020836:	f000 8173 	beq.w	8020b20 <tcp_output+0x2fc>
  if (tcp_input_pcb == pcb) {
 802083a:	4bb3      	ldr	r3, [pc, #716]	; (8020b08 <tcp_output+0x2e4>)
 802083c:	681b      	ldr	r3, [r3, #0]
 802083e:	42a3      	cmp	r3, r4
 8020840:	f000 817a 	beq.w	8020b38 <tcp_output+0x314>
  seg = pcb->unsent;
 8020844:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  if (seg == NULL) {
 8020846:	b345      	cbz	r5, 802089a <tcp_output+0x76>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8020848:	7a20      	ldrb	r0, [r4, #8]
  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 802084a:	f104 0904 	add.w	r9, r4, #4
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 802084e:	f8b4 7048 	ldrh.w	r7, [r4, #72]	; 0x48
 8020852:	f8b4 6060 	ldrh.w	r6, [r4, #96]	; 0x60
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8020856:	2800      	cmp	r0, #0
 8020858:	f040 81af 	bne.w	8020bba <tcp_output+0x396>
    return ip_route(src, dst);
 802085c:	4648      	mov	r0, r9
 802085e:	f003 fa2b 	bl	8023cb8 <ip4_route>
 8020862:	4682      	mov	sl, r0
  if (netif == NULL) {
 8020864:	f1ba 0f00 	cmp.w	sl, #0
 8020868:	f000 81b9 	beq.w	8020bde <tcp_output+0x3ba>
  if (ip_addr_isany(&pcb->local_ip)) {
 802086c:	6823      	ldr	r3, [r4, #0]
 802086e:	b913      	cbnz	r3, 8020876 <tcp_output+0x52>
    ip_addr_copy(pcb->local_ip, *local_ip);
 8020870:	f8da 3004 	ldr.w	r3, [sl, #4]
 8020874:	6023      	str	r3, [r4, #0]
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8020876:	68eb      	ldr	r3, [r5, #12]
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8020878:	42b7      	cmp	r7, r6
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 802087a:	6858      	ldr	r0, [r3, #4]
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 802087c:	bf28      	it	cs
 802087e:	4637      	movcs	r7, r6
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8020880:	f7f9 fde6 	bl	801a450 <lwip_htonl>
 8020884:	892b      	ldrh	r3, [r5, #8]
 8020886:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8020888:	1a9b      	subs	r3, r3, r2
 802088a:	4418      	add	r0, r3
 802088c:	42b8      	cmp	r0, r7
 802088e:	d90f      	bls.n	80208b0 <tcp_output+0x8c>
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8020890:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 8020894:	42bb      	cmp	r3, r7
 8020896:	f000 8159 	beq.w	8020b4c <tcp_output+0x328>
    if (pcb->flags & TF_ACK_NOW) {
 802089a:	8b62      	ldrh	r2, [r4, #26]
 802089c:	0791      	lsls	r1, r2, #30
 802089e:	f100 814f 	bmi.w	8020b40 <tcp_output+0x31c>
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80208a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  return ERR_OK;
 80208a6:	2000      	movs	r0, #0
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80208a8:	8362      	strh	r2, [r4, #26]
}
 80208aa:	b005      	add	sp, #20
 80208ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  pcb->persist_backoff = 0;
 80208b0:	2300      	movs	r3, #0
 80208b2:	f884 3099 	strb.w	r3, [r4, #153]	; 0x99
  useg = pcb->unacked;
 80208b6:	6f23      	ldr	r3, [r4, #112]	; 0x70
  if (useg != NULL) {
 80208b8:	2b00      	cmp	r3, #0
 80208ba:	f000 8157 	beq.w	8020b6c <tcp_output+0x348>
    for (; useg->next != NULL; useg = useg->next);
 80208be:	4698      	mov	r8, r3
 80208c0:	681b      	ldr	r3, [r3, #0]
 80208c2:	2b00      	cmp	r3, #0
 80208c4:	d1fb      	bne.n	80208be <tcp_output+0x9a>
    LWIP_ASSERT("RST not expected here!",
 80208c6:	464e      	mov	r6, r9
 80208c8:	e0b7      	b.n	8020a3a <tcp_output+0x216>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 80208ca:	68eb      	ldr	r3, [r5, #12]
 80208cc:	2010      	movs	r0, #16
 80208ce:	f8b3 900c 	ldrh.w	r9, [r3, #12]
 80208d2:	f7f9 fdb9 	bl	801a448 <lwip_htons>
 80208d6:	ea49 0000 	orr.w	r0, r9, r0
 80208da:	f8d5 900c 	ldr.w	r9, [r5, #12]
 80208de:	f8a9 000c 	strh.w	r0, [r9, #12]
  if (seg->p->ref != 1) {
 80208e2:	686b      	ldr	r3, [r5, #4]
 80208e4:	7b9b      	ldrb	r3, [r3, #14]
 80208e6:	2b01      	cmp	r3, #1
 80208e8:	d160      	bne.n	80209ac <tcp_output+0x188>
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80208ea:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80208ec:	f7f9 fdb0 	bl	801a450 <lwip_htonl>
 80208f0:	f8c9 0008 	str.w	r0, [r9, #8]
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80208f4:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 80208f6:	f8d5 900c 	ldr.w	r9, [r5, #12]
 80208fa:	f7f9 fda5 	bl	801a448 <lwip_htons>
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80208fe:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8020900:	6a63      	ldr	r3, [r4, #36]	; 0x24
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8020902:	f8a9 000e 	strh.w	r0, [r9, #14]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8020906:	4413      	add	r3, r2
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8020908:	f8d5 900c 	ldr.w	r9, [r5, #12]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 802090c:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (seg->flags & TF_SEG_OPTS_MSS) {
 802090e:	7aab      	ldrb	r3, [r5, #10]
 8020910:	07db      	lsls	r3, r3, #31
 8020912:	f100 80d0 	bmi.w	8020ab6 <tcp_output+0x292>
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8020916:	f109 0b14 	add.w	fp, r9, #20
  if (pcb->rtime < 0) {
 802091a:	f9b4 3030 	ldrsh.w	r3, [r4, #48]	; 0x30
 802091e:	2b00      	cmp	r3, #0
 8020920:	da01      	bge.n	8020926 <tcp_output+0x102>
    pcb->rtime = 0;
 8020922:	2300      	movs	r3, #0
 8020924:	8623      	strh	r3, [r4, #48]	; 0x30
  if (pcb->rttest == 0) {
 8020926:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8020928:	2b00      	cmp	r3, #0
 802092a:	f000 80b9 	beq.w	8020aa0 <tcp_output+0x27c>
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 802092e:	6868      	ldr	r0, [r5, #4]
  seg->tcphdr->chksum = 0;
 8020930:	f04f 0c00 	mov.w	ip, #0
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8020934:	6843      	ldr	r3, [r0, #4]
  seg->p->tot_len -= len;
 8020936:	8902      	ldrh	r2, [r0, #8]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8020938:	eba9 0303 	sub.w	r3, r9, r3
  seg->p->len -= len;
 802093c:	8941      	ldrh	r1, [r0, #10]
  seg->p->payload = seg->tcphdr;
 802093e:	f8c0 9004 	str.w	r9, [r0, #4]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8020942:	b29b      	uxth	r3, r3
  seg->p->tot_len -= len;
 8020944:	1ad2      	subs	r2, r2, r3
  seg->p->len -= len;
 8020946:	1acb      	subs	r3, r1, r3
  seg->p->tot_len -= len;
 8020948:	b292      	uxth	r2, r2
  seg->p->len -= len;
 802094a:	8143      	strh	r3, [r0, #10]
  seg->p->tot_len -= len;
 802094c:	8102      	strh	r2, [r0, #8]
  seg->tcphdr->chksum = 0;
 802094e:	f889 c010 	strb.w	ip, [r9, #16]
 8020952:	f889 c011 	strb.w	ip, [r9, #17]
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8020956:	7aab      	ldrb	r3, [r5, #10]
 8020958:	009b      	lsls	r3, r3, #2
 802095a:	f003 0304 	and.w	r3, r3, #4
 802095e:	3314      	adds	r3, #20
 8020960:	444b      	add	r3, r9
 8020962:	459b      	cmp	fp, r3
 8020964:	d00a      	beq.n	802097c <tcp_output+0x158>
 8020966:	f240 621c 	movw	r2, #1564	; 0x61c
 802096a:	4b68      	ldr	r3, [pc, #416]	; (8020b0c <tcp_output+0x2e8>)
 802096c:	4968      	ldr	r1, [pc, #416]	; (8020b10 <tcp_output+0x2ec>)
 802096e:	4869      	ldr	r0, [pc, #420]	; (8020b14 <tcp_output+0x2f0>)
 8020970:	f005 fe70 	bl	8026654 <iprintf>
    seg->tcphdr->chksum = ip_chksum_pseudo(seg->p, IP_PROTO_TCP,
 8020974:	6868      	ldr	r0, [r5, #4]
 8020976:	f8d5 900c 	ldr.w	r9, [r5, #12]
 802097a:	8902      	ldrh	r2, [r0, #8]
 802097c:	4623      	mov	r3, r4
 802097e:	2106      	movs	r1, #6
 8020980:	9600      	str	r6, [sp, #0]
 8020982:	f7fa faf5 	bl	801af70 <ip_chksum_pseudo>
 8020986:	f8a9 0010 	strh.w	r0, [r9, #16]
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 802098a:	6868      	ldr	r0, [r5, #4]
 802098c:	4632      	mov	r2, r6
 802098e:	f8cd a008 	str.w	sl, [sp, #8]
 8020992:	4621      	mov	r1, r4
 8020994:	7aa3      	ldrb	r3, [r4, #10]
 8020996:	9300      	str	r3, [sp, #0]
 8020998:	2306      	movs	r3, #6
 802099a:	9301      	str	r3, [sp, #4]
 802099c:	7ae3      	ldrb	r3, [r4, #11]
 802099e:	f003 fb55 	bl	802404c <ip4_output_if>
    if (err != ERR_OK) {
 80209a2:	2800      	cmp	r0, #0
 80209a4:	f040 8116 	bne.w	8020bd4 <tcp_output+0x3b0>
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80209a8:	f8d5 900c 	ldr.w	r9, [r5, #12]
    pcb->unsent = seg->next;
 80209ac:	682b      	ldr	r3, [r5, #0]
 80209ae:	66e3      	str	r3, [r4, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 80209b0:	7d23      	ldrb	r3, [r4, #20]
 80209b2:	2b02      	cmp	r3, #2
 80209b4:	d003      	beq.n	80209be <tcp_output+0x19a>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80209b6:	8b63      	ldrh	r3, [r4, #26]
 80209b8:	f023 0303 	bic.w	r3, r3, #3
 80209bc:	8363      	strh	r3, [r4, #26]
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80209be:	f8d9 0004 	ldr.w	r0, [r9, #4]
 80209c2:	f7f9 fd45 	bl	801a450 <lwip_htonl>
 80209c6:	68eb      	ldr	r3, [r5, #12]
 80209c8:	4681      	mov	r9, r0
 80209ca:	f8b5 b008 	ldrh.w	fp, [r5, #8]
 80209ce:	8998      	ldrh	r0, [r3, #12]
 80209d0:	f7f9 fd3a 	bl	801a448 <lwip_htons>
 80209d4:	f010 0003 	ands.w	r0, r0, #3
 80209d8:	44d9      	add	r9, fp
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80209da:	6d23      	ldr	r3, [r4, #80]	; 0x50
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80209dc:	bf18      	it	ne
 80209de:	2001      	movne	r0, #1
 80209e0:	4448      	add	r0, r9
    if (TCP_TCPLEN(seg) > 0) {
 80209e2:	f8b5 9008 	ldrh.w	r9, [r5, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80209e6:	1a1b      	subs	r3, r3, r0
 80209e8:	2b00      	cmp	r3, #0
    if (TCP_TCPLEN(seg) > 0) {
 80209ea:	68eb      	ldr	r3, [r5, #12]
      pcb->snd_nxt = snd_nxt;
 80209ec:	bfb8      	it	lt
 80209ee:	6520      	strlt	r0, [r4, #80]	; 0x50
    if (TCP_TCPLEN(seg) > 0) {
 80209f0:	8998      	ldrh	r0, [r3, #12]
 80209f2:	f7f9 fd29 	bl	801a448 <lwip_htons>
 80209f6:	f010 0003 	ands.w	r0, r0, #3
 80209fa:	bf18      	it	ne
 80209fc:	2001      	movne	r0, #1
 80209fe:	eb10 0f09 	cmn.w	r0, r9
 8020a02:	d046      	beq.n	8020a92 <tcp_output+0x26e>
      seg->next = NULL;
 8020a04:	2300      	movs	r3, #0
 8020a06:	602b      	str	r3, [r5, #0]
      if (pcb->unacked == NULL) {
 8020a08:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8020a0a:	2b00      	cmp	r3, #0
 8020a0c:	d045      	beq.n	8020a9a <tcp_output+0x276>
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8020a0e:	68eb      	ldr	r3, [r5, #12]
 8020a10:	6858      	ldr	r0, [r3, #4]
 8020a12:	f7f9 fd1d 	bl	801a450 <lwip_htonl>
 8020a16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8020a1a:	4681      	mov	r9, r0
 8020a1c:	6858      	ldr	r0, [r3, #4]
 8020a1e:	f7f9 fd17 	bl	801a450 <lwip_htonl>
 8020a22:	eba9 0000 	sub.w	r0, r9, r0
 8020a26:	2800      	cmp	r0, #0
 8020a28:	f2c0 80a2 	blt.w	8020b70 <tcp_output+0x34c>
          useg->next = seg;
 8020a2c:	f8c8 5000 	str.w	r5, [r8]
 8020a30:	46a8      	mov	r8, r5
    seg = pcb->unsent;
 8020a32:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  while (seg != NULL &&
 8020a34:	2d00      	cmp	r5, #0
 8020a36:	f000 80c4 	beq.w	8020bc2 <tcp_output+0x39e>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8020a3a:	68eb      	ldr	r3, [r5, #12]
 8020a3c:	6858      	ldr	r0, [r3, #4]
 8020a3e:	f7f9 fd07 	bl	801a450 <lwip_htonl>
 8020a42:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8020a44:	1ac0      	subs	r0, r0, r3
 8020a46:	892b      	ldrh	r3, [r5, #8]
 8020a48:	4418      	add	r0, r3
  while (seg != NULL &&
 8020a4a:	42b8      	cmp	r0, r7
 8020a4c:	f200 80bb 	bhi.w	8020bc6 <tcp_output+0x3a2>
    LWIP_ASSERT("RST not expected here!",
 8020a50:	68eb      	ldr	r3, [r5, #12]
 8020a52:	8998      	ldrh	r0, [r3, #12]
 8020a54:	f7f9 fcf8 	bl	801a448 <lwip_htons>
 8020a58:	0742      	lsls	r2, r0, #29
 8020a5a:	d412      	bmi.n	8020a82 <tcp_output+0x25e>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8020a5c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8020a5e:	b14b      	cbz	r3, 8020a74 <tcp_output+0x250>
 8020a60:	8b63      	ldrh	r3, [r4, #26]
 8020a62:	f013 0f44 	tst.w	r3, #68	; 0x44
 8020a66:	461a      	mov	r2, r3
 8020a68:	d104      	bne.n	8020a74 <tcp_output+0x250>
 8020a6a:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8020a6c:	2900      	cmp	r1, #0
 8020a6e:	d038      	beq.n	8020ae2 <tcp_output+0x2be>
 8020a70:	6808      	ldr	r0, [r1, #0]
 8020a72:	b388      	cbz	r0, 8020ad8 <tcp_output+0x2b4>
    if (pcb->state != SYN_SENT) {
 8020a74:	7d23      	ldrb	r3, [r4, #20]
 8020a76:	2b02      	cmp	r3, #2
 8020a78:	f47f af27 	bne.w	80208ca <tcp_output+0xa6>
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8020a7c:	f8d5 900c 	ldr.w	r9, [r5, #12]
 8020a80:	e72f      	b.n	80208e2 <tcp_output+0xbe>
    LWIP_ASSERT("RST not expected here!",
 8020a82:	4b22      	ldr	r3, [pc, #136]	; (8020b0c <tcp_output+0x2e8>)
 8020a84:	f240 5236 	movw	r2, #1334	; 0x536
 8020a88:	4923      	ldr	r1, [pc, #140]	; (8020b18 <tcp_output+0x2f4>)
 8020a8a:	4822      	ldr	r0, [pc, #136]	; (8020b14 <tcp_output+0x2f0>)
 8020a8c:	f005 fde2 	bl	8026654 <iprintf>
 8020a90:	e7e4      	b.n	8020a5c <tcp_output+0x238>
      tcp_seg_free(seg);
 8020a92:	4628      	mov	r0, r5
 8020a94:	f7fc fa90 	bl	801cfb8 <tcp_seg_free>
 8020a98:	e7cb      	b.n	8020a32 <tcp_output+0x20e>
        pcb->unacked = seg;
 8020a9a:	46a8      	mov	r8, r5
 8020a9c:	6725      	str	r5, [r4, #112]	; 0x70
        useg = seg;
 8020a9e:	e7c8      	b.n	8020a32 <tcp_output+0x20e>
    pcb->rttest = tcp_ticks;
 8020aa0:	4b1e      	ldr	r3, [pc, #120]	; (8020b1c <tcp_output+0x2f8>)
 8020aa2:	681b      	ldr	r3, [r3, #0]
 8020aa4:	6363      	str	r3, [r4, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8020aa6:	f8d9 0004 	ldr.w	r0, [r9, #4]
 8020aaa:	f7f9 fcd1 	bl	801a450 <lwip_htonl>
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8020aae:	f8d5 900c 	ldr.w	r9, [r5, #12]
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8020ab2:	63a0      	str	r0, [r4, #56]	; 0x38
 8020ab4:	e73b      	b.n	802092e <tcp_output+0x10a>
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8020ab6:	4632      	mov	r2, r6
 8020ab8:	4651      	mov	r1, sl
 8020aba:	f44f 7006 	mov.w	r0, #536	; 0x218
    opts += 1;
 8020abe:	f109 0b18 	add.w	fp, r9, #24
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8020ac2:	f7fd fa75 	bl	801dfb0 <tcp_eff_send_mss_netif>
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8020ac6:	f040 7001 	orr.w	r0, r0, #33816576	; 0x2040000
 8020aca:	f7f9 fcc1 	bl	801a450 <lwip_htonl>
 8020ace:	f8c9 0014 	str.w	r0, [r9, #20]
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8020ad2:	f8d5 900c 	ldr.w	r9, [r5, #12]
 8020ad6:	e720      	b.n	802091a <tcp_output+0xf6>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8020ad8:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 8020adc:	8e60      	ldrh	r0, [r4, #50]	; 0x32
 8020ade:	4584      	cmp	ip, r0
 8020ae0:	d2c8      	bcs.n	8020a74 <tcp_output+0x250>
 8020ae2:	f8b4 0064 	ldrh.w	r0, [r4, #100]	; 0x64
 8020ae6:	2800      	cmp	r0, #0
 8020ae8:	d0c4      	beq.n	8020a74 <tcp_output+0x250>
 8020aea:	f8b4 0066 	ldrh.w	r0, [r4, #102]	; 0x66
 8020aee:	2808      	cmp	r0, #8
 8020af0:	d8c0      	bhi.n	8020a74 <tcp_output+0x250>
 8020af2:	f013 0fa0 	tst.w	r3, #160	; 0xa0
 8020af6:	d1bd      	bne.n	8020a74 <tcp_output+0x250>
  if (pcb->unsent == NULL) {
 8020af8:	2900      	cmp	r1, #0
 8020afa:	f47f aed2 	bne.w	80208a2 <tcp_output+0x7e>
    pcb->unsent_oversize = 0;
 8020afe:	2100      	movs	r1, #0
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8020b00:	461a      	mov	r2, r3
    pcb->unsent_oversize = 0;
 8020b02:	f8a4 1068 	strh.w	r1, [r4, #104]	; 0x68
 8020b06:	e6cc      	b.n	80208a2 <tcp_output+0x7e>
 8020b08:	2002e4d8 	.word	0x2002e4d8
 8020b0c:	08046098 	.word	0x08046098
 8020b10:	080466f4 	.word	0x080466f4
 8020b14:	0802b34c 	.word	0x0802b34c
 8020b18:	080466dc 	.word	0x080466dc
 8020b1c:	2002e4a4 	.word	0x2002e4a4
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8020b20:	4b30      	ldr	r3, [pc, #192]	; (8020be4 <tcp_output+0x3c0>)
 8020b22:	f240 42e3 	movw	r2, #1251	; 0x4e3
 8020b26:	4930      	ldr	r1, [pc, #192]	; (8020be8 <tcp_output+0x3c4>)
 8020b28:	4830      	ldr	r0, [pc, #192]	; (8020bec <tcp_output+0x3c8>)
 8020b2a:	f005 fd93 	bl	8026654 <iprintf>
  if (tcp_input_pcb == pcb) {
 8020b2e:	4b30      	ldr	r3, [pc, #192]	; (8020bf0 <tcp_output+0x3cc>)
 8020b30:	681b      	ldr	r3, [r3, #0]
 8020b32:	42a3      	cmp	r3, r4
 8020b34:	f47f ae86 	bne.w	8020844 <tcp_output+0x20>
    return ERR_OK;
 8020b38:	2000      	movs	r0, #0
}
 8020b3a:	b005      	add	sp, #20
 8020b3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return tcp_send_empty_ack(pcb);
 8020b40:	4620      	mov	r0, r4
}
 8020b42:	b005      	add	sp, #20
 8020b44:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      return tcp_send_empty_ack(pcb);
 8020b48:	f7ff be3a 	b.w	80207c0 <tcp_send_empty_ack>
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8020b4c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8020b4e:	2b00      	cmp	r3, #0
 8020b50:	f47f aea3 	bne.w	802089a <tcp_output+0x76>
 8020b54:	f894 3099 	ldrb.w	r3, [r4, #153]	; 0x99
 8020b58:	2b00      	cmp	r3, #0
 8020b5a:	f47f ae9e 	bne.w	802089a <tcp_output+0x76>
      pcb->persist_cnt = 0;
 8020b5e:	f44f 7280 	mov.w	r2, #256	; 0x100
      pcb->persist_probe = 0;
 8020b62:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
      pcb->persist_cnt = 0;
 8020b66:	f8a4 2098 	strh.w	r2, [r4, #152]	; 0x98
 8020b6a:	e696      	b.n	802089a <tcp_output+0x76>
 8020b6c:	4698      	mov	r8, r3
 8020b6e:	e6aa      	b.n	80208c6 <tcp_output+0xa2>
          while (*cur_seg &&
 8020b70:	6f23      	ldr	r3, [r4, #112]	; 0x70
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8020b72:	f104 0b70 	add.w	fp, r4, #112	; 0x70
          while (*cur_seg &&
 8020b76:	b92b      	cbnz	r3, 8020b84 <tcp_output+0x360>
 8020b78:	e013      	b.n	8020ba2 <tcp_output+0x37e>
            cur_seg = &((*cur_seg)->next );
 8020b7a:	f8db b000 	ldr.w	fp, [fp]
          while (*cur_seg &&
 8020b7e:	f8db 3000 	ldr.w	r3, [fp]
 8020b82:	b173      	cbz	r3, 8020ba2 <tcp_output+0x37e>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8020b84:	68db      	ldr	r3, [r3, #12]
 8020b86:	6858      	ldr	r0, [r3, #4]
 8020b88:	f7f9 fc62 	bl	801a450 <lwip_htonl>
 8020b8c:	68eb      	ldr	r3, [r5, #12]
 8020b8e:	4681      	mov	r9, r0
 8020b90:	6858      	ldr	r0, [r3, #4]
 8020b92:	f7f9 fc5d 	bl	801a450 <lwip_htonl>
 8020b96:	eba9 0000 	sub.w	r0, r9, r0
          while (*cur_seg &&
 8020b9a:	2800      	cmp	r0, #0
 8020b9c:	dbed      	blt.n	8020b7a <tcp_output+0x356>
          seg->next = (*cur_seg);
 8020b9e:	f8db 3000 	ldr.w	r3, [fp]
 8020ba2:	602b      	str	r3, [r5, #0]
          (*cur_seg) = seg;
 8020ba4:	f8cb 5000 	str.w	r5, [fp]
 8020ba8:	e743      	b.n	8020a32 <tcp_output+0x20e>
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8020baa:	4b0e      	ldr	r3, [pc, #56]	; (8020be4 <tcp_output+0x3c0>)
 8020bac:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8020bb0:	4910      	ldr	r1, [pc, #64]	; (8020bf4 <tcp_output+0x3d0>)
 8020bb2:	480e      	ldr	r0, [pc, #56]	; (8020bec <tcp_output+0x3c8>)
 8020bb4:	f005 fd4e 	bl	8026654 <iprintf>
 8020bb8:	e63b      	b.n	8020832 <tcp_output+0xe>
    return netif_get_by_index(pcb->netif_idx);
 8020bba:	f7fb f95b 	bl	801be74 <netif_get_by_index>
 8020bbe:	4682      	mov	sl, r0
 8020bc0:	e650      	b.n	8020864 <tcp_output+0x40>
 8020bc2:	8b63      	ldrh	r3, [r4, #26]
 8020bc4:	e79b      	b.n	8020afe <tcp_output+0x2da>
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8020bc6:	8b63      	ldrh	r3, [r4, #26]
  if (pcb->unsent == NULL) {
 8020bc8:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8020bca:	461a      	mov	r2, r3
  if (pcb->unsent == NULL) {
 8020bcc:	2900      	cmp	r1, #0
 8020bce:	f47f ae68 	bne.w	80208a2 <tcp_output+0x7e>
 8020bd2:	e794      	b.n	8020afe <tcp_output+0x2da>
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8020bd4:	8b63      	ldrh	r3, [r4, #26]
 8020bd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8020bda:	8363      	strh	r3, [r4, #26]
      return err;
 8020bdc:	e665      	b.n	80208aa <tcp_output+0x86>
    return ERR_RTE;
 8020bde:	f06f 0003 	mvn.w	r0, #3
 8020be2:	e662      	b.n	80208aa <tcp_output+0x86>
 8020be4:	08046098 	.word	0x08046098
 8020be8:	080466b4 	.word	0x080466b4
 8020bec:	0802b34c 	.word	0x0802b34c
 8020bf0:	2002e4d8 	.word	0x2002e4d8
 8020bf4:	0804669c 	.word	0x0804669c

08020bf8 <tcp_rexmit_rto_commit>:
{
 8020bf8:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8020bfa:	4604      	mov	r4, r0
 8020bfc:	b158      	cbz	r0, 8020c16 <tcp_rexmit_rto_commit+0x1e>
  if (pcb->nrtx < 0xFF) {
 8020bfe:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 8020c02:	2bff      	cmp	r3, #255	; 0xff
 8020c04:	d002      	beq.n	8020c0c <tcp_rexmit_rto_commit+0x14>
    ++pcb->nrtx;
 8020c06:	3301      	adds	r3, #1
 8020c08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  tcp_output(pcb);
 8020c0c:	4620      	mov	r0, r4
}
 8020c0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tcp_output(pcb);
 8020c12:	f7ff be07 	b.w	8020824 <tcp_output>
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8020c16:	4b04      	ldr	r3, [pc, #16]	; (8020c28 <tcp_rexmit_rto_commit+0x30>)
 8020c18:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8020c1c:	4903      	ldr	r1, [pc, #12]	; (8020c2c <tcp_rexmit_rto_commit+0x34>)
 8020c1e:	4804      	ldr	r0, [pc, #16]	; (8020c30 <tcp_rexmit_rto_commit+0x38>)
 8020c20:	f005 fd18 	bl	8026654 <iprintf>
 8020c24:	e7eb      	b.n	8020bfe <tcp_rexmit_rto_commit+0x6>
 8020c26:	bf00      	nop
 8020c28:	08046098 	.word	0x08046098
 8020c2c:	08046708 	.word	0x08046708
 8020c30:	0802b34c 	.word	0x0802b34c

08020c34 <tcp_rexmit_rto>:
{
 8020c34:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8020c36:	4604      	mov	r4, r0
 8020c38:	b118      	cbz	r0, 8020c42 <tcp_rexmit_rto+0xe>
  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8020c3a:	f7ff fcb5 	bl	80205a8 <tcp_rexmit_rto_prepare>
 8020c3e:	b198      	cbz	r0, 8020c68 <tcp_rexmit_rto+0x34>
}
 8020c40:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8020c42:	4b0f      	ldr	r3, [pc, #60]	; (8020c80 <tcp_rexmit_rto+0x4c>)
 8020c44:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8020c48:	490e      	ldr	r1, [pc, #56]	; (8020c84 <tcp_rexmit_rto+0x50>)
 8020c4a:	480f      	ldr	r0, [pc, #60]	; (8020c88 <tcp_rexmit_rto+0x54>)
 8020c4c:	f005 fd02 	bl	8026654 <iprintf>
  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8020c50:	4620      	mov	r0, r4
 8020c52:	f7ff fca9 	bl	80205a8 <tcp_rexmit_rto_prepare>
 8020c56:	2800      	cmp	r0, #0
 8020c58:	d1f2      	bne.n	8020c40 <tcp_rexmit_rto+0xc>
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8020c5a:	4b09      	ldr	r3, [pc, #36]	; (8020c80 <tcp_rexmit_rto+0x4c>)
 8020c5c:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8020c60:	490a      	ldr	r1, [pc, #40]	; (8020c8c <tcp_rexmit_rto+0x58>)
 8020c62:	4809      	ldr	r0, [pc, #36]	; (8020c88 <tcp_rexmit_rto+0x54>)
 8020c64:	f005 fcf6 	bl	8026654 <iprintf>
  if (pcb->nrtx < 0xFF) {
 8020c68:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 8020c6c:	2bff      	cmp	r3, #255	; 0xff
 8020c6e:	d002      	beq.n	8020c76 <tcp_rexmit_rto+0x42>
    ++pcb->nrtx;
 8020c70:	3301      	adds	r3, #1
 8020c72:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  tcp_output(pcb);
 8020c76:	4620      	mov	r0, r4
}
 8020c78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tcp_output(pcb);
 8020c7c:	f7ff bdd2 	b.w	8020824 <tcp_output>
 8020c80:	08046098 	.word	0x08046098
 8020c84:	0804672c 	.word	0x0804672c
 8020c88:	0802b34c 	.word	0x0802b34c
 8020c8c:	08046708 	.word	0x08046708

08020c90 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8020c90:	b510      	push	{r4, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8020c92:	4604      	mov	r4, r0
 8020c94:	b188      	cbz	r0, 8020cba <tcp_keepalive+0x2a>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8020c96:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8020c98:	3801      	subs	r0, #1
 8020c9a:	f7f9 fbd9 	bl	801a450 <lwip_htonl>
 8020c9e:	2100      	movs	r1, #0
 8020ca0:	4602      	mov	r2, r0
 8020ca2:	4620      	mov	r0, r4
 8020ca4:	f7fe ff1c 	bl	801fae0 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 8020ca8:	4601      	mov	r1, r0
 8020caa:	b170      	cbz	r0, 8020cca <tcp_keepalive+0x3a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8020cac:	1d23      	adds	r3, r4, #4
 8020cae:	4622      	mov	r2, r4
 8020cb0:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 8020cb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8020cb6:	f7fe bf3b 	b.w	801fb30 <tcp_output_control_segment>
  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8020cba:	4b05      	ldr	r3, [pc, #20]	; (8020cd0 <tcp_keepalive+0x40>)
 8020cbc:	f640 0224 	movw	r2, #2084	; 0x824
 8020cc0:	4904      	ldr	r1, [pc, #16]	; (8020cd4 <tcp_keepalive+0x44>)
 8020cc2:	4805      	ldr	r0, [pc, #20]	; (8020cd8 <tcp_keepalive+0x48>)
 8020cc4:	f005 fcc6 	bl	8026654 <iprintf>
 8020cc8:	e7e5      	b.n	8020c96 <tcp_keepalive+0x6>
}
 8020cca:	f04f 30ff 	mov.w	r0, #4294967295
 8020cce:	bd10      	pop	{r4, pc}
 8020cd0:	08046098 	.word	0x08046098
 8020cd4:	08046748 	.word	0x08046748
 8020cd8:	0802b34c 	.word	0x0802b34c

08020cdc <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8020cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8020ce0:	4604      	mov	r4, r0
 8020ce2:	2800      	cmp	r0, #0
 8020ce4:	d051      	beq.n	8020d8a <tcp_zero_window_probe+0xae>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8020ce6:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  if (seg == NULL) {
 8020ce8:	2d00      	cmp	r5, #0
 8020cea:	d04b      	beq.n	8020d84 <tcp_zero_window_probe+0xa8>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8020cec:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 8020cf0:	2bff      	cmp	r3, #255	; 0xff
 8020cf2:	d002      	beq.n	8020cfa <tcp_zero_window_probe+0x1e>
    ++pcb->persist_probe;
 8020cf4:	3301      	adds	r3, #1
 8020cf6:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8020cfa:	68eb      	ldr	r3, [r5, #12]
 8020cfc:	8998      	ldrh	r0, [r3, #12]
 8020cfe:	f7f9 fba3 	bl	801a448 <lwip_htons>
 8020d02:	07c3      	lsls	r3, r0, #31
 8020d04:	d527      	bpl.n	8020d56 <tcp_zero_window_probe+0x7a>
 8020d06:	8929      	ldrh	r1, [r5, #8]
 8020d08:	bb29      	cbnz	r1, 8020d56 <tcp_zero_window_probe+0x7a>
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8020d0a:	68eb      	ldr	r3, [r5, #12]
 8020d0c:	4620      	mov	r0, r4
 8020d0e:	685a      	ldr	r2, [r3, #4]
 8020d10:	f7fe fee6 	bl	801fae0 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 8020d14:	4606      	mov	r6, r0
 8020d16:	b388      	cbz	r0, 8020d7c <tcp_zero_window_probe+0xa0>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8020d18:	f8d6 8004 	ldr.w	r8, [r6, #4]

  if (is_fin) {
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8020d1c:	2011      	movs	r0, #17
 8020d1e:	f9b8 700c 	ldrsh.w	r7, [r8, #12]
 8020d22:	f7f9 fb91 	bl	801a448 <lwip_htons>
 8020d26:	f427 577c 	bic.w	r7, r7, #16128	; 0x3f00
 8020d2a:	4338      	orrs	r0, r7
 8020d2c:	f8a8 000c 	strh.w	r0, [r8, #12]
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8020d30:	68eb      	ldr	r3, [r5, #12]
 8020d32:	6858      	ldr	r0, [r3, #4]
 8020d34:	f7f9 fb8c 	bl	801a450 <lwip_htonl>
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8020d38:	6d23      	ldr	r3, [r4, #80]	; 0x50
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8020d3a:	3001      	adds	r0, #1
    pcb->snd_nxt = snd_nxt;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8020d3c:	4622      	mov	r2, r4
 8020d3e:	4631      	mov	r1, r6
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8020d40:	1a1b      	subs	r3, r3, r0
 8020d42:	2b00      	cmp	r3, #0
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8020d44:	f104 0304 	add.w	r3, r4, #4
    pcb->snd_nxt = snd_nxt;
 8020d48:	bfb8      	it	lt
 8020d4a:	6520      	strlt	r0, [r4, #80]	; 0x50
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8020d4c:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 8020d4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8020d52:	f7fe beed 	b.w	801fb30 <tcp_output_control_segment>
  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8020d56:	68eb      	ldr	r3, [r5, #12]
 8020d58:	2101      	movs	r1, #1
 8020d5a:	4620      	mov	r0, r4
 8020d5c:	685a      	ldr	r2, [r3, #4]
 8020d5e:	f7fe febf 	bl	801fae0 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 8020d62:	4606      	mov	r6, r0
 8020d64:	b150      	cbz	r0, 8020d7c <tcp_zero_window_probe+0xa0>
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8020d66:	6868      	ldr	r0, [r5, #4]
 8020d68:	892a      	ldrh	r2, [r5, #8]
 8020d6a:	8903      	ldrh	r3, [r0, #8]
    char *d = ((char *)p->payload + TCP_HLEN);
 8020d6c:	6871      	ldr	r1, [r6, #4]
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8020d6e:	1a9b      	subs	r3, r3, r2
 8020d70:	2201      	movs	r2, #1
 8020d72:	3114      	adds	r1, #20
 8020d74:	b29b      	uxth	r3, r3
 8020d76:	f7fb fc47 	bl	801c608 <pbuf_copy_partial>
 8020d7a:	e7d9      	b.n	8020d30 <tcp_zero_window_probe+0x54>
    return ERR_MEM;
 8020d7c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8020d80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return ERR_OK;
 8020d84:	4628      	mov	r0, r5
}
 8020d86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8020d8a:	4b04      	ldr	r3, [pc, #16]	; (8020d9c <tcp_zero_window_probe+0xc0>)
 8020d8c:	f640 024f 	movw	r2, #2127	; 0x84f
 8020d90:	4903      	ldr	r1, [pc, #12]	; (8020da0 <tcp_zero_window_probe+0xc4>)
 8020d92:	4804      	ldr	r0, [pc, #16]	; (8020da4 <tcp_zero_window_probe+0xc8>)
 8020d94:	f005 fc5e 	bl	8026654 <iprintf>
 8020d98:	e7a5      	b.n	8020ce6 <tcp_zero_window_probe+0xa>
 8020d9a:	bf00      	nop
 8020d9c:	08046098 	.word	0x08046098
 8020da0:	08046764 	.word	0x08046764
 8020da4:	0802b34c 	.word	0x0802b34c

08020da8 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8020da8:	4613      	mov	r3, r2
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8020daa:	22bc      	movs	r2, #188	; 0xbc
{
 8020dac:	b570      	push	{r4, r5, r6, lr}
 8020dae:	460e      	mov	r6, r1
 8020db0:	4604      	mov	r4, r0
  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8020db2:	4910      	ldr	r1, [pc, #64]	; (8020df4 <sys_timeout_abs+0x4c>)
 8020db4:	200c      	movs	r0, #12
{
 8020db6:	461d      	mov	r5, r3
  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8020db8:	f7fa fe34 	bl	801ba24 <memp_malloc_fn>
  if (timeout == NULL) {
 8020dbc:	b190      	cbz	r0, 8020de4 <sys_timeout_abs+0x3c>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
    return;
  }

  timeout->next = NULL;
 8020dbe:	2300      	movs	r3, #0
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8020dc0:	490d      	ldr	r1, [pc, #52]	; (8020df8 <sys_timeout_abs+0x50>)
  timeout->h = handler;
 8020dc2:	6086      	str	r6, [r0, #8]
  timeout->arg = arg;
 8020dc4:	60c5      	str	r5, [r0, #12]
  timeout->time = abs_time;
 8020dc6:	e9c0 3400 	strd	r3, r4, [r0]
  if (next_timeout == NULL) {
 8020dca:	680b      	ldr	r3, [r1, #0]
 8020dcc:	b91b      	cbnz	r3, 8020dd6 <sys_timeout_abs+0x2e>
 8020dce:	e007      	b.n	8020de0 <sys_timeout_abs+0x38>
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
    timeout->next = next_timeout;
    next_timeout = timeout;
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8020dd0:	4619      	mov	r1, r3
 8020dd2:	681b      	ldr	r3, [r3, #0]
 8020dd4:	b11b      	cbz	r3, 8020dde <sys_timeout_abs+0x36>
 8020dd6:	685a      	ldr	r2, [r3, #4]
 8020dd8:	1aa2      	subs	r2, r4, r2
 8020dda:	2a00      	cmp	r2, #0
 8020ddc:	daf8      	bge.n	8020dd0 <sys_timeout_abs+0x28>
        timeout->next = t->next;
 8020dde:	6003      	str	r3, [r0, #0]
        t->next = timeout;
 8020de0:	6008      	str	r0, [r1, #0]
        break;
      }
    }
  }
}
 8020de2:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8020de4:	4b03      	ldr	r3, [pc, #12]	; (8020df4 <sys_timeout_abs+0x4c>)
 8020de6:	22be      	movs	r2, #190	; 0xbe
 8020de8:	4904      	ldr	r1, [pc, #16]	; (8020dfc <sys_timeout_abs+0x54>)
 8020dea:	4805      	ldr	r0, [pc, #20]	; (8020e00 <sys_timeout_abs+0x58>)
}
 8020dec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8020df0:	f005 bc30 	b.w	8026654 <iprintf>
 8020df4:	08046788 	.word	0x08046788
 8020df8:	2002e4f4 	.word	0x2002e4f4
 8020dfc:	080467bc 	.word	0x080467bc
 8020e00:	0802b34c 	.word	0x0802b34c

08020e04 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8020e04:	b538      	push	{r3, r4, r5, lr}
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8020e06:	6843      	ldr	r3, [r0, #4]
{
 8020e08:	4604      	mov	r4, r0
  cyclic->handler();
 8020e0a:	4798      	blx	r3

  now = sys_now();
 8020e0c:	f7f4 fc8e 	bl	801572c <sys_now>
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8020e10:	4b09      	ldr	r3, [pc, #36]	; (8020e38 <lwip_cyclic_timer+0x34>)
 8020e12:	6825      	ldr	r5, [r4, #0]
 8020e14:	681b      	ldr	r3, [r3, #0]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8020e16:	4909      	ldr	r1, [pc, #36]	; (8020e3c <lwip_cyclic_timer+0x38>)
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8020e18:	442b      	add	r3, r5
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8020e1a:	1a1a      	subs	r2, r3, r0
 8020e1c:	2a00      	cmp	r2, #0
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8020e1e:	4622      	mov	r2, r4
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8020e20:	da04      	bge.n	8020e2c <lwip_cyclic_timer+0x28>
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8020e22:	4428      	add	r0, r5
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8020e24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8020e28:	f7ff bfbe 	b.w	8020da8 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8020e2c:	4618      	mov	r0, r3
}
 8020e2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8020e32:	f7ff bfb9 	b.w	8020da8 <sys_timeout_abs>
 8020e36:	bf00      	nop
 8020e38:	2002e4f0 	.word	0x2002e4f0
 8020e3c:	08020e05 	.word	0x08020e05

08020e40 <tcpip_tcp_timer>:
{
 8020e40:	b508      	push	{r3, lr}
  tcp_tmr();
 8020e42:	f7fd f887 	bl	801df54 <tcp_tmr>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8020e46:	4b09      	ldr	r3, [pc, #36]	; (8020e6c <tcpip_tcp_timer+0x2c>)
 8020e48:	681b      	ldr	r3, [r3, #0]
 8020e4a:	b143      	cbz	r3, 8020e5e <tcpip_tcp_timer+0x1e>

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8020e4c:	f7f4 fc6e 	bl	801572c <sys_now>

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8020e50:	2200      	movs	r2, #0
 8020e52:	4907      	ldr	r1, [pc, #28]	; (8020e70 <tcpip_tcp_timer+0x30>)
 8020e54:	30fa      	adds	r0, #250	; 0xfa
}
 8020e56:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 8020e5a:	f7ff bfa5 	b.w	8020da8 <sys_timeout_abs>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8020e5e:	4b05      	ldr	r3, [pc, #20]	; (8020e74 <tcpip_tcp_timer+0x34>)
 8020e60:	681b      	ldr	r3, [r3, #0]
 8020e62:	2b00      	cmp	r3, #0
 8020e64:	d1f2      	bne.n	8020e4c <tcpip_tcp_timer+0xc>
    tcpip_tcp_timer_active = 0;
 8020e66:	4a04      	ldr	r2, [pc, #16]	; (8020e78 <tcpip_tcp_timer+0x38>)
 8020e68:	6013      	str	r3, [r2, #0]
}
 8020e6a:	bd08      	pop	{r3, pc}
 8020e6c:	2002e494 	.word	0x2002e494
 8020e70:	08020e41 	.word	0x08020e41
 8020e74:	2002e4ac 	.word	0x2002e4ac
 8020e78:	2002e4f8 	.word	0x2002e4f8

08020e7c <tcp_timer_needed>:
{
 8020e7c:	b508      	push	{r3, lr}
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8020e7e:	4b0b      	ldr	r3, [pc, #44]	; (8020eac <tcp_timer_needed+0x30>)
 8020e80:	681a      	ldr	r2, [r3, #0]
 8020e82:	b98a      	cbnz	r2, 8020ea8 <tcp_timer_needed+0x2c>
 8020e84:	4a0a      	ldr	r2, [pc, #40]	; (8020eb0 <tcp_timer_needed+0x34>)
 8020e86:	6812      	ldr	r2, [r2, #0]
 8020e88:	b152      	cbz	r2, 8020ea0 <tcp_timer_needed+0x24>
    tcpip_tcp_timer_active = 1;
 8020e8a:	2201      	movs	r2, #1
 8020e8c:	601a      	str	r2, [r3, #0]
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8020e8e:	f7f4 fc4d 	bl	801572c <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 8020e92:	2200      	movs	r2, #0
 8020e94:	4907      	ldr	r1, [pc, #28]	; (8020eb4 <tcp_timer_needed+0x38>)
 8020e96:	30fa      	adds	r0, #250	; 0xfa
}
 8020e98:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 8020e9c:	f7ff bf84 	b.w	8020da8 <sys_timeout_abs>
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8020ea0:	4a05      	ldr	r2, [pc, #20]	; (8020eb8 <tcp_timer_needed+0x3c>)
 8020ea2:	6812      	ldr	r2, [r2, #0]
 8020ea4:	2a00      	cmp	r2, #0
 8020ea6:	d1f0      	bne.n	8020e8a <tcp_timer_needed+0xe>
}
 8020ea8:	bd08      	pop	{r3, pc}
 8020eaa:	bf00      	nop
 8020eac:	2002e4f8 	.word	0x2002e4f8
 8020eb0:	2002e494 	.word	0x2002e494
 8020eb4:	08020e41 	.word	0x08020e41
 8020eb8:	2002e4ac 	.word	0x2002e4ac

08020ebc <sys_timeouts_init>:
{
 8020ebc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020ec0:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8020ec4:	4c11      	ldr	r4, [pc, #68]	; (8020f0c <sys_timeouts_init+0x50>)
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8020ec6:	f8df 9050 	ldr.w	r9, [pc, #80]	; 8020f18 <sys_timeouts_init+0x5c>
 8020eca:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8020ece:	f8df 804c 	ldr.w	r8, [pc, #76]	; 8020f1c <sys_timeouts_init+0x60>
 8020ed2:	f104 0620 	add.w	r6, r4, #32
 8020ed6:	4f0e      	ldr	r7, [pc, #56]	; (8020f10 <sys_timeouts_init+0x54>)
 8020ed8:	d20d      	bcs.n	8020ef6 <sys_timeouts_init+0x3a>
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8020eda:	f7f4 fc27 	bl	801572c <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 8020ede:	4622      	mov	r2, r4
 8020ee0:	490c      	ldr	r1, [pc, #48]	; (8020f14 <sys_timeouts_init+0x58>)
 8020ee2:	4428      	add	r0, r5
 8020ee4:	f7ff ff60 	bl	8020da8 <sys_timeout_abs>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8020ee8:	42b4      	cmp	r4, r6
 8020eea:	d00c      	beq.n	8020f06 <sys_timeouts_init+0x4a>
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8020eec:	f854 5f08 	ldr.w	r5, [r4, #8]!
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8020ef0:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8020ef4:	d3f1      	bcc.n	8020eda <sys_timeouts_init+0x1e>
 8020ef6:	464b      	mov	r3, r9
 8020ef8:	4641      	mov	r1, r8
 8020efa:	f240 1229 	movw	r2, #297	; 0x129
 8020efe:	4638      	mov	r0, r7
 8020f00:	f005 fba8 	bl	8026654 <iprintf>
 8020f04:	e7e9      	b.n	8020eda <sys_timeouts_init+0x1e>
}
 8020f06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020f0a:	bf00      	nop
 8020f0c:	0804683c 	.word	0x0804683c
 8020f10:	0802b34c 	.word	0x0802b34c
 8020f14:	08020e05 	.word	0x08020e05
 8020f18:	08046788 	.word	0x08046788
 8020f1c:	080467fc 	.word	0x080467fc

08020f20 <sys_timeout>:
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8020f20:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
{
 8020f24:	b570      	push	{r4, r5, r6, lr}
 8020f26:	4604      	mov	r4, r0
 8020f28:	460d      	mov	r5, r1
 8020f2a:	4616      	mov	r6, r2
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8020f2c:	d208      	bcs.n	8020f40 <sys_timeout+0x20>
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8020f2e:	f7f4 fbfd 	bl	801572c <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 8020f32:	4632      	mov	r2, r6
 8020f34:	4629      	mov	r1, r5
 8020f36:	4420      	add	r0, r4
#endif
}
 8020f38:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 8020f3c:	f7ff bf34 	b.w	8020da8 <sys_timeout_abs>
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8020f40:	4b03      	ldr	r3, [pc, #12]	; (8020f50 <sys_timeout+0x30>)
 8020f42:	f240 1229 	movw	r2, #297	; 0x129
 8020f46:	4903      	ldr	r1, [pc, #12]	; (8020f54 <sys_timeout+0x34>)
 8020f48:	4803      	ldr	r0, [pc, #12]	; (8020f58 <sys_timeout+0x38>)
 8020f4a:	f005 fb83 	bl	8026654 <iprintf>
 8020f4e:	e7ee      	b.n	8020f2e <sys_timeout+0xe>
 8020f50:	08046788 	.word	0x08046788
 8020f54:	080467fc 	.word	0x080467fc
 8020f58:	0802b34c 	.word	0x0802b34c

08020f5c <sys_untimeout>:
 * @param handler callback function that would be called by the timeout
 * @param arg callback argument that would be passed to handler
*/
void
sys_untimeout(sys_timeout_handler handler, void *arg)
{
 8020f5c:	b430      	push	{r4, r5}
  struct sys_timeo *prev_t, *t;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8020f5e:	4d0d      	ldr	r5, [pc, #52]	; (8020f94 <sys_untimeout+0x38>)
 8020f60:	682b      	ldr	r3, [r5, #0]
 8020f62:	b19b      	cbz	r3, 8020f8c <sys_untimeout+0x30>
    return;
  }

  for (t = next_timeout, prev_t = NULL; t != NULL; prev_t = t, t = t->next) {
 8020f64:	2400      	movs	r4, #0
 8020f66:	e003      	b.n	8020f70 <sys_untimeout+0x14>
 8020f68:	681a      	ldr	r2, [r3, #0]
 8020f6a:	461c      	mov	r4, r3
 8020f6c:	4613      	mov	r3, r2
 8020f6e:	b16a      	cbz	r2, 8020f8c <sys_untimeout+0x30>
    if ((t->h == handler) && (t->arg == arg)) {
 8020f70:	689a      	ldr	r2, [r3, #8]
 8020f72:	4282      	cmp	r2, r0
 8020f74:	d1f8      	bne.n	8020f68 <sys_untimeout+0xc>
 8020f76:	68da      	ldr	r2, [r3, #12]
 8020f78:	428a      	cmp	r2, r1
 8020f7a:	d1f5      	bne.n	8020f68 <sys_untimeout+0xc>
      /* We have a match */
      /* Unlink from previous in list */
      if (prev_t == NULL) {
        next_timeout = t->next;
 8020f7c:	681a      	ldr	r2, [r3, #0]
      if (prev_t == NULL) {
 8020f7e:	b13c      	cbz	r4, 8020f90 <sys_untimeout+0x34>
      } else {
        prev_t->next = t->next;
 8020f80:	6022      	str	r2, [r4, #0]
      }
      memp_free(MEMP_SYS_TIMEOUT, t);
 8020f82:	4619      	mov	r1, r3
 8020f84:	200c      	movs	r0, #12
      return;
    }
  }
  return;
}
 8020f86:	bc30      	pop	{r4, r5}
      memp_free(MEMP_SYS_TIMEOUT, t);
 8020f88:	f7fa bd82 	b.w	801ba90 <memp_free>
}
 8020f8c:	bc30      	pop	{r4, r5}
 8020f8e:	4770      	bx	lr
        next_timeout = t->next;
 8020f90:	602a      	str	r2, [r5, #0]
 8020f92:	e7f6      	b.n	8020f82 <sys_untimeout+0x26>
 8020f94:	2002e4f4 	.word	0x2002e4f4

08020f98 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8020f98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8020f9c:	f7f4 fbc6 	bl	801572c <sys_now>
 8020fa0:	4c0f      	ldr	r4, [pc, #60]	; (8020fe0 <sys_check_timeouts+0x48>)

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
    handler = tmptimeout->h;
    arg = tmptimeout->arg;
    current_timeout_due_time = tmptimeout->time;
 8020fa2:	f8df 8040 	ldr.w	r8, [pc, #64]	; 8020fe4 <sys_check_timeouts+0x4c>
  now = sys_now();
 8020fa6:	4607      	mov	r7, r0
 8020fa8:	e00f      	b.n	8020fca <sys_check_timeouts+0x32>
    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8020faa:	685a      	ldr	r2, [r3, #4]
 8020fac:	eba7 0c02 	sub.w	ip, r7, r2
 8020fb0:	f1bc 0f00 	cmp.w	ip, #0
 8020fb4:	db0e      	blt.n	8020fd4 <sys_check_timeouts+0x3c>
    handler = tmptimeout->h;
 8020fb6:	689d      	ldr	r5, [r3, #8]
    next_timeout = tmptimeout->next;
 8020fb8:	681e      	ldr	r6, [r3, #0]
    arg = tmptimeout->arg;
 8020fba:	f8d3 900c 	ldr.w	r9, [r3, #12]
    current_timeout_due_time = tmptimeout->time;
 8020fbe:	f8c8 2000 	str.w	r2, [r8]
    next_timeout = tmptimeout->next;
 8020fc2:	6026      	str	r6, [r4, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8020fc4:	f7fa fd64 	bl	801ba90 <memp_free>
    if (handler != NULL) {
 8020fc8:	b935      	cbnz	r5, 8020fd8 <sys_check_timeouts+0x40>
    tmptimeout = next_timeout;
 8020fca:	6823      	ldr	r3, [r4, #0]
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8020fcc:	200c      	movs	r0, #12
 8020fce:	4619      	mov	r1, r3
    if (tmptimeout == NULL) {
 8020fd0:	2b00      	cmp	r3, #0
 8020fd2:	d1ea      	bne.n	8020faa <sys_check_timeouts+0x12>
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8020fd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      handler(arg);
 8020fd8:	4648      	mov	r0, r9
 8020fda:	47a8      	blx	r5
 8020fdc:	e7f5      	b.n	8020fca <sys_check_timeouts+0x32>
 8020fde:	bf00      	nop
 8020fe0:	2002e4f4 	.word	0x2002e4f4
 8020fe4:	2002e4f0 	.word	0x2002e4f0

08020fe8 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8020fe8:	b510      	push	{r4, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8020fea:	4c07      	ldr	r4, [pc, #28]	; (8021008 <sys_timeouts_sleeptime+0x20>)
 8020fec:	6823      	ldr	r3, [r4, #0]
 8020fee:	b13b      	cbz	r3, 8021000 <sys_timeouts_sleeptime+0x18>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
  }
  now = sys_now();
 8020ff0:	f7f4 fb9c 	bl	801572c <sys_now>
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8020ff4:	6823      	ldr	r3, [r4, #0]
 8020ff6:	685b      	ldr	r3, [r3, #4]
    return 0;
 8020ff8:	1a18      	subs	r0, r3, r0
 8020ffa:	bf48      	it	mi
 8020ffc:	2000      	movmi	r0, #0
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
    return ret;
  }
}
 8020ffe:	bd10      	pop	{r4, pc}
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8021000:	f04f 30ff 	mov.w	r0, #4294967295
}
 8021004:	bd10      	pop	{r4, pc}
 8021006:	bf00      	nop
 8021008:	2002e4f4 	.word	0x2002e4f4

0802100c <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 802100c:	b508      	push	{r3, lr}
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 802100e:	f005 fbc5 	bl	802679c <rand>
 8021012:	4b02      	ldr	r3, [pc, #8]	; (802101c <udp_init+0x10>)
 8021014:	4a02      	ldr	r2, [pc, #8]	; (8021020 <udp_init+0x14>)
 8021016:	4303      	orrs	r3, r0
 8021018:	8013      	strh	r3, [r2, #0]
#endif /* LWIP_RAND */
}
 802101a:	bd08      	pop	{r3, pc}
 802101c:	ffffc000 	.word	0xffffc000
 8021020:	2000044e 	.word	0x2000044e

08021024 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8021024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8021028:	4680      	mov	r8, r0
{
 802102a:	b085      	sub	sp, #20
 802102c:	460f      	mov	r7, r1
  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 802102e:	2800      	cmp	r0, #0
 8021030:	f000 80af 	beq.w	8021192 <udp_input+0x16e>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8021034:	2f00      	cmp	r7, #0
 8021036:	f000 80b5 	beq.w	80211a4 <udp_input+0x180>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 802103a:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 802103e:	2b07      	cmp	r3, #7
 8021040:	f240 8091 	bls.w	8021166 <udp_input+0x142>
  }

  udphdr = (struct udp_hdr *)p->payload;

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8021044:	f8df 91d4 	ldr.w	r9, [pc, #468]	; 802121c <udp_input+0x1f8>
  udphdr = (struct udp_hdr *)p->payload;
 8021048:	f8d8 4004 	ldr.w	r4, [r8, #4]
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 802104c:	f8d9 1000 	ldr.w	r1, [r9]
 8021050:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8021054:	f003 f80c 	bl	8024070 <ip4_addr_isbroadcast_u32>
 8021058:	4682      	mov	sl, r0

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 802105a:	8820      	ldrh	r0, [r4, #0]
 802105c:	f7f9 f9f4 	bl	801a448 <lwip_htons>
 8021060:	4603      	mov	r3, r0
  dest = lwip_ntohs(udphdr->dest);
 8021062:	8860      	ldrh	r0, [r4, #2]
  src = lwip_ntohs(udphdr->src);
 8021064:	9303      	str	r3, [sp, #12]
  dest = lwip_ntohs(udphdr->dest);
 8021066:	f7f9 f9ef 	bl	801a448 <lwip_htons>
  uncon_pcb = NULL;
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 802106a:	4b64      	ldr	r3, [pc, #400]	; (80211fc <udp_input+0x1d8>)
  dest = lwip_ntohs(udphdr->dest);
 802106c:	4605      	mov	r5, r0
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 802106e:	681c      	ldr	r4, [r3, #0]
 8021070:	2c00      	cmp	r4, #0
 8021072:	d064      	beq.n	802113e <udp_input+0x11a>
  uncon_pcb = NULL;
 8021074:	f04f 0b00 	mov.w	fp, #0
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8021078:	f8df c190 	ldr.w	ip, [pc, #400]	; 802120c <udp_input+0x1e8>
 802107c:	4960      	ldr	r1, [pc, #384]	; (8021200 <udp_input+0x1dc>)
  prev = NULL;
 802107e:	465e      	mov	r6, fp
 8021080:	e004      	b.n	802108c <udp_input+0x68>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8021082:	68e2      	ldr	r2, [r4, #12]
 8021084:	4626      	mov	r6, r4
 8021086:	2a00      	cmp	r2, #0
 8021088:	d056      	beq.n	8021138 <udp_input+0x114>
 802108a:	4614      	mov	r4, r2
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 802108c:	8a62      	ldrh	r2, [r4, #18]
 802108e:	42aa      	cmp	r2, r5
 8021090:	d1f7      	bne.n	8021082 <udp_input+0x5e>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8021092:	2f00      	cmp	r7, #0
 8021094:	d06d      	beq.n	8021172 <udp_input+0x14e>
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8021096:	7a20      	ldrb	r0, [r4, #8]
 8021098:	b138      	cbz	r0, 80210aa <udp_input+0x86>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 802109a:	f8d9 2004 	ldr.w	r2, [r9, #4]
 802109e:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 80210a2:	3201      	adds	r2, #1
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80210a4:	b2d2      	uxtb	r2, r2
 80210a6:	4290      	cmp	r0, r2
 80210a8:	d1eb      	bne.n	8021082 <udp_input+0x5e>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80210aa:	6822      	ldr	r2, [r4, #0]
    if (broadcast != 0) {
 80210ac:	f1ba 0f00 	cmp.w	sl, #0
 80210b0:	d038      	beq.n	8021124 <udp_input+0x100>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80210b2:	b13a      	cbz	r2, 80210c4 <udp_input+0xa0>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80210b4:	f8d9 0014 	ldr.w	r0, [r9, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80210b8:	1c43      	adds	r3, r0, #1
 80210ba:	d003      	beq.n	80210c4 <udp_input+0xa0>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 80210bc:	4050      	eors	r0, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80210be:	68bb      	ldr	r3, [r7, #8]
 80210c0:	4218      	tst	r0, r3
 80210c2:	d1de      	bne.n	8021082 <udp_input+0x5e>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 80210c4:	7c20      	ldrb	r0, [r4, #16]
 80210c6:	0743      	lsls	r3, r0, #29
 80210c8:	d409      	bmi.n	80210de <udp_input+0xba>
        if (uncon_pcb == NULL) {
 80210ca:	f1bb 0f00 	cmp.w	fp, #0
 80210ce:	d059      	beq.n	8021184 <udp_input+0x160>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 80210d0:	f1ba 0f00 	cmp.w	sl, #0
 80210d4:	d003      	beq.n	80210de <udp_input+0xba>
 80210d6:	f8d9 0014 	ldr.w	r0, [r9, #20]
 80210da:	3001      	adds	r0, #1
 80210dc:	d069      	beq.n	80211b2 <udp_input+0x18e>
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 80210de:	8aa2      	ldrh	r2, [r4, #20]
 80210e0:	9803      	ldr	r0, [sp, #12]
 80210e2:	4282      	cmp	r2, r0
 80210e4:	d1cd      	bne.n	8021082 <udp_input+0x5e>
          (ip_addr_isany_val(pcb->remote_ip) ||
 80210e6:	6862      	ldr	r2, [r4, #4]
      if ((pcb->remote_port == src) &&
 80210e8:	b11a      	cbz	r2, 80210f2 <udp_input+0xce>
          (ip_addr_isany_val(pcb->remote_ip) ||
 80210ea:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80210ee:	4282      	cmp	r2, r0
 80210f0:	d1c7      	bne.n	8021082 <udp_input+0x5e>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
        /* the first fully matching PCB */
        if (prev != NULL) {
 80210f2:	b12e      	cbz	r6, 8021100 <udp_input+0xdc>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80210f4:	68e3      	ldr	r3, [r4, #12]
          pcb->next = udp_pcbs;
 80210f6:	4a41      	ldr	r2, [pc, #260]	; (80211fc <udp_input+0x1d8>)
          prev->next = pcb->next;
 80210f8:	60f3      	str	r3, [r6, #12]
          pcb->next = udp_pcbs;
 80210fa:	6813      	ldr	r3, [r2, #0]
          udp_pcbs = pcb;
 80210fc:	6014      	str	r4, [r2, #0]
          pcb->next = udp_pcbs;
 80210fe:	60e3      	str	r3, [r4, #12]
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8021100:	2108      	movs	r1, #8
 8021102:	4640      	mov	r0, r8
 8021104:	f7fb f950 	bl	801c3a8 <pbuf_remove_header>
 8021108:	2800      	cmp	r0, #0
 802110a:	d15b      	bne.n	80211c4 <udp_input+0x1a0>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 802110c:	69a5      	ldr	r5, [r4, #24]
 802110e:	b355      	cbz	r5, 8021166 <udp_input+0x142>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8021110:	9b03      	ldr	r3, [sp, #12]
 8021112:	4642      	mov	r2, r8
 8021114:	69e0      	ldr	r0, [r4, #28]
 8021116:	4621      	mov	r1, r4
 8021118:	9300      	str	r3, [sp, #0]
 802111a:	4b3a      	ldr	r3, [pc, #232]	; (8021204 <udp_input+0x1e0>)
 802111c:	47a8      	blx	r5
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 802111e:	b005      	add	sp, #20
 8021120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8021124:	2a00      	cmp	r2, #0
 8021126:	d0cd      	beq.n	80210c4 <udp_input+0xa0>
 8021128:	f8d9 0014 	ldr.w	r0, [r9, #20]
 802112c:	4282      	cmp	r2, r0
 802112e:	d0c9      	beq.n	80210c4 <udp_input+0xa0>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8021130:	68e2      	ldr	r2, [r4, #12]
 8021132:	4626      	mov	r6, r4
 8021134:	2a00      	cmp	r2, #0
 8021136:	d1a8      	bne.n	802108a <udp_input+0x66>
  if (pcb != NULL) {
 8021138:	f1bb 0f00 	cmp.w	fp, #0
 802113c:	d15b      	bne.n	80211f6 <udp_input+0x1d2>
  if (for_us) {
 802113e:	687a      	ldr	r2, [r7, #4]
 8021140:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8021144:	429a      	cmp	r2, r3
 8021146:	d10e      	bne.n	8021166 <udp_input+0x142>
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8021148:	2108      	movs	r1, #8
 802114a:	4640      	mov	r0, r8
 802114c:	f7fb f92c 	bl	801c3a8 <pbuf_remove_header>
 8021150:	2800      	cmp	r0, #0
 8021152:	d137      	bne.n	80211c4 <udp_input+0x1a0>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8021154:	f1ba 0f00 	cmp.w	sl, #0
 8021158:	d105      	bne.n	8021166 <udp_input+0x142>
 802115a:	f8d9 3014 	ldr.w	r3, [r9, #20]
 802115e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8021162:	2be0      	cmp	r3, #224	; 0xe0
 8021164:	d13b      	bne.n	80211de <udp_input+0x1ba>
      pbuf_free(p);
 8021166:	4640      	mov	r0, r8
}
 8021168:	b005      	add	sp, #20
 802116a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 802116e:	f7fb b9a7 	b.w	801c4c0 <pbuf_free>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8021172:	4663      	mov	r3, ip
 8021174:	2288      	movs	r2, #136	; 0x88
 8021176:	4824      	ldr	r0, [pc, #144]	; (8021208 <udp_input+0x1e4>)
 8021178:	f005 fa6c 	bl	8026654 <iprintf>
 802117c:	f8df c08c 	ldr.w	ip, [pc, #140]	; 802120c <udp_input+0x1e8>
 8021180:	491f      	ldr	r1, [pc, #124]	; (8021200 <udp_input+0x1dc>)
 8021182:	e788      	b.n	8021096 <udp_input+0x72>
      if ((pcb->remote_port == src) &&
 8021184:	8aa2      	ldrh	r2, [r4, #20]
 8021186:	46a3      	mov	fp, r4
 8021188:	9803      	ldr	r0, [sp, #12]
 802118a:	4282      	cmp	r2, r0
 802118c:	f47f af79 	bne.w	8021082 <udp_input+0x5e>
 8021190:	e7a9      	b.n	80210e6 <udp_input+0xc2>
  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8021192:	4b1e      	ldr	r3, [pc, #120]	; (802120c <udp_input+0x1e8>)
 8021194:	22cf      	movs	r2, #207	; 0xcf
 8021196:	491e      	ldr	r1, [pc, #120]	; (8021210 <udp_input+0x1ec>)
 8021198:	481b      	ldr	r0, [pc, #108]	; (8021208 <udp_input+0x1e4>)
 802119a:	f005 fa5b 	bl	8026654 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 802119e:	2f00      	cmp	r7, #0
 80211a0:	f47f af4b 	bne.w	802103a <udp_input+0x16>
 80211a4:	4b19      	ldr	r3, [pc, #100]	; (802120c <udp_input+0x1e8>)
 80211a6:	22d0      	movs	r2, #208	; 0xd0
 80211a8:	491a      	ldr	r1, [pc, #104]	; (8021214 <udp_input+0x1f0>)
 80211aa:	4817      	ldr	r0, [pc, #92]	; (8021208 <udp_input+0x1e4>)
 80211ac:	f005 fa52 	bl	8026654 <iprintf>
 80211b0:	e743      	b.n	802103a <udp_input+0x16>
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 80211b2:	6878      	ldr	r0, [r7, #4]
 80211b4:	f8db 3000 	ldr.w	r3, [fp]
 80211b8:	4283      	cmp	r3, r0
 80211ba:	d090      	beq.n	80210de <udp_input+0xba>
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 80211bc:	4290      	cmp	r0, r2
 80211be:	bf08      	it	eq
 80211c0:	46a3      	moveq	fp, r4
 80211c2:	e78c      	b.n	80210de <udp_input+0xba>
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 80211c4:	4b11      	ldr	r3, [pc, #68]	; (802120c <udp_input+0x1e8>)
 80211c6:	f44f 72b8 	mov.w	r2, #368	; 0x170
 80211ca:	4913      	ldr	r1, [pc, #76]	; (8021218 <udp_input+0x1f4>)
 80211cc:	480e      	ldr	r0, [pc, #56]	; (8021208 <udp_input+0x1e4>)
 80211ce:	f005 fa41 	bl	8026654 <iprintf>
      pbuf_free(p);
 80211d2:	4640      	mov	r0, r8
}
 80211d4:	b005      	add	sp, #20
 80211d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 80211da:	f7fb b971 	b.w	801c4c0 <pbuf_free>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 80211de:	f8b9 100c 	ldrh.w	r1, [r9, #12]
 80211e2:	4640      	mov	r0, r8
 80211e4:	3108      	adds	r1, #8
 80211e6:	b209      	sxth	r1, r1
 80211e8:	f7fb f916 	bl	801c418 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 80211ec:	2103      	movs	r1, #3
 80211ee:	4640      	mov	r0, r8
 80211f0:	f002 fd5a 	bl	8023ca8 <icmp_dest_unreach>
 80211f4:	e7b7      	b.n	8021166 <udp_input+0x142>
 80211f6:	465c      	mov	r4, fp
 80211f8:	e782      	b.n	8021100 <udp_input+0xdc>
 80211fa:	bf00      	nop
 80211fc:	2002e4fc 	.word	0x2002e4fc
 8021200:	080468c8 	.word	0x080468c8
 8021204:	2001f308 	.word	0x2001f308
 8021208:	0802b34c 	.word	0x0802b34c
 802120c:	08046864 	.word	0x08046864
 8021210:	08046894 	.word	0x08046894
 8021214:	080468ac 	.word	0x080468ac
 8021218:	080468f0 	.word	0x080468f0
 802121c:	2001f2f8 	.word	0x2001f2f8

08021220 <udp_bind>:
  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
    ipaddr = IP4_ADDR_ANY;
 8021220:	4b38      	ldr	r3, [pc, #224]	; (8021304 <udp_bind+0xe4>)
 8021222:	2900      	cmp	r1, #0
{
 8021224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ipaddr = IP4_ADDR_ANY;
 8021228:	bf08      	it	eq
 802122a:	4619      	moveq	r1, r3
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 802122c:	2800      	cmp	r0, #0
 802122e:	d05e      	beq.n	80212ee <udp_bind+0xce>
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8021230:	4f35      	ldr	r7, [pc, #212]	; (8021308 <udp_bind+0xe8>)
 8021232:	683e      	ldr	r6, [r7, #0]
 8021234:	b34e      	cbz	r6, 802128a <udp_bind+0x6a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8021236:	42b0      	cmp	r0, r6
 8021238:	d031      	beq.n	802129e <udp_bind+0x7e>
 802123a:	4634      	mov	r4, r6
 802123c:	e001      	b.n	8021242 <udp_bind+0x22>
 802123e:	42a0      	cmp	r0, r4
 8021240:	d02d      	beq.n	802129e <udp_bind+0x7e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8021242:	68e4      	ldr	r4, [r4, #12]
 8021244:	2c00      	cmp	r4, #0
 8021246:	d1fa      	bne.n	802123e <udp_bind+0x1e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8021248:	b362      	cbz	r2, 80212a4 <udp_bind+0x84>
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 802124a:	680d      	ldr	r5, [r1, #0]
 802124c:	4633      	mov	r3, r6
 802124e:	e001      	b.n	8021254 <udp_bind+0x34>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8021250:	68db      	ldr	r3, [r3, #12]
 8021252:	b19b      	cbz	r3, 802127c <udp_bind+0x5c>
      if (pcb != ipcb) {
 8021254:	4298      	cmp	r0, r3
 8021256:	d0fb      	beq.n	8021250 <udp_bind+0x30>
          if ((ipcb->local_port == port) &&
 8021258:	8a59      	ldrh	r1, [r3, #18]
 802125a:	4291      	cmp	r1, r2
 802125c:	d1f8      	bne.n	8021250 <udp_bind+0x30>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 802125e:	6819      	ldr	r1, [r3, #0]
              ip_addr_isany(&ipcb->local_ip))) {
 8021260:	2900      	cmp	r1, #0
 8021262:	bf18      	it	ne
 8021264:	42a9      	cmpne	r1, r5
 8021266:	d001      	beq.n	802126c <udp_bind+0x4c>
 8021268:	2d00      	cmp	r5, #0
 802126a:	d1f1      	bne.n	8021250 <udp_bind+0x30>
      return ERR_USE;
 802126c:	f06f 0307 	mvn.w	r3, #7
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
}
 8021270:	4618      	mov	r0, r3
 8021272:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8021276:	680d      	ldr	r5, [r1, #0]
 8021278:	f8ae 2000 	strh.w	r2, [lr]
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 802127c:	6005      	str	r5, [r0, #0]
  pcb->local_port = port;
 802127e:	8242      	strh	r2, [r0, #18]
  if (rebind == 0) {
 8021280:	b13c      	cbz	r4, 8021292 <udp_bind+0x72>
  return ERR_OK;
 8021282:	2300      	movs	r3, #0
}
 8021284:	4618      	mov	r0, r3
 8021286:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (port == 0) {
 802128a:	b372      	cbz	r2, 80212ea <udp_bind+0xca>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 802128c:	680b      	ldr	r3, [r1, #0]
  pcb->local_port = port;
 802128e:	8242      	strh	r2, [r0, #18]
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8021290:	6003      	str	r3, [r0, #0]
  return ERR_OK;
 8021292:	2300      	movs	r3, #0
    pcb->next = udp_pcbs;
 8021294:	60c6      	str	r6, [r0, #12]
    udp_pcbs = pcb;
 8021296:	6038      	str	r0, [r7, #0]
}
 8021298:	4618      	mov	r0, r3
 802129a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      rebind = 1;
 802129e:	2401      	movs	r4, #1
  if (port == 0) {
 80212a0:	2a00      	cmp	r2, #0
 80212a2:	d1d2      	bne.n	802124a <udp_bind+0x2a>
 80212a4:	f8df e070 	ldr.w	lr, [pc, #112]	; 8021318 <udp_bind+0xf8>
  rebind = 0;
 80212a8:	f44f 4580 	mov.w	r5, #16384	; 0x4000
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 80212ac:	f64f 78ff 	movw	r8, #65535	; 0xffff
 80212b0:	f8be 2000 	ldrh.w	r2, [lr]
 80212b4:	4542      	cmp	r2, r8
 80212b6:	d015      	beq.n	80212e4 <udp_bind+0xc4>
 80212b8:	3201      	adds	r2, #1
 80212ba:	b292      	uxth	r2, r2
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80212bc:	2e00      	cmp	r6, #0
 80212be:	d0da      	beq.n	8021276 <udp_bind+0x56>
 80212c0:	4633      	mov	r3, r6
 80212c2:	e002      	b.n	80212ca <udp_bind+0xaa>
 80212c4:	68db      	ldr	r3, [r3, #12]
 80212c6:	2b00      	cmp	r3, #0
 80212c8:	d0d5      	beq.n	8021276 <udp_bind+0x56>
    if (pcb->local_port == udp_port) {
 80212ca:	f8b3 c012 	ldrh.w	ip, [r3, #18]
 80212ce:	4594      	cmp	ip, r2
 80212d0:	d1f8      	bne.n	80212c4 <udp_bind+0xa4>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 80212d2:	3d01      	subs	r5, #1
 80212d4:	b2ad      	uxth	r5, r5
 80212d6:	2d00      	cmp	r5, #0
 80212d8:	d1ec      	bne.n	80212b4 <udp_bind+0x94>
      return ERR_USE;
 80212da:	f06f 0307 	mvn.w	r3, #7
 80212de:	f8ae 2000 	strh.w	r2, [lr]
 80212e2:	e7cf      	b.n	8021284 <udp_bind+0x64>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 80212e4:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80212e8:	e7e8      	b.n	80212bc <udp_bind+0x9c>
  rebind = 0;
 80212ea:	4634      	mov	r4, r6
 80212ec:	e7da      	b.n	80212a4 <udp_bind+0x84>
  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80212ee:	4b07      	ldr	r3, [pc, #28]	; (802130c <udp_bind+0xec>)
 80212f0:	f240 32b7 	movw	r2, #951	; 0x3b7
 80212f4:	4906      	ldr	r1, [pc, #24]	; (8021310 <udp_bind+0xf0>)
 80212f6:	4807      	ldr	r0, [pc, #28]	; (8021314 <udp_bind+0xf4>)
 80212f8:	f005 f9ac 	bl	8026654 <iprintf>
 80212fc:	f06f 030f 	mvn.w	r3, #15
 8021300:	e7c0      	b.n	8021284 <udp_bind+0x64>
 8021302:	bf00      	nop
 8021304:	080471e4 	.word	0x080471e4
 8021308:	2002e4fc 	.word	0x2002e4fc
 802130c:	08046864 	.word	0x08046864
 8021310:	0804690c 	.word	0x0804690c
 8021314:	0802b34c 	.word	0x0802b34c
 8021318:	2000044e 	.word	0x2000044e

0802131c <udp_sendto_if_src>:
{
 802131c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021320:	b085      	sub	sp, #20
 8021322:	e9dd ba0e 	ldrd	fp, sl, [sp, #56]	; 0x38
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8021326:	2800      	cmp	r0, #0
 8021328:	f000 8087 	beq.w	802143a <udp_sendto_if_src+0x11e>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 802132c:	460d      	mov	r5, r1
 802132e:	2900      	cmp	r1, #0
 8021330:	d079      	beq.n	8021426 <udp_sendto_if_src+0x10a>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8021332:	4690      	mov	r8, r2
 8021334:	2a00      	cmp	r2, #0
 8021336:	d06c      	beq.n	8021412 <udp_sendto_if_src+0xf6>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8021338:	f1ba 0f00 	cmp.w	sl, #0
 802133c:	d05f      	beq.n	80213fe <udp_sendto_if_src+0xe2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 802133e:	f1bb 0f00 	cmp.w	fp, #0
 8021342:	f000 8084 	beq.w	802144e <udp_sendto_if_src+0x132>
  if (pcb->local_port == 0) {
 8021346:	8a42      	ldrh	r2, [r0, #18]
 8021348:	4699      	mov	r9, r3
 802134a:	4604      	mov	r4, r0
 802134c:	b39a      	cbz	r2, 80213b6 <udp_sendto_if_src+0x9a>
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 802134e:	892a      	ldrh	r2, [r5, #8]
 8021350:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 8021354:	429a      	cmp	r2, r3
 8021356:	d84f      	bhi.n	80213f8 <udp_sendto_if_src+0xdc>
  if (pbuf_add_header(p, UDP_HLEN)) {
 8021358:	2108      	movs	r1, #8
 802135a:	4628      	mov	r0, r5
 802135c:	f7fa fff0 	bl	801c340 <pbuf_add_header>
 8021360:	bb98      	cbnz	r0, 80213ca <udp_sendto_if_src+0xae>
 8021362:	462e      	mov	r6, r5
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8021364:	8973      	ldrh	r3, [r6, #10]
 8021366:	2b07      	cmp	r3, #7
 8021368:	d93e      	bls.n	80213e8 <udp_sendto_if_src+0xcc>
  udphdr = (struct udp_hdr *)q->payload;
 802136a:	6877      	ldr	r7, [r6, #4]
  udphdr->src = lwip_htons(pcb->local_port);
 802136c:	8a60      	ldrh	r0, [r4, #18]
 802136e:	f7f9 f86b 	bl	801a448 <lwip_htons>
 8021372:	8038      	strh	r0, [r7, #0]
  udphdr->dest = lwip_htons(dst_port);
 8021374:	4648      	mov	r0, r9
 8021376:	f7f9 f867 	bl	801a448 <lwip_htons>
  udphdr->chksum = 0x0000;
 802137a:	2300      	movs	r3, #0
  udphdr->dest = lwip_htons(dst_port);
 802137c:	8078      	strh	r0, [r7, #2]
  udphdr->chksum = 0x0000;
 802137e:	71bb      	strb	r3, [r7, #6]
 8021380:	71fb      	strb	r3, [r7, #7]
    udphdr->len = lwip_htons(q->tot_len);
 8021382:	8930      	ldrh	r0, [r6, #8]
 8021384:	f7f9 f860 	bl	801a448 <lwip_htons>
 8021388:	80b8      	strh	r0, [r7, #4]
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 802138a:	f8cd b008 	str.w	fp, [sp, #8]
 802138e:	2011      	movs	r0, #17
 8021390:	7aa3      	ldrb	r3, [r4, #10]
 8021392:	4642      	mov	r2, r8
 8021394:	4651      	mov	r1, sl
 8021396:	9300      	str	r3, [sp, #0]
 8021398:	7ae3      	ldrb	r3, [r4, #11]
 802139a:	9001      	str	r0, [sp, #4]
 802139c:	4630      	mov	r0, r6
 802139e:	f002 fdb9 	bl	8023f14 <ip4_output_if_src>
  if (q != p) {
 80213a2:	42ae      	cmp	r6, r5
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 80213a4:	4607      	mov	r7, r0
  if (q != p) {
 80213a6:	d002      	beq.n	80213ae <udp_sendto_if_src+0x92>
    pbuf_free(q);
 80213a8:	4630      	mov	r0, r6
 80213aa:	f7fb f889 	bl	801c4c0 <pbuf_free>
}
 80213ae:	4638      	mov	r0, r7
 80213b0:	b005      	add	sp, #20
 80213b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 80213b6:	4601      	mov	r1, r0
 80213b8:	f7ff ff32 	bl	8021220 <udp_bind>
    if (err != ERR_OK) {
 80213bc:	4607      	mov	r7, r0
 80213be:	2800      	cmp	r0, #0
 80213c0:	d0c5      	beq.n	802134e <udp_sendto_if_src+0x32>
}
 80213c2:	4638      	mov	r0, r7
 80213c4:	b005      	add	sp, #20
 80213c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 80213ca:	f44f 7220 	mov.w	r2, #640	; 0x280
 80213ce:	2108      	movs	r1, #8
 80213d0:	2022      	movs	r0, #34	; 0x22
 80213d2:	f7fa fea3 	bl	801c11c <pbuf_alloc>
    if (q == NULL) {
 80213d6:	4606      	mov	r6, r0
 80213d8:	b170      	cbz	r0, 80213f8 <udp_sendto_if_src+0xdc>
    if (p->tot_len != 0) {
 80213da:	892b      	ldrh	r3, [r5, #8]
 80213dc:	2b00      	cmp	r3, #0
 80213de:	d0c1      	beq.n	8021364 <udp_sendto_if_src+0x48>
      pbuf_chain(q, p);
 80213e0:	4629      	mov	r1, r5
 80213e2:	f7fb f8db 	bl	801c59c <pbuf_chain>
 80213e6:	e7bd      	b.n	8021364 <udp_sendto_if_src+0x48>
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 80213e8:	4b1e      	ldr	r3, [pc, #120]	; (8021464 <udp_sendto_if_src+0x148>)
 80213ea:	f240 320d 	movw	r2, #781	; 0x30d
 80213ee:	491e      	ldr	r1, [pc, #120]	; (8021468 <udp_sendto_if_src+0x14c>)
 80213f0:	481e      	ldr	r0, [pc, #120]	; (802146c <udp_sendto_if_src+0x150>)
 80213f2:	f005 f92f 	bl	8026654 <iprintf>
 80213f6:	e7b8      	b.n	802136a <udp_sendto_if_src+0x4e>
    return ERR_MEM;
 80213f8:	f04f 37ff 	mov.w	r7, #4294967295
 80213fc:	e7d7      	b.n	80213ae <udp_sendto_if_src+0x92>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 80213fe:	4b19      	ldr	r3, [pc, #100]	; (8021464 <udp_sendto_if_src+0x148>)
 8021400:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8021404:	491a      	ldr	r1, [pc, #104]	; (8021470 <udp_sendto_if_src+0x154>)
 8021406:	f06f 070f 	mvn.w	r7, #15
 802140a:	4818      	ldr	r0, [pc, #96]	; (802146c <udp_sendto_if_src+0x150>)
 802140c:	f005 f922 	bl	8026654 <iprintf>
 8021410:	e7cd      	b.n	80213ae <udp_sendto_if_src+0x92>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8021412:	4b14      	ldr	r3, [pc, #80]	; (8021464 <udp_sendto_if_src+0x148>)
 8021414:	f240 22d3 	movw	r2, #723	; 0x2d3
 8021418:	4916      	ldr	r1, [pc, #88]	; (8021474 <udp_sendto_if_src+0x158>)
 802141a:	f06f 070f 	mvn.w	r7, #15
 802141e:	4813      	ldr	r0, [pc, #76]	; (802146c <udp_sendto_if_src+0x150>)
 8021420:	f005 f918 	bl	8026654 <iprintf>
 8021424:	e7c3      	b.n	80213ae <udp_sendto_if_src+0x92>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8021426:	4b0f      	ldr	r3, [pc, #60]	; (8021464 <udp_sendto_if_src+0x148>)
 8021428:	f240 22d2 	movw	r2, #722	; 0x2d2
 802142c:	4912      	ldr	r1, [pc, #72]	; (8021478 <udp_sendto_if_src+0x15c>)
 802142e:	f06f 070f 	mvn.w	r7, #15
 8021432:	480e      	ldr	r0, [pc, #56]	; (802146c <udp_sendto_if_src+0x150>)
 8021434:	f005 f90e 	bl	8026654 <iprintf>
 8021438:	e7b9      	b.n	80213ae <udp_sendto_if_src+0x92>
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 802143a:	4b0a      	ldr	r3, [pc, #40]	; (8021464 <udp_sendto_if_src+0x148>)
 802143c:	f240 22d1 	movw	r2, #721	; 0x2d1
 8021440:	490e      	ldr	r1, [pc, #56]	; (802147c <udp_sendto_if_src+0x160>)
 8021442:	f06f 070f 	mvn.w	r7, #15
 8021446:	4809      	ldr	r0, [pc, #36]	; (802146c <udp_sendto_if_src+0x150>)
 8021448:	f005 f904 	bl	8026654 <iprintf>
 802144c:	e7af      	b.n	80213ae <udp_sendto_if_src+0x92>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 802144e:	4b05      	ldr	r3, [pc, #20]	; (8021464 <udp_sendto_if_src+0x148>)
 8021450:	f240 22d5 	movw	r2, #725	; 0x2d5
 8021454:	490a      	ldr	r1, [pc, #40]	; (8021480 <udp_sendto_if_src+0x164>)
 8021456:	f06f 070f 	mvn.w	r7, #15
 802145a:	4804      	ldr	r0, [pc, #16]	; (802146c <udp_sendto_if_src+0x150>)
 802145c:	f005 f8fa 	bl	8026654 <iprintf>
 8021460:	e7a5      	b.n	80213ae <udp_sendto_if_src+0x92>
 8021462:	bf00      	nop
 8021464:	08046864 	.word	0x08046864
 8021468:	080469d0 	.word	0x080469d0
 802146c:	0802b34c 	.word	0x0802b34c
 8021470:	08046988 	.word	0x08046988
 8021474:	08046964 	.word	0x08046964
 8021478:	08046944 	.word	0x08046944
 802147c:	08046924 	.word	0x08046924
 8021480:	080469ac 	.word	0x080469ac

08021484 <udp_sendto_if>:
{
 8021484:	b570      	push	{r4, r5, r6, lr}
 8021486:	b082      	sub	sp, #8
 8021488:	9c06      	ldr	r4, [sp, #24]
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 802148a:	2800      	cmp	r0, #0
 802148c:	d036      	beq.n	80214fc <udp_sendto_if+0x78>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 802148e:	b359      	cbz	r1, 80214e8 <udp_sendto_if+0x64>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8021490:	b302      	cbz	r2, 80214d4 <udp_sendto_if+0x50>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8021492:	b1ac      	cbz	r4, 80214c0 <udp_sendto_if+0x3c>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8021494:	6805      	ldr	r5, [r0, #0]
 8021496:	b935      	cbnz	r5, 80214a6 <udp_sendto_if+0x22>
      src_ip = netif_ip_addr4(netif);
 8021498:	1d25      	adds	r5, r4, #4
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 802149a:	e9cd 4500 	strd	r4, r5, [sp]
 802149e:	f7ff ff3d 	bl	802131c <udp_sendto_if_src>
}
 80214a2:	b002      	add	sp, #8
 80214a4:	bd70      	pop	{r4, r5, r6, pc}
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 80214a6:	f005 0cf0 	and.w	ip, r5, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80214aa:	f1bc 0fe0 	cmp.w	ip, #224	; 0xe0
 80214ae:	d0f3      	beq.n	8021498 <udp_sendto_if+0x14>
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 80214b0:	6866      	ldr	r6, [r4, #4]
 80214b2:	42b5      	cmp	r5, r6
 80214b4:	d101      	bne.n	80214ba <udp_sendto_if+0x36>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80214b6:	4605      	mov	r5, r0
 80214b8:	e7ef      	b.n	802149a <udp_sendto_if+0x16>
        return ERR_RTE;
 80214ba:	f06f 0003 	mvn.w	r0, #3
 80214be:	e7f0      	b.n	80214a2 <udp_sendto_if+0x1e>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 80214c0:	4b13      	ldr	r3, [pc, #76]	; (8021510 <udp_sendto_if+0x8c>)
 80214c2:	f240 2283 	movw	r2, #643	; 0x283
 80214c6:	4913      	ldr	r1, [pc, #76]	; (8021514 <udp_sendto_if+0x90>)
 80214c8:	4813      	ldr	r0, [pc, #76]	; (8021518 <udp_sendto_if+0x94>)
 80214ca:	f005 f8c3 	bl	8026654 <iprintf>
 80214ce:	f06f 000f 	mvn.w	r0, #15
 80214d2:	e7e6      	b.n	80214a2 <udp_sendto_if+0x1e>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80214d4:	4b0e      	ldr	r3, [pc, #56]	; (8021510 <udp_sendto_if+0x8c>)
 80214d6:	f240 2282 	movw	r2, #642	; 0x282
 80214da:	4910      	ldr	r1, [pc, #64]	; (802151c <udp_sendto_if+0x98>)
 80214dc:	480e      	ldr	r0, [pc, #56]	; (8021518 <udp_sendto_if+0x94>)
 80214de:	f005 f8b9 	bl	8026654 <iprintf>
 80214e2:	f06f 000f 	mvn.w	r0, #15
 80214e6:	e7dc      	b.n	80214a2 <udp_sendto_if+0x1e>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 80214e8:	4b09      	ldr	r3, [pc, #36]	; (8021510 <udp_sendto_if+0x8c>)
 80214ea:	f240 2281 	movw	r2, #641	; 0x281
 80214ee:	490c      	ldr	r1, [pc, #48]	; (8021520 <udp_sendto_if+0x9c>)
 80214f0:	4809      	ldr	r0, [pc, #36]	; (8021518 <udp_sendto_if+0x94>)
 80214f2:	f005 f8af 	bl	8026654 <iprintf>
 80214f6:	f06f 000f 	mvn.w	r0, #15
 80214fa:	e7d2      	b.n	80214a2 <udp_sendto_if+0x1e>
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 80214fc:	4b04      	ldr	r3, [pc, #16]	; (8021510 <udp_sendto_if+0x8c>)
 80214fe:	f44f 7220 	mov.w	r2, #640	; 0x280
 8021502:	4908      	ldr	r1, [pc, #32]	; (8021524 <udp_sendto_if+0xa0>)
 8021504:	4804      	ldr	r0, [pc, #16]	; (8021518 <udp_sendto_if+0x94>)
 8021506:	f005 f8a5 	bl	8026654 <iprintf>
 802150a:	f06f 000f 	mvn.w	r0, #15
 802150e:	e7c8      	b.n	80214a2 <udp_sendto_if+0x1e>
 8021510:	08046864 	.word	0x08046864
 8021514:	08046a58 	.word	0x08046a58
 8021518:	0802b34c 	.word	0x0802b34c
 802151c:	08046a38 	.word	0x08046a38
 8021520:	08046a1c 	.word	0x08046a1c
 8021524:	08046a00 	.word	0x08046a00

08021528 <udp_sendto>:
{
 8021528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802152c:	b082      	sub	sp, #8
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 802152e:	b388      	cbz	r0, 8021594 <udp_sendto+0x6c>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8021530:	460e      	mov	r6, r1
 8021532:	b329      	cbz	r1, 8021580 <udp_sendto+0x58>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8021534:	4615      	mov	r5, r2
 8021536:	b1ca      	cbz	r2, 802156c <udp_sendto+0x44>
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8021538:	4604      	mov	r4, r0
 802153a:	7a00      	ldrb	r0, [r0, #8]
 802153c:	4698      	mov	r8, r3
 802153e:	b168      	cbz	r0, 802155c <udp_sendto+0x34>
    netif = netif_get_by_index(pcb->netif_idx);
 8021540:	f7fa fc98 	bl	801be74 <netif_get_by_index>
 8021544:	4607      	mov	r7, r0
  if (netif == NULL) {
 8021546:	b177      	cbz	r7, 8021566 <udp_sendto+0x3e>
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 8021548:	4643      	mov	r3, r8
 802154a:	462a      	mov	r2, r5
 802154c:	4631      	mov	r1, r6
 802154e:	4620      	mov	r0, r4
 8021550:	9700      	str	r7, [sp, #0]
 8021552:	f7ff ff97 	bl	8021484 <udp_sendto_if>
}
 8021556:	b002      	add	sp, #8
 8021558:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      netif = ip_route(&pcb->local_ip, dst_ip);
 802155c:	4610      	mov	r0, r2
 802155e:	f002 fbab 	bl	8023cb8 <ip4_route>
 8021562:	4607      	mov	r7, r0
 8021564:	e7ef      	b.n	8021546 <udp_sendto+0x1e>
    return ERR_RTE;
 8021566:	f06f 0003 	mvn.w	r0, #3
 802156a:	e7f4      	b.n	8021556 <udp_sendto+0x2e>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 802156c:	4b0e      	ldr	r3, [pc, #56]	; (80215a8 <udp_sendto+0x80>)
 802156e:	f240 221a 	movw	r2, #538	; 0x21a
 8021572:	490e      	ldr	r1, [pc, #56]	; (80215ac <udp_sendto+0x84>)
 8021574:	480e      	ldr	r0, [pc, #56]	; (80215b0 <udp_sendto+0x88>)
 8021576:	f005 f86d 	bl	8026654 <iprintf>
 802157a:	f06f 000f 	mvn.w	r0, #15
 802157e:	e7ea      	b.n	8021556 <udp_sendto+0x2e>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8021580:	4b09      	ldr	r3, [pc, #36]	; (80215a8 <udp_sendto+0x80>)
 8021582:	f240 2219 	movw	r2, #537	; 0x219
 8021586:	490b      	ldr	r1, [pc, #44]	; (80215b4 <udp_sendto+0x8c>)
 8021588:	4809      	ldr	r0, [pc, #36]	; (80215b0 <udp_sendto+0x88>)
 802158a:	f005 f863 	bl	8026654 <iprintf>
 802158e:	f06f 000f 	mvn.w	r0, #15
 8021592:	e7e0      	b.n	8021556 <udp_sendto+0x2e>
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8021594:	4b04      	ldr	r3, [pc, #16]	; (80215a8 <udp_sendto+0x80>)
 8021596:	f44f 7206 	mov.w	r2, #536	; 0x218
 802159a:	4907      	ldr	r1, [pc, #28]	; (80215b8 <udp_sendto+0x90>)
 802159c:	4804      	ldr	r0, [pc, #16]	; (80215b0 <udp_sendto+0x88>)
 802159e:	f005 f859 	bl	8026654 <iprintf>
 80215a2:	f06f 000f 	mvn.w	r0, #15
 80215a6:	e7d6      	b.n	8021556 <udp_sendto+0x2e>
 80215a8:	08046864 	.word	0x08046864
 80215ac:	08046aac 	.word	0x08046aac
 80215b0:	0802b34c 	.word	0x0802b34c
 80215b4:	08046a90 	.word	0x08046a90
 80215b8:	08046a78 	.word	0x08046a78

080215bc <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80215bc:	b570      	push	{r4, r5, r6, lr}
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 80215be:	b320      	cbz	r0, 802160a <udp_connect+0x4e>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 80215c0:	460d      	mov	r5, r1
 80215c2:	b361      	cbz	r1, 802161e <udp_connect+0x62>

  if (pcb->local_port == 0) {
 80215c4:	4616      	mov	r6, r2
 80215c6:	8a42      	ldrh	r2, [r0, #18]
 80215c8:	4604      	mov	r4, r0
 80215ca:	b1c2      	cbz	r2, 80215fe <udp_connect+0x42>
    if (err != ERR_OK) {
      return err;
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 80215cc:	682a      	ldr	r2, [r5, #0]
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
  pcb->flags |= UDP_FLAGS_CONNECTED;
 80215ce:	7c23      	ldrb	r3, [r4, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80215d0:	4918      	ldr	r1, [pc, #96]	; (8021634 <udp_connect+0x78>)
  pcb->flags |= UDP_FLAGS_CONNECTED;
 80215d2:	f043 0304 	orr.w	r3, r3, #4
  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 80215d6:	6062      	str	r2, [r4, #4]
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80215d8:	680a      	ldr	r2, [r1, #0]
  pcb->remote_port = port;
 80215da:	82a6      	strh	r6, [r4, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 80215dc:	7423      	strb	r3, [r4, #16]
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80215de:	b142      	cbz	r2, 80215f2 <udp_connect+0x36>
    if (pcb == ipcb) {
 80215e0:	4294      	cmp	r4, r2
 80215e2:	d00a      	beq.n	80215fa <udp_connect+0x3e>
 80215e4:	4613      	mov	r3, r2
 80215e6:	e001      	b.n	80215ec <udp_connect+0x30>
 80215e8:	429c      	cmp	r4, r3
 80215ea:	d006      	beq.n	80215fa <udp_connect+0x3e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80215ec:	68db      	ldr	r3, [r3, #12]
 80215ee:	2b00      	cmp	r3, #0
 80215f0:	d1fa      	bne.n	80215e8 <udp_connect+0x2c>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
  udp_pcbs = pcb;
  return ERR_OK;
 80215f2:	2000      	movs	r0, #0
  pcb->next = udp_pcbs;
 80215f4:	60e2      	str	r2, [r4, #12]
  udp_pcbs = pcb;
 80215f6:	600c      	str	r4, [r1, #0]
}
 80215f8:	bd70      	pop	{r4, r5, r6, pc}
      return ERR_OK;
 80215fa:	2000      	movs	r0, #0
}
 80215fc:	bd70      	pop	{r4, r5, r6, pc}
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 80215fe:	4601      	mov	r1, r0
 8021600:	f7ff fe0e 	bl	8021220 <udp_bind>
    if (err != ERR_OK) {
 8021604:	2800      	cmp	r0, #0
 8021606:	d0e1      	beq.n	80215cc <udp_connect+0x10>
}
 8021608:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 802160a:	4b0b      	ldr	r3, [pc, #44]	; (8021638 <udp_connect+0x7c>)
 802160c:	f240 4235 	movw	r2, #1077	; 0x435
 8021610:	490a      	ldr	r1, [pc, #40]	; (802163c <udp_connect+0x80>)
 8021612:	480b      	ldr	r0, [pc, #44]	; (8021640 <udp_connect+0x84>)
 8021614:	f005 f81e 	bl	8026654 <iprintf>
 8021618:	f06f 000f 	mvn.w	r0, #15
}
 802161c:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 802161e:	4b06      	ldr	r3, [pc, #24]	; (8021638 <udp_connect+0x7c>)
 8021620:	f240 4236 	movw	r2, #1078	; 0x436
 8021624:	4907      	ldr	r1, [pc, #28]	; (8021644 <udp_connect+0x88>)
 8021626:	4806      	ldr	r0, [pc, #24]	; (8021640 <udp_connect+0x84>)
 8021628:	f005 f814 	bl	8026654 <iprintf>
 802162c:	f06f 000f 	mvn.w	r0, #15
}
 8021630:	bd70      	pop	{r4, r5, r6, pc}
 8021632:	bf00      	nop
 8021634:	2002e4fc 	.word	0x2002e4fc
 8021638:	08046864 	.word	0x08046864
 802163c:	08046ac8 	.word	0x08046ac8
 8021640:	0802b34c 	.word	0x0802b34c
 8021644:	08046ae4 	.word	0x08046ae4

08021648 <udp_recv>:
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8021648:	b110      	cbz	r0, 8021650 <udp_recv+0x8>

  /* remember recv() callback and user data */
  pcb->recv = recv;
  pcb->recv_arg = recv_arg;
 802164a:	e9c0 1206 	strd	r1, r2, [r0, #24]
}
 802164e:	4770      	bx	lr
  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8021650:	4b03      	ldr	r3, [pc, #12]	; (8021660 <udp_recv+0x18>)
 8021652:	f240 428a 	movw	r2, #1162	; 0x48a
 8021656:	4903      	ldr	r1, [pc, #12]	; (8021664 <udp_recv+0x1c>)
 8021658:	4803      	ldr	r0, [pc, #12]	; (8021668 <udp_recv+0x20>)
 802165a:	f004 bffb 	b.w	8026654 <iprintf>
 802165e:	bf00      	nop
 8021660:	08046864 	.word	0x08046864
 8021664:	08046b00 	.word	0x08046b00
 8021668:	0802b34c 	.word	0x0802b34c

0802166c <udp_remove>:
{
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 802166c:	4601      	mov	r1, r0
 802166e:	b1c0      	cbz	r0, 80216a2 <udp_remove+0x36>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8021670:	4b0f      	ldr	r3, [pc, #60]	; (80216b0 <udp_remove+0x44>)
 8021672:	681a      	ldr	r2, [r3, #0]
 8021674:	4282      	cmp	r2, r0
 8021676:	d00a      	beq.n	802168e <udp_remove+0x22>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8021678:	b132      	cbz	r2, 8021688 <udp_remove+0x1c>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 802167a:	68d3      	ldr	r3, [r2, #12]
 802167c:	428b      	cmp	r3, r1
 802167e:	d100      	bne.n	8021682 <udp_remove+0x16>
 8021680:	b953      	cbnz	r3, 8021698 <udp_remove+0x2c>
 8021682:	461a      	mov	r2, r3
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8021684:	2a00      	cmp	r2, #0
 8021686:	d1f8      	bne.n	802167a <udp_remove+0xe>
        pcb2->next = pcb->next;
        break;
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8021688:	2001      	movs	r0, #1
 802168a:	f7fa ba01 	b.w	801ba90 <memp_free>
    udp_pcbs = udp_pcbs->next;
 802168e:	68c2      	ldr	r2, [r0, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 8021690:	2001      	movs	r0, #1
    udp_pcbs = udp_pcbs->next;
 8021692:	601a      	str	r2, [r3, #0]
  memp_free(MEMP_UDP_PCB, pcb);
 8021694:	f7fa b9fc 	b.w	801ba90 <memp_free>
        pcb2->next = pcb->next;
 8021698:	68cb      	ldr	r3, [r1, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 802169a:	2001      	movs	r0, #1
        pcb2->next = pcb->next;
 802169c:	60d3      	str	r3, [r2, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 802169e:	f7fa b9f7 	b.w	801ba90 <memp_free>
  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 80216a2:	4b04      	ldr	r3, [pc, #16]	; (80216b4 <udp_remove+0x48>)
 80216a4:	f240 42a1 	movw	r2, #1185	; 0x4a1
 80216a8:	4903      	ldr	r1, [pc, #12]	; (80216b8 <udp_remove+0x4c>)
 80216aa:	4804      	ldr	r0, [pc, #16]	; (80216bc <udp_remove+0x50>)
 80216ac:	f004 bfd2 	b.w	8026654 <iprintf>
 80216b0:	2002e4fc 	.word	0x2002e4fc
 80216b4:	08046864 	.word	0x08046864
 80216b8:	08046b18 	.word	0x08046b18
 80216bc:	0802b34c 	.word	0x0802b34c

080216c0 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 80216c0:	b510      	push	{r4, lr}
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 80216c2:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 80216c6:	4907      	ldr	r1, [pc, #28]	; (80216e4 <udp_new+0x24>)
 80216c8:	2001      	movs	r0, #1
 80216ca:	f7fa f9ab 	bl	801ba24 <memp_malloc_fn>
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 80216ce:	4604      	mov	r4, r0
 80216d0:	b128      	cbz	r0, 80216de <udp_new+0x1e>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 80216d2:	2220      	movs	r2, #32
 80216d4:	2100      	movs	r1, #0
 80216d6:	f004 f81f 	bl	8025718 <memset>
    pcb->ttl = UDP_TTL;
 80216da:	23ff      	movs	r3, #255	; 0xff
 80216dc:	72e3      	strb	r3, [r4, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
}
 80216de:	4620      	mov	r0, r4
 80216e0:	bd10      	pop	{r4, pc}
 80216e2:	bf00      	nop
 80216e4:	08046864 	.word	0x08046864

080216e8 <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 80216e8:	b510      	push	{r4, lr}
  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 80216ea:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 80216ee:	4907      	ldr	r1, [pc, #28]	; (802170c <udp_new_ip_type+0x24>)
 80216f0:	2001      	movs	r0, #1
 80216f2:	f7fa f997 	bl	801ba24 <memp_malloc_fn>
  if (pcb != NULL) {
 80216f6:	4604      	mov	r4, r0
 80216f8:	b128      	cbz	r0, 8021706 <udp_new_ip_type+0x1e>
    memset(pcb, 0, sizeof(struct udp_pcb));
 80216fa:	2220      	movs	r2, #32
 80216fc:	2100      	movs	r1, #0
 80216fe:	f004 f80b 	bl	8025718 <memset>
    pcb->ttl = UDP_TTL;
 8021702:	23ff      	movs	r3, #255	; 0xff
 8021704:	72e3      	strb	r3, [r4, #11]
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
}
 8021706:	4620      	mov	r0, r4
 8021708:	bd10      	pop	{r4, pc}
 802170a:	bf00      	nop
 802170c:	08046864 	.word	0x08046864

08021710 <udp_netif_ip_addr_changed>:
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8021710:	b110      	cbz	r0, 8021718 <udp_netif_ip_addr_changed+0x8>
 8021712:	6802      	ldr	r2, [r0, #0]
 8021714:	b101      	cbz	r1, 8021718 <udp_netif_ip_addr_changed+0x8>
 8021716:	b902      	cbnz	r2, 802171a <udp_netif_ip_addr_changed+0xa>
 8021718:	4770      	bx	lr
 802171a:	680b      	ldr	r3, [r1, #0]
 802171c:	2b00      	cmp	r3, #0
 802171e:	d0fb      	beq.n	8021718 <udp_netif_ip_addr_changed+0x8>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8021720:	4b08      	ldr	r3, [pc, #32]	; (8021744 <udp_netif_ip_addr_changed+0x34>)
 8021722:	681b      	ldr	r3, [r3, #0]
 8021724:	2b00      	cmp	r3, #0
 8021726:	d0f7      	beq.n	8021718 <udp_netif_ip_addr_changed+0x8>
{
 8021728:	b410      	push	{r4}
 802172a:	e000      	b.n	802172e <udp_netif_ip_addr_changed+0x1e>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 802172c:	6802      	ldr	r2, [r0, #0]
 802172e:	681c      	ldr	r4, [r3, #0]
 8021730:	4294      	cmp	r4, r2
 8021732:	d101      	bne.n	8021738 <udp_netif_ip_addr_changed+0x28>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8021734:	680a      	ldr	r2, [r1, #0]
 8021736:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8021738:	68db      	ldr	r3, [r3, #12]
 802173a:	2b00      	cmp	r3, #0
 802173c:	d1f6      	bne.n	802172c <udp_netif_ip_addr_changed+0x1c>
      }
    }
  }
}
 802173e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8021742:	4770      	bx	lr
 8021744:	2002e4fc 	.word	0x2002e4fc

08021748 <dhcp_option_long>:
  return options_out_len;
}

static u16_t
dhcp_option_long(u16_t options_out_len, u8_t *options, u32_t value)
{
 8021748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 802174a:	1d07      	adds	r7, r0, #4
{
 802174c:	4604      	mov	r4, r0
 802174e:	460d      	mov	r5, r1
 8021750:	4616      	mov	r6, r2
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 8021752:	2f44      	cmp	r7, #68	; 0x44
 8021754:	d80e      	bhi.n	8021774 <dhcp_option_long+0x2c>
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 8021756:	0e33      	lsrs	r3, r6, #24
 8021758:	1c62      	adds	r2, r4, #1
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 802175a:	0c31      	lsrs	r1, r6, #16
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 802175c:	552b      	strb	r3, [r5, r4]
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 802175e:	b292      	uxth	r2, r2
 8021760:	1ca3      	adds	r3, r4, #2
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 8021762:	3403      	adds	r4, #3
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 8021764:	54a9      	strb	r1, [r5, r2]
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 8021766:	0a32      	lsrs	r2, r6, #8
 8021768:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 802176a:	b2a4      	uxth	r4, r4
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 802176c:	54ea      	strb	r2, [r5, r3]
  return options_out_len;
}
 802176e:	b2b8      	uxth	r0, r7
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 8021770:	552e      	strb	r6, [r5, r4]
}
 8021772:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 8021774:	4b03      	ldr	r3, [pc, #12]	; (8021784 <dhcp_option_long+0x3c>)
 8021776:	f240 52b7 	movw	r2, #1463	; 0x5b7
 802177a:	4903      	ldr	r1, [pc, #12]	; (8021788 <dhcp_option_long+0x40>)
 802177c:	4803      	ldr	r0, [pc, #12]	; (802178c <dhcp_option_long+0x44>)
 802177e:	f004 ff69 	bl	8026654 <iprintf>
 8021782:	e7e8      	b.n	8021756 <dhcp_option_long+0xe>
 8021784:	08046b30 	.word	0x08046b30
 8021788:	08046b68 	.word	0x08046b68
 802178c:	0802b34c 	.word	0x0802b34c

08021790 <dhcp_check>:
{
 8021790:	b510      	push	{r4, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8021792:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (new_state != dhcp->state) {
 8021794:	7963      	ldrb	r3, [r4, #5]
 8021796:	2b08      	cmp	r3, #8
 8021798:	d004      	beq.n	80217a4 <dhcp_check+0x14>
    dhcp->tries = 0;
 802179a:	2300      	movs	r3, #0
    dhcp->state = new_state;
 802179c:	2208      	movs	r2, #8
    dhcp->tries = 0;
 802179e:	71a3      	strb	r3, [r4, #6]
    dhcp->state = new_state;
 80217a0:	7162      	strb	r2, [r4, #5]
    dhcp->request_timeout = 0;
 80217a2:	8123      	strh	r3, [r4, #8]
  result = etharp_query(netif, &dhcp->offered_ip_addr, NULL);
 80217a4:	2200      	movs	r2, #0
 80217a6:	f104 011c 	add.w	r1, r4, #28
 80217aa:	f001 ffab 	bl	8023704 <etharp_query>
  if (dhcp->tries < 255) {
 80217ae:	79a3      	ldrb	r3, [r4, #6]
 80217b0:	2bff      	cmp	r3, #255	; 0xff
 80217b2:	d001      	beq.n	80217b8 <dhcp_check+0x28>
    dhcp->tries++;
 80217b4:	3301      	adds	r3, #1
 80217b6:	71a3      	strb	r3, [r4, #6]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 80217b8:	2301      	movs	r3, #1
 80217ba:	8123      	strh	r3, [r4, #8]
}
 80217bc:	bd10      	pop	{r4, pc}
 80217be:	bf00      	nop

080217c0 <dhcp_bind>:
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 80217c0:	2800      	cmp	r0, #0
 80217c2:	f000 808e 	beq.w	80218e2 <dhcp_bind+0x122>
  dhcp = netif_dhcp_data(netif);
 80217c6:	6a81      	ldr	r1, [r0, #40]	; 0x28
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 80217c8:	2900      	cmp	r1, #0
 80217ca:	f000 8091 	beq.w	80218f0 <dhcp_bind+0x130>
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 80217ce:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  dhcp->lease_used = 0;
 80217d0:	2200      	movs	r2, #0
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 80217d2:	f1b3 3fff 	cmp.w	r3, #4294967295
{
 80217d6:	b500      	push	{lr}
  dhcp->lease_used = 0;
 80217d8:	824a      	strh	r2, [r1, #18]
{
 80217da:	b083      	sub	sp, #12
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 80217dc:	d00e      	beq.n	80217fc <dhcp_bind+0x3c>
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 80217de:	331e      	adds	r3, #30
    if (timeout > 0xffff) {
 80217e0:	f5b3 1f70 	cmp.w	r3, #3932160	; 0x3c0000
 80217e4:	d258      	bcs.n	8021898 <dhcp_bind+0xd8>
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 80217e6:	f1a2 3277 	sub.w	r2, r2, #2004318071	; 0x77777777
    if (dhcp->t0_timeout == 0) {
 80217ea:	2b3b      	cmp	r3, #59	; 0x3b
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 80217ec:	fba2 c203 	umull	ip, r2, r2, r3
    dhcp->t0_timeout = (u16_t)timeout;
 80217f0:	f3c2 124f 	ubfx	r2, r2, #5, #16
    if (dhcp->t0_timeout == 0) {
 80217f4:	f200 8083 	bhi.w	80218fe <dhcp_bind+0x13e>
      dhcp->t0_timeout = 1;
 80217f8:	2301      	movs	r3, #1
 80217fa:	828b      	strh	r3, [r1, #20]
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 80217fc:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80217fe:	1c5a      	adds	r2, r3, #1
 8021800:	d050      	beq.n	80218a4 <dhcp_bind+0xe4>
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8021802:	331e      	adds	r3, #30
    if (timeout > 0xffff) {
 8021804:	f5b3 1f70 	cmp.w	r3, #3932160	; 0x3c0000
 8021808:	d241      	bcs.n	802188e <dhcp_bind+0xce>
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 802180a:	4a40      	ldr	r2, [pc, #256]	; (802190c <dhcp_bind+0x14c>)
    if (dhcp->t1_timeout == 0) {
 802180c:	2b3b      	cmp	r3, #59	; 0x3b
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 802180e:	fba2 2c03 	umull	r2, ip, r2, r3
    dhcp->t1_timeout = (u16_t)timeout;
 8021812:	f3cc 1c4f 	ubfx	ip, ip, #5, #16
    if (dhcp->t1_timeout == 0) {
 8021816:	d874      	bhi.n	8021902 <dhcp_bind+0x142>
      dhcp->t1_timeout = 1;
 8021818:	2301      	movs	r3, #1
 802181a:	469c      	mov	ip, r3
 802181c:	814b      	strh	r3, [r1, #10]
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 802181e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
    dhcp->t1_renew_time = dhcp->t1_timeout;
 8021820:	f8a1 c00e 	strh.w	ip, [r1, #14]
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 8021824:	1c53      	adds	r3, r2, #1
 8021826:	d042      	beq.n	80218ae <dhcp_bind+0xee>
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8021828:	321e      	adds	r2, #30
    if (timeout > 0xffff) {
 802182a:	f5b2 1f70 	cmp.w	r2, #3932160	; 0x3c0000
 802182e:	d24b      	bcs.n	80218c8 <dhcp_bind+0x108>
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8021830:	4b36      	ldr	r3, [pc, #216]	; (802190c <dhcp_bind+0x14c>)
    if (dhcp->t2_timeout == 0) {
 8021832:	2a3b      	cmp	r2, #59	; 0x3b
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8021834:	fba3 e302 	umull	lr, r3, r3, r2
    dhcp->t2_timeout = (u16_t)timeout;
 8021838:	f3c3 134f 	ubfx	r3, r3, #5, #16
    if (dhcp->t2_timeout == 0) {
 802183c:	d864      	bhi.n	8021908 <dhcp_bind+0x148>
      dhcp->t2_timeout = 1;
 802183e:	2201      	movs	r2, #1
 8021840:	4613      	mov	r3, r2
 8021842:	818a      	strh	r2, [r1, #12]
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 8021844:	2201      	movs	r2, #1
 8021846:	820b      	strh	r3, [r1, #16]
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 8021848:	459c      	cmp	ip, r3
 802184a:	d302      	bcc.n	8021852 <dhcp_bind+0x92>
 802184c:	b10a      	cbz	r2, 8021852 <dhcp_bind+0x92>
    dhcp->t1_timeout = 0;
 802184e:	2300      	movs	r3, #0
 8021850:	814b      	strh	r3, [r1, #10]
  if (dhcp->subnet_mask_given) {
 8021852:	79cb      	ldrb	r3, [r1, #7]
 8021854:	2b00      	cmp	r3, #0
 8021856:	d02f      	beq.n	80218b8 <dhcp_bind+0xf8>
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 8021858:	6a0b      	ldr	r3, [r1, #32]
 802185a:	9300      	str	r3, [sp, #0]
  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 802185c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 802185e:	9301      	str	r3, [sp, #4]
  if (ip4_addr_isany_val(gw_addr)) {
 8021860:	b92b      	cbnz	r3, 802186e <dhcp_bind+0xae>
    ip4_addr_get_network(&gw_addr, &dhcp->offered_ip_addr, &sn_mask);
 8021862:	69cb      	ldr	r3, [r1, #28]
 8021864:	9a00      	ldr	r2, [sp, #0]
 8021866:	4013      	ands	r3, r2
    ip4_addr_set_u32(&gw_addr, ip4_addr_get_u32(&gw_addr) | PP_HTONL(0x00000001UL));
 8021868:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 802186c:	9301      	str	r3, [sp, #4]
  if (new_state != dhcp->state) {
 802186e:	794b      	ldrb	r3, [r1, #5]
 8021870:	2b0a      	cmp	r3, #10
 8021872:	d004      	beq.n	802187e <dhcp_bind+0xbe>
    dhcp->tries = 0;
 8021874:	2300      	movs	r3, #0
    dhcp->state = new_state;
 8021876:	220a      	movs	r2, #10
    dhcp->tries = 0;
 8021878:	718b      	strb	r3, [r1, #6]
    dhcp->state = new_state;
 802187a:	714a      	strb	r2, [r1, #5]
    dhcp->request_timeout = 0;
 802187c:	810b      	strh	r3, [r1, #8]
  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 802187e:	ab01      	add	r3, sp, #4
 8021880:	466a      	mov	r2, sp
 8021882:	311c      	adds	r1, #28
 8021884:	f7fa f982 	bl	801bb8c <netif_set_addr>
}
 8021888:	b003      	add	sp, #12
 802188a:	f85d fb04 	ldr.w	pc, [sp], #4
    dhcp->t1_timeout = (u16_t)timeout;
 802188e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8021892:	469c      	mov	ip, r3
 8021894:	814b      	strh	r3, [r1, #10]
    if (dhcp->t1_timeout == 0) {
 8021896:	e7c2      	b.n	802181e <dhcp_bind+0x5e>
    dhcp->t0_timeout = (u16_t)timeout;
 8021898:	f64f 73ff 	movw	r3, #65535	; 0xffff
 802189c:	828b      	strh	r3, [r1, #20]
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 802189e:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80218a0:	1c5a      	adds	r2, r3, #1
 80218a2:	d1ae      	bne.n	8021802 <dhcp_bind+0x42>
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 80218a4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 80218a6:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 80218aa:	1c53      	adds	r3, r2, #1
 80218ac:	d1bc      	bne.n	8021828 <dhcp_bind+0x68>
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 80218ae:	898b      	ldrh	r3, [r1, #12]
 80218b0:	1e1a      	subs	r2, r3, #0
 80218b2:	bf18      	it	ne
 80218b4:	2201      	movne	r2, #1
 80218b6:	e7c7      	b.n	8021848 <dhcp_bind+0x88>
    if (first_octet <= 127) {
 80218b8:	f991 301c 	ldrsb.w	r3, [r1, #28]
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 80218bc:	7f0a      	ldrb	r2, [r1, #28]
    if (first_octet <= 127) {
 80218be:	2b00      	cmp	r3, #0
 80218c0:	db07      	blt.n	80218d2 <dhcp_bind+0x112>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 80218c2:	23ff      	movs	r3, #255	; 0xff
 80218c4:	9300      	str	r3, [sp, #0]
 80218c6:	e7c9      	b.n	802185c <dhcp_bind+0x9c>
    dhcp->t2_timeout = (u16_t)timeout;
 80218c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80218cc:	4613      	mov	r3, r2
 80218ce:	818a      	strh	r2, [r1, #12]
    if (dhcp->t2_timeout == 0) {
 80218d0:	e7b8      	b.n	8021844 <dhcp_bind+0x84>
    } else if (first_octet >= 192) {
 80218d2:	2abf      	cmp	r2, #191	; 0xbf
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 80218d4:	bf8c      	ite	hi
 80218d6:	f06f 437f 	mvnhi.w	r3, #4278190080	; 0xff000000
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 80218da:	f64f 73ff 	movwls	r3, #65535	; 0xffff
 80218de:	9300      	str	r3, [sp, #0]
 80218e0:	e7bc      	b.n	802185c <dhcp_bind+0x9c>
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 80218e2:	4b0b      	ldr	r3, [pc, #44]	; (8021910 <dhcp_bind+0x150>)
 80218e4:	f240 4215 	movw	r2, #1045	; 0x415
 80218e8:	490a      	ldr	r1, [pc, #40]	; (8021914 <dhcp_bind+0x154>)
 80218ea:	480b      	ldr	r0, [pc, #44]	; (8021918 <dhcp_bind+0x158>)
 80218ec:	f004 beb2 	b.w	8026654 <iprintf>
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 80218f0:	4b07      	ldr	r3, [pc, #28]	; (8021910 <dhcp_bind+0x150>)
 80218f2:	f240 4217 	movw	r2, #1047	; 0x417
 80218f6:	4909      	ldr	r1, [pc, #36]	; (802191c <dhcp_bind+0x15c>)
 80218f8:	4807      	ldr	r0, [pc, #28]	; (8021918 <dhcp_bind+0x158>)
 80218fa:	f004 beab 	b.w	8026654 <iprintf>
    dhcp->t0_timeout = (u16_t)timeout;
 80218fe:	828a      	strh	r2, [r1, #20]
 8021900:	e77c      	b.n	80217fc <dhcp_bind+0x3c>
    dhcp->t1_timeout = (u16_t)timeout;
 8021902:	f8a1 c00a 	strh.w	ip, [r1, #10]
 8021906:	e78a      	b.n	802181e <dhcp_bind+0x5e>
    dhcp->t2_timeout = (u16_t)timeout;
 8021908:	818b      	strh	r3, [r1, #12]
 802190a:	e79b      	b.n	8021844 <dhcp_bind+0x84>
 802190c:	88888889 	.word	0x88888889
 8021910:	08046b30 	.word	0x08046b30
 8021914:	08046ba4 	.word	0x08046ba4
 8021918:	0802b34c 	.word	0x0802b34c
 802191c:	08046bc0 	.word	0x08046bc0

08021920 <dhcp_inc_pcb_refcount>:
{
 8021920:	b538      	push	{r3, r4, r5, lr}
  if (dhcp_pcb_refcount == 0) {
 8021922:	4c15      	ldr	r4, [pc, #84]	; (8021978 <dhcp_inc_pcb_refcount+0x58>)
 8021924:	7823      	ldrb	r3, [r4, #0]
 8021926:	b9fb      	cbnz	r3, 8021968 <dhcp_inc_pcb_refcount+0x48>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 8021928:	4d14      	ldr	r5, [pc, #80]	; (802197c <dhcp_inc_pcb_refcount+0x5c>)
 802192a:	682b      	ldr	r3, [r5, #0]
 802192c:	b12b      	cbz	r3, 802193a <dhcp_inc_pcb_refcount+0x1a>
 802192e:	4b14      	ldr	r3, [pc, #80]	; (8021980 <dhcp_inc_pcb_refcount+0x60>)
 8021930:	22e5      	movs	r2, #229	; 0xe5
 8021932:	4914      	ldr	r1, [pc, #80]	; (8021984 <dhcp_inc_pcb_refcount+0x64>)
 8021934:	4814      	ldr	r0, [pc, #80]	; (8021988 <dhcp_inc_pcb_refcount+0x68>)
 8021936:	f004 fe8d 	bl	8026654 <iprintf>
    dhcp_pcb = udp_new();
 802193a:	f7ff fec1 	bl	80216c0 <udp_new>
 802193e:	6028      	str	r0, [r5, #0]
    if (dhcp_pcb == NULL) {
 8021940:	b1b0      	cbz	r0, 8021970 <dhcp_inc_pcb_refcount+0x50>
    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 8021942:	7a42      	ldrb	r2, [r0, #9]
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 8021944:	4911      	ldr	r1, [pc, #68]	; (802198c <dhcp_inc_pcb_refcount+0x6c>)
    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 8021946:	f042 0220 	orr.w	r2, r2, #32
 802194a:	7242      	strb	r2, [r0, #9]
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 802194c:	2244      	movs	r2, #68	; 0x44
 802194e:	f7ff fc67 	bl	8021220 <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_SERVER);
 8021952:	2243      	movs	r2, #67	; 0x43
 8021954:	490d      	ldr	r1, [pc, #52]	; (802198c <dhcp_inc_pcb_refcount+0x6c>)
 8021956:	6828      	ldr	r0, [r5, #0]
 8021958:	f7ff fe30 	bl	80215bc <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 802195c:	2200      	movs	r2, #0
 802195e:	490c      	ldr	r1, [pc, #48]	; (8021990 <dhcp_inc_pcb_refcount+0x70>)
 8021960:	6828      	ldr	r0, [r5, #0]
 8021962:	f7ff fe71 	bl	8021648 <udp_recv>
  dhcp_pcb_refcount++;
 8021966:	7823      	ldrb	r3, [r4, #0]
 8021968:	3301      	adds	r3, #1
  return ERR_OK;
 802196a:	2000      	movs	r0, #0
  dhcp_pcb_refcount++;
 802196c:	7023      	strb	r3, [r4, #0]
}
 802196e:	bd38      	pop	{r3, r4, r5, pc}
      return ERR_MEM;
 8021970:	f04f 30ff 	mov.w	r0, #4294967295
}
 8021974:	bd38      	pop	{r3, r4, r5, pc}
 8021976:	bf00      	nop
 8021978:	2002e504 	.word	0x2002e504
 802197c:	2002e500 	.word	0x2002e500
 8021980:	08046b30 	.word	0x08046b30
 8021984:	08046bd8 	.word	0x08046bd8
 8021988:	0802b34c 	.word	0x0802b34c
 802198c:	080471e4 	.word	0x080471e4
 8021990:	08022239 	.word	0x08022239

08021994 <dhcp_dec_pcb_refcount>:
{
 8021994:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 8021996:	4d0b      	ldr	r5, [pc, #44]	; (80219c4 <dhcp_dec_pcb_refcount+0x30>)
 8021998:	782c      	ldrb	r4, [r5, #0]
 802199a:	b154      	cbz	r4, 80219b2 <dhcp_dec_pcb_refcount+0x1e>
  dhcp_pcb_refcount--;
 802199c:	3c01      	subs	r4, #1
 802199e:	b2e4      	uxtb	r4, r4
 80219a0:	702c      	strb	r4, [r5, #0]
  if (dhcp_pcb_refcount == 0) {
 80219a2:	b104      	cbz	r4, 80219a6 <dhcp_dec_pcb_refcount+0x12>
}
 80219a4:	bd38      	pop	{r3, r4, r5, pc}
    udp_remove(dhcp_pcb);
 80219a6:	4d08      	ldr	r5, [pc, #32]	; (80219c8 <dhcp_dec_pcb_refcount+0x34>)
 80219a8:	6828      	ldr	r0, [r5, #0]
 80219aa:	f7ff fe5f 	bl	802166c <udp_remove>
    dhcp_pcb = NULL;
 80219ae:	602c      	str	r4, [r5, #0]
}
 80219b0:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 80219b2:	4b06      	ldr	r3, [pc, #24]	; (80219cc <dhcp_dec_pcb_refcount+0x38>)
 80219b4:	22ff      	movs	r2, #255	; 0xff
 80219b6:	4906      	ldr	r1, [pc, #24]	; (80219d0 <dhcp_dec_pcb_refcount+0x3c>)
 80219b8:	4806      	ldr	r0, [pc, #24]	; (80219d4 <dhcp_dec_pcb_refcount+0x40>)
 80219ba:	f004 fe4b 	bl	8026654 <iprintf>
  dhcp_pcb_refcount--;
 80219be:	782c      	ldrb	r4, [r5, #0]
 80219c0:	e7ec      	b.n	802199c <dhcp_dec_pcb_refcount+0x8>
 80219c2:	bf00      	nop
 80219c4:	2002e504 	.word	0x2002e504
 80219c8:	2002e500 	.word	0x2002e500
 80219cc:	08046b30 	.word	0x08046b30
 80219d0:	08046c00 	.word	0x08046c00
 80219d4:	0802b34c 	.word	0x0802b34c

080219d8 <dhcp_handle_ack.isra.0>:
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
 80219d8:	b530      	push	{r4, r5, lr}
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 80219da:	4d29      	ldr	r5, [pc, #164]	; (8021a80 <dhcp_handle_ack.isra.0+0xa8>)
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 80219dc:	2300      	movs	r3, #0
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
 80219de:	b083      	sub	sp, #12
 80219e0:	4604      	mov	r4, r0
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 80219e2:	78ea      	ldrb	r2, [r5, #3]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 80219e4:	e9c0 3308 	strd	r3, r3, [r0, #32]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 80219e8:	b112      	cbz	r2, 80219f0 <dhcp_handle_ack.isra.0+0x18>
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 80219ea:	4b26      	ldr	r3, [pc, #152]	; (8021a84 <dhcp_handle_ack.isra.0+0xac>)
 80219ec:	68db      	ldr	r3, [r3, #12]
 80219ee:	6283      	str	r3, [r0, #40]	; 0x28
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 80219f0:	792b      	ldrb	r3, [r5, #4]
 80219f2:	2b00      	cmp	r3, #0
 80219f4:	d041      	beq.n	8021a7a <dhcp_handle_ack.isra.0+0xa2>
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 80219f6:	4b23      	ldr	r3, [pc, #140]	; (8021a84 <dhcp_handle_ack.isra.0+0xac>)
 80219f8:	691b      	ldr	r3, [r3, #16]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 80219fa:	796a      	ldrb	r2, [r5, #5]
 80219fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80219fe:	b312      	cbz	r2, 8021a46 <dhcp_handle_ack.isra.0+0x6e>
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 8021a00:	4b20      	ldr	r3, [pc, #128]	; (8021a84 <dhcp_handle_ack.isra.0+0xac>)
 8021a02:	695b      	ldr	r3, [r3, #20]
 8021a04:	6323      	str	r3, [r4, #48]	; 0x30
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 8021a06:	79ab      	ldrb	r3, [r5, #6]
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 8021a08:	690a      	ldr	r2, [r1, #16]
 8021a0a:	61e2      	str	r2, [r4, #28]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 8021a0c:	bb2b      	cbnz	r3, 8021a5a <dhcp_handle_ack.isra.0+0x82>
    dhcp->subnet_mask_given = 0;
 8021a0e:	71e3      	strb	r3, [r4, #7]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 8021a10:	79eb      	ldrb	r3, [r5, #7]
 8021a12:	2b00      	cmp	r3, #0
 8021a14:	d12b      	bne.n	8021a6e <dhcp_handle_ack.isra.0+0x96>
  for (n = 0; (n < LWIP_DHCP_PROVIDE_DNS_SERVERS) && dhcp_option_given(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n); n++) {
 8021a16:	7a2b      	ldrb	r3, [r5, #8]
 8021a18:	b19b      	cbz	r3, 8021a42 <dhcp_handle_ack.isra.0+0x6a>
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 8021a1a:	4c1a      	ldr	r4, [pc, #104]	; (8021a84 <dhcp_handle_ack.isra.0+0xac>)
 8021a1c:	6a20      	ldr	r0, [r4, #32]
 8021a1e:	f7f8 fd17 	bl	801a450 <lwip_htonl>
    dns_setserver(n, &dns_addr);
 8021a22:	a901      	add	r1, sp, #4
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 8021a24:	9001      	str	r0, [sp, #4]
    dns_setserver(n, &dns_addr);
 8021a26:	2000      	movs	r0, #0
 8021a28:	f7f9 f8b8 	bl	801ab9c <dns_setserver>
  for (n = 0; (n < LWIP_DHCP_PROVIDE_DNS_SERVERS) && dhcp_option_given(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n); n++) {
 8021a2c:	7a6b      	ldrb	r3, [r5, #9]
 8021a2e:	b143      	cbz	r3, 8021a42 <dhcp_handle_ack.isra.0+0x6a>
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 8021a30:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8021a32:	f7f8 fd0d 	bl	801a450 <lwip_htonl>
 8021a36:	4603      	mov	r3, r0
    dns_setserver(n, &dns_addr);
 8021a38:	a901      	add	r1, sp, #4
 8021a3a:	2001      	movs	r0, #1
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 8021a3c:	9301      	str	r3, [sp, #4]
    dns_setserver(n, &dns_addr);
 8021a3e:	f7f9 f8ad 	bl	801ab9c <dns_setserver>
}
 8021a42:	b003      	add	sp, #12
 8021a44:	bd30      	pop	{r4, r5, pc}
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 8021a46:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8021a48:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8021a4c:	08db      	lsrs	r3, r3, #3
 8021a4e:	6323      	str	r3, [r4, #48]	; 0x30
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 8021a50:	79ab      	ldrb	r3, [r5, #6]
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 8021a52:	690a      	ldr	r2, [r1, #16]
 8021a54:	61e2      	str	r2, [r4, #28]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 8021a56:	2b00      	cmp	r3, #0
 8021a58:	d0d9      	beq.n	8021a0e <dhcp_handle_ack.isra.0+0x36>
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 8021a5a:	4b0a      	ldr	r3, [pc, #40]	; (8021a84 <dhcp_handle_ack.isra.0+0xac>)
 8021a5c:	6998      	ldr	r0, [r3, #24]
 8021a5e:	f7f8 fcf7 	bl	801a450 <lwip_htonl>
    dhcp->subnet_mask_given = 1;
 8021a62:	2301      	movs	r3, #1
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 8021a64:	6220      	str	r0, [r4, #32]
    dhcp->subnet_mask_given = 1;
 8021a66:	71e3      	strb	r3, [r4, #7]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 8021a68:	79eb      	ldrb	r3, [r5, #7]
 8021a6a:	2b00      	cmp	r3, #0
 8021a6c:	d0d3      	beq.n	8021a16 <dhcp_handle_ack.isra.0+0x3e>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 8021a6e:	4b05      	ldr	r3, [pc, #20]	; (8021a84 <dhcp_handle_ack.isra.0+0xac>)
 8021a70:	69d8      	ldr	r0, [r3, #28]
 8021a72:	f7f8 fced 	bl	801a450 <lwip_htonl>
 8021a76:	6260      	str	r0, [r4, #36]	; 0x24
 8021a78:	e7cd      	b.n	8021a16 <dhcp_handle_ack.isra.0+0x3e>
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 8021a7a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8021a7c:	085b      	lsrs	r3, r3, #1
 8021a7e:	e7bc      	b.n	80219fa <dhcp_handle_ack.isra.0+0x22>
 8021a80:	2002e508 	.word	0x2002e508
 8021a84:	2002e514 	.word	0x2002e514

08021a88 <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static struct pbuf *
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type, u16_t *options_out_len)
{
 8021a88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 8021a8c:	4681      	mov	r9, r0
 8021a8e:	2800      	cmp	r0, #0
 8021a90:	f000 8097 	beq.w	8021bc2 <dhcp_create_msg+0x13a>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 8021a94:	460c      	mov	r4, r1
 8021a96:	2900      	cmp	r1, #0
 8021a98:	f000 808a 	beq.w	8021bb0 <dhcp_create_msg+0x128>
  p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 8021a9c:	4616      	mov	r6, r2
 8021a9e:	f44f 719a 	mov.w	r1, #308	; 0x134
 8021aa2:	f44f 7220 	mov.w	r2, #640	; 0x280
 8021aa6:	2036      	movs	r0, #54	; 0x36
 8021aa8:	461f      	mov	r7, r3
 8021aaa:	f7fa fb37 	bl	801c11c <pbuf_alloc>
  if (p_out == NULL) {
 8021aae:	4605      	mov	r5, r0
 8021ab0:	2800      	cmp	r0, #0
 8021ab2:	d049      	beq.n	8021b48 <dhcp_create_msg+0xc0>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_create_msg(): could not allocate pbuf\n"));
    return NULL;
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 8021ab4:	8943      	ldrh	r3, [r0, #10]
 8021ab6:	f5b3 7f9a 	cmp.w	r3, #308	; 0x134
 8021aba:	d371      	bcc.n	8021ba0 <dhcp_create_msg+0x118>
              (p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 8021abc:	2e03      	cmp	r6, #3
 8021abe:	d051      	beq.n	8021b64 <dhcp_create_msg+0xdc>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 8021ac0:	79a3      	ldrb	r3, [r4, #6]
 8021ac2:	2b00      	cmp	r3, #0
 8021ac4:	d043      	beq.n	8021b4e <dhcp_create_msg+0xc6>
      xid = LWIP_RAND();
#else /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
      xid++;
#endif /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
    }
    dhcp->xid = xid;
 8021ac6:	4b43      	ldr	r3, [pc, #268]	; (8021bd4 <dhcp_create_msg+0x14c>)
 8021ac8:	6818      	ldr	r0, [r3, #0]
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  msg_out = (struct dhcp_msg *)p_out->payload;
 8021aca:	f8d5 8004 	ldr.w	r8, [r5, #4]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 8021ace:	f44f 729a 	mov.w	r2, #308	; 0x134
 8021ad2:	2100      	movs	r1, #0
    dhcp->xid = xid;
 8021ad4:	6020      	str	r0, [r4, #0]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 8021ad6:	4640      	mov	r0, r8
 8021ad8:	f003 fe1e 	bl	8025718 <memset>

  msg_out->op = DHCP_BOOTREQUEST;
 8021adc:	2301      	movs	r3, #1
 8021ade:	f888 3000 	strb.w	r3, [r8]
  /* @todo: make link layer independent */
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 8021ae2:	f888 3001 	strb.w	r3, [r8, #1]
  msg_out->hlen = netif->hwaddr_len;
 8021ae6:	f899 3034 	ldrb.w	r3, [r9, #52]	; 0x34
 8021aea:	f888 3002 	strb.w	r3, [r8, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 8021aee:	6820      	ldr	r0, [r4, #0]
 8021af0:	f7f8 fcae 	bl	801a450 <lwip_htonl>
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 8021af4:	2e04      	cmp	r6, #4
  msg_out->xid = lwip_htonl(dhcp->xid);
 8021af6:	f8c8 0004 	str.w	r0, [r8, #4]
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 8021afa:	d12d      	bne.n	8021b58 <dhcp_create_msg+0xd0>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
    ip4_addr_copy(msg_out->ciaddr, *netif_ip4_addr(netif));
 8021afc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8021b00:	f8c8 300c 	str.w	r3, [r8, #12]
  }
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8021b04:	f109 012e 	add.w	r1, r9, #46	; 0x2e
 8021b08:	f109 0434 	add.w	r4, r9, #52	; 0x34
 8021b0c:	f108 0c1c 	add.w	ip, r8, #28
    /* copy netif hardware address (padded with zeroes through memset already) */
    msg_out->chaddr[i] = netif->hwaddr[i];
 8021b10:	f811 eb01 	ldrb.w	lr, [r1], #1
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8021b14:	428c      	cmp	r4, r1
    msg_out->chaddr[i] = netif->hwaddr[i];
 8021b16:	f80c eb01 	strb.w	lr, [ip], #1
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8021b1a:	d1f9      	bne.n	8021b10 <dhcp_create_msg+0x88>
  }
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 8021b1c:	2363      	movs	r3, #99	; 0x63
 8021b1e:	f06f 027d 	mvn.w	r2, #125	; 0x7d
  options[options_out_len++] = value;
 8021b22:	f888 60f2 	strb.w	r6, [r8, #242]	; 0xf2
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 8021b26:	f888 30ec 	strb.w	r3, [r8, #236]	; 0xec
 8021b2a:	f888 30ef 	strb.w	r3, [r8, #239]	; 0xef
  options[options_out_len++] = option_type;
 8021b2e:	2335      	movs	r3, #53	; 0x35
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 8021b30:	f888 20ed 	strb.w	r2, [r8, #237]	; 0xed
 8021b34:	2253      	movs	r2, #83	; 0x53
  options[options_out_len++] = option_type;
 8021b36:	f888 30f0 	strb.w	r3, [r8, #240]	; 0xf0
  options[options_out_len++] = option_len;
 8021b3a:	2301      	movs	r3, #1
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 8021b3c:	f888 20ee 	strb.w	r2, [r8, #238]	; 0xee
  options[options_out_len++] = option_len;
 8021b40:	f888 30f1 	strb.w	r3, [r8, #241]	; 0xf1
  /* Add option MESSAGE_TYPE */
  options_out_len_loc = dhcp_option(0, msg_out->options, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
  options_out_len_loc = dhcp_option_byte(options_out_len_loc, msg_out->options, message_type);
  if (options_out_len) {
    *options_out_len = options_out_len_loc;
 8021b44:	2303      	movs	r3, #3
 8021b46:	803b      	strh	r3, [r7, #0]
  }
  return p_out;
}
 8021b48:	4628      	mov	r0, r5
 8021b4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      xid = LWIP_RAND();
 8021b4e:	f004 fe25 	bl	802679c <rand>
 8021b52:	4b20      	ldr	r3, [pc, #128]	; (8021bd4 <dhcp_create_msg+0x14c>)
 8021b54:	6018      	str	r0, [r3, #0]
 8021b56:	e7b8      	b.n	8021aca <dhcp_create_msg+0x42>
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 8021b58:	1ff3      	subs	r3, r6, #7
 8021b5a:	2b01      	cmp	r3, #1
 8021b5c:	d9ce      	bls.n	8021afc <dhcp_create_msg+0x74>
 8021b5e:	2e03      	cmp	r6, #3
 8021b60:	d1d0      	bne.n	8021b04 <dhcp_create_msg+0x7c>
 8021b62:	e018      	b.n	8021b96 <dhcp_create_msg+0x10e>
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 8021b64:	7963      	ldrb	r3, [r4, #5]
 8021b66:	2b03      	cmp	r3, #3
 8021b68:	d0aa      	beq.n	8021ac0 <dhcp_create_msg+0x38>
  msg_out = (struct dhcp_msg *)p_out->payload;
 8021b6a:	f8d5 8004 	ldr.w	r8, [r5, #4]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 8021b6e:	f44f 729a 	mov.w	r2, #308	; 0x134
 8021b72:	2100      	movs	r1, #0
 8021b74:	4640      	mov	r0, r8
 8021b76:	f003 fdcf 	bl	8025718 <memset>
  msg_out->op = DHCP_BOOTREQUEST;
 8021b7a:	2301      	movs	r3, #1
 8021b7c:	f888 3000 	strb.w	r3, [r8]
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 8021b80:	f888 3001 	strb.w	r3, [r8, #1]
  msg_out->hlen = netif->hwaddr_len;
 8021b84:	f899 3034 	ldrb.w	r3, [r9, #52]	; 0x34
 8021b88:	f888 3002 	strb.w	r3, [r8, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 8021b8c:	6820      	ldr	r0, [r4, #0]
 8021b8e:	f7f8 fc5f 	bl	801a450 <lwip_htonl>
 8021b92:	f8c8 0004 	str.w	r0, [r8, #4]
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 8021b96:	7963      	ldrb	r3, [r4, #5]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 8021b98:	3b04      	subs	r3, #4
 8021b9a:	2b01      	cmp	r3, #1
 8021b9c:	d8b2      	bhi.n	8021b04 <dhcp_create_msg+0x7c>
 8021b9e:	e7ad      	b.n	8021afc <dhcp_create_msg+0x74>
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 8021ba0:	4b0d      	ldr	r3, [pc, #52]	; (8021bd8 <dhcp_create_msg+0x150>)
 8021ba2:	f240 7271 	movw	r2, #1905	; 0x771
 8021ba6:	490d      	ldr	r1, [pc, #52]	; (8021bdc <dhcp_create_msg+0x154>)
 8021ba8:	480d      	ldr	r0, [pc, #52]	; (8021be0 <dhcp_create_msg+0x158>)
 8021baa:	f004 fd53 	bl	8026654 <iprintf>
 8021bae:	e785      	b.n	8021abc <dhcp_create_msg+0x34>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 8021bb0:	4b09      	ldr	r3, [pc, #36]	; (8021bd8 <dhcp_create_msg+0x150>)
 8021bb2:	f240 726a 	movw	r2, #1898	; 0x76a
 8021bb6:	490b      	ldr	r1, [pc, #44]	; (8021be4 <dhcp_create_msg+0x15c>)
 8021bb8:	4625      	mov	r5, r4
 8021bba:	4809      	ldr	r0, [pc, #36]	; (8021be0 <dhcp_create_msg+0x158>)
 8021bbc:	f004 fd4a 	bl	8026654 <iprintf>
 8021bc0:	e7c2      	b.n	8021b48 <dhcp_create_msg+0xc0>
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 8021bc2:	4b05      	ldr	r3, [pc, #20]	; (8021bd8 <dhcp_create_msg+0x150>)
 8021bc4:	f240 7269 	movw	r2, #1897	; 0x769
 8021bc8:	4907      	ldr	r1, [pc, #28]	; (8021be8 <dhcp_create_msg+0x160>)
 8021bca:	464d      	mov	r5, r9
 8021bcc:	4804      	ldr	r0, [pc, #16]	; (8021be0 <dhcp_create_msg+0x158>)
 8021bce:	f004 fd41 	bl	8026654 <iprintf>
 8021bd2:	e7b9      	b.n	8021b48 <dhcp_create_msg+0xc0>
 8021bd4:	2002e53c 	.word	0x2002e53c
 8021bd8:	08046b30 	.word	0x08046b30
 8021bdc:	08046c64 	.word	0x08046c64
 8021be0:	0802b34c 	.word	0x0802b34c
 8021be4:	08046c44 	.word	0x08046c44
 8021be8:	08046c24 	.word	0x08046c24

08021bec <dhcp_reboot.isra.0>:
dhcp_reboot(struct netif *netif)
 8021bec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8021bf0:	f8d0 a028 	ldr.w	sl, [r0, #40]	; 0x28
dhcp_reboot(struct netif *netif)
 8021bf4:	b087      	sub	sp, #28
 8021bf6:	4681      	mov	r9, r0
  if (new_state != dhcp->state) {
 8021bf8:	f89a 3005 	ldrb.w	r3, [sl, #5]
 8021bfc:	2b03      	cmp	r3, #3
 8021bfe:	d007      	beq.n	8021c10 <dhcp_reboot.isra.0+0x24>
    dhcp->tries = 0;
 8021c00:	2300      	movs	r3, #0
    dhcp->state = new_state;
 8021c02:	2203      	movs	r2, #3
    dhcp->tries = 0;
 8021c04:	f88a 3006 	strb.w	r3, [sl, #6]
    dhcp->state = new_state;
 8021c08:	f88a 2005 	strb.w	r2, [sl, #5]
    dhcp->request_timeout = 0;
 8021c0c:	f8aa 3008 	strh.w	r3, [sl, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8021c10:	f10d 0316 	add.w	r3, sp, #22
 8021c14:	2203      	movs	r2, #3
 8021c16:	4651      	mov	r1, sl
 8021c18:	4648      	mov	r0, r9
 8021c1a:	f7ff ff35 	bl	8021a88 <dhcp_create_msg>
  if (p_out != NULL) {
 8021c1e:	4607      	mov	r7, r0
 8021c20:	2800      	cmp	r0, #0
 8021c22:	f000 808d 	beq.w	8021d40 <dhcp_reboot.isra.0+0x154>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8021c26:	f8bd 4016 	ldrh.w	r4, [sp, #22]
 8021c2a:	6846      	ldr	r6, [r0, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021c2c:	f104 0804 	add.w	r8, r4, #4
 8021c30:	1ca5      	adds	r5, r4, #2
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8021c32:	36f0      	adds	r6, #240	; 0xf0
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021c34:	f1b8 0f44 	cmp.w	r8, #68	; 0x44
 8021c38:	f200 80a3 	bhi.w	8021d82 <dhcp_reboot.isra.0+0x196>
  options[options_out_len++] = option_type;
 8021c3c:	2239      	movs	r2, #57	; 0x39
 8021c3e:	1c63      	adds	r3, r4, #1
 8021c40:	fa1f fb85 	uxth.w	fp, r5
 8021c44:	5532      	strb	r2, [r6, r4]
  options[options_out_len++] = option_len;
 8021c46:	b29b      	uxth	r3, r3
 8021c48:	2202      	movs	r2, #2
 8021c4a:	54f2      	strb	r2, [r6, r3]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8021c4c:	eb0b 0302 	add.w	r3, fp, r2
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8021c50:	f8ad 5016 	strh.w	r5, [sp, #22]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8021c54:	2b44      	cmp	r3, #68	; 0x44
 8021c56:	f200 80ac 	bhi.w	8021db2 <dhcp_reboot.isra.0+0x1c6>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8021c5a:	2202      	movs	r2, #2
 8021c5c:	1ce3      	adds	r3, r4, #3
 8021c5e:	fa1f f588 	uxth.w	r5, r8
 8021c62:	f806 200b 	strb.w	r2, [r6, fp]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8021c66:	b29b      	uxth	r3, r3
 8021c68:	2240      	movs	r2, #64	; 0x40
 8021c6a:	54f2      	strb	r2, [r6, r3]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021c6c:	1dab      	adds	r3, r5, #6
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 8021c6e:	f8ad 8016 	strh.w	r8, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021c72:	2b44      	cmp	r3, #68	; 0x44
 8021c74:	f200 8095 	bhi.w	8021da2 <dhcp_reboot.isra.0+0x1b6>
  options[options_out_len++] = option_type;
 8021c78:	1d63      	adds	r3, r4, #5
 8021c7a:	2232      	movs	r2, #50	; 0x32
  options[options_out_len++] = option_len;
 8021c7c:	3406      	adds	r4, #6
  options[options_out_len++] = option_type;
 8021c7e:	5572      	strb	r2, [r6, r5]
  options[options_out_len++] = option_len;
 8021c80:	b29b      	uxth	r3, r3
 8021c82:	2204      	movs	r2, #4
 8021c84:	b2a4      	uxth	r4, r4
 8021c86:	54f2      	strb	r2, [r6, r3]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8021c88:	f8da 001c 	ldr.w	r0, [sl, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8021c8c:	f8ad 4016 	strh.w	r4, [sp, #22]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8021c90:	f7f8 fbde 	bl	801a450 <lwip_htonl>
 8021c94:	4631      	mov	r1, r6
 8021c96:	4602      	mov	r2, r0
 8021c98:	4620      	mov	r0, r4
 8021c9a:	f7ff fd55 	bl	8021748 <dhcp_option_long>
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021c9e:	1d83      	adds	r3, r0, #6
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8021ca0:	4605      	mov	r5, r0
 8021ca2:	f8ad 0016 	strh.w	r0, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021ca6:	2b44      	cmp	r3, #68	; 0x44
 8021ca8:	9303      	str	r3, [sp, #12]
 8021caa:	d872      	bhi.n	8021d92 <dhcp_reboot.isra.0+0x1a6>
  options[options_out_len++] = option_len;
 8021cac:	1cac      	adds	r4, r5, #2
  options[options_out_len++] = option_type;
 8021cae:	2237      	movs	r2, #55	; 0x37
 8021cb0:	1c6b      	adds	r3, r5, #1
 8021cb2:	f8df 8134 	ldr.w	r8, [pc, #308]	; 8021de8 <dhcp_reboot.isra.0+0x1fc>
  options[options_out_len++] = option_len;
 8021cb6:	b2a4      	uxth	r4, r4
  options[options_out_len++] = option_type;
 8021cb8:	5572      	strb	r2, [r6, r5]
  options[options_out_len++] = option_len;
 8021cba:	b29b      	uxth	r3, r3
 8021cbc:	2204      	movs	r2, #4
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8021cbe:	2c43      	cmp	r4, #67	; 0x43
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8021cc0:	f04f 0b01 	mov.w	fp, #1
  options[options_out_len++] = option_len;
 8021cc4:	54f2      	strb	r2, [r6, r3]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8021cc6:	493f      	ldr	r1, [pc, #252]	; (8021dc4 <dhcp_reboot.isra.0+0x1d8>)
 8021cc8:	4b3f      	ldr	r3, [pc, #252]	; (8021dc8 <dhcp_reboot.isra.0+0x1dc>)
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8021cca:	f8ad 4016 	strh.w	r4, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8021cce:	d80c      	bhi.n	8021cea <dhcp_reboot.isra.0+0xfe>
  options[options_out_len++] = value;
 8021cd0:	1c62      	adds	r2, r4, #1
 8021cd2:	f806 b004 	strb.w	fp, [r6, r4]
 8021cd6:	b294      	uxth	r4, r2
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8021cd8:	4a3c      	ldr	r2, [pc, #240]	; (8021dcc <dhcp_reboot.isra.0+0x1e0>)
 8021cda:	4590      	cmp	r8, r2
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8021cdc:	f8ad 4016 	strh.w	r4, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8021ce0:	d00b      	beq.n	8021cfa <dhcp_reboot.isra.0+0x10e>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8021ce2:	2c43      	cmp	r4, #67	; 0x43
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8021ce4:	f818 bb01 	ldrb.w	fp, [r8], #1
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8021ce8:	d9f2      	bls.n	8021cd0 <dhcp_reboot.isra.0+0xe4>
 8021cea:	f240 52a6 	movw	r2, #1446	; 0x5a6
 8021cee:	4838      	ldr	r0, [pc, #224]	; (8021dd0 <dhcp_reboot.isra.0+0x1e4>)
 8021cf0:	f004 fcb0 	bl	8026654 <iprintf>
 8021cf4:	4b34      	ldr	r3, [pc, #208]	; (8021dc8 <dhcp_reboot.isra.0+0x1dc>)
 8021cf6:	4933      	ldr	r1, [pc, #204]	; (8021dc4 <dhcp_reboot.isra.0+0x1d8>)
 8021cf8:	e7ea      	b.n	8021cd0 <dhcp_reboot.isra.0+0xe4>
 * necessary, up to three padding bytes.
 */
static void
dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out)
{
  options[options_out_len++] = DHCP_OPTION_END;
 8021cfa:	1de8      	adds	r0, r5, #7
 8021cfc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8021d00:	22ff      	movs	r2, #255	; 0xff
 8021d02:	b280      	uxth	r0, r0
 8021d04:	54f2      	strb	r2, [r6, r3]
  /* packet is too small, or not 4 byte aligned? */
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8021d06:	2843      	cmp	r0, #67	; 0x43
 8021d08:	d808      	bhi.n	8021d1c <dhcp_reboot.isra.0+0x130>
         (options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    options[options_out_len++] = 0;
 8021d0a:	f1c5 053c 	rsb	r5, r5, #60	; 0x3c
 8021d0e:	4430      	add	r0, r6
 8021d10:	2100      	movs	r1, #0
 8021d12:	b2ad      	uxth	r5, r5
 8021d14:	1c6a      	adds	r2, r5, #1
 8021d16:	f003 fcff 	bl	8025718 <memset>
 8021d1a:	2044      	movs	r0, #68	; 0x44
  }
  /* shrink the pbuf to the actual content length */
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8021d1c:	f100 01f0 	add.w	r1, r0, #240	; 0xf0
 8021d20:	4638      	mov	r0, r7
 8021d22:	b289      	uxth	r1, r1
 8021d24:	f7fa fab4 	bl	801c290 <pbuf_realloc>
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8021d28:	482a      	ldr	r0, [pc, #168]	; (8021dd4 <dhcp_reboot.isra.0+0x1e8>)
 8021d2a:	2343      	movs	r3, #67	; 0x43
 8021d2c:	4a2a      	ldr	r2, [pc, #168]	; (8021dd8 <dhcp_reboot.isra.0+0x1ec>)
 8021d2e:	6800      	ldr	r0, [r0, #0]
 8021d30:	4639      	mov	r1, r7
 8021d32:	f8cd 9000 	str.w	r9, [sp]
 8021d36:	f7ff fba5 	bl	8021484 <udp_sendto_if>
    pbuf_free(p_out);
 8021d3a:	4638      	mov	r0, r7
 8021d3c:	f7fa fbc0 	bl	801c4c0 <pbuf_free>
  if (dhcp->tries < 255) {
 8021d40:	f89a 3006 	ldrb.w	r3, [sl, #6]
 8021d44:	2bff      	cmp	r3, #255	; 0xff
 8021d46:	d016      	beq.n	8021d76 <dhcp_reboot.isra.0+0x18a>
    dhcp->tries++;
 8021d48:	3301      	adds	r3, #1
 8021d4a:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8021d4c:	2b09      	cmp	r3, #9
    dhcp->tries++;
 8021d4e:	f88a 3006 	strb.w	r3, [sl, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8021d52:	d810      	bhi.n	8021d76 <dhcp_reboot.isra.0+0x18a>
 8021d54:	ebc3 1143 	rsb	r1, r3, r3, lsl #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8021d58:	4a20      	ldr	r2, [pc, #128]	; (8021ddc <dhcp_reboot.isra.0+0x1f0>)
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8021d5a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8021d5e:	00db      	lsls	r3, r3, #3
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8021d60:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8021d64:	b29b      	uxth	r3, r3
 8021d66:	fba2 2303 	umull	r2, r3, r2, r3
 8021d6a:	095b      	lsrs	r3, r3, #5
 8021d6c:	f8aa 3008 	strh.w	r3, [sl, #8]
}
 8021d70:	b007      	add	sp, #28
 8021d72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    options[options_out_len++] = 0;
 8021d76:	2314      	movs	r3, #20
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8021d78:	f8aa 3008 	strh.w	r3, [sl, #8]
}
 8021d7c:	b007      	add	sp, #28
 8021d7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021d82:	4b11      	ldr	r3, [pc, #68]	; (8021dc8 <dhcp_reboot.isra.0+0x1dc>)
 8021d84:	f240 529a 	movw	r2, #1434	; 0x59a
 8021d88:	4915      	ldr	r1, [pc, #84]	; (8021de0 <dhcp_reboot.isra.0+0x1f4>)
 8021d8a:	4811      	ldr	r0, [pc, #68]	; (8021dd0 <dhcp_reboot.isra.0+0x1e4>)
 8021d8c:	f004 fc62 	bl	8026654 <iprintf>
 8021d90:	e754      	b.n	8021c3c <dhcp_reboot.isra.0+0x50>
 8021d92:	4b0d      	ldr	r3, [pc, #52]	; (8021dc8 <dhcp_reboot.isra.0+0x1dc>)
 8021d94:	f240 529a 	movw	r2, #1434	; 0x59a
 8021d98:	4911      	ldr	r1, [pc, #68]	; (8021de0 <dhcp_reboot.isra.0+0x1f4>)
 8021d9a:	480d      	ldr	r0, [pc, #52]	; (8021dd0 <dhcp_reboot.isra.0+0x1e4>)
 8021d9c:	f004 fc5a 	bl	8026654 <iprintf>
 8021da0:	e784      	b.n	8021cac <dhcp_reboot.isra.0+0xc0>
 8021da2:	4b09      	ldr	r3, [pc, #36]	; (8021dc8 <dhcp_reboot.isra.0+0x1dc>)
 8021da4:	f240 529a 	movw	r2, #1434	; 0x59a
 8021da8:	490d      	ldr	r1, [pc, #52]	; (8021de0 <dhcp_reboot.isra.0+0x1f4>)
 8021daa:	4809      	ldr	r0, [pc, #36]	; (8021dd0 <dhcp_reboot.isra.0+0x1e4>)
 8021dac:	f004 fc52 	bl	8026654 <iprintf>
 8021db0:	e762      	b.n	8021c78 <dhcp_reboot.isra.0+0x8c>
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8021db2:	4b05      	ldr	r3, [pc, #20]	; (8021dc8 <dhcp_reboot.isra.0+0x1dc>)
 8021db4:	f240 52ae 	movw	r2, #1454	; 0x5ae
 8021db8:	490a      	ldr	r1, [pc, #40]	; (8021de4 <dhcp_reboot.isra.0+0x1f8>)
 8021dba:	4805      	ldr	r0, [pc, #20]	; (8021dd0 <dhcp_reboot.isra.0+0x1e4>)
 8021dbc:	f004 fc4a 	bl	8026654 <iprintf>
 8021dc0:	e74b      	b.n	8021c5a <dhcp_reboot.isra.0+0x6e>
 8021dc2:	bf00      	nop
 8021dc4:	08046d24 	.word	0x08046d24
 8021dc8:	08046b30 	.word	0x08046b30
 8021dcc:	08046eac 	.word	0x08046eac
 8021dd0:	0802b34c 	.word	0x0802b34c
 8021dd4:	2002e500 	.word	0x2002e500
 8021dd8:	080471e8 	.word	0x080471e8
 8021ddc:	10624dd3 	.word	0x10624dd3
 8021de0:	08046ca4 	.word	0x08046ca4
 8021de4:	08046ce8 	.word	0x08046ce8
 8021de8:	08046ea9 	.word	0x08046ea9

08021dec <dhcp_discover>:
{
 8021dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8021df0:	6a87      	ldr	r7, [r0, #40]	; 0x28
  ip4_addr_set_any(&dhcp->offered_ip_addr);
 8021df2:	2300      	movs	r3, #0
{
 8021df4:	b087      	sub	sp, #28
 8021df6:	4683      	mov	fp, r0
  if (new_state != dhcp->state) {
 8021df8:	797a      	ldrb	r2, [r7, #5]
  ip4_addr_set_any(&dhcp->offered_ip_addr);
 8021dfa:	61fb      	str	r3, [r7, #28]
  if (new_state != dhcp->state) {
 8021dfc:	2a06      	cmp	r2, #6
 8021dfe:	d003      	beq.n	8021e08 <dhcp_discover+0x1c>
    dhcp->state = new_state;
 8021e00:	2206      	movs	r2, #6
    dhcp->tries = 0;
 8021e02:	71bb      	strb	r3, [r7, #6]
    dhcp->request_timeout = 0;
 8021e04:	813b      	strh	r3, [r7, #8]
    dhcp->state = new_state;
 8021e06:	717a      	strb	r2, [r7, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER, &options_out_len);
 8021e08:	f10d 0316 	add.w	r3, sp, #22
 8021e0c:	2201      	movs	r2, #1
 8021e0e:	4639      	mov	r1, r7
 8021e10:	4658      	mov	r0, fp
 8021e12:	f7ff fe39 	bl	8021a88 <dhcp_create_msg>
  if (p_out != NULL) {
 8021e16:	4605      	mov	r5, r0
 8021e18:	2800      	cmp	r0, #0
 8021e1a:	f000 8081 	beq.w	8021f20 <dhcp_discover+0x134>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8021e1e:	f8bd 4016 	ldrh.w	r4, [sp, #22]
 8021e22:	6846      	ldr	r6, [r0, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021e24:	f104 0804 	add.w	r8, r4, #4
 8021e28:	f104 0902 	add.w	r9, r4, #2
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8021e2c:	36f0      	adds	r6, #240	; 0xf0
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021e2e:	f1b8 0f44 	cmp.w	r8, #68	; 0x44
 8021e32:	f200 809a 	bhi.w	8021f6a <dhcp_discover+0x17e>
  options[options_out_len++] = option_type;
 8021e36:	2239      	movs	r2, #57	; 0x39
 8021e38:	1c63      	adds	r3, r4, #1
 8021e3a:	fa1f f189 	uxth.w	r1, r9
 8021e3e:	5532      	strb	r2, [r6, r4]
  options[options_out_len++] = option_len;
 8021e40:	b29b      	uxth	r3, r3
 8021e42:	2202      	movs	r2, #2
 8021e44:	9103      	str	r1, [sp, #12]
 8021e46:	54f2      	strb	r2, [r6, r3]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8021e48:	188b      	adds	r3, r1, r2
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8021e4a:	f8bb a02c 	ldrh.w	sl, [fp, #44]	; 0x2c
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8021e4e:	2b44      	cmp	r3, #68	; 0x44
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8021e50:	f8ad 9016 	strh.w	r9, [sp, #22]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8021e54:	f200 8091 	bhi.w	8021f7a <dhcp_discover+0x18e>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8021e58:	1ce3      	adds	r3, r4, #3
 8021e5a:	fa1f f988 	uxth.w	r9, r8
 8021e5e:	ea4f 221a 	mov.w	r2, sl, lsr #8
 8021e62:	9903      	ldr	r1, [sp, #12]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8021e64:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8021e66:	5472      	strb	r2, [r6, r1]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8021e68:	f806 a003 	strb.w	sl, [r6, r3]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021e6c:	f109 0306 	add.w	r3, r9, #6
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8021e70:	f8ad 8016 	strh.w	r8, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021e74:	2b44      	cmp	r3, #68	; 0x44
 8021e76:	d870      	bhi.n	8021f5a <dhcp_discover+0x16e>
  options[options_out_len++] = option_len;
 8021e78:	f104 0806 	add.w	r8, r4, #6
  options[options_out_len++] = option_type;
 8021e7c:	2237      	movs	r2, #55	; 0x37
 8021e7e:	1d63      	adds	r3, r4, #5
 8021e80:	f8df a130 	ldr.w	sl, [pc, #304]	; 8021fb4 <dhcp_discover+0x1c8>
  options[options_out_len++] = option_len;
 8021e84:	fa1f f888 	uxth.w	r8, r8
  options[options_out_len++] = option_type;
 8021e88:	f806 2009 	strb.w	r2, [r6, r9]
  options[options_out_len++] = option_len;
 8021e8c:	b29b      	uxth	r3, r3
 8021e8e:	2204      	movs	r2, #4
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8021e90:	f1b8 0f43 	cmp.w	r8, #67	; 0x43
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8021e94:	f04f 0901 	mov.w	r9, #1
  options[options_out_len++] = option_len;
 8021e98:	54f2      	strb	r2, [r6, r3]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8021e9a:	493c      	ldr	r1, [pc, #240]	; (8021f8c <dhcp_discover+0x1a0>)
 8021e9c:	4b3c      	ldr	r3, [pc, #240]	; (8021f90 <dhcp_discover+0x1a4>)
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8021e9e:	f8ad 8016 	strh.w	r8, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8021ea2:	d80f      	bhi.n	8021ec4 <dhcp_discover+0xd8>
  options[options_out_len++] = value;
 8021ea4:	f108 0201 	add.w	r2, r8, #1
 8021ea8:	f806 9008 	strb.w	r9, [r6, r8]
 8021eac:	fa1f f882 	uxth.w	r8, r2
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8021eb0:	4a38      	ldr	r2, [pc, #224]	; (8021f94 <dhcp_discover+0x1a8>)
 8021eb2:	4592      	cmp	sl, r2
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8021eb4:	f8ad 8016 	strh.w	r8, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8021eb8:	d00c      	beq.n	8021ed4 <dhcp_discover+0xe8>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8021eba:	f1b8 0f43 	cmp.w	r8, #67	; 0x43
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8021ebe:	f81a 9b01 	ldrb.w	r9, [sl], #1
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8021ec2:	d9ef      	bls.n	8021ea4 <dhcp_discover+0xb8>
 8021ec4:	f240 52a6 	movw	r2, #1446	; 0x5a6
 8021ec8:	4833      	ldr	r0, [pc, #204]	; (8021f98 <dhcp_discover+0x1ac>)
 8021eca:	f004 fbc3 	bl	8026654 <iprintf>
 8021ece:	4b30      	ldr	r3, [pc, #192]	; (8021f90 <dhcp_discover+0x1a4>)
 8021ed0:	492e      	ldr	r1, [pc, #184]	; (8021f8c <dhcp_discover+0x1a0>)
 8021ed2:	e7e7      	b.n	8021ea4 <dhcp_discover+0xb8>
  options[options_out_len++] = DHCP_OPTION_END;
 8021ed4:	f104 000b 	add.w	r0, r4, #11
  options[options_out_len++] = value;
 8021ed8:	f104 030a 	add.w	r3, r4, #10
  options[options_out_len++] = DHCP_OPTION_END;
 8021edc:	22ff      	movs	r2, #255	; 0xff
 8021ede:	b280      	uxth	r0, r0
 8021ee0:	b29b      	uxth	r3, r3
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8021ee2:	2843      	cmp	r0, #67	; 0x43
  options[options_out_len++] = DHCP_OPTION_END;
 8021ee4:	54f2      	strb	r2, [r6, r3]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8021ee6:	d808      	bhi.n	8021efa <dhcp_discover+0x10e>
    options[options_out_len++] = 0;
 8021ee8:	f1c4 0438 	rsb	r4, r4, #56	; 0x38
 8021eec:	4430      	add	r0, r6
 8021eee:	2100      	movs	r1, #0
 8021ef0:	b2a4      	uxth	r4, r4
 8021ef2:	1c62      	adds	r2, r4, #1
 8021ef4:	f003 fc10 	bl	8025718 <memset>
 8021ef8:	2044      	movs	r0, #68	; 0x44
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8021efa:	f100 01f0 	add.w	r1, r0, #240	; 0xf0
 8021efe:	4628      	mov	r0, r5
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8021f00:	4c26      	ldr	r4, [pc, #152]	; (8021f9c <dhcp_discover+0x1b0>)
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8021f02:	b289      	uxth	r1, r1
 8021f04:	f7fa f9c4 	bl	801c290 <pbuf_realloc>
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8021f08:	4825      	ldr	r0, [pc, #148]	; (8021fa0 <dhcp_discover+0x1b4>)
 8021f0a:	2343      	movs	r3, #67	; 0x43
 8021f0c:	4a25      	ldr	r2, [pc, #148]	; (8021fa4 <dhcp_discover+0x1b8>)
 8021f0e:	6800      	ldr	r0, [r0, #0]
 8021f10:	4629      	mov	r1, r5
 8021f12:	e9cd b400 	strd	fp, r4, [sp]
 8021f16:	f7ff fa01 	bl	802131c <udp_sendto_if_src>
    pbuf_free(p_out);
 8021f1a:	4628      	mov	r0, r5
 8021f1c:	f7fa fad0 	bl	801c4c0 <pbuf_free>
  if (dhcp->tries < 255) {
 8021f20:	79bb      	ldrb	r3, [r7, #6]
 8021f22:	2bff      	cmp	r3, #255	; 0xff
 8021f24:	d013      	beq.n	8021f4e <dhcp_discover+0x162>
    dhcp->tries++;
 8021f26:	3301      	adds	r3, #1
 8021f28:	b2da      	uxtb	r2, r3
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8021f2a:	2a05      	cmp	r2, #5
    dhcp->tries++;
 8021f2c:	71ba      	strb	r2, [r7, #6]
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8021f2e:	d80e      	bhi.n	8021f4e <dhcp_discover+0x162>
 8021f30:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8021f34:	491c      	ldr	r1, [pc, #112]	; (8021fa8 <dhcp_discover+0x1bc>)
}
 8021f36:	2000      	movs	r0, #0
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8021f38:	4093      	lsls	r3, r2
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8021f3a:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8021f3e:	b29b      	uxth	r3, r3
 8021f40:	fba1 2303 	umull	r2, r3, r1, r3
 8021f44:	095b      	lsrs	r3, r3, #5
 8021f46:	813b      	strh	r3, [r7, #8]
}
 8021f48:	b007      	add	sp, #28
 8021f4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    options[options_out_len++] = 0;
 8021f4e:	2378      	movs	r3, #120	; 0x78
}
 8021f50:	2000      	movs	r0, #0
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8021f52:	813b      	strh	r3, [r7, #8]
}
 8021f54:	b007      	add	sp, #28
 8021f56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021f5a:	4b0d      	ldr	r3, [pc, #52]	; (8021f90 <dhcp_discover+0x1a4>)
 8021f5c:	f240 529a 	movw	r2, #1434	; 0x59a
 8021f60:	4912      	ldr	r1, [pc, #72]	; (8021fac <dhcp_discover+0x1c0>)
 8021f62:	480d      	ldr	r0, [pc, #52]	; (8021f98 <dhcp_discover+0x1ac>)
 8021f64:	f004 fb76 	bl	8026654 <iprintf>
 8021f68:	e786      	b.n	8021e78 <dhcp_discover+0x8c>
 8021f6a:	4b09      	ldr	r3, [pc, #36]	; (8021f90 <dhcp_discover+0x1a4>)
 8021f6c:	f240 529a 	movw	r2, #1434	; 0x59a
 8021f70:	490e      	ldr	r1, [pc, #56]	; (8021fac <dhcp_discover+0x1c0>)
 8021f72:	4809      	ldr	r0, [pc, #36]	; (8021f98 <dhcp_discover+0x1ac>)
 8021f74:	f004 fb6e 	bl	8026654 <iprintf>
 8021f78:	e75d      	b.n	8021e36 <dhcp_discover+0x4a>
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8021f7a:	4b05      	ldr	r3, [pc, #20]	; (8021f90 <dhcp_discover+0x1a4>)
 8021f7c:	f240 52ae 	movw	r2, #1454	; 0x5ae
 8021f80:	490b      	ldr	r1, [pc, #44]	; (8021fb0 <dhcp_discover+0x1c4>)
 8021f82:	4805      	ldr	r0, [pc, #20]	; (8021f98 <dhcp_discover+0x1ac>)
 8021f84:	f004 fb66 	bl	8026654 <iprintf>
 8021f88:	e766      	b.n	8021e58 <dhcp_discover+0x6c>
 8021f8a:	bf00      	nop
 8021f8c:	08046d24 	.word	0x08046d24
 8021f90:	08046b30 	.word	0x08046b30
 8021f94:	08046eac 	.word	0x08046eac
 8021f98:	0802b34c 	.word	0x0802b34c
 8021f9c:	080471e4 	.word	0x080471e4
 8021fa0:	2002e500 	.word	0x2002e500
 8021fa4:	080471e8 	.word	0x080471e8
 8021fa8:	10624dd3 	.word	0x10624dd3
 8021fac:	08046ca4 	.word	0x08046ca4
 8021fb0:	08046ce8 	.word	0x08046ce8
 8021fb4:	08046ea9 	.word	0x08046ea9

08021fb8 <dhcp_select.isra.0>:
  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 8021fb8:	2800      	cmp	r0, #0
 8021fba:	f000 8112 	beq.w	80221e2 <dhcp_select.isra.0+0x22a>
dhcp_select(struct netif *netif)
 8021fbe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  dhcp = netif_dhcp_data(netif);
 8021fc2:	6a86      	ldr	r6, [r0, #40]	; 0x28
dhcp_select(struct netif *netif)
 8021fc4:	b087      	sub	sp, #28
 8021fc6:	4683      	mov	fp, r0
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 8021fc8:	2e00      	cmp	r6, #0
 8021fca:	f000 8111 	beq.w	80221f0 <dhcp_select.isra.0+0x238>
  if (new_state != dhcp->state) {
 8021fce:	7973      	ldrb	r3, [r6, #5]
 8021fd0:	2b01      	cmp	r3, #1
 8021fd2:	d004      	beq.n	8021fde <dhcp_select.isra.0+0x26>
    dhcp->tries = 0;
 8021fd4:	2300      	movs	r3, #0
    dhcp->state = new_state;
 8021fd6:	2201      	movs	r2, #1
    dhcp->tries = 0;
 8021fd8:	71b3      	strb	r3, [r6, #6]
    dhcp->state = new_state;
 8021fda:	7172      	strb	r2, [r6, #5]
    dhcp->request_timeout = 0;
 8021fdc:	8133      	strh	r3, [r6, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8021fde:	f10d 0316 	add.w	r3, sp, #22
 8021fe2:	2203      	movs	r2, #3
 8021fe4:	4631      	mov	r1, r6
 8021fe6:	4658      	mov	r0, fp
 8021fe8:	f7ff fd4e 	bl	8021a88 <dhcp_create_msg>
  if (p_out != NULL) {
 8021fec:	4605      	mov	r5, r0
 8021fee:	2800      	cmp	r0, #0
 8021ff0:	f000 80b4 	beq.w	802215c <dhcp_select.isra.0+0x1a4>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8021ff4:	f8bd 7016 	ldrh.w	r7, [sp, #22]
 8021ff8:	6844      	ldr	r4, [r0, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021ffa:	f107 0804 	add.w	r8, r7, #4
 8021ffe:	f107 0902 	add.w	r9, r7, #2
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8022002:	34f0      	adds	r4, #240	; 0xf0
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8022004:	f1b8 0f44 	cmp.w	r8, #68	; 0x44
 8022008:	f200 80cb 	bhi.w	80221a2 <dhcp_select.isra.0+0x1ea>
  options[options_out_len++] = option_type;
 802200c:	2239      	movs	r2, #57	; 0x39
 802200e:	1c7b      	adds	r3, r7, #1
 8022010:	fa1f f189 	uxth.w	r1, r9
 8022014:	55e2      	strb	r2, [r4, r7]
  options[options_out_len++] = option_len;
 8022016:	b29b      	uxth	r3, r3
 8022018:	2202      	movs	r2, #2
 802201a:	9103      	str	r1, [sp, #12]
 802201c:	54e2      	strb	r2, [r4, r3]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 802201e:	188b      	adds	r3, r1, r2
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8022020:	f8bb a02c 	ldrh.w	sl, [fp, #44]	; 0x2c
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8022024:	2b44      	cmp	r3, #68	; 0x44
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8022026:	f8ad 9016 	strh.w	r9, [sp, #22]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 802202a:	f200 80c2 	bhi.w	80221b2 <dhcp_select.isra.0+0x1fa>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 802202e:	1cfb      	adds	r3, r7, #3
 8022030:	fa1f f988 	uxth.w	r9, r8
 8022034:	ea4f 221a 	mov.w	r2, sl, lsr #8
 8022038:	9903      	ldr	r1, [sp, #12]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 802203a:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 802203c:	5462      	strb	r2, [r4, r1]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 802203e:	f804 a003 	strb.w	sl, [r4, r3]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8022042:	f109 0306 	add.w	r3, r9, #6
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8022046:	f8ad 8016 	strh.w	r8, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 802204a:	2b44      	cmp	r3, #68	; 0x44
 802204c:	f200 80b9 	bhi.w	80221c2 <dhcp_select.isra.0+0x20a>
  options[options_out_len++] = option_type;
 8022050:	1d7b      	adds	r3, r7, #5
 8022052:	2232      	movs	r2, #50	; 0x32
  options[options_out_len++] = option_len;
 8022054:	3706      	adds	r7, #6
  options[options_out_len++] = option_type;
 8022056:	f804 2009 	strb.w	r2, [r4, r9]
  options[options_out_len++] = option_len;
 802205a:	b29b      	uxth	r3, r3
 802205c:	2204      	movs	r2, #4
 802205e:	b2bf      	uxth	r7, r7
 8022060:	54e2      	strb	r2, [r4, r3]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8022062:	69f0      	ldr	r0, [r6, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8022064:	f8ad 7016 	strh.w	r7, [sp, #22]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8022068:	f7f8 f9f2 	bl	801a450 <lwip_htonl>
 802206c:	4621      	mov	r1, r4
 802206e:	4602      	mov	r2, r0
 8022070:	4638      	mov	r0, r7
 8022072:	f7ff fb69 	bl	8021748 <dhcp_option_long>
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8022076:	1d83      	adds	r3, r0, #6
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8022078:	4607      	mov	r7, r0
 802207a:	f8ad 0016 	strh.w	r0, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 802207e:	2b44      	cmp	r3, #68	; 0x44
 8022080:	f200 80a7 	bhi.w	80221d2 <dhcp_select.isra.0+0x21a>
  options[options_out_len++] = option_type;
 8022084:	2236      	movs	r2, #54	; 0x36
 8022086:	1c7b      	adds	r3, r7, #1
  options[options_out_len++] = option_len;
 8022088:	f107 0802 	add.w	r8, r7, #2
  options[options_out_len++] = option_type;
 802208c:	55e2      	strb	r2, [r4, r7]
  options[options_out_len++] = option_len;
 802208e:	b29b      	uxth	r3, r3
 8022090:	2204      	movs	r2, #4
 8022092:	fa1f f888 	uxth.w	r8, r8
 8022096:	54e2      	strb	r2, [r4, r3]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 8022098:	69b0      	ldr	r0, [r6, #24]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 802209a:	f8ad 8016 	strh.w	r8, [sp, #22]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 802209e:	f7f8 f9d7 	bl	801a450 <lwip_htonl>
 80220a2:	4621      	mov	r1, r4
 80220a4:	4602      	mov	r2, r0
 80220a6:	4640      	mov	r0, r8
 80220a8:	f7ff fb4e 	bl	8021748 <dhcp_option_long>
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 80220ac:	1d83      	adds	r3, r0, #6
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 80220ae:	4680      	mov	r8, r0
 80220b0:	f8ad 0016 	strh.w	r0, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 80220b4:	2b44      	cmp	r3, #68	; 0x44
 80220b6:	9303      	str	r3, [sp, #12]
 80220b8:	d86b      	bhi.n	8022192 <dhcp_select.isra.0+0x1da>
  options[options_out_len++] = option_len;
 80220ba:	f108 0702 	add.w	r7, r8, #2
  options[options_out_len++] = option_type;
 80220be:	2237      	movs	r2, #55	; 0x37
 80220c0:	f108 0301 	add.w	r3, r8, #1
 80220c4:	f8df 916c 	ldr.w	r9, [pc, #364]	; 8022234 <dhcp_select.isra.0+0x27c>
  options[options_out_len++] = option_len;
 80220c8:	b2bf      	uxth	r7, r7
  options[options_out_len++] = option_type;
 80220ca:	f804 2008 	strb.w	r2, [r4, r8]
  options[options_out_len++] = option_len;
 80220ce:	b29b      	uxth	r3, r3
 80220d0:	2204      	movs	r2, #4
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 80220d2:	2f43      	cmp	r7, #67	; 0x43
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 80220d4:	f04f 0a01 	mov.w	sl, #1
  options[options_out_len++] = option_len;
 80220d8:	54e2      	strb	r2, [r4, r3]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 80220da:	494a      	ldr	r1, [pc, #296]	; (8022204 <dhcp_select.isra.0+0x24c>)
 80220dc:	4b4a      	ldr	r3, [pc, #296]	; (8022208 <dhcp_select.isra.0+0x250>)
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 80220de:	f8ad 7016 	strh.w	r7, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 80220e2:	d80c      	bhi.n	80220fe <dhcp_select.isra.0+0x146>
  options[options_out_len++] = value;
 80220e4:	1c7a      	adds	r2, r7, #1
 80220e6:	f804 a007 	strb.w	sl, [r4, r7]
 80220ea:	b297      	uxth	r7, r2
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80220ec:	4a47      	ldr	r2, [pc, #284]	; (802220c <dhcp_select.isra.0+0x254>)
 80220ee:	454a      	cmp	r2, r9
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 80220f0:	f8ad 7016 	strh.w	r7, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80220f4:	d00b      	beq.n	802210e <dhcp_select.isra.0+0x156>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 80220f6:	2f43      	cmp	r7, #67	; 0x43
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 80220f8:	f819 ab01 	ldrb.w	sl, [r9], #1
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 80220fc:	d9f2      	bls.n	80220e4 <dhcp_select.isra.0+0x12c>
 80220fe:	f240 52a6 	movw	r2, #1446	; 0x5a6
 8022102:	4843      	ldr	r0, [pc, #268]	; (8022210 <dhcp_select.isra.0+0x258>)
 8022104:	f004 faa6 	bl	8026654 <iprintf>
 8022108:	4b3f      	ldr	r3, [pc, #252]	; (8022208 <dhcp_select.isra.0+0x250>)
 802210a:	493e      	ldr	r1, [pc, #248]	; (8022204 <dhcp_select.isra.0+0x24c>)
 802210c:	e7ea      	b.n	80220e4 <dhcp_select.isra.0+0x12c>
  options[options_out_len++] = DHCP_OPTION_END;
 802210e:	f108 0007 	add.w	r0, r8, #7
 8022112:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8022116:	22ff      	movs	r2, #255	; 0xff
 8022118:	b280      	uxth	r0, r0
 802211a:	54e2      	strb	r2, [r4, r3]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 802211c:	2843      	cmp	r0, #67	; 0x43
 802211e:	d80a      	bhi.n	8022136 <dhcp_select.isra.0+0x17e>
    options[options_out_len++] = 0;
 8022120:	f1c8 083c 	rsb	r8, r8, #60	; 0x3c
 8022124:	4420      	add	r0, r4
 8022126:	2100      	movs	r1, #0
 8022128:	fa1f f888 	uxth.w	r8, r8
 802212c:	f108 0201 	add.w	r2, r8, #1
 8022130:	f003 faf2 	bl	8025718 <memset>
 8022134:	2044      	movs	r0, #68	; 0x44
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8022136:	f100 01f0 	add.w	r1, r0, #240	; 0xf0
 802213a:	4628      	mov	r0, r5
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 802213c:	4c35      	ldr	r4, [pc, #212]	; (8022214 <dhcp_select.isra.0+0x25c>)
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 802213e:	b289      	uxth	r1, r1
 8022140:	f7fa f8a6 	bl	801c290 <pbuf_realloc>
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8022144:	4834      	ldr	r0, [pc, #208]	; (8022218 <dhcp_select.isra.0+0x260>)
 8022146:	2343      	movs	r3, #67	; 0x43
 8022148:	4a34      	ldr	r2, [pc, #208]	; (802221c <dhcp_select.isra.0+0x264>)
 802214a:	6800      	ldr	r0, [r0, #0]
 802214c:	4629      	mov	r1, r5
 802214e:	e9cd b400 	strd	fp, r4, [sp]
 8022152:	f7ff f8e3 	bl	802131c <udp_sendto_if_src>
    pbuf_free(p_out);
 8022156:	4628      	mov	r0, r5
 8022158:	f7fa f9b2 	bl	801c4c0 <pbuf_free>
  if (dhcp->tries < 255) {
 802215c:	79b3      	ldrb	r3, [r6, #6]
 802215e:	2bff      	cmp	r3, #255	; 0xff
 8022160:	d012      	beq.n	8022188 <dhcp_select.isra.0+0x1d0>
    dhcp->tries++;
 8022162:	3301      	adds	r3, #1
 8022164:	b2da      	uxtb	r2, r3
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8022166:	2a05      	cmp	r2, #5
    dhcp->tries++;
 8022168:	71b2      	strb	r2, [r6, #6]
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 802216a:	d80d      	bhi.n	8022188 <dhcp_select.isra.0+0x1d0>
 802216c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8022170:	492b      	ldr	r1, [pc, #172]	; (8022220 <dhcp_select.isra.0+0x268>)
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8022172:	4093      	lsls	r3, r2
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8022174:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8022178:	b29b      	uxth	r3, r3
 802217a:	fba1 2303 	umull	r2, r3, r1, r3
 802217e:	095b      	lsrs	r3, r3, #5
 8022180:	8133      	strh	r3, [r6, #8]
}
 8022182:	b007      	add	sp, #28
 8022184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    options[options_out_len++] = 0;
 8022188:	2378      	movs	r3, #120	; 0x78
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 802218a:	8133      	strh	r3, [r6, #8]
}
 802218c:	b007      	add	sp, #28
 802218e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8022192:	4b1d      	ldr	r3, [pc, #116]	; (8022208 <dhcp_select.isra.0+0x250>)
 8022194:	f240 529a 	movw	r2, #1434	; 0x59a
 8022198:	4922      	ldr	r1, [pc, #136]	; (8022224 <dhcp_select.isra.0+0x26c>)
 802219a:	481d      	ldr	r0, [pc, #116]	; (8022210 <dhcp_select.isra.0+0x258>)
 802219c:	f004 fa5a 	bl	8026654 <iprintf>
 80221a0:	e78b      	b.n	80220ba <dhcp_select.isra.0+0x102>
 80221a2:	4b19      	ldr	r3, [pc, #100]	; (8022208 <dhcp_select.isra.0+0x250>)
 80221a4:	f240 529a 	movw	r2, #1434	; 0x59a
 80221a8:	491e      	ldr	r1, [pc, #120]	; (8022224 <dhcp_select.isra.0+0x26c>)
 80221aa:	4819      	ldr	r0, [pc, #100]	; (8022210 <dhcp_select.isra.0+0x258>)
 80221ac:	f004 fa52 	bl	8026654 <iprintf>
 80221b0:	e72c      	b.n	802200c <dhcp_select.isra.0+0x54>
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 80221b2:	4b15      	ldr	r3, [pc, #84]	; (8022208 <dhcp_select.isra.0+0x250>)
 80221b4:	f240 52ae 	movw	r2, #1454	; 0x5ae
 80221b8:	491b      	ldr	r1, [pc, #108]	; (8022228 <dhcp_select.isra.0+0x270>)
 80221ba:	4815      	ldr	r0, [pc, #84]	; (8022210 <dhcp_select.isra.0+0x258>)
 80221bc:	f004 fa4a 	bl	8026654 <iprintf>
 80221c0:	e735      	b.n	802202e <dhcp_select.isra.0+0x76>
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 80221c2:	4b11      	ldr	r3, [pc, #68]	; (8022208 <dhcp_select.isra.0+0x250>)
 80221c4:	f240 529a 	movw	r2, #1434	; 0x59a
 80221c8:	4916      	ldr	r1, [pc, #88]	; (8022224 <dhcp_select.isra.0+0x26c>)
 80221ca:	4811      	ldr	r0, [pc, #68]	; (8022210 <dhcp_select.isra.0+0x258>)
 80221cc:	f004 fa42 	bl	8026654 <iprintf>
 80221d0:	e73e      	b.n	8022050 <dhcp_select.isra.0+0x98>
 80221d2:	4b0d      	ldr	r3, [pc, #52]	; (8022208 <dhcp_select.isra.0+0x250>)
 80221d4:	f240 529a 	movw	r2, #1434	; 0x59a
 80221d8:	4912      	ldr	r1, [pc, #72]	; (8022224 <dhcp_select.isra.0+0x26c>)
 80221da:	480d      	ldr	r0, [pc, #52]	; (8022210 <dhcp_select.isra.0+0x258>)
 80221dc:	f004 fa3a 	bl	8026654 <iprintf>
 80221e0:	e750      	b.n	8022084 <dhcp_select.isra.0+0xcc>
  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 80221e2:	4b09      	ldr	r3, [pc, #36]	; (8022208 <dhcp_select.isra.0+0x250>)
 80221e4:	f240 1277 	movw	r2, #375	; 0x177
 80221e8:	4910      	ldr	r1, [pc, #64]	; (802222c <dhcp_select.isra.0+0x274>)
 80221ea:	4809      	ldr	r0, [pc, #36]	; (8022210 <dhcp_select.isra.0+0x258>)
 80221ec:	f004 ba32 	b.w	8026654 <iprintf>
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 80221f0:	4b05      	ldr	r3, [pc, #20]	; (8022208 <dhcp_select.isra.0+0x250>)
 80221f2:	f240 1279 	movw	r2, #377	; 0x179
 80221f6:	490e      	ldr	r1, [pc, #56]	; (8022230 <dhcp_select.isra.0+0x278>)
 80221f8:	4805      	ldr	r0, [pc, #20]	; (8022210 <dhcp_select.isra.0+0x258>)
}
 80221fa:	b007      	add	sp, #28
 80221fc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 8022200:	f004 ba28 	b.w	8026654 <iprintf>
 8022204:	08046d24 	.word	0x08046d24
 8022208:	08046b30 	.word	0x08046b30
 802220c:	08046eac 	.word	0x08046eac
 8022210:	0802b34c 	.word	0x0802b34c
 8022214:	080471e4 	.word	0x080471e4
 8022218:	2002e500 	.word	0x2002e500
 802221c:	080471e8 	.word	0x080471e8
 8022220:	10624dd3 	.word	0x10624dd3
 8022224:	08046ca4 	.word	0x08046ca4
 8022228:	08046ce8 	.word	0x08046ce8
 802222c:	08046d5c 	.word	0x08046d5c
 8022230:	08046d78 	.word	0x08046d78
 8022234:	08046ea9 	.word	0x08046ea9

08022238 <dhcp_recv>:
  struct netif *netif = ip_current_input_netif();
 8022238:	4ba5      	ldr	r3, [pc, #660]	; (80224d0 <dhcp_recv+0x298>)
{
 802223a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct netif *netif = ip_current_input_netif();
 802223e:	f8d3 a004 	ldr.w	sl, [r3, #4]
{
 8022242:	b08b      	sub	sp, #44	; 0x2c
 8022244:	4693      	mov	fp, r2
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8022246:	f8da 9028 	ldr.w	r9, [sl, #40]	; 0x28
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 802224a:	f1b9 0f00 	cmp.w	r9, #0
 802224e:	d04b      	beq.n	80222e8 <dhcp_recv+0xb0>
 8022250:	f899 3004 	ldrb.w	r3, [r9, #4]
 8022254:	2b00      	cmp	r3, #0
 8022256:	d047      	beq.n	80222e8 <dhcp_recv+0xb0>
  if (p->len < DHCP_MIN_REPLY_LEN) {
 8022258:	8953      	ldrh	r3, [r2, #10]
 802225a:	2b2b      	cmp	r3, #43	; 0x2b
 802225c:	d944      	bls.n	80222e8 <dhcp_recv+0xb0>
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 802225e:	6855      	ldr	r5, [r2, #4]
  if (reply_msg->op != DHCP_BOOTREPLY) {
 8022260:	782b      	ldrb	r3, [r5, #0]
 8022262:	2b02      	cmp	r3, #2
 8022264:	d140      	bne.n	80222e8 <dhcp_recv+0xb0>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8022266:	f89a 6034 	ldrb.w	r6, [sl, #52]	; 0x34
 802226a:	b186      	cbz	r6, 802228e <dhcp_recv+0x56>
 802226c:	f10a 012e 	add.w	r1, sl, #46	; 0x2e
 8022270:	f105 021c 	add.w	r2, r5, #28
 8022274:	2300      	movs	r3, #0
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 8022276:	f811 4b01 	ldrb.w	r4, [r1], #1
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 802227a:	3301      	adds	r3, #1
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 802227c:	f812 0b01 	ldrb.w	r0, [r2], #1
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8022280:	b2db      	uxtb	r3, r3
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 8022282:	4284      	cmp	r4, r0
 8022284:	d130      	bne.n	80222e8 <dhcp_recv+0xb0>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8022286:	2b06      	cmp	r3, #6
 8022288:	d001      	beq.n	802228e <dhcp_recv+0x56>
 802228a:	42b3      	cmp	r3, r6
 802228c:	d3f3      	bcc.n	8022276 <dhcp_recv+0x3e>
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 802228e:	6868      	ldr	r0, [r5, #4]
 8022290:	f7f8 f8de 	bl	801a450 <lwip_htonl>
 8022294:	f8d9 3000 	ldr.w	r3, [r9]
 8022298:	4298      	cmp	r0, r3
 802229a:	d125      	bne.n	80222e8 <dhcp_recv+0xb0>
  dhcp_clear_all_options(dhcp);
 802229c:	4b8d      	ldr	r3, [pc, #564]	; (80224d4 <dhcp_recv+0x29c>)
 802229e:	2200      	movs	r2, #0
 80222a0:	605a      	str	r2, [r3, #4]
 80222a2:	811a      	strh	r2, [r3, #8]
 80222a4:	601a      	str	r2, [r3, #0]
  if (p->len < DHCP_SNAME_OFS) {
 80222a6:	f8bb 300a 	ldrh.w	r3, [fp, #10]
 80222aa:	2b2b      	cmp	r3, #43	; 0x2b
 80222ac:	d91c      	bls.n	80222e8 <dhcp_recv+0xb0>
  options_idx = DHCP_OPTIONS_OFS;
 80222ae:	f04f 08f0 	mov.w	r8, #240	; 0xf0
  int parse_sname_as_options = 0;
 80222b2:	9204      	str	r2, [sp, #16]
  options_idx_max = p->tot_len;
 80222b4:	f8bb 2008 	ldrh.w	r2, [fp, #8]
 80222b8:	e9cd 8b02 	strd	r8, fp, [sp, #8]
 80222bc:	4693      	mov	fp, r2
 80222be:	e9cd a906 	strd	sl, r9, [sp, #24]
  while ((q != NULL) && (options_idx >= q->len)) {
 80222c2:	e9dd 8502 	ldrd	r8, r5, [sp, #8]
 80222c6:	e000      	b.n	80222ca <dhcp_recv+0x92>
 80222c8:	896b      	ldrh	r3, [r5, #10]
 80222ca:	4543      	cmp	r3, r8
    options_idx = (u16_t)(options_idx - q->len);
 80222cc:	eba8 0203 	sub.w	r2, r8, r3
    options_idx_max = (u16_t)(options_idx_max - q->len);
 80222d0:	ebab 0303 	sub.w	r3, fp, r3
  while ((q != NULL) && (options_idx >= q->len)) {
 80222d4:	d80e      	bhi.n	80222f4 <dhcp_recv+0xbc>
    q = q->next;
 80222d6:	682d      	ldr	r5, [r5, #0]
    options_idx = (u16_t)(options_idx - q->len);
 80222d8:	fa1f f882 	uxth.w	r8, r2
    options_idx_max = (u16_t)(options_idx_max - q->len);
 80222dc:	fa1f fb83 	uxth.w	fp, r3
  while ((q != NULL) && (options_idx >= q->len)) {
 80222e0:	2d00      	cmp	r5, #0
 80222e2:	d1f1      	bne.n	80222c8 <dhcp_recv+0x90>
 80222e4:	f8dd b00c 	ldr.w	fp, [sp, #12]
  pbuf_free(p);
 80222e8:	4658      	mov	r0, fp
}
 80222ea:	b00b      	add	sp, #44	; 0x2c
 80222ec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 80222f0:	f7fa b8e6 	b.w	801c4c0 <pbuf_free>
  options = (u8_t *)q->payload;
 80222f4:	686b      	ldr	r3, [r5, #4]
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 80222f6:	45d8      	cmp	r8, fp
 80222f8:	f8cd 8008 	str.w	r8, [sp, #8]
  options = (u8_t *)q->payload;
 80222fc:	9301      	str	r3, [sp, #4]
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 80222fe:	f080 8140 	bcs.w	8022582 <dhcp_recv+0x34a>
 8022302:	9c02      	ldr	r4, [sp, #8]
 8022304:	9b01      	ldr	r3, [sp, #4]
 8022306:	5d1a      	ldrb	r2, [r3, r4]
 8022308:	2aff      	cmp	r2, #255	; 0xff
 802230a:	f000 813a 	beq.w	8022582 <dhcp_recv+0x34a>
    u16_t val_offset = (u16_t)(offset + 2);
 802230e:	1ca7      	adds	r7, r4, #2
 8022310:	b2bf      	uxth	r7, r7
    if (val_offset < offset) {
 8022312:	42bc      	cmp	r4, r7
 8022314:	d8e6      	bhi.n	80222e4 <dhcp_recv+0xac>
    if ((offset + 1) < q->len) {
 8022316:	1c61      	adds	r1, r4, #1
 8022318:	896b      	ldrh	r3, [r5, #10]
 802231a:	4299      	cmp	r1, r3
 802231c:	f280 8129 	bge.w	8022572 <dhcp_recv+0x33a>
      len = options[offset + 1];
 8022320:	9801      	ldr	r0, [sp, #4]
 8022322:	4420      	add	r0, r4
 8022324:	7846      	ldrb	r6, [r0, #1]
    switch (op) {
 8022326:	2a3b      	cmp	r2, #59	; 0x3b
 8022328:	d83e      	bhi.n	80223a8 <dhcp_recv+0x170>
 802232a:	e8df f012 	tbh	[pc, r2, lsl #1]
 802232e:	0040      	.short	0x0040
 8022330:	003d0053 	.word	0x003d0053
 8022334:	003d00b4 	.word	0x003d00b4
 8022338:	009f003d 	.word	0x009f003d
 802233c:	003d003d 	.word	0x003d003d
 8022340:	003d003d 	.word	0x003d003d
 8022344:	003d003d 	.word	0x003d003d
 8022348:	003d003d 	.word	0x003d003d
 802234c:	003d003d 	.word	0x003d003d
 8022350:	003d003d 	.word	0x003d003d
 8022354:	003d003d 	.word	0x003d003d
 8022358:	003d003d 	.word	0x003d003d
 802235c:	003d003d 	.word	0x003d003d
 8022360:	003d003d 	.word	0x003d003d
 8022364:	003d003d 	.word	0x003d003d
 8022368:	003d003d 	.word	0x003d003d
 802236c:	003d003d 	.word	0x003d003d
 8022370:	003d003d 	.word	0x003d003d
 8022374:	003d003d 	.word	0x003d003d
 8022378:	003d003d 	.word	0x003d003d
 802237c:	003d003d 	.word	0x003d003d
 8022380:	003d003d 	.word	0x003d003d
 8022384:	003d003d 	.word	0x003d003d
 8022388:	003d003d 	.word	0x003d003d
 802238c:	003d003d 	.word	0x003d003d
 8022390:	003d003d 	.word	0x003d003d
 8022394:	00f80115 	.word	0x00f80115
 8022398:	00df0109 	.word	0x00df0109
 802239c:	003d003d 	.word	0x003d003d
 80223a0:	00ec003d 	.word	0x00ec003d
 80223a4:	00c3      	.short	0x00c3
 80223a6:	2600      	movs	r6, #0
    if (op == DHCP_OPTION_PAD) {
 80223a8:	2a00      	cmp	r2, #0
 80223aa:	f040 82a2 	bne.w	80228f2 <dhcp_recv+0x6ba>
      offset++;
 80223ae:	b28c      	uxth	r4, r1
    if (offset >= q->len) {
 80223b0:	429c      	cmp	r4, r3
 80223b2:	f0c0 80e3 	bcc.w	802257c <dhcp_recv+0x344>
      offset = (u16_t)(offset - q->len);
 80223b6:	1ae4      	subs	r4, r4, r3
      offset_max = (u16_t)(offset_max - q->len);
 80223b8:	ebab 0b03 	sub.w	fp, fp, r3
      offset = (u16_t)(offset - q->len);
 80223bc:	b2a4      	uxth	r4, r4
      offset_max = (u16_t)(offset_max - q->len);
 80223be:	fa1f fb8b 	uxth.w	fp, fp
      if (offset < offset_max) {
 80223c2:	455c      	cmp	r4, fp
 80223c4:	d28e      	bcs.n	80222e4 <dhcp_recv+0xac>
        q = q->next;
 80223c6:	682d      	ldr	r5, [r5, #0]
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 80223c8:	2d00      	cmp	r5, #0
 80223ca:	f000 81e1 	beq.w	8022790 <dhcp_recv+0x558>
        options = (u8_t *)q->payload;
 80223ce:	686b      	ldr	r3, [r5, #4]
 80223d0:	9301      	str	r3, [sp, #4]
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 80223d2:	e797      	b.n	8022304 <dhcp_recv+0xcc>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 80223d4:	2e04      	cmp	r6, #4
 80223d6:	f040 81b5 	bne.w	8022744 <dhcp_recv+0x50c>
      if (offset + len + 2 > 0xFFFF) {
 80223da:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 80223de:	429c      	cmp	r4, r3
 80223e0:	dc80      	bgt.n	80222e4 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 80223e2:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 80223e4:	f04f 0806 	mov.w	r8, #6
      offset = (u16_t)(offset + len + 2);
 80223e8:	b2a4      	uxth	r4, r4
        u32_t value = 0;
 80223ea:	2300      	movs	r3, #0
 80223ec:	9405      	str	r4, [sp, #20]
 80223ee:	9309      	str	r3, [sp, #36]	; 0x24
 80223f0:	4b38      	ldr	r3, [pc, #224]	; (80224d4 <dhcp_recv+0x29c>)
 80223f2:	eb03 0908 	add.w	r9, r3, r8
 80223f6:	4b38      	ldr	r3, [pc, #224]	; (80224d8 <dhcp_recv+0x2a0>)
 80223f8:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 80223fc:	e02b      	b.n	8022456 <dhcp_recv+0x21e>
        if (!dhcp_option_given(dhcp, decode_idx)) {
 80223fe:	f899 3000 	ldrb.w	r3, [r9]
 8022402:	2b00      	cmp	r3, #0
 8022404:	f040 81a8 	bne.w	8022758 <dhcp_recv+0x520>
          copy_len = LWIP_MIN(decode_len, 4);
 8022408:	2e04      	cmp	r6, #4
 802240a:	4632      	mov	r2, r6
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 802240c:	463b      	mov	r3, r7
 802240e:	a909      	add	r1, sp, #36	; 0x24
          copy_len = LWIP_MIN(decode_len, 4);
 8022410:	bf28      	it	cs
 8022412:	2204      	movcs	r2, #4
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 8022414:	4628      	mov	r0, r5
          copy_len = LWIP_MIN(decode_len, 4);
 8022416:	b2d4      	uxtb	r4, r2
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 8022418:	4622      	mov	r2, r4
 802241a:	f7fa f8f5 	bl	801c608 <pbuf_copy_partial>
 802241e:	4284      	cmp	r4, r0
 8022420:	f47f af60 	bne.w	80222e4 <dhcp_recv+0xac>
          if (decode_len > 4) {
 8022424:	2e04      	cmp	r6, #4
 8022426:	f240 819a 	bls.w	802275e <dhcp_recv+0x526>
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 802242a:	f016 0f03 	tst.w	r6, #3
            decode_idx++;
 802242e:	f108 0801 	add.w	r8, r8, #1
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 8022432:	f040 81a3 	bne.w	802277c <dhcp_recv+0x544>
            dhcp_got_option(dhcp, decode_idx);
 8022436:	2301      	movs	r3, #1
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 8022438:	9809      	ldr	r0, [sp, #36]	; 0x24
            decode_len = (u8_t)(decode_len - 4);
 802243a:	3e04      	subs	r6, #4
            dhcp_got_option(dhcp, decode_idx);
 802243c:	f809 3b01 	strb.w	r3, [r9], #1
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 8022440:	f7f8 f806 	bl	801a450 <lwip_htonl>
            next_val_offset = (u16_t)(val_offset + 4);
 8022444:	1d3b      	adds	r3, r7, #4
            decode_len = (u8_t)(decode_len - 4);
 8022446:	b2f6      	uxtb	r6, r6
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 8022448:	f84a 0b04 	str.w	r0, [sl], #4
            next_val_offset = (u16_t)(val_offset + 4);
 802244c:	b29b      	uxth	r3, r3
            if (next_val_offset < val_offset) {
 802244e:	429f      	cmp	r7, r3
            goto decode_next;
 8022450:	461f      	mov	r7, r3
            if (next_val_offset < val_offset) {
 8022452:	f63f af47 	bhi.w	80222e4 <dhcp_recv+0xac>
        LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 8022456:	f1b8 0f09 	cmp.w	r8, #9
 802245a:	d9d0      	bls.n	80223fe <dhcp_recv+0x1c6>
 802245c:	4b1f      	ldr	r3, [pc, #124]	; (80224dc <dhcp_recv+0x2a4>)
 802245e:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 8022462:	491f      	ldr	r1, [pc, #124]	; (80224e0 <dhcp_recv+0x2a8>)
 8022464:	481f      	ldr	r0, [pc, #124]	; (80224e4 <dhcp_recv+0x2ac>)
 8022466:	f004 f8f5 	bl	8026654 <iprintf>
 802246a:	e7c8      	b.n	80223fe <dhcp_recv+0x1c6>
        LWIP_ERROR("len %% 4 == 0", len % 4 == 0, return ERR_VAL;);
 802246c:	07b2      	lsls	r2, r6, #30
 802246e:	f040 81ae 	bne.w	80227ce <dhcp_recv+0x596>
        decode_len = LWIP_MIN(len, 4 * DNS_MAX_SERVERS);
 8022472:	2e08      	cmp	r6, #8
 8022474:	4632      	mov	r2, r6
 8022476:	bf28      	it	cs
 8022478:	2208      	movcs	r2, #8
 802247a:	b2d2      	uxtb	r2, r2
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 802247c:	42b2      	cmp	r2, r6
 802247e:	f240 8241 	bls.w	8022904 <dhcp_recv+0x6cc>
 8022482:	4b16      	ldr	r3, [pc, #88]	; (80224dc <dhcp_recv+0x2a4>)
 8022484:	f240 623c 	movw	r2, #1596	; 0x63c
 8022488:	4917      	ldr	r1, [pc, #92]	; (80224e8 <dhcp_recv+0x2b0>)
 802248a:	4816      	ldr	r0, [pc, #88]	; (80224e4 <dhcp_recv+0x2ac>)
 802248c:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8022490:	f004 f8e0 	bl	8026654 <iprintf>
 8022494:	e728      	b.n	80222e8 <dhcp_recv+0xb0>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 8022496:	2e03      	cmp	r6, #3
 8022498:	f240 814a 	bls.w	8022730 <dhcp_recv+0x4f8>
      if (offset + len + 2 > 0xFFFF) {
 802249c:	4434      	add	r4, r6
 802249e:	f64f 73fd 	movw	r3, #65533	; 0xfffd
 80224a2:	429c      	cmp	r4, r3
 80224a4:	f73f af1e 	bgt.w	80222e4 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 80224a8:	19bc      	adds	r4, r7, r6
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 80224aa:	f04f 0807 	mov.w	r8, #7
        decode_len = 4; /* only copy the first given router */
 80224ae:	2604      	movs	r6, #4
      offset = (u16_t)(offset + len + 2);
 80224b0:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 80224b2:	e79a      	b.n	80223ea <dhcp_recv+0x1b2>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 80224b4:	2e04      	cmp	r6, #4
 80224b6:	f040 8131 	bne.w	802271c <dhcp_recv+0x4e4>
      if (offset + len + 2 > 0xFFFF) {
 80224ba:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 80224be:	429c      	cmp	r4, r3
 80224c0:	f73f af10 	bgt.w	80222e4 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 80224c4:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_T2;
 80224c6:	f04f 0805 	mov.w	r8, #5
      offset = (u16_t)(offset + len + 2);
 80224ca:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 80224cc:	e78d      	b.n	80223ea <dhcp_recv+0x1b2>
 80224ce:	bf00      	nop
 80224d0:	2001f2f8 	.word	0x2001f2f8
 80224d4:	2002e508 	.word	0x2002e508
 80224d8:	2002e514 	.word	0x2002e514
 80224dc:	08046b30 	.word	0x08046b30
 80224e0:	08046de8 	.word	0x08046de8
 80224e4:	0802b34c 	.word	0x0802b34c
 80224e8:	08046da0 	.word	0x08046da0
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 80224ec:	2e04      	cmp	r6, #4
 80224ee:	f040 80ed 	bne.w	80226cc <dhcp_recv+0x494>
      if (offset + len + 2 > 0xFFFF) {
 80224f2:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 80224f6:	429c      	cmp	r4, r3
 80224f8:	f73f aef4 	bgt.w	80222e4 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 80224fc:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 80224fe:	f04f 0802 	mov.w	r8, #2
      offset = (u16_t)(offset + len + 2);
 8022502:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 8022504:	e771      	b.n	80223ea <dhcp_recv+0x1b2>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8022506:	2e04      	cmp	r6, #4
 8022508:	f040 80d6 	bne.w	80226b8 <dhcp_recv+0x480>
      if (offset + len + 2 > 0xFFFF) {
 802250c:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 8022510:	429c      	cmp	r4, r3
 8022512:	f73f aee7 	bgt.w	80222e4 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 8022516:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_T1;
 8022518:	46b0      	mov	r8, r6
      offset = (u16_t)(offset + len + 2);
 802251a:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 802251c:	e765      	b.n	80223ea <dhcp_recv+0x1b2>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 802251e:	2e01      	cmp	r6, #1
 8022520:	f040 80e8 	bne.w	80226f4 <dhcp_recv+0x4bc>
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 8022524:	9b02      	ldr	r3, [sp, #8]
 8022526:	2bf0      	cmp	r3, #240	; 0xf0
 8022528:	f040 8147 	bne.w	80227ba <dhcp_recv+0x582>
      if (offset + len + 2 > 0xFFFF) {
 802252c:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8022530:	4299      	cmp	r1, r3
 8022532:	f43f aed7 	beq.w	80222e4 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 8022536:	3403      	adds	r4, #3
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 8022538:	f04f 0800 	mov.w	r8, #0
      offset = (u16_t)(offset + len + 2);
 802253c:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 802253e:	e754      	b.n	80223ea <dhcp_recv+0x1b2>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 8022540:	2e01      	cmp	r6, #1
 8022542:	f040 80cd 	bne.w	80226e0 <dhcp_recv+0x4a8>
      if (offset + len + 2 > 0xFFFF) {
 8022546:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 802254a:	4299      	cmp	r1, r3
 802254c:	f43f aeca 	beq.w	80222e4 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 8022550:	3403      	adds	r4, #3
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 8022552:	46b0      	mov	r8, r6
      offset = (u16_t)(offset + len + 2);
 8022554:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 8022556:	e748      	b.n	80223ea <dhcp_recv+0x1b2>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8022558:	2e04      	cmp	r6, #4
 802255a:	f040 80d5 	bne.w	8022708 <dhcp_recv+0x4d0>
      if (offset + len + 2 > 0xFFFF) {
 802255e:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 8022562:	429c      	cmp	r4, r3
 8022564:	f73f aebe 	bgt.w	80222e4 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 8022568:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 802256a:	f04f 0803 	mov.w	r8, #3
      offset = (u16_t)(offset + len + 2);
 802256e:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 8022570:	e73b      	b.n	80223ea <dhcp_recv+0x1b2>
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 8022572:	6828      	ldr	r0, [r5, #0]
 8022574:	b310      	cbz	r0, 80225bc <dhcp_recv+0x384>
 8022576:	6840      	ldr	r0, [r0, #4]
 8022578:	7806      	ldrb	r6, [r0, #0]
 802257a:	e6d4      	b.n	8022326 <dhcp_recv+0xee>
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 802257c:	455c      	cmp	r4, fp
 802257e:	f4ff aec1 	bcc.w	8022304 <dhcp_recv+0xcc>
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 8022582:	4bb7      	ldr	r3, [pc, #732]	; (8022860 <dhcp_recv+0x628>)
 8022584:	781b      	ldrb	r3, [r3, #0]
 8022586:	b163      	cbz	r3, 80225a2 <dhcp_recv+0x36a>
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 8022588:	2300      	movs	r3, #0
 802258a:	4ab5      	ldr	r2, [pc, #724]	; (8022860 <dhcp_recv+0x628>)
 802258c:	7013      	strb	r3, [r2, #0]
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 802258e:	4bb5      	ldr	r3, [pc, #724]	; (8022864 <dhcp_recv+0x62c>)
 8022590:	681b      	ldr	r3, [r3, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 8022592:	2b01      	cmp	r3, #1
 8022594:	f000 8108 	beq.w	80227a8 <dhcp_recv+0x570>
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 8022598:	2b02      	cmp	r3, #2
 802259a:	d006      	beq.n	80225aa <dhcp_recv+0x372>
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 802259c:	2b03      	cmp	r3, #3
 802259e:	f000 8101 	beq.w	80227a4 <dhcp_recv+0x56c>
  } else if (parse_sname_as_options) {
 80225a2:	9b04      	ldr	r3, [sp, #16]
 80225a4:	2b00      	cmp	r3, #0
 80225a6:	f000 811c 	beq.w	80227e2 <dhcp_recv+0x5aa>
    parse_sname_as_options = 0;
 80225aa:	2300      	movs	r3, #0
    options_idx_max = DHCP_SNAME_OFS + DHCP_SNAME_LEN;
 80225ac:	f04f 0b6c 	mov.w	fp, #108	; 0x6c
    parse_sname_as_options = 0;
 80225b0:	9304      	str	r3, [sp, #16]
    options_idx = DHCP_SNAME_OFS;
 80225b2:	232c      	movs	r3, #44	; 0x2c
 80225b4:	9302      	str	r3, [sp, #8]
  while ((q != NULL) && (options_idx >= q->len)) {
 80225b6:	9b03      	ldr	r3, [sp, #12]
 80225b8:	895b      	ldrh	r3, [r3, #10]
 80225ba:	e682      	b.n	80222c2 <dhcp_recv+0x8a>
    switch (op) {
 80225bc:	1e50      	subs	r0, r2, #1
 80225be:	283a      	cmp	r0, #58	; 0x3a
 80225c0:	f63f aef1 	bhi.w	80223a6 <dhcp_recv+0x16e>
 80225c4:	a601      	add	r6, pc, #4	; (adr r6, 80225cc <dhcp_recv+0x394>)
 80225c6:	f856 f020 	ldr.w	pc, [r6, r0, lsl #2]
 80225ca:	bf00      	nop
 80225cc:	08022745 	.word	0x08022745
 80225d0:	080223a7 	.word	0x080223a7
 80225d4:	08022731 	.word	0x08022731
 80225d8:	080223a7 	.word	0x080223a7
 80225dc:	080223a7 	.word	0x080223a7
 80225e0:	080223a7 	.word	0x080223a7
 80225e4:	080223a7 	.word	0x080223a7
 80225e8:	080223a7 	.word	0x080223a7
 80225ec:	080223a7 	.word	0x080223a7
 80225f0:	080223a7 	.word	0x080223a7
 80225f4:	080223a7 	.word	0x080223a7
 80225f8:	080223a7 	.word	0x080223a7
 80225fc:	080223a7 	.word	0x080223a7
 8022600:	080223a7 	.word	0x080223a7
 8022604:	080223a7 	.word	0x080223a7
 8022608:	080223a7 	.word	0x080223a7
 802260c:	080223a7 	.word	0x080223a7
 8022610:	080223a7 	.word	0x080223a7
 8022614:	080223a7 	.word	0x080223a7
 8022618:	080223a7 	.word	0x080223a7
 802261c:	080223a7 	.word	0x080223a7
 8022620:	080223a7 	.word	0x080223a7
 8022624:	080223a7 	.word	0x080223a7
 8022628:	080223a7 	.word	0x080223a7
 802262c:	080223a7 	.word	0x080223a7
 8022630:	080223a7 	.word	0x080223a7
 8022634:	080223a7 	.word	0x080223a7
 8022638:	080223a7 	.word	0x080223a7
 802263c:	080223a7 	.word	0x080223a7
 8022640:	080223a7 	.word	0x080223a7
 8022644:	080223a7 	.word	0x080223a7
 8022648:	080223a7 	.word	0x080223a7
 802264c:	080223a7 	.word	0x080223a7
 8022650:	080223a7 	.word	0x080223a7
 8022654:	080223a7 	.word	0x080223a7
 8022658:	080223a7 	.word	0x080223a7
 802265c:	080223a7 	.word	0x080223a7
 8022660:	080223a7 	.word	0x080223a7
 8022664:	080223a7 	.word	0x080223a7
 8022668:	080223a7 	.word	0x080223a7
 802266c:	080223a7 	.word	0x080223a7
 8022670:	080223a7 	.word	0x080223a7
 8022674:	080223a7 	.word	0x080223a7
 8022678:	080223a7 	.word	0x080223a7
 802267c:	080223a7 	.word	0x080223a7
 8022680:	080223a7 	.word	0x080223a7
 8022684:	080223a7 	.word	0x080223a7
 8022688:	080223a7 	.word	0x080223a7
 802268c:	080223a7 	.word	0x080223a7
 8022690:	080223a7 	.word	0x080223a7
 8022694:	08022709 	.word	0x08022709
 8022698:	080226f5 	.word	0x080226f5
 802269c:	080226e1 	.word	0x080226e1
 80226a0:	080226cd 	.word	0x080226cd
 80226a4:	080223a7 	.word	0x080223a7
 80226a8:	080223a7 	.word	0x080223a7
 80226ac:	080223a7 	.word	0x080223a7
 80226b0:	080226b9 	.word	0x080226b9
 80226b4:	0802271d 	.word	0x0802271d
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 80226b8:	4b6b      	ldr	r3, [pc, #428]	; (8022868 <dhcp_recv+0x630>)
 80226ba:	f240 625d 	movw	r2, #1629	; 0x65d
 80226be:	496b      	ldr	r1, [pc, #428]	; (802286c <dhcp_recv+0x634>)
 80226c0:	486b      	ldr	r0, [pc, #428]	; (8022870 <dhcp_recv+0x638>)
 80226c2:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80226c6:	f003 ffc5 	bl	8026654 <iprintf>
 80226ca:	e60d      	b.n	80222e8 <dhcp_recv+0xb0>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 80226cc:	4b66      	ldr	r3, [pc, #408]	; (8022868 <dhcp_recv+0x630>)
 80226ce:	f240 6259 	movw	r2, #1625	; 0x659
 80226d2:	4966      	ldr	r1, [pc, #408]	; (802286c <dhcp_recv+0x634>)
 80226d4:	4866      	ldr	r0, [pc, #408]	; (8022870 <dhcp_recv+0x638>)
 80226d6:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80226da:	f003 ffbb 	bl	8026654 <iprintf>
 80226de:	e603      	b.n	80222e8 <dhcp_recv+0xb0>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 80226e0:	4b61      	ldr	r3, [pc, #388]	; (8022868 <dhcp_recv+0x630>)
 80226e2:	f240 6255 	movw	r2, #1621	; 0x655
 80226e6:	4963      	ldr	r1, [pc, #396]	; (8022874 <dhcp_recv+0x63c>)
 80226e8:	4861      	ldr	r0, [pc, #388]	; (8022870 <dhcp_recv+0x638>)
 80226ea:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80226ee:	f003 ffb1 	bl	8026654 <iprintf>
 80226f2:	e5f9      	b.n	80222e8 <dhcp_recv+0xb0>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 80226f4:	4b5c      	ldr	r3, [pc, #368]	; (8022868 <dhcp_recv+0x630>)
 80226f6:	f240 624f 	movw	r2, #1615	; 0x64f
 80226fa:	495e      	ldr	r1, [pc, #376]	; (8022874 <dhcp_recv+0x63c>)
 80226fc:	485c      	ldr	r0, [pc, #368]	; (8022870 <dhcp_recv+0x638>)
 80226fe:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8022702:	f003 ffa7 	bl	8026654 <iprintf>
 8022706:	e5ef      	b.n	80222e8 <dhcp_recv+0xb0>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8022708:	4b57      	ldr	r3, [pc, #348]	; (8022868 <dhcp_recv+0x630>)
 802270a:	f240 6241 	movw	r2, #1601	; 0x641
 802270e:	4957      	ldr	r1, [pc, #348]	; (802286c <dhcp_recv+0x634>)
 8022710:	4857      	ldr	r0, [pc, #348]	; (8022870 <dhcp_recv+0x638>)
 8022712:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8022716:	f003 ff9d 	bl	8026654 <iprintf>
 802271a:	e5e5      	b.n	80222e8 <dhcp_recv+0xb0>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 802271c:	4b52      	ldr	r3, [pc, #328]	; (8022868 <dhcp_recv+0x630>)
 802271e:	f240 6261 	movw	r2, #1633	; 0x661
 8022722:	4952      	ldr	r1, [pc, #328]	; (802286c <dhcp_recv+0x634>)
 8022724:	4852      	ldr	r0, [pc, #328]	; (8022870 <dhcp_recv+0x638>)
 8022726:	f8dd b00c 	ldr.w	fp, [sp, #12]
 802272a:	f003 ff93 	bl	8026654 <iprintf>
 802272e:	e5db      	b.n	80222e8 <dhcp_recv+0xb0>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 8022730:	4b4d      	ldr	r3, [pc, #308]	; (8022868 <dhcp_recv+0x630>)
 8022732:	f240 6233 	movw	r2, #1587	; 0x633
 8022736:	4950      	ldr	r1, [pc, #320]	; (8022878 <dhcp_recv+0x640>)
 8022738:	484d      	ldr	r0, [pc, #308]	; (8022870 <dhcp_recv+0x638>)
 802273a:	f8dd b00c 	ldr.w	fp, [sp, #12]
 802273e:	f003 ff89 	bl	8026654 <iprintf>
 8022742:	e5d1      	b.n	80222e8 <dhcp_recv+0xb0>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8022744:	4b48      	ldr	r3, [pc, #288]	; (8022868 <dhcp_recv+0x630>)
 8022746:	f240 622e 	movw	r2, #1582	; 0x62e
 802274a:	4948      	ldr	r1, [pc, #288]	; (802286c <dhcp_recv+0x634>)
 802274c:	4848      	ldr	r0, [pc, #288]	; (8022870 <dhcp_recv+0x638>)
 802274e:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8022752:	f003 ff7f 	bl	8026654 <iprintf>
 8022756:	e5c7      	b.n	80222e8 <dhcp_recv+0xb0>
 8022758:	9c05      	ldr	r4, [sp, #20]
    if (offset >= q->len) {
 802275a:	896b      	ldrh	r3, [r5, #10]
 802275c:	e628      	b.n	80223b0 <dhcp_recv+0x178>
          } else if (decode_len == 4) {
 802275e:	9c05      	ldr	r4, [sp, #20]
 8022760:	d027      	beq.n	80227b2 <dhcp_recv+0x57a>
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 8022762:	2e01      	cmp	r6, #1
 8022764:	f040 80bb 	bne.w	80228de <dhcp_recv+0x6a6>
            value = ((u8_t *)&value)[0];
 8022768:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
          dhcp_set_option_value(dhcp, decode_idx, value);
 802276c:	4b3d      	ldr	r3, [pc, #244]	; (8022864 <dhcp_recv+0x62c>)
          dhcp_got_option(dhcp, decode_idx);
 802276e:	4a3c      	ldr	r2, [pc, #240]	; (8022860 <dhcp_recv+0x628>)
          dhcp_set_option_value(dhcp, decode_idx, value);
 8022770:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
          dhcp_got_option(dhcp, decode_idx);
 8022774:	2301      	movs	r3, #1
 8022776:	f802 3008 	strb.w	r3, [r2, r8]
          dhcp_set_option_value(dhcp, decode_idx, value);
 802277a:	e7ee      	b.n	802275a <dhcp_recv+0x522>
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 802277c:	4b3a      	ldr	r3, [pc, #232]	; (8022868 <dhcp_recv+0x630>)
 802277e:	f240 6281 	movw	r2, #1665	; 0x681
 8022782:	493e      	ldr	r1, [pc, #248]	; (802287c <dhcp_recv+0x644>)
 8022784:	483a      	ldr	r0, [pc, #232]	; (8022870 <dhcp_recv+0x638>)
 8022786:	f8dd b00c 	ldr.w	fp, [sp, #12]
 802278a:	f003 ff63 	bl	8026654 <iprintf>
 802278e:	e5ab      	b.n	80222e8 <dhcp_recv+0xb0>
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 8022790:	4b35      	ldr	r3, [pc, #212]	; (8022868 <dhcp_recv+0x630>)
 8022792:	f240 629d 	movw	r2, #1693	; 0x69d
 8022796:	493a      	ldr	r1, [pc, #232]	; (8022880 <dhcp_recv+0x648>)
 8022798:	4835      	ldr	r0, [pc, #212]	; (8022870 <dhcp_recv+0x638>)
 802279a:	f8dd b00c 	ldr.w	fp, [sp, #12]
 802279e:	f003 ff59 	bl	8026654 <iprintf>
 80227a2:	e5a1      	b.n	80222e8 <dhcp_recv+0xb0>
      parse_sname_as_options = 1;
 80227a4:	2301      	movs	r3, #1
 80227a6:	9304      	str	r3, [sp, #16]
    options_idx = DHCP_FILE_OFS;
 80227a8:	236c      	movs	r3, #108	; 0x6c
    options_idx_max = DHCP_FILE_OFS + DHCP_FILE_LEN;
 80227aa:	f04f 0bec 	mov.w	fp, #236	; 0xec
    options_idx = DHCP_FILE_OFS;
 80227ae:	9302      	str	r3, [sp, #8]
 80227b0:	e701      	b.n	80225b6 <dhcp_recv+0x37e>
            value = lwip_ntohl(value);
 80227b2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80227b4:	f7f7 fe4c 	bl	801a450 <lwip_htonl>
 80227b8:	e7d8      	b.n	802276c <dhcp_recv+0x534>
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 80227ba:	4b2b      	ldr	r3, [pc, #172]	; (8022868 <dhcp_recv+0x630>)
 80227bc:	f240 6251 	movw	r2, #1617	; 0x651
 80227c0:	4930      	ldr	r1, [pc, #192]	; (8022884 <dhcp_recv+0x64c>)
 80227c2:	482b      	ldr	r0, [pc, #172]	; (8022870 <dhcp_recv+0x638>)
 80227c4:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80227c8:	f003 ff44 	bl	8026654 <iprintf>
 80227cc:	e58c      	b.n	80222e8 <dhcp_recv+0xb0>
        LWIP_ERROR("len %% 4 == 0", len % 4 == 0, return ERR_VAL;);
 80227ce:	4b26      	ldr	r3, [pc, #152]	; (8022868 <dhcp_recv+0x630>)
 80227d0:	f240 6239 	movw	r2, #1593	; 0x639
 80227d4:	492c      	ldr	r1, [pc, #176]	; (8022888 <dhcp_recv+0x650>)
 80227d6:	4826      	ldr	r0, [pc, #152]	; (8022870 <dhcp_recv+0x638>)
 80227d8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80227dc:	f003 ff3a 	bl	8026654 <iprintf>
 80227e0:	e582      	b.n	80222e8 <dhcp_recv+0xb0>
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 80227e2:	4b1f      	ldr	r3, [pc, #124]	; (8022860 <dhcp_recv+0x628>)
 80227e4:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80227e8:	785b      	ldrb	r3, [r3, #1]
 80227ea:	e9dd a906 	ldrd	sl, r9, [sp, #24]
 80227ee:	2b00      	cmp	r3, #0
 80227f0:	f43f ad7a 	beq.w	80222e8 <dhcp_recv+0xb0>
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 80227f4:	4a1b      	ldr	r2, [pc, #108]	; (8022864 <dhcp_recv+0x62c>)
  msg_in = (struct dhcp_msg *)p->payload;
 80227f6:	f8db 4004 	ldr.w	r4, [fp, #4]
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 80227fa:	7913      	ldrb	r3, [r2, #4]
  if (msg_type == DHCP_ACK) {
 80227fc:	2b05      	cmp	r3, #5
 80227fe:	d01d      	beq.n	802283c <dhcp_recv+0x604>
  else if ((msg_type == DHCP_NAK) &&
 8022800:	2b06      	cmp	r3, #6
 8022802:	d043      	beq.n	802288c <dhcp_recv+0x654>
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 8022804:	2b02      	cmp	r3, #2
 8022806:	f47f ad6f 	bne.w	80222e8 <dhcp_recv+0xb0>
 802280a:	f899 3005 	ldrb.w	r3, [r9, #5]
 802280e:	2b06      	cmp	r3, #6
 8022810:	f47f ad6a 	bne.w	80222e8 <dhcp_recv+0xb0>
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 8022814:	4b12      	ldr	r3, [pc, #72]	; (8022860 <dhcp_recv+0x628>)
 8022816:	789b      	ldrb	r3, [r3, #2]
 8022818:	2b00      	cmp	r3, #0
 802281a:	f43f ad65 	beq.w	80222e8 <dhcp_recv+0xb0>
  struct dhcp *dhcp = netif_dhcp_data(netif);
 802281e:	f8da 5028 	ldr.w	r5, [sl, #40]	; 0x28
    dhcp->request_timeout = 0; /* stop timer */
 8022822:	9b04      	ldr	r3, [sp, #16]
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 8022824:	6890      	ldr	r0, [r2, #8]
    dhcp->request_timeout = 0; /* stop timer */
 8022826:	812b      	strh	r3, [r5, #8]
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 8022828:	f7f7 fe12 	bl	801a450 <lwip_htonl>
 802282c:	4603      	mov	r3, r0
    dhcp_select(netif);
 802282e:	4650      	mov	r0, sl
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 8022830:	61ab      	str	r3, [r5, #24]
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 8022832:	6923      	ldr	r3, [r4, #16]
 8022834:	61eb      	str	r3, [r5, #28]
    dhcp_select(netif);
 8022836:	f7ff fbbf 	bl	8021fb8 <dhcp_select.isra.0>
 802283a:	e555      	b.n	80222e8 <dhcp_recv+0xb0>
    if (dhcp->state == DHCP_STATE_REQUESTING) {
 802283c:	f899 3005 	ldrb.w	r3, [r9, #5]
 8022840:	2b01      	cmp	r3, #1
 8022842:	d03f      	beq.n	80228c4 <dhcp_recv+0x68c>
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 8022844:	3b03      	subs	r3, #3
 8022846:	2b02      	cmp	r3, #2
 8022848:	f63f ad4e 	bhi.w	80222e8 <dhcp_recv+0xb0>
      dhcp_handle_ack(netif, msg_in);
 802284c:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 8022850:	4621      	mov	r1, r4
 8022852:	f7ff f8c1 	bl	80219d8 <dhcp_handle_ack.isra.0>
      dhcp_bind(netif);
 8022856:	4650      	mov	r0, sl
 8022858:	f7fe ffb2 	bl	80217c0 <dhcp_bind>
 802285c:	e544      	b.n	80222e8 <dhcp_recv+0xb0>
 802285e:	bf00      	nop
 8022860:	2002e508 	.word	0x2002e508
 8022864:	2002e514 	.word	0x2002e514
 8022868:	08046b30 	.word	0x08046b30
 802286c:	08046d94 	.word	0x08046d94
 8022870:	0802b34c 	.word	0x0802b34c
 8022874:	08046dc4 	.word	0x08046dc4
 8022878:	08046da0 	.word	0x08046da0
 802287c:	08046dfc 	.word	0x08046dfc
 8022880:	08046e28 	.word	0x08046e28
 8022884:	08046dd0 	.word	0x08046dd0
 8022888:	08046db4 	.word	0x08046db4
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 802288c:	f899 3005 	ldrb.w	r3, [r9, #5]
 8022890:	1eda      	subs	r2, r3, #3
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 8022892:	2a02      	cmp	r2, #2
 8022894:	d902      	bls.n	802289c <dhcp_recv+0x664>
 8022896:	2b01      	cmp	r3, #1
 8022898:	f47f ad26 	bne.w	80222e8 <dhcp_recv+0xb0>
  struct dhcp *dhcp = netif_dhcp_data(netif);
 802289c:	f8da 3028 	ldr.w	r3, [sl, #40]	; 0x28
  if (new_state != dhcp->state) {
 80228a0:	795a      	ldrb	r2, [r3, #5]
 80228a2:	2a0c      	cmp	r2, #12
 80228a4:	d004      	beq.n	80228b0 <dhcp_recv+0x678>
    dhcp->tries = 0;
 80228a6:	2200      	movs	r2, #0
    dhcp->state = new_state;
 80228a8:	210c      	movs	r1, #12
    dhcp->tries = 0;
 80228aa:	719a      	strb	r2, [r3, #6]
    dhcp->state = new_state;
 80228ac:	7159      	strb	r1, [r3, #5]
    dhcp->request_timeout = 0;
 80228ae:	811a      	strh	r2, [r3, #8]
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 80228b0:	4b1c      	ldr	r3, [pc, #112]	; (8022924 <dhcp_recv+0x6ec>)
 80228b2:	4650      	mov	r0, sl
 80228b4:	461a      	mov	r2, r3
 80228b6:	4619      	mov	r1, r3
 80228b8:	f7f9 f968 	bl	801bb8c <netif_set_addr>
  dhcp_discover(netif);
 80228bc:	4650      	mov	r0, sl
 80228be:	f7ff fa95 	bl	8021dec <dhcp_discover>
}
 80228c2:	e511      	b.n	80222e8 <dhcp_recv+0xb0>
      dhcp_handle_ack(netif, msg_in);
 80228c4:	4621      	mov	r1, r4
 80228c6:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 80228ca:	f7ff f885 	bl	80219d8 <dhcp_handle_ack.isra.0>
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 80228ce:	f89a 3035 	ldrb.w	r3, [sl, #53]	; 0x35
        dhcp_check(netif);
 80228d2:	4650      	mov	r0, sl
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 80228d4:	0719      	lsls	r1, r3, #28
 80228d6:	d5bf      	bpl.n	8022858 <dhcp_recv+0x620>
        dhcp_check(netif);
 80228d8:	f7fe ff5a 	bl	8021790 <dhcp_check>
 80228dc:	e504      	b.n	80222e8 <dhcp_recv+0xb0>
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 80228de:	4b12      	ldr	r3, [pc, #72]	; (8022928 <dhcp_recv+0x6f0>)
 80228e0:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 80228e4:	4911      	ldr	r1, [pc, #68]	; (802292c <dhcp_recv+0x6f4>)
 80228e6:	4812      	ldr	r0, [pc, #72]	; (8022930 <dhcp_recv+0x6f8>)
 80228e8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80228ec:	f003 feb2 	bl	8026654 <iprintf>
 80228f0:	e4fa      	b.n	80222e8 <dhcp_recv+0xb0>
      if (offset + len + 2 > 0xFFFF) {
 80228f2:	4434      	add	r4, r6
 80228f4:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 80228f8:	4294      	cmp	r4, r2
 80228fa:	f73f acf3 	bgt.w	80222e4 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 80228fe:	19bc      	adds	r4, r7, r6
 8022900:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 8022902:	e555      	b.n	80223b0 <dhcp_recv+0x178>
      if (offset + len + 2 > 0xFFFF) {
 8022904:	4434      	add	r4, r6
 8022906:	f64f 71fd 	movw	r1, #65533	; 0xfffd
 802290a:	428c      	cmp	r4, r1
 802290c:	f73f acea 	bgt.w	80222e4 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 8022910:	19bc      	adds	r4, r7, r6
 8022912:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 8022914:	2e00      	cmp	r6, #0
 8022916:	f43f ad4b 	beq.w	80223b0 <dhcp_recv+0x178>
        decode_len = LWIP_MIN(len, 4 * DNS_MAX_SERVERS);
 802291a:	4616      	mov	r6, r2
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
 802291c:	f04f 0808 	mov.w	r8, #8
 8022920:	e563      	b.n	80223ea <dhcp_recv+0x1b2>
 8022922:	bf00      	nop
 8022924:	080471e4 	.word	0x080471e4
 8022928:	08046b30 	.word	0x08046b30
 802292c:	08046e14 	.word	0x08046e14
 8022930:	0802b34c 	.word	0x0802b34c

08022934 <dhcp_network_changed>:
{
 8022934:	b538      	push	{r3, r4, r5, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8022936:	6a85      	ldr	r5, [r0, #40]	; 0x28
  if (!dhcp) {
 8022938:	b135      	cbz	r5, 8022948 <dhcp_network_changed+0x14>
  switch (dhcp->state) {
 802293a:	796b      	ldrb	r3, [r5, #5]
 802293c:	4604      	mov	r4, r0
 802293e:	2b05      	cmp	r3, #5
 8022940:	d803      	bhi.n	802294a <dhcp_network_changed+0x16>
 8022942:	2b02      	cmp	r3, #2
 8022944:	d813      	bhi.n	802296e <dhcp_network_changed+0x3a>
 8022946:	b95b      	cbnz	r3, 8022960 <dhcp_network_changed+0x2c>
}
 8022948:	bd38      	pop	{r3, r4, r5, pc}
  switch (dhcp->state) {
 802294a:	2b0a      	cmp	r3, #10
 802294c:	d00f      	beq.n	802296e <dhcp_network_changed+0x3a>
      LWIP_ASSERT("invalid dhcp->state", dhcp->state <= DHCP_STATE_BACKING_OFF);
 802294e:	2b0c      	cmp	r3, #12
 8022950:	d906      	bls.n	8022960 <dhcp_network_changed+0x2c>
 8022952:	4b0a      	ldr	r3, [pc, #40]	; (802297c <dhcp_network_changed+0x48>)
 8022954:	f240 326d 	movw	r2, #877	; 0x36d
 8022958:	4909      	ldr	r1, [pc, #36]	; (8022980 <dhcp_network_changed+0x4c>)
 802295a:	480a      	ldr	r0, [pc, #40]	; (8022984 <dhcp_network_changed+0x50>)
 802295c:	f003 fe7a 	bl	8026654 <iprintf>
      dhcp->tries = 0;
 8022960:	2300      	movs	r3, #0
      dhcp_discover(netif);
 8022962:	4620      	mov	r0, r4
      dhcp->tries = 0;
 8022964:	71ab      	strb	r3, [r5, #6]
}
 8022966:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      dhcp_discover(netif);
 802296a:	f7ff ba3f 	b.w	8021dec <dhcp_discover>
      dhcp->tries = 0;
 802296e:	2300      	movs	r3, #0
      dhcp_reboot(netif);
 8022970:	4620      	mov	r0, r4
      dhcp->tries = 0;
 8022972:	71ab      	strb	r3, [r5, #6]
}
 8022974:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      dhcp_reboot(netif);
 8022978:	f7ff b938 	b.w	8021bec <dhcp_reboot.isra.0>
 802297c:	08046b30 	.word	0x08046b30
 8022980:	08046e70 	.word	0x08046e70
 8022984:	0802b34c 	.word	0x0802b34c

08022988 <dhcp_arp_reply>:
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8022988:	2800      	cmp	r0, #0
 802298a:	d066      	beq.n	8022a5a <dhcp_arp_reply+0xd2>
{
 802298c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  dhcp = netif_dhcp_data(netif);
 8022990:	6a85      	ldr	r5, [r0, #40]	; 0x28
{
 8022992:	b085      	sub	sp, #20
 8022994:	4604      	mov	r4, r0
  if ((dhcp != NULL) && (dhcp->state == DHCP_STATE_CHECKING)) {
 8022996:	b115      	cbz	r5, 802299e <dhcp_arp_reply+0x16>
 8022998:	796b      	ldrb	r3, [r5, #5]
 802299a:	2b08      	cmp	r3, #8
 802299c:	d002      	beq.n	80229a4 <dhcp_arp_reply+0x1c>
}
 802299e:	b005      	add	sp, #20
 80229a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (ip4_addr_cmp(addr, &dhcp->offered_ip_addr)) {
 80229a4:	680a      	ldr	r2, [r1, #0]
 80229a6:	69eb      	ldr	r3, [r5, #28]
 80229a8:	429a      	cmp	r2, r3
 80229aa:	d1f8      	bne.n	802299e <dhcp_arp_reply+0x16>
    dhcp->tries = 0;
 80229ac:	2200      	movs	r2, #0
    dhcp->state = new_state;
 80229ae:	230c      	movs	r3, #12
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 80229b0:	4629      	mov	r1, r5
    dhcp->tries = 0;
 80229b2:	71aa      	strb	r2, [r5, #6]
    dhcp->state = new_state;
 80229b4:	716b      	strb	r3, [r5, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 80229b6:	f10d 030e 	add.w	r3, sp, #14
    dhcp->request_timeout = 0;
 80229ba:	812a      	strh	r2, [r5, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 80229bc:	2204      	movs	r2, #4
 80229be:	f7ff f863 	bl	8021a88 <dhcp_create_msg>
  if (p_out != NULL) {
 80229c2:	4606      	mov	r6, r0
 80229c4:	2800      	cmp	r0, #0
 80229c6:	d040      	beq.n	8022a4a <dhcp_arp_reply+0xc2>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 80229c8:	f8bd 900e 	ldrh.w	r9, [sp, #14]
 80229cc:	6847      	ldr	r7, [r0, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 80229ce:	f109 0306 	add.w	r3, r9, #6
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 80229d2:	37f0      	adds	r7, #240	; 0xf0
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 80229d4:	2b44      	cmp	r3, #68	; 0x44
 80229d6:	d847      	bhi.n	8022a68 <dhcp_arp_reply+0xe0>
  options[options_out_len++] = option_type;
 80229d8:	2232      	movs	r2, #50	; 0x32
 80229da:	f109 0301 	add.w	r3, r9, #1
  options[options_out_len++] = option_len;
 80229de:	f109 0802 	add.w	r8, r9, #2
  options[options_out_len++] = option_type;
 80229e2:	f807 2009 	strb.w	r2, [r7, r9]
  options[options_out_len++] = option_len;
 80229e6:	b29b      	uxth	r3, r3
 80229e8:	2204      	movs	r2, #4
 80229ea:	fa1f f888 	uxth.w	r8, r8
 80229ee:	54fa      	strb	r2, [r7, r3]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 80229f0:	69e8      	ldr	r0, [r5, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 80229f2:	f8ad 800e 	strh.w	r8, [sp, #14]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 80229f6:	f7f7 fd2b 	bl	801a450 <lwip_htonl>
 80229fa:	4639      	mov	r1, r7
 80229fc:	4602      	mov	r2, r0
 80229fe:	4640      	mov	r0, r8
 8022a00:	f7fe fea2 	bl	8021748 <dhcp_option_long>
  options[options_out_len++] = DHCP_OPTION_END;
 8022a04:	1c41      	adds	r1, r0, #1
 8022a06:	23ff      	movs	r3, #255	; 0xff
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8022a08:	f8ad 000e 	strh.w	r0, [sp, #14]
  options[options_out_len++] = DHCP_OPTION_END;
 8022a0c:	b289      	uxth	r1, r1
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8022a0e:	4602      	mov	r2, r0
  options[options_out_len++] = DHCP_OPTION_END;
 8022a10:	543b      	strb	r3, [r7, r0]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8022a12:	2943      	cmp	r1, #67	; 0x43
 8022a14:	d807      	bhi.n	8022a26 <dhcp_arp_reply+0x9e>
    options[options_out_len++] = 0;
 8022a16:	f1c2 0243 	rsb	r2, r2, #67	; 0x43
 8022a1a:	1878      	adds	r0, r7, r1
 8022a1c:	2100      	movs	r1, #0
 8022a1e:	b292      	uxth	r2, r2
 8022a20:	f002 fe7a 	bl	8025718 <memset>
 8022a24:	2144      	movs	r1, #68	; 0x44
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8022a26:	31f0      	adds	r1, #240	; 0xf0
 8022a28:	4630      	mov	r0, r6
 8022a2a:	b289      	uxth	r1, r1
 8022a2c:	f7f9 fc30 	bl	801c290 <pbuf_realloc>
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8022a30:	4911      	ldr	r1, [pc, #68]	; (8022a78 <dhcp_arp_reply+0xf0>)
 8022a32:	4a12      	ldr	r2, [pc, #72]	; (8022a7c <dhcp_arp_reply+0xf4>)
 8022a34:	2343      	movs	r3, #67	; 0x43
 8022a36:	9400      	str	r4, [sp, #0]
 8022a38:	6808      	ldr	r0, [r1, #0]
 8022a3a:	4631      	mov	r1, r6
 8022a3c:	9201      	str	r2, [sp, #4]
 8022a3e:	4a10      	ldr	r2, [pc, #64]	; (8022a80 <dhcp_arp_reply+0xf8>)
 8022a40:	f7fe fc6c 	bl	802131c <udp_sendto_if_src>
    pbuf_free(p_out);
 8022a44:	4630      	mov	r0, r6
 8022a46:	f7f9 fd3b 	bl	801c4c0 <pbuf_free>
  if (dhcp->tries < 255) {
 8022a4a:	79ab      	ldrb	r3, [r5, #6]
 8022a4c:	2bff      	cmp	r3, #255	; 0xff
 8022a4e:	d001      	beq.n	8022a54 <dhcp_arp_reply+0xcc>
    dhcp->tries++;
 8022a50:	3301      	adds	r3, #1
 8022a52:	71ab      	strb	r3, [r5, #6]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8022a54:	2314      	movs	r3, #20
 8022a56:	812b      	strh	r3, [r5, #8]
  return result;
 8022a58:	e7a1      	b.n	802299e <dhcp_arp_reply+0x16>
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8022a5a:	4b0a      	ldr	r3, [pc, #40]	; (8022a84 <dhcp_arp_reply+0xfc>)
 8022a5c:	f240 328b 	movw	r2, #907	; 0x38b
 8022a60:	4909      	ldr	r1, [pc, #36]	; (8022a88 <dhcp_arp_reply+0x100>)
 8022a62:	480a      	ldr	r0, [pc, #40]	; (8022a8c <dhcp_arp_reply+0x104>)
 8022a64:	f003 bdf6 	b.w	8026654 <iprintf>
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8022a68:	4b06      	ldr	r3, [pc, #24]	; (8022a84 <dhcp_arp_reply+0xfc>)
 8022a6a:	f240 529a 	movw	r2, #1434	; 0x59a
 8022a6e:	4908      	ldr	r1, [pc, #32]	; (8022a90 <dhcp_arp_reply+0x108>)
 8022a70:	4806      	ldr	r0, [pc, #24]	; (8022a8c <dhcp_arp_reply+0x104>)
 8022a72:	f003 fdef 	bl	8026654 <iprintf>
 8022a76:	e7af      	b.n	80229d8 <dhcp_arp_reply+0x50>
 8022a78:	2002e500 	.word	0x2002e500
 8022a7c:	080471e4 	.word	0x080471e4
 8022a80:	080471e8 	.word	0x080471e8
 8022a84:	08046b30 	.word	0x08046b30
 8022a88:	0802e5c0 	.word	0x0802e5c0
 8022a8c:	0802b34c 	.word	0x0802b34c
 8022a90:	08046ca4 	.word	0x08046ca4

08022a94 <dhcp_renew>:
{
 8022a94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8022a98:	6a87      	ldr	r7, [r0, #40]	; 0x28
{
 8022a9a:	b087      	sub	sp, #28
 8022a9c:	4683      	mov	fp, r0
  if (new_state != dhcp->state) {
 8022a9e:	797b      	ldrb	r3, [r7, #5]
 8022aa0:	2b05      	cmp	r3, #5
 8022aa2:	d004      	beq.n	8022aae <dhcp_renew+0x1a>
    dhcp->tries = 0;
 8022aa4:	2300      	movs	r3, #0
    dhcp->state = new_state;
 8022aa6:	2205      	movs	r2, #5
    dhcp->tries = 0;
 8022aa8:	71bb      	strb	r3, [r7, #6]
    dhcp->state = new_state;
 8022aaa:	717a      	strb	r2, [r7, #5]
    dhcp->request_timeout = 0;
 8022aac:	813b      	strh	r3, [r7, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8022aae:	f10d 0316 	add.w	r3, sp, #22
 8022ab2:	2203      	movs	r2, #3
 8022ab4:	4639      	mov	r1, r7
 8022ab6:	4658      	mov	r0, fp
 8022ab8:	f7fe ffe6 	bl	8021a88 <dhcp_create_msg>
  if (p_out != NULL) {
 8022abc:	4605      	mov	r5, r0
 8022abe:	2800      	cmp	r0, #0
 8022ac0:	f000 80b9 	beq.w	8022c36 <dhcp_renew+0x1a2>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8022ac4:	f8bd 4016 	ldrh.w	r4, [sp, #22]
 8022ac8:	6846      	ldr	r6, [r0, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8022aca:	f104 0804 	add.w	r8, r4, #4
 8022ace:	f104 0902 	add.w	r9, r4, #2
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8022ad2:	36f0      	adds	r6, #240	; 0xf0
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8022ad4:	f1b8 0f44 	cmp.w	r8, #68	; 0x44
 8022ad8:	f200 8095 	bhi.w	8022c06 <dhcp_renew+0x172>
  options[options_out_len++] = option_type;
 8022adc:	2239      	movs	r2, #57	; 0x39
 8022ade:	1c63      	adds	r3, r4, #1
 8022ae0:	fa1f f189 	uxth.w	r1, r9
 8022ae4:	5532      	strb	r2, [r6, r4]
  options[options_out_len++] = option_len;
 8022ae6:	b29b      	uxth	r3, r3
 8022ae8:	2202      	movs	r2, #2
 8022aea:	9103      	str	r1, [sp, #12]
 8022aec:	54f2      	strb	r2, [r6, r3]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8022aee:	188b      	adds	r3, r1, r2
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8022af0:	f8bb a02c 	ldrh.w	sl, [fp, #44]	; 0x2c
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8022af4:	2b44      	cmp	r3, #68	; 0x44
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8022af6:	f8ad 9016 	strh.w	r9, [sp, #22]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8022afa:	f200 8094 	bhi.w	8022c26 <dhcp_renew+0x192>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8022afe:	1ce3      	adds	r3, r4, #3
 8022b00:	fa1f f988 	uxth.w	r9, r8
 8022b04:	ea4f 221a 	mov.w	r2, sl, lsr #8
 8022b08:	9903      	ldr	r1, [sp, #12]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8022b0a:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8022b0c:	5472      	strb	r2, [r6, r1]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8022b0e:	f806 a003 	strb.w	sl, [r6, r3]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8022b12:	f109 0306 	add.w	r3, r9, #6
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8022b16:	f8ad 8016 	strh.w	r8, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8022b1a:	2b44      	cmp	r3, #68	; 0x44
 8022b1c:	d87b      	bhi.n	8022c16 <dhcp_renew+0x182>
  options[options_out_len++] = option_len;
 8022b1e:	f104 0806 	add.w	r8, r4, #6
  options[options_out_len++] = option_type;
 8022b22:	2237      	movs	r2, #55	; 0x37
 8022b24:	1d63      	adds	r3, r4, #5
 8022b26:	f8df a134 	ldr.w	sl, [pc, #308]	; 8022c5c <dhcp_renew+0x1c8>
  options[options_out_len++] = option_len;
 8022b2a:	fa1f f888 	uxth.w	r8, r8
  options[options_out_len++] = option_type;
 8022b2e:	f806 2009 	strb.w	r2, [r6, r9]
  options[options_out_len++] = option_len;
 8022b32:	b29b      	uxth	r3, r3
 8022b34:	2204      	movs	r2, #4
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8022b36:	f1b8 0f43 	cmp.w	r8, #67	; 0x43
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8022b3a:	f04f 0901 	mov.w	r9, #1
  options[options_out_len++] = option_len;
 8022b3e:	54f2      	strb	r2, [r6, r3]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8022b40:	493e      	ldr	r1, [pc, #248]	; (8022c3c <dhcp_renew+0x1a8>)
 8022b42:	4b3f      	ldr	r3, [pc, #252]	; (8022c40 <dhcp_renew+0x1ac>)
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8022b44:	f8ad 8016 	strh.w	r8, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8022b48:	d80f      	bhi.n	8022b6a <dhcp_renew+0xd6>
  options[options_out_len++] = value;
 8022b4a:	f108 0201 	add.w	r2, r8, #1
 8022b4e:	f806 9008 	strb.w	r9, [r6, r8]
 8022b52:	fa1f f882 	uxth.w	r8, r2
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8022b56:	4a3b      	ldr	r2, [pc, #236]	; (8022c44 <dhcp_renew+0x1b0>)
 8022b58:	4592      	cmp	sl, r2
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8022b5a:	f8ad 8016 	strh.w	r8, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8022b5e:	d00c      	beq.n	8022b7a <dhcp_renew+0xe6>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8022b60:	f1b8 0f43 	cmp.w	r8, #67	; 0x43
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8022b64:	f81a 9b01 	ldrb.w	r9, [sl], #1
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8022b68:	d9ef      	bls.n	8022b4a <dhcp_renew+0xb6>
 8022b6a:	f240 52a6 	movw	r2, #1446	; 0x5a6
 8022b6e:	4836      	ldr	r0, [pc, #216]	; (8022c48 <dhcp_renew+0x1b4>)
 8022b70:	f003 fd70 	bl	8026654 <iprintf>
 8022b74:	4b32      	ldr	r3, [pc, #200]	; (8022c40 <dhcp_renew+0x1ac>)
 8022b76:	4931      	ldr	r1, [pc, #196]	; (8022c3c <dhcp_renew+0x1a8>)
 8022b78:	e7e7      	b.n	8022b4a <dhcp_renew+0xb6>
  options[options_out_len++] = DHCP_OPTION_END;
 8022b7a:	f104 000b 	add.w	r0, r4, #11
  options[options_out_len++] = value;
 8022b7e:	f104 030a 	add.w	r3, r4, #10
  options[options_out_len++] = DHCP_OPTION_END;
 8022b82:	22ff      	movs	r2, #255	; 0xff
 8022b84:	b280      	uxth	r0, r0
 8022b86:	b29b      	uxth	r3, r3
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8022b88:	2843      	cmp	r0, #67	; 0x43
  options[options_out_len++] = DHCP_OPTION_END;
 8022b8a:	54f2      	strb	r2, [r6, r3]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8022b8c:	d808      	bhi.n	8022ba0 <dhcp_renew+0x10c>
    options[options_out_len++] = 0;
 8022b8e:	f1c4 0438 	rsb	r4, r4, #56	; 0x38
 8022b92:	4430      	add	r0, r6
 8022b94:	2100      	movs	r1, #0
 8022b96:	b2a4      	uxth	r4, r4
 8022b98:	1c62      	adds	r2, r4, #1
 8022b9a:	f002 fdbd 	bl	8025718 <memset>
 8022b9e:	2044      	movs	r0, #68	; 0x44
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8022ba0:	f100 01f0 	add.w	r1, r0, #240	; 0xf0
 8022ba4:	4628      	mov	r0, r5
 8022ba6:	b289      	uxth	r1, r1
 8022ba8:	f7f9 fb72 	bl	801c290 <pbuf_realloc>
    result = udp_sendto_if(dhcp_pcb, p_out, &dhcp->server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8022bac:	4827      	ldr	r0, [pc, #156]	; (8022c4c <dhcp_renew+0x1b8>)
 8022bae:	2343      	movs	r3, #67	; 0x43
 8022bb0:	f107 0218 	add.w	r2, r7, #24
 8022bb4:	6800      	ldr	r0, [r0, #0]
 8022bb6:	4629      	mov	r1, r5
 8022bb8:	f8cd b000 	str.w	fp, [sp]
 8022bbc:	f7fe fc62 	bl	8021484 <udp_sendto_if>
 8022bc0:	4604      	mov	r4, r0
    pbuf_free(p_out);
 8022bc2:	4628      	mov	r0, r5
 8022bc4:	f7f9 fc7c 	bl	801c4c0 <pbuf_free>
  if (dhcp->tries < 255) {
 8022bc8:	79bb      	ldrb	r3, [r7, #6]
 8022bca:	2bff      	cmp	r3, #255	; 0xff
 8022bcc:	d015      	beq.n	8022bfa <dhcp_renew+0x166>
    dhcp->tries++;
 8022bce:	3301      	adds	r3, #1
 8022bd0:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 8022bd2:	2b09      	cmp	r3, #9
    dhcp->tries++;
 8022bd4:	71bb      	strb	r3, [r7, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 8022bd6:	d810      	bhi.n	8022bfa <dhcp_renew+0x166>
 8022bd8:	ebc3 1143 	rsb	r1, r3, r3, lsl #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8022bdc:	4a1c      	ldr	r2, [pc, #112]	; (8022c50 <dhcp_renew+0x1bc>)
}
 8022bde:	4620      	mov	r0, r4
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 8022be0:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8022be4:	011b      	lsls	r3, r3, #4
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8022be6:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8022bea:	b29b      	uxth	r3, r3
 8022bec:	fba2 2303 	umull	r2, r3, r2, r3
 8022bf0:	095b      	lsrs	r3, r3, #5
 8022bf2:	813b      	strh	r3, [r7, #8]
}
 8022bf4:	b007      	add	sp, #28
 8022bf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 8022bfa:	2328      	movs	r3, #40	; 0x28
}
 8022bfc:	4620      	mov	r0, r4
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8022bfe:	813b      	strh	r3, [r7, #8]
}
 8022c00:	b007      	add	sp, #28
 8022c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8022c06:	4b0e      	ldr	r3, [pc, #56]	; (8022c40 <dhcp_renew+0x1ac>)
 8022c08:	f240 529a 	movw	r2, #1434	; 0x59a
 8022c0c:	4911      	ldr	r1, [pc, #68]	; (8022c54 <dhcp_renew+0x1c0>)
 8022c0e:	480e      	ldr	r0, [pc, #56]	; (8022c48 <dhcp_renew+0x1b4>)
 8022c10:	f003 fd20 	bl	8026654 <iprintf>
 8022c14:	e762      	b.n	8022adc <dhcp_renew+0x48>
 8022c16:	4b0a      	ldr	r3, [pc, #40]	; (8022c40 <dhcp_renew+0x1ac>)
 8022c18:	f240 529a 	movw	r2, #1434	; 0x59a
 8022c1c:	490d      	ldr	r1, [pc, #52]	; (8022c54 <dhcp_renew+0x1c0>)
 8022c1e:	480a      	ldr	r0, [pc, #40]	; (8022c48 <dhcp_renew+0x1b4>)
 8022c20:	f003 fd18 	bl	8026654 <iprintf>
 8022c24:	e77b      	b.n	8022b1e <dhcp_renew+0x8a>
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8022c26:	4b06      	ldr	r3, [pc, #24]	; (8022c40 <dhcp_renew+0x1ac>)
 8022c28:	f240 52ae 	movw	r2, #1454	; 0x5ae
 8022c2c:	490a      	ldr	r1, [pc, #40]	; (8022c58 <dhcp_renew+0x1c4>)
 8022c2e:	4806      	ldr	r0, [pc, #24]	; (8022c48 <dhcp_renew+0x1b4>)
 8022c30:	f003 fd10 	bl	8026654 <iprintf>
 8022c34:	e763      	b.n	8022afe <dhcp_renew+0x6a>
    result = ERR_MEM;
 8022c36:	f04f 34ff 	mov.w	r4, #4294967295
 8022c3a:	e7c5      	b.n	8022bc8 <dhcp_renew+0x134>
 8022c3c:	08046d24 	.word	0x08046d24
 8022c40:	08046b30 	.word	0x08046b30
 8022c44:	08046eac 	.word	0x08046eac
 8022c48:	0802b34c 	.word	0x0802b34c
 8022c4c:	2002e500 	.word	0x2002e500
 8022c50:	10624dd3 	.word	0x10624dd3
 8022c54:	08046ca4 	.word	0x08046ca4
 8022c58:	08046ce8 	.word	0x08046ce8
 8022c5c:	08046ea9 	.word	0x08046ea9

08022c60 <dhcp_release_and_stop>:
{
 8022c60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8022c64:	6a84      	ldr	r4, [r0, #40]	; 0x28
{
 8022c66:	b084      	sub	sp, #16
  if (dhcp == NULL) {
 8022c68:	2c00      	cmp	r4, #0
 8022c6a:	d06c      	beq.n	8022d46 <dhcp_release_and_stop+0xe6>
  if (dhcp->state == DHCP_STATE_OFF) {
 8022c6c:	7962      	ldrb	r2, [r4, #5]
 8022c6e:	2a00      	cmp	r2, #0
 8022c70:	d069      	beq.n	8022d46 <dhcp_release_and_stop+0xe6>
  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 8022c72:	69a1      	ldr	r1, [r4, #24]
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 8022c74:	2300      	movs	r3, #0
 8022c76:	4605      	mov	r5, r0
  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 8022c78:	9103      	str	r1, [sp, #12]
u8_t
dhcp_supplied_address(const struct netif *netif)
{
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
    struct dhcp *dhcp = netif_dhcp_data(netif);
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 8022c7a:	1f11      	subs	r1, r2, #4
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 8022c7c:	61e3      	str	r3, [r4, #28]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 8022c7e:	2901      	cmp	r1, #1
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 8022c80:	61a3      	str	r3, [r4, #24]
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 8022c82:	62a3      	str	r3, [r4, #40]	; 0x28
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 8022c84:	81e3      	strh	r3, [r4, #14]
 8022c86:	6123      	str	r3, [r4, #16]
 8022c88:	82a3      	strh	r3, [r4, #20]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 8022c8a:	e9c4 3308 	strd	r3, r3, [r4, #32]
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 8022c8e:	e9c4 330b 	strd	r3, r3, [r4, #44]	; 0x2c
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 8022c92:	d901      	bls.n	8022c98 <dhcp_release_and_stop+0x38>
 8022c94:	2a0a      	cmp	r2, #10
 8022c96:	d148      	bne.n	8022d2a <dhcp_release_and_stop+0xca>
    p_out = dhcp_create_msg(netif, dhcp, DHCP_RELEASE, &options_out_len);
 8022c98:	f10d 030a 	add.w	r3, sp, #10
 8022c9c:	2207      	movs	r2, #7
 8022c9e:	4621      	mov	r1, r4
 8022ca0:	4628      	mov	r0, r5
 8022ca2:	f7fe fef1 	bl	8021a88 <dhcp_create_msg>
    if (p_out != NULL) {
 8022ca6:	4606      	mov	r6, r0
 8022ca8:	2800      	cmp	r0, #0
 8022caa:	d03e      	beq.n	8022d2a <dhcp_release_and_stop+0xca>
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 8022cac:	f8bd 800a 	ldrh.w	r8, [sp, #10]
 8022cb0:	6877      	ldr	r7, [r6, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8022cb2:	f108 0306 	add.w	r3, r8, #6
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 8022cb6:	37f0      	adds	r7, #240	; 0xf0
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8022cb8:	2b44      	cmp	r3, #68	; 0x44
 8022cba:	d84e      	bhi.n	8022d5a <dhcp_release_and_stop+0xfa>
  options[options_out_len++] = option_type;
 8022cbc:	f108 0301 	add.w	r3, r8, #1
 8022cc0:	2236      	movs	r2, #54	; 0x36
  options[options_out_len++] = option_len;
 8022cc2:	b29b      	uxth	r3, r3
  options[options_out_len++] = option_type;
 8022cc4:	f807 2008 	strb.w	r2, [r7, r8]
  options[options_out_len++] = option_len;
 8022cc8:	2204      	movs	r2, #4
 8022cca:	f108 0802 	add.w	r8, r8, #2
 8022cce:	54fa      	strb	r2, [r7, r3]
 8022cd0:	fa1f f888 	uxth.w	r8, r8
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 8022cd4:	9803      	ldr	r0, [sp, #12]
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 8022cd6:	f8ad 800a 	strh.w	r8, [sp, #10]
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 8022cda:	f7f7 fbb9 	bl	801a450 <lwip_htonl>
 8022cde:	4639      	mov	r1, r7
 8022ce0:	4602      	mov	r2, r0
 8022ce2:	4640      	mov	r0, r8
 8022ce4:	f7fe fd30 	bl	8021748 <dhcp_option_long>
  options[options_out_len++] = DHCP_OPTION_END;
 8022ce8:	1c43      	adds	r3, r0, #1
 8022cea:	21ff      	movs	r1, #255	; 0xff
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 8022cec:	f8ad 000a 	strh.w	r0, [sp, #10]
  options[options_out_len++] = DHCP_OPTION_END;
 8022cf0:	b29b      	uxth	r3, r3
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 8022cf2:	4602      	mov	r2, r0
  options[options_out_len++] = DHCP_OPTION_END;
 8022cf4:	5439      	strb	r1, [r7, r0]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8022cf6:	2b43      	cmp	r3, #67	; 0x43
 8022cf8:	d807      	bhi.n	8022d0a <dhcp_release_and_stop+0xaa>
    options[options_out_len++] = 0;
 8022cfa:	f1c2 0243 	rsb	r2, r2, #67	; 0x43
 8022cfe:	18f8      	adds	r0, r7, r3
 8022d00:	2100      	movs	r1, #0
 8022d02:	b292      	uxth	r2, r2
 8022d04:	f002 fd08 	bl	8025718 <memset>
 8022d08:	2344      	movs	r3, #68	; 0x44
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8022d0a:	33f0      	adds	r3, #240	; 0xf0
 8022d0c:	4630      	mov	r0, r6
 8022d0e:	b299      	uxth	r1, r3
 8022d10:	f7f9 fabe 	bl	801c290 <pbuf_realloc>
      udp_sendto_if(dhcp_pcb, p_out, &server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8022d14:	4a15      	ldr	r2, [pc, #84]	; (8022d6c <dhcp_release_and_stop+0x10c>)
 8022d16:	9500      	str	r5, [sp, #0]
 8022d18:	2343      	movs	r3, #67	; 0x43
 8022d1a:	6810      	ldr	r0, [r2, #0]
 8022d1c:	4631      	mov	r1, r6
 8022d1e:	aa03      	add	r2, sp, #12
 8022d20:	f7fe fbb0 	bl	8021484 <udp_sendto_if>
      pbuf_free(p_out);
 8022d24:	4630      	mov	r0, r6
 8022d26:	f7f9 fbcb 	bl	801c4c0 <pbuf_free>
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 8022d2a:	4b11      	ldr	r3, [pc, #68]	; (8022d70 <dhcp_release_and_stop+0x110>)
 8022d2c:	4628      	mov	r0, r5
 8022d2e:	461a      	mov	r2, r3
 8022d30:	4619      	mov	r1, r3
 8022d32:	f7f8 ff2b 	bl	801bb8c <netif_set_addr>
  if (new_state != dhcp->state) {
 8022d36:	7963      	ldrb	r3, [r4, #5]
 8022d38:	b11b      	cbz	r3, 8022d42 <dhcp_release_and_stop+0xe2>
    dhcp->state = new_state;
 8022d3a:	2300      	movs	r3, #0
 8022d3c:	7163      	strb	r3, [r4, #5]
    dhcp->tries = 0;
 8022d3e:	71a3      	strb	r3, [r4, #6]
    dhcp->request_timeout = 0;
 8022d40:	8123      	strh	r3, [r4, #8]
  if (dhcp->pcb_allocated != 0) {
 8022d42:	7923      	ldrb	r3, [r4, #4]
 8022d44:	b913      	cbnz	r3, 8022d4c <dhcp_release_and_stop+0xec>
}
 8022d46:	b004      	add	sp, #16
 8022d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 8022d4c:	f7fe fe22 	bl	8021994 <dhcp_dec_pcb_refcount>
    dhcp->pcb_allocated = 0;
 8022d50:	2300      	movs	r3, #0
 8022d52:	7123      	strb	r3, [r4, #4]
}
 8022d54:	b004      	add	sp, #16
 8022d56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8022d5a:	4b06      	ldr	r3, [pc, #24]	; (8022d74 <dhcp_release_and_stop+0x114>)
 8022d5c:	f240 529a 	movw	r2, #1434	; 0x59a
 8022d60:	4905      	ldr	r1, [pc, #20]	; (8022d78 <dhcp_release_and_stop+0x118>)
 8022d62:	4806      	ldr	r0, [pc, #24]	; (8022d7c <dhcp_release_and_stop+0x11c>)
 8022d64:	f003 fc76 	bl	8026654 <iprintf>
 8022d68:	e7a8      	b.n	8022cbc <dhcp_release_and_stop+0x5c>
 8022d6a:	bf00      	nop
 8022d6c:	2002e500 	.word	0x2002e500
 8022d70:	080471e4 	.word	0x080471e4
 8022d74:	08046b30 	.word	0x08046b30
 8022d78:	08046ca4 	.word	0x08046ca4
 8022d7c:	0802b34c 	.word	0x0802b34c

08022d80 <dhcp_start>:
{
 8022d80:	b570      	push	{r4, r5, r6, lr}
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 8022d82:	2800      	cmp	r0, #0
 8022d84:	d046      	beq.n	8022e14 <dhcp_start+0x94>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 8022d86:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8022d8a:	4604      	mov	r4, r0
 8022d8c:	07da      	lsls	r2, r3, #31
 8022d8e:	d537      	bpl.n	8022e00 <dhcp_start+0x80>
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 8022d90:	8d83      	ldrh	r3, [r0, #44]	; 0x2c
  dhcp = netif_dhcp_data(netif);
 8022d92:	6a85      	ldr	r5, [r0, #40]	; 0x28
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 8022d94:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 8022d98:	d32f      	bcc.n	8022dfa <dhcp_start+0x7a>
  if (dhcp == NULL) {
 8022d9a:	b33d      	cbz	r5, 8022dec <dhcp_start+0x6c>
    if (dhcp->pcb_allocated != 0) {
 8022d9c:	792b      	ldrb	r3, [r5, #4]
 8022d9e:	bb13      	cbnz	r3, 8022de6 <dhcp_start+0x66>
  memset(dhcp, 0, sizeof(struct dhcp));
 8022da0:	2234      	movs	r2, #52	; 0x34
 8022da2:	2100      	movs	r1, #0
 8022da4:	4628      	mov	r0, r5
 8022da6:	f002 fcb7 	bl	8025718 <memset>
  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 8022daa:	f7fe fdb9 	bl	8021920 <dhcp_inc_pcb_refcount>
 8022dae:	4606      	mov	r6, r0
 8022db0:	bb18      	cbnz	r0, 8022dfa <dhcp_start+0x7a>
  dhcp->pcb_allocated = 1;
 8022db2:	2301      	movs	r3, #1
 8022db4:	712b      	strb	r3, [r5, #4]
  if (!netif_is_link_up(netif)) {
 8022db6:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8022dba:	075b      	lsls	r3, r3, #29
 8022dbc:	d408      	bmi.n	8022dd0 <dhcp_start+0x50>
  if (new_state != dhcp->state) {
 8022dbe:	796b      	ldrb	r3, [r5, #5]
 8022dc0:	2b02      	cmp	r3, #2
 8022dc2:	d003      	beq.n	8022dcc <dhcp_start+0x4c>
    dhcp->state = new_state;
 8022dc4:	2302      	movs	r3, #2
    dhcp->tries = 0;
 8022dc6:	71a8      	strb	r0, [r5, #6]
    dhcp->request_timeout = 0;
 8022dc8:	8128      	strh	r0, [r5, #8]
    dhcp->state = new_state;
 8022dca:	716b      	strb	r3, [r5, #5]
}
 8022dcc:	4630      	mov	r0, r6
 8022dce:	bd70      	pop	{r4, r5, r6, pc}
  result = dhcp_discover(netif);
 8022dd0:	4620      	mov	r0, r4
 8022dd2:	f7ff f80b 	bl	8021dec <dhcp_discover>
  if (result != ERR_OK) {
 8022dd6:	2800      	cmp	r0, #0
 8022dd8:	d0f8      	beq.n	8022dcc <dhcp_start+0x4c>
    dhcp_release_and_stop(netif);
 8022dda:	4620      	mov	r0, r4
    return ERR_MEM;
 8022ddc:	f04f 36ff 	mov.w	r6, #4294967295
    dhcp_release_and_stop(netif);
 8022de0:	f7ff ff3e 	bl	8022c60 <dhcp_release_and_stop>
    return ERR_MEM;
 8022de4:	e7f2      	b.n	8022dcc <dhcp_start+0x4c>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 8022de6:	f7fe fdd5 	bl	8021994 <dhcp_dec_pcb_refcount>
 8022dea:	e7d9      	b.n	8022da0 <dhcp_start+0x20>
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 8022dec:	2034      	movs	r0, #52	; 0x34
 8022dee:	f7f8 fc77 	bl	801b6e0 <mem_malloc>
    if (dhcp == NULL) {
 8022df2:	4605      	mov	r5, r0
 8022df4:	b108      	cbz	r0, 8022dfa <dhcp_start+0x7a>
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 8022df6:	62a0      	str	r0, [r4, #40]	; 0x28
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): allocated dhcp"));
 8022df8:	e7d2      	b.n	8022da0 <dhcp_start+0x20>
    return ERR_MEM;
 8022dfa:	f04f 36ff 	mov.w	r6, #4294967295
 8022dfe:	e7e5      	b.n	8022dcc <dhcp_start+0x4c>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 8022e00:	4b09      	ldr	r3, [pc, #36]	; (8022e28 <dhcp_start+0xa8>)
 8022e02:	f44f 723a 	mov.w	r2, #744	; 0x2e8
 8022e06:	4909      	ldr	r1, [pc, #36]	; (8022e2c <dhcp_start+0xac>)
 8022e08:	f06f 060f 	mvn.w	r6, #15
 8022e0c:	4808      	ldr	r0, [pc, #32]	; (8022e30 <dhcp_start+0xb0>)
 8022e0e:	f003 fc21 	bl	8026654 <iprintf>
 8022e12:	e7db      	b.n	8022dcc <dhcp_start+0x4c>
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 8022e14:	4b04      	ldr	r3, [pc, #16]	; (8022e28 <dhcp_start+0xa8>)
 8022e16:	f240 22e7 	movw	r2, #743	; 0x2e7
 8022e1a:	4906      	ldr	r1, [pc, #24]	; (8022e34 <dhcp_start+0xb4>)
 8022e1c:	f06f 060f 	mvn.w	r6, #15
 8022e20:	4803      	ldr	r0, [pc, #12]	; (8022e30 <dhcp_start+0xb0>)
 8022e22:	f003 fc17 	bl	8026654 <iprintf>
 8022e26:	e7d1      	b.n	8022dcc <dhcp_start+0x4c>
 8022e28:	08046b30 	.word	0x08046b30
 8022e2c:	08046e84 	.word	0x08046e84
 8022e30:	0802b34c 	.word	0x0802b34c
 8022e34:	0802e5c0 	.word	0x0802e5c0

08022e38 <dhcp_coarse_tmr>:
  NETIF_FOREACH(netif) {
 8022e38:	4b8a      	ldr	r3, [pc, #552]	; (8023064 <dhcp_coarse_tmr+0x22c>)
{
 8022e3a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  NETIF_FOREACH(netif) {
 8022e3e:	681d      	ldr	r5, [r3, #0]
{
 8022e40:	b087      	sub	sp, #28
  NETIF_FOREACH(netif) {
 8022e42:	b1dd      	cbz	r5, 8022e7c <dhcp_coarse_tmr+0x44>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 8022e44:	6aac      	ldr	r4, [r5, #40]	; 0x28
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 8022e46:	b1b4      	cbz	r4, 8022e76 <dhcp_coarse_tmr+0x3e>
 8022e48:	7963      	ldrb	r3, [r4, #5]
 8022e4a:	b1a3      	cbz	r3, 8022e76 <dhcp_coarse_tmr+0x3e>
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 8022e4c:	8aa1      	ldrh	r1, [r4, #20]
 8022e4e:	b129      	cbz	r1, 8022e5c <dhcp_coarse_tmr+0x24>
 8022e50:	8a62      	ldrh	r2, [r4, #18]
 8022e52:	3201      	adds	r2, #1
 8022e54:	b292      	uxth	r2, r2
 8022e56:	4291      	cmp	r1, r2
 8022e58:	8262      	strh	r2, [r4, #18]
 8022e5a:	d012      	beq.n	8022e82 <dhcp_coarse_tmr+0x4a>
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 8022e5c:	8a22      	ldrh	r2, [r4, #16]
 8022e5e:	b11a      	cbz	r2, 8022e68 <dhcp_coarse_tmr+0x30>
 8022e60:	1e51      	subs	r1, r2, #1
 8022e62:	2a01      	cmp	r2, #1
 8022e64:	8221      	strh	r1, [r4, #16]
 8022e66:	d013      	beq.n	8022e90 <dhcp_coarse_tmr+0x58>
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 8022e68:	89e2      	ldrh	r2, [r4, #14]
 8022e6a:	b122      	cbz	r2, 8022e76 <dhcp_coarse_tmr+0x3e>
 8022e6c:	1e51      	subs	r1, r2, #1
 8022e6e:	2a01      	cmp	r2, #1
 8022e70:	81e1      	strh	r1, [r4, #14]
 8022e72:	f000 8087 	beq.w	8022f84 <dhcp_coarse_tmr+0x14c>
  NETIF_FOREACH(netif) {
 8022e76:	682d      	ldr	r5, [r5, #0]
 8022e78:	2d00      	cmp	r5, #0
 8022e7a:	d1e3      	bne.n	8022e44 <dhcp_coarse_tmr+0xc>
}
 8022e7c:	b007      	add	sp, #28
 8022e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        dhcp_release_and_stop(netif);
 8022e82:	4628      	mov	r0, r5
 8022e84:	f7ff feec 	bl	8022c60 <dhcp_release_and_stop>
        dhcp_start(netif);
 8022e88:	4628      	mov	r0, r5
 8022e8a:	f7ff ff79 	bl	8022d80 <dhcp_start>
 8022e8e:	e7f2      	b.n	8022e76 <dhcp_coarse_tmr+0x3e>
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8022e90:	1e5a      	subs	r2, r3, #1
 8022e92:	b2d1      	uxtb	r1, r2
 8022e94:	2909      	cmp	r1, #9
 8022e96:	d8ee      	bhi.n	8022e76 <dhcp_coarse_tmr+0x3e>
 8022e98:	f240 2219 	movw	r2, #537	; 0x219
 8022e9c:	40ca      	lsrs	r2, r1
 8022e9e:	43d2      	mvns	r2, r2
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 8022ea0:	f012 0201 	ands.w	r2, r2, #1
 8022ea4:	d1e7      	bne.n	8022e76 <dhcp_coarse_tmr+0x3e>
  if (new_state != dhcp->state) {
 8022ea6:	2b04      	cmp	r3, #4
 8022ea8:	d003      	beq.n	8022eb2 <dhcp_coarse_tmr+0x7a>
    dhcp->state = new_state;
 8022eaa:	2304      	movs	r3, #4
    dhcp->tries = 0;
 8022eac:	71a2      	strb	r2, [r4, #6]
    dhcp->request_timeout = 0;
 8022eae:	8122      	strh	r2, [r4, #8]
    dhcp->state = new_state;
 8022eb0:	7163      	strb	r3, [r4, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8022eb2:	f10d 0316 	add.w	r3, sp, #22
 8022eb6:	2203      	movs	r2, #3
 8022eb8:	4621      	mov	r1, r4
 8022eba:	4628      	mov	r0, r5
 8022ebc:	f7fe fde4 	bl	8021a88 <dhcp_create_msg>
  if (p_out != NULL) {
 8022ec0:	4607      	mov	r7, r0
 8022ec2:	2800      	cmp	r0, #0
 8022ec4:	f000 8096 	beq.w	8022ff4 <dhcp_coarse_tmr+0x1bc>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8022ec8:	f8bd 6016 	ldrh.w	r6, [sp, #22]
 8022ecc:	6843      	ldr	r3, [r0, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8022ece:	f106 0904 	add.w	r9, r6, #4
 8022ed2:	f106 0a02 	add.w	sl, r6, #2
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8022ed6:	f103 08f0 	add.w	r8, r3, #240	; 0xf0
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8022eda:	f1b9 0f44 	cmp.w	r9, #68	; 0x44
 8022ede:	f200 80b9 	bhi.w	8023054 <dhcp_coarse_tmr+0x21c>
  options[options_out_len++] = option_type;
 8022ee2:	2239      	movs	r2, #57	; 0x39
 8022ee4:	1c73      	adds	r3, r6, #1
 8022ee6:	fa1f fb8a 	uxth.w	fp, sl
 8022eea:	f808 2006 	strb.w	r2, [r8, r6]
  options[options_out_len++] = option_len;
 8022eee:	b29b      	uxth	r3, r3
 8022ef0:	2202      	movs	r2, #2
 8022ef2:	f808 2003 	strb.w	r2, [r8, r3]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8022ef6:	eb0b 0302 	add.w	r3, fp, r2
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8022efa:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8022efc:	2b44      	cmp	r3, #68	; 0x44
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8022efe:	f8ad a016 	strh.w	sl, [sp, #22]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8022f02:	9203      	str	r2, [sp, #12]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8022f04:	f200 809e 	bhi.w	8023044 <dhcp_coarse_tmr+0x20c>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8022f08:	9903      	ldr	r1, [sp, #12]
 8022f0a:	1cf3      	adds	r3, r6, #3
 8022f0c:	fa1f fa89 	uxth.w	sl, r9
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8022f10:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8022f12:	0a0a      	lsrs	r2, r1, #8
 8022f14:	f808 200b 	strb.w	r2, [r8, fp]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8022f18:	f808 1003 	strb.w	r1, [r8, r3]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8022f1c:	f10a 0306 	add.w	r3, sl, #6
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8022f20:	f8ad 9016 	strh.w	r9, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8022f24:	2b44      	cmp	r3, #68	; 0x44
 8022f26:	f200 8085 	bhi.w	8023034 <dhcp_coarse_tmr+0x1fc>
  options[options_out_len++] = option_len;
 8022f2a:	f106 0906 	add.w	r9, r6, #6
  options[options_out_len++] = option_type;
 8022f2e:	2237      	movs	r2, #55	; 0x37
 8022f30:	1d73      	adds	r3, r6, #5
 8022f32:	f8df b158 	ldr.w	fp, [pc, #344]	; 802308c <dhcp_coarse_tmr+0x254>
  options[options_out_len++] = option_len;
 8022f36:	fa1f f989 	uxth.w	r9, r9
  options[options_out_len++] = option_type;
 8022f3a:	f808 200a 	strb.w	r2, [r8, sl]
  options[options_out_len++] = option_len;
 8022f3e:	b29b      	uxth	r3, r3
 8022f40:	2204      	movs	r2, #4
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8022f42:	f1b9 0f43 	cmp.w	r9, #67	; 0x43
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8022f46:	f04f 0a01 	mov.w	sl, #1
  options[options_out_len++] = option_len;
 8022f4a:	f808 2003 	strb.w	r2, [r8, r3]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8022f4e:	f8ad 9016 	strh.w	r9, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8022f52:	d80f      	bhi.n	8022f74 <dhcp_coarse_tmr+0x13c>
  options[options_out_len++] = value;
 8022f54:	f808 a009 	strb.w	sl, [r8, r9]
 8022f58:	f109 0901 	add.w	r9, r9, #1
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8022f5c:	4b42      	ldr	r3, [pc, #264]	; (8023068 <dhcp_coarse_tmr+0x230>)
  options[options_out_len++] = value;
 8022f5e:	fa1f f989 	uxth.w	r9, r9
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8022f62:	455b      	cmp	r3, fp
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8022f64:	f8ad 9016 	strh.w	r9, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8022f68:	d01f      	beq.n	8022faa <dhcp_coarse_tmr+0x172>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8022f6a:	f1b9 0f43 	cmp.w	r9, #67	; 0x43
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8022f6e:	f81b ab01 	ldrb.w	sl, [fp], #1
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8022f72:	d9ef      	bls.n	8022f54 <dhcp_coarse_tmr+0x11c>
 8022f74:	4b3d      	ldr	r3, [pc, #244]	; (802306c <dhcp_coarse_tmr+0x234>)
 8022f76:	f240 52a6 	movw	r2, #1446	; 0x5a6
 8022f7a:	493d      	ldr	r1, [pc, #244]	; (8023070 <dhcp_coarse_tmr+0x238>)
 8022f7c:	483d      	ldr	r0, [pc, #244]	; (8023074 <dhcp_coarse_tmr+0x23c>)
 8022f7e:	f003 fb69 	bl	8026654 <iprintf>
 8022f82:	e7e7      	b.n	8022f54 <dhcp_coarse_tmr+0x11c>
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8022f84:	f003 02fb 	and.w	r2, r3, #251	; 0xfb
 8022f88:	2a01      	cmp	r2, #1
 8022f8a:	d002      	beq.n	8022f92 <dhcp_coarse_tmr+0x15a>
 8022f8c:	2b0a      	cmp	r3, #10
 8022f8e:	f47f af72 	bne.w	8022e76 <dhcp_coarse_tmr+0x3e>
    dhcp_renew(netif);
 8022f92:	4628      	mov	r0, r5
 8022f94:	f7ff fd7e 	bl	8022a94 <dhcp_renew>
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 8022f98:	89a3      	ldrh	r3, [r4, #12]
 8022f9a:	8a62      	ldrh	r2, [r4, #18]
 8022f9c:	1a9b      	subs	r3, r3, r2
 8022f9e:	2b01      	cmp	r3, #1
 8022fa0:	f77f af69 	ble.w	8022e76 <dhcp_coarse_tmr+0x3e>
      dhcp->t1_renew_time = (u16_t)((dhcp->t2_timeout - dhcp->lease_used) / 2);
 8022fa4:	105b      	asrs	r3, r3, #1
 8022fa6:	81e3      	strh	r3, [r4, #14]
 8022fa8:	e765      	b.n	8022e76 <dhcp_coarse_tmr+0x3e>
  options[options_out_len++] = DHCP_OPTION_END;
 8022faa:	f106 000b 	add.w	r0, r6, #11
  options[options_out_len++] = value;
 8022fae:	f106 030a 	add.w	r3, r6, #10
  options[options_out_len++] = DHCP_OPTION_END;
 8022fb2:	22ff      	movs	r2, #255	; 0xff
 8022fb4:	b280      	uxth	r0, r0
 8022fb6:	b29b      	uxth	r3, r3
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8022fb8:	2843      	cmp	r0, #67	; 0x43
  options[options_out_len++] = DHCP_OPTION_END;
 8022fba:	f808 2003 	strb.w	r2, [r8, r3]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8022fbe:	d808      	bhi.n	8022fd2 <dhcp_coarse_tmr+0x19a>
    options[options_out_len++] = 0;
 8022fc0:	f1c6 0238 	rsb	r2, r6, #56	; 0x38
 8022fc4:	4440      	add	r0, r8
 8022fc6:	2100      	movs	r1, #0
 8022fc8:	b292      	uxth	r2, r2
 8022fca:	3201      	adds	r2, #1
 8022fcc:	f002 fba4 	bl	8025718 <memset>
 8022fd0:	2044      	movs	r0, #68	; 0x44
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8022fd2:	f100 01f0 	add.w	r1, r0, #240	; 0xf0
 8022fd6:	4638      	mov	r0, r7
 8022fd8:	b289      	uxth	r1, r1
 8022fda:	f7f9 f959 	bl	801c290 <pbuf_realloc>
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8022fde:	4b26      	ldr	r3, [pc, #152]	; (8023078 <dhcp_coarse_tmr+0x240>)
 8022fe0:	9500      	str	r5, [sp, #0]
 8022fe2:	4639      	mov	r1, r7
 8022fe4:	6818      	ldr	r0, [r3, #0]
 8022fe6:	2343      	movs	r3, #67	; 0x43
 8022fe8:	4a24      	ldr	r2, [pc, #144]	; (802307c <dhcp_coarse_tmr+0x244>)
 8022fea:	f7fe fa4b 	bl	8021484 <udp_sendto_if>
    pbuf_free(p_out);
 8022fee:	4638      	mov	r0, r7
 8022ff0:	f7f9 fa66 	bl	801c4c0 <pbuf_free>
  if (dhcp->tries < 255) {
 8022ff4:	79a3      	ldrb	r3, [r4, #6]
 8022ff6:	2bff      	cmp	r3, #255	; 0xff
 8022ff8:	d01a      	beq.n	8023030 <dhcp_coarse_tmr+0x1f8>
    dhcp->tries++;
 8022ffa:	3301      	adds	r3, #1
 8022ffc:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8022ffe:	2b09      	cmp	r3, #9
    dhcp->tries++;
 8023000:	71a3      	strb	r3, [r4, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8023002:	d815      	bhi.n	8023030 <dhcp_coarse_tmr+0x1f8>
 8023004:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
 8023008:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 802300c:	4a1c      	ldr	r2, [pc, #112]	; (8023080 <dhcp_coarse_tmr+0x248>)
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 802300e:	00db      	lsls	r3, r3, #3
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8023010:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8023014:	b29b      	uxth	r3, r3
 8023016:	fba2 2303 	umull	r2, r3, r2, r3
 802301a:	095b      	lsrs	r3, r3, #5
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 802301c:	8a62      	ldrh	r2, [r4, #18]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 802301e:	8123      	strh	r3, [r4, #8]
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 8023020:	8aa3      	ldrh	r3, [r4, #20]
 8023022:	1a9b      	subs	r3, r3, r2
 8023024:	2b01      	cmp	r3, #1
 8023026:	f77f af26 	ble.w	8022e76 <dhcp_coarse_tmr+0x3e>
      dhcp->t2_rebind_time = (u16_t)((dhcp->t0_timeout - dhcp->lease_used) / 2);
 802302a:	105b      	asrs	r3, r3, #1
 802302c:	8223      	strh	r3, [r4, #16]
 802302e:	e722      	b.n	8022e76 <dhcp_coarse_tmr+0x3e>
    options[options_out_len++] = 0;
 8023030:	2314      	movs	r3, #20
 8023032:	e7f3      	b.n	802301c <dhcp_coarse_tmr+0x1e4>
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8023034:	4b0d      	ldr	r3, [pc, #52]	; (802306c <dhcp_coarse_tmr+0x234>)
 8023036:	f240 529a 	movw	r2, #1434	; 0x59a
 802303a:	4912      	ldr	r1, [pc, #72]	; (8023084 <dhcp_coarse_tmr+0x24c>)
 802303c:	480d      	ldr	r0, [pc, #52]	; (8023074 <dhcp_coarse_tmr+0x23c>)
 802303e:	f003 fb09 	bl	8026654 <iprintf>
 8023042:	e772      	b.n	8022f2a <dhcp_coarse_tmr+0xf2>
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8023044:	4b09      	ldr	r3, [pc, #36]	; (802306c <dhcp_coarse_tmr+0x234>)
 8023046:	f240 52ae 	movw	r2, #1454	; 0x5ae
 802304a:	490f      	ldr	r1, [pc, #60]	; (8023088 <dhcp_coarse_tmr+0x250>)
 802304c:	4809      	ldr	r0, [pc, #36]	; (8023074 <dhcp_coarse_tmr+0x23c>)
 802304e:	f003 fb01 	bl	8026654 <iprintf>
 8023052:	e759      	b.n	8022f08 <dhcp_coarse_tmr+0xd0>
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8023054:	4b05      	ldr	r3, [pc, #20]	; (802306c <dhcp_coarse_tmr+0x234>)
 8023056:	f240 529a 	movw	r2, #1434	; 0x59a
 802305a:	490a      	ldr	r1, [pc, #40]	; (8023084 <dhcp_coarse_tmr+0x24c>)
 802305c:	4805      	ldr	r0, [pc, #20]	; (8023074 <dhcp_coarse_tmr+0x23c>)
 802305e:	f003 faf9 	bl	8026654 <iprintf>
 8023062:	e73e      	b.n	8022ee2 <dhcp_coarse_tmr+0xaa>
 8023064:	2002e488 	.word	0x2002e488
 8023068:	08046eac 	.word	0x08046eac
 802306c:	08046b30 	.word	0x08046b30
 8023070:	08046d24 	.word	0x08046d24
 8023074:	0802b34c 	.word	0x0802b34c
 8023078:	2002e500 	.word	0x2002e500
 802307c:	080471e8 	.word	0x080471e8
 8023080:	10624dd3 	.word	0x10624dd3
 8023084:	08046ca4 	.word	0x08046ca4
 8023088:	08046ce8 	.word	0x08046ce8
 802308c:	08046ea9 	.word	0x08046ea9

08023090 <dhcp_fine_tmr>:
{
 8023090:	b538      	push	{r3, r4, r5, lr}
  NETIF_FOREACH(netif) {
 8023092:	4b21      	ldr	r3, [pc, #132]	; (8023118 <dhcp_fine_tmr+0x88>)
 8023094:	681c      	ldr	r4, [r3, #0]
 8023096:	b1fc      	cbz	r4, 80230d8 <dhcp_fine_tmr+0x48>
        dhcp->request_timeout--;
 8023098:	2500      	movs	r5, #0
 802309a:	e003      	b.n	80230a4 <dhcp_fine_tmr+0x14>
        dhcp->request_timeout--;
 802309c:	3a01      	subs	r2, #1
 802309e:	811a      	strh	r2, [r3, #8]
  NETIF_FOREACH(netif) {
 80230a0:	6824      	ldr	r4, [r4, #0]
 80230a2:	b1cc      	cbz	r4, 80230d8 <dhcp_fine_tmr+0x48>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 80230a4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (dhcp != NULL) {
 80230a6:	2b00      	cmp	r3, #0
 80230a8:	d0fa      	beq.n	80230a0 <dhcp_fine_tmr+0x10>
      if (dhcp->request_timeout > 1) {
 80230aa:	891a      	ldrh	r2, [r3, #8]
 80230ac:	2a01      	cmp	r2, #1
 80230ae:	d8f5      	bhi.n	802309c <dhcp_fine_tmr+0xc>
      } else if (dhcp->request_timeout == 1) {
 80230b0:	d1f6      	bne.n	80230a0 <dhcp_fine_tmr+0x10>
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 80230b2:	795a      	ldrb	r2, [r3, #5]
        dhcp->request_timeout--;
 80230b4:	811d      	strh	r5, [r3, #8]
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 80230b6:	2a0c      	cmp	r2, #12
 80230b8:	d016      	beq.n	80230e8 <dhcp_fine_tmr+0x58>
 80230ba:	2a06      	cmp	r2, #6
 80230bc:	d014      	beq.n	80230e8 <dhcp_fine_tmr+0x58>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 80230be:	2a01      	cmp	r2, #1
 80230c0:	d016      	beq.n	80230f0 <dhcp_fine_tmr+0x60>
  } else if (dhcp->state == DHCP_STATE_CHECKING) {
 80230c2:	2a08      	cmp	r2, #8
 80230c4:	d009      	beq.n	80230da <dhcp_fine_tmr+0x4a>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 80230c6:	2a03      	cmp	r2, #3
 80230c8:	d1ea      	bne.n	80230a0 <dhcp_fine_tmr+0x10>
    if (dhcp->tries < REBOOT_TRIES) {
 80230ca:	799b      	ldrb	r3, [r3, #6]
      dhcp_reboot(netif);
 80230cc:	4620      	mov	r0, r4
    if (dhcp->tries < REBOOT_TRIES) {
 80230ce:	2b01      	cmp	r3, #1
 80230d0:	d91e      	bls.n	8023110 <dhcp_fine_tmr+0x80>
      dhcp_discover(netif);
 80230d2:	f7fe fe8b 	bl	8021dec <dhcp_discover>
 80230d6:	e7e3      	b.n	80230a0 <dhcp_fine_tmr+0x10>
}
 80230d8:	bd38      	pop	{r3, r4, r5, pc}
    if (dhcp->tries <= 1) {
 80230da:	799b      	ldrb	r3, [r3, #6]
      dhcp_check(netif);
 80230dc:	4620      	mov	r0, r4
    if (dhcp->tries <= 1) {
 80230de:	2b01      	cmp	r3, #1
 80230e0:	d913      	bls.n	802310a <dhcp_fine_tmr+0x7a>
      dhcp_bind(netif);
 80230e2:	f7fe fb6d 	bl	80217c0 <dhcp_bind>
 80230e6:	e7db      	b.n	80230a0 <dhcp_fine_tmr+0x10>
    dhcp_discover(netif);
 80230e8:	4620      	mov	r0, r4
 80230ea:	f7fe fe7f 	bl	8021dec <dhcp_discover>
 80230ee:	e7d7      	b.n	80230a0 <dhcp_fine_tmr+0x10>
    if (dhcp->tries <= 5) {
 80230f0:	799b      	ldrb	r3, [r3, #6]
      dhcp_select(netif);
 80230f2:	4620      	mov	r0, r4
    if (dhcp->tries <= 5) {
 80230f4:	2b05      	cmp	r3, #5
 80230f6:	d802      	bhi.n	80230fe <dhcp_fine_tmr+0x6e>
      dhcp_select(netif);
 80230f8:	f7fe ff5e 	bl	8021fb8 <dhcp_select.isra.0>
 80230fc:	e7d0      	b.n	80230a0 <dhcp_fine_tmr+0x10>
      dhcp_release_and_stop(netif);
 80230fe:	f7ff fdaf 	bl	8022c60 <dhcp_release_and_stop>
      dhcp_start(netif);
 8023102:	4620      	mov	r0, r4
 8023104:	f7ff fe3c 	bl	8022d80 <dhcp_start>
 8023108:	e7ca      	b.n	80230a0 <dhcp_fine_tmr+0x10>
      dhcp_check(netif);
 802310a:	f7fe fb41 	bl	8021790 <dhcp_check>
 802310e:	e7c7      	b.n	80230a0 <dhcp_fine_tmr+0x10>
      dhcp_reboot(netif);
 8023110:	f7fe fd6c 	bl	8021bec <dhcp_reboot.isra.0>
 8023114:	e7c4      	b.n	80230a0 <dhcp_fine_tmr+0x10>
 8023116:	bf00      	nop
 8023118:	2002e488 	.word	0x2002e488

0802311c <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 802311c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8023120:	4f1a      	ldr	r7, [pc, #104]	; (802318c <etharp_free_entry+0x70>)
 8023122:	eb00 0340 	add.w	r3, r0, r0, lsl #1
{
 8023126:	4606      	mov	r6, r0
  if (arp_table[i].q != NULL) {
 8023128:	ea4f 0840 	mov.w	r8, r0, lsl #1
 802312c:	f857 4033 	ldr.w	r4, [r7, r3, lsl #3]
 8023130:	b32c      	cbz	r4, 802317e <etharp_free_entry+0x62>
    LWIP_ASSERT("r->p != NULL", (r->p != NULL));
 8023132:	f8df b05c 	ldr.w	fp, [pc, #92]	; 8023190 <etharp_free_entry+0x74>
 8023136:	f8df a05c 	ldr.w	sl, [pc, #92]	; 8023194 <etharp_free_entry+0x78>
 802313a:	f8df 905c 	ldr.w	r9, [pc, #92]	; 8023198 <etharp_free_entry+0x7c>
 802313e:	e006      	b.n	802314e <etharp_free_entry+0x32>
    pbuf_free(r->p);
 8023140:	f7f9 f9be 	bl	801c4c0 <pbuf_free>
    memp_free(MEMP_ARP_QUEUE, r);
 8023144:	4629      	mov	r1, r5
 8023146:	200b      	movs	r0, #11
 8023148:	f7f8 fca2 	bl	801ba90 <memp_free>
  while (q) {
 802314c:	b19c      	cbz	r4, 8023176 <etharp_free_entry+0x5a>
    q = q->next;
 802314e:	4625      	mov	r5, r4
 8023150:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("r->p != NULL", (r->p != NULL));
 8023152:	6868      	ldr	r0, [r5, #4]
 8023154:	2800      	cmp	r0, #0
 8023156:	d1f3      	bne.n	8023140 <etharp_free_entry+0x24>
 8023158:	4651      	mov	r1, sl
 802315a:	465b      	mov	r3, fp
 802315c:	229a      	movs	r2, #154	; 0x9a
 802315e:	4648      	mov	r0, r9
 8023160:	f003 fa78 	bl	8026654 <iprintf>
    pbuf_free(r->p);
 8023164:	6868      	ldr	r0, [r5, #4]
 8023166:	f7f9 f9ab 	bl	801c4c0 <pbuf_free>
    memp_free(MEMP_ARP_QUEUE, r);
 802316a:	4629      	mov	r1, r5
 802316c:	200b      	movs	r0, #11
 802316e:	f7f8 fc8f 	bl	801ba90 <memp_free>
  while (q) {
 8023172:	2c00      	cmp	r4, #0
 8023174:	d1eb      	bne.n	802314e <etharp_free_entry+0x32>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
    arp_table[i].q = NULL;
 8023176:	eb08 0306 	add.w	r3, r8, r6
 802317a:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 802317e:	4446      	add	r6, r8
 8023180:	2300      	movs	r3, #0
 8023182:	eb07 07c6 	add.w	r7, r7, r6, lsl #3
 8023186:	753b      	strb	r3, [r7, #20]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8023188:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802318c:	2002e540 	.word	0x2002e540
 8023190:	08046eac 	.word	0x08046eac
 8023194:	08046ee4 	.word	0x08046ee4
 8023198:	0802b34c 	.word	0x0802b34c

0802319c <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 802319c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80231a0:	2300      	movs	r3, #0
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
  s16_t empty = ARP_TABLE_SIZE;
  s16_t i = 0;
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 80231a2:	f04f 0820 	mov.w	r8, #32
{
 80231a6:	b083      	sub	sp, #12
 80231a8:	4605      	mov	r5, r0
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 80231aa:	469e      	mov	lr, r3
 80231ac:	469b      	mov	fp, r3
{
 80231ae:	9100      	str	r1, [sp, #0]
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 80231b0:	469a      	mov	sl, r3
 80231b2:	4948      	ldr	r1, [pc, #288]	; (80232d4 <etharp_find_entry+0x138>)
  s16_t empty = ARP_TABLE_SIZE;
 80231b4:	4644      	mov	r4, r8
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 80231b6:	46c4      	mov	ip, r8
 80231b8:	4691      	mov	r9, r2
 80231ba:	f8cd 8004 	str.w	r8, [sp, #4]
 80231be:	e004      	b.n	80231ca <etharp_find_entry+0x2e>
 80231c0:	4614      	mov	r4, r2
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80231c2:	3301      	adds	r3, #1
 80231c4:	3118      	adds	r1, #24
 80231c6:	2b20      	cmp	r3, #32
 80231c8:	d015      	beq.n	80231f6 <etharp_find_entry+0x5a>
    u8_t state = arp_table[i].state;
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 80231ca:	2c20      	cmp	r4, #32
 80231cc:	b21a      	sxth	r2, r3
    u8_t state = arp_table[i].state;
 80231ce:	7d08      	ldrb	r0, [r1, #20]
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 80231d0:	d134      	bne.n	802323c <etharp_find_entry+0xa0>
 80231d2:	2800      	cmp	r0, #0
 80231d4:	d0f4      	beq.n	80231c0 <etharp_find_entry+0x24>
      empty = i;
    } else if (state != ETHARP_STATE_EMPTY) {
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 80231d6:	b11d      	cbz	r5, 80231e0 <etharp_find_entry+0x44>
 80231d8:	682f      	ldr	r7, [r5, #0]
 80231da:	684e      	ldr	r6, [r1, #4]
 80231dc:	42b7      	cmp	r7, r6
 80231de:	d038      	beq.n	8023252 <etharp_find_entry+0xb6>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 80231e0:	2801      	cmp	r0, #1
 80231e2:	d02e      	beq.n	8023242 <etharp_find_entry+0xa6>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 80231e4:	8a48      	ldrh	r0, [r1, #18]
 80231e6:	4570      	cmp	r0, lr
 80231e8:	d3eb      	bcc.n	80231c2 <etharp_find_entry+0x26>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80231ea:	3301      	adds	r3, #1
          if (arp_table[i].ctime >= age_stable) {
 80231ec:	4686      	mov	lr, r0
 80231ee:	4694      	mov	ip, r2
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80231f0:	3118      	adds	r1, #24
 80231f2:	2b20      	cmp	r3, #32
 80231f4:	d1e9      	bne.n	80231ca <etharp_find_entry+0x2e>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 80231f6:	9b00      	ldr	r3, [sp, #0]
 80231f8:	464e      	mov	r6, r9
 80231fa:	2b01      	cmp	r3, #1
 80231fc:	d166      	bne.n	80232cc <etharp_find_entry+0x130>
 80231fe:	2c20      	cmp	r4, #32
 8023200:	d040      	beq.n	8023284 <etharp_find_entry+0xe8>
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
    etharp_free_entry(i);
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8023202:	46a1      	mov	r9, r4
 8023204:	eb09 0349 	add.w	r3, r9, r9, lsl #1
 8023208:	4a32      	ldr	r2, [pc, #200]	; (80232d4 <etharp_find_entry+0x138>)
 802320a:	ea4f 0849 	mov.w	r8, r9, lsl #1
 802320e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8023212:	7d1b      	ldrb	r3, [r3, #20]
 8023214:	bb73      	cbnz	r3, 8023274 <etharp_find_entry+0xd8>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8023216:	b135      	cbz	r5, 8023226 <etharp_find_entry+0x8a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8023218:	eb08 0309 	add.w	r3, r8, r9
 802321c:	492d      	ldr	r1, [pc, #180]	; (80232d4 <etharp_find_entry+0x138>)
 802321e:	682a      	ldr	r2, [r5, #0]
 8023220:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8023224:	605a      	str	r2, [r3, #4]
  }
  arp_table[i].ctime = 0;
 8023226:	44c8      	add	r8, r9
 8023228:	4a2a      	ldr	r2, [pc, #168]	; (80232d4 <etharp_find_entry+0x138>)
 802322a:	2300      	movs	r3, #0
 802322c:	eb02 07c8 	add.w	r7, r2, r8, lsl #3
 8023230:	827b      	strh	r3, [r7, #18]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8023232:	60be      	str	r6, [r7, #8]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
}
 8023234:	4620      	mov	r0, r4
 8023236:	b003      	add	sp, #12
 8023238:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    } else if (state != ETHARP_STATE_EMPTY) {
 802323c:	2800      	cmp	r0, #0
 802323e:	d0c0      	beq.n	80231c2 <etharp_find_entry+0x26>
 8023240:	e7c9      	b.n	80231d6 <etharp_find_entry+0x3a>
        if (arp_table[i].q != NULL) {
 8023242:	6808      	ldr	r0, [r1, #0]
 8023244:	b180      	cbz	r0, 8023268 <etharp_find_entry+0xcc>
          if (arp_table[i].ctime >= age_queue) {
 8023246:	8a48      	ldrh	r0, [r1, #18]
 8023248:	4550      	cmp	r0, sl
 802324a:	d3ba      	bcc.n	80231c2 <etharp_find_entry+0x26>
 802324c:	4682      	mov	sl, r0
 802324e:	4690      	mov	r8, r2
 8023250:	e7b7      	b.n	80231c2 <etharp_find_entry+0x26>
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8023252:	f1b9 0f00 	cmp.w	r9, #0
 8023256:	d002      	beq.n	802325e <etharp_find_entry+0xc2>
 8023258:	688e      	ldr	r6, [r1, #8]
 802325a:	454e      	cmp	r6, r9
 802325c:	d1c0      	bne.n	80231e0 <etharp_find_entry+0x44>
 802325e:	4614      	mov	r4, r2
}
 8023260:	4620      	mov	r0, r4
 8023262:	b003      	add	sp, #12
 8023264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if (arp_table[i].ctime >= age_pending) {
 8023268:	8a48      	ldrh	r0, [r1, #18]
 802326a:	4558      	cmp	r0, fp
 802326c:	d3a9      	bcc.n	80231c2 <etharp_find_entry+0x26>
 802326e:	4683      	mov	fp, r0
 8023270:	9201      	str	r2, [sp, #4]
 8023272:	e7a6      	b.n	80231c2 <etharp_find_entry+0x26>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8023274:	4b18      	ldr	r3, [pc, #96]	; (80232d8 <etharp_find_entry+0x13c>)
 8023276:	f44f 72c2 	mov.w	r2, #388	; 0x184
 802327a:	4918      	ldr	r1, [pc, #96]	; (80232dc <etharp_find_entry+0x140>)
 802327c:	4818      	ldr	r0, [pc, #96]	; (80232e0 <etharp_find_entry+0x144>)
 802327e:	f003 f9e9 	bl	8026654 <iprintf>
 8023282:	e7c8      	b.n	8023216 <etharp_find_entry+0x7a>
    if (old_stable < ARP_TABLE_SIZE) {
 8023284:	f1bc 0f20 	cmp.w	ip, #32
 8023288:	d012      	beq.n	80232b0 <etharp_find_entry+0x114>
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 802328a:	eb0c 034c 	add.w	r3, ip, ip, lsl #1
 802328e:	4a11      	ldr	r2, [pc, #68]	; (80232d4 <etharp_find_entry+0x138>)
 8023290:	46e1      	mov	r9, ip
 8023292:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8023296:	b1bb      	cbz	r3, 80232c8 <etharp_find_entry+0x12c>
 8023298:	464c      	mov	r4, r9
 802329a:	4b0f      	ldr	r3, [pc, #60]	; (80232d8 <etharp_find_entry+0x13c>)
 802329c:	f240 126d 	movw	r2, #365	; 0x16d
 80232a0:	4910      	ldr	r1, [pc, #64]	; (80232e4 <etharp_find_entry+0x148>)
 80232a2:	480f      	ldr	r0, [pc, #60]	; (80232e0 <etharp_find_entry+0x144>)
 80232a4:	f003 f9d6 	bl	8026654 <iprintf>
    etharp_free_entry(i);
 80232a8:	4648      	mov	r0, r9
 80232aa:	f7ff ff37 	bl	802311c <etharp_free_entry>
 80232ae:	e7a9      	b.n	8023204 <etharp_find_entry+0x68>
    } else if (old_pending < ARP_TABLE_SIZE) {
 80232b0:	9b01      	ldr	r3, [sp, #4]
 80232b2:	2b20      	cmp	r3, #32
 80232b4:	d105      	bne.n	80232c2 <etharp_find_entry+0x126>
    } else if (old_queue < ARP_TABLE_SIZE) {
 80232b6:	f1b8 0f20 	cmp.w	r8, #32
 80232ba:	d007      	beq.n	80232cc <etharp_find_entry+0x130>
    etharp_free_entry(i);
 80232bc:	4644      	mov	r4, r8
 80232be:	46c1      	mov	r9, r8
 80232c0:	e7f2      	b.n	80232a8 <etharp_find_entry+0x10c>
 80232c2:	461c      	mov	r4, r3
 80232c4:	4699      	mov	r9, r3
 80232c6:	e7ef      	b.n	80232a8 <etharp_find_entry+0x10c>
 80232c8:	4664      	mov	r4, ip
 80232ca:	e7ed      	b.n	80232a8 <etharp_find_entry+0x10c>
    return (s16_t)ERR_MEM;
 80232cc:	f04f 34ff 	mov.w	r4, #4294967295
 80232d0:	e7b0      	b.n	8023234 <etharp_find_entry+0x98>
 80232d2:	bf00      	nop
 80232d4:	2002e540 	.word	0x2002e540
 80232d8:	08046eac 	.word	0x08046eac
 80232dc:	08046f0c 	.word	0x08046f0c
 80232e0:	0802b34c 	.word	0x0802b34c
 80232e4:	08046ef4 	.word	0x08046ef4

080232e8 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80232e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80232ec:	b082      	sub	sp, #8
 80232ee:	4688      	mov	r8, r1
 80232f0:	4691      	mov	r9, r2
 80232f2:	461f      	mov	r7, r3
 80232f4:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
  struct pbuf *p;
  err_t result = ERR_OK;
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80232f8:	4606      	mov	r6, r0
{
 80232fa:	f8bd 4034 	ldrh.w	r4, [sp, #52]	; 0x34
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80232fe:	2800      	cmp	r0, #0
 8023300:	d050      	beq.n	80233a4 <etharp_raw+0xbc>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8023302:	f44f 7220 	mov.w	r2, #640	; 0x280
 8023306:	211c      	movs	r1, #28
 8023308:	200e      	movs	r0, #14
 802330a:	f7f8 ff07 	bl	801c11c <pbuf_alloc>
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 802330e:	4605      	mov	r5, r0
 8023310:	2800      	cmp	r0, #0
 8023312:	d04f      	beq.n	80233b4 <etharp_raw+0xcc>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8023314:	8943      	ldrh	r3, [r0, #10]
 8023316:	2b1b      	cmp	r3, #27
 8023318:	d93c      	bls.n	8023394 <etharp_raw+0xac>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 802331a:	4620      	mov	r0, r4
  hdr = (struct etharp_hdr *)p->payload;
 802331c:	686c      	ldr	r4, [r5, #4]
  hdr->opcode = lwip_htons(opcode);
 802331e:	f7f7 f893 	bl	801a448 <lwip_htons>
 8023322:	80e0      	strh	r0, [r4, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8023324:	f896 3034 	ldrb.w	r3, [r6, #52]	; 0x34
 8023328:	2b06      	cmp	r3, #6
 802332a:	d006      	beq.n	802333a <etharp_raw+0x52>
 802332c:	4b23      	ldr	r3, [pc, #140]	; (80233bc <etharp_raw+0xd4>)
 802332e:	f240 4269 	movw	r2, #1129	; 0x469
 8023332:	4923      	ldr	r1, [pc, #140]	; (80233c0 <etharp_raw+0xd8>)
 8023334:	4823      	ldr	r0, [pc, #140]	; (80233c4 <etharp_raw+0xdc>)
 8023336:	f003 f98d 	bl	8026654 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 802333a:	6839      	ldr	r1, [r7, #0]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 802333c:	4630      	mov	r0, r6
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 802333e:	2600      	movs	r6, #0
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8023340:	464b      	mov	r3, r9
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8023342:	60a1      	str	r1, [r4, #8]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8023344:	4642      	mov	r2, r8
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8023346:	88b9      	ldrh	r1, [r7, #4]
 8023348:	81a1      	strh	r1, [r4, #12]
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 802334a:	f8da 1000 	ldr.w	r1, [sl]
 802334e:	f8c4 1012 	str.w	r1, [r4, #18]
 8023352:	f8ba 1004 	ldrh.w	r1, [sl, #4]
 8023356:	82e1      	strh	r1, [r4, #22]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8023358:	990a      	ldr	r1, [sp, #40]	; 0x28
 802335a:	6809      	ldr	r1, [r1, #0]
 802335c:	f8c4 100e 	str.w	r1, [r4, #14]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8023360:	990c      	ldr	r1, [sp, #48]	; 0x30
 8023362:	6809      	ldr	r1, [r1, #0]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8023364:	7026      	strb	r6, [r4, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8023366:	61a1      	str	r1, [r4, #24]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8023368:	2101      	movs	r1, #1
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 802336a:	70e6      	strb	r6, [r4, #3]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 802336c:	7061      	strb	r1, [r4, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 802336e:	2108      	movs	r1, #8
 8023370:	70a1      	strb	r1, [r4, #2]
  hdr->hwlen = ETH_HWADDR_LEN;
 8023372:	2106      	movs	r1, #6
 8023374:	7121      	strb	r1, [r4, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8023376:	2104      	movs	r1, #4
 8023378:	7161      	strb	r1, [r4, #5]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 802337a:	f640 0106 	movw	r1, #2054	; 0x806
 802337e:	9100      	str	r1, [sp, #0]
 8023380:	4629      	mov	r1, r5
 8023382:	f001 fbf5 	bl	8024b70 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8023386:	4628      	mov	r0, r5
 8023388:	f7f9 f89a 	bl	801c4c0 <pbuf_free>
  p = NULL;
  /* could not allocate pbuf for ARP request */

  return result;
 802338c:	4630      	mov	r0, r6
}
 802338e:	b002      	add	sp, #8
 8023390:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8023394:	4b09      	ldr	r3, [pc, #36]	; (80233bc <etharp_raw+0xd4>)
 8023396:	f240 4262 	movw	r2, #1122	; 0x462
 802339a:	490b      	ldr	r1, [pc, #44]	; (80233c8 <etharp_raw+0xe0>)
 802339c:	4809      	ldr	r0, [pc, #36]	; (80233c4 <etharp_raw+0xdc>)
 802339e:	f003 f959 	bl	8026654 <iprintf>
 80233a2:	e7ba      	b.n	802331a <etharp_raw+0x32>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80233a4:	4b05      	ldr	r3, [pc, #20]	; (80233bc <etharp_raw+0xd4>)
 80233a6:	f240 4257 	movw	r2, #1111	; 0x457
 80233aa:	4908      	ldr	r1, [pc, #32]	; (80233cc <etharp_raw+0xe4>)
 80233ac:	4805      	ldr	r0, [pc, #20]	; (80233c4 <etharp_raw+0xdc>)
 80233ae:	f003 f951 	bl	8026654 <iprintf>
 80233b2:	e7a6      	b.n	8023302 <etharp_raw+0x1a>
    return ERR_MEM;
 80233b4:	f04f 30ff 	mov.w	r0, #4294967295
 80233b8:	e7e9      	b.n	802338e <etharp_raw+0xa6>
 80233ba:	bf00      	nop
 80233bc:	08046eac 	.word	0x08046eac
 80233c0:	08046f6c 	.word	0x08046f6c
 80233c4:	0802b34c 	.word	0x0802b34c
 80233c8:	08046f38 	.word	0x08046f38
 80233cc:	0802e5c0 	.word	0x0802e5c0

080233d0 <etharp_output_to_arp_index>:
{
 80233d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 80233d4:	4f37      	ldr	r7, [pc, #220]	; (80234b4 <etharp_output_to_arp_index+0xe4>)
 80233d6:	eb02 0942 	add.w	r9, r2, r2, lsl #1
{
 80233da:	b085      	sub	sp, #20
 80233dc:	4614      	mov	r4, r2
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 80233de:	eb07 09c9 	add.w	r9, r7, r9, lsl #3
{
 80233e2:	4605      	mov	r5, r0
 80233e4:	460e      	mov	r6, r1
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 80233e6:	ea4f 0842 	mov.w	r8, r2, lsl #1
 80233ea:	f899 3014 	ldrb.w	r3, [r9, #20]
 80233ee:	2b01      	cmp	r3, #1
 80233f0:	d93c      	bls.n	802346c <etharp_output_to_arp_index+0x9c>
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 80233f2:	2b02      	cmp	r3, #2
 80233f4:	d011      	beq.n	802341a <etharp_output_to_arp_index+0x4a>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80233f6:	2218      	movs	r2, #24
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80233f8:	f105 092e 	add.w	r9, r5, #46	; 0x2e
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80233fc:	fb02 7404 	mla	r4, r2, r4, r7
 8023400:	340c      	adds	r4, #12
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8023402:	f44f 6700 	mov.w	r7, #2048	; 0x800
 8023406:	4623      	mov	r3, r4
 8023408:	464a      	mov	r2, r9
 802340a:	4631      	mov	r1, r6
 802340c:	4628      	mov	r0, r5
 802340e:	9700      	str	r7, [sp, #0]
 8023410:	f001 fbae 	bl	8024b70 <ethernet_output>
}
 8023414:	b005      	add	sp, #20
 8023416:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 802341a:	44a0      	add	r8, r4
 802341c:	eb07 08c8 	add.w	r8, r7, r8, lsl #3
 8023420:	f8b8 3012 	ldrh.w	r3, [r8, #18]
 8023424:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8023428:	d82a      	bhi.n	8023480 <etharp_output_to_arp_index+0xb0>
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 802342a:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 802342e:	d3e2      	bcc.n	80233f6 <etharp_output_to_arp_index+0x26>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8023430:	eb04 0444 	add.w	r4, r4, r4, lsl #1
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8023434:	2301      	movs	r3, #1
 8023436:	f105 092e 	add.w	r9, r5, #46	; 0x2e
 802343a:	4628      	mov	r0, r5
 802343c:	00e4      	lsls	r4, r4, #3
 802343e:	9303      	str	r3, [sp, #12]
 8023440:	4b1d      	ldr	r3, [pc, #116]	; (80234b8 <etharp_output_to_arp_index+0xe8>)
 8023442:	4649      	mov	r1, r9
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8023444:	f104 020c 	add.w	r2, r4, #12
 8023448:	f104 0c04 	add.w	ip, r4, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 802344c:	9301      	str	r3, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 802344e:	1d2b      	adds	r3, r5, #4
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8023450:	18bc      	adds	r4, r7, r2
 8023452:	4467      	add	r7, ip
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8023454:	9300      	str	r3, [sp, #0]
 8023456:	464b      	mov	r3, r9
 8023458:	4622      	mov	r2, r4
 802345a:	9702      	str	r7, [sp, #8]
 802345c:	f7ff ff44 	bl	80232e8 <etharp_raw>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8023460:	2800      	cmp	r0, #0
 8023462:	d1ce      	bne.n	8023402 <etharp_output_to_arp_index+0x32>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8023464:	2303      	movs	r3, #3
 8023466:	f888 3014 	strb.w	r3, [r8, #20]
 802346a:	e7ca      	b.n	8023402 <etharp_output_to_arp_index+0x32>
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 802346c:	4b13      	ldr	r3, [pc, #76]	; (80234bc <etharp_output_to_arp_index+0xec>)
 802346e:	f240 22ee 	movw	r2, #750	; 0x2ee
 8023472:	4913      	ldr	r1, [pc, #76]	; (80234c0 <etharp_output_to_arp_index+0xf0>)
 8023474:	4813      	ldr	r0, [pc, #76]	; (80234c4 <etharp_output_to_arp_index+0xf4>)
 8023476:	f003 f8ed 	bl	8026654 <iprintf>
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 802347a:	f899 3014 	ldrb.w	r3, [r9, #20]
 802347e:	e7b8      	b.n	80233f2 <etharp_output_to_arp_index+0x22>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8023480:	eb04 0444 	add.w	r4, r4, r4, lsl #1
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8023484:	2301      	movs	r3, #1
 8023486:	f105 092e 	add.w	r9, r5, #46	; 0x2e
 802348a:	4a0f      	ldr	r2, [pc, #60]	; (80234c8 <etharp_output_to_arp_index+0xf8>)
 802348c:	00e4      	lsls	r4, r4, #3
 802348e:	9303      	str	r3, [sp, #12]
 8023490:	4649      	mov	r1, r9
 8023492:	4628      	mov	r0, r5
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8023494:	1d23      	adds	r3, r4, #4
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8023496:	340c      	adds	r4, #12
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8023498:	443b      	add	r3, r7
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 802349a:	443c      	add	r4, r7
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 802349c:	9302      	str	r3, [sp, #8]
 802349e:	4b06      	ldr	r3, [pc, #24]	; (80234b8 <etharp_output_to_arp_index+0xe8>)
 80234a0:	9301      	str	r3, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80234a2:	1d2b      	adds	r3, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80234a4:	9300      	str	r3, [sp, #0]
 80234a6:	464b      	mov	r3, r9
 80234a8:	f7ff ff1e 	bl	80232e8 <etharp_raw>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 80234ac:	2800      	cmp	r0, #0
 80234ae:	d0d9      	beq.n	8023464 <etharp_output_to_arp_index+0x94>
 80234b0:	e7a7      	b.n	8023402 <etharp_output_to_arp_index+0x32>
 80234b2:	bf00      	nop
 80234b4:	2002e540 	.word	0x2002e540
 80234b8:	080473e4 	.word	0x080473e4
 80234bc:	08046eac 	.word	0x08046eac
 80234c0:	08046fb0 	.word	0x08046fb0
 80234c4:	0802b34c 	.word	0x0802b34c
 80234c8:	080473dc 	.word	0x080473dc

080234cc <etharp_tmr>:
{
 80234cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80234d0:	4c1e      	ldr	r4, [pc, #120]	; (802354c <etharp_tmr+0x80>)
 80234d2:	b084      	sub	sp, #16
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80234d4:	2500      	movs	r5, #0
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80234d6:	f8df 807c 	ldr.w	r8, [pc, #124]	; 8023554 <etharp_tmr+0x88>
 80234da:	4f1d      	ldr	r7, [pc, #116]	; (8023550 <etharp_tmr+0x84>)
        arp_table[i].state = ETHARP_STATE_STABLE;
 80234dc:	2602      	movs	r6, #2
 80234de:	e00d      	b.n	80234fc <etharp_tmr+0x30>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80234e0:	2a01      	cmp	r2, #1
 80234e2:	d101      	bne.n	80234e8 <etharp_tmr+0x1c>
 80234e4:	2b04      	cmp	r3, #4
 80234e6:	d813      	bhi.n	8023510 <etharp_tmr+0x44>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 80234e8:	2a03      	cmp	r2, #3
 80234ea:	d01b      	beq.n	8023524 <etharp_tmr+0x58>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 80234ec:	2a04      	cmp	r2, #4
 80234ee:	d01c      	beq.n	802352a <etharp_tmr+0x5e>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80234f0:	2a01      	cmp	r2, #1
 80234f2:	d01c      	beq.n	802352e <etharp_tmr+0x62>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80234f4:	3501      	adds	r5, #1
 80234f6:	3418      	adds	r4, #24
 80234f8:	2d20      	cmp	r5, #32
 80234fa:	d010      	beq.n	802351e <etharp_tmr+0x52>
    u8_t state = arp_table[i].state;
 80234fc:	7c22      	ldrb	r2, [r4, #16]
    if (state != ETHARP_STATE_EMPTY
 80234fe:	2a00      	cmp	r2, #0
 8023500:	d0f8      	beq.n	80234f4 <etharp_tmr+0x28>
      arp_table[i].ctime++;
 8023502:	89e3      	ldrh	r3, [r4, #14]
 8023504:	3301      	adds	r3, #1
 8023506:	b29b      	uxth	r3, r3
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8023508:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
      arp_table[i].ctime++;
 802350c:	81e3      	strh	r3, [r4, #14]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 802350e:	d3e7      	bcc.n	80234e0 <etharp_tmr+0x14>
        etharp_free_entry(i);
 8023510:	4628      	mov	r0, r5
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8023512:	3501      	adds	r5, #1
        etharp_free_entry(i);
 8023514:	f7ff fe02 	bl	802311c <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8023518:	3418      	adds	r4, #24
 802351a:	2d20      	cmp	r5, #32
 802351c:	d1ee      	bne.n	80234fc <etharp_tmr+0x30>
}
 802351e:	b004      	add	sp, #16
 8023520:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8023524:	2304      	movs	r3, #4
 8023526:	7423      	strb	r3, [r4, #16]
 8023528:	e7e4      	b.n	80234f4 <etharp_tmr+0x28>
        arp_table[i].state = ETHARP_STATE_STABLE;
 802352a:	7426      	strb	r6, [r4, #16]
 802352c:	e7e2      	b.n	80234f4 <etharp_tmr+0x28>
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 802352e:	6860      	ldr	r0, [r4, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8023530:	f8cd 8004 	str.w	r8, [sp, #4]
 8023534:	f100 032e 	add.w	r3, r0, #46	; 0x2e
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8023538:	1d01      	adds	r1, r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 802353a:	e9cd 4202 	strd	r4, r2, [sp, #8]
 802353e:	9100      	str	r1, [sp, #0]
 8023540:	463a      	mov	r2, r7
 8023542:	4619      	mov	r1, r3
 8023544:	f7ff fed0 	bl	80232e8 <etharp_raw>
 8023548:	e7d4      	b.n	80234f4 <etharp_tmr+0x28>
 802354a:	bf00      	nop
 802354c:	2002e544 	.word	0x2002e544
 8023550:	080473dc 	.word	0x080473dc
 8023554:	080473e4 	.word	0x080473e4

08023558 <etharp_cleanup_netif>:
{
 8023558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802355a:	4c0c      	ldr	r4, [pc, #48]	; (802358c <etharp_cleanup_netif+0x34>)
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 802355c:	2500      	movs	r5, #0
{
 802355e:	4607      	mov	r7, r0
 8023560:	f504 7640 	add.w	r6, r4, #768	; 0x300
 8023564:	e003      	b.n	802356e <etharp_cleanup_netif+0x16>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8023566:	3418      	adds	r4, #24
 8023568:	3501      	adds	r5, #1
 802356a:	42b4      	cmp	r4, r6
 802356c:	d00c      	beq.n	8023588 <etharp_cleanup_netif+0x30>
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 802356e:	7d23      	ldrb	r3, [r4, #20]
 8023570:	2b00      	cmp	r3, #0
 8023572:	d0f8      	beq.n	8023566 <etharp_cleanup_netif+0xe>
 8023574:	68a3      	ldr	r3, [r4, #8]
 8023576:	42bb      	cmp	r3, r7
 8023578:	d1f5      	bne.n	8023566 <etharp_cleanup_netif+0xe>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 802357a:	3418      	adds	r4, #24
      etharp_free_entry(i);
 802357c:	4628      	mov	r0, r5
 802357e:	f7ff fdcd 	bl	802311c <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8023582:	3501      	adds	r5, #1
 8023584:	42b4      	cmp	r4, r6
 8023586:	d1f2      	bne.n	802356e <etharp_cleanup_netif+0x16>
}
 8023588:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802358a:	bf00      	nop
 802358c:	2002e540 	.word	0x2002e540

08023590 <etharp_input>:
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8023590:	2900      	cmp	r1, #0
 8023592:	f000 808e 	beq.w	80236b2 <etharp_input+0x122>
{
 8023596:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  hdr = (struct etharp_hdr *)p->payload;
 802359a:	6846      	ldr	r6, [r0, #4]
{
 802359c:	b087      	sub	sp, #28
 802359e:	4604      	mov	r4, r0
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 80235a0:	8833      	ldrh	r3, [r6, #0]
 80235a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80235a6:	d102      	bne.n	80235ae <etharp_input+0x1e>
 80235a8:	7933      	ldrb	r3, [r6, #4]
 80235aa:	2b06      	cmp	r3, #6
 80235ac:	d005      	beq.n	80235ba <etharp_input+0x2a>
    pbuf_free(p);
 80235ae:	4620      	mov	r0, r4
}
 80235b0:	b007      	add	sp, #28
 80235b2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    pbuf_free(p);
 80235b6:	f7f8 bf83 	b.w	801c4c0 <pbuf_free>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 80235ba:	7973      	ldrb	r3, [r6, #5]
 80235bc:	2b04      	cmp	r3, #4
 80235be:	d1f6      	bne.n	80235ae <etharp_input+0x1e>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 80235c0:	8873      	ldrh	r3, [r6, #2]
 80235c2:	2b08      	cmp	r3, #8
 80235c4:	d1f3      	bne.n	80235ae <etharp_input+0x1e>
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 80235c6:	f8d6 000e 	ldr.w	r0, [r6, #14]
 80235ca:	460d      	mov	r5, r1
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80235cc:	684b      	ldr	r3, [r1, #4]
 80235ce:	f8d6 a018 	ldr.w	sl, [r6, #24]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 80235d2:	9005      	str	r0, [sp, #20]
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80235d4:	2b00      	cmp	r3, #0
 80235d6:	d073      	beq.n	80236c0 <etharp_input+0x130>
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 80235d8:	eba3 0a0a 	sub.w	sl, r3, sl
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 80235dc:	f106 0808 	add.w	r8, r6, #8
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 80235e0:	faba fa8a 	clz	sl, sl
 80235e4:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 80235e8:	f1ca 0702 	rsb	r7, sl, #2
 80235ec:	b2ff      	uxtb	r7, r7
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 80235ee:	f895 3034 	ldrb.w	r3, [r5, #52]	; 0x34
 80235f2:	2b06      	cmp	r3, #6
 80235f4:	d007      	beq.n	8023606 <etharp_input+0x76>
 80235f6:	4b3e      	ldr	r3, [pc, #248]	; (80236f0 <etharp_input+0x160>)
 80235f8:	f240 12a9 	movw	r2, #425	; 0x1a9
 80235fc:	493d      	ldr	r1, [pc, #244]	; (80236f4 <etharp_input+0x164>)
 80235fe:	483e      	ldr	r0, [pc, #248]	; (80236f8 <etharp_input+0x168>)
 8023600:	f003 f828 	bl	8026654 <iprintf>
  if (ip4_addr_isany(ipaddr) ||
 8023604:	9805      	ldr	r0, [sp, #20]
 8023606:	2800      	cmp	r0, #0
 8023608:	d042      	beq.n	8023690 <etharp_input+0x100>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 802360a:	4629      	mov	r1, r5
 802360c:	f000 fd30 	bl	8024070 <ip4_addr_isbroadcast_u32>
  if (ip4_addr_isany(ipaddr) ||
 8023610:	4681      	mov	r9, r0
 8023612:	2800      	cmp	r0, #0
 8023614:	d13c      	bne.n	8023690 <etharp_input+0x100>
      ip4_addr_ismulticast(ipaddr)) {
 8023616:	9b05      	ldr	r3, [sp, #20]
 8023618:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 802361c:	2be0      	cmp	r3, #224	; 0xe0
 802361e:	d037      	beq.n	8023690 <etharp_input+0x100>
  i = etharp_find_entry(ipaddr, flags, netif);
 8023620:	4639      	mov	r1, r7
 8023622:	462a      	mov	r2, r5
 8023624:	a805      	add	r0, sp, #20
 8023626:	f7ff fdb9 	bl	802319c <etharp_find_entry>
  if (i < 0) {
 802362a:	2800      	cmp	r0, #0
 802362c:	db30      	blt.n	8023690 <etharp_input+0x100>
    arp_table[i].state = ETHARP_STATE_STABLE;
 802362e:	4a33      	ldr	r2, [pc, #204]	; (80236fc <etharp_input+0x16c>)
 8023630:	eb00 0140 	add.w	r1, r0, r0, lsl #1
 8023634:	2302      	movs	r3, #2
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8023636:	f04f 0c18 	mov.w	ip, #24
    arp_table[i].state = ETHARP_STATE_STABLE;
 802363a:	eb02 07c1 	add.w	r7, r2, r1, lsl #3
 802363e:	753b      	strb	r3, [r7, #20]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8023640:	230c      	movs	r3, #12
  arp_table[i].netif = netif;
 8023642:	60bd      	str	r5, [r7, #8]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8023644:	fb10 330c 	smlabb	r3, r0, ip, r3
 8023648:	f8d8 0000 	ldr.w	r0, [r8]
 802364c:	50d0      	str	r0, [r2, r3]
 802364e:	18d0      	adds	r0, r2, r3
 8023650:	f8b8 3004 	ldrh.w	r3, [r8, #4]
 8023654:	8083      	strh	r3, [r0, #4]
  while (arp_table[i].q != NULL) {
 8023656:	f852 1031 	ldr.w	r1, [r2, r1, lsl #3]
  arp_table[i].ctime = 0;
 802365a:	f8a7 9012 	strh.w	r9, [r7, #18]
  while (arp_table[i].q != NULL) {
 802365e:	b1b9      	cbz	r1, 8023690 <etharp_input+0x100>
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8023660:	f105 092e 	add.w	r9, r5, #46	; 0x2e
    arp_table[i].q = q->next;
 8023664:	680b      	ldr	r3, [r1, #0]
    memp_free(MEMP_ARP_QUEUE, q);
 8023666:	200b      	movs	r0, #11
    p = q->p;
 8023668:	f8d1 b004 	ldr.w	fp, [r1, #4]
    arp_table[i].q = q->next;
 802366c:	603b      	str	r3, [r7, #0]
    memp_free(MEMP_ARP_QUEUE, q);
 802366e:	f7f8 fa0f 	bl	801ba90 <memp_free>
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8023672:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8023676:	4659      	mov	r1, fp
 8023678:	464a      	mov	r2, r9
 802367a:	9300      	str	r3, [sp, #0]
 802367c:	4628      	mov	r0, r5
 802367e:	4643      	mov	r3, r8
 8023680:	f001 fa76 	bl	8024b70 <ethernet_output>
    pbuf_free(p);
 8023684:	4658      	mov	r0, fp
 8023686:	f7f8 ff1b 	bl	801c4c0 <pbuf_free>
  while (arp_table[i].q != NULL) {
 802368a:	6839      	ldr	r1, [r7, #0]
 802368c:	2900      	cmp	r1, #0
 802368e:	d1e9      	bne.n	8023664 <etharp_input+0xd4>
  switch (hdr->opcode) {
 8023690:	88f3      	ldrh	r3, [r6, #6]
 8023692:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8023696:	d018      	beq.n	80236ca <etharp_input+0x13a>
 8023698:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 802369c:	d103      	bne.n	80236a6 <etharp_input+0x116>
      dhcp_arp_reply(netif, &sipaddr);
 802369e:	a905      	add	r1, sp, #20
 80236a0:	4628      	mov	r0, r5
 80236a2:	f7ff f971 	bl	8022988 <dhcp_arp_reply>
  pbuf_free(p);
 80236a6:	4620      	mov	r0, r4
 80236a8:	f7f8 ff0a 	bl	801c4c0 <pbuf_free>
}
 80236ac:	b007      	add	sp, #28
 80236ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 80236b2:	4b0f      	ldr	r3, [pc, #60]	; (80236f0 <etharp_input+0x160>)
 80236b4:	f240 228a 	movw	r2, #650	; 0x28a
 80236b8:	4911      	ldr	r1, [pc, #68]	; (8023700 <etharp_input+0x170>)
 80236ba:	480f      	ldr	r0, [pc, #60]	; (80236f8 <etharp_input+0x168>)
 80236bc:	f002 bfca 	b.w	8026654 <iprintf>
    for_us = 0;
 80236c0:	469a      	mov	sl, r3
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 80236c2:	f106 0808 	add.w	r8, r6, #8
 80236c6:	2702      	movs	r7, #2
 80236c8:	e791      	b.n	80235ee <etharp_input+0x5e>
      if (for_us) {
 80236ca:	f1ba 0f00 	cmp.w	sl, #0
 80236ce:	d0ea      	beq.n	80236a6 <etharp_input+0x116>
        etharp_raw(netif,
 80236d0:	2102      	movs	r1, #2
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 80236d2:	f105 032e 	add.w	r3, r5, #46	; 0x2e
        etharp_raw(netif,
 80236d6:	4642      	mov	r2, r8
 80236d8:	4628      	mov	r0, r5
 80236da:	9103      	str	r1, [sp, #12]
 80236dc:	a905      	add	r1, sp, #20
 80236de:	f8cd 8004 	str.w	r8, [sp, #4]
 80236e2:	9102      	str	r1, [sp, #8]
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 80236e4:	1d29      	adds	r1, r5, #4
        etharp_raw(netif,
 80236e6:	9100      	str	r1, [sp, #0]
 80236e8:	4619      	mov	r1, r3
 80236ea:	f7ff fdfd 	bl	80232e8 <etharp_raw>
 80236ee:	e7da      	b.n	80236a6 <etharp_input+0x116>
 80236f0:	08046eac 	.word	0x08046eac
 80236f4:	08047000 	.word	0x08047000
 80236f8:	0802b34c 	.word	0x0802b34c
 80236fc:	2002e540 	.word	0x2002e540
 8023700:	0802e5c0 	.word	0x0802e5c0

08023704 <etharp_query>:
{
 8023704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023708:	468a      	mov	sl, r1
 802370a:	b085      	sub	sp, #20
 802370c:	4605      	mov	r5, r0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 802370e:	4601      	mov	r1, r0
 8023710:	f8da 0000 	ldr.w	r0, [sl]
{
 8023714:	4616      	mov	r6, r2
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8023716:	f000 fcab 	bl	8024070 <ip4_addr_isbroadcast_u32>
 802371a:	2800      	cmp	r0, #0
 802371c:	f040 80d1 	bne.w	80238c2 <etharp_query+0x1be>
      ip4_addr_ismulticast(ipaddr) ||
 8023720:	f8da 3000 	ldr.w	r3, [sl]
 8023724:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
      ip4_addr_isany(ipaddr)) {
 8023728:	2ae0      	cmp	r2, #224	; 0xe0
 802372a:	f000 80ca 	beq.w	80238c2 <etharp_query+0x1be>
 802372e:	2b00      	cmp	r3, #0
 8023730:	f000 80c7 	beq.w	80238c2 <etharp_query+0x1be>
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8023734:	462a      	mov	r2, r5
 8023736:	2101      	movs	r1, #1
 8023738:	4650      	mov	r0, sl
 802373a:	f7ff fd2f 	bl	802319c <etharp_find_entry>
  if (i_err < 0) {
 802373e:	1e07      	subs	r7, r0, #0
 8023740:	db52      	blt.n	80237e8 <etharp_query+0xe4>
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8023742:	2f7e      	cmp	r7, #126	; 0x7e
 8023744:	dc48      	bgt.n	80237d8 <etharp_query+0xd4>
  i = (netif_addr_idx_t)i_err;
 8023746:	b2ff      	uxtb	r7, r7
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8023748:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80238f8 <etharp_query+0x1f4>
 802374c:	eb07 0347 	add.w	r3, r7, r7, lsl #1
 8023750:	ea4f 0947 	mov.w	r9, r7, lsl #1
 8023754:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 8023758:	7d1a      	ldrb	r2, [r3, #20]
 802375a:	b18a      	cbz	r2, 8023780 <etharp_query+0x7c>
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 802375c:	f105 0b2e 	add.w	fp, r5, #46	; 0x2e
  if (is_new_entry || (q == NULL)) {
 8023760:	2e00      	cmp	r6, #0
 8023762:	f000 80a0 	beq.w	80238a6 <etharp_query+0x1a2>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8023766:	eb09 0207 	add.w	r2, r9, r7
  err_t result = ERR_MEM;
 802376a:	f04f 30ff 	mov.w	r0, #4294967295
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 802376e:	eb08 02c2 	add.w	r2, r8, r2, lsl #3
 8023772:	7d13      	ldrb	r3, [r2, #20]
 8023774:	2b01      	cmp	r3, #1
 8023776:	d81e      	bhi.n	80237b6 <etharp_query+0xb2>
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8023778:	d03a      	beq.n	80237f0 <etharp_query+0xec>
}
 802377a:	b005      	add	sp, #20
 802377c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    arp_table[i].state = ETHARP_STATE_PENDING;
 8023780:	2201      	movs	r2, #1
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8023782:	f8cd a008 	str.w	sl, [sp, #8]
    arp_table[i].netif = netif;
 8023786:	609d      	str	r5, [r3, #8]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8023788:	f105 0b2e 	add.w	fp, r5, #46	; 0x2e
    arp_table[i].state = ETHARP_STATE_PENDING;
 802378c:	751a      	strb	r2, [r3, #20]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 802378e:	4628      	mov	r0, r5
 8023790:	4b53      	ldr	r3, [pc, #332]	; (80238e0 <etharp_query+0x1dc>)
 8023792:	4659      	mov	r1, fp
 8023794:	9203      	str	r2, [sp, #12]
 8023796:	9301      	str	r3, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8023798:	1d2b      	adds	r3, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 802379a:	4a52      	ldr	r2, [pc, #328]	; (80238e4 <etharp_query+0x1e0>)
 802379c:	9300      	str	r3, [sp, #0]
 802379e:	465b      	mov	r3, fp
 80237a0:	f7ff fda2 	bl	80232e8 <etharp_raw>
    if (q == NULL) {
 80237a4:	2e00      	cmp	r6, #0
 80237a6:	d0e8      	beq.n	802377a <etharp_query+0x76>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 80237a8:	eb09 0207 	add.w	r2, r9, r7
 80237ac:	eb08 02c2 	add.w	r2, r8, r2, lsl #3
 80237b0:	7d13      	ldrb	r3, [r2, #20]
 80237b2:	2b01      	cmp	r3, #1
 80237b4:	d9e0      	bls.n	8023778 <etharp_query+0x74>
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 80237b6:	2318      	movs	r3, #24
 80237b8:	f44f 6400 	mov.w	r4, #2048	; 0x800
 80237bc:	465a      	mov	r2, fp
 80237be:	4631      	mov	r1, r6
 80237c0:	fb03 8307 	mla	r3, r3, r7, r8
 80237c4:	4628      	mov	r0, r5
 80237c6:	9400      	str	r4, [sp, #0]
    ETHARP_SET_ADDRHINT(netif, i);
 80237c8:	4c47      	ldr	r4, [pc, #284]	; (80238e8 <etharp_query+0x1e4>)
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 80237ca:	330c      	adds	r3, #12
    ETHARP_SET_ADDRHINT(netif, i);
 80237cc:	7027      	strb	r7, [r4, #0]
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 80237ce:	f001 f9cf 	bl	8024b70 <ethernet_output>
}
 80237d2:	b005      	add	sp, #20
 80237d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 80237d8:	4b44      	ldr	r3, [pc, #272]	; (80238ec <etharp_query+0x1e8>)
 80237da:	f240 32c1 	movw	r2, #961	; 0x3c1
 80237de:	4944      	ldr	r1, [pc, #272]	; (80238f0 <etharp_query+0x1ec>)
 80237e0:	4844      	ldr	r0, [pc, #272]	; (80238f4 <etharp_query+0x1f0>)
 80237e2:	f002 ff37 	bl	8026654 <iprintf>
 80237e6:	e7ae      	b.n	8023746 <etharp_query+0x42>
    return (err_t)i_err;
 80237e8:	b278      	sxtb	r0, r7
}
 80237ea:	b005      	add	sp, #20
 80237ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80237f0:	4634      	mov	r4, r6
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 80237f2:	4d3e      	ldr	r5, [pc, #248]	; (80238ec <etharp_query+0x1e8>)
 80237f4:	f8df b104 	ldr.w	fp, [pc, #260]	; 80238fc <etharp_query+0x1f8>
 80237f8:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 80238f4 <etharp_query+0x1f0>
 80237fc:	e005      	b.n	802380a <etharp_query+0x106>
      if (PBUF_NEEDS_COPY(p)) {
 80237fe:	7b23      	ldrb	r3, [r4, #12]
 8023800:	065a      	lsls	r2, r3, #25
 8023802:	d413      	bmi.n	802382c <etharp_query+0x128>
      p = p->next;
 8023804:	6824      	ldr	r4, [r4, #0]
    while (p) {
 8023806:	2c00      	cmp	r4, #0
 8023808:	d038      	beq.n	802387c <etharp_query+0x178>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 802380a:	8962      	ldrh	r2, [r4, #10]
 802380c:	8923      	ldrh	r3, [r4, #8]
 802380e:	429a      	cmp	r2, r3
 8023810:	d1f5      	bne.n	80237fe <etharp_query+0xfa>
 8023812:	6822      	ldr	r2, [r4, #0]
 8023814:	462b      	mov	r3, r5
 8023816:	b132      	cbz	r2, 8023826 <etharp_query+0x122>
 8023818:	f240 32f1 	movw	r2, #1009	; 0x3f1
 802381c:	4659      	mov	r1, fp
 802381e:	4650      	mov	r0, sl
 8023820:	f002 ff18 	bl	8026654 <iprintf>
 8023824:	e7eb      	b.n	80237fe <etharp_query+0xfa>
      if (PBUF_NEEDS_COPY(p)) {
 8023826:	7b23      	ldrb	r3, [r4, #12]
 8023828:	065b      	lsls	r3, r3, #25
 802382a:	d527      	bpl.n	802387c <etharp_query+0x178>
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 802382c:	4632      	mov	r2, r6
 802382e:	f44f 7120 	mov.w	r1, #640	; 0x280
 8023832:	200e      	movs	r0, #14
 8023834:	f7f8 ffd6 	bl	801c7e4 <pbuf_clone>
    if (p != NULL) {
 8023838:	4606      	mov	r6, r0
 802383a:	2800      	cmp	r0, #0
 802383c:	d047      	beq.n	80238ce <etharp_query+0x1ca>
      new_entry = (struct etharp_q_entry *)memp_malloc(MEMP_ARP_QUEUE);
 802383e:	f240 4206 	movw	r2, #1030	; 0x406
 8023842:	492a      	ldr	r1, [pc, #168]	; (80238ec <etharp_query+0x1e8>)
 8023844:	200b      	movs	r0, #11
 8023846:	f7f8 f8ed 	bl	801ba24 <memp_malloc_fn>
      if (new_entry != NULL) {
 802384a:	4602      	mov	r2, r0
 802384c:	2800      	cmp	r0, #0
 802384e:	d041      	beq.n	80238d4 <etharp_query+0x1d0>
        if (arp_table[i].q != NULL) {
 8023850:	eb09 0307 	add.w	r3, r9, r7
        new_entry->next = 0;
 8023854:	2100      	movs	r1, #0
        new_entry->p = p;
 8023856:	6046      	str	r6, [r0, #4]
        if (arp_table[i].q != NULL) {
 8023858:	00db      	lsls	r3, r3, #3
        new_entry->next = 0;
 802385a:	6001      	str	r1, [r0, #0]
        if (arp_table[i].q != NULL) {
 802385c:	f858 5003 	ldr.w	r5, [r8, r3]
 8023860:	b1ed      	cbz	r5, 802389e <etharp_query+0x19a>
          while (r->next != NULL) {
 8023862:	682c      	ldr	r4, [r5, #0]
 8023864:	b384      	cbz	r4, 80238c8 <etharp_query+0x1c4>
          qlen++;
 8023866:	2301      	movs	r3, #1
            qlen++;
 8023868:	4620      	mov	r0, r4
          while (r->next != NULL) {
 802386a:	6824      	ldr	r4, [r4, #0]
            qlen++;
 802386c:	3301      	adds	r3, #1
          while (r->next != NULL) {
 802386e:	2c00      	cmp	r4, #0
 8023870:	d1fa      	bne.n	8023868 <etharp_query+0x164>
        if (qlen >= ARP_QUEUE_LEN) {
 8023872:	2b1f      	cmp	r3, #31
          r->next = new_entry;
 8023874:	6002      	str	r2, [r0, #0]
        if (qlen >= ARP_QUEUE_LEN) {
 8023876:	d805      	bhi.n	8023884 <etharp_query+0x180>
        result = ERR_OK;
 8023878:	4620      	mov	r0, r4
 802387a:	e77e      	b.n	802377a <etharp_query+0x76>
      pbuf_ref(p);
 802387c:	4630      	mov	r0, r6
 802387e:	f7f8 fe3d 	bl	801c4fc <pbuf_ref>
    if (p != NULL) {
 8023882:	e7dc      	b.n	802383e <etharp_query+0x13a>
          arp_table[i].q = arp_table[i].q->next;
 8023884:	682b      	ldr	r3, [r5, #0]
 8023886:	444f      	add	r7, r9
          pbuf_free(old->p);
 8023888:	6868      	ldr	r0, [r5, #4]
          arp_table[i].q = arp_table[i].q->next;
 802388a:	f848 3037 	str.w	r3, [r8, r7, lsl #3]
          pbuf_free(old->p);
 802388e:	f7f8 fe17 	bl	801c4c0 <pbuf_free>
          memp_free(MEMP_ARP_QUEUE, old);
 8023892:	200b      	movs	r0, #11
 8023894:	4629      	mov	r1, r5
 8023896:	f7f8 f8fb 	bl	801ba90 <memp_free>
        result = ERR_OK;
 802389a:	4620      	mov	r0, r4
 802389c:	e76d      	b.n	802377a <etharp_query+0x76>
 802389e:	4628      	mov	r0, r5
          arp_table[i].q = new_entry;
 80238a0:	f848 2003 	str.w	r2, [r8, r3]
        if (qlen >= ARP_QUEUE_LEN) {
 80238a4:	e769      	b.n	802377a <etharp_query+0x76>
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80238a6:	1d2a      	adds	r2, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80238a8:	2301      	movs	r3, #1
 80238aa:	4c0d      	ldr	r4, [pc, #52]	; (80238e0 <etharp_query+0x1dc>)
 80238ac:	4659      	mov	r1, fp
 80238ae:	4628      	mov	r0, r5
 80238b0:	e9cd a302 	strd	sl, r3, [sp, #8]
 80238b4:	e9cd 2400 	strd	r2, r4, [sp]
 80238b8:	465b      	mov	r3, fp
 80238ba:	4a0a      	ldr	r2, [pc, #40]	; (80238e4 <etharp_query+0x1e0>)
 80238bc:	f7ff fd14 	bl	80232e8 <etharp_raw>
    if (q == NULL) {
 80238c0:	e75b      	b.n	802377a <etharp_query+0x76>
    return ERR_ARG;
 80238c2:	f06f 000f 	mvn.w	r0, #15
 80238c6:	e758      	b.n	802377a <etharp_query+0x76>
        result = ERR_OK;
 80238c8:	4620      	mov	r0, r4
          r->next = new_entry;
 80238ca:	602a      	str	r2, [r5, #0]
        if (qlen >= ARP_QUEUE_LEN) {
 80238cc:	e755      	b.n	802377a <etharp_query+0x76>
      result = ERR_MEM;
 80238ce:	f04f 30ff 	mov.w	r0, #4294967295
 80238d2:	e752      	b.n	802377a <etharp_query+0x76>
        pbuf_free(p);
 80238d4:	4630      	mov	r0, r6
 80238d6:	f7f8 fdf3 	bl	801c4c0 <pbuf_free>
        result = ERR_MEM;
 80238da:	f04f 30ff 	mov.w	r0, #4294967295
 80238de:	e74c      	b.n	802377a <etharp_query+0x76>
 80238e0:	080473e4 	.word	0x080473e4
 80238e4:	080473dc 	.word	0x080473dc
 80238e8:	2002e840 	.word	0x2002e840
 80238ec:	08046eac 	.word	0x08046eac
 80238f0:	08047024 	.word	0x08047024
 80238f4:	0802b34c 	.word	0x0802b34c
 80238f8:	2002e540 	.word	0x2002e540
 80238fc:	08047034 	.word	0x08047034

08023900 <etharp_output>:
{
 8023900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8023904:	460f      	mov	r7, r1
 8023906:	b084      	sub	sp, #16
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8023908:	4605      	mov	r5, r0
{
 802390a:	4616      	mov	r6, r2
  LWIP_ASSERT("netif != NULL", netif != NULL);
 802390c:	2800      	cmp	r0, #0
 802390e:	f000 8086 	beq.w	8023a1e <etharp_output+0x11e>
  LWIP_ASSERT("q != NULL", q != NULL);
 8023912:	2f00      	cmp	r7, #0
 8023914:	d072      	beq.n	80239fc <etharp_output+0xfc>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8023916:	2e00      	cmp	r6, #0
 8023918:	d079      	beq.n	8023a0e <etharp_output+0x10e>
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 802391a:	4629      	mov	r1, r5
 802391c:	6830      	ldr	r0, [r6, #0]
 802391e:	f000 fba7 	bl	8024070 <ip4_addr_isbroadcast_u32>
 8023922:	2800      	cmp	r0, #0
 8023924:	d160      	bne.n	80239e8 <etharp_output+0xe8>
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8023926:	6833      	ldr	r3, [r6, #0]
 8023928:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 802392c:	2ae0      	cmp	r2, #224	; 0xe0
 802392e:	d03b      	beq.n	80239a8 <etharp_output+0xa8>
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8023930:	686a      	ldr	r2, [r5, #4]
 8023932:	68a9      	ldr	r1, [r5, #8]
 8023934:	405a      	eors	r2, r3
 8023936:	420a      	tst	r2, r1
 8023938:	d009      	beq.n	802394e <etharp_output+0x4e>
        !ip4_addr_islinklocal(ipaddr)) {
 802393a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 802393c:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8023940:	4293      	cmp	r3, r2
 8023942:	d004      	beq.n	802394e <etharp_output+0x4e>
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8023944:	68eb      	ldr	r3, [r5, #12]
 8023946:	2b00      	cmp	r3, #0
 8023948:	d07b      	beq.n	8023a42 <etharp_output+0x142>
            dst_addr = netif_ip4_gw(netif);
 802394a:	f105 060c 	add.w	r6, r5, #12
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 802394e:	f8df 8114 	ldr.w	r8, [pc, #276]	; 8023a64 <etharp_output+0x164>
 8023952:	4b3d      	ldr	r3, [pc, #244]	; (8023a48 <etharp_output+0x148>)
 8023954:	f898 2000 	ldrb.w	r2, [r8]
 8023958:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 802395c:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8023960:	7d19      	ldrb	r1, [r3, #20]
 8023962:	2901      	cmp	r1, #1
 8023964:	d902      	bls.n	802396c <etharp_output+0x6c>
 8023966:	6899      	ldr	r1, [r3, #8]
 8023968:	42a9      	cmp	r1, r5
 802396a:	d063      	beq.n	8023a34 <etharp_output+0x134>
 802396c:	4c36      	ldr	r4, [pc, #216]	; (8023a48 <etharp_output+0x148>)
{
 802396e:	2300      	movs	r3, #0
 8023970:	e003      	b.n	802397a <etharp_output+0x7a>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8023972:	2b20      	cmp	r3, #32
 8023974:	f104 0418 	add.w	r4, r4, #24
 8023978:	d038      	beq.n	80239ec <etharp_output+0xec>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 802397a:	f894 c014 	ldrb.w	ip, [r4, #20]
 802397e:	b2da      	uxtb	r2, r3
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8023980:	3301      	adds	r3, #1
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8023982:	f1bc 0f01 	cmp.w	ip, #1
 8023986:	d9f4      	bls.n	8023972 <etharp_output+0x72>
 8023988:	68a0      	ldr	r0, [r4, #8]
 802398a:	42a8      	cmp	r0, r5
 802398c:	d1f1      	bne.n	8023972 <etharp_output+0x72>
          (arp_table[i].netif == netif) &&
 802398e:	6860      	ldr	r0, [r4, #4]
 8023990:	6831      	ldr	r1, [r6, #0]
 8023992:	4281      	cmp	r1, r0
 8023994:	d1ed      	bne.n	8023972 <etharp_output+0x72>
        return etharp_output_to_arp_index(netif, q, i);
 8023996:	4639      	mov	r1, r7
 8023998:	4628      	mov	r0, r5
        ETHARP_SET_ADDRHINT(netif, i);
 802399a:	f888 2000 	strb.w	r2, [r8]
}
 802399e:	b004      	add	sp, #16
 80239a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        return etharp_output_to_arp_index(netif, q, i);
 80239a4:	f7ff bd14 	b.w	80233d0 <etharp_output_to_arp_index>
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80239a8:	2201      	movs	r2, #1
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80239aa:	235e      	movs	r3, #94	; 0x5e
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80239ac:	78f1      	ldrb	r1, [r6, #3]
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80239ae:	f88d 2008 	strb.w	r2, [sp, #8]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80239b2:	f88d 300a 	strb.w	r3, [sp, #10]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80239b6:	7872      	ldrb	r2, [r6, #1]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80239b8:	78b3      	ldrb	r3, [r6, #2]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80239ba:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80239be:	f88d 0009 	strb.w	r0, [sp, #9]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80239c2:	f88d 300c 	strb.w	r3, [sp, #12]
    dest = &mcastaddr;
 80239c6:	ab02      	add	r3, sp, #8
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80239c8:	f88d 200b 	strb.w	r2, [sp, #11]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80239cc:	f88d 100d 	strb.w	r1, [sp, #13]
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 80239d0:	f44f 6400 	mov.w	r4, #2048	; 0x800
 80239d4:	f105 022e 	add.w	r2, r5, #46	; 0x2e
 80239d8:	4639      	mov	r1, r7
 80239da:	4628      	mov	r0, r5
 80239dc:	9400      	str	r4, [sp, #0]
 80239de:	f001 f8c7 	bl	8024b70 <ethernet_output>
}
 80239e2:	b004      	add	sp, #16
 80239e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    dest = (const struct eth_addr *)&ethbroadcast;
 80239e8:	4b18      	ldr	r3, [pc, #96]	; (8023a4c <etharp_output+0x14c>)
 80239ea:	e7f1      	b.n	80239d0 <etharp_output+0xd0>
    return etharp_query(netif, dst_addr, q);
 80239ec:	463a      	mov	r2, r7
 80239ee:	4631      	mov	r1, r6
 80239f0:	4628      	mov	r0, r5
}
 80239f2:	b004      	add	sp, #16
 80239f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    return etharp_query(netif, dst_addr, q);
 80239f8:	f7ff be84 	b.w	8023704 <etharp_query>
  LWIP_ASSERT("q != NULL", q != NULL);
 80239fc:	4b14      	ldr	r3, [pc, #80]	; (8023a50 <etharp_output+0x150>)
 80239fe:	f240 321f 	movw	r2, #799	; 0x31f
 8023a02:	4914      	ldr	r1, [pc, #80]	; (8023a54 <etharp_output+0x154>)
 8023a04:	4814      	ldr	r0, [pc, #80]	; (8023a58 <etharp_output+0x158>)
 8023a06:	f002 fe25 	bl	8026654 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8023a0a:	2e00      	cmp	r6, #0
 8023a0c:	d185      	bne.n	802391a <etharp_output+0x1a>
 8023a0e:	4b10      	ldr	r3, [pc, #64]	; (8023a50 <etharp_output+0x150>)
 8023a10:	f44f 7248 	mov.w	r2, #800	; 0x320
 8023a14:	4911      	ldr	r1, [pc, #68]	; (8023a5c <etharp_output+0x15c>)
 8023a16:	4810      	ldr	r0, [pc, #64]	; (8023a58 <etharp_output+0x158>)
 8023a18:	f002 fe1c 	bl	8026654 <iprintf>
 8023a1c:	e77d      	b.n	802391a <etharp_output+0x1a>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8023a1e:	4b0c      	ldr	r3, [pc, #48]	; (8023a50 <etharp_output+0x150>)
 8023a20:	f240 321e 	movw	r2, #798	; 0x31e
 8023a24:	490e      	ldr	r1, [pc, #56]	; (8023a60 <etharp_output+0x160>)
 8023a26:	480c      	ldr	r0, [pc, #48]	; (8023a58 <etharp_output+0x158>)
 8023a28:	f002 fe14 	bl	8026654 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8023a2c:	2f00      	cmp	r7, #0
 8023a2e:	f47f af72 	bne.w	8023916 <etharp_output+0x16>
 8023a32:	e7e3      	b.n	80239fc <etharp_output+0xfc>
            (arp_table[etharp_cached_entry].netif == netif) &&
 8023a34:	685b      	ldr	r3, [r3, #4]
 8023a36:	6831      	ldr	r1, [r6, #0]
 8023a38:	4299      	cmp	r1, r3
 8023a3a:	d197      	bne.n	802396c <etharp_output+0x6c>
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8023a3c:	4639      	mov	r1, r7
 8023a3e:	4628      	mov	r0, r5
 8023a40:	e7ad      	b.n	802399e <etharp_output+0x9e>
            return ERR_RTE;
 8023a42:	f06f 0003 	mvn.w	r0, #3
 8023a46:	e7cc      	b.n	80239e2 <etharp_output+0xe2>
 8023a48:	2002e540 	.word	0x2002e540
 8023a4c:	080473dc 	.word	0x080473dc
 8023a50:	08046eac 	.word	0x08046eac
 8023a54:	08047050 	.word	0x08047050
 8023a58:	0802b34c 	.word	0x0802b34c
 8023a5c:	08046fe0 	.word	0x08046fe0
 8023a60:	0802e5c0 	.word	0x0802e5c0
 8023a64:	2002e840 	.word	0x2002e840

08023a68 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8023a68:	b510      	push	{r4, lr}
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8023a6a:	2301      	movs	r3, #1
{
 8023a6c:	b084      	sub	sp, #16
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8023a6e:	4c07      	ldr	r4, [pc, #28]	; (8023a8c <etharp_request+0x24>)
 8023a70:	4a07      	ldr	r2, [pc, #28]	; (8023a90 <etharp_request+0x28>)
 8023a72:	9401      	str	r4, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8023a74:	1d04      	adds	r4, r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8023a76:	e9cd 1302 	strd	r1, r3, [sp, #8]
 8023a7a:	f100 032e 	add.w	r3, r0, #46	; 0x2e
 8023a7e:	9400      	str	r4, [sp, #0]
 8023a80:	4619      	mov	r1, r3
 8023a82:	f7ff fc31 	bl	80232e8 <etharp_raw>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
}
 8023a86:	b004      	add	sp, #16
 8023a88:	bd10      	pop	{r4, pc}
 8023a8a:	bf00      	nop
 8023a8c:	080473e4 	.word	0x080473e4
 8023a90:	080473dc 	.word	0x080473dc

08023a94 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8023a94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8023a96:	460e      	mov	r6, r1
 8023a98:	b087      	sub	sp, #28
 8023a9a:	4617      	mov	r7, r2
 8023a9c:	4604      	mov	r4, r0

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8023a9e:	2124      	movs	r1, #36	; 0x24
 8023aa0:	f44f 7220 	mov.w	r2, #640	; 0x280
 8023aa4:	2022      	movs	r0, #34	; 0x22
 8023aa6:	f7f8 fb39 	bl	801c11c <pbuf_alloc>
                 PBUF_RAM);
  if (q == NULL) {
 8023aaa:	b3a8      	cbz	r0, 8023b18 <icmp_send_response+0x84>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8023aac:	8943      	ldrh	r3, [r0, #10]
 8023aae:	4605      	mov	r5, r0
 8023ab0:	2b23      	cmp	r3, #35	; 0x23
 8023ab2:	d933      	bls.n	8023b1c <icmp_send_response+0x88>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8023ab4:	6863      	ldr	r3, [r4, #4]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8023ab6:	686c      	ldr	r4, [r5, #4]
  icmphdr->type = type;
 8023ab8:	7026      	strb	r6, [r4, #0]
  icmphdr->code = code;
  icmphdr->id = 0;
 8023aba:	2600      	movs	r6, #0
  icmphdr->code = code;
 8023abc:	7067      	strb	r7, [r4, #1]
  icmphdr->id = 0;
 8023abe:	7126      	strb	r6, [r4, #4]
 8023ac0:	7166      	strb	r6, [r4, #5]
  icmphdr->seqno = 0;
 8023ac2:	71a6      	strb	r6, [r4, #6]
 8023ac4:	71e6      	strb	r6, [r4, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8023ac6:	6818      	ldr	r0, [r3, #0]
 8023ac8:	6859      	ldr	r1, [r3, #4]
 8023aca:	689a      	ldr	r2, [r3, #8]
 8023acc:	68df      	ldr	r7, [r3, #12]
 8023ace:	60a0      	str	r0, [r4, #8]
 8023ad0:	6167      	str	r7, [r4, #20]
 8023ad2:	60e1      	str	r1, [r4, #12]
 8023ad4:	6122      	str	r2, [r4, #16]
 8023ad6:	6918      	ldr	r0, [r3, #16]
 8023ad8:	6959      	ldr	r1, [r3, #20]
 8023ada:	699a      	ldr	r2, [r3, #24]
 8023adc:	61a0      	str	r0, [r4, #24]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8023ade:	a805      	add	r0, sp, #20
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8023ae0:	61e1      	str	r1, [r4, #28]
 8023ae2:	6222      	str	r2, [r4, #32]
  ip4_addr_copy(iphdr_src, iphdr->src);
 8023ae4:	68db      	ldr	r3, [r3, #12]
 8023ae6:	9305      	str	r3, [sp, #20]
  netif = ip4_route(&iphdr_src);
 8023ae8:	f000 f8e6 	bl	8023cb8 <ip4_route>
#endif
  if (netif != NULL) {
 8023aec:	4607      	mov	r7, r0
 8023aee:	b180      	cbz	r0, 8023b12 <icmp_send_response+0x7e>
    /* calculate checksum */
    icmphdr->chksum = 0;
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8023af0:	8969      	ldrh	r1, [r5, #10]
 8023af2:	4620      	mov	r0, r4
    icmphdr->chksum = 0;
 8023af4:	70a6      	strb	r6, [r4, #2]
 8023af6:	70e6      	strb	r6, [r4, #3]
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8023af8:	f7f7 fa4e 	bl	801af98 <inet_chksum>
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8023afc:	2301      	movs	r3, #1
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8023afe:	8060      	strh	r0, [r4, #2]
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8023b00:	aa05      	add	r2, sp, #20
 8023b02:	4631      	mov	r1, r6
 8023b04:	4628      	mov	r0, r5
 8023b06:	9600      	str	r6, [sp, #0]
 8023b08:	e9cd 3701 	strd	r3, r7, [sp, #4]
 8023b0c:	23ff      	movs	r3, #255	; 0xff
 8023b0e:	f000 fa9d 	bl	802404c <ip4_output_if>
  }
  pbuf_free(q);
 8023b12:	4628      	mov	r0, r5
 8023b14:	f7f8 fcd4 	bl	801c4c0 <pbuf_free>
}
 8023b18:	b007      	add	sp, #28
 8023b1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8023b1c:	4b03      	ldr	r3, [pc, #12]	; (8023b2c <icmp_send_response+0x98>)
 8023b1e:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8023b22:	4903      	ldr	r1, [pc, #12]	; (8023b30 <icmp_send_response+0x9c>)
 8023b24:	4803      	ldr	r0, [pc, #12]	; (8023b34 <icmp_send_response+0xa0>)
 8023b26:	f002 fd95 	bl	8026654 <iprintf>
 8023b2a:	e7c3      	b.n	8023ab4 <icmp_send_response+0x20>
 8023b2c:	0804705c 	.word	0x0804705c
 8023b30:	08047094 	.word	0x08047094
 8023b34:	0802b34c 	.word	0x0802b34c

08023b38 <icmp_input>:
{
 8023b38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  iphdr_in = ip4_current_header();
 8023b3c:	4f54      	ldr	r7, [pc, #336]	; (8023c90 <icmp_input+0x158>)
{
 8023b3e:	b086      	sub	sp, #24
 8023b40:	4605      	mov	r5, r0
  iphdr_in = ip4_current_header();
 8023b42:	f8d7 8008 	ldr.w	r8, [r7, #8]
  hlen = IPH_HL_BYTES(iphdr_in);
 8023b46:	f898 4000 	ldrb.w	r4, [r8]
 8023b4a:	f004 040f 	and.w	r4, r4, #15
 8023b4e:	00a4      	lsls	r4, r4, #2
  if (hlen < IP_HLEN) {
 8023b50:	2c13      	cmp	r4, #19
 8023b52:	d913      	bls.n	8023b7c <icmp_input+0x44>
  if (p->len < sizeof(u16_t) * 2) {
 8023b54:	8943      	ldrh	r3, [r0, #10]
 8023b56:	2b03      	cmp	r3, #3
 8023b58:	d910      	bls.n	8023b7c <icmp_input+0x44>
  type = *((u8_t *)p->payload);
 8023b5a:	6843      	ldr	r3, [r0, #4]
  switch (type) {
 8023b5c:	781b      	ldrb	r3, [r3, #0]
 8023b5e:	2b08      	cmp	r3, #8
 8023b60:	d10c      	bne.n	8023b7c <icmp_input+0x44>
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8023b62:	6978      	ldr	r0, [r7, #20]
 8023b64:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8023b68:	2be0      	cmp	r3, #224	; 0xe0
 8023b6a:	d007      	beq.n	8023b7c <icmp_input+0x44>
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8023b6c:	460e      	mov	r6, r1
 8023b6e:	6839      	ldr	r1, [r7, #0]
 8023b70:	f000 fa7e 	bl	8024070 <ip4_addr_isbroadcast_u32>
 8023b74:	b910      	cbnz	r0, 8023b7c <icmp_input+0x44>
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8023b76:	892b      	ldrh	r3, [r5, #8]
 8023b78:	2b07      	cmp	r3, #7
 8023b7a:	d805      	bhi.n	8023b88 <icmp_input+0x50>
  pbuf_free(p);
 8023b7c:	4628      	mov	r0, r5
}
 8023b7e:	b006      	add	sp, #24
 8023b80:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  pbuf_free(p);
 8023b84:	f7f8 bc9c 	b.w	801c4c0 <pbuf_free>
        if (inet_chksum_pbuf(p) != 0) {
 8023b88:	4628      	mov	r0, r5
 8023b8a:	f7f7 fa0b 	bl	801afa4 <inet_chksum_pbuf>
 8023b8e:	2800      	cmp	r0, #0
 8023b90:	d1f4      	bne.n	8023b7c <icmp_input+0x44>
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8023b92:	f104 010e 	add.w	r1, r4, #14
 8023b96:	4628      	mov	r0, r5
  hlen = IPH_HL_BYTES(iphdr_in);
 8023b98:	fa1f f984 	uxth.w	r9, r4
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8023b9c:	9105      	str	r1, [sp, #20]
 8023b9e:	f7f8 fbcf 	bl	801c340 <pbuf_add_header>
 8023ba2:	9905      	ldr	r1, [sp, #20]
 8023ba4:	2800      	cmp	r0, #0
 8023ba6:	d058      	beq.n	8023c5a <icmp_input+0x122>
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8023ba8:	892b      	ldrh	r3, [r5, #8]
 8023baa:	eb03 0109 	add.w	r1, r3, r9
 8023bae:	b289      	uxth	r1, r1
        if (alloc_len < p->tot_len) {
 8023bb0:	428b      	cmp	r3, r1
 8023bb2:	d8e3      	bhi.n	8023b7c <icmp_input+0x44>
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8023bb4:	f44f 7220 	mov.w	r2, #640	; 0x280
 8023bb8:	200e      	movs	r0, #14
 8023bba:	f7f8 faaf 	bl	801c11c <pbuf_alloc>
        if (r == NULL) {
 8023bbe:	4682      	mov	sl, r0
 8023bc0:	2800      	cmp	r0, #0
 8023bc2:	d0db      	beq.n	8023b7c <icmp_input+0x44>
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8023bc4:	8942      	ldrh	r2, [r0, #10]
 8023bc6:	f104 0308 	add.w	r3, r4, #8
 8023bca:	429a      	cmp	r2, r3
 8023bcc:	d351      	bcc.n	8023c72 <icmp_input+0x13a>
        MEMCPY(r->payload, iphdr_in, hlen);
 8023bce:	4641      	mov	r1, r8
 8023bd0:	4622      	mov	r2, r4
 8023bd2:	6840      	ldr	r0, [r0, #4]
 8023bd4:	f001 fd78 	bl	80256c8 <memcpy>
        if (pbuf_remove_header(r, hlen)) {
 8023bd8:	4621      	mov	r1, r4
 8023bda:	4650      	mov	r0, sl
 8023bdc:	f7f8 fbe4 	bl	801c3a8 <pbuf_remove_header>
 8023be0:	2800      	cmp	r0, #0
 8023be2:	d14a      	bne.n	8023c7a <icmp_input+0x142>
        if (pbuf_copy(r, p) != ERR_OK) {
 8023be4:	4629      	mov	r1, r5
 8023be6:	4650      	mov	r0, sl
 8023be8:	f7f8 fcf2 	bl	801c5d0 <pbuf_copy>
 8023bec:	2800      	cmp	r0, #0
 8023bee:	d140      	bne.n	8023c72 <icmp_input+0x13a>
        pbuf_free(p);
 8023bf0:	4628      	mov	r0, r5
 8023bf2:	4655      	mov	r5, sl
 8023bf4:	f7f8 fc64 	bl	801c4c0 <pbuf_free>
      if (pbuf_add_header(p, hlen)) {
 8023bf8:	4621      	mov	r1, r4
 8023bfa:	4628      	mov	r0, r5
      iecho = (struct icmp_echo_hdr *)p->payload;
 8023bfc:	f8d5 8004 	ldr.w	r8, [r5, #4]
      if (pbuf_add_header(p, hlen)) {
 8023c00:	f7f8 fb9e 	bl	801c340 <pbuf_add_header>
 8023c04:	2800      	cmp	r0, #0
 8023c06:	d1b9      	bne.n	8023b7c <icmp_input+0x44>
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8023c08:	686c      	ldr	r4, [r5, #4]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8023c0a:	f64f 72f7 	movw	r2, #65527	; 0xfff7
        ip4_addr_copy(iphdr->src, *src);
 8023c0e:	697b      	ldr	r3, [r7, #20]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 8023c10:	4649      	mov	r1, r9
        ip4_addr_copy(iphdr->src, *src);
 8023c12:	60e3      	str	r3, [r4, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8023c14:	693b      	ldr	r3, [r7, #16]
        IPH_CHKSUM_SET(iphdr, 0);
 8023c16:	2700      	movs	r7, #0
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8023c18:	6123      	str	r3, [r4, #16]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8023c1a:	f8b8 3002 	ldrh.w	r3, [r8, #2]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8023c1e:	f888 0000 	strb.w	r0, [r8]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 8023c22:	4620      	mov	r0, r4
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8023c24:	4293      	cmp	r3, r2
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 8023c26:	bf8c      	ite	hi
 8023c28:	3309      	addhi	r3, #9
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 8023c2a:	3308      	addls	r3, #8
 8023c2c:	b29b      	uxth	r3, r3
 8023c2e:	f8a8 3002 	strh.w	r3, [r8, #2]
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8023c32:	f04f 08ff 	mov.w	r8, #255	; 0xff
        IPH_CHKSUM_SET(iphdr, 0);
 8023c36:	72a7      	strb	r7, [r4, #10]
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8023c38:	f884 8008 	strb.w	r8, [r4, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8023c3c:	72e7      	strb	r7, [r4, #11]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 8023c3e:	f7f7 f9ab 	bl	801af98 <inet_chksum>
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8023c42:	2201      	movs	r2, #1
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 8023c44:	8160      	strh	r0, [r4, #10]
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8023c46:	4643      	mov	r3, r8
 8023c48:	4912      	ldr	r1, [pc, #72]	; (8023c94 <icmp_input+0x15c>)
 8023c4a:	4628      	mov	r0, r5
 8023c4c:	9700      	str	r7, [sp, #0]
 8023c4e:	e9cd 2601 	strd	r2, r6, [sp, #4]
 8023c52:	463a      	mov	r2, r7
 8023c54:	f000 f9fa 	bl	802404c <ip4_output_if>
  pbuf_free(p);
 8023c58:	e790      	b.n	8023b7c <icmp_input+0x44>
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8023c5a:	4628      	mov	r0, r5
 8023c5c:	f7f8 fba4 	bl	801c3a8 <pbuf_remove_header>
 8023c60:	2800      	cmp	r0, #0
 8023c62:	d0c9      	beq.n	8023bf8 <icmp_input+0xc0>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8023c64:	4b0c      	ldr	r3, [pc, #48]	; (8023c98 <icmp_input+0x160>)
 8023c66:	22c7      	movs	r2, #199	; 0xc7
 8023c68:	490c      	ldr	r1, [pc, #48]	; (8023c9c <icmp_input+0x164>)
 8023c6a:	480d      	ldr	r0, [pc, #52]	; (8023ca0 <icmp_input+0x168>)
 8023c6c:	f002 fcf2 	bl	8026654 <iprintf>
          goto icmperr;
 8023c70:	e784      	b.n	8023b7c <icmp_input+0x44>
          pbuf_free(r);
 8023c72:	4650      	mov	r0, sl
 8023c74:	f7f8 fc24 	bl	801c4c0 <pbuf_free>
          goto icmperr;
 8023c78:	e780      	b.n	8023b7c <icmp_input+0x44>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8023c7a:	4b07      	ldr	r3, [pc, #28]	; (8023c98 <icmp_input+0x160>)
 8023c7c:	22b6      	movs	r2, #182	; 0xb6
 8023c7e:	4909      	ldr	r1, [pc, #36]	; (8023ca4 <icmp_input+0x16c>)
 8023c80:	4807      	ldr	r0, [pc, #28]	; (8023ca0 <icmp_input+0x168>)
 8023c82:	f002 fce7 	bl	8026654 <iprintf>
          pbuf_free(r);
 8023c86:	4650      	mov	r0, sl
 8023c88:	f7f8 fc1a 	bl	801c4c0 <pbuf_free>
          goto icmperr;
 8023c8c:	e776      	b.n	8023b7c <icmp_input+0x44>
 8023c8e:	bf00      	nop
 8023c90:	2001f2f8 	.word	0x2001f2f8
 8023c94:	2001f30c 	.word	0x2001f30c
 8023c98:	0804705c 	.word	0x0804705c
 8023c9c:	080470f8 	.word	0x080470f8
 8023ca0:	0802b34c 	.word	0x0802b34c
 8023ca4:	080470c0 	.word	0x080470c0

08023ca8 <icmp_dest_unreach>:
{
 8023ca8:	460a      	mov	r2, r1
  icmp_send_response(p, ICMP_DUR, t);
 8023caa:	2103      	movs	r1, #3
 8023cac:	f7ff bef2 	b.w	8023a94 <icmp_send_response>

08023cb0 <icmp_time_exceeded>:
{
 8023cb0:	460a      	mov	r2, r1
  icmp_send_response(p, ICMP_TE, t);
 8023cb2:	210b      	movs	r1, #11
 8023cb4:	f7ff beee 	b.w	8023a94 <icmp_send_response>

08023cb8 <ip4_route>:

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8023cb8:	4b19      	ldr	r3, [pc, #100]	; (8023d20 <ip4_route+0x68>)
{
 8023cba:	b430      	push	{r4, r5}
  NETIF_FOREACH(netif) {
 8023cbc:	681b      	ldr	r3, [r3, #0]
 8023cbe:	b1ab      	cbz	r3, 8023cec <ip4_route+0x34>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8023cc0:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8023cc4:	07d4      	lsls	r4, r2, #31
 8023cc6:	d5f9      	bpl.n	8023cbc <ip4_route+0x4>
 8023cc8:	0751      	lsls	r1, r2, #29
 8023cca:	d5f7      	bpl.n	8023cbc <ip4_route+0x4>
 8023ccc:	6859      	ldr	r1, [r3, #4]
 8023cce:	2900      	cmp	r1, #0
 8023cd0:	d0f4      	beq.n	8023cbc <ip4_route+0x4>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8023cd2:	6804      	ldr	r4, [r0, #0]
 8023cd4:	689d      	ldr	r5, [r3, #8]
 8023cd6:	4061      	eors	r1, r4
 8023cd8:	4229      	tst	r1, r5
 8023cda:	d004      	beq.n	8023ce6 <ip4_route+0x2e>
        /* return netif on which to forward IP packet */
        return netif;
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8023cdc:	0792      	lsls	r2, r2, #30
 8023cde:	d4ed      	bmi.n	8023cbc <ip4_route+0x4>
 8023ce0:	68da      	ldr	r2, [r3, #12]
 8023ce2:	4294      	cmp	r4, r2
 8023ce4:	d1ea      	bne.n	8023cbc <ip4_route+0x4>
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
  }

  return netif_default;
}
 8023ce6:	4618      	mov	r0, r3
 8023ce8:	bc30      	pop	{r4, r5}
 8023cea:	4770      	bx	lr
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8023cec:	4b0d      	ldr	r3, [pc, #52]	; (8023d24 <ip4_route+0x6c>)
 8023cee:	681b      	ldr	r3, [r3, #0]
 8023cf0:	2b00      	cmp	r3, #0
 8023cf2:	d0f8      	beq.n	8023ce6 <ip4_route+0x2e>
 8023cf4:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8023cf8:	f002 0205 	and.w	r2, r2, #5
 8023cfc:	2a05      	cmp	r2, #5
 8023cfe:	d108      	bne.n	8023d12 <ip4_route+0x5a>
 8023d00:	685a      	ldr	r2, [r3, #4]
 8023d02:	b152      	cbz	r2, 8023d1a <ip4_route+0x62>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8023d04:	7802      	ldrb	r2, [r0, #0]
    return NULL;
 8023d06:	2a7f      	cmp	r2, #127	; 0x7f
 8023d08:	bf08      	it	eq
 8023d0a:	2300      	moveq	r3, #0
}
 8023d0c:	bc30      	pop	{r4, r5}
 8023d0e:	4618      	mov	r0, r3
 8023d10:	4770      	bx	lr
    return NULL;
 8023d12:	2300      	movs	r3, #0
}
 8023d14:	bc30      	pop	{r4, r5}
 8023d16:	4618      	mov	r0, r3
 8023d18:	4770      	bx	lr
    return NULL;
 8023d1a:	4613      	mov	r3, r2
 8023d1c:	e7e3      	b.n	8023ce6 <ip4_route+0x2e>
 8023d1e:	bf00      	nop
 8023d20:	2002e488 	.word	0x2002e488
 8023d24:	2002e484 	.word	0x2002e484

08023d28 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8023d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8023d2c:	6847      	ldr	r7, [r0, #4]
{
 8023d2e:	4604      	mov	r4, r0
  if (IPH_V(iphdr) != 4) {
 8023d30:	783b      	ldrb	r3, [r7, #0]
 8023d32:	091a      	lsrs	r2, r3, #4
 8023d34:	2a04      	cmp	r2, #4
 8023d36:	f040 80a8 	bne.w	8023e8a <ip4_input+0x162>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8023d3a:	f003 030f 	and.w	r3, r3, #15
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8023d3e:	8878      	ldrh	r0, [r7, #2]
 8023d40:	460e      	mov	r6, r1
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8023d42:	ea4f 0983 	mov.w	r9, r3, lsl #2
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8023d46:	f7f6 fb7f 	bl	801a448 <lwip_htons>

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8023d4a:	8923      	ldrh	r3, [r4, #8]
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8023d4c:	464d      	mov	r5, r9
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8023d4e:	4680      	mov	r8, r0
  if (iphdr_len < p->tot_len) {
 8023d50:	4283      	cmp	r3, r0
 8023d52:	f200 80a0 	bhi.w	8023e96 <ip4_input+0x16e>
    pbuf_realloc(p, iphdr_len);
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8023d56:	8963      	ldrh	r3, [r4, #10]
 8023d58:	42ab      	cmp	r3, r5
 8023d5a:	f0c0 8096 	bcc.w	8023e8a <ip4_input+0x162>
 8023d5e:	8923      	ldrh	r3, [r4, #8]
 8023d60:	4543      	cmp	r3, r8
 8023d62:	f0c0 8092 	bcc.w	8023e8a <ip4_input+0x162>
 8023d66:	2d13      	cmp	r5, #19
 8023d68:	f240 808f 	bls.w	8023e8a <ip4_input+0x162>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8023d6c:	693b      	ldr	r3, [r7, #16]
 8023d6e:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8023f10 <ip4_input+0x1e8>
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8023d72:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8023d76:	f8c8 3014 	str.w	r3, [r8, #20]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8023d7a:	2ae0      	cmp	r2, #224	; 0xe0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8023d7c:	68f8      	ldr	r0, [r7, #12]
 8023d7e:	f8c8 0010 	str.w	r0, [r8, #16]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8023d82:	d073      	beq.n	8023e6c <ip4_input+0x144>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8023d84:	f896 2035 	ldrb.w	r2, [r6, #53]	; 0x35
 8023d88:	07d2      	lsls	r2, r2, #31
 8023d8a:	d503      	bpl.n	8023d94 <ip4_input+0x6c>
 8023d8c:	6872      	ldr	r2, [r6, #4]
 8023d8e:	2a00      	cmp	r2, #0
 8023d90:	f040 8094 	bne.w	8023ebc <ip4_input+0x194>
      netif = NULL;
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8023d94:	b2db      	uxtb	r3, r3
 8023d96:	2b7f      	cmp	r3, #127	; 0x7f
 8023d98:	d06c      	beq.n	8023e74 <ip4_input+0x14c>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8023d9a:	4b5c      	ldr	r3, [pc, #368]	; (8023f0c <ip4_input+0x1e4>)
 8023d9c:	681d      	ldr	r5, [r3, #0]
 8023d9e:	b935      	cbnz	r5, 8023dae <ip4_input+0x86>
 8023da0:	e068      	b.n	8023e74 <ip4_input+0x14c>
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8023da2:	f000 f965 	bl	8024070 <ip4_addr_isbroadcast_u32>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8023da6:	b980      	cbnz	r0, 8023dca <ip4_input+0xa2>
        NETIF_FOREACH(netif) {
 8023da8:	682d      	ldr	r5, [r5, #0]
 8023daa:	2d00      	cmp	r5, #0
 8023dac:	d062      	beq.n	8023e74 <ip4_input+0x14c>
          if (netif == inp) {
 8023dae:	42ae      	cmp	r6, r5
 8023db0:	d0fa      	beq.n	8023da8 <ip4_input+0x80>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8023db2:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 8023db6:	07db      	lsls	r3, r3, #31
 8023db8:	d5f6      	bpl.n	8023da8 <ip4_input+0x80>
 8023dba:	686b      	ldr	r3, [r5, #4]
 8023dbc:	2b00      	cmp	r3, #0
 8023dbe:	d0f3      	beq.n	8023da8 <ip4_input+0x80>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8023dc0:	f8d8 0014 	ldr.w	r0, [r8, #20]
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8023dc4:	4629      	mov	r1, r5
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8023dc6:	4283      	cmp	r3, r0
 8023dc8:	d1eb      	bne.n	8023da2 <ip4_input+0x7a>
  /* broadcast or multicast packet source address? Compliant with RFC 1122: 3.2.1.3 */
#if LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING
  if (check_ip_src
#if IP_ACCEPT_LINK_LAYER_ADDRESSING
      /* DHCP servers need 0.0.0.0 to be allowed as source address (RFC 1.1.2.2: 3.2.1.3/a) */
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 8023dca:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8023dce:	2800      	cmp	r0, #0
 8023dd0:	d157      	bne.n	8023e82 <ip4_input+0x15a>
    }
    pbuf_free(p);
    return ERR_OK;
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8023dd2:	88fb      	ldrh	r3, [r7, #6]
 8023dd4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8023dd8:	b133      	cbz	r3, 8023de8 <ip4_input+0xc0>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8023dda:	4620      	mov	r0, r4
 8023ddc:	f000 fb1c 	bl	8024418 <ip4_reass>
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8023de0:	4604      	mov	r4, r0
 8023de2:	2800      	cmp	r0, #0
 8023de4:	d054      	beq.n	8023e90 <ip4_input+0x168>
      return ERR_OK;
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8023de6:	6847      	ldr	r7, [r0, #4]
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
  ip_data.current_input_netif = inp;
  ip_data.current_ip4_header = iphdr;
 8023de8:	f8c8 7008 	str.w	r7, [r8, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);

#if LWIP_RAW
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
 8023dec:	4631      	mov	r1, r6
 8023dee:	4620      	mov	r0, r4
  ip_data.current_input_netif = inp;
 8023df0:	e9c8 5600 	strd	r5, r6, [r8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8023df4:	783b      	ldrb	r3, [r7, #0]
 8023df6:	f003 030f 	and.w	r3, r3, #15
 8023dfa:	009b      	lsls	r3, r3, #2
 8023dfc:	f8a8 300c 	strh.w	r3, [r8, #12]
  raw_status = raw_input(p, inp);
 8023e00:	f7f8 fd9e 	bl	801c940 <raw_input>
  if (raw_status != RAW_INPUT_EATEN)
 8023e04:	2801      	cmp	r0, #1
  raw_status = raw_input(p, inp);
 8023e06:	4682      	mov	sl, r0
  if (raw_status != RAW_INPUT_EATEN)
 8023e08:	d024      	beq.n	8023e54 <ip4_input+0x12c>
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8023e0a:	4649      	mov	r1, r9
 8023e0c:	4620      	mov	r0, r4
 8023e0e:	f7f8 facb 	bl	801c3a8 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8023e12:	7a7b      	ldrb	r3, [r7, #9]
 8023e14:	2b06      	cmp	r3, #6
 8023e16:	d065      	beq.n	8023ee4 <ip4_input+0x1bc>
 8023e18:	2b11      	cmp	r3, #17
 8023e1a:	d05e      	beq.n	8023eda <ip4_input+0x1b2>
 8023e1c:	2b01      	cmp	r3, #1
 8023e1e:	d057      	beq.n	8023ed0 <ip4_input+0x1a8>
        igmp_input(p, inp, ip4_current_dest_addr());
        break;
#endif /* LWIP_IGMP */
      default:
#if LWIP_RAW
        if (raw_status == RAW_INPUT_DELIVERED) {
 8023e20:	f1ba 0f02 	cmp.w	sl, #2
 8023e24:	d013      	beq.n	8023e4e <ip4_input+0x126>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8023e26:	4629      	mov	r1, r5
 8023e28:	f8d8 0014 	ldr.w	r0, [r8, #20]
 8023e2c:	f000 f920 	bl	8024070 <ip4_addr_isbroadcast_u32>
 8023e30:	b968      	cbnz	r0, 8023e4e <ip4_input+0x126>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8023e32:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8023e36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8023e3a:	2be0      	cmp	r3, #224	; 0xe0
 8023e3c:	d007      	beq.n	8023e4e <ip4_input+0x126>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8023e3e:	4649      	mov	r1, r9
 8023e40:	4620      	mov	r0, r4
 8023e42:	f7f8 fae9 	bl	801c418 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8023e46:	2102      	movs	r1, #2
 8023e48:	4620      	mov	r0, r4
 8023e4a:	f7ff ff2d 	bl	8023ca8 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8023e4e:	4620      	mov	r0, r4
 8023e50:	f7f8 fb36 	bl	801c4c0 <pbuf_free>
        break;
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8023e54:	2300      	movs	r3, #0
  ip_data.current_ip_header_tot_len = 0;
  ip4_addr_set_any(ip4_current_src_addr());
  ip4_addr_set_any(ip4_current_dest_addr());

  return ERR_OK;
}
 8023e56:	2000      	movs	r0, #0
  ip_data.current_input_netif = NULL;
 8023e58:	e9c8 3300 	strd	r3, r3, [r8]
  ip_data.current_ip4_header = NULL;
 8023e5c:	f8c8 3008 	str.w	r3, [r8, #8]
  ip_data.current_ip_header_tot_len = 0;
 8023e60:	f8a8 300c 	strh.w	r3, [r8, #12]
  ip4_addr_set_any(ip4_current_dest_addr());
 8023e64:	e9c8 3304 	strd	r3, r3, [r8, #16]
}
 8023e68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8023e6c:	f896 3035 	ldrb.w	r3, [r6, #53]	; 0x35
 8023e70:	07d9      	lsls	r1, r3, #31
 8023e72:	d41e      	bmi.n	8023eb2 <ip4_input+0x18a>
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 8023e74:	7a7b      	ldrb	r3, [r7, #9]
 8023e76:	2b11      	cmp	r3, #17
 8023e78:	d039      	beq.n	8023eee <ip4_input+0x1c6>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 8023e7a:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8023e7e:	b120      	cbz	r0, 8023e8a <ip4_input+0x162>
 8023e80:	2500      	movs	r5, #0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8023e82:	4631      	mov	r1, r6
 8023e84:	f000 f8f4 	bl	8024070 <ip4_addr_isbroadcast_u32>
 8023e88:	b150      	cbz	r0, 8023ea0 <ip4_input+0x178>
    pbuf_free(p);
 8023e8a:	4620      	mov	r0, r4
 8023e8c:	f7f8 fb18 	bl	801c4c0 <pbuf_free>
}
 8023e90:	2000      	movs	r0, #0
 8023e92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    pbuf_realloc(p, iphdr_len);
 8023e96:	4601      	mov	r1, r0
 8023e98:	4620      	mov	r0, r4
 8023e9a:	f7f8 f9f9 	bl	801c290 <pbuf_realloc>
 8023e9e:	e75a      	b.n	8023d56 <ip4_input+0x2e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8023ea0:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8023ea4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8023ea8:	2be0      	cmp	r3, #224	; 0xe0
 8023eaa:	d0ee      	beq.n	8023e8a <ip4_input+0x162>
  if (netif == NULL) {
 8023eac:	2d00      	cmp	r5, #0
 8023eae:	d190      	bne.n	8023dd2 <ip4_input+0xaa>
 8023eb0:	e7eb      	b.n	8023e8a <ip4_input+0x162>
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8023eb2:	6873      	ldr	r3, [r6, #4]
 8023eb4:	2b00      	cmp	r3, #0
 8023eb6:	d0dd      	beq.n	8023e74 <ip4_input+0x14c>
 8023eb8:	4635      	mov	r5, r6
 8023eba:	e788      	b.n	8023dce <ip4_input+0xa6>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8023ebc:	4293      	cmp	r3, r2
 8023ebe:	d0fb      	beq.n	8023eb8 <ip4_input+0x190>
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8023ec0:	4618      	mov	r0, r3
 8023ec2:	4631      	mov	r1, r6
 8023ec4:	f000 f8d4 	bl	8024070 <ip4_addr_isbroadcast_u32>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8023ec8:	b9e0      	cbnz	r0, 8023f04 <ip4_input+0x1dc>
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8023eca:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8023ece:	e761      	b.n	8023d94 <ip4_input+0x6c>
        icmp_input(p, inp);
 8023ed0:	4631      	mov	r1, r6
 8023ed2:	4620      	mov	r0, r4
 8023ed4:	f7ff fe30 	bl	8023b38 <icmp_input>
        break;
 8023ed8:	e7bc      	b.n	8023e54 <ip4_input+0x12c>
        udp_input(p, inp);
 8023eda:	4631      	mov	r1, r6
 8023edc:	4620      	mov	r0, r4
 8023ede:	f7fd f8a1 	bl	8021024 <udp_input>
        break;
 8023ee2:	e7b7      	b.n	8023e54 <ip4_input+0x12c>
        tcp_input(p, inp);
 8023ee4:	4631      	mov	r1, r6
 8023ee6:	4620      	mov	r0, r4
 8023ee8:	f7fa fefc 	bl	801ece4 <tcp_input>
        break;
 8023eec:	e7b2      	b.n	8023e54 <ip4_input+0x12c>
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 8023eee:	eb07 0309 	add.w	r3, r7, r9
 8023ef2:	885b      	ldrh	r3, [r3, #2]
 8023ef4:	f5b3 4f88 	cmp.w	r3, #17408	; 0x4400
 8023ef8:	d1bf      	bne.n	8023e7a <ip4_input+0x152>
 8023efa:	4635      	mov	r5, r6
  if (netif == NULL) {
 8023efc:	2d00      	cmp	r5, #0
 8023efe:	f47f af68 	bne.w	8023dd2 <ip4_input+0xaa>
 8023f02:	e7c2      	b.n	8023e8a <ip4_input+0x162>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 8023f04:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8023f08:	4635      	mov	r5, r6
 8023f0a:	e760      	b.n	8023dce <ip4_input+0xa6>
 8023f0c:	2002e488 	.word	0x2002e488
 8023f10:	2001f2f8 	.word	0x2001f2f8

08023f14 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8023f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023f18:	469a      	mov	sl, r3
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8023f1a:	7b83      	ldrb	r3, [r0, #14]
{
 8023f1c:	b083      	sub	sp, #12
 8023f1e:	4604      	mov	r4, r0
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8023f20:	2b01      	cmp	r3, #1
{
 8023f22:	4689      	mov	r9, r1
 8023f24:	4617      	mov	r7, r2
 8023f26:	f89d 5030 	ldrb.w	r5, [sp, #48]	; 0x30
 8023f2a:	f89d b034 	ldrb.w	fp, [sp, #52]	; 0x34
 8023f2e:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8023f32:	d158      	bne.n	8023fe6 <ip4_output_if_src+0xd2>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8023f34:	2f00      	cmp	r7, #0
 8023f36:	d05f      	beq.n	8023ff8 <ip4_output_if_src+0xe4>
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8023f38:	2114      	movs	r1, #20
 8023f3a:	4620      	mov	r0, r4
 8023f3c:	f7f8 fa00 	bl	801c340 <pbuf_add_header>
 8023f40:	2800      	cmp	r0, #0
 8023f42:	d174      	bne.n	802402e <ip4_output_if_src+0x11a>
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
    }

    iphdr = (struct ip_hdr *)p->payload;
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8023f44:	8963      	ldrh	r3, [r4, #10]
    iphdr = (struct ip_hdr *)p->payload;
 8023f46:	6866      	ldr	r6, [r4, #4]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8023f48:	2b13      	cmp	r3, #19
 8023f4a:	d95d      	bls.n	8024008 <ip4_output_if_src+0xf4>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8023f4c:	f886 a008 	strb.w	sl, [r6, #8]
    IPH_PROTO_SET(iphdr, proto);
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 8023f50:	ea4b 2a0a 	orr.w	sl, fp, sl, lsl #8
    IPH_PROTO_SET(iphdr, proto);
 8023f54:	f886 b009 	strb.w	fp, [r6, #9]
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8023f58:	683b      	ldr	r3, [r7, #0]
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
    IPH_TOS_SET(iphdr, tos);
 8023f5a:	7075      	strb	r5, [r6, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 8023f5c:	022d      	lsls	r5, r5, #8
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
 8023f5e:	0c18      	lsrs	r0, r3, #16
    ip4_addr_copy(iphdr->dest, *dest);
 8023f60:	6133      	str	r3, [r6, #16]
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 8023f62:	f045 0545 	orr.w	r5, r5, #69	; 0x45
 8023f66:	fa10 f383 	uxtah	r3, r0, r3
 8023f6a:	442b      	add	r3, r5
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 8023f6c:	ea4f 252a 	mov.w	r5, sl, asr #8
 8023f70:	ea45 2a0a 	orr.w	sl, r5, sl, lsl #8
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 8023f74:	fa13 f58a 	uxtah	r5, r3, sl
    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8023f78:	2345      	movs	r3, #69	; 0x45
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8023f7a:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 8024048 <ip4_output_if_src+0x134>
    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8023f7e:	7033      	strb	r3, [r6, #0]
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8023f80:	8920      	ldrh	r0, [r4, #8]
 8023f82:	f7f6 fa61 	bl	801a448 <lwip_htons>
    IPH_OFFSET_SET(iphdr, 0);
 8023f86:	2300      	movs	r3, #0
    chk_sum += iphdr->_len;
 8023f88:	4405      	add	r5, r0
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8023f8a:	8070      	strh	r0, [r6, #2]
    IPH_OFFSET_SET(iphdr, 0);
 8023f8c:	71b3      	strb	r3, [r6, #6]
 8023f8e:	71f3      	strb	r3, [r6, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8023f90:	f8ba 0000 	ldrh.w	r0, [sl]
 8023f94:	f7f6 fa58 	bl	801a448 <lwip_htons>
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8023f98:	f8ba 2000 	ldrh.w	r2, [sl]
    chk_sum += iphdr->_id;
 8023f9c:	1943      	adds	r3, r0, r5
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8023f9e:	80b0      	strh	r0, [r6, #4]
    ++ip_id;
 8023fa0:	3201      	adds	r2, #1
 8023fa2:	f8aa 2000 	strh.w	r2, [sl]

    if (src == NULL) {
 8023fa6:	f1b9 0f00 	cmp.w	r9, #0
 8023faa:	d035      	beq.n	8024018 <ip4_output_if_src+0x104>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8023fac:	f8d9 2000 	ldr.w	r2, [r9]
    }

#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->src) & 0xFFFF;
 8023fb0:	fa13 f382 	uxtah	r3, r3, r2
 8023fb4:	60f2      	str	r2, [r6, #12]
    chk_sum += ip4_addr_get_u32(&iphdr->src) >> 16;
 8023fb6:	eb03 4312 	add.w	r3, r3, r2, lsr #16
    chk_sum = (chk_sum >> 16) + (chk_sum & 0xFFFF);
 8023fba:	b29a      	uxth	r2, r3
 8023fbc:	eb02 4313 	add.w	r3, r2, r3, lsr #16
    chk_sum = (chk_sum >> 16) + chk_sum;
 8023fc0:	eb03 4313 	add.w	r3, r3, r3, lsr #16
    chk_sum = ~chk_sum;
 8023fc4:	43db      	mvns	r3, r3
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_IP) {
      iphdr->_chksum = (u16_t)chk_sum; /* network order */
 8023fc6:	8173      	strh	r3, [r6, #10]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8023fc8:	f8b8 302c 	ldrh.w	r3, [r8, #44]	; 0x2c
 8023fcc:	b113      	cbz	r3, 8023fd4 <ip4_output_if_src+0xc0>
 8023fce:	8922      	ldrh	r2, [r4, #8]
 8023fd0:	429a      	cmp	r2, r3
 8023fd2:	d824      	bhi.n	802401e <ip4_output_if_src+0x10a>
    return ip4_frag(p, netif, dest);
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8023fd4:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8023fd8:	463a      	mov	r2, r7
 8023fda:	4621      	mov	r1, r4
 8023fdc:	4640      	mov	r0, r8
 8023fde:	4798      	blx	r3
}
 8023fe0:	b003      	add	sp, #12
 8023fe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8023fe6:	4b13      	ldr	r3, [pc, #76]	; (8024034 <ip4_output_if_src+0x120>)
 8023fe8:	f44f 7255 	mov.w	r2, #852	; 0x354
 8023fec:	4912      	ldr	r1, [pc, #72]	; (8024038 <ip4_output_if_src+0x124>)
 8023fee:	4813      	ldr	r0, [pc, #76]	; (802403c <ip4_output_if_src+0x128>)
 8023ff0:	f002 fb30 	bl	8026654 <iprintf>
  if (dest != LWIP_IP_HDRINCL) {
 8023ff4:	2f00      	cmp	r7, #0
 8023ff6:	d19f      	bne.n	8023f38 <ip4_output_if_src+0x24>
    if (p->len < IP_HLEN) {
 8023ff8:	8963      	ldrh	r3, [r4, #10]
 8023ffa:	2b13      	cmp	r3, #19
 8023ffc:	d917      	bls.n	802402e <ip4_output_if_src+0x11a>
    ip4_addr_copy(dest_addr, iphdr->dest);
 8023ffe:	6863      	ldr	r3, [r4, #4]
    dest = &dest_addr;
 8024000:	af01      	add	r7, sp, #4
    ip4_addr_copy(dest_addr, iphdr->dest);
 8024002:	691b      	ldr	r3, [r3, #16]
 8024004:	9301      	str	r3, [sp, #4]
    dest = &dest_addr;
 8024006:	e7df      	b.n	8023fc8 <ip4_output_if_src+0xb4>
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8024008:	4b0a      	ldr	r3, [pc, #40]	; (8024034 <ip4_output_if_src+0x120>)
 802400a:	f44f 7262 	mov.w	r2, #904	; 0x388
 802400e:	490c      	ldr	r1, [pc, #48]	; (8024040 <ip4_output_if_src+0x12c>)
 8024010:	480a      	ldr	r0, [pc, #40]	; (802403c <ip4_output_if_src+0x128>)
 8024012:	f002 fb1f 	bl	8026654 <iprintf>
 8024016:	e799      	b.n	8023f4c <ip4_output_if_src+0x38>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8024018:	4a0a      	ldr	r2, [pc, #40]	; (8024044 <ip4_output_if_src+0x130>)
 802401a:	6812      	ldr	r2, [r2, #0]
 802401c:	e7c8      	b.n	8023fb0 <ip4_output_if_src+0x9c>
    return ip4_frag(p, netif, dest);
 802401e:	463a      	mov	r2, r7
 8024020:	4641      	mov	r1, r8
 8024022:	4620      	mov	r0, r4
 8024024:	f000 fc36 	bl	8024894 <ip4_frag>
}
 8024028:	b003      	add	sp, #12
 802402a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return ERR_BUF;
 802402e:	f06f 0001 	mvn.w	r0, #1
 8024032:	e7d5      	b.n	8023fe0 <ip4_output_if_src+0xcc>
 8024034:	0804712c 	.word	0x0804712c
 8024038:	08047160 	.word	0x08047160
 802403c:	0802b34c 	.word	0x0802b34c
 8024040:	0804716c 	.word	0x0804716c
 8024044:	080471e4 	.word	0x080471e4
 8024048:	2002e842 	.word	0x2002e842

0802404c <ip4_output_if>:
{
 802404c:	b4f0      	push	{r4, r5, r6, r7}
 802404e:	9c06      	ldr	r4, [sp, #24]
 8024050:	f89d 5010 	ldrb.w	r5, [sp, #16]
 8024054:	f89d 6014 	ldrb.w	r6, [sp, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8024058:	b11a      	cbz	r2, 8024062 <ip4_output_if+0x16>
    if (ip4_addr_isany(src)) {
 802405a:	b109      	cbz	r1, 8024060 <ip4_output_if+0x14>
 802405c:	680f      	ldr	r7, [r1, #0]
 802405e:	b907      	cbnz	r7, 8024062 <ip4_output_if+0x16>
      src_used = netif_ip4_addr(netif);
 8024060:	1d21      	adds	r1, r4, #4
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8024062:	9504      	str	r5, [sp, #16]
 8024064:	e9cd 6405 	strd	r6, r4, [sp, #20]
}
 8024068:	bcf0      	pop	{r4, r5, r6, r7}
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 802406a:	f7ff bf53 	b.w	8023f14 <ip4_output_if_src>
 802406e:	bf00      	nop

08024070 <ip4_addr_isbroadcast_u32>:
{
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8024070:	1e43      	subs	r3, r0, #1
 8024072:	3303      	adds	r3, #3
 8024074:	d814      	bhi.n	80240a0 <ip4_addr_isbroadcast_u32+0x30>
      (addr == IPADDR_ANY)) {
    return 1;
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8024076:	f891 3035 	ldrb.w	r3, [r1, #53]	; 0x35
 802407a:	f013 0302 	ands.w	r3, r3, #2
 802407e:	d00d      	beq.n	802409c <ip4_addr_isbroadcast_u32+0x2c>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8024080:	684b      	ldr	r3, [r1, #4]
 8024082:	4283      	cmp	r3, r0
 8024084:	d00f      	beq.n	80240a6 <ip4_addr_isbroadcast_u32+0x36>
    return 0;
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8024086:	688a      	ldr	r2, [r1, #8]
 8024088:	4043      	eors	r3, r0
 802408a:	4213      	tst	r3, r2
 802408c:	d10b      	bne.n	80240a6 <ip4_addr_isbroadcast_u32+0x36>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 802408e:	43d3      	mvns	r3, r2
 8024090:	ea20 0002 	bic.w	r0, r0, r2
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
    /* => network broadcast address */
    return 1;
  } else {
    return 0;
 8024094:	1ac3      	subs	r3, r0, r3
 8024096:	fab3 f383 	clz	r3, r3
 802409a:	095b      	lsrs	r3, r3, #5
  }
}
 802409c:	4618      	mov	r0, r3
 802409e:	4770      	bx	lr
    return 1;
 80240a0:	2301      	movs	r3, #1
}
 80240a2:	4618      	mov	r0, r3
 80240a4:	4770      	bx	lr
    return 0;
 80240a6:	2300      	movs	r3, #0
}
 80240a8:	4618      	mov	r0, r3
 80240aa:	4770      	bx	lr

080240ac <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 80240ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 80240b0:	4e4f      	ldr	r6, [pc, #316]	; (80241f0 <ip4addr_aton+0x144>)
{
 80240b2:	b085      	sub	sp, #20
  c = *cp;
 80240b4:	7803      	ldrb	r3, [r0, #0]
    if (!lwip_isdigit(c)) {
 80240b6:	5cf2      	ldrb	r2, [r6, r3]
 80240b8:	0754      	lsls	r4, r2, #29
 80240ba:	d538      	bpl.n	802412e <ip4addr_aton+0x82>
  u32_t *pp = parts;
 80240bc:	46e9      	mov	r9, sp
 80240be:	460d      	mov	r5, r1
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 80240c0:	f10d 080c 	add.w	r8, sp, #12
  u32_t *pp = parts;
 80240c4:	464f      	mov	r7, r9
    if (c == '0') {
 80240c6:	2b30      	cmp	r3, #48	; 0x30
 80240c8:	d035      	beq.n	8024136 <ip4addr_aton+0x8a>
    base = 10;
 80240ca:	210a      	movs	r1, #10
 80240cc:	1c42      	adds	r2, r0, #1
 80240ce:	2400      	movs	r4, #0
 80240d0:	e003      	b.n	80240da <ip4addr_aton+0x2e>
        val = (val * base) + (u32_t)(c - '0');
 80240d2:	f1a0 0430 	sub.w	r4, r0, #48	; 0x30
        c = *++cp;
 80240d6:	7813      	ldrb	r3, [r2, #0]
 80240d8:	3201      	adds	r2, #1
      if (lwip_isdigit(c)) {
 80240da:	f816 c003 	ldrb.w	ip, [r6, r3]
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 80240de:	f103 0e0a 	add.w	lr, r3, #10
 80240e2:	f102 3bff 	add.w	fp, r2, #4294967295
        val = (val * base) + (u32_t)(c - '0');
 80240e6:	fb04 3001 	mla	r0, r4, r1, r3
      if (lwip_isdigit(c)) {
 80240ea:	f01c 0f04 	tst.w	ip, #4
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 80240ee:	f00c 0a03 	and.w	sl, ip, #3
      if (lwip_isdigit(c)) {
 80240f2:	d1ee      	bne.n	80240d2 <ip4addr_aton+0x26>
      } else if (base == 16 && lwip_isxdigit(c)) {
 80240f4:	2910      	cmp	r1, #16
 80240f6:	d10d      	bne.n	8024114 <ip4addr_aton+0x68>
 80240f8:	f01c 0f44 	tst.w	ip, #68	; 0x44
 80240fc:	d00a      	beq.n	8024114 <ip4addr_aton+0x68>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 80240fe:	f1ba 0f02 	cmp.w	sl, #2
        c = *++cp;
 8024102:	7813      	ldrb	r3, [r2, #0]
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 8024104:	bf0c      	ite	eq
 8024106:	2061      	moveq	r0, #97	; 0x61
 8024108:	2041      	movne	r0, #65	; 0x41
 802410a:	ebae 0e00 	sub.w	lr, lr, r0
 802410e:	ea4e 1404 	orr.w	r4, lr, r4, lsl #4
        c = *++cp;
 8024112:	e7e1      	b.n	80240d8 <ip4addr_aton+0x2c>
    if (c == '.') {
 8024114:	2b2e      	cmp	r3, #46	; 0x2e
 8024116:	d11a      	bne.n	802414e <ip4addr_aton+0xa2>
      if (pp >= parts + 3) {
 8024118:	4547      	cmp	r7, r8
 802411a:	d008      	beq.n	802412e <ip4addr_aton+0x82>
        return 0;
      }
      *pp++ = val;
      c = *++cp;
 802411c:	f89b 3001 	ldrb.w	r3, [fp, #1]
 8024120:	f10b 0001 	add.w	r0, fp, #1
      *pp++ = val;
 8024124:	f847 4b04 	str.w	r4, [r7], #4
    if (!lwip_isdigit(c)) {
 8024128:	5cf2      	ldrb	r2, [r6, r3]
 802412a:	0752      	lsls	r2, r2, #29
 802412c:	d4cb      	bmi.n	80240c6 <ip4addr_aton+0x1a>
      return 0;
 802412e:	2000      	movs	r0, #0
  }
  if (addr) {
    ip4_addr_set_u32(addr, lwip_htonl(val));
  }
  return 1;
}
 8024130:	b005      	add	sp, #20
 8024132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      c = *++cp;
 8024136:	7843      	ldrb	r3, [r0, #1]
      if (c == 'x' || c == 'X') {
 8024138:	f003 02df 	and.w	r2, r3, #223	; 0xdf
 802413c:	2a58      	cmp	r2, #88	; 0x58
 802413e:	d002      	beq.n	8024146 <ip4addr_aton+0x9a>
      c = *++cp;
 8024140:	3001      	adds	r0, #1
        base = 8;
 8024142:	2108      	movs	r1, #8
 8024144:	e7c2      	b.n	80240cc <ip4addr_aton+0x20>
        c = *++cp;
 8024146:	7883      	ldrb	r3, [r0, #2]
        base = 16;
 8024148:	2110      	movs	r1, #16
        c = *++cp;
 802414a:	3002      	adds	r0, #2
 802414c:	e7be      	b.n	80240cc <ip4addr_aton+0x20>
  if (c != '\0' && !lwip_isspace(c)) {
 802414e:	b113      	cbz	r3, 8024156 <ip4addr_aton+0xaa>
 8024150:	f01c 0f08 	tst.w	ip, #8
 8024154:	d0eb      	beq.n	802412e <ip4addr_aton+0x82>
  switch (pp - parts + 1) {
 8024156:	eba7 0009 	sub.w	r0, r7, r9
 802415a:	1080      	asrs	r0, r0, #2
 802415c:	3001      	adds	r0, #1
 802415e:	2804      	cmp	r0, #4
 8024160:	d83e      	bhi.n	80241e0 <ip4addr_aton+0x134>
 8024162:	a301      	add	r3, pc, #4	; (adr r3, 8024168 <ip4addr_aton+0xbc>)
 8024164:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
 8024168:	08024131 	.word	0x08024131
 802416c:	0802418d 	.word	0x0802418d
 8024170:	0802417d 	.word	0x0802417d
 8024174:	080241c1 	.word	0x080241c1
 8024178:	0802419d 	.word	0x0802419d
      if (val > 0xffffffUL) {
 802417c:	f1b4 7f80 	cmp.w	r4, #16777216	; 0x1000000
 8024180:	d2d5      	bcs.n	802412e <ip4addr_aton+0x82>
      if (parts[0] > 0xff) {
 8024182:	9b00      	ldr	r3, [sp, #0]
 8024184:	2bff      	cmp	r3, #255	; 0xff
 8024186:	d8d2      	bhi.n	802412e <ip4addr_aton+0x82>
      val |= parts[0] << 24;
 8024188:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
  if (addr) {
 802418c:	b335      	cbz	r5, 80241dc <ip4addr_aton+0x130>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 802418e:	4620      	mov	r0, r4
 8024190:	f7f6 f95e 	bl	801a450 <lwip_htonl>
 8024194:	4603      	mov	r3, r0
  return 1;
 8024196:	2001      	movs	r0, #1
    ip4_addr_set_u32(addr, lwip_htonl(val));
 8024198:	602b      	str	r3, [r5, #0]
 802419a:	e7c9      	b.n	8024130 <ip4addr_aton+0x84>
      if (val > 0xff) {
 802419c:	2cff      	cmp	r4, #255	; 0xff
 802419e:	d8c6      	bhi.n	802412e <ip4addr_aton+0x82>
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 80241a0:	9900      	ldr	r1, [sp, #0]
 80241a2:	29ff      	cmp	r1, #255	; 0xff
 80241a4:	d8c3      	bhi.n	802412e <ip4addr_aton+0x82>
 80241a6:	9b01      	ldr	r3, [sp, #4]
 80241a8:	2bff      	cmp	r3, #255	; 0xff
 80241aa:	d8c0      	bhi.n	802412e <ip4addr_aton+0x82>
 80241ac:	9a02      	ldr	r2, [sp, #8]
 80241ae:	2aff      	cmp	r2, #255	; 0xff
 80241b0:	d8bd      	bhi.n	802412e <ip4addr_aton+0x82>
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 80241b2:	041b      	lsls	r3, r3, #16
 80241b4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80241b8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80241bc:	431c      	orrs	r4, r3
      break;
 80241be:	e7e5      	b.n	802418c <ip4addr_aton+0xe0>
      if (val > 0xffff) {
 80241c0:	f5b4 3f80 	cmp.w	r4, #65536	; 0x10000
 80241c4:	d2b3      	bcs.n	802412e <ip4addr_aton+0x82>
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 80241c6:	9a00      	ldr	r2, [sp, #0]
 80241c8:	2aff      	cmp	r2, #255	; 0xff
 80241ca:	d8b0      	bhi.n	802412e <ip4addr_aton+0x82>
 80241cc:	9b01      	ldr	r3, [sp, #4]
 80241ce:	2bff      	cmp	r3, #255	; 0xff
 80241d0:	d8ad      	bhi.n	802412e <ip4addr_aton+0x82>
      val |= (parts[0] << 24) | (parts[1] << 16);
 80241d2:	041b      	lsls	r3, r3, #16
 80241d4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80241d8:	431c      	orrs	r4, r3
      break;
 80241da:	e7d7      	b.n	802418c <ip4addr_aton+0xe0>
  return 1;
 80241dc:	2001      	movs	r0, #1
 80241de:	e7a7      	b.n	8024130 <ip4addr_aton+0x84>
      LWIP_ASSERT("unhandled", 0);
 80241e0:	4b04      	ldr	r3, [pc, #16]	; (80241f4 <ip4addr_aton+0x148>)
 80241e2:	22f9      	movs	r2, #249	; 0xf9
 80241e4:	4904      	ldr	r1, [pc, #16]	; (80241f8 <ip4addr_aton+0x14c>)
 80241e6:	4805      	ldr	r0, [pc, #20]	; (80241fc <ip4addr_aton+0x150>)
 80241e8:	f002 fa34 	bl	8026654 <iprintf>
      break;
 80241ec:	e7ce      	b.n	802418c <ip4addr_aton+0xe0>
 80241ee:	bf00      	nop
 80241f0:	08047441 	.word	0x08047441
 80241f4:	0804719c 	.word	0x0804719c
 80241f8:	080471d8 	.word	0x080471d8
 80241fc:	0802b34c 	.word	0x0802b34c

08024200 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8024200:	b510      	push	{r4, lr}
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8024202:	4604      	mov	r4, r0
 8024204:	b148      	cbz	r0, 802421a <ipfrag_free_pbuf_custom+0x1a>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
  if (pcr->original != NULL) {
 8024206:	6960      	ldr	r0, [r4, #20]
 8024208:	b108      	cbz	r0, 802420e <ipfrag_free_pbuf_custom+0xe>
    pbuf_free(pcr->original);
 802420a:	f7f8 f959 	bl	801c4c0 <pbuf_free>
  memp_free(MEMP_FRAG_PBUF, p);
 802420e:	4621      	mov	r1, r4
 8024210:	2006      	movs	r0, #6
  }
  ip_frag_free_pbuf_custom_ref(pcr);
}
 8024212:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_FRAG_PBUF, p);
 8024216:	f7f7 bc3b 	b.w	801ba90 <memp_free>
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 802421a:	4b04      	ldr	r3, [pc, #16]	; (802422c <ipfrag_free_pbuf_custom+0x2c>)
 802421c:	f240 22ce 	movw	r2, #718	; 0x2ce
 8024220:	4903      	ldr	r1, [pc, #12]	; (8024230 <ipfrag_free_pbuf_custom+0x30>)
 8024222:	4804      	ldr	r0, [pc, #16]	; (8024234 <ipfrag_free_pbuf_custom+0x34>)
 8024224:	f002 fa16 	bl	8026654 <iprintf>
 8024228:	e7ed      	b.n	8024206 <ipfrag_free_pbuf_custom+0x6>
 802422a:	bf00      	nop
 802422c:	080471ec 	.word	0x080471ec
 8024230:	08047228 	.word	0x08047228
 8024234:	0802b34c 	.word	0x0802b34c

08024238 <ip_reass_free_complete_datagram>:
  LWIP_ASSERT("prev != ipr", prev != ipr);
 8024238:	4281      	cmp	r1, r0
{
 802423a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802423e:	4606      	mov	r6, r0
 8024240:	460f      	mov	r7, r1
  LWIP_ASSERT("prev != ipr", prev != ipr);
 8024242:	d075      	beq.n	8024330 <ip_reass_free_complete_datagram+0xf8>
  if (prev != NULL) {
 8024244:	b147      	cbz	r7, 8024258 <ip_reass_free_complete_datagram+0x20>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8024246:	683b      	ldr	r3, [r7, #0]
 8024248:	42b3      	cmp	r3, r6
 802424a:	d005      	beq.n	8024258 <ip_reass_free_complete_datagram+0x20>
 802424c:	4b40      	ldr	r3, [pc, #256]	; (8024350 <ip_reass_free_complete_datagram+0x118>)
 802424e:	22ad      	movs	r2, #173	; 0xad
 8024250:	4940      	ldr	r1, [pc, #256]	; (8024354 <ip_reass_free_complete_datagram+0x11c>)
 8024252:	4841      	ldr	r0, [pc, #260]	; (8024358 <ip_reass_free_complete_datagram+0x120>)
 8024254:	f002 f9fe 	bl	8026654 <iprintf>
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8024258:	6875      	ldr	r5, [r6, #4]
 802425a:	686b      	ldr	r3, [r5, #4]
  if (iprh->start == 0) {
 802425c:	889a      	ldrh	r2, [r3, #4]
 802425e:	2a00      	cmp	r2, #0
 8024260:	d047      	beq.n	80242f2 <ip_reass_free_complete_datagram+0xba>
  u16_t pbufs_freed = 0;
 8024262:	f04f 0b00 	mov.w	fp, #0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8024266:	f8df a0e8 	ldr.w	sl, [pc, #232]	; 8024350 <ip_reass_free_complete_datagram+0x118>
 802426a:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8024370 <ip_reass_free_complete_datagram+0x138>
 802426e:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 8024358 <ip_reass_free_complete_datagram+0x120>
 8024272:	e005      	b.n	8024280 <ip_reass_free_complete_datagram+0x48>
    pbuf_free(pcur);
 8024274:	4628      	mov	r0, r5
    iprh = (struct ip_reass_helper *)p->payload;
 8024276:	4625      	mov	r5, r4
    pbuf_free(pcur);
 8024278:	f7f8 f922 	bl	801c4c0 <pbuf_free>
  while (p != NULL) {
 802427c:	b1b4      	cbz	r4, 80242ac <ip_reass_free_complete_datagram+0x74>
    iprh = (struct ip_reass_helper *)p->payload;
 802427e:	6863      	ldr	r3, [r4, #4]
    clen = pbuf_clen(pcur);
 8024280:	4628      	mov	r0, r5
    p = iprh->next_pbuf;
 8024282:	681c      	ldr	r4, [r3, #0]
    clen = pbuf_clen(pcur);
 8024284:	f7f8 f930 	bl	801c4e8 <pbuf_clen>
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8024288:	4458      	add	r0, fp
 802428a:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 802428e:	fa1f fb80 	uxth.w	fp, r0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8024292:	dbef      	blt.n	8024274 <ip_reass_free_complete_datagram+0x3c>
 8024294:	4653      	mov	r3, sl
 8024296:	22cc      	movs	r2, #204	; 0xcc
 8024298:	4649      	mov	r1, r9
 802429a:	4640      	mov	r0, r8
 802429c:	f002 f9da 	bl	8026654 <iprintf>
    pbuf_free(pcur);
 80242a0:	4628      	mov	r0, r5
    iprh = (struct ip_reass_helper *)p->payload;
 80242a2:	4625      	mov	r5, r4
    pbuf_free(pcur);
 80242a4:	f7f8 f90c 	bl	801c4c0 <pbuf_free>
  while (p != NULL) {
 80242a8:	2c00      	cmp	r4, #0
 80242aa:	d1e8      	bne.n	802427e <ip_reass_free_complete_datagram+0x46>
  if (reassdatagrams == ipr) {
 80242ac:	4b2b      	ldr	r3, [pc, #172]	; (802435c <ip_reass_free_complete_datagram+0x124>)
 80242ae:	681a      	ldr	r2, [r3, #0]
 80242b0:	4296      	cmp	r6, r2
 80242b2:	d03a      	beq.n	802432a <ip_reass_free_complete_datagram+0xf2>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80242b4:	2f00      	cmp	r7, #0
 80242b6:	d042      	beq.n	802433e <ip_reass_free_complete_datagram+0x106>
    prev->next = ipr->next;
 80242b8:	6833      	ldr	r3, [r6, #0]
 80242ba:	603b      	str	r3, [r7, #0]
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 80242bc:	4c28      	ldr	r4, [pc, #160]	; (8024360 <ip_reass_free_complete_datagram+0x128>)
  memp_free(MEMP_REASSDATA, ipr);
 80242be:	4631      	mov	r1, r6
 80242c0:	2005      	movs	r0, #5
 80242c2:	f7f7 fbe5 	bl	801ba90 <memp_free>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 80242c6:	8823      	ldrh	r3, [r4, #0]
 80242c8:	455b      	cmp	r3, fp
 80242ca:	d305      	bcc.n	80242d8 <ip_reass_free_complete_datagram+0xa0>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80242cc:	eba3 030b 	sub.w	r3, r3, fp
}
 80242d0:	4658      	mov	r0, fp
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80242d2:	8023      	strh	r3, [r4, #0]
}
 80242d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 80242d8:	4b1d      	ldr	r3, [pc, #116]	; (8024350 <ip_reass_free_complete_datagram+0x118>)
 80242da:	22d2      	movs	r2, #210	; 0xd2
 80242dc:	4921      	ldr	r1, [pc, #132]	; (8024364 <ip_reass_free_complete_datagram+0x12c>)
 80242de:	481e      	ldr	r0, [pc, #120]	; (8024358 <ip_reass_free_complete_datagram+0x120>)
 80242e0:	f002 f9b8 	bl	8026654 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80242e4:	8823      	ldrh	r3, [r4, #0]
}
 80242e6:	4658      	mov	r0, fp
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80242e8:	eba3 030b 	sub.w	r3, r3, fp
 80242ec:	8023      	strh	r3, [r4, #0]
}
 80242ee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ipr->p = iprh->next_pbuf;
 80242f2:	681a      	ldr	r2, [r3, #0]
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80242f4:	6930      	ldr	r0, [r6, #16]
 80242f6:	6971      	ldr	r1, [r6, #20]
    ipr->p = iprh->next_pbuf;
 80242f8:	6072      	str	r2, [r6, #4]
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80242fa:	68f4      	ldr	r4, [r6, #12]
 80242fc:	68b2      	ldr	r2, [r6, #8]
 80242fe:	6098      	str	r0, [r3, #8]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8024300:	4628      	mov	r0, r5
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8024302:	60d9      	str	r1, [r3, #12]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8024304:	2101      	movs	r1, #1
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8024306:	601a      	str	r2, [r3, #0]
 8024308:	605c      	str	r4, [r3, #4]
 802430a:	69b2      	ldr	r2, [r6, #24]
 802430c:	611a      	str	r2, [r3, #16]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 802430e:	f7ff fccf 	bl	8023cb0 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8024312:	4628      	mov	r0, r5
 8024314:	f7f8 f8e8 	bl	801c4e8 <pbuf_clen>
 8024318:	4683      	mov	fp, r0
    pbuf_free(p);
 802431a:	4628      	mov	r0, r5
 802431c:	f7f8 f8d0 	bl	801c4c0 <pbuf_free>
  p = ipr->p;
 8024320:	6875      	ldr	r5, [r6, #4]
  while (p != NULL) {
 8024322:	2d00      	cmp	r5, #0
 8024324:	d0c2      	beq.n	80242ac <ip_reass_free_complete_datagram+0x74>
    iprh = (struct ip_reass_helper *)p->payload;
 8024326:	686b      	ldr	r3, [r5, #4]
 8024328:	e79d      	b.n	8024266 <ip_reass_free_complete_datagram+0x2e>
    reassdatagrams = ipr->next;
 802432a:	6832      	ldr	r2, [r6, #0]
 802432c:	601a      	str	r2, [r3, #0]
 802432e:	e7c5      	b.n	80242bc <ip_reass_free_complete_datagram+0x84>
  LWIP_ASSERT("prev != ipr", prev != ipr);
 8024330:	4b07      	ldr	r3, [pc, #28]	; (8024350 <ip_reass_free_complete_datagram+0x118>)
 8024332:	22ab      	movs	r2, #171	; 0xab
 8024334:	490c      	ldr	r1, [pc, #48]	; (8024368 <ip_reass_free_complete_datagram+0x130>)
 8024336:	4808      	ldr	r0, [pc, #32]	; (8024358 <ip_reass_free_complete_datagram+0x120>)
 8024338:	f002 f98c 	bl	8026654 <iprintf>
 802433c:	e782      	b.n	8024244 <ip_reass_free_complete_datagram+0xc>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 802433e:	4b04      	ldr	r3, [pc, #16]	; (8024350 <ip_reass_free_complete_datagram+0x118>)
 8024340:	f240 1245 	movw	r2, #325	; 0x145
 8024344:	4909      	ldr	r1, [pc, #36]	; (802436c <ip_reass_free_complete_datagram+0x134>)
 8024346:	4804      	ldr	r0, [pc, #16]	; (8024358 <ip_reass_free_complete_datagram+0x120>)
 8024348:	f002 f984 	bl	8026654 <iprintf>
 802434c:	e7b4      	b.n	80242b8 <ip_reass_free_complete_datagram+0x80>
 802434e:	bf00      	nop
 8024350:	080471ec 	.word	0x080471ec
 8024354:	08047240 	.word	0x08047240
 8024358:	0802b34c 	.word	0x0802b34c
 802435c:	2002e848 	.word	0x2002e848
 8024360:	2002e844 	.word	0x2002e844
 8024364:	08047290 	.word	0x08047290
 8024368:	08047234 	.word	0x08047234
 802436c:	08047274 	.word	0x08047274
 8024370:	08047254 	.word	0x08047254

08024374 <ip_reass_remove_oldest_datagram>:
{
 8024374:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  int pbufs_freed = 0, pbufs_freed_current;
 8024378:	2700      	movs	r7, #0
 802437a:	f8df 8068 	ldr.w	r8, [pc, #104]	; 80243e4 <ip_reass_remove_oldest_datagram+0x70>
{
 802437e:	4605      	mov	r5, r0
 8024380:	460e      	mov	r6, r1
    r = reassdatagrams;
 8024382:	f8d8 3000 	ldr.w	r3, [r8]
    while (r != NULL) {
 8024386:	b1f3      	cbz	r3, 80243c6 <ip_reass_remove_oldest_datagram+0x52>
    other_datagrams = 0;
 8024388:	2400      	movs	r4, #0
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 802438a:	f8d5 e00c 	ldr.w	lr, [r5, #12]
    oldest_prev = NULL;
 802438e:	4621      	mov	r1, r4
    prev = NULL;
 8024390:	46a4      	mov	ip, r4
    oldest = NULL;
 8024392:	4620      	mov	r0, r4
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8024394:	695a      	ldr	r2, [r3, #20]
 8024396:	4572      	cmp	r2, lr
 8024398:	d018      	beq.n	80243cc <ip_reass_remove_oldest_datagram+0x58>
        other_datagrams++;
 802439a:	3401      	adds	r4, #1
        if (oldest == NULL) {
 802439c:	b120      	cbz	r0, 80243a8 <ip_reass_remove_oldest_datagram+0x34>
        } else if (r->timer <= oldest->timer) {
 802439e:	f893 901f 	ldrb.w	r9, [r3, #31]
 80243a2:	7fc2      	ldrb	r2, [r0, #31]
 80243a4:	4591      	cmp	r9, r2
 80243a6:	d801      	bhi.n	80243ac <ip_reass_remove_oldest_datagram+0x38>
 80243a8:	4661      	mov	r1, ip
 80243aa:	4618      	mov	r0, r3
      if (r->next != NULL) {
 80243ac:	681a      	ldr	r2, [r3, #0]
 80243ae:	469c      	mov	ip, r3
 80243b0:	4613      	mov	r3, r2
 80243b2:	2a00      	cmp	r2, #0
 80243b4:	d1ee      	bne.n	8024394 <ip_reass_remove_oldest_datagram+0x20>
    if (oldest != NULL) {
 80243b6:	b110      	cbz	r0, 80243be <ip_reass_remove_oldest_datagram+0x4a>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 80243b8:	f7ff ff3e 	bl	8024238 <ip_reass_free_complete_datagram>
      pbufs_freed += pbufs_freed_current;
 80243bc:	4407      	add	r7, r0
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 80243be:	42b7      	cmp	r7, r6
 80243c0:	da01      	bge.n	80243c6 <ip_reass_remove_oldest_datagram+0x52>
 80243c2:	2c01      	cmp	r4, #1
 80243c4:	dcdd      	bgt.n	8024382 <ip_reass_remove_oldest_datagram+0xe>
}
 80243c6:	4638      	mov	r0, r7
 80243c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80243cc:	699a      	ldr	r2, [r3, #24]
 80243ce:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80243d2:	454a      	cmp	r2, r9
 80243d4:	d1e1      	bne.n	802439a <ip_reass_remove_oldest_datagram+0x26>
 80243d6:	f8b3 900c 	ldrh.w	r9, [r3, #12]
 80243da:	88aa      	ldrh	r2, [r5, #4]
 80243dc:	4591      	cmp	r9, r2
 80243de:	d1dc      	bne.n	802439a <ip_reass_remove_oldest_datagram+0x26>
 80243e0:	e7e4      	b.n	80243ac <ip_reass_remove_oldest_datagram+0x38>
 80243e2:	bf00      	nop
 80243e4:	2002e848 	.word	0x2002e848

080243e8 <ip_reass_tmr>:
{
 80243e8:	b538      	push	{r3, r4, r5, lr}
  r = reassdatagrams;
 80243ea:	4b0a      	ldr	r3, [pc, #40]	; (8024414 <ip_reass_tmr+0x2c>)
 80243ec:	6818      	ldr	r0, [r3, #0]
  while (r != NULL) {
 80243ee:	b140      	cbz	r0, 8024402 <ip_reass_tmr+0x1a>
  struct ip_reassdata *r, *prev = NULL;
 80243f0:	2400      	movs	r4, #0
    if (r->timer > 0) {
 80243f2:	7fc3      	ldrb	r3, [r0, #31]
      r->timer--;
 80243f4:	1e5a      	subs	r2, r3, #1
    if (r->timer > 0) {
 80243f6:	b12b      	cbz	r3, 8024404 <ip_reass_tmr+0x1c>
 80243f8:	4604      	mov	r4, r0
      r->timer--;
 80243fa:	77c2      	strb	r2, [r0, #31]
      r = r->next;
 80243fc:	6800      	ldr	r0, [r0, #0]
  while (r != NULL) {
 80243fe:	2800      	cmp	r0, #0
 8024400:	d1f7      	bne.n	80243f2 <ip_reass_tmr+0xa>
}
 8024402:	bd38      	pop	{r3, r4, r5, pc}
      r = r->next;
 8024404:	6805      	ldr	r5, [r0, #0]
      ip_reass_free_complete_datagram(tmp, prev);
 8024406:	4621      	mov	r1, r4
 8024408:	f7ff ff16 	bl	8024238 <ip_reass_free_complete_datagram>
      r = r->next;
 802440c:	4628      	mov	r0, r5
  while (r != NULL) {
 802440e:	2800      	cmp	r0, #0
 8024410:	d1ef      	bne.n	80243f2 <ip_reass_tmr+0xa>
 8024412:	e7f6      	b.n	8024402 <ip_reass_tmr+0x1a>
 8024414:	2002e848 	.word	0x2002e848

08024418 <ip4_reass>:
{
 8024418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  fraghdr = (struct ip_hdr *)p->payload;
 802441c:	f8d0 a004 	ldr.w	sl, [r0, #4]
{
 8024420:	b085      	sub	sp, #20
 8024422:	4605      	mov	r5, r0
  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8024424:	f89a 3000 	ldrb.w	r3, [sl]
 8024428:	f003 030f 	and.w	r3, r3, #15
 802442c:	2b05      	cmp	r3, #5
 802442e:	f040 8089 	bne.w	8024544 <ip4_reass+0x12c>
  offset = IPH_OFFSET_BYTES(fraghdr);
 8024432:	f8ba 0006 	ldrh.w	r0, [sl, #6]
 8024436:	f7f6 f807 	bl	801a448 <lwip_htons>
 802443a:	4606      	mov	r6, r0
  len = lwip_ntohs(IPH_LEN(fraghdr));
 802443c:	f8ba 0002 	ldrh.w	r0, [sl, #2]
 8024440:	f7f6 f802 	bl	801a448 <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 8024444:	f89a 2000 	ldrb.w	r2, [sl]
 8024448:	f002 020f 	and.w	r2, r2, #15
  if (hlen > len) {
 802444c:	ebb0 0f82 	cmp.w	r0, r2, lsl #2
 8024450:	ea4f 0382 	mov.w	r3, r2, lsl #2
 8024454:	d376      	bcc.n	8024544 <ip4_reass+0x12c>
  len = (u16_t)(len - hlen);
 8024456:	1ac3      	subs	r3, r0, r3
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8024458:	f8df 82f4 	ldr.w	r8, [pc, #756]	; 8024750 <ip4_reass+0x338>
  clen = pbuf_clen(p);
 802445c:	4628      	mov	r0, r5
  len = (u16_t)(len - hlen);
 802445e:	b29b      	uxth	r3, r3
 8024460:	9300      	str	r3, [sp, #0]
  clen = pbuf_clen(p);
 8024462:	f7f8 f841 	bl	801c4e8 <pbuf_clen>
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8024466:	f8b8 3000 	ldrh.w	r3, [r8]
  clen = pbuf_clen(p);
 802446a:	4607      	mov	r7, r0
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 802446c:	4403      	add	r3, r0
 802446e:	2b14      	cmp	r3, #20
 8024470:	f300 80e5 	bgt.w	802463e <ip4_reass+0x226>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8024474:	f8df 92dc 	ldr.w	r9, [pc, #732]	; 8024754 <ip4_reass+0x33c>
 8024478:	f8d9 4000 	ldr.w	r4, [r9]
 802447c:	2c00      	cmp	r4, #0
 802447e:	f000 80ec 	beq.w	802465a <ip4_reass+0x242>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8024482:	f8da 200c 	ldr.w	r2, [sl, #12]
 8024486:	e003      	b.n	8024490 <ip4_reass+0x78>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8024488:	6824      	ldr	r4, [r4, #0]
 802448a:	2c00      	cmp	r4, #0
 802448c:	f000 80e5 	beq.w	802465a <ip4_reass+0x242>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8024490:	6963      	ldr	r3, [r4, #20]
 8024492:	4293      	cmp	r3, r2
 8024494:	d1f8      	bne.n	8024488 <ip4_reass+0x70>
 8024496:	f8da 3010 	ldr.w	r3, [sl, #16]
 802449a:	69a1      	ldr	r1, [r4, #24]
 802449c:	4299      	cmp	r1, r3
 802449e:	d1f3      	bne.n	8024488 <ip4_reass+0x70>
 80244a0:	89a1      	ldrh	r1, [r4, #12]
 80244a2:	f8ba 3004 	ldrh.w	r3, [sl, #4]
 80244a6:	4299      	cmp	r1, r3
 80244a8:	d1ee      	bne.n	8024488 <ip4_reass+0x70>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80244aa:	f8ba 0006 	ldrh.w	r0, [sl, #6]
 80244ae:	f7f5 ffcb 	bl	801a448 <lwip_htons>
 80244b2:	f3c0 000c 	ubfx	r0, r0, #0, #13
 80244b6:	2800      	cmp	r0, #0
 80244b8:	f000 80a9 	beq.w	802460e <ip4_reass+0x1f6>
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80244bc:	f8ba 3006 	ldrh.w	r3, [sl, #6]
  offset = IPH_OFFSET_BYTES(fraghdr);
 80244c0:	f3c6 060c 	ubfx	r6, r6, #0, #13
  if (is_last) {
 80244c4:	f013 0320 	ands.w	r3, r3, #32
  offset = IPH_OFFSET_BYTES(fraghdr);
 80244c8:	ea4f 06c6 	mov.w	r6, r6, lsl #3
  if (is_last) {
 80244cc:	9301      	str	r3, [sp, #4]
 80244ce:	d108      	bne.n	80244e2 <ip4_reass+0xca>
    u16_t datagram_len = (u16_t)(offset + len);
 80244d0:	9b00      	ldr	r3, [sp, #0]
 80244d2:	18f3      	adds	r3, r6, r3
 80244d4:	b29b      	uxth	r3, r3
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80244d6:	429e      	cmp	r6, r3
 80244d8:	d812      	bhi.n	8024500 <ip4_reass+0xe8>
 80244da:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 80244de:	4293      	cmp	r3, r2
 80244e0:	d80e      	bhi.n	8024500 <ip4_reass+0xe8>
  fraghdr = (struct ip_hdr *)new_p->payload;
 80244e2:	f8d5 a004 	ldr.w	sl, [r5, #4]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80244e6:	f8ba 0002 	ldrh.w	r0, [sl, #2]
 80244ea:	f7f5 ffad 	bl	801a448 <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 80244ee:	f89a 2000 	ldrb.w	r2, [sl]
 80244f2:	f002 020f 	and.w	r2, r2, #15
  if (hlen > len) {
 80244f6:	ebb0 0f82 	cmp.w	r0, r2, lsl #2
 80244fa:	ea4f 0382 	mov.w	r3, r2, lsl #2
 80244fe:	d229      	bcs.n	8024554 <ip4_reass+0x13c>
  if (ipr->p == NULL) {
 8024500:	6866      	ldr	r6, [r4, #4]
 8024502:	b9fe      	cbnz	r6, 8024544 <ip4_reass+0x12c>
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8024504:	f8d9 3000 	ldr.w	r3, [r9]
 8024508:	42a3      	cmp	r3, r4
 802450a:	d014      	beq.n	8024536 <ip4_reass+0x11e>
 802450c:	4b8c      	ldr	r3, [pc, #560]	; (8024740 <ip4_reass+0x328>)
 802450e:	f240 22ab 	movw	r2, #683	; 0x2ab
 8024512:	498c      	ldr	r1, [pc, #560]	; (8024744 <ip4_reass+0x32c>)
 8024514:	488c      	ldr	r0, [pc, #560]	; (8024748 <ip4_reass+0x330>)
 8024516:	f002 f89d 	bl	8026654 <iprintf>
  if (reassdatagrams == ipr) {
 802451a:	f8d9 3000 	ldr.w	r3, [r9]
 802451e:	429c      	cmp	r4, r3
 8024520:	d009      	beq.n	8024536 <ip4_reass+0x11e>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8024522:	4b87      	ldr	r3, [pc, #540]	; (8024740 <ip4_reass+0x328>)
 8024524:	f240 1245 	movw	r2, #325	; 0x145
 8024528:	4988      	ldr	r1, [pc, #544]	; (802474c <ip4_reass+0x334>)
 802452a:	4887      	ldr	r0, [pc, #540]	; (8024748 <ip4_reass+0x330>)
 802452c:	f002 f892 	bl	8026654 <iprintf>
    prev->next = ipr->next;
 8024530:	6823      	ldr	r3, [r4, #0]
 8024532:	6033      	str	r3, [r6, #0]
 8024534:	deff      	udf	#255	; 0xff
    reassdatagrams = ipr->next;
 8024536:	6823      	ldr	r3, [r4, #0]
  memp_free(MEMP_REASSDATA, ipr);
 8024538:	4621      	mov	r1, r4
 802453a:	2005      	movs	r0, #5
    reassdatagrams = ipr->next;
 802453c:	f8c9 3000 	str.w	r3, [r9]
  memp_free(MEMP_REASSDATA, ipr);
 8024540:	f7f7 faa6 	bl	801ba90 <memp_free>
  pbuf_free(p);
 8024544:	4628      	mov	r0, r5
  return NULL;
 8024546:	2600      	movs	r6, #0
  pbuf_free(p);
 8024548:	f7f7 ffba 	bl	801c4c0 <pbuf_free>
}
 802454c:	4630      	mov	r0, r6
 802454e:	b005      	add	sp, #20
 8024550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  len = (u16_t)(len - hlen);
 8024554:	1ac3      	subs	r3, r0, r3
  offset = IPH_OFFSET_BYTES(fraghdr);
 8024556:	f8ba 0006 	ldrh.w	r0, [sl, #6]
  len = (u16_t)(len - hlen);
 802455a:	fa1f fa83 	uxth.w	sl, r3
  offset = IPH_OFFSET_BYTES(fraghdr);
 802455e:	f7f5 ff73 	bl	801a448 <lwip_htons>
 8024562:	f3c0 000c 	ubfx	r0, r0, #0, #13
  iprh = (struct ip_reass_helper *)new_p->payload;
 8024566:	f8d5 b004 	ldr.w	fp, [r5, #4]
  offset = IPH_OFFSET_BYTES(fraghdr);
 802456a:	00c2      	lsls	r2, r0, #3
  iprh = (struct ip_reass_helper *)new_p->payload;
 802456c:	f8cd b008 	str.w	fp, [sp, #8]
  iprh->end = (u16_t)(offset + len);
 8024570:	eb0a 0302 	add.w	r3, sl, r2
  iprh->start = offset;
 8024574:	f8ab 2004 	strh.w	r2, [fp, #4]
  iprh->end = (u16_t)(offset + len);
 8024578:	f8ab 3006 	strh.w	r3, [fp, #6]
 802457c:	b29b      	uxth	r3, r3
 802457e:	4619      	mov	r1, r3
 8024580:	9303      	str	r3, [sp, #12]
  iprh->next_pbuf = NULL;
 8024582:	2300      	movs	r3, #0
  if (iprh->end < offset) {
 8024584:	428a      	cmp	r2, r1
  iprh->next_pbuf = NULL;
 8024586:	f88b 3000 	strb.w	r3, [fp]
 802458a:	f88b 3001 	strb.w	r3, [fp, #1]
 802458e:	f88b 3002 	strb.w	r3, [fp, #2]
 8024592:	f88b 3003 	strb.w	r3, [fp, #3]
  if (iprh->end < offset) {
 8024596:	d8b3      	bhi.n	8024500 <ip4_reass+0xe8>
  for (q = ipr->p; q != NULL;) {
 8024598:	6861      	ldr	r1, [r4, #4]
 802459a:	2900      	cmp	r1, #0
 802459c:	f000 80c4 	beq.w	8024728 <ip4_reass+0x310>
  int valid = 1;
 80245a0:	f04f 0a01 	mov.w	sl, #1
 80245a4:	4694      	mov	ip, r2
 80245a6:	e00e      	b.n	80245c6 <ip4_reass+0x1ae>
    } else if (iprh->start == iprh_tmp->start) {
 80245a8:	d0cc      	beq.n	8024544 <ip4_reass+0x12c>
    } else if (iprh->start < iprh_tmp->end) {
 80245aa:	f8b3 e006 	ldrh.w	lr, [r3, #6]
 80245ae:	45f4      	cmp	ip, lr
 80245b0:	d3c8      	bcc.n	8024544 <ip4_reass+0x12c>
      if (iprh_prev != NULL) {
 80245b2:	b122      	cbz	r2, 80245be <ip4_reass+0x1a6>
        if (iprh_prev->end != iprh_tmp->start) {
 80245b4:	88d2      	ldrh	r2, [r2, #6]
          valid = 0;
 80245b6:	4282      	cmp	r2, r0
 80245b8:	bf18      	it	ne
 80245ba:	f04f 0a00 	movne.w	sl, #0
    q = iprh_tmp->next_pbuf;
 80245be:	6819      	ldr	r1, [r3, #0]
  for (q = ipr->p; q != NULL;) {
 80245c0:	2900      	cmp	r1, #0
 80245c2:	f000 808a 	beq.w	80246da <ip4_reass+0x2c2>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 80245c6:	461a      	mov	r2, r3
 80245c8:	684b      	ldr	r3, [r1, #4]
    if (iprh->start < iprh_tmp->start) {
 80245ca:	8898      	ldrh	r0, [r3, #4]
 80245cc:	4584      	cmp	ip, r0
 80245ce:	d2eb      	bcs.n	80245a8 <ip4_reass+0x190>
      iprh->next_pbuf = q;
 80245d0:	4613      	mov	r3, r2
 80245d2:	f8cb 1000 	str.w	r1, [fp]
 80245d6:	4662      	mov	r2, ip
 80245d8:	469c      	mov	ip, r3
      if (iprh_prev != NULL) {
 80245da:	2b00      	cmp	r3, #0
 80245dc:	d066      	beq.n	80246ac <ip4_reass+0x294>
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80245de:	88db      	ldrh	r3, [r3, #6]
 80245e0:	429a      	cmp	r2, r3
 80245e2:	d3af      	bcc.n	8024544 <ip4_reass+0x12c>
 80245e4:	9903      	ldr	r1, [sp, #12]
 80245e6:	4281      	cmp	r1, r0
 80245e8:	d8ac      	bhi.n	8024544 <ip4_reass+0x12c>
        if (iprh_prev->end != iprh->start) {
 80245ea:	429a      	cmp	r2, r3
        iprh_prev->next_pbuf = new_p;
 80245ec:	f8cc 5000 	str.w	r5, [ip]
        if (iprh_prev->end != iprh->start) {
 80245f0:	d061      	beq.n	80246b6 <ip4_reass+0x29e>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80245f2:	9b01      	ldr	r3, [sp, #4]
 80245f4:	2b00      	cmp	r3, #0
 80245f6:	f000 808a 	beq.w	802470e <ip4_reass+0x2f6>
 80245fa:	7fa3      	ldrb	r3, [r4, #30]
 80245fc:	07db      	lsls	r3, r3, #31
 80245fe:	d462      	bmi.n	80246c6 <ip4_reass+0x2ae>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8024600:	f8b8 3000 	ldrh.w	r3, [r8]
  return NULL;
 8024604:	2600      	movs	r6, #0
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8024606:	441f      	add	r7, r3
 8024608:	f8a8 7000 	strh.w	r7, [r8]
  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 802460c:	e79e      	b.n	802454c <ip4_reass+0x134>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 802460e:	89e0      	ldrh	r0, [r4, #14]
 8024610:	f7f5 ff1a 	bl	801a448 <lwip_htons>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8024614:	f3c0 000c 	ubfx	r0, r0, #0, #13
 8024618:	2800      	cmp	r0, #0
 802461a:	f43f af4f 	beq.w	80244bc <ip4_reass+0xa4>
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 802461e:	f8da 3000 	ldr.w	r3, [sl]
 8024622:	f8da 0004 	ldr.w	r0, [sl, #4]
 8024626:	f8da 1008 	ldr.w	r1, [sl, #8]
 802462a:	f8da 200c 	ldr.w	r2, [sl, #12]
 802462e:	60a3      	str	r3, [r4, #8]
 8024630:	60e0      	str	r0, [r4, #12]
 8024632:	6121      	str	r1, [r4, #16]
 8024634:	6162      	str	r2, [r4, #20]
 8024636:	f8da 3010 	ldr.w	r3, [sl, #16]
 802463a:	61a3      	str	r3, [r4, #24]
 802463c:	e73e      	b.n	80244bc <ip4_reass+0xa4>
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 802463e:	4601      	mov	r1, r0
 8024640:	4650      	mov	r0, sl
 8024642:	f7ff fe97 	bl	8024374 <ip_reass_remove_oldest_datagram>
 8024646:	2800      	cmp	r0, #0
 8024648:	f43f af7c 	beq.w	8024544 <ip4_reass+0x12c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 802464c:	f8b8 3000 	ldrh.w	r3, [r8]
 8024650:	443b      	add	r3, r7
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8024652:	2b14      	cmp	r3, #20
 8024654:	f77f af0e 	ble.w	8024474 <ip4_reass+0x5c>
 8024658:	e774      	b.n	8024544 <ip4_reass+0x12c>
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 802465a:	f44f 728f 	mov.w	r2, #286	; 0x11e
 802465e:	4938      	ldr	r1, [pc, #224]	; (8024740 <ip4_reass+0x328>)
 8024660:	2005      	movs	r0, #5
 8024662:	f7f7 f9df 	bl	801ba24 <memp_malloc_fn>
  if (ipr == NULL) {
 8024666:	4604      	mov	r4, r0
 8024668:	b178      	cbz	r0, 802468a <ip4_reass+0x272>
  memset(ipr, 0, sizeof(struct ip_reassdata));
 802466a:	2300      	movs	r3, #0
 802466c:	61e3      	str	r3, [r4, #28]
 802466e:	60a3      	str	r3, [r4, #8]
 8024670:	60e3      	str	r3, [r4, #12]
 8024672:	6123      	str	r3, [r4, #16]
 8024674:	6163      	str	r3, [r4, #20]
 8024676:	61a3      	str	r3, [r4, #24]
 8024678:	6063      	str	r3, [r4, #4]
  ipr->next = reassdatagrams;
 802467a:	f8d9 3000 	ldr.w	r3, [r9]
  reassdatagrams = ipr;
 802467e:	f8c9 4000 	str.w	r4, [r9]
  ipr->next = reassdatagrams;
 8024682:	6023      	str	r3, [r4, #0]
  ipr->timer = IP_REASS_MAXAGE;
 8024684:	230f      	movs	r3, #15
 8024686:	77e3      	strb	r3, [r4, #31]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8024688:	e7c9      	b.n	802461e <ip4_reass+0x206>
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 802468a:	4639      	mov	r1, r7
 802468c:	4650      	mov	r0, sl
 802468e:	f7ff fe71 	bl	8024374 <ip_reass_remove_oldest_datagram>
 8024692:	4287      	cmp	r7, r0
 8024694:	f73f af56 	bgt.w	8024544 <ip4_reass+0x12c>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8024698:	f44f 7291 	mov.w	r2, #290	; 0x122
 802469c:	4928      	ldr	r1, [pc, #160]	; (8024740 <ip4_reass+0x328>)
 802469e:	2005      	movs	r0, #5
 80246a0:	f7f7 f9c0 	bl	801ba24 <memp_malloc_fn>
    if (ipr == NULL)
 80246a4:	4604      	mov	r4, r0
 80246a6:	2800      	cmp	r0, #0
 80246a8:	d1df      	bne.n	802466a <ip4_reass+0x252>
 80246aa:	e74b      	b.n	8024544 <ip4_reass+0x12c>
        if (iprh->end > iprh_tmp->start) {
 80246ac:	9b03      	ldr	r3, [sp, #12]
 80246ae:	4283      	cmp	r3, r0
 80246b0:	f63f af48 	bhi.w	8024544 <ip4_reass+0x12c>
        ipr->p = new_p;
 80246b4:	6065      	str	r5, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80246b6:	9b01      	ldr	r3, [sp, #4]
 80246b8:	b19b      	cbz	r3, 80246e2 <ip4_reass+0x2ca>
 80246ba:	7fa3      	ldrb	r3, [r4, #30]
 80246bc:	07d9      	lsls	r1, r3, #31
 80246be:	d59f      	bpl.n	8024600 <ip4_reass+0x1e8>
    if (valid) {
 80246c0:	f1ba 0f00 	cmp.w	sl, #0
 80246c4:	d138      	bne.n	8024738 <ip4_reass+0x320>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80246c6:	f8b8 3000 	ldrh.w	r3, [r8]
 80246ca:	441f      	add	r7, r3
 80246cc:	f8a8 7000 	strh.w	r7, [r8]
  return NULL;
 80246d0:	2600      	movs	r6, #0
}
 80246d2:	4630      	mov	r0, r6
 80246d4:	b005      	add	sp, #20
 80246d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (iprh_prev->end != iprh->start) {
 80246da:	45f4      	cmp	ip, lr
      iprh_prev->next_pbuf = new_p;
 80246dc:	601d      	str	r5, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 80246de:	d188      	bne.n	80245f2 <ip4_reass+0x1da>
 80246e0:	e7e9      	b.n	80246b6 <ip4_reass+0x29e>
    if (valid) {
 80246e2:	f1ba 0f00 	cmp.w	sl, #0
 80246e6:	d012      	beq.n	802470e <ip4_reass+0x2f6>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80246e8:	6863      	ldr	r3, [r4, #4]
 80246ea:	b183      	cbz	r3, 802470e <ip4_reass+0x2f6>
 80246ec:	6859      	ldr	r1, [r3, #4]
 80246ee:	888b      	ldrh	r3, [r1, #4]
 80246f0:	2b00      	cmp	r3, #0
 80246f2:	d031      	beq.n	8024758 <ip4_reass+0x340>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80246f4:	f8b8 3000 	ldrh.w	r3, [r8]
 80246f8:	441f      	add	r7, r3
  if (is_last) {
 80246fa:	9b01      	ldr	r3, [sp, #4]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80246fc:	f8a8 7000 	strh.w	r7, [r8]
  if (is_last) {
 8024700:	2b00      	cmp	r3, #0
 8024702:	d1e5      	bne.n	80246d0 <ip4_reass+0x2b8>
 8024704:	e008      	b.n	8024718 <ip4_reass+0x300>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8024706:	f8bb 3004 	ldrh.w	r3, [fp, #4]
 802470a:	4659      	mov	r1, fp
 802470c:	b323      	cbz	r3, 8024758 <ip4_reass+0x340>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 802470e:	f8b8 3000 	ldrh.w	r3, [r8]
 8024712:	441f      	add	r7, r3
 8024714:	f8a8 7000 	strh.w	r7, [r8]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8024718:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 802471a:	9a00      	ldr	r2, [sp, #0]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 802471c:	f043 0301 	orr.w	r3, r3, #1
    u16_t datagram_len = (u16_t)(offset + len);
 8024720:	4416      	add	r6, r2
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8024722:	77a3      	strb	r3, [r4, #30]
    ipr->datagram_len = datagram_len;
 8024724:	83a6      	strh	r6, [r4, #28]
  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8024726:	e7d3      	b.n	80246d0 <ip4_reass+0x2b8>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8024728:	9b01      	ldr	r3, [sp, #4]
      ipr->p = new_p;
 802472a:	6065      	str	r5, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 802472c:	2b00      	cmp	r3, #0
 802472e:	d0ea      	beq.n	8024706 <ip4_reass+0x2ee>
 8024730:	7fa3      	ldrb	r3, [r4, #30]
 8024732:	07da      	lsls	r2, r3, #31
 8024734:	f57f af64 	bpl.w	8024600 <ip4_reass+0x1e8>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8024738:	6863      	ldr	r3, [r4, #4]
 802473a:	2b00      	cmp	r3, #0
 802473c:	d0c3      	beq.n	80246c6 <ip4_reass+0x2ae>
 802473e:	e7d5      	b.n	80246ec <ip4_reass+0x2d4>
 8024740:	080471ec 	.word	0x080471ec
 8024744:	08047304 	.word	0x08047304
 8024748:	0802b34c 	.word	0x0802b34c
 802474c:	08047274 	.word	0x08047274
 8024750:	2002e844 	.word	0x2002e844
 8024754:	2002e848 	.word	0x2002e848
        q = iprh->next_pbuf;
 8024758:	f8db 3000 	ldr.w	r3, [fp]
        while (q != NULL) {
 802475c:	b153      	cbz	r3, 8024774 <ip4_reass+0x35c>
 802475e:	9a02      	ldr	r2, [sp, #8]
          iprh = (struct ip_reass_helper *)q->payload;
 8024760:	4610      	mov	r0, r2
 8024762:	685a      	ldr	r2, [r3, #4]
          if (iprh_prev->end != iprh->start) {
 8024764:	88c0      	ldrh	r0, [r0, #6]
 8024766:	8893      	ldrh	r3, [r2, #4]
 8024768:	4298      	cmp	r0, r3
 802476a:	d1c3      	bne.n	80246f4 <ip4_reass+0x2dc>
          q = iprh->next_pbuf;
 802476c:	6813      	ldr	r3, [r2, #0]
        while (q != NULL) {
 802476e:	2b00      	cmp	r3, #0
 8024770:	d1f6      	bne.n	8024760 <ip4_reass+0x348>
 8024772:	9202      	str	r2, [sp, #8]
          LWIP_ASSERT("sanity check",
 8024774:	9b02      	ldr	r3, [sp, #8]
 8024776:	428b      	cmp	r3, r1
 8024778:	d110      	bne.n	802479c <ip4_reass+0x384>
 802477a:	4b40      	ldr	r3, [pc, #256]	; (802487c <ip4_reass+0x464>)
 802477c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8024780:	493f      	ldr	r1, [pc, #252]	; (8024880 <ip4_reass+0x468>)
 8024782:	4840      	ldr	r0, [pc, #256]	; (8024884 <ip4_reass+0x46c>)
 8024784:	f001 ff66 	bl	8026654 <iprintf>
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8024788:	9b02      	ldr	r3, [sp, #8]
 802478a:	681b      	ldr	r3, [r3, #0]
 802478c:	b133      	cbz	r3, 802479c <ip4_reass+0x384>
 802478e:	4b3b      	ldr	r3, [pc, #236]	; (802487c <ip4_reass+0x464>)
 8024790:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8024794:	493c      	ldr	r1, [pc, #240]	; (8024888 <ip4_reass+0x470>)
 8024796:	483b      	ldr	r0, [pc, #236]	; (8024884 <ip4_reass+0x46c>)
 8024798:	f001 ff5c 	bl	8026654 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 802479c:	f8b8 3000 	ldrh.w	r3, [r8]
 80247a0:	441f      	add	r7, r3
  if (is_last) {
 80247a2:	9b01      	ldr	r3, [sp, #4]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80247a4:	f8a8 7000 	strh.w	r7, [r8]
  if (is_last) {
 80247a8:	2b00      	cmp	r3, #0
 80247aa:	d15b      	bne.n	8024864 <ip4_reass+0x44c>
    u16_t datagram_len = (u16_t)(offset + len);
 80247ac:	9800      	ldr	r0, [sp, #0]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80247ae:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 80247b0:	4430      	add	r0, r6
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80247b2:	f043 0301 	orr.w	r3, r3, #1
    u16_t datagram_len = (u16_t)(offset + len);
 80247b6:	b280      	uxth	r0, r0
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80247b8:	77a3      	strb	r3, [r4, #30]
    ipr->datagram_len = datagram_len;
 80247ba:	83a0      	strh	r0, [r4, #28]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 80247bc:	6863      	ldr	r3, [r4, #4]
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 80247be:	3014      	adds	r0, #20
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80247c0:	68e5      	ldr	r5, [r4, #12]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 80247c2:	685e      	ldr	r6, [r3, #4]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80247c4:	b280      	uxth	r0, r0
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80247c6:	68a3      	ldr	r3, [r4, #8]
 80247c8:	6921      	ldr	r1, [r4, #16]
 80247ca:	6962      	ldr	r2, [r4, #20]
 80247cc:	6075      	str	r5, [r6, #4]
 80247ce:	60b1      	str	r1, [r6, #8]
 80247d0:	60f2      	str	r2, [r6, #12]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 80247d2:	6835      	ldr	r5, [r6, #0]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80247d4:	6033      	str	r3, [r6, #0]
 80247d6:	69a3      	ldr	r3, [r4, #24]
 80247d8:	6133      	str	r3, [r6, #16]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80247da:	f7f5 fe35 	bl	801a448 <lwip_htons>
    IPH_OFFSET_SET(fraghdr, 0);
 80247de:	2300      	movs	r3, #0
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80247e0:	8070      	strh	r0, [r6, #2]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 80247e2:	2114      	movs	r1, #20
 80247e4:	4630      	mov	r0, r6
    IPH_OFFSET_SET(fraghdr, 0);
 80247e6:	71b3      	strb	r3, [r6, #6]
 80247e8:	71f3      	strb	r3, [r6, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80247ea:	72b3      	strb	r3, [r6, #10]
 80247ec:	72f3      	strb	r3, [r6, #11]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 80247ee:	f7f6 fbd3 	bl	801af98 <inet_chksum>
 80247f2:	8170      	strh	r0, [r6, #10]
    p = ipr->p;
 80247f4:	6866      	ldr	r6, [r4, #4]
    while (r != NULL) {
 80247f6:	b15d      	cbz	r5, 8024810 <ip4_reass+0x3f8>
      iprh = (struct ip_reass_helper *)r->payload;
 80247f8:	686f      	ldr	r7, [r5, #4]
      pbuf_remove_header(r, IP_HLEN);
 80247fa:	4628      	mov	r0, r5
 80247fc:	2114      	movs	r1, #20
 80247fe:	f7f7 fdd3 	bl	801c3a8 <pbuf_remove_header>
      pbuf_cat(p, r);
 8024802:	4629      	mov	r1, r5
 8024804:	4630      	mov	r0, r6
 8024806:	f7f7 fe8d 	bl	801c524 <pbuf_cat>
      r = iprh->next_pbuf;
 802480a:	683d      	ldr	r5, [r7, #0]
    while (r != NULL) {
 802480c:	2d00      	cmp	r5, #0
 802480e:	d1f3      	bne.n	80247f8 <ip4_reass+0x3e0>
    if (ipr == reassdatagrams) {
 8024810:	f8d9 5000 	ldr.w	r5, [r9]
 8024814:	42a5      	cmp	r5, r4
 8024816:	d005      	beq.n	8024824 <ip4_reass+0x40c>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8024818:	b335      	cbz	r5, 8024868 <ip4_reass+0x450>
        if (ipr_prev->next == ipr) {
 802481a:	682b      	ldr	r3, [r5, #0]
 802481c:	42a3      	cmp	r3, r4
 802481e:	d014      	beq.n	802484a <ip4_reass+0x432>
 8024820:	461d      	mov	r5, r3
 8024822:	e7f9      	b.n	8024818 <ip4_reass+0x400>
    reassdatagrams = ipr->next;
 8024824:	6823      	ldr	r3, [r4, #0]
 8024826:	f8c9 3000 	str.w	r3, [r9]
  memp_free(MEMP_REASSDATA, ipr);
 802482a:	4621      	mov	r1, r4
 802482c:	2005      	movs	r0, #5
 802482e:	f7f7 f92f 	bl	801ba90 <memp_free>
    clen = pbuf_clen(p);
 8024832:	4630      	mov	r0, r6
 8024834:	f7f7 fe58 	bl	801c4e8 <pbuf_clen>
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8024838:	f8b8 3000 	ldrh.w	r3, [r8]
    clen = pbuf_clen(p);
 802483c:	4604      	mov	r4, r0
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 802483e:	4283      	cmp	r3, r0
 8024840:	d306      	bcc.n	8024850 <ip4_reass+0x438>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8024842:	1b1b      	subs	r3, r3, r4
 8024844:	f8a8 3000 	strh.w	r3, [r8]
    return p;
 8024848:	e680      	b.n	802454c <ip4_reass+0x134>
    prev->next = ipr->next;
 802484a:	6823      	ldr	r3, [r4, #0]
 802484c:	602b      	str	r3, [r5, #0]
 802484e:	e7ec      	b.n	802482a <ip4_reass+0x412>
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8024850:	4b0a      	ldr	r3, [pc, #40]	; (802487c <ip4_reass+0x464>)
 8024852:	f240 229b 	movw	r2, #667	; 0x29b
 8024856:	490d      	ldr	r1, [pc, #52]	; (802488c <ip4_reass+0x474>)
 8024858:	480a      	ldr	r0, [pc, #40]	; (8024884 <ip4_reass+0x46c>)
 802485a:	f001 fefb 	bl	8026654 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 802485e:	f8b8 3000 	ldrh.w	r3, [r8]
 8024862:	e7ee      	b.n	8024842 <ip4_reass+0x42a>
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8024864:	8ba0      	ldrh	r0, [r4, #28]
 8024866:	e7a9      	b.n	80247bc <ip4_reass+0x3a4>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8024868:	4b04      	ldr	r3, [pc, #16]	; (802487c <ip4_reass+0x464>)
 802486a:	f240 1245 	movw	r2, #325	; 0x145
 802486e:	4908      	ldr	r1, [pc, #32]	; (8024890 <ip4_reass+0x478>)
 8024870:	4804      	ldr	r0, [pc, #16]	; (8024884 <ip4_reass+0x46c>)
 8024872:	f001 feef 	bl	8026654 <iprintf>
    prev->next = ipr->next;
 8024876:	6823      	ldr	r3, [r4, #0]
 8024878:	602b      	str	r3, [r5, #0]
 802487a:	deff      	udf	#255	; 0xff
 802487c:	080471ec 	.word	0x080471ec
 8024880:	080472b4 	.word	0x080472b4
 8024884:	0802b34c 	.word	0x0802b34c
 8024888:	080472c4 	.word	0x080472c4
 802488c:	080472e8 	.word	0x080472e8
 8024890:	08047274 	.word	0x08047274

08024894 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8024894:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t newpbuflen = 0;
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8024898:	8d8b      	ldrh	r3, [r1, #44]	; 0x2c
{
 802489a:	b08f      	sub	sp, #60	; 0x3c
 802489c:	4605      	mov	r5, r0
 802489e:	920c      	str	r2, [sp, #48]	; 0x30
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 80248a0:	f1b3 0214 	subs.w	r2, r3, #20
{
 80248a4:	9109      	str	r1, [sp, #36]	; 0x24
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 80248a6:	bf48      	it	mi
 80248a8:	f1a3 020d 	submi.w	r2, r3, #13
  int last;
  u16_t poff = IP_HLEN;
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 80248ac:	6843      	ldr	r3, [r0, #4]
 80248ae:	9304      	str	r3, [sp, #16]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 80248b0:	f3c2 02cf 	ubfx	r2, r2, #3, #16
  iphdr = original_iphdr;
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 80248b4:	781b      	ldrb	r3, [r3, #0]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 80248b6:	9208      	str	r2, [sp, #32]
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 80248b8:	f003 030f 	and.w	r3, r3, #15
 80248bc:	2b05      	cmp	r3, #5
 80248be:	ea4f 0683 	mov.w	r6, r3, lsl #2
 80248c2:	f040 80ea 	bne.w	8024a9a <ip4_frag+0x206>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 80248c6:	8943      	ldrh	r3, [r0, #10]
 80248c8:	2b13      	cmp	r3, #19
 80248ca:	f240 80e9 	bls.w	8024aa0 <ip4_frag+0x20c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 80248ce:	9b04      	ldr	r3, [sp, #16]
 80248d0:	88d8      	ldrh	r0, [r3, #6]
 80248d2:	f7f5 fdb9 	bl	801a448 <lwip_htons>
  ofo = tmp & IP_OFFMASK;
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;

  left = (u16_t)(p->tot_len - IP_HLEN);
 80248d6:	892b      	ldrh	r3, [r5, #8]
  ofo = tmp & IP_OFFMASK;
 80248d8:	f3c0 020c 	ubfx	r2, r0, #0, #13
  left = (u16_t)(p->tot_len - IP_HLEN);
 80248dc:	3b14      	subs	r3, #20
  ofo = tmp & IP_OFFMASK;
 80248de:	9207      	str	r2, [sp, #28]
  mf_set = tmp & IP_MF;
 80248e0:	f400 5200 	and.w	r2, r0, #8192	; 0x2000
  left = (u16_t)(p->tot_len - IP_HLEN);
 80248e4:	b29b      	uxth	r3, r3
 80248e6:	920d      	str	r2, [sp, #52]	; 0x34
 80248e8:	9305      	str	r3, [sp, #20]

  while (left) {
 80248ea:	2b00      	cmp	r3, #0
 80248ec:	f000 809d 	beq.w	8024a2a <ip4_frag+0x196>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80248f0:	9b08      	ldr	r3, [sp, #32]
  u16_t newpbuflen = 0;
 80248f2:	2400      	movs	r4, #0
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
    if (rambuf == NULL) {
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80248f4:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 8024ac0 <ip4_frag+0x22c>
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80248f8:	00db      	lsls	r3, r3, #3
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80248fa:	f8df a1cc 	ldr.w	sl, [pc, #460]	; 8024ac8 <ip4_frag+0x234>
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80248fe:	b29b      	uxth	r3, r3
 8024900:	930a      	str	r3, [sp, #40]	; 0x28
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8024902:	f44f 7220 	mov.w	r2, #640	; 0x280
 8024906:	2114      	movs	r1, #20
 8024908:	200e      	movs	r0, #14
 802490a:	f7f7 fc07 	bl	801c11c <pbuf_alloc>
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 802490e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8024910:	9a05      	ldr	r2, [sp, #20]
    if (rambuf == NULL) {
 8024912:	9003      	str	r0, [sp, #12]
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8024914:	4293      	cmp	r3, r2
 8024916:	bf28      	it	cs
 8024918:	4613      	movcs	r3, r2
 802491a:	9306      	str	r3, [sp, #24]
    if (rambuf == NULL) {
 802491c:	2800      	cmp	r0, #0
 802491e:	f000 80b9 	beq.w	8024a94 <ip4_frag+0x200>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8024922:	8943      	ldrh	r3, [r0, #10]
 8024924:	2b13      	cmp	r3, #19
 8024926:	f240 8091 	bls.w	8024a4c <ip4_frag+0x1b8>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 802492a:	9904      	ldr	r1, [sp, #16]
 802492c:	9b03      	ldr	r3, [sp, #12]
 802492e:	680a      	ldr	r2, [r1, #0]
 8024930:	685b      	ldr	r3, [r3, #4]
 8024932:	684f      	ldr	r7, [r1, #4]
 8024934:	6888      	ldr	r0, [r1, #8]
 8024936:	68c9      	ldr	r1, [r1, #12]
 8024938:	605f      	str	r7, [r3, #4]
 802493a:	60d9      	str	r1, [r3, #12]
 802493c:	9904      	ldr	r1, [sp, #16]
 802493e:	601a      	str	r2, [r3, #0]
 8024940:	6098      	str	r0, [r3, #8]
 8024942:	690a      	ldr	r2, [r1, #16]
 8024944:	611a      	str	r2, [r3, #16]
    iphdr = (struct ip_hdr *)rambuf->payload;
 8024946:	9b03      	ldr	r3, [sp, #12]
 8024948:	685b      	ldr	r3, [r3, #4]
 802494a:	930b      	str	r3, [sp, #44]	; 0x2c

    left_to_copy = fragsize;
    while (left_to_copy) {
 802494c:	9b06      	ldr	r3, [sp, #24]
 802494e:	2b00      	cmp	r3, #0
 8024950:	d034      	beq.n	80249bc <ip4_frag+0x128>
 8024952:	4699      	mov	r9, r3
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8024954:	896b      	ldrh	r3, [r5, #10]
 8024956:	1b9c      	subs	r4, r3, r6
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8024958:	42b3      	cmp	r3, r6
      u16_t plen = (u16_t)(p->len - poff);
 802495a:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 802495c:	d36e      	bcc.n	8024a3c <ip4_frag+0x1a8>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 802495e:	454c      	cmp	r4, r9
 8024960:	bf28      	it	cs
 8024962:	464c      	movcs	r4, r9
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8024964:	2c00      	cmp	r4, #0
 8024966:	d062      	beq.n	8024a2e <ip4_frag+0x19a>
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8024968:	4641      	mov	r1, r8
 802496a:	f240 22bd 	movw	r2, #701	; 0x2bd
 802496e:	2006      	movs	r0, #6
 8024970:	f7f7 f858 	bl	801ba24 <memp_malloc_fn>
 8024974:	4683      	mov	fp, r0
      if (pcr == NULL) {
        pbuf_free(rambuf);
        goto memerr;
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8024976:	2241      	movs	r2, #65	; 0x41
 8024978:	4621      	mov	r1, r4
 802497a:	2000      	movs	r0, #0
      if (pcr == NULL) {
 802497c:	f1bb 0f00 	cmp.w	fp, #0
 8024980:	d06f      	beq.n	8024a62 <ip4_frag+0x1ce>
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8024982:	9401      	str	r4, [sp, #4]
 8024984:	465b      	mov	r3, fp
 8024986:	686f      	ldr	r7, [r5, #4]
 8024988:	4437      	add	r7, r6
 802498a:	9700      	str	r7, [sp, #0]
 802498c:	f7f7 fc64 	bl	801c258 <pbuf_alloced_custom>
 8024990:	4607      	mov	r7, r0
      if (newpbuf == NULL) {
        ip_frag_free_pbuf_custom_ref(pcr);
        pbuf_free(rambuf);
        goto memerr;
      }
      pbuf_ref(p);
 8024992:	4628      	mov	r0, r5
      if (newpbuf == NULL) {
 8024994:	2f00      	cmp	r7, #0
 8024996:	d06e      	beq.n	8024a76 <ip4_frag+0x1e2>

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8024998:	eba9 0904 	sub.w	r9, r9, r4
      pbuf_ref(p);
 802499c:	f7f7 fdae 	bl	801c4fc <pbuf_ref>
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 80249a0:	4a44      	ldr	r2, [pc, #272]	; (8024ab4 <ip4_frag+0x220>)
      pbuf_cat(rambuf, newpbuf);
 80249a2:	4639      	mov	r1, r7
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 80249a4:	fa1f f989 	uxth.w	r9, r9
      pbuf_cat(rambuf, newpbuf);
 80249a8:	9803      	ldr	r0, [sp, #12]
      pcr->original = p;
 80249aa:	f8cb 5014 	str.w	r5, [fp, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 80249ae:	f8cb 2010 	str.w	r2, [fp, #16]
      pbuf_cat(rambuf, newpbuf);
 80249b2:	f7f7 fdb7 	bl	801c524 <pbuf_cat>
      if (left_to_copy) {
 80249b6:	f1b9 0f00 	cmp.w	r9, #0
 80249ba:	d138      	bne.n	8024a2e <ip4_frag+0x19a>
    }
    poff = (u16_t)(poff + newpbuflen);
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 80249bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
    poff = (u16_t)(poff + newpbuflen);
 80249be:	4426      	add	r6, r4

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 80249c0:	9a07      	ldr	r2, [sp, #28]
    last = (left <= netif->mtu - IP_HLEN);
 80249c2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    poff = (u16_t)(poff + newpbuflen);
 80249c4:	b2b6      	uxth	r6, r6
    tmp = (IP_OFFMASK & (ofo));
 80249c6:	f3c2 000c 	ubfx	r0, r2, #0, #13
    if (!last || mf_set) {
 80249ca:	9a05      	ldr	r2, [sp, #20]
    last = (left <= netif->mtu - IP_HLEN);
 80249cc:	3b13      	subs	r3, #19
    if (!last || mf_set) {
 80249ce:	4293      	cmp	r3, r2
 80249d0:	dd44      	ble.n	8024a5c <ip4_frag+0x1c8>
 80249d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80249d4:	2b00      	cmp	r3, #0
 80249d6:	d141      	bne.n	8024a5c <ip4_frag+0x1c8>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 80249d8:	f7f5 fd36 	bl	801a448 <lwip_htons>
 80249dc:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 80249de:	9b06      	ldr	r3, [sp, #24]
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 80249e0:	80f8      	strh	r0, [r7, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 80249e2:	f103 0014 	add.w	r0, r3, #20
 80249e6:	b280      	uxth	r0, r0
 80249e8:	f7f5 fd2e 	bl	801a448 <lwip_htons>
    IPH_CHKSUM_SET(iphdr, 0);
 80249ec:	2300      	movs	r3, #0
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 80249ee:	8078      	strh	r0, [r7, #2]
#if CHECKSUM_GEN_IP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 80249f0:	2114      	movs	r1, #20
    IPH_CHKSUM_SET(iphdr, 0);
 80249f2:	72bb      	strb	r3, [r7, #10]
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 80249f4:	4638      	mov	r0, r7
    IPH_CHKSUM_SET(iphdr, 0);
 80249f6:	72fb      	strb	r3, [r7, #11]
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 80249f8:	f7f6 face 	bl	801af98 <inet_chksum>
 80249fc:	8178      	strh	r0, [r7, #10]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 80249fe:	9f03      	ldr	r7, [sp, #12]
 8024a00:	9809      	ldr	r0, [sp, #36]	; 0x24
 8024a02:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8024a04:	4639      	mov	r1, r7
 8024a06:	6943      	ldr	r3, [r0, #20]
 8024a08:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8024a0a:	4638      	mov	r0, r7
 8024a0c:	f7f7 fd58 	bl	801c4c0 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8024a10:	e9dd 2305 	ldrd	r2, r3, [sp, #20]
 8024a14:	1ad3      	subs	r3, r2, r3
    ofo = (u16_t)(ofo + nfb);
 8024a16:	e9dd 2107 	ldrd	r2, r1, [sp, #28]
    left = (u16_t)(left - fragsize);
 8024a1a:	b29b      	uxth	r3, r3
    ofo = (u16_t)(ofo + nfb);
 8024a1c:	440a      	add	r2, r1
    left = (u16_t)(left - fragsize);
 8024a1e:	9305      	str	r3, [sp, #20]
    ofo = (u16_t)(ofo + nfb);
 8024a20:	b292      	uxth	r2, r2
 8024a22:	9207      	str	r2, [sp, #28]
  while (left) {
 8024a24:	2b00      	cmp	r3, #0
 8024a26:	f47f af6c 	bne.w	8024902 <ip4_frag+0x6e>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8024a2a:	2000      	movs	r0, #0
 8024a2c:	e020      	b.n	8024a70 <ip4_frag+0x1dc>
        p = p->next;
 8024a2e:	682d      	ldr	r5, [r5, #0]
  u16_t newpbuflen = 0;
 8024a30:	2600      	movs	r6, #0
      u16_t plen = (u16_t)(p->len - poff);
 8024a32:	896b      	ldrh	r3, [r5, #10]
 8024a34:	1b9c      	subs	r4, r3, r6
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8024a36:	42b3      	cmp	r3, r6
      u16_t plen = (u16_t)(p->len - poff);
 8024a38:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8024a3a:	d290      	bcs.n	802495e <ip4_frag+0xca>
 8024a3c:	4643      	mov	r3, r8
 8024a3e:	f240 322d 	movw	r2, #813	; 0x32d
 8024a42:	491d      	ldr	r1, [pc, #116]	; (8024ab8 <ip4_frag+0x224>)
 8024a44:	4650      	mov	r0, sl
 8024a46:	f001 fe05 	bl	8026654 <iprintf>
 8024a4a:	e788      	b.n	802495e <ip4_frag+0xca>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8024a4c:	4643      	mov	r3, r8
 8024a4e:	f44f 7249 	mov.w	r2, #804	; 0x324
 8024a52:	491a      	ldr	r1, [pc, #104]	; (8024abc <ip4_frag+0x228>)
 8024a54:	4650      	mov	r0, sl
 8024a56:	f001 fdfd 	bl	8026654 <iprintf>
 8024a5a:	e766      	b.n	802492a <ip4_frag+0x96>
      tmp = tmp | IP_MF;
 8024a5c:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
 8024a60:	e7ba      	b.n	80249d8 <ip4_frag+0x144>
        pbuf_free(rambuf);
 8024a62:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8024a66:	4658      	mov	r0, fp
 8024a68:	f7f7 fd2a 	bl	801c4c0 <pbuf_free>
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8024a6c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8024a70:	b00f      	add	sp, #60	; 0x3c
 8024a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  memp_free(MEMP_FRAG_PBUF, p);
 8024a76:	46d9      	mov	r9, fp
 8024a78:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8024a7c:	2006      	movs	r0, #6
 8024a7e:	4649      	mov	r1, r9
 8024a80:	f7f7 f806 	bl	801ba90 <memp_free>
        pbuf_free(rambuf);
 8024a84:	4658      	mov	r0, fp
 8024a86:	f7f7 fd1b 	bl	801c4c0 <pbuf_free>
  return ERR_MEM;
 8024a8a:	f04f 30ff 	mov.w	r0, #4294967295
}
 8024a8e:	b00f      	add	sp, #60	; 0x3c
 8024a90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return ERR_MEM;
 8024a94:	f04f 30ff 	mov.w	r0, #4294967295
 8024a98:	e7ea      	b.n	8024a70 <ip4_frag+0x1dc>
    return ERR_VAL;
 8024a9a:	f06f 0005 	mvn.w	r0, #5
 8024a9e:	e7e7      	b.n	8024a70 <ip4_frag+0x1dc>
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8024aa0:	4b07      	ldr	r3, [pc, #28]	; (8024ac0 <ip4_frag+0x22c>)
 8024aa2:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8024aa6:	4907      	ldr	r1, [pc, #28]	; (8024ac4 <ip4_frag+0x230>)
 8024aa8:	4807      	ldr	r0, [pc, #28]	; (8024ac8 <ip4_frag+0x234>)
 8024aaa:	f001 fdd3 	bl	8026654 <iprintf>
 8024aae:	f06f 0005 	mvn.w	r0, #5
 8024ab2:	e7dd      	b.n	8024a70 <ip4_frag+0x1dc>
 8024ab4:	08024201 	.word	0x08024201
 8024ab8:	08047360 	.word	0x08047360
 8024abc:	08047340 	.word	0x08047340
 8024ac0:	080471ec 	.word	0x080471ec
 8024ac4:	08047324 	.word	0x08047324
 8024ac8:	0802b34c 	.word	0x0802b34c

08024acc <ethernet_input>:
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8024acc:	8943      	ldrh	r3, [r0, #10]
 8024ace:	2b0e      	cmp	r3, #14
{
 8024ad0:	b570      	push	{r4, r5, r6, lr}
 8024ad2:	4604      	mov	r4, r0
  if (p->len <= SIZEOF_ETH_HDR) {
 8024ad4:	d91b      	bls.n	8024b0e <ethernet_input+0x42>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8024ad6:	7bc3      	ldrb	r3, [r0, #15]
 8024ad8:	460d      	mov	r5, r1
 8024ada:	b91b      	cbnz	r3, 8024ae4 <ethernet_input+0x18>
    p->if_idx = netif_get_index(netif);
 8024adc:	f891 3038 	ldrb.w	r3, [r1, #56]	; 0x38
 8024ae0:	3301      	adds	r3, #1
 8024ae2:	73c3      	strb	r3, [r0, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8024ae4:	6860      	ldr	r0, [r4, #4]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8024ae6:	7803      	ldrb	r3, [r0, #0]
  type = ethhdr->type;
 8024ae8:	8986      	ldrh	r6, [r0, #12]
  if (ethhdr->dest.addr[0] & 1) {
 8024aea:	07d9      	lsls	r1, r3, #31
 8024aec:	d50a      	bpl.n	8024b04 <ethernet_input+0x38>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8024aee:	2b01      	cmp	r3, #1
 8024af0:	d030      	beq.n	8024b54 <ethernet_input+0x88>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8024af2:	2206      	movs	r2, #6
 8024af4:	491d      	ldr	r1, [pc, #116]	; (8024b6c <ethernet_input+0xa0>)
 8024af6:	f000 fdd7 	bl	80256a8 <memcmp>
 8024afa:	b918      	cbnz	r0, 8024b04 <ethernet_input+0x38>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8024afc:	7b63      	ldrb	r3, [r4, #13]
 8024afe:	f043 0308 	orr.w	r3, r3, #8
 8024b02:	7363      	strb	r3, [r4, #13]
    }
  }

  switch (type) {
 8024b04:	2e08      	cmp	r6, #8
 8024b06:	d016      	beq.n	8024b36 <ethernet_input+0x6a>
 8024b08:	f5b6 6fc1 	cmp.w	r6, #1544	; 0x608
 8024b0c:	d004      	beq.n	8024b18 <ethernet_input+0x4c>
  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;

free_and_return:
  pbuf_free(p);
 8024b0e:	4620      	mov	r0, r4
 8024b10:	f7f7 fcd6 	bl	801c4c0 <pbuf_free>
  return ERR_OK;
}
 8024b14:	2000      	movs	r0, #0
 8024b16:	bd70      	pop	{r4, r5, r6, pc}
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8024b18:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 8024b1c:	071b      	lsls	r3, r3, #28
 8024b1e:	d5f6      	bpl.n	8024b0e <ethernet_input+0x42>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8024b20:	210e      	movs	r1, #14
 8024b22:	4620      	mov	r0, r4
 8024b24:	f7f7 fc40 	bl	801c3a8 <pbuf_remove_header>
 8024b28:	2800      	cmp	r0, #0
 8024b2a:	d1f0      	bne.n	8024b0e <ethernet_input+0x42>
        etharp_input(p, netif);
 8024b2c:	4629      	mov	r1, r5
 8024b2e:	4620      	mov	r0, r4
 8024b30:	f7fe fd2e 	bl	8023590 <etharp_input>
      break;
 8024b34:	e7ee      	b.n	8024b14 <ethernet_input+0x48>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8024b36:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 8024b3a:	071a      	lsls	r2, r3, #28
 8024b3c:	d5e7      	bpl.n	8024b0e <ethernet_input+0x42>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8024b3e:	210e      	movs	r1, #14
 8024b40:	4620      	mov	r0, r4
 8024b42:	f7f7 fc31 	bl	801c3a8 <pbuf_remove_header>
 8024b46:	2800      	cmp	r0, #0
 8024b48:	d1e1      	bne.n	8024b0e <ethernet_input+0x42>
        ip4_input(p, netif);
 8024b4a:	4629      	mov	r1, r5
 8024b4c:	4620      	mov	r0, r4
 8024b4e:	f7ff f8eb 	bl	8023d28 <ip4_input>
      break;
 8024b52:	e7df      	b.n	8024b14 <ethernet_input+0x48>
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8024b54:	7843      	ldrb	r3, [r0, #1]
 8024b56:	2b00      	cmp	r3, #0
 8024b58:	d1d4      	bne.n	8024b04 <ethernet_input+0x38>
 8024b5a:	7883      	ldrb	r3, [r0, #2]
 8024b5c:	2b5e      	cmp	r3, #94	; 0x5e
 8024b5e:	d1d1      	bne.n	8024b04 <ethernet_input+0x38>
        p->flags |= PBUF_FLAG_LLMCAST;
 8024b60:	7b63      	ldrb	r3, [r4, #13]
 8024b62:	f043 0310 	orr.w	r3, r3, #16
 8024b66:	7363      	strb	r3, [r4, #13]
 8024b68:	e7cc      	b.n	8024b04 <ethernet_input+0x38>
 8024b6a:	bf00      	nop
 8024b6c:	080473dc 	.word	0x080473dc

08024b70 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8024b70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8024b74:	460c      	mov	r4, r1
 8024b76:	4605      	mov	r5, r0
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8024b78:	f8bd 0018 	ldrh.w	r0, [sp, #24]
                u16_t eth_type) {
 8024b7c:	4616      	mov	r6, r2
 8024b7e:	461f      	mov	r7, r3
  u16_t eth_type_be = lwip_htons(eth_type);
 8024b80:	f7f5 fc62 	bl	801a448 <lwip_htons>

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8024b84:	210e      	movs	r1, #14
  u16_t eth_type_be = lwip_htons(eth_type);
 8024b86:	4680      	mov	r8, r0
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8024b88:	4620      	mov	r0, r4
 8024b8a:	f7f7 fbd9 	bl	801c340 <pbuf_add_header>
 8024b8e:	b9e0      	cbnz	r0, 8024bca <ethernet_output+0x5a>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8024b90:	6861      	ldr	r1, [r4, #4]
  ethhdr->type = eth_type_be;
 8024b92:	f8a1 800c 	strh.w	r8, [r1, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8024b96:	683b      	ldr	r3, [r7, #0]
 8024b98:	600b      	str	r3, [r1, #0]
 8024b9a:	88bb      	ldrh	r3, [r7, #4]
 8024b9c:	808b      	strh	r3, [r1, #4]
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8024b9e:	6833      	ldr	r3, [r6, #0]
 8024ba0:	f8c1 3006 	str.w	r3, [r1, #6]
 8024ba4:	88b3      	ldrh	r3, [r6, #4]
 8024ba6:	814b      	strh	r3, [r1, #10]

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8024ba8:	f895 3034 	ldrb.w	r3, [r5, #52]	; 0x34
 8024bac:	2b06      	cmp	r3, #6
 8024bae:	d006      	beq.n	8024bbe <ethernet_output+0x4e>
 8024bb0:	4b08      	ldr	r3, [pc, #32]	; (8024bd4 <ethernet_output+0x64>)
 8024bb2:	f44f 7299 	mov.w	r2, #306	; 0x132
 8024bb6:	4908      	ldr	r1, [pc, #32]	; (8024bd8 <ethernet_output+0x68>)
 8024bb8:	4808      	ldr	r0, [pc, #32]	; (8024bdc <ethernet_output+0x6c>)
 8024bba:	f001 fd4b 	bl	8026654 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8024bbe:	69ab      	ldr	r3, [r5, #24]
 8024bc0:	4621      	mov	r1, r4
 8024bc2:	4628      	mov	r0, r5
pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
}
 8024bc4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return netif->linkoutput(netif, p);
 8024bc8:	4718      	bx	r3
}
 8024bca:	f06f 0001 	mvn.w	r0, #1
 8024bce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8024bd2:	bf00      	nop
 8024bd4:	08047370 	.word	0x08047370
 8024bd8:	080473a8 	.word	0x080473a8
 8024bdc:	0802b34c 	.word	0x0802b34c

08024be0 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8024be0:	b530      	push	{r4, r5, lr}
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 8024be2:	2300      	movs	r3, #0
{
 8024be4:	b085      	sub	sp, #20
 8024be6:	460d      	mov	r5, r1
  osMessageQDef(QUEUE, size, void *);
 8024be8:	2204      	movs	r2, #4
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8024bea:	4619      	mov	r1, r3
{
 8024bec:	4604      	mov	r4, r0
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8024bee:	4668      	mov	r0, sp
  osMessageQDef(QUEUE, size, void *);
 8024bf0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8024bf4:	e9cd 5200 	strd	r5, r2, [sp]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8024bf8:	f7f1 fdac 	bl	8016754 <osMessageCreate>
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8024bfc:	fab0 f380 	clz	r3, r0
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8024c00:	6020      	str	r0, [r4, #0]
  if(*mbox == NULL)
 8024c02:	095b      	lsrs	r3, r3, #5
    return ERR_MEM;

  return ERR_OK;
}
 8024c04:	4258      	negs	r0, r3
 8024c06:	b005      	add	sp, #20
 8024c08:	bd30      	pop	{r4, r5, pc}
 8024c0a:	bf00      	nop

08024c0c <sys_mbox_trypost>:
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 8024c0c:	2200      	movs	r2, #0
 8024c0e:	6800      	ldr	r0, [r0, #0]
{
 8024c10:	b508      	push	{r3, lr}
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 8024c12:	f7f1 fdb3 	bl	801677c <osMessagePut>
 8024c16:	3800      	subs	r0, #0
 8024c18:	bf18      	it	ne
 8024c1a:	2001      	movne	r0, #1
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
}
 8024c1c:	4240      	negs	r0, r0
 8024c1e:	bd08      	pop	{r3, pc}

08024c20 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8024c20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8024c22:	4614      	mov	r4, r2
 8024c24:	b085      	sub	sp, #20
 8024c26:	4605      	mov	r5, r0
 8024c28:	460f      	mov	r7, r1
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 8024c2a:	f7f1 fc59 	bl	80164e0 <osKernelSysTick>
 8024c2e:	4606      	mov	r6, r0
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 8024c30:	b15c      	cbz	r4, 8024c4a <sys_arch_mbox_fetch+0x2a>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 8024c32:	4622      	mov	r2, r4
 8024c34:	6829      	ldr	r1, [r5, #0]
 8024c36:	a801      	add	r0, sp, #4
 8024c38:	f7f1 fdcc 	bl	80167d4 <osMessageGet>

    if(event.status == osEventMessage)
 8024c3c:	9b01      	ldr	r3, [sp, #4]
 8024c3e:	2b10      	cmp	r3, #16
 8024c40:	d009      	beq.n	8024c56 <sys_arch_mbox_fetch+0x36>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8024c42:	f04f 30ff 	mov.w	r0, #4294967295
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8024c46:	b005      	add	sp, #20
 8024c48:	bdf0      	pop	{r4, r5, r6, r7, pc}
    event = osMessageGet (*mbox, osWaitForever);
 8024c4a:	f04f 32ff 	mov.w	r2, #4294967295
 8024c4e:	6829      	ldr	r1, [r5, #0]
 8024c50:	a801      	add	r0, sp, #4
 8024c52:	f7f1 fdbf 	bl	80167d4 <osMessageGet>
    *msg = (void *)event.value.v;
 8024c56:	9b02      	ldr	r3, [sp, #8]
 8024c58:	603b      	str	r3, [r7, #0]
    return (osKernelSysTick() - starttime);
 8024c5a:	f7f1 fc41 	bl	80164e0 <osKernelSysTick>
 8024c5e:	1b80      	subs	r0, r0, r6
}
 8024c60:	b005      	add	sp, #20
 8024c62:	bdf0      	pop	{r4, r5, r6, r7, pc}

08024c64 <sys_mbox_valid>:
 8024c64:	6800      	ldr	r0, [r0, #0]
 8024c66:	3800      	subs	r0, #0
 8024c68:	bf18      	it	ne
 8024c6a:	2001      	movne	r0, #1
 8024c6c:	4770      	bx	lr
 8024c6e:	bf00      	nop

08024c70 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8024c70:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8024c72:	4803      	ldr	r0, [pc, #12]	; (8024c80 <sys_init+0x10>)
 8024c74:	f7f1 fc98 	bl	80165a8 <osMutexCreate>
 8024c78:	4b02      	ldr	r3, [pc, #8]	; (8024c84 <sys_init+0x14>)
 8024c7a:	6018      	str	r0, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 8024c7c:	bd08      	pop	{r3, pc}
 8024c7e:	bf00      	nop
 8024c80:	080473ec 	.word	0x080473ec
 8024c84:	2002e84c 	.word	0x2002e84c

08024c88 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8024c88:	b510      	push	{r4, lr}
 8024c8a:	b082      	sub	sp, #8

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 8024c8c:	2300      	movs	r3, #0
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8024c8e:	4604      	mov	r4, r0
  *mutex = osMutexCreate(osMutex(MUTEX));
 8024c90:	4668      	mov	r0, sp
  osMutexDef(MUTEX);
 8024c92:	e9cd 3300 	strd	r3, r3, [sp]
  *mutex = osMutexCreate(osMutex(MUTEX));
 8024c96:	f7f1 fc87 	bl	80165a8 <osMutexCreate>
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 8024c9a:	fab0 f380 	clz	r3, r0
  *mutex = osMutexCreate(osMutex(MUTEX));
 8024c9e:	6020      	str	r0, [r4, #0]
  if(*mutex == NULL)
 8024ca0:	095b      	lsrs	r3, r3, #5
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
}
 8024ca2:	4258      	negs	r0, r3
 8024ca4:	b002      	add	sp, #8
 8024ca6:	bd10      	pop	{r4, pc}

08024ca8 <sys_mutex_lock>:
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 8024ca8:	f04f 31ff 	mov.w	r1, #4294967295
 8024cac:	6800      	ldr	r0, [r0, #0]
 8024cae:	f7f1 bc83 	b.w	80165b8 <osMutexWait>
 8024cb2:	bf00      	nop

08024cb4 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
  osMutexRelease(*mutex);
 8024cb4:	6800      	ldr	r0, [r0, #0]
 8024cb6:	f7f1 bcab 	b.w	8016610 <osMutexRelease>
 8024cba:	bf00      	nop

08024cbc <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8024cbc:	b510      	push	{r4, lr}
 8024cbe:	b088      	sub	sp, #32
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8024cc0:	2400      	movs	r4, #0
 8024cc2:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8024cc6:	9305      	str	r3, [sp, #20]
  return osThreadCreate(&os_thread_def, arg);
 8024cc8:	4611      	mov	r1, r2
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8024cca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  return osThreadCreate(&os_thread_def, arg);
 8024ccc:	a801      	add	r0, sp, #4
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8024cce:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8024cd2:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8024cd6:	f8ad 300c 	strh.w	r3, [sp, #12]
  return osThreadCreate(&os_thread_def, arg);
 8024cda:	f7f1 fc09 	bl	80164f0 <osThreadCreate>
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 8024cde:	b008      	add	sp, #32
 8024ce0:	bd10      	pop	{r4, pc}
 8024ce2:	bf00      	nop

08024ce4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8024ce4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8024ce6:	2200      	movs	r2, #0
 8024ce8:	4917      	ldr	r1, [pc, #92]	; (8024d48 <MX_USB_DEVICE_Init+0x64>)
 8024cea:	4818      	ldr	r0, [pc, #96]	; (8024d4c <MX_USB_DEVICE_Init+0x68>)
 8024cec:	f7f0 ff6a 	bl	8015bc4 <USBD_Init>
 8024cf0:	b970      	cbnz	r0, 8024d10 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8024cf2:	4917      	ldr	r1, [pc, #92]	; (8024d50 <MX_USB_DEVICE_Init+0x6c>)
 8024cf4:	4815      	ldr	r0, [pc, #84]	; (8024d4c <MX_USB_DEVICE_Init+0x68>)
 8024cf6:	f7f0 ff7d 	bl	8015bf4 <USBD_RegisterClass>
 8024cfa:	b988      	cbnz	r0, 8024d20 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8024cfc:	4915      	ldr	r1, [pc, #84]	; (8024d54 <MX_USB_DEVICE_Init+0x70>)
 8024cfe:	4813      	ldr	r0, [pc, #76]	; (8024d4c <MX_USB_DEVICE_Init+0x68>)
 8024d00:	f7f0 ff2a 	bl	8015b58 <USBD_CDC_RegisterInterface>
 8024d04:	b9a0      	cbnz	r0, 8024d30 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8024d06:	4811      	ldr	r0, [pc, #68]	; (8024d4c <MX_USB_DEVICE_Init+0x68>)
 8024d08:	f7f0 ff8a 	bl	8015c20 <USBD_Start>
 8024d0c:	b9b8      	cbnz	r0, 8024d3e <MX_USB_DEVICE_Init+0x5a>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8024d0e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8024d10:	f7df fcd8 	bl	80046c4 <Error_Handler>
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8024d14:	490e      	ldr	r1, [pc, #56]	; (8024d50 <MX_USB_DEVICE_Init+0x6c>)
 8024d16:	480d      	ldr	r0, [pc, #52]	; (8024d4c <MX_USB_DEVICE_Init+0x68>)
 8024d18:	f7f0 ff6c 	bl	8015bf4 <USBD_RegisterClass>
 8024d1c:	2800      	cmp	r0, #0
 8024d1e:	d0ed      	beq.n	8024cfc <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 8024d20:	f7df fcd0 	bl	80046c4 <Error_Handler>
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8024d24:	490b      	ldr	r1, [pc, #44]	; (8024d54 <MX_USB_DEVICE_Init+0x70>)
 8024d26:	4809      	ldr	r0, [pc, #36]	; (8024d4c <MX_USB_DEVICE_Init+0x68>)
 8024d28:	f7f0 ff16 	bl	8015b58 <USBD_CDC_RegisterInterface>
 8024d2c:	2800      	cmp	r0, #0
 8024d2e:	d0ea      	beq.n	8024d06 <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 8024d30:	f7df fcc8 	bl	80046c4 <Error_Handler>
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8024d34:	4805      	ldr	r0, [pc, #20]	; (8024d4c <MX_USB_DEVICE_Init+0x68>)
 8024d36:	f7f0 ff73 	bl	8015c20 <USBD_Start>
 8024d3a:	2800      	cmp	r0, #0
 8024d3c:	d0e7      	beq.n	8024d0e <MX_USB_DEVICE_Init+0x2a>
}
 8024d3e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8024d42:	f7df bcbf 	b.w	80046c4 <Error_Handler>
 8024d46:	bf00      	nop
 8024d48:	20000464 	.word	0x20000464
 8024d4c:	2002e850 	.word	0x2002e850
 8024d50:	20000334 	.word	0x20000334
 8024d54:	20000450 	.word	0x20000450

08024d58 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8024d58:	2000      	movs	r0, #0
 8024d5a:	4770      	bx	lr

08024d5c <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8024d5c:	2000      	movs	r0, #0
 8024d5e:	4770      	bx	lr

08024d60 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 8024d60:	2000      	movs	r0, #0
 8024d62:	4770      	bx	lr

08024d64 <CDC_Receive_FS>:
{
 8024d64:	b510      	push	{r4, lr}
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8024d66:	4c05      	ldr	r4, [pc, #20]	; (8024d7c <CDC_Receive_FS+0x18>)
{
 8024d68:	4601      	mov	r1, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8024d6a:	4620      	mov	r0, r4
 8024d6c:	f7f0 ff06 	bl	8015b7c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8024d70:	4620      	mov	r0, r4
 8024d72:	f7f0 ff0b 	bl	8015b8c <USBD_CDC_ReceivePacket>
}
 8024d76:	2000      	movs	r0, #0
 8024d78:	bd10      	pop	{r4, pc}
 8024d7a:	bf00      	nop
 8024d7c:	2002e850 	.word	0x2002e850

08024d80 <CDC_Init_FS>:
{
 8024d80:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8024d82:	4c06      	ldr	r4, [pc, #24]	; (8024d9c <CDC_Init_FS+0x1c>)
 8024d84:	2200      	movs	r2, #0
 8024d86:	4906      	ldr	r1, [pc, #24]	; (8024da0 <CDC_Init_FS+0x20>)
 8024d88:	4620      	mov	r0, r4
 8024d8a:	f7f0 feed 	bl	8015b68 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8024d8e:	4905      	ldr	r1, [pc, #20]	; (8024da4 <CDC_Init_FS+0x24>)
 8024d90:	4620      	mov	r0, r4
 8024d92:	f7f0 fef3 	bl	8015b7c <USBD_CDC_SetRxBuffer>
}
 8024d96:	2000      	movs	r0, #0
 8024d98:	bd10      	pop	{r4, pc}
 8024d9a:	bf00      	nop
 8024d9c:	2002e850 	.word	0x2002e850
 8024da0:	2002f320 	.word	0x2002f320
 8024da4:	2002eb20 	.word	0x2002eb20

08024da8 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8024da8:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 8024daa:	4801      	ldr	r0, [pc, #4]	; (8024db0 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 8024dac:	800b      	strh	r3, [r1, #0]
}
 8024dae:	4770      	bx	lr
 8024db0:	20000490 	.word	0x20000490

08024db4 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8024db4:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 8024db6:	4801      	ldr	r0, [pc, #4]	; (8024dbc <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 8024db8:	800b      	strh	r3, [r1, #0]
}
 8024dba:	4770      	bx	lr
 8024dbc:	200004a4 	.word	0x200004a4

08024dc0 <USBD_FS_USR_BOSDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8024dc0:	230c      	movs	r3, #12
  return (uint8_t*)USBD_FS_BOSDesc;
}
 8024dc2:	4801      	ldr	r0, [pc, #4]	; (8024dc8 <USBD_FS_USR_BOSDescriptor+0x8>)
  *length = sizeof(USBD_FS_BOSDesc);
 8024dc4:	800b      	strh	r3, [r1, #0]
}
 8024dc6:	4770      	bx	lr
 8024dc8:	20000484 	.word	0x20000484

08024dcc <USBD_FS_ManufacturerStrDescriptor>:
{
 8024dcc:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8024dce:	4c04      	ldr	r4, [pc, #16]	; (8024de0 <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 8024dd0:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8024dd2:	4804      	ldr	r0, [pc, #16]	; (8024de4 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8024dd4:	4621      	mov	r1, r4
 8024dd6:	f7f1 fae7 	bl	80163a8 <USBD_GetString>
}
 8024dda:	4620      	mov	r0, r4
 8024ddc:	bd10      	pop	{r4, pc}
 8024dde:	bf00      	nop
 8024de0:	2002fb20 	.word	0x2002fb20
 8024de4:	080473f4 	.word	0x080473f4

08024de8 <USBD_FS_ProductStrDescriptor>:
{
 8024de8:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8024dea:	4c04      	ldr	r4, [pc, #16]	; (8024dfc <USBD_FS_ProductStrDescriptor+0x14>)
{
 8024dec:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8024dee:	4804      	ldr	r0, [pc, #16]	; (8024e00 <USBD_FS_ProductStrDescriptor+0x18>)
 8024df0:	4621      	mov	r1, r4
 8024df2:	f7f1 fad9 	bl	80163a8 <USBD_GetString>
}
 8024df6:	4620      	mov	r0, r4
 8024df8:	bd10      	pop	{r4, pc}
 8024dfa:	bf00      	nop
 8024dfc:	2002fb20 	.word	0x2002fb20
 8024e00:	08047408 	.word	0x08047408

08024e04 <USBD_FS_ConfigStrDescriptor>:
{
 8024e04:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8024e06:	4c04      	ldr	r4, [pc, #16]	; (8024e18 <USBD_FS_ConfigStrDescriptor+0x14>)
{
 8024e08:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8024e0a:	4804      	ldr	r0, [pc, #16]	; (8024e1c <USBD_FS_ConfigStrDescriptor+0x18>)
 8024e0c:	4621      	mov	r1, r4
 8024e0e:	f7f1 facb 	bl	80163a8 <USBD_GetString>
}
 8024e12:	4620      	mov	r0, r4
 8024e14:	bd10      	pop	{r4, pc}
 8024e16:	bf00      	nop
 8024e18:	2002fb20 	.word	0x2002fb20
 8024e1c:	08047420 	.word	0x08047420

08024e20 <USBD_FS_InterfaceStrDescriptor>:
{
 8024e20:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8024e22:	4c04      	ldr	r4, [pc, #16]	; (8024e34 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 8024e24:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8024e26:	4804      	ldr	r0, [pc, #16]	; (8024e38 <USBD_FS_InterfaceStrDescriptor+0x18>)
 8024e28:	4621      	mov	r1, r4
 8024e2a:	f7f1 fabd 	bl	80163a8 <USBD_GetString>
}
 8024e2e:	4620      	mov	r0, r4
 8024e30:	bd10      	pop	{r4, pc}
 8024e32:	bf00      	nop
 8024e34:	2002fb20 	.word	0x2002fb20
 8024e38:	0804742c 	.word	0x0804742c

08024e3c <USBD_FS_SerialStrDescriptor>:
  */
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8024e3c:	4b21      	ldr	r3, [pc, #132]	; (8024ec4 <USBD_FS_SerialStrDescriptor+0x88>)
 8024e3e:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
  deviceserial2 = *(uint32_t *) DEVICE_ID3;

  deviceserial0 += deviceserial2;
 8024e42:	f8d3 0428 	ldr.w	r0, [r3, #1064]	; 0x428
{
 8024e46:	b530      	push	{r4, r5, lr}

  if (deviceserial0 != 0)
 8024e48:	1812      	adds	r2, r2, r0
  *length = USB_SIZ_STRING_SERIAL;
 8024e4a:	f04f 041a 	mov.w	r4, #26
 8024e4e:	800c      	strh	r4, [r1, #0]
  if (deviceserial0 != 0)
 8024e50:	d101      	bne.n	8024e56 <USBD_FS_SerialStrDescriptor+0x1a>
}
 8024e52:	481d      	ldr	r0, [pc, #116]	; (8024ec8 <USBD_FS_SerialStrDescriptor+0x8c>)
 8024e54:	bd30      	pop	{r4, r5, pc}
 8024e56:	491c      	ldr	r1, [pc, #112]	; (8024ec8 <USBD_FS_SerialStrDescriptor+0x8c>)
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8024e58:	f04f 0e00 	mov.w	lr, #0
 8024e5c:	f8d3 0424 	ldr.w	r0, [r3, #1060]	; 0x424
 8024e60:	468c      	mov	ip, r1
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 8024e62:	4675      	mov	r5, lr
    if (((value >> 28)) < 0xA)
 8024e64:	0f13      	lsrs	r3, r2, #28
 8024e66:	f1b2 4f20 	cmp.w	r2, #2684354560	; 0xa0000000
  for (idx = 0; idx < len; idx++)
 8024e6a:	f10e 0e02 	add.w	lr, lr, #2
    pbuf[2 * idx + 1] = 0;
 8024e6e:	f88c 5003 	strb.w	r5, [ip, #3]
      pbuf[2 * idx] = (value >> 28) + '0';
 8024e72:	f103 0430 	add.w	r4, r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8024e76:	f103 0337 	add.w	r3, r3, #55	; 0x37
    value = value << 4;
 8024e7a:	ea4f 1202 	mov.w	r2, r2, lsl #4
  for (idx = 0; idx < len; idx++)
 8024e7e:	f10c 0c02 	add.w	ip, ip, #2
      pbuf[2 * idx] = (value >> 28) + '0';
 8024e82:	bf34      	ite	cc
 8024e84:	f88c 4000 	strbcc.w	r4, [ip]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8024e88:	f88c 3000 	strbcs.w	r3, [ip]
  for (idx = 0; idx < len; idx++)
 8024e8c:	f1be 0f10 	cmp.w	lr, #16
 8024e90:	d1e8      	bne.n	8024e64 <USBD_FS_SerialStrDescriptor+0x28>
 8024e92:	2200      	movs	r2, #0
    pbuf[2 * idx + 1] = 0;
 8024e94:	4614      	mov	r4, r2
    if (((value >> 28)) < 0xA)
 8024e96:	0f03      	lsrs	r3, r0, #28
 8024e98:	f1b0 4f20 	cmp.w	r0, #2684354560	; 0xa0000000
  for (idx = 0; idx < len; idx++)
 8024e9c:	f102 0202 	add.w	r2, r2, #2
    pbuf[2 * idx + 1] = 0;
 8024ea0:	74cc      	strb	r4, [r1, #19]
      pbuf[2 * idx] = (value >> 28) + '0';
 8024ea2:	f103 0c30 	add.w	ip, r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8024ea6:	f103 0337 	add.w	r3, r3, #55	; 0x37
    value = value << 4;
 8024eaa:	ea4f 1000 	mov.w	r0, r0, lsl #4
  for (idx = 0; idx < len; idx++)
 8024eae:	f101 0102 	add.w	r1, r1, #2
      pbuf[2 * idx] = (value >> 28) + '0';
 8024eb2:	bf34      	ite	cc
 8024eb4:	f881 c010 	strbcc.w	ip, [r1, #16]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8024eb8:	740b      	strbcs	r3, [r1, #16]
  for (idx = 0; idx < len; idx++)
 8024eba:	2a08      	cmp	r2, #8
 8024ebc:	d1eb      	bne.n	8024e96 <USBD_FS_SerialStrDescriptor+0x5a>
}
 8024ebe:	4802      	ldr	r0, [pc, #8]	; (8024ec8 <USBD_FS_SerialStrDescriptor+0x8c>)
 8024ec0:	bd30      	pop	{r4, r5, pc}
 8024ec2:	bf00      	nop
 8024ec4:	1ff0f000 	.word	0x1ff0f000
 8024ec8:	200004a8 	.word	0x200004a8

08024ecc <HAL_PCD_MspInit>:
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(pcdHandle->Instance==USB_OTG_FS)
 8024ecc:	6803      	ldr	r3, [r0, #0]
{
 8024ece:	b530      	push	{r4, r5, lr}
  if(pcdHandle->Instance==USB_OTG_FS)
 8024ed0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8024ed4:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8024ed6:	f04f 0400 	mov.w	r4, #0
 8024eda:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8024ede:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8024ee2:	9407      	str	r4, [sp, #28]
  if(pcdHandle->Instance==USB_OTG_FS)
 8024ee4:	d001      	beq.n	8024eea <HAL_PCD_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8024ee6:	b009      	add	sp, #36	; 0x24
 8024ee8:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8024eea:	4d1e      	ldr	r5, [pc, #120]	; (8024f64 <HAL_PCD_MspInit+0x98>)
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_DM_Pin|USB_DP_Pin;
 8024eec:	f44f 51c8 	mov.w	r1, #6400	; 0x1900
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8024ef0:	2202      	movs	r2, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8024ef2:	481d      	ldr	r0, [pc, #116]	; (8024f68 <HAL_PCD_MspInit+0x9c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8024ef4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8024ef6:	f043 0301 	orr.w	r3, r3, #1
 8024efa:	632b      	str	r3, [r5, #48]	; 0x30
 8024efc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8024efe:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8024f02:	e9cd 1203 	strd	r1, r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8024f06:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8024f08:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8024f0a:	230a      	movs	r3, #10
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8024f0c:	9900      	ldr	r1, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8024f0e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8024f10:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8024f14:	f7e7 fc8c 	bl	800c830 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8024f18:	f44f 7300 	mov.w	r3, #512	; 0x200
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8024f1c:	a903      	add	r1, sp, #12
 8024f1e:	4812      	ldr	r0, [pc, #72]	; (8024f68 <HAL_PCD_MspInit+0x9c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8024f20:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8024f22:	e9cd 3403 	strd	r3, r4, [sp, #12]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8024f26:	f7e7 fc83 	bl	800c830 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8024f2a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 8024f2c:	4622      	mov	r2, r4
 8024f2e:	2106      	movs	r1, #6
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8024f30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 8024f34:	2043      	movs	r0, #67	; 0x43
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8024f36:	636b      	str	r3, [r5, #52]	; 0x34
 8024f38:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8024f3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8024f3e:	9301      	str	r3, [sp, #4]
 8024f40:	9b01      	ldr	r3, [sp, #4]
 8024f42:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8024f44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8024f48:	646b      	str	r3, [r5, #68]	; 0x44
 8024f4a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8024f4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8024f50:	9302      	str	r3, [sp, #8]
 8024f52:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 8024f54:	f7e4 fdee 	bl	8009b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8024f58:	2043      	movs	r0, #67	; 0x43
 8024f5a:	f7e4 fe35 	bl	8009bc8 <HAL_NVIC_EnableIRQ>
}
 8024f5e:	b009      	add	sp, #36	; 0x24
 8024f60:	bd30      	pop	{r4, r5, pc}
 8024f62:	bf00      	nop
 8024f64:	40023800 	.word	0x40023800
 8024f68:	40020000 	.word	0x40020000

08024f6c <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8024f6c:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 8024f70:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8024f74:	f7f0 be66 	b.w	8015c44 <USBD_LL_SetupStage>

08024f78 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8024f78:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 8024f7c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8024f80:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8024f84:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8024f88:	f7f0 be8a 	b.w	8015ca0 <USBD_LL_DataOutStage>

08024f8c <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8024f8c:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 8024f90:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8024f94:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8024f98:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8024f9a:	f7f0 beb7 	b.w	8015d0c <USBD_LL_DataInStage>
 8024f9e:	bf00      	nop

08024fa0 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8024fa0:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8024fa4:	f7f0 bf4e 	b.w	8015e44 <USBD_LL_SOF>

08024fa8 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8024fa8:	68c1      	ldr	r1, [r0, #12]
{
 8024faa:	b510      	push	{r4, lr}
 8024fac:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8024fae:	b111      	cbz	r1, 8024fb6 <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8024fb0:	2902      	cmp	r1, #2
 8024fb2:	d10a      	bne.n	8024fca <HAL_PCD_ResetCallback+0x22>
  {
    speed = USBD_SPEED_FULL;
 8024fb4:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8024fb6:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
 8024fba:	f7f0 ff2b 	bl	8015e14 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8024fbe:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
}
 8024fc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8024fc6:	f7f0 befd 	b.w	8015dc4 <USBD_LL_Reset>
    Error_Handler();
 8024fca:	f7df fb7b 	bl	80046c4 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8024fce:	2101      	movs	r1, #1
 8024fd0:	e7f1      	b.n	8024fb6 <HAL_PCD_ResetCallback+0xe>
 8024fd2:	bf00      	nop

08024fd4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8024fd4:	b510      	push	{r4, lr}
 8024fd6:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8024fd8:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8024fdc:	f7f0 ff1e 	bl	8015e1c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8024fe0:	6822      	ldr	r2, [r4, #0]
 8024fe2:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8024fe6:	f043 0301 	orr.w	r3, r3, #1
 8024fea:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8024fee:	6a23      	ldr	r3, [r4, #32]
 8024ff0:	b123      	cbz	r3, 8024ffc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8024ff2:	4a03      	ldr	r2, [pc, #12]	; (8025000 <HAL_PCD_SuspendCallback+0x2c>)
 8024ff4:	6913      	ldr	r3, [r2, #16]
 8024ff6:	f043 0306 	orr.w	r3, r3, #6
 8024ffa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8024ffc:	bd10      	pop	{r4, pc}
 8024ffe:	bf00      	nop
 8025000:	e000ed00 	.word	0xe000ed00

08025004 <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8025004:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8025008:	f7f0 bf12 	b.w	8015e30 <USBD_LL_Resume>

0802500c <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 802500c:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8025010:	f7f0 bf28 	b.w	8015e64 <USBD_LL_IsoOUTIncomplete>

08025014 <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8025014:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8025018:	f7f0 bf22 	b.w	8015e60 <USBD_LL_IsoINIncomplete>

0802501c <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 802501c:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8025020:	f7f0 bf22 	b.w	8015e68 <USBD_LL_DevConnected>

08025024 <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8025024:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8025028:	f7f0 bf20 	b.w	8015e6c <USBD_LL_DevDisconnected>

0802502c <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 802502c:	7802      	ldrb	r2, [r0, #0]
 802502e:	b10a      	cbz	r2, 8025034 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  }
  return USBD_OK;
}
 8025030:	2000      	movs	r0, #0
 8025032:	4770      	bx	lr
{
 8025034:	b538      	push	{r3, r4, r5, lr}
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8025036:	2101      	movs	r1, #1
  hpcd_USB_OTG_FS.pData = pdev;
 8025038:	4b14      	ldr	r3, [pc, #80]	; (802508c <USBD_LL_Init+0x60>)
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 802503a:	2402      	movs	r4, #2
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 802503c:	f04f 45a0 	mov.w	r5, #1342177280	; 0x50000000
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8025040:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8025042:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.pData = pdev;
 8025044:	f8c3 0400 	str.w	r0, [r3, #1024]	; 0x400
  pdev->pData = &hpcd_USB_OTG_FS;
 8025048:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 802504c:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 802504e:	601d      	str	r5, [r3, #0]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8025050:	60dc      	str	r4, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8025052:	619c      	str	r4, [r3, #24]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8025054:	e9c3 1207 	strd	r1, r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8025058:	e9c3 120b 	strd	r1, r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 802505c:	2206      	movs	r2, #6
 802505e:	605a      	str	r2, [r3, #4]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8025060:	f7e8 fd1e 	bl	800daa0 <HAL_PCD_Init>
 8025064:	b978      	cbnz	r0, 8025086 <USBD_LL_Init+0x5a>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8025066:	2180      	movs	r1, #128	; 0x80
 8025068:	4808      	ldr	r0, [pc, #32]	; (802508c <USBD_LL_Init+0x60>)
 802506a:	f7e9 fa83 	bl	800e574 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 802506e:	2240      	movs	r2, #64	; 0x40
 8025070:	2100      	movs	r1, #0
 8025072:	4806      	ldr	r0, [pc, #24]	; (802508c <USBD_LL_Init+0x60>)
 8025074:	f7e9 fa54 	bl	800e520 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8025078:	2280      	movs	r2, #128	; 0x80
 802507a:	2101      	movs	r1, #1
 802507c:	4803      	ldr	r0, [pc, #12]	; (802508c <USBD_LL_Init+0x60>)
 802507e:	f7e9 fa4f 	bl	800e520 <HAL_PCDEx_SetTxFiFo>
}
 8025082:	2000      	movs	r0, #0
 8025084:	bd38      	pop	{r3, r4, r5, pc}
    Error_Handler( );
 8025086:	f7df fb1d 	bl	80046c4 <Error_Handler>
 802508a:	e7ec      	b.n	8025066 <USBD_LL_Init+0x3a>
 802508c:	2002fd20 	.word	0x2002fd20

08025090 <USBD_LL_Start>:
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 8025090:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8025094:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8025096:	f7e8 fdb1 	bl	800dbfc <HAL_PCD_Start>
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 802509a:	2803      	cmp	r0, #3
 802509c:	d802      	bhi.n	80250a4 <USBD_LL_Start+0x14>
 802509e:	4b02      	ldr	r3, [pc, #8]	; (80250a8 <USBD_LL_Start+0x18>)
 80250a0:	5c18      	ldrb	r0, [r3, r0]
}
 80250a2:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_Start(pdev->pData);
 80250a4:	2003      	movs	r0, #3
}
 80250a6:	bd08      	pop	{r3, pc}
 80250a8:	0804743c 	.word	0x0804743c

080250ac <USBD_LL_OpenEP>:
{
 80250ac:	4694      	mov	ip, r2
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80250ae:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 80250b2:	461a      	mov	r2, r3
 80250b4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80250b6:	4663      	mov	r3, ip
 80250b8:	f7e9 f8e4 	bl	800e284 <HAL_PCD_EP_Open>
  switch (hal_status)
 80250bc:	2803      	cmp	r0, #3
 80250be:	d802      	bhi.n	80250c6 <USBD_LL_OpenEP+0x1a>
 80250c0:	4b02      	ldr	r3, [pc, #8]	; (80250cc <USBD_LL_OpenEP+0x20>)
 80250c2:	5c18      	ldrb	r0, [r3, r0]
}
 80250c4:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80250c6:	2003      	movs	r0, #3
}
 80250c8:	bd08      	pop	{r3, pc}
 80250ca:	bf00      	nop
 80250cc:	0804743c 	.word	0x0804743c

080250d0 <USBD_LL_CloseEP>:
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80250d0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 80250d4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80250d6:	f7e9 f913 	bl	800e300 <HAL_PCD_EP_Close>
  switch (hal_status)
 80250da:	2803      	cmp	r0, #3
 80250dc:	d802      	bhi.n	80250e4 <USBD_LL_CloseEP+0x14>
 80250de:	4b02      	ldr	r3, [pc, #8]	; (80250e8 <USBD_LL_CloseEP+0x18>)
 80250e0:	5c18      	ldrb	r0, [r3, r0]
}
 80250e2:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80250e4:	2003      	movs	r0, #3
}
 80250e6:	bd08      	pop	{r3, pc}
 80250e8:	0804743c 	.word	0x0804743c

080250ec <USBD_LL_StallEP>:
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80250ec:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 80250f0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80250f2:	f7e9 f995 	bl	800e420 <HAL_PCD_EP_SetStall>
  switch (hal_status)
 80250f6:	2803      	cmp	r0, #3
 80250f8:	d802      	bhi.n	8025100 <USBD_LL_StallEP+0x14>
 80250fa:	4b02      	ldr	r3, [pc, #8]	; (8025104 <USBD_LL_StallEP+0x18>)
 80250fc:	5c18      	ldrb	r0, [r3, r0]
}
 80250fe:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8025100:	2003      	movs	r0, #3
}
 8025102:	bd08      	pop	{r3, pc}
 8025104:	0804743c 	.word	0x0804743c

08025108 <USBD_LL_ClearStallEP>:
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8025108:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 802510c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 802510e:	f7e9 f9cb 	bl	800e4a8 <HAL_PCD_EP_ClrStall>
  switch (hal_status)
 8025112:	2803      	cmp	r0, #3
 8025114:	d802      	bhi.n	802511c <USBD_LL_ClearStallEP+0x14>
 8025116:	4b02      	ldr	r3, [pc, #8]	; (8025120 <USBD_LL_ClearStallEP+0x18>)
 8025118:	5c18      	ldrb	r0, [r3, r0]
}
 802511a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 802511c:	2003      	movs	r0, #3
}
 802511e:	bd08      	pop	{r3, pc}
 8025120:	0804743c 	.word	0x0804743c

08025124 <USBD_LL_IsStallEP>:
  if((ep_addr & 0x80) == 0x80)
 8025124:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8025126:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 802512a:	d406      	bmi.n	802513a <USBD_LL_IsStallEP+0x16>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 802512c:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8025130:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8025134:	f891 01fe 	ldrb.w	r0, [r1, #510]	; 0x1fe
}
 8025138:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 802513a:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 802513e:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8025142:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8025146:	f891 003e 	ldrb.w	r0, [r1, #62]	; 0x3e
 802514a:	4770      	bx	lr

0802514c <USBD_LL_SetUSBAddress>:
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 802514c:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8025150:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8025152:	f7e9 f881 	bl	800e258 <HAL_PCD_SetAddress>
  switch (hal_status)
 8025156:	2803      	cmp	r0, #3
 8025158:	d802      	bhi.n	8025160 <USBD_LL_SetUSBAddress+0x14>
 802515a:	4b02      	ldr	r3, [pc, #8]	; (8025164 <USBD_LL_SetUSBAddress+0x18>)
 802515c:	5c18      	ldrb	r0, [r3, r0]
}
 802515e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8025160:	2003      	movs	r0, #3
}
 8025162:	bd08      	pop	{r3, pc}
 8025164:	0804743c 	.word	0x0804743c

08025168 <USBD_LL_Transmit>:
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8025168:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 802516c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 802516e:	f7e9 f92f 	bl	800e3d0 <HAL_PCD_EP_Transmit>
  switch (hal_status)
 8025172:	2803      	cmp	r0, #3
 8025174:	d802      	bhi.n	802517c <USBD_LL_Transmit+0x14>
 8025176:	4b02      	ldr	r3, [pc, #8]	; (8025180 <USBD_LL_Transmit+0x18>)
 8025178:	5c18      	ldrb	r0, [r3, r0]
}
 802517a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 802517c:	2003      	movs	r0, #3
}
 802517e:	bd08      	pop	{r3, pc}
 8025180:	0804743c 	.word	0x0804743c

08025184 <USBD_LL_PrepareReceive>:
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8025184:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8025188:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 802518a:	f7e9 f8ef 	bl	800e36c <HAL_PCD_EP_Receive>
  switch (hal_status)
 802518e:	2803      	cmp	r0, #3
 8025190:	d802      	bhi.n	8025198 <USBD_LL_PrepareReceive+0x14>
 8025192:	4b02      	ldr	r3, [pc, #8]	; (802519c <USBD_LL_PrepareReceive+0x18>)
 8025194:	5c18      	ldrb	r0, [r3, r0]
}
 8025196:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8025198:	2003      	movs	r0, #3
}
 802519a:	bd08      	pop	{r3, pc}
 802519c:	0804743c 	.word	0x0804743c

080251a0 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80251a0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 80251a4:	f7e9 b90a 	b.w	800e3bc <HAL_PCD_EP_GetRxCount>

080251a8 <HAL_PCDEx_LPM_Callback>:
{
 80251a8:	b510      	push	{r4, lr}
 80251aa:	4604      	mov	r4, r0
  switch (msg)
 80251ac:	b1a1      	cbz	r1, 80251d8 <HAL_PCDEx_LPM_Callback+0x30>
 80251ae:	2901      	cmp	r1, #1
 80251b0:	d111      	bne.n	80251d6 <HAL_PCDEx_LPM_Callback+0x2e>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80251b2:	6802      	ldr	r2, [r0, #0]
    USBD_LL_Suspend(hpcd->pData);
 80251b4:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80251b8:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 80251bc:	f043 0301 	orr.w	r3, r3, #1
 80251c0:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
    USBD_LL_Suspend(hpcd->pData);
 80251c4:	f7f0 fe2a 	bl	8015e1c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80251c8:	6a23      	ldr	r3, [r4, #32]
 80251ca:	b123      	cbz	r3, 80251d6 <HAL_PCDEx_LPM_Callback+0x2e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80251cc:	4a0e      	ldr	r2, [pc, #56]	; (8025208 <HAL_PCDEx_LPM_Callback+0x60>)
 80251ce:	6913      	ldr	r3, [r2, #16]
 80251d0:	f043 0306 	orr.w	r3, r3, #6
 80251d4:	6113      	str	r3, [r2, #16]
}
 80251d6:	bd10      	pop	{r4, pc}
    if (hpcd->Init.low_power_enable)
 80251d8:	6a03      	ldr	r3, [r0, #32]
 80251da:	b963      	cbnz	r3, 80251f6 <HAL_PCDEx_LPM_Callback+0x4e>
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80251dc:	6822      	ldr	r2, [r4, #0]
    USBD_LL_Resume(hpcd->pData);
 80251de:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80251e2:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 80251e6:	f023 0301 	bic.w	r3, r3, #1
}
 80251ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80251ee:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
    USBD_LL_Resume(hpcd->pData);
 80251f2:	f7f0 be1d 	b.w	8015e30 <USBD_LL_Resume>
  SystemClock_Config();
 80251f6:	f7df fa6d 	bl	80046d4 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80251fa:	4a03      	ldr	r2, [pc, #12]	; (8025208 <HAL_PCDEx_LPM_Callback+0x60>)
 80251fc:	6913      	ldr	r3, [r2, #16]
 80251fe:	f023 0306 	bic.w	r3, r3, #6
 8025202:	6113      	str	r3, [r2, #16]
 8025204:	e7ea      	b.n	80251dc <HAL_PCDEx_LPM_Callback+0x34>
 8025206:	bf00      	nop
 8025208:	e000ed00 	.word	0xe000ed00

0802520c <atoi>:
 802520c:	220a      	movs	r2, #10
 802520e:	2100      	movs	r1, #0
 8025210:	f002 ba9a 	b.w	8027748 <strtol>

08025214 <ctime>:
 8025214:	b508      	push	{r3, lr}
 8025216:	f000 f91f 	bl	8025458 <localtime>
 802521a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 802521e:	f002 be2d 	b.w	8027e7c <asctime>
 8025222:	Address 0x0000000008025222 is out of bounds.


08025224 <std>:
 8025224:	2300      	movs	r3, #0
 8025226:	b510      	push	{r4, lr}
 8025228:	4604      	mov	r4, r0
 802522a:	e9c0 3300 	strd	r3, r3, [r0]
 802522e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8025232:	6083      	str	r3, [r0, #8]
 8025234:	8181      	strh	r1, [r0, #12]
 8025236:	6643      	str	r3, [r0, #100]	; 0x64
 8025238:	81c2      	strh	r2, [r0, #14]
 802523a:	6183      	str	r3, [r0, #24]
 802523c:	4619      	mov	r1, r3
 802523e:	2208      	movs	r2, #8
 8025240:	305c      	adds	r0, #92	; 0x5c
 8025242:	f000 fa69 	bl	8025718 <memset>
 8025246:	4b05      	ldr	r3, [pc, #20]	; (802525c <std+0x38>)
 8025248:	6263      	str	r3, [r4, #36]	; 0x24
 802524a:	4b05      	ldr	r3, [pc, #20]	; (8025260 <std+0x3c>)
 802524c:	62a3      	str	r3, [r4, #40]	; 0x28
 802524e:	4b05      	ldr	r3, [pc, #20]	; (8025264 <std+0x40>)
 8025250:	62e3      	str	r3, [r4, #44]	; 0x2c
 8025252:	4b05      	ldr	r3, [pc, #20]	; (8025268 <std+0x44>)
 8025254:	6224      	str	r4, [r4, #32]
 8025256:	6323      	str	r3, [r4, #48]	; 0x30
 8025258:	bd10      	pop	{r4, pc}
 802525a:	bf00      	nop
 802525c:	08026ac1 	.word	0x08026ac1
 8025260:	08026ae7 	.word	0x08026ae7
 8025264:	08026b1f 	.word	0x08026b1f
 8025268:	08026b43 	.word	0x08026b43

0802526c <_cleanup_r>:
 802526c:	4901      	ldr	r1, [pc, #4]	; (8025274 <_cleanup_r+0x8>)
 802526e:	f000 b8af 	b.w	80253d0 <_fwalk_reent>
 8025272:	bf00      	nop
 8025274:	08028c9d 	.word	0x08028c9d

08025278 <__sfmoreglue>:
 8025278:	b570      	push	{r4, r5, r6, lr}
 802527a:	2268      	movs	r2, #104	; 0x68
 802527c:	1e4d      	subs	r5, r1, #1
 802527e:	4355      	muls	r5, r2
 8025280:	460e      	mov	r6, r1
 8025282:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8025286:	f000 fd2d 	bl	8025ce4 <_malloc_r>
 802528a:	4604      	mov	r4, r0
 802528c:	b140      	cbz	r0, 80252a0 <__sfmoreglue+0x28>
 802528e:	2100      	movs	r1, #0
 8025290:	e9c0 1600 	strd	r1, r6, [r0]
 8025294:	300c      	adds	r0, #12
 8025296:	60a0      	str	r0, [r4, #8]
 8025298:	f105 0268 	add.w	r2, r5, #104	; 0x68
 802529c:	f000 fa3c 	bl	8025718 <memset>
 80252a0:	4620      	mov	r0, r4
 80252a2:	bd70      	pop	{r4, r5, r6, pc}

080252a4 <__sfp_lock_acquire>:
 80252a4:	4801      	ldr	r0, [pc, #4]	; (80252ac <__sfp_lock_acquire+0x8>)
 80252a6:	f000 b9eb 	b.w	8025680 <__retarget_lock_acquire_recursive>
 80252aa:	bf00      	nop
 80252ac:	20030126 	.word	0x20030126

080252b0 <__sfp_lock_release>:
 80252b0:	4801      	ldr	r0, [pc, #4]	; (80252b8 <__sfp_lock_release+0x8>)
 80252b2:	f000 b9e7 	b.w	8025684 <__retarget_lock_release_recursive>
 80252b6:	bf00      	nop
 80252b8:	20030126 	.word	0x20030126

080252bc <__sinit_lock_acquire>:
 80252bc:	4801      	ldr	r0, [pc, #4]	; (80252c4 <__sinit_lock_acquire+0x8>)
 80252be:	f000 b9df 	b.w	8025680 <__retarget_lock_acquire_recursive>
 80252c2:	bf00      	nop
 80252c4:	20030127 	.word	0x20030127

080252c8 <__sinit_lock_release>:
 80252c8:	4801      	ldr	r0, [pc, #4]	; (80252d0 <__sinit_lock_release+0x8>)
 80252ca:	f000 b9db 	b.w	8025684 <__retarget_lock_release_recursive>
 80252ce:	bf00      	nop
 80252d0:	20030127 	.word	0x20030127

080252d4 <__sinit>:
 80252d4:	b510      	push	{r4, lr}
 80252d6:	4604      	mov	r4, r0
 80252d8:	f7ff fff0 	bl	80252bc <__sinit_lock_acquire>
 80252dc:	69a3      	ldr	r3, [r4, #24]
 80252de:	b11b      	cbz	r3, 80252e8 <__sinit+0x14>
 80252e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80252e4:	f7ff bff0 	b.w	80252c8 <__sinit_lock_release>
 80252e8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80252ec:	6523      	str	r3, [r4, #80]	; 0x50
 80252ee:	4b13      	ldr	r3, [pc, #76]	; (802533c <__sinit+0x68>)
 80252f0:	4a13      	ldr	r2, [pc, #76]	; (8025340 <__sinit+0x6c>)
 80252f2:	681b      	ldr	r3, [r3, #0]
 80252f4:	62a2      	str	r2, [r4, #40]	; 0x28
 80252f6:	42a3      	cmp	r3, r4
 80252f8:	bf04      	itt	eq
 80252fa:	2301      	moveq	r3, #1
 80252fc:	61a3      	streq	r3, [r4, #24]
 80252fe:	4620      	mov	r0, r4
 8025300:	f000 f820 	bl	8025344 <__sfp>
 8025304:	6060      	str	r0, [r4, #4]
 8025306:	4620      	mov	r0, r4
 8025308:	f000 f81c 	bl	8025344 <__sfp>
 802530c:	60a0      	str	r0, [r4, #8]
 802530e:	4620      	mov	r0, r4
 8025310:	f000 f818 	bl	8025344 <__sfp>
 8025314:	2200      	movs	r2, #0
 8025316:	60e0      	str	r0, [r4, #12]
 8025318:	2104      	movs	r1, #4
 802531a:	6860      	ldr	r0, [r4, #4]
 802531c:	f7ff ff82 	bl	8025224 <std>
 8025320:	68a0      	ldr	r0, [r4, #8]
 8025322:	2201      	movs	r2, #1
 8025324:	2109      	movs	r1, #9
 8025326:	f7ff ff7d 	bl	8025224 <std>
 802532a:	68e0      	ldr	r0, [r4, #12]
 802532c:	2202      	movs	r2, #2
 802532e:	2112      	movs	r1, #18
 8025330:	f7ff ff78 	bl	8025224 <std>
 8025334:	2301      	movs	r3, #1
 8025336:	61a3      	str	r3, [r4, #24]
 8025338:	e7d2      	b.n	80252e0 <__sinit+0xc>
 802533a:	bf00      	nop
 802533c:	080475a4 	.word	0x080475a4
 8025340:	0802526d 	.word	0x0802526d

08025344 <__sfp>:
 8025344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8025346:	4607      	mov	r7, r0
 8025348:	f7ff ffac 	bl	80252a4 <__sfp_lock_acquire>
 802534c:	4b1e      	ldr	r3, [pc, #120]	; (80253c8 <__sfp+0x84>)
 802534e:	681e      	ldr	r6, [r3, #0]
 8025350:	69b3      	ldr	r3, [r6, #24]
 8025352:	b913      	cbnz	r3, 802535a <__sfp+0x16>
 8025354:	4630      	mov	r0, r6
 8025356:	f7ff ffbd 	bl	80252d4 <__sinit>
 802535a:	3648      	adds	r6, #72	; 0x48
 802535c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8025360:	3b01      	subs	r3, #1
 8025362:	d503      	bpl.n	802536c <__sfp+0x28>
 8025364:	6833      	ldr	r3, [r6, #0]
 8025366:	b30b      	cbz	r3, 80253ac <__sfp+0x68>
 8025368:	6836      	ldr	r6, [r6, #0]
 802536a:	e7f7      	b.n	802535c <__sfp+0x18>
 802536c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8025370:	b9d5      	cbnz	r5, 80253a8 <__sfp+0x64>
 8025372:	4b16      	ldr	r3, [pc, #88]	; (80253cc <__sfp+0x88>)
 8025374:	60e3      	str	r3, [r4, #12]
 8025376:	f104 0058 	add.w	r0, r4, #88	; 0x58
 802537a:	6665      	str	r5, [r4, #100]	; 0x64
 802537c:	f000 f97e 	bl	802567c <__retarget_lock_init_recursive>
 8025380:	f7ff ff96 	bl	80252b0 <__sfp_lock_release>
 8025384:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8025388:	e9c4 5504 	strd	r5, r5, [r4, #16]
 802538c:	6025      	str	r5, [r4, #0]
 802538e:	61a5      	str	r5, [r4, #24]
 8025390:	2208      	movs	r2, #8
 8025392:	4629      	mov	r1, r5
 8025394:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8025398:	f000 f9be 	bl	8025718 <memset>
 802539c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80253a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80253a4:	4620      	mov	r0, r4
 80253a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80253a8:	3468      	adds	r4, #104	; 0x68
 80253aa:	e7d9      	b.n	8025360 <__sfp+0x1c>
 80253ac:	2104      	movs	r1, #4
 80253ae:	4638      	mov	r0, r7
 80253b0:	f7ff ff62 	bl	8025278 <__sfmoreglue>
 80253b4:	4604      	mov	r4, r0
 80253b6:	6030      	str	r0, [r6, #0]
 80253b8:	2800      	cmp	r0, #0
 80253ba:	d1d5      	bne.n	8025368 <__sfp+0x24>
 80253bc:	f7ff ff78 	bl	80252b0 <__sfp_lock_release>
 80253c0:	230c      	movs	r3, #12
 80253c2:	603b      	str	r3, [r7, #0]
 80253c4:	e7ee      	b.n	80253a4 <__sfp+0x60>
 80253c6:	bf00      	nop
 80253c8:	080475a4 	.word	0x080475a4
 80253cc:	ffff0001 	.word	0xffff0001

080253d0 <_fwalk_reent>:
 80253d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80253d4:	4606      	mov	r6, r0
 80253d6:	4688      	mov	r8, r1
 80253d8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80253dc:	2700      	movs	r7, #0
 80253de:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80253e2:	f1b9 0901 	subs.w	r9, r9, #1
 80253e6:	d505      	bpl.n	80253f4 <_fwalk_reent+0x24>
 80253e8:	6824      	ldr	r4, [r4, #0]
 80253ea:	2c00      	cmp	r4, #0
 80253ec:	d1f7      	bne.n	80253de <_fwalk_reent+0xe>
 80253ee:	4638      	mov	r0, r7
 80253f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80253f4:	89ab      	ldrh	r3, [r5, #12]
 80253f6:	2b01      	cmp	r3, #1
 80253f8:	d907      	bls.n	802540a <_fwalk_reent+0x3a>
 80253fa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80253fe:	3301      	adds	r3, #1
 8025400:	d003      	beq.n	802540a <_fwalk_reent+0x3a>
 8025402:	4629      	mov	r1, r5
 8025404:	4630      	mov	r0, r6
 8025406:	47c0      	blx	r8
 8025408:	4307      	orrs	r7, r0
 802540a:	3568      	adds	r5, #104	; 0x68
 802540c:	e7e9      	b.n	80253e2 <_fwalk_reent+0x12>
 802540e:	Address 0x000000000802540e is out of bounds.


08025410 <__libc_init_array>:
 8025410:	b570      	push	{r4, r5, r6, lr}
 8025412:	4d0d      	ldr	r5, [pc, #52]	; (8025448 <__libc_init_array+0x38>)
 8025414:	4c0d      	ldr	r4, [pc, #52]	; (802544c <__libc_init_array+0x3c>)
 8025416:	1b64      	subs	r4, r4, r5
 8025418:	10a4      	asrs	r4, r4, #2
 802541a:	2600      	movs	r6, #0
 802541c:	42a6      	cmp	r6, r4
 802541e:	d109      	bne.n	8025434 <__libc_init_array+0x24>
 8025420:	4d0b      	ldr	r5, [pc, #44]	; (8025450 <__libc_init_array+0x40>)
 8025422:	4c0c      	ldr	r4, [pc, #48]	; (8025454 <__libc_init_array+0x44>)
 8025424:	f005 f944 	bl	802a6b0 <_init>
 8025428:	1b64      	subs	r4, r4, r5
 802542a:	10a4      	asrs	r4, r4, #2
 802542c:	2600      	movs	r6, #0
 802542e:	42a6      	cmp	r6, r4
 8025430:	d105      	bne.n	802543e <__libc_init_array+0x2e>
 8025432:	bd70      	pop	{r4, r5, r6, pc}
 8025434:	f855 3b04 	ldr.w	r3, [r5], #4
 8025438:	4798      	blx	r3
 802543a:	3601      	adds	r6, #1
 802543c:	e7ee      	b.n	802541c <__libc_init_array+0xc>
 802543e:	f855 3b04 	ldr.w	r3, [r5], #4
 8025442:	4798      	blx	r3
 8025444:	3601      	adds	r6, #1
 8025446:	e7f2      	b.n	802542e <__libc_init_array+0x1e>
 8025448:	08047d2c 	.word	0x08047d2c
 802544c:	08047d2c 	.word	0x08047d2c
 8025450:	08047d2c 	.word	0x08047d2c
 8025454:	08047d30 	.word	0x08047d30

08025458 <localtime>:
 8025458:	b538      	push	{r3, r4, r5, lr}
 802545a:	4b0b      	ldr	r3, [pc, #44]	; (8025488 <localtime+0x30>)
 802545c:	681d      	ldr	r5, [r3, #0]
 802545e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8025460:	4604      	mov	r4, r0
 8025462:	b953      	cbnz	r3, 802547a <localtime+0x22>
 8025464:	2024      	movs	r0, #36	; 0x24
 8025466:	f000 f90f 	bl	8025688 <malloc>
 802546a:	4602      	mov	r2, r0
 802546c:	63e8      	str	r0, [r5, #60]	; 0x3c
 802546e:	b920      	cbnz	r0, 802547a <localtime+0x22>
 8025470:	4b06      	ldr	r3, [pc, #24]	; (802548c <localtime+0x34>)
 8025472:	4807      	ldr	r0, [pc, #28]	; (8025490 <localtime+0x38>)
 8025474:	2132      	movs	r1, #50	; 0x32
 8025476:	f002 fd49 	bl	8027f0c <__assert_func>
 802547a:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 802547c:	4620      	mov	r0, r4
 802547e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8025482:	f000 b807 	b.w	8025494 <localtime_r>
 8025486:	bf00      	nop
 8025488:	200004c4 	.word	0x200004c4
 802548c:	080475a8 	.word	0x080475a8
 8025490:	080475bf 	.word	0x080475bf

08025494 <localtime_r>:
 8025494:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8025498:	4680      	mov	r8, r0
 802549a:	9101      	str	r1, [sp, #4]
 802549c:	f003 fc90 	bl	8028dc0 <__gettzinfo>
 80254a0:	9901      	ldr	r1, [sp, #4]
 80254a2:	4605      	mov	r5, r0
 80254a4:	4640      	mov	r0, r8
 80254a6:	f003 fc8f 	bl	8028dc8 <gmtime_r>
 80254aa:	6943      	ldr	r3, [r0, #20]
 80254ac:	0799      	lsls	r1, r3, #30
 80254ae:	4604      	mov	r4, r0
 80254b0:	f203 776c 	addw	r7, r3, #1900	; 0x76c
 80254b4:	d105      	bne.n	80254c2 <localtime_r+0x2e>
 80254b6:	2264      	movs	r2, #100	; 0x64
 80254b8:	fb97 f3f2 	sdiv	r3, r7, r2
 80254bc:	fb02 7313 	mls	r3, r2, r3, r7
 80254c0:	bb73      	cbnz	r3, 8025520 <localtime_r+0x8c>
 80254c2:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80254c6:	fb97 f6f3 	sdiv	r6, r7, r3
 80254ca:	fb03 7616 	mls	r6, r3, r6, r7
 80254ce:	fab6 f386 	clz	r3, r6
 80254d2:	095b      	lsrs	r3, r3, #5
 80254d4:	4e67      	ldr	r6, [pc, #412]	; (8025674 <localtime_r+0x1e0>)
 80254d6:	2230      	movs	r2, #48	; 0x30
 80254d8:	fb02 6603 	mla	r6, r2, r3, r6
 80254dc:	f002 fa66 	bl	80279ac <__tz_lock>
 80254e0:	f002 fa70 	bl	80279c4 <_tzset_unlocked>
 80254e4:	4b64      	ldr	r3, [pc, #400]	; (8025678 <localtime_r+0x1e4>)
 80254e6:	681b      	ldr	r3, [r3, #0]
 80254e8:	b34b      	cbz	r3, 802553e <localtime_r+0xaa>
 80254ea:	686b      	ldr	r3, [r5, #4]
 80254ec:	42bb      	cmp	r3, r7
 80254ee:	d119      	bne.n	8025524 <localtime_r+0x90>
 80254f0:	682f      	ldr	r7, [r5, #0]
 80254f2:	e9d8 2300 	ldrd	r2, r3, [r8]
 80254f6:	e9d5 0108 	ldrd	r0, r1, [r5, #32]
 80254fa:	b9df      	cbnz	r7, 8025534 <localtime_r+0xa0>
 80254fc:	4282      	cmp	r2, r0
 80254fe:	eb73 0101 	sbcs.w	r1, r3, r1
 8025502:	da23      	bge.n	802554c <localtime_r+0xb8>
 8025504:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 8025508:	4282      	cmp	r2, r0
 802550a:	eb73 0701 	sbcs.w	r7, r3, r1
 802550e:	bfb4      	ite	lt
 8025510:	2701      	movlt	r7, #1
 8025512:	2700      	movge	r7, #0
 8025514:	4282      	cmp	r2, r0
 8025516:	418b      	sbcs	r3, r1
 8025518:	6227      	str	r7, [r4, #32]
 802551a:	db19      	blt.n	8025550 <localtime_r+0xbc>
 802551c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 802551e:	e018      	b.n	8025552 <localtime_r+0xbe>
 8025520:	2301      	movs	r3, #1
 8025522:	e7d7      	b.n	80254d4 <localtime_r+0x40>
 8025524:	4638      	mov	r0, r7
 8025526:	f002 f997 	bl	8027858 <__tzcalc_limits>
 802552a:	2800      	cmp	r0, #0
 802552c:	d1e0      	bne.n	80254f0 <localtime_r+0x5c>
 802552e:	f04f 33ff 	mov.w	r3, #4294967295
 8025532:	e004      	b.n	802553e <localtime_r+0xaa>
 8025534:	4282      	cmp	r2, r0
 8025536:	eb73 0101 	sbcs.w	r1, r3, r1
 802553a:	da02      	bge.n	8025542 <localtime_r+0xae>
 802553c:	2300      	movs	r3, #0
 802553e:	6223      	str	r3, [r4, #32]
 8025540:	e7ec      	b.n	802551c <localtime_r+0x88>
 8025542:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 8025546:	4282      	cmp	r2, r0
 8025548:	418b      	sbcs	r3, r1
 802554a:	daf7      	bge.n	802553c <localtime_r+0xa8>
 802554c:	2301      	movs	r3, #1
 802554e:	6223      	str	r3, [r4, #32]
 8025550:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8025552:	6861      	ldr	r1, [r4, #4]
 8025554:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8025558:	203c      	movs	r0, #60	; 0x3c
 802555a:	fb93 f5f2 	sdiv	r5, r3, r2
 802555e:	fb02 3315 	mls	r3, r2, r5, r3
 8025562:	fb93 f2f0 	sdiv	r2, r3, r0
 8025566:	fb00 3012 	mls	r0, r0, r2, r3
 802556a:	6823      	ldr	r3, [r4, #0]
 802556c:	1a89      	subs	r1, r1, r2
 802556e:	68a2      	ldr	r2, [r4, #8]
 8025570:	6061      	str	r1, [r4, #4]
 8025572:	1a1b      	subs	r3, r3, r0
 8025574:	1b52      	subs	r2, r2, r5
 8025576:	2b3b      	cmp	r3, #59	; 0x3b
 8025578:	6023      	str	r3, [r4, #0]
 802557a:	60a2      	str	r2, [r4, #8]
 802557c:	dd35      	ble.n	80255ea <localtime_r+0x156>
 802557e:	3101      	adds	r1, #1
 8025580:	6061      	str	r1, [r4, #4]
 8025582:	3b3c      	subs	r3, #60	; 0x3c
 8025584:	6023      	str	r3, [r4, #0]
 8025586:	6863      	ldr	r3, [r4, #4]
 8025588:	2b3b      	cmp	r3, #59	; 0x3b
 802558a:	dd34      	ble.n	80255f6 <localtime_r+0x162>
 802558c:	3201      	adds	r2, #1
 802558e:	60a2      	str	r2, [r4, #8]
 8025590:	3b3c      	subs	r3, #60	; 0x3c
 8025592:	6063      	str	r3, [r4, #4]
 8025594:	68a3      	ldr	r3, [r4, #8]
 8025596:	2b17      	cmp	r3, #23
 8025598:	dd33      	ble.n	8025602 <localtime_r+0x16e>
 802559a:	69e2      	ldr	r2, [r4, #28]
 802559c:	3201      	adds	r2, #1
 802559e:	61e2      	str	r2, [r4, #28]
 80255a0:	69a2      	ldr	r2, [r4, #24]
 80255a2:	3201      	adds	r2, #1
 80255a4:	2a06      	cmp	r2, #6
 80255a6:	bfc8      	it	gt
 80255a8:	2200      	movgt	r2, #0
 80255aa:	61a2      	str	r2, [r4, #24]
 80255ac:	68e2      	ldr	r2, [r4, #12]
 80255ae:	3b18      	subs	r3, #24
 80255b0:	3201      	adds	r2, #1
 80255b2:	60a3      	str	r3, [r4, #8]
 80255b4:	6923      	ldr	r3, [r4, #16]
 80255b6:	60e2      	str	r2, [r4, #12]
 80255b8:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 80255bc:	428a      	cmp	r2, r1
 80255be:	dd0e      	ble.n	80255de <localtime_r+0x14a>
 80255c0:	2b0b      	cmp	r3, #11
 80255c2:	eba2 0201 	sub.w	r2, r2, r1
 80255c6:	60e2      	str	r2, [r4, #12]
 80255c8:	f103 0201 	add.w	r2, r3, #1
 80255cc:	bf09      	itett	eq
 80255ce:	6963      	ldreq	r3, [r4, #20]
 80255d0:	6122      	strne	r2, [r4, #16]
 80255d2:	2200      	moveq	r2, #0
 80255d4:	3301      	addeq	r3, #1
 80255d6:	bf02      	ittt	eq
 80255d8:	6122      	streq	r2, [r4, #16]
 80255da:	6163      	streq	r3, [r4, #20]
 80255dc:	61e2      	streq	r2, [r4, #28]
 80255de:	f002 f9eb 	bl	80279b8 <__tz_unlock>
 80255e2:	4620      	mov	r0, r4
 80255e4:	b002      	add	sp, #8
 80255e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80255ea:	2b00      	cmp	r3, #0
 80255ec:	dacb      	bge.n	8025586 <localtime_r+0xf2>
 80255ee:	3901      	subs	r1, #1
 80255f0:	6061      	str	r1, [r4, #4]
 80255f2:	333c      	adds	r3, #60	; 0x3c
 80255f4:	e7c6      	b.n	8025584 <localtime_r+0xf0>
 80255f6:	2b00      	cmp	r3, #0
 80255f8:	dacc      	bge.n	8025594 <localtime_r+0x100>
 80255fa:	3a01      	subs	r2, #1
 80255fc:	60a2      	str	r2, [r4, #8]
 80255fe:	333c      	adds	r3, #60	; 0x3c
 8025600:	e7c7      	b.n	8025592 <localtime_r+0xfe>
 8025602:	2b00      	cmp	r3, #0
 8025604:	daeb      	bge.n	80255de <localtime_r+0x14a>
 8025606:	69e2      	ldr	r2, [r4, #28]
 8025608:	3a01      	subs	r2, #1
 802560a:	61e2      	str	r2, [r4, #28]
 802560c:	69a2      	ldr	r2, [r4, #24]
 802560e:	3a01      	subs	r2, #1
 8025610:	bf48      	it	mi
 8025612:	2206      	movmi	r2, #6
 8025614:	61a2      	str	r2, [r4, #24]
 8025616:	68e2      	ldr	r2, [r4, #12]
 8025618:	3318      	adds	r3, #24
 802561a:	3a01      	subs	r2, #1
 802561c:	60e2      	str	r2, [r4, #12]
 802561e:	60a3      	str	r3, [r4, #8]
 8025620:	2a00      	cmp	r2, #0
 8025622:	d1dc      	bne.n	80255de <localtime_r+0x14a>
 8025624:	6923      	ldr	r3, [r4, #16]
 8025626:	3b01      	subs	r3, #1
 8025628:	d405      	bmi.n	8025636 <localtime_r+0x1a2>
 802562a:	6123      	str	r3, [r4, #16]
 802562c:	6923      	ldr	r3, [r4, #16]
 802562e:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8025632:	60e3      	str	r3, [r4, #12]
 8025634:	e7d3      	b.n	80255de <localtime_r+0x14a>
 8025636:	230b      	movs	r3, #11
 8025638:	6123      	str	r3, [r4, #16]
 802563a:	6963      	ldr	r3, [r4, #20]
 802563c:	1e5a      	subs	r2, r3, #1
 802563e:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 8025642:	6162      	str	r2, [r4, #20]
 8025644:	079a      	lsls	r2, r3, #30
 8025646:	d105      	bne.n	8025654 <localtime_r+0x1c0>
 8025648:	2164      	movs	r1, #100	; 0x64
 802564a:	fb93 f2f1 	sdiv	r2, r3, r1
 802564e:	fb01 3212 	mls	r2, r1, r2, r3
 8025652:	b962      	cbnz	r2, 802566e <localtime_r+0x1da>
 8025654:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8025658:	fb93 f1f2 	sdiv	r1, r3, r2
 802565c:	fb02 3311 	mls	r3, r2, r1, r3
 8025660:	fab3 f383 	clz	r3, r3
 8025664:	095b      	lsrs	r3, r3, #5
 8025666:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 802566a:	61e3      	str	r3, [r4, #28]
 802566c:	e7de      	b.n	802562c <localtime_r+0x198>
 802566e:	2301      	movs	r3, #1
 8025670:	e7f9      	b.n	8025666 <localtime_r+0x1d2>
 8025672:	bf00      	nop
 8025674:	0804767c 	.word	0x0804767c
 8025678:	20030154 	.word	0x20030154

0802567c <__retarget_lock_init_recursive>:
 802567c:	4770      	bx	lr

0802567e <__retarget_lock_acquire>:
 802567e:	4770      	bx	lr

08025680 <__retarget_lock_acquire_recursive>:
 8025680:	4770      	bx	lr

08025682 <__retarget_lock_release>:
 8025682:	4770      	bx	lr

08025684 <__retarget_lock_release_recursive>:
 8025684:	4770      	bx	lr
 8025686:	Address 0x0000000008025686 is out of bounds.


08025688 <malloc>:
 8025688:	4b02      	ldr	r3, [pc, #8]	; (8025694 <malloc+0xc>)
 802568a:	4601      	mov	r1, r0
 802568c:	6818      	ldr	r0, [r3, #0]
 802568e:	f000 bb29 	b.w	8025ce4 <_malloc_r>
 8025692:	bf00      	nop
 8025694:	200004c4 	.word	0x200004c4

08025698 <free>:
 8025698:	4b02      	ldr	r3, [pc, #8]	; (80256a4 <free+0xc>)
 802569a:	4601      	mov	r1, r0
 802569c:	6818      	ldr	r0, [r3, #0]
 802569e:	f000 bab5 	b.w	8025c0c <_free_r>
 80256a2:	bf00      	nop
 80256a4:	200004c4 	.word	0x200004c4

080256a8 <memcmp>:
 80256a8:	b510      	push	{r4, lr}
 80256aa:	3901      	subs	r1, #1
 80256ac:	4402      	add	r2, r0
 80256ae:	4290      	cmp	r0, r2
 80256b0:	d101      	bne.n	80256b6 <memcmp+0xe>
 80256b2:	2000      	movs	r0, #0
 80256b4:	e005      	b.n	80256c2 <memcmp+0x1a>
 80256b6:	7803      	ldrb	r3, [r0, #0]
 80256b8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80256bc:	42a3      	cmp	r3, r4
 80256be:	d001      	beq.n	80256c4 <memcmp+0x1c>
 80256c0:	1b18      	subs	r0, r3, r4
 80256c2:	bd10      	pop	{r4, pc}
 80256c4:	3001      	adds	r0, #1
 80256c6:	e7f2      	b.n	80256ae <memcmp+0x6>

080256c8 <memcpy>:
 80256c8:	440a      	add	r2, r1
 80256ca:	4291      	cmp	r1, r2
 80256cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80256d0:	d100      	bne.n	80256d4 <memcpy+0xc>
 80256d2:	4770      	bx	lr
 80256d4:	b510      	push	{r4, lr}
 80256d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80256da:	f803 4f01 	strb.w	r4, [r3, #1]!
 80256de:	4291      	cmp	r1, r2
 80256e0:	d1f9      	bne.n	80256d6 <memcpy+0xe>
 80256e2:	bd10      	pop	{r4, pc}

080256e4 <memmove>:
 80256e4:	4288      	cmp	r0, r1
 80256e6:	b510      	push	{r4, lr}
 80256e8:	eb01 0402 	add.w	r4, r1, r2
 80256ec:	d902      	bls.n	80256f4 <memmove+0x10>
 80256ee:	4284      	cmp	r4, r0
 80256f0:	4623      	mov	r3, r4
 80256f2:	d807      	bhi.n	8025704 <memmove+0x20>
 80256f4:	1e43      	subs	r3, r0, #1
 80256f6:	42a1      	cmp	r1, r4
 80256f8:	d008      	beq.n	802570c <memmove+0x28>
 80256fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80256fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8025702:	e7f8      	b.n	80256f6 <memmove+0x12>
 8025704:	4402      	add	r2, r0
 8025706:	4601      	mov	r1, r0
 8025708:	428a      	cmp	r2, r1
 802570a:	d100      	bne.n	802570e <memmove+0x2a>
 802570c:	bd10      	pop	{r4, pc}
 802570e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8025712:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8025716:	e7f7      	b.n	8025708 <memmove+0x24>

08025718 <memset>:
 8025718:	4402      	add	r2, r0
 802571a:	4603      	mov	r3, r0
 802571c:	4293      	cmp	r3, r2
 802571e:	d100      	bne.n	8025722 <memset+0xa>
 8025720:	4770      	bx	lr
 8025722:	f803 1b01 	strb.w	r1, [r3], #1
 8025726:	e7f9      	b.n	802571c <memset+0x4>

08025728 <validate_structure>:
 8025728:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 802572a:	6801      	ldr	r1, [r0, #0]
 802572c:	293b      	cmp	r1, #59	; 0x3b
 802572e:	4604      	mov	r4, r0
 8025730:	d911      	bls.n	8025756 <validate_structure+0x2e>
 8025732:	223c      	movs	r2, #60	; 0x3c
 8025734:	4668      	mov	r0, sp
 8025736:	f002 fc17 	bl	8027f68 <div>
 802573a:	9a01      	ldr	r2, [sp, #4]
 802573c:	6863      	ldr	r3, [r4, #4]
 802573e:	9900      	ldr	r1, [sp, #0]
 8025740:	2a00      	cmp	r2, #0
 8025742:	440b      	add	r3, r1
 8025744:	6063      	str	r3, [r4, #4]
 8025746:	bfbb      	ittet	lt
 8025748:	323c      	addlt	r2, #60	; 0x3c
 802574a:	f103 33ff 	addlt.w	r3, r3, #4294967295
 802574e:	6022      	strge	r2, [r4, #0]
 8025750:	6022      	strlt	r2, [r4, #0]
 8025752:	bfb8      	it	lt
 8025754:	6063      	strlt	r3, [r4, #4]
 8025756:	6861      	ldr	r1, [r4, #4]
 8025758:	293b      	cmp	r1, #59	; 0x3b
 802575a:	d911      	bls.n	8025780 <validate_structure+0x58>
 802575c:	223c      	movs	r2, #60	; 0x3c
 802575e:	4668      	mov	r0, sp
 8025760:	f002 fc02 	bl	8027f68 <div>
 8025764:	9a01      	ldr	r2, [sp, #4]
 8025766:	68a3      	ldr	r3, [r4, #8]
 8025768:	9900      	ldr	r1, [sp, #0]
 802576a:	2a00      	cmp	r2, #0
 802576c:	440b      	add	r3, r1
 802576e:	60a3      	str	r3, [r4, #8]
 8025770:	bfbb      	ittet	lt
 8025772:	323c      	addlt	r2, #60	; 0x3c
 8025774:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8025778:	6062      	strge	r2, [r4, #4]
 802577a:	6062      	strlt	r2, [r4, #4]
 802577c:	bfb8      	it	lt
 802577e:	60a3      	strlt	r3, [r4, #8]
 8025780:	68a1      	ldr	r1, [r4, #8]
 8025782:	2917      	cmp	r1, #23
 8025784:	d911      	bls.n	80257aa <validate_structure+0x82>
 8025786:	2218      	movs	r2, #24
 8025788:	4668      	mov	r0, sp
 802578a:	f002 fbed 	bl	8027f68 <div>
 802578e:	9a01      	ldr	r2, [sp, #4]
 8025790:	68e3      	ldr	r3, [r4, #12]
 8025792:	9900      	ldr	r1, [sp, #0]
 8025794:	2a00      	cmp	r2, #0
 8025796:	440b      	add	r3, r1
 8025798:	60e3      	str	r3, [r4, #12]
 802579a:	bfbb      	ittet	lt
 802579c:	3218      	addlt	r2, #24
 802579e:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80257a2:	60a2      	strge	r2, [r4, #8]
 80257a4:	60a2      	strlt	r2, [r4, #8]
 80257a6:	bfb8      	it	lt
 80257a8:	60e3      	strlt	r3, [r4, #12]
 80257aa:	6921      	ldr	r1, [r4, #16]
 80257ac:	290b      	cmp	r1, #11
 80257ae:	d911      	bls.n	80257d4 <validate_structure+0xac>
 80257b0:	220c      	movs	r2, #12
 80257b2:	4668      	mov	r0, sp
 80257b4:	f002 fbd8 	bl	8027f68 <div>
 80257b8:	9a01      	ldr	r2, [sp, #4]
 80257ba:	6963      	ldr	r3, [r4, #20]
 80257bc:	9900      	ldr	r1, [sp, #0]
 80257be:	2a00      	cmp	r2, #0
 80257c0:	440b      	add	r3, r1
 80257c2:	6163      	str	r3, [r4, #20]
 80257c4:	bfbb      	ittet	lt
 80257c6:	320c      	addlt	r2, #12
 80257c8:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80257cc:	6122      	strge	r2, [r4, #16]
 80257ce:	6122      	strlt	r2, [r4, #16]
 80257d0:	bfb8      	it	lt
 80257d2:	6163      	strlt	r3, [r4, #20]
 80257d4:	6963      	ldr	r3, [r4, #20]
 80257d6:	0798      	lsls	r0, r3, #30
 80257d8:	d120      	bne.n	802581c <validate_structure+0xf4>
 80257da:	2164      	movs	r1, #100	; 0x64
 80257dc:	fb93 f2f1 	sdiv	r2, r3, r1
 80257e0:	fb01 3212 	mls	r2, r1, r2, r3
 80257e4:	b9e2      	cbnz	r2, 8025820 <validate_structure+0xf8>
 80257e6:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 80257ea:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80257ee:	fb93 f1f2 	sdiv	r1, r3, r2
 80257f2:	fb02 3311 	mls	r3, r2, r1, r3
 80257f6:	2b00      	cmp	r3, #0
 80257f8:	bf14      	ite	ne
 80257fa:	231c      	movne	r3, #28
 80257fc:	231d      	moveq	r3, #29
 80257fe:	68e2      	ldr	r2, [r4, #12]
 8025800:	2a00      	cmp	r2, #0
 8025802:	dc0f      	bgt.n	8025824 <validate_structure+0xfc>
 8025804:	4f33      	ldr	r7, [pc, #204]	; (80258d4 <validate_structure+0x1ac>)
 8025806:	260b      	movs	r6, #11
 8025808:	2064      	movs	r0, #100	; 0x64
 802580a:	f44f 75c8 	mov.w	r5, #400	; 0x190
 802580e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8025812:	f1bc 0f00 	cmp.w	ip, #0
 8025816:	dd31      	ble.n	802587c <validate_structure+0x154>
 8025818:	b003      	add	sp, #12
 802581a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802581c:	231c      	movs	r3, #28
 802581e:	e7ee      	b.n	80257fe <validate_structure+0xd6>
 8025820:	231d      	movs	r3, #29
 8025822:	e7ec      	b.n	80257fe <validate_structure+0xd6>
 8025824:	4e2b      	ldr	r6, [pc, #172]	; (80258d4 <validate_structure+0x1ac>)
 8025826:	2700      	movs	r7, #0
 8025828:	2064      	movs	r0, #100	; 0x64
 802582a:	f44f 75c8 	mov.w	r5, #400	; 0x190
 802582e:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 8025832:	2a01      	cmp	r2, #1
 8025834:	bf14      	ite	ne
 8025836:	f856 c022 	ldrne.w	ip, [r6, r2, lsl #2]
 802583a:	469c      	moveq	ip, r3
 802583c:	4561      	cmp	r1, ip
 802583e:	ddeb      	ble.n	8025818 <validate_structure+0xf0>
 8025840:	3201      	adds	r2, #1
 8025842:	eba1 010c 	sub.w	r1, r1, ip
 8025846:	2a0c      	cmp	r2, #12
 8025848:	60e1      	str	r1, [r4, #12]
 802584a:	6122      	str	r2, [r4, #16]
 802584c:	d1ef      	bne.n	802582e <validate_structure+0x106>
 802584e:	6963      	ldr	r3, [r4, #20]
 8025850:	1c5a      	adds	r2, r3, #1
 8025852:	0791      	lsls	r1, r2, #30
 8025854:	e9c4 7204 	strd	r7, r2, [r4, #16]
 8025858:	d137      	bne.n	80258ca <validate_structure+0x1a2>
 802585a:	fb92 f1f0 	sdiv	r1, r2, r0
 802585e:	fb00 2211 	mls	r2, r0, r1, r2
 8025862:	2a00      	cmp	r2, #0
 8025864:	d133      	bne.n	80258ce <validate_structure+0x1a6>
 8025866:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 802586a:	fb93 f2f5 	sdiv	r2, r3, r5
 802586e:	fb05 3312 	mls	r3, r5, r2, r3
 8025872:	2b00      	cmp	r3, #0
 8025874:	bf14      	ite	ne
 8025876:	231c      	movne	r3, #28
 8025878:	231d      	moveq	r3, #29
 802587a:	e7d8      	b.n	802582e <validate_structure+0x106>
 802587c:	6921      	ldr	r1, [r4, #16]
 802587e:	3901      	subs	r1, #1
 8025880:	6121      	str	r1, [r4, #16]
 8025882:	3101      	adds	r1, #1
 8025884:	d114      	bne.n	80258b0 <validate_structure+0x188>
 8025886:	6963      	ldr	r3, [r4, #20]
 8025888:	1e5a      	subs	r2, r3, #1
 802588a:	0791      	lsls	r1, r2, #30
 802588c:	e9c4 6204 	strd	r6, r2, [r4, #16]
 8025890:	d117      	bne.n	80258c2 <validate_structure+0x19a>
 8025892:	fb92 f1f0 	sdiv	r1, r2, r0
 8025896:	fb00 2211 	mls	r2, r0, r1, r2
 802589a:	b9a2      	cbnz	r2, 80258c6 <validate_structure+0x19e>
 802589c:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 80258a0:	fb93 f2f5 	sdiv	r2, r3, r5
 80258a4:	fb05 3312 	mls	r3, r5, r2, r3
 80258a8:	2b00      	cmp	r3, #0
 80258aa:	bf14      	ite	ne
 80258ac:	231c      	movne	r3, #28
 80258ae:	231d      	moveq	r3, #29
 80258b0:	6922      	ldr	r2, [r4, #16]
 80258b2:	2a01      	cmp	r2, #1
 80258b4:	bf14      	ite	ne
 80258b6:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 80258ba:	461a      	moveq	r2, r3
 80258bc:	4462      	add	r2, ip
 80258be:	60e2      	str	r2, [r4, #12]
 80258c0:	e7a5      	b.n	802580e <validate_structure+0xe6>
 80258c2:	231c      	movs	r3, #28
 80258c4:	e7f4      	b.n	80258b0 <validate_structure+0x188>
 80258c6:	231d      	movs	r3, #29
 80258c8:	e7f2      	b.n	80258b0 <validate_structure+0x188>
 80258ca:	231c      	movs	r3, #28
 80258cc:	e7af      	b.n	802582e <validate_structure+0x106>
 80258ce:	231d      	movs	r3, #29
 80258d0:	e7ad      	b.n	802582e <validate_structure+0x106>
 80258d2:	bf00      	nop
 80258d4:	0804761c 	.word	0x0804761c

080258d8 <mktime>:
 80258d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80258dc:	b085      	sub	sp, #20
 80258de:	4607      	mov	r7, r0
 80258e0:	f003 fa6e 	bl	8028dc0 <__gettzinfo>
 80258e4:	4681      	mov	r9, r0
 80258e6:	4638      	mov	r0, r7
 80258e8:	f7ff ff1e 	bl	8025728 <validate_structure>
 80258ec:	e9d7 4000 	ldrd	r4, r0, [r7]
 80258f0:	233c      	movs	r3, #60	; 0x3c
 80258f2:	fb03 4400 	mla	r4, r3, r0, r4
 80258f6:	68b8      	ldr	r0, [r7, #8]
 80258f8:	4abc      	ldr	r2, [pc, #752]	; (8025bec <mktime+0x314>)
 80258fa:	697e      	ldr	r6, [r7, #20]
 80258fc:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8025900:	fb03 4400 	mla	r4, r3, r0, r4
 8025904:	e9d7 5303 	ldrd	r5, r3, [r7, #12]
 8025908:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 802590c:	3d01      	subs	r5, #1
 802590e:	2b01      	cmp	r3, #1
 8025910:	4415      	add	r5, r2
 8025912:	dd11      	ble.n	8025938 <mktime+0x60>
 8025914:	07b1      	lsls	r1, r6, #30
 8025916:	d10f      	bne.n	8025938 <mktime+0x60>
 8025918:	2264      	movs	r2, #100	; 0x64
 802591a:	fb96 f3f2 	sdiv	r3, r6, r2
 802591e:	fb02 6313 	mls	r3, r2, r3, r6
 8025922:	b943      	cbnz	r3, 8025936 <mktime+0x5e>
 8025924:	f206 736c 	addw	r3, r6, #1900	; 0x76c
 8025928:	f44f 72c8 	mov.w	r2, #400	; 0x190
 802592c:	fb93 f1f2 	sdiv	r1, r3, r2
 8025930:	fb02 3311 	mls	r3, r2, r1, r3
 8025934:	b903      	cbnz	r3, 8025938 <mktime+0x60>
 8025936:	3501      	adds	r5, #1
 8025938:	f506 531c 	add.w	r3, r6, #9984	; 0x2700
 802593c:	3310      	adds	r3, #16
 802593e:	f644 6220 	movw	r2, #20000	; 0x4e20
 8025942:	4293      	cmp	r3, r2
 8025944:	61fd      	str	r5, [r7, #28]
 8025946:	f200 815d 	bhi.w	8025c04 <mktime+0x32c>
 802594a:	2e46      	cmp	r6, #70	; 0x46
 802594c:	dd71      	ble.n	8025a32 <mktime+0x15a>
 802594e:	2346      	movs	r3, #70	; 0x46
 8025950:	f240 1c6d 	movw	ip, #365	; 0x16d
 8025954:	2164      	movs	r1, #100	; 0x64
 8025956:	f44f 70c8 	mov.w	r0, #400	; 0x190
 802595a:	079a      	lsls	r2, r3, #30
 802595c:	d163      	bne.n	8025a26 <mktime+0x14e>
 802595e:	fb93 f2f1 	sdiv	r2, r3, r1
 8025962:	fb01 3212 	mls	r2, r1, r2, r3
 8025966:	2a00      	cmp	r2, #0
 8025968:	d160      	bne.n	8025a2c <mktime+0x154>
 802596a:	f203 726c 	addw	r2, r3, #1900	; 0x76c
 802596e:	fb92 fef0 	sdiv	lr, r2, r0
 8025972:	fb00 221e 	mls	r2, r0, lr, r2
 8025976:	2a00      	cmp	r2, #0
 8025978:	bf14      	ite	ne
 802597a:	4662      	movne	r2, ip
 802597c:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8025980:	3301      	adds	r3, #1
 8025982:	429e      	cmp	r6, r3
 8025984:	4415      	add	r5, r2
 8025986:	d1e8      	bne.n	802595a <mktime+0x82>
 8025988:	4b99      	ldr	r3, [pc, #612]	; (8025bf0 <mktime+0x318>)
 802598a:	ea4f 78e4 	mov.w	r8, r4, asr #31
 802598e:	fbc5 4803 	smlal	r4, r8, r5, r3
 8025992:	f002 f80b 	bl	80279ac <__tz_lock>
 8025996:	f002 f815 	bl	80279c4 <_tzset_unlocked>
 802599a:	4b96      	ldr	r3, [pc, #600]	; (8025bf4 <mktime+0x31c>)
 802599c:	f8d3 b000 	ldr.w	fp, [r3]
 80259a0:	f1bb 0f00 	cmp.w	fp, #0
 80259a4:	d039      	beq.n	8025a1a <mktime+0x142>
 80259a6:	f8d7 b020 	ldr.w	fp, [r7, #32]
 80259aa:	6978      	ldr	r0, [r7, #20]
 80259ac:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80259b0:	f1bb 0f01 	cmp.w	fp, #1
 80259b4:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 80259b8:	46da      	mov	sl, fp
 80259ba:	bfa8      	it	ge
 80259bc:	f04f 0a01 	movge.w	sl, #1
 80259c0:	4283      	cmp	r3, r0
 80259c2:	d178      	bne.n	8025ab6 <mktime+0x1de>
 80259c4:	e9d9 3208 	ldrd	r3, r2, [r9, #32]
 80259c8:	f8d9 1050 	ldr.w	r1, [r9, #80]	; 0x50
 80259cc:	f8d9 e04c 	ldr.w	lr, [r9, #76]	; 0x4c
 80259d0:	1a5b      	subs	r3, r3, r1
 80259d2:	9302      	str	r3, [sp, #8]
 80259d4:	eb62 73e1 	sbc.w	r3, r2, r1, asr #31
 80259d8:	9303      	str	r3, [sp, #12]
 80259da:	f8d9 2028 	ldr.w	r2, [r9, #40]	; 0x28
 80259de:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 80259e2:	9301      	str	r3, [sp, #4]
 80259e4:	ebb3 0c02 	subs.w	ip, r3, r2
 80259e8:	eb6e 70e2 	sbc.w	r0, lr, r2, asr #31
 80259ec:	4564      	cmp	r4, ip
 80259ee:	eb78 0300 	sbcs.w	r3, r8, r0
 80259f2:	da66      	bge.n	8025ac2 <mktime+0x1ea>
 80259f4:	f8d9 3000 	ldr.w	r3, [r9]
 80259f8:	2b00      	cmp	r3, #0
 80259fa:	d06f      	beq.n	8025adc <mktime+0x204>
 80259fc:	9b02      	ldr	r3, [sp, #8]
 80259fe:	429c      	cmp	r4, r3
 8025a00:	9b03      	ldr	r3, [sp, #12]
 8025a02:	eb78 0303 	sbcs.w	r3, r8, r3
 8025a06:	db03      	blt.n	8025a10 <mktime+0x138>
 8025a08:	4564      	cmp	r4, ip
 8025a0a:	eb78 0300 	sbcs.w	r3, r8, r0
 8025a0e:	db6b      	blt.n	8025ae8 <mktime+0x210>
 8025a10:	f1bb 0f00 	cmp.w	fp, #0
 8025a14:	f04f 0b00 	mov.w	fp, #0
 8025a18:	da6b      	bge.n	8025af2 <mktime+0x21a>
 8025a1a:	f8d9 1028 	ldr.w	r1, [r9, #40]	; 0x28
 8025a1e:	190c      	adds	r4, r1, r4
 8025a20:	eb48 78e1 	adc.w	r8, r8, r1, asr #31
 8025a24:	e0a9      	b.n	8025b7a <mktime+0x2a2>
 8025a26:	f240 126d 	movw	r2, #365	; 0x16d
 8025a2a:	e7a9      	b.n	8025980 <mktime+0xa8>
 8025a2c:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8025a30:	e7a6      	b.n	8025980 <mktime+0xa8>
 8025a32:	d0a9      	beq.n	8025988 <mktime+0xb0>
 8025a34:	2345      	movs	r3, #69	; 0x45
 8025a36:	f240 1c6d 	movw	ip, #365	; 0x16d
 8025a3a:	2164      	movs	r1, #100	; 0x64
 8025a3c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8025a40:	e012      	b.n	8025a68 <mktime+0x190>
 8025a42:	bb62      	cbnz	r2, 8025a9e <mktime+0x1c6>
 8025a44:	fb93 f2f1 	sdiv	r2, r3, r1
 8025a48:	fb01 3212 	mls	r2, r1, r2, r3
 8025a4c:	bb52      	cbnz	r2, 8025aa4 <mktime+0x1cc>
 8025a4e:	f203 726c 	addw	r2, r3, #1900	; 0x76c
 8025a52:	fb92 fef0 	sdiv	lr, r2, r0
 8025a56:	fb00 221e 	mls	r2, r0, lr, r2
 8025a5a:	2a00      	cmp	r2, #0
 8025a5c:	bf14      	ite	ne
 8025a5e:	4662      	movne	r2, ip
 8025a60:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8025a64:	1aad      	subs	r5, r5, r2
 8025a66:	3b01      	subs	r3, #1
 8025a68:	429e      	cmp	r6, r3
 8025a6a:	f003 0203 	and.w	r2, r3, #3
 8025a6e:	dbe8      	blt.n	8025a42 <mktime+0x16a>
 8025a70:	b9da      	cbnz	r2, 8025aaa <mktime+0x1d2>
 8025a72:	2264      	movs	r2, #100	; 0x64
 8025a74:	fb96 f3f2 	sdiv	r3, r6, r2
 8025a78:	fb02 6313 	mls	r3, r2, r3, r6
 8025a7c:	b9c3      	cbnz	r3, 8025ab0 <mktime+0x1d8>
 8025a7e:	f206 736c 	addw	r3, r6, #1900	; 0x76c
 8025a82:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8025a86:	fb93 f1f2 	sdiv	r1, r3, r2
 8025a8a:	fb02 3311 	mls	r3, r2, r1, r3
 8025a8e:	2b00      	cmp	r3, #0
 8025a90:	f240 136d 	movw	r3, #365	; 0x16d
 8025a94:	bf08      	it	eq
 8025a96:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 8025a9a:	1aed      	subs	r5, r5, r3
 8025a9c:	e774      	b.n	8025988 <mktime+0xb0>
 8025a9e:	f240 126d 	movw	r2, #365	; 0x16d
 8025aa2:	e7df      	b.n	8025a64 <mktime+0x18c>
 8025aa4:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8025aa8:	e7dc      	b.n	8025a64 <mktime+0x18c>
 8025aaa:	f240 136d 	movw	r3, #365	; 0x16d
 8025aae:	e7f4      	b.n	8025a9a <mktime+0x1c2>
 8025ab0:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 8025ab4:	e7f1      	b.n	8025a9a <mktime+0x1c2>
 8025ab6:	f001 fecf 	bl	8027858 <__tzcalc_limits>
 8025aba:	2800      	cmp	r0, #0
 8025abc:	d182      	bne.n	80259c4 <mktime+0xec>
 8025abe:	46d3      	mov	fp, sl
 8025ac0:	e050      	b.n	8025b64 <mktime+0x28c>
 8025ac2:	9b01      	ldr	r3, [sp, #4]
 8025ac4:	1a5b      	subs	r3, r3, r1
 8025ac6:	9301      	str	r3, [sp, #4]
 8025ac8:	ea4f 73e1 	mov.w	r3, r1, asr #31
 8025acc:	eb6e 0e03 	sbc.w	lr, lr, r3
 8025ad0:	9b01      	ldr	r3, [sp, #4]
 8025ad2:	429c      	cmp	r4, r3
 8025ad4:	eb78 030e 	sbcs.w	r3, r8, lr
 8025ad8:	dbf1      	blt.n	8025abe <mktime+0x1e6>
 8025ada:	e78b      	b.n	80259f4 <mktime+0x11c>
 8025adc:	9b02      	ldr	r3, [sp, #8]
 8025ade:	429c      	cmp	r4, r3
 8025ae0:	9b03      	ldr	r3, [sp, #12]
 8025ae2:	eb78 0303 	sbcs.w	r3, r8, r3
 8025ae6:	db8f      	blt.n	8025a08 <mktime+0x130>
 8025ae8:	f1bb 0f00 	cmp.w	fp, #0
 8025aec:	db3e      	blt.n	8025b6c <mktime+0x294>
 8025aee:	f04f 0b01 	mov.w	fp, #1
 8025af2:	ea8a 0a0b 	eor.w	sl, sl, fp
 8025af6:	f1ba 0f01 	cmp.w	sl, #1
 8025afa:	d133      	bne.n	8025b64 <mktime+0x28c>
 8025afc:	f1bb 0f00 	cmp.w	fp, #0
 8025b00:	d04e      	beq.n	8025ba0 <mktime+0x2c8>
 8025b02:	1a52      	subs	r2, r2, r1
 8025b04:	683b      	ldr	r3, [r7, #0]
 8025b06:	f8d7 a00c 	ldr.w	sl, [r7, #12]
 8025b0a:	4413      	add	r3, r2
 8025b0c:	1914      	adds	r4, r2, r4
 8025b0e:	603b      	str	r3, [r7, #0]
 8025b10:	4638      	mov	r0, r7
 8025b12:	eb48 78e2 	adc.w	r8, r8, r2, asr #31
 8025b16:	f7ff fe07 	bl	8025728 <validate_structure>
 8025b1a:	68fa      	ldr	r2, [r7, #12]
 8025b1c:	ebb2 020a 	subs.w	r2, r2, sl
 8025b20:	d020      	beq.n	8025b64 <mktime+0x28c>
 8025b22:	2a01      	cmp	r2, #1
 8025b24:	dc3e      	bgt.n	8025ba4 <mktime+0x2cc>
 8025b26:	1c90      	adds	r0, r2, #2
 8025b28:	bfd8      	it	le
 8025b2a:	2201      	movle	r2, #1
 8025b2c:	69fb      	ldr	r3, [r7, #28]
 8025b2e:	18d3      	adds	r3, r2, r3
 8025b30:	4415      	add	r5, r2
 8025b32:	d540      	bpl.n	8025bb6 <mktime+0x2de>
 8025b34:	1e73      	subs	r3, r6, #1
 8025b36:	0799      	lsls	r1, r3, #30
 8025b38:	d137      	bne.n	8025baa <mktime+0x2d2>
 8025b3a:	2264      	movs	r2, #100	; 0x64
 8025b3c:	fb93 f1f2 	sdiv	r1, r3, r2
 8025b40:	fb02 3311 	mls	r3, r2, r1, r3
 8025b44:	bba3      	cbnz	r3, 8025bb0 <mktime+0x2d8>
 8025b46:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8025b4a:	f206 766b 	addw	r6, r6, #1899	; 0x76b
 8025b4e:	fb96 f2f3 	sdiv	r2, r6, r3
 8025b52:	fb03 6612 	mls	r6, r3, r2, r6
 8025b56:	2e00      	cmp	r6, #0
 8025b58:	f240 136d 	movw	r3, #365	; 0x16d
 8025b5c:	bf18      	it	ne
 8025b5e:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 8025b62:	61fb      	str	r3, [r7, #28]
 8025b64:	f1bb 0f01 	cmp.w	fp, #1
 8025b68:	f47f af57 	bne.w	8025a1a <mktime+0x142>
 8025b6c:	f8d9 1050 	ldr.w	r1, [r9, #80]	; 0x50
 8025b70:	190c      	adds	r4, r1, r4
 8025b72:	eb48 78e1 	adc.w	r8, r8, r1, asr #31
 8025b76:	f04f 0b01 	mov.w	fp, #1
 8025b7a:	f001 ff1d 	bl	80279b8 <__tz_unlock>
 8025b7e:	3504      	adds	r5, #4
 8025b80:	2307      	movs	r3, #7
 8025b82:	fb95 f3f3 	sdiv	r3, r5, r3
 8025b86:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8025b8a:	1aed      	subs	r5, r5, r3
 8025b8c:	bf48      	it	mi
 8025b8e:	3507      	addmi	r5, #7
 8025b90:	f8c7 b020 	str.w	fp, [r7, #32]
 8025b94:	61bd      	str	r5, [r7, #24]
 8025b96:	4620      	mov	r0, r4
 8025b98:	4641      	mov	r1, r8
 8025b9a:	b005      	add	sp, #20
 8025b9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025ba0:	1a8a      	subs	r2, r1, r2
 8025ba2:	e7af      	b.n	8025b04 <mktime+0x22c>
 8025ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8025ba8:	e7c0      	b.n	8025b2c <mktime+0x254>
 8025baa:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 8025bae:	e7d8      	b.n	8025b62 <mktime+0x28a>
 8025bb0:	f240 136d 	movw	r3, #365	; 0x16d
 8025bb4:	e7d5      	b.n	8025b62 <mktime+0x28a>
 8025bb6:	07b2      	lsls	r2, r6, #30
 8025bb8:	d11e      	bne.n	8025bf8 <mktime+0x320>
 8025bba:	2164      	movs	r1, #100	; 0x64
 8025bbc:	fb96 f2f1 	sdiv	r2, r6, r1
 8025bc0:	fb01 6212 	mls	r2, r1, r2, r6
 8025bc4:	b9da      	cbnz	r2, 8025bfe <mktime+0x326>
 8025bc6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8025bca:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 8025bce:	fb96 f1f2 	sdiv	r1, r6, r2
 8025bd2:	fb02 6611 	mls	r6, r2, r1, r6
 8025bd6:	2e00      	cmp	r6, #0
 8025bd8:	f240 126d 	movw	r2, #365	; 0x16d
 8025bdc:	bf08      	it	eq
 8025bde:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8025be2:	4293      	cmp	r3, r2
 8025be4:	bfa8      	it	ge
 8025be6:	1a9b      	subge	r3, r3, r2
 8025be8:	e7bb      	b.n	8025b62 <mktime+0x28a>
 8025bea:	bf00      	nop
 8025bec:	0804764c 	.word	0x0804764c
 8025bf0:	00015180 	.word	0x00015180
 8025bf4:	20030154 	.word	0x20030154
 8025bf8:	f240 126d 	movw	r2, #365	; 0x16d
 8025bfc:	e7f1      	b.n	8025be2 <mktime+0x30a>
 8025bfe:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8025c02:	e7ee      	b.n	8025be2 <mktime+0x30a>
 8025c04:	f04f 34ff 	mov.w	r4, #4294967295
 8025c08:	46a0      	mov	r8, r4
 8025c0a:	e7c4      	b.n	8025b96 <mktime+0x2be>

08025c0c <_free_r>:
 8025c0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8025c0e:	2900      	cmp	r1, #0
 8025c10:	d044      	beq.n	8025c9c <_free_r+0x90>
 8025c12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8025c16:	9001      	str	r0, [sp, #4]
 8025c18:	2b00      	cmp	r3, #0
 8025c1a:	f1a1 0404 	sub.w	r4, r1, #4
 8025c1e:	bfb8      	it	lt
 8025c20:	18e4      	addlt	r4, r4, r3
 8025c22:	f003 f9fd 	bl	8029020 <__malloc_lock>
 8025c26:	4a1e      	ldr	r2, [pc, #120]	; (8025ca0 <_free_r+0x94>)
 8025c28:	9801      	ldr	r0, [sp, #4]
 8025c2a:	6813      	ldr	r3, [r2, #0]
 8025c2c:	b933      	cbnz	r3, 8025c3c <_free_r+0x30>
 8025c2e:	6063      	str	r3, [r4, #4]
 8025c30:	6014      	str	r4, [r2, #0]
 8025c32:	b003      	add	sp, #12
 8025c34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8025c38:	f003 b9f8 	b.w	802902c <__malloc_unlock>
 8025c3c:	42a3      	cmp	r3, r4
 8025c3e:	d908      	bls.n	8025c52 <_free_r+0x46>
 8025c40:	6825      	ldr	r5, [r4, #0]
 8025c42:	1961      	adds	r1, r4, r5
 8025c44:	428b      	cmp	r3, r1
 8025c46:	bf01      	itttt	eq
 8025c48:	6819      	ldreq	r1, [r3, #0]
 8025c4a:	685b      	ldreq	r3, [r3, #4]
 8025c4c:	1949      	addeq	r1, r1, r5
 8025c4e:	6021      	streq	r1, [r4, #0]
 8025c50:	e7ed      	b.n	8025c2e <_free_r+0x22>
 8025c52:	461a      	mov	r2, r3
 8025c54:	685b      	ldr	r3, [r3, #4]
 8025c56:	b10b      	cbz	r3, 8025c5c <_free_r+0x50>
 8025c58:	42a3      	cmp	r3, r4
 8025c5a:	d9fa      	bls.n	8025c52 <_free_r+0x46>
 8025c5c:	6811      	ldr	r1, [r2, #0]
 8025c5e:	1855      	adds	r5, r2, r1
 8025c60:	42a5      	cmp	r5, r4
 8025c62:	d10b      	bne.n	8025c7c <_free_r+0x70>
 8025c64:	6824      	ldr	r4, [r4, #0]
 8025c66:	4421      	add	r1, r4
 8025c68:	1854      	adds	r4, r2, r1
 8025c6a:	42a3      	cmp	r3, r4
 8025c6c:	6011      	str	r1, [r2, #0]
 8025c6e:	d1e0      	bne.n	8025c32 <_free_r+0x26>
 8025c70:	681c      	ldr	r4, [r3, #0]
 8025c72:	685b      	ldr	r3, [r3, #4]
 8025c74:	6053      	str	r3, [r2, #4]
 8025c76:	4421      	add	r1, r4
 8025c78:	6011      	str	r1, [r2, #0]
 8025c7a:	e7da      	b.n	8025c32 <_free_r+0x26>
 8025c7c:	d902      	bls.n	8025c84 <_free_r+0x78>
 8025c7e:	230c      	movs	r3, #12
 8025c80:	6003      	str	r3, [r0, #0]
 8025c82:	e7d6      	b.n	8025c32 <_free_r+0x26>
 8025c84:	6825      	ldr	r5, [r4, #0]
 8025c86:	1961      	adds	r1, r4, r5
 8025c88:	428b      	cmp	r3, r1
 8025c8a:	bf04      	itt	eq
 8025c8c:	6819      	ldreq	r1, [r3, #0]
 8025c8e:	685b      	ldreq	r3, [r3, #4]
 8025c90:	6063      	str	r3, [r4, #4]
 8025c92:	bf04      	itt	eq
 8025c94:	1949      	addeq	r1, r1, r5
 8025c96:	6021      	streq	r1, [r4, #0]
 8025c98:	6054      	str	r4, [r2, #4]
 8025c9a:	e7ca      	b.n	8025c32 <_free_r+0x26>
 8025c9c:	b003      	add	sp, #12
 8025c9e:	bd30      	pop	{r4, r5, pc}
 8025ca0:	2003012c 	.word	0x2003012c

08025ca4 <sbrk_aligned>:
 8025ca4:	b570      	push	{r4, r5, r6, lr}
 8025ca6:	4e0e      	ldr	r6, [pc, #56]	; (8025ce0 <sbrk_aligned+0x3c>)
 8025ca8:	460c      	mov	r4, r1
 8025caa:	6831      	ldr	r1, [r6, #0]
 8025cac:	4605      	mov	r5, r0
 8025cae:	b911      	cbnz	r1, 8025cb6 <sbrk_aligned+0x12>
 8025cb0:	f000 fe76 	bl	80269a0 <_sbrk_r>
 8025cb4:	6030      	str	r0, [r6, #0]
 8025cb6:	4621      	mov	r1, r4
 8025cb8:	4628      	mov	r0, r5
 8025cba:	f000 fe71 	bl	80269a0 <_sbrk_r>
 8025cbe:	1c43      	adds	r3, r0, #1
 8025cc0:	d00a      	beq.n	8025cd8 <sbrk_aligned+0x34>
 8025cc2:	1cc4      	adds	r4, r0, #3
 8025cc4:	f024 0403 	bic.w	r4, r4, #3
 8025cc8:	42a0      	cmp	r0, r4
 8025cca:	d007      	beq.n	8025cdc <sbrk_aligned+0x38>
 8025ccc:	1a21      	subs	r1, r4, r0
 8025cce:	4628      	mov	r0, r5
 8025cd0:	f000 fe66 	bl	80269a0 <_sbrk_r>
 8025cd4:	3001      	adds	r0, #1
 8025cd6:	d101      	bne.n	8025cdc <sbrk_aligned+0x38>
 8025cd8:	f04f 34ff 	mov.w	r4, #4294967295
 8025cdc:	4620      	mov	r0, r4
 8025cde:	bd70      	pop	{r4, r5, r6, pc}
 8025ce0:	20030130 	.word	0x20030130

08025ce4 <_malloc_r>:
 8025ce4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8025ce8:	1ccd      	adds	r5, r1, #3
 8025cea:	f025 0503 	bic.w	r5, r5, #3
 8025cee:	3508      	adds	r5, #8
 8025cf0:	2d0c      	cmp	r5, #12
 8025cf2:	bf38      	it	cc
 8025cf4:	250c      	movcc	r5, #12
 8025cf6:	2d00      	cmp	r5, #0
 8025cf8:	4607      	mov	r7, r0
 8025cfa:	db01      	blt.n	8025d00 <_malloc_r+0x1c>
 8025cfc:	42a9      	cmp	r1, r5
 8025cfe:	d905      	bls.n	8025d0c <_malloc_r+0x28>
 8025d00:	230c      	movs	r3, #12
 8025d02:	603b      	str	r3, [r7, #0]
 8025d04:	2600      	movs	r6, #0
 8025d06:	4630      	mov	r0, r6
 8025d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8025d0c:	4e2e      	ldr	r6, [pc, #184]	; (8025dc8 <_malloc_r+0xe4>)
 8025d0e:	f003 f987 	bl	8029020 <__malloc_lock>
 8025d12:	6833      	ldr	r3, [r6, #0]
 8025d14:	461c      	mov	r4, r3
 8025d16:	bb34      	cbnz	r4, 8025d66 <_malloc_r+0x82>
 8025d18:	4629      	mov	r1, r5
 8025d1a:	4638      	mov	r0, r7
 8025d1c:	f7ff ffc2 	bl	8025ca4 <sbrk_aligned>
 8025d20:	1c43      	adds	r3, r0, #1
 8025d22:	4604      	mov	r4, r0
 8025d24:	d14d      	bne.n	8025dc2 <_malloc_r+0xde>
 8025d26:	6834      	ldr	r4, [r6, #0]
 8025d28:	4626      	mov	r6, r4
 8025d2a:	2e00      	cmp	r6, #0
 8025d2c:	d140      	bne.n	8025db0 <_malloc_r+0xcc>
 8025d2e:	6823      	ldr	r3, [r4, #0]
 8025d30:	4631      	mov	r1, r6
 8025d32:	4638      	mov	r0, r7
 8025d34:	eb04 0803 	add.w	r8, r4, r3
 8025d38:	f000 fe32 	bl	80269a0 <_sbrk_r>
 8025d3c:	4580      	cmp	r8, r0
 8025d3e:	d13a      	bne.n	8025db6 <_malloc_r+0xd2>
 8025d40:	6821      	ldr	r1, [r4, #0]
 8025d42:	3503      	adds	r5, #3
 8025d44:	1a6d      	subs	r5, r5, r1
 8025d46:	f025 0503 	bic.w	r5, r5, #3
 8025d4a:	3508      	adds	r5, #8
 8025d4c:	2d0c      	cmp	r5, #12
 8025d4e:	bf38      	it	cc
 8025d50:	250c      	movcc	r5, #12
 8025d52:	4629      	mov	r1, r5
 8025d54:	4638      	mov	r0, r7
 8025d56:	f7ff ffa5 	bl	8025ca4 <sbrk_aligned>
 8025d5a:	3001      	adds	r0, #1
 8025d5c:	d02b      	beq.n	8025db6 <_malloc_r+0xd2>
 8025d5e:	6823      	ldr	r3, [r4, #0]
 8025d60:	442b      	add	r3, r5
 8025d62:	6023      	str	r3, [r4, #0]
 8025d64:	e00e      	b.n	8025d84 <_malloc_r+0xa0>
 8025d66:	6822      	ldr	r2, [r4, #0]
 8025d68:	1b52      	subs	r2, r2, r5
 8025d6a:	d41e      	bmi.n	8025daa <_malloc_r+0xc6>
 8025d6c:	2a0b      	cmp	r2, #11
 8025d6e:	d916      	bls.n	8025d9e <_malloc_r+0xba>
 8025d70:	1961      	adds	r1, r4, r5
 8025d72:	42a3      	cmp	r3, r4
 8025d74:	6025      	str	r5, [r4, #0]
 8025d76:	bf18      	it	ne
 8025d78:	6059      	strne	r1, [r3, #4]
 8025d7a:	6863      	ldr	r3, [r4, #4]
 8025d7c:	bf08      	it	eq
 8025d7e:	6031      	streq	r1, [r6, #0]
 8025d80:	5162      	str	r2, [r4, r5]
 8025d82:	604b      	str	r3, [r1, #4]
 8025d84:	4638      	mov	r0, r7
 8025d86:	f104 060b 	add.w	r6, r4, #11
 8025d8a:	f003 f94f 	bl	802902c <__malloc_unlock>
 8025d8e:	f026 0607 	bic.w	r6, r6, #7
 8025d92:	1d23      	adds	r3, r4, #4
 8025d94:	1af2      	subs	r2, r6, r3
 8025d96:	d0b6      	beq.n	8025d06 <_malloc_r+0x22>
 8025d98:	1b9b      	subs	r3, r3, r6
 8025d9a:	50a3      	str	r3, [r4, r2]
 8025d9c:	e7b3      	b.n	8025d06 <_malloc_r+0x22>
 8025d9e:	6862      	ldr	r2, [r4, #4]
 8025da0:	42a3      	cmp	r3, r4
 8025da2:	bf0c      	ite	eq
 8025da4:	6032      	streq	r2, [r6, #0]
 8025da6:	605a      	strne	r2, [r3, #4]
 8025da8:	e7ec      	b.n	8025d84 <_malloc_r+0xa0>
 8025daa:	4623      	mov	r3, r4
 8025dac:	6864      	ldr	r4, [r4, #4]
 8025dae:	e7b2      	b.n	8025d16 <_malloc_r+0x32>
 8025db0:	4634      	mov	r4, r6
 8025db2:	6876      	ldr	r6, [r6, #4]
 8025db4:	e7b9      	b.n	8025d2a <_malloc_r+0x46>
 8025db6:	230c      	movs	r3, #12
 8025db8:	603b      	str	r3, [r7, #0]
 8025dba:	4638      	mov	r0, r7
 8025dbc:	f003 f936 	bl	802902c <__malloc_unlock>
 8025dc0:	e7a1      	b.n	8025d06 <_malloc_r+0x22>
 8025dc2:	6025      	str	r5, [r4, #0]
 8025dc4:	e7de      	b.n	8025d84 <_malloc_r+0xa0>
 8025dc6:	bf00      	nop
 8025dc8:	2003012c 	.word	0x2003012c

08025dcc <__cvt>:
 8025dcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8025dce:	ed2d 8b02 	vpush	{d8}
 8025dd2:	eeb0 8b40 	vmov.f64	d8, d0
 8025dd6:	b085      	sub	sp, #20
 8025dd8:	4617      	mov	r7, r2
 8025dda:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8025ddc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8025dde:	ee18 2a90 	vmov	r2, s17
 8025de2:	f025 0520 	bic.w	r5, r5, #32
 8025de6:	2a00      	cmp	r2, #0
 8025de8:	bfb6      	itet	lt
 8025dea:	222d      	movlt	r2, #45	; 0x2d
 8025dec:	2200      	movge	r2, #0
 8025dee:	eeb1 8b40 	vneglt.f64	d8, d0
 8025df2:	2d46      	cmp	r5, #70	; 0x46
 8025df4:	460c      	mov	r4, r1
 8025df6:	701a      	strb	r2, [r3, #0]
 8025df8:	d004      	beq.n	8025e04 <__cvt+0x38>
 8025dfa:	2d45      	cmp	r5, #69	; 0x45
 8025dfc:	d100      	bne.n	8025e00 <__cvt+0x34>
 8025dfe:	3401      	adds	r4, #1
 8025e00:	2102      	movs	r1, #2
 8025e02:	e000      	b.n	8025e06 <__cvt+0x3a>
 8025e04:	2103      	movs	r1, #3
 8025e06:	ab03      	add	r3, sp, #12
 8025e08:	9301      	str	r3, [sp, #4]
 8025e0a:	ab02      	add	r3, sp, #8
 8025e0c:	9300      	str	r3, [sp, #0]
 8025e0e:	4622      	mov	r2, r4
 8025e10:	4633      	mov	r3, r6
 8025e12:	eeb0 0b48 	vmov.f64	d0, d8
 8025e16:	f002 f947 	bl	80280a8 <_dtoa_r>
 8025e1a:	2d47      	cmp	r5, #71	; 0x47
 8025e1c:	d101      	bne.n	8025e22 <__cvt+0x56>
 8025e1e:	07fb      	lsls	r3, r7, #31
 8025e20:	d51a      	bpl.n	8025e58 <__cvt+0x8c>
 8025e22:	2d46      	cmp	r5, #70	; 0x46
 8025e24:	eb00 0204 	add.w	r2, r0, r4
 8025e28:	d10c      	bne.n	8025e44 <__cvt+0x78>
 8025e2a:	7803      	ldrb	r3, [r0, #0]
 8025e2c:	2b30      	cmp	r3, #48	; 0x30
 8025e2e:	d107      	bne.n	8025e40 <__cvt+0x74>
 8025e30:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8025e34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8025e38:	bf1c      	itt	ne
 8025e3a:	f1c4 0401 	rsbne	r4, r4, #1
 8025e3e:	6034      	strne	r4, [r6, #0]
 8025e40:	6833      	ldr	r3, [r6, #0]
 8025e42:	441a      	add	r2, r3
 8025e44:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8025e48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8025e4c:	bf08      	it	eq
 8025e4e:	9203      	streq	r2, [sp, #12]
 8025e50:	2130      	movs	r1, #48	; 0x30
 8025e52:	9b03      	ldr	r3, [sp, #12]
 8025e54:	4293      	cmp	r3, r2
 8025e56:	d307      	bcc.n	8025e68 <__cvt+0x9c>
 8025e58:	9b03      	ldr	r3, [sp, #12]
 8025e5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8025e5c:	1a1b      	subs	r3, r3, r0
 8025e5e:	6013      	str	r3, [r2, #0]
 8025e60:	b005      	add	sp, #20
 8025e62:	ecbd 8b02 	vpop	{d8}
 8025e66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8025e68:	1c5c      	adds	r4, r3, #1
 8025e6a:	9403      	str	r4, [sp, #12]
 8025e6c:	7019      	strb	r1, [r3, #0]
 8025e6e:	e7f0      	b.n	8025e52 <__cvt+0x86>

08025e70 <__exponent>:
 8025e70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8025e72:	4603      	mov	r3, r0
 8025e74:	2900      	cmp	r1, #0
 8025e76:	bfb8      	it	lt
 8025e78:	4249      	neglt	r1, r1
 8025e7a:	f803 2b02 	strb.w	r2, [r3], #2
 8025e7e:	bfb4      	ite	lt
 8025e80:	222d      	movlt	r2, #45	; 0x2d
 8025e82:	222b      	movge	r2, #43	; 0x2b
 8025e84:	2909      	cmp	r1, #9
 8025e86:	7042      	strb	r2, [r0, #1]
 8025e88:	dd2a      	ble.n	8025ee0 <__exponent+0x70>
 8025e8a:	f10d 0407 	add.w	r4, sp, #7
 8025e8e:	46a4      	mov	ip, r4
 8025e90:	270a      	movs	r7, #10
 8025e92:	46a6      	mov	lr, r4
 8025e94:	460a      	mov	r2, r1
 8025e96:	fb91 f6f7 	sdiv	r6, r1, r7
 8025e9a:	fb07 1516 	mls	r5, r7, r6, r1
 8025e9e:	3530      	adds	r5, #48	; 0x30
 8025ea0:	2a63      	cmp	r2, #99	; 0x63
 8025ea2:	f104 34ff 	add.w	r4, r4, #4294967295
 8025ea6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8025eaa:	4631      	mov	r1, r6
 8025eac:	dcf1      	bgt.n	8025e92 <__exponent+0x22>
 8025eae:	3130      	adds	r1, #48	; 0x30
 8025eb0:	f1ae 0502 	sub.w	r5, lr, #2
 8025eb4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8025eb8:	1c44      	adds	r4, r0, #1
 8025eba:	4629      	mov	r1, r5
 8025ebc:	4561      	cmp	r1, ip
 8025ebe:	d30a      	bcc.n	8025ed6 <__exponent+0x66>
 8025ec0:	f10d 0209 	add.w	r2, sp, #9
 8025ec4:	eba2 020e 	sub.w	r2, r2, lr
 8025ec8:	4565      	cmp	r5, ip
 8025eca:	bf88      	it	hi
 8025ecc:	2200      	movhi	r2, #0
 8025ece:	4413      	add	r3, r2
 8025ed0:	1a18      	subs	r0, r3, r0
 8025ed2:	b003      	add	sp, #12
 8025ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8025ed6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8025eda:	f804 2f01 	strb.w	r2, [r4, #1]!
 8025ede:	e7ed      	b.n	8025ebc <__exponent+0x4c>
 8025ee0:	2330      	movs	r3, #48	; 0x30
 8025ee2:	3130      	adds	r1, #48	; 0x30
 8025ee4:	7083      	strb	r3, [r0, #2]
 8025ee6:	70c1      	strb	r1, [r0, #3]
 8025ee8:	1d03      	adds	r3, r0, #4
 8025eea:	e7f1      	b.n	8025ed0 <__exponent+0x60>
 8025eec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

08025ef0 <_printf_float>:
 8025ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025ef4:	b08b      	sub	sp, #44	; 0x2c
 8025ef6:	460c      	mov	r4, r1
 8025ef8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8025efc:	4616      	mov	r6, r2
 8025efe:	461f      	mov	r7, r3
 8025f00:	4605      	mov	r5, r0
 8025f02:	f003 f811 	bl	8028f28 <_localeconv_r>
 8025f06:	f8d0 b000 	ldr.w	fp, [r0]
 8025f0a:	4658      	mov	r0, fp
 8025f0c:	f7da f9a2 	bl	8000254 <strlen>
 8025f10:	2300      	movs	r3, #0
 8025f12:	9308      	str	r3, [sp, #32]
 8025f14:	f8d8 3000 	ldr.w	r3, [r8]
 8025f18:	f894 9018 	ldrb.w	r9, [r4, #24]
 8025f1c:	6822      	ldr	r2, [r4, #0]
 8025f1e:	3307      	adds	r3, #7
 8025f20:	f023 0307 	bic.w	r3, r3, #7
 8025f24:	f103 0108 	add.w	r1, r3, #8
 8025f28:	f8c8 1000 	str.w	r1, [r8]
 8025f2c:	4682      	mov	sl, r0
 8025f2e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8025f32:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8025f36:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8026198 <_printf_float+0x2a8>
 8025f3a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8025f3e:	eeb0 6bc0 	vabs.f64	d6, d0
 8025f42:	eeb4 6b47 	vcmp.f64	d6, d7
 8025f46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8025f4a:	dd24      	ble.n	8025f96 <_printf_float+0xa6>
 8025f4c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8025f50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8025f54:	d502      	bpl.n	8025f5c <_printf_float+0x6c>
 8025f56:	232d      	movs	r3, #45	; 0x2d
 8025f58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8025f5c:	4b90      	ldr	r3, [pc, #576]	; (80261a0 <_printf_float+0x2b0>)
 8025f5e:	4891      	ldr	r0, [pc, #580]	; (80261a4 <_printf_float+0x2b4>)
 8025f60:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8025f64:	bf94      	ite	ls
 8025f66:	4698      	movls	r8, r3
 8025f68:	4680      	movhi	r8, r0
 8025f6a:	2303      	movs	r3, #3
 8025f6c:	6123      	str	r3, [r4, #16]
 8025f6e:	f022 0204 	bic.w	r2, r2, #4
 8025f72:	2300      	movs	r3, #0
 8025f74:	6022      	str	r2, [r4, #0]
 8025f76:	9304      	str	r3, [sp, #16]
 8025f78:	9700      	str	r7, [sp, #0]
 8025f7a:	4633      	mov	r3, r6
 8025f7c:	aa09      	add	r2, sp, #36	; 0x24
 8025f7e:	4621      	mov	r1, r4
 8025f80:	4628      	mov	r0, r5
 8025f82:	f000 f9d3 	bl	802632c <_printf_common>
 8025f86:	3001      	adds	r0, #1
 8025f88:	f040 808a 	bne.w	80260a0 <_printf_float+0x1b0>
 8025f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8025f90:	b00b      	add	sp, #44	; 0x2c
 8025f92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025f96:	eeb4 0b40 	vcmp.f64	d0, d0
 8025f9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8025f9e:	d709      	bvc.n	8025fb4 <_printf_float+0xc4>
 8025fa0:	ee10 3a90 	vmov	r3, s1
 8025fa4:	2b00      	cmp	r3, #0
 8025fa6:	bfbc      	itt	lt
 8025fa8:	232d      	movlt	r3, #45	; 0x2d
 8025faa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8025fae:	487e      	ldr	r0, [pc, #504]	; (80261a8 <_printf_float+0x2b8>)
 8025fb0:	4b7e      	ldr	r3, [pc, #504]	; (80261ac <_printf_float+0x2bc>)
 8025fb2:	e7d5      	b.n	8025f60 <_printf_float+0x70>
 8025fb4:	6863      	ldr	r3, [r4, #4]
 8025fb6:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8025fba:	9104      	str	r1, [sp, #16]
 8025fbc:	1c59      	adds	r1, r3, #1
 8025fbe:	d13c      	bne.n	802603a <_printf_float+0x14a>
 8025fc0:	2306      	movs	r3, #6
 8025fc2:	6063      	str	r3, [r4, #4]
 8025fc4:	2300      	movs	r3, #0
 8025fc6:	9303      	str	r3, [sp, #12]
 8025fc8:	ab08      	add	r3, sp, #32
 8025fca:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8025fce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8025fd2:	ab07      	add	r3, sp, #28
 8025fd4:	6861      	ldr	r1, [r4, #4]
 8025fd6:	9300      	str	r3, [sp, #0]
 8025fd8:	6022      	str	r2, [r4, #0]
 8025fda:	f10d 031b 	add.w	r3, sp, #27
 8025fde:	4628      	mov	r0, r5
 8025fe0:	f7ff fef4 	bl	8025dcc <__cvt>
 8025fe4:	9b04      	ldr	r3, [sp, #16]
 8025fe6:	9907      	ldr	r1, [sp, #28]
 8025fe8:	2b47      	cmp	r3, #71	; 0x47
 8025fea:	4680      	mov	r8, r0
 8025fec:	d108      	bne.n	8026000 <_printf_float+0x110>
 8025fee:	1cc8      	adds	r0, r1, #3
 8025ff0:	db02      	blt.n	8025ff8 <_printf_float+0x108>
 8025ff2:	6863      	ldr	r3, [r4, #4]
 8025ff4:	4299      	cmp	r1, r3
 8025ff6:	dd41      	ble.n	802607c <_printf_float+0x18c>
 8025ff8:	f1a9 0902 	sub.w	r9, r9, #2
 8025ffc:	fa5f f989 	uxtb.w	r9, r9
 8026000:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8026004:	d820      	bhi.n	8026048 <_printf_float+0x158>
 8026006:	3901      	subs	r1, #1
 8026008:	464a      	mov	r2, r9
 802600a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 802600e:	9107      	str	r1, [sp, #28]
 8026010:	f7ff ff2e 	bl	8025e70 <__exponent>
 8026014:	9a08      	ldr	r2, [sp, #32]
 8026016:	9004      	str	r0, [sp, #16]
 8026018:	1813      	adds	r3, r2, r0
 802601a:	2a01      	cmp	r2, #1
 802601c:	6123      	str	r3, [r4, #16]
 802601e:	dc02      	bgt.n	8026026 <_printf_float+0x136>
 8026020:	6822      	ldr	r2, [r4, #0]
 8026022:	07d2      	lsls	r2, r2, #31
 8026024:	d501      	bpl.n	802602a <_printf_float+0x13a>
 8026026:	3301      	adds	r3, #1
 8026028:	6123      	str	r3, [r4, #16]
 802602a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 802602e:	2b00      	cmp	r3, #0
 8026030:	d0a2      	beq.n	8025f78 <_printf_float+0x88>
 8026032:	232d      	movs	r3, #45	; 0x2d
 8026034:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8026038:	e79e      	b.n	8025f78 <_printf_float+0x88>
 802603a:	9904      	ldr	r1, [sp, #16]
 802603c:	2947      	cmp	r1, #71	; 0x47
 802603e:	d1c1      	bne.n	8025fc4 <_printf_float+0xd4>
 8026040:	2b00      	cmp	r3, #0
 8026042:	d1bf      	bne.n	8025fc4 <_printf_float+0xd4>
 8026044:	2301      	movs	r3, #1
 8026046:	e7bc      	b.n	8025fc2 <_printf_float+0xd2>
 8026048:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 802604c:	d118      	bne.n	8026080 <_printf_float+0x190>
 802604e:	2900      	cmp	r1, #0
 8026050:	6863      	ldr	r3, [r4, #4]
 8026052:	dd0b      	ble.n	802606c <_printf_float+0x17c>
 8026054:	6121      	str	r1, [r4, #16]
 8026056:	b913      	cbnz	r3, 802605e <_printf_float+0x16e>
 8026058:	6822      	ldr	r2, [r4, #0]
 802605a:	07d0      	lsls	r0, r2, #31
 802605c:	d502      	bpl.n	8026064 <_printf_float+0x174>
 802605e:	3301      	adds	r3, #1
 8026060:	440b      	add	r3, r1
 8026062:	6123      	str	r3, [r4, #16]
 8026064:	2300      	movs	r3, #0
 8026066:	65a1      	str	r1, [r4, #88]	; 0x58
 8026068:	9304      	str	r3, [sp, #16]
 802606a:	e7de      	b.n	802602a <_printf_float+0x13a>
 802606c:	b913      	cbnz	r3, 8026074 <_printf_float+0x184>
 802606e:	6822      	ldr	r2, [r4, #0]
 8026070:	07d2      	lsls	r2, r2, #31
 8026072:	d501      	bpl.n	8026078 <_printf_float+0x188>
 8026074:	3302      	adds	r3, #2
 8026076:	e7f4      	b.n	8026062 <_printf_float+0x172>
 8026078:	2301      	movs	r3, #1
 802607a:	e7f2      	b.n	8026062 <_printf_float+0x172>
 802607c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8026080:	9b08      	ldr	r3, [sp, #32]
 8026082:	4299      	cmp	r1, r3
 8026084:	db05      	blt.n	8026092 <_printf_float+0x1a2>
 8026086:	6823      	ldr	r3, [r4, #0]
 8026088:	6121      	str	r1, [r4, #16]
 802608a:	07d8      	lsls	r0, r3, #31
 802608c:	d5ea      	bpl.n	8026064 <_printf_float+0x174>
 802608e:	1c4b      	adds	r3, r1, #1
 8026090:	e7e7      	b.n	8026062 <_printf_float+0x172>
 8026092:	2900      	cmp	r1, #0
 8026094:	bfd4      	ite	le
 8026096:	f1c1 0202 	rsble	r2, r1, #2
 802609a:	2201      	movgt	r2, #1
 802609c:	4413      	add	r3, r2
 802609e:	e7e0      	b.n	8026062 <_printf_float+0x172>
 80260a0:	6823      	ldr	r3, [r4, #0]
 80260a2:	055a      	lsls	r2, r3, #21
 80260a4:	d407      	bmi.n	80260b6 <_printf_float+0x1c6>
 80260a6:	6923      	ldr	r3, [r4, #16]
 80260a8:	4642      	mov	r2, r8
 80260aa:	4631      	mov	r1, r6
 80260ac:	4628      	mov	r0, r5
 80260ae:	47b8      	blx	r7
 80260b0:	3001      	adds	r0, #1
 80260b2:	d12a      	bne.n	802610a <_printf_float+0x21a>
 80260b4:	e76a      	b.n	8025f8c <_printf_float+0x9c>
 80260b6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80260ba:	f240 80e2 	bls.w	8026282 <_printf_float+0x392>
 80260be:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80260c2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80260c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80260ca:	d133      	bne.n	8026134 <_printf_float+0x244>
 80260cc:	4a38      	ldr	r2, [pc, #224]	; (80261b0 <_printf_float+0x2c0>)
 80260ce:	2301      	movs	r3, #1
 80260d0:	4631      	mov	r1, r6
 80260d2:	4628      	mov	r0, r5
 80260d4:	47b8      	blx	r7
 80260d6:	3001      	adds	r0, #1
 80260d8:	f43f af58 	beq.w	8025f8c <_printf_float+0x9c>
 80260dc:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80260e0:	429a      	cmp	r2, r3
 80260e2:	db02      	blt.n	80260ea <_printf_float+0x1fa>
 80260e4:	6823      	ldr	r3, [r4, #0]
 80260e6:	07d8      	lsls	r0, r3, #31
 80260e8:	d50f      	bpl.n	802610a <_printf_float+0x21a>
 80260ea:	4653      	mov	r3, sl
 80260ec:	465a      	mov	r2, fp
 80260ee:	4631      	mov	r1, r6
 80260f0:	4628      	mov	r0, r5
 80260f2:	47b8      	blx	r7
 80260f4:	3001      	adds	r0, #1
 80260f6:	f43f af49 	beq.w	8025f8c <_printf_float+0x9c>
 80260fa:	f04f 0800 	mov.w	r8, #0
 80260fe:	f104 091a 	add.w	r9, r4, #26
 8026102:	9b08      	ldr	r3, [sp, #32]
 8026104:	3b01      	subs	r3, #1
 8026106:	4543      	cmp	r3, r8
 8026108:	dc09      	bgt.n	802611e <_printf_float+0x22e>
 802610a:	6823      	ldr	r3, [r4, #0]
 802610c:	079b      	lsls	r3, r3, #30
 802610e:	f100 8108 	bmi.w	8026322 <_printf_float+0x432>
 8026112:	68e0      	ldr	r0, [r4, #12]
 8026114:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026116:	4298      	cmp	r0, r3
 8026118:	bfb8      	it	lt
 802611a:	4618      	movlt	r0, r3
 802611c:	e738      	b.n	8025f90 <_printf_float+0xa0>
 802611e:	2301      	movs	r3, #1
 8026120:	464a      	mov	r2, r9
 8026122:	4631      	mov	r1, r6
 8026124:	4628      	mov	r0, r5
 8026126:	47b8      	blx	r7
 8026128:	3001      	adds	r0, #1
 802612a:	f43f af2f 	beq.w	8025f8c <_printf_float+0x9c>
 802612e:	f108 0801 	add.w	r8, r8, #1
 8026132:	e7e6      	b.n	8026102 <_printf_float+0x212>
 8026134:	9b07      	ldr	r3, [sp, #28]
 8026136:	2b00      	cmp	r3, #0
 8026138:	dc3c      	bgt.n	80261b4 <_printf_float+0x2c4>
 802613a:	4a1d      	ldr	r2, [pc, #116]	; (80261b0 <_printf_float+0x2c0>)
 802613c:	2301      	movs	r3, #1
 802613e:	4631      	mov	r1, r6
 8026140:	4628      	mov	r0, r5
 8026142:	47b8      	blx	r7
 8026144:	3001      	adds	r0, #1
 8026146:	f43f af21 	beq.w	8025f8c <_printf_float+0x9c>
 802614a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 802614e:	4313      	orrs	r3, r2
 8026150:	d102      	bne.n	8026158 <_printf_float+0x268>
 8026152:	6823      	ldr	r3, [r4, #0]
 8026154:	07d9      	lsls	r1, r3, #31
 8026156:	d5d8      	bpl.n	802610a <_printf_float+0x21a>
 8026158:	4653      	mov	r3, sl
 802615a:	465a      	mov	r2, fp
 802615c:	4631      	mov	r1, r6
 802615e:	4628      	mov	r0, r5
 8026160:	47b8      	blx	r7
 8026162:	3001      	adds	r0, #1
 8026164:	f43f af12 	beq.w	8025f8c <_printf_float+0x9c>
 8026168:	f04f 0900 	mov.w	r9, #0
 802616c:	f104 0a1a 	add.w	sl, r4, #26
 8026170:	9b07      	ldr	r3, [sp, #28]
 8026172:	425b      	negs	r3, r3
 8026174:	454b      	cmp	r3, r9
 8026176:	dc01      	bgt.n	802617c <_printf_float+0x28c>
 8026178:	9b08      	ldr	r3, [sp, #32]
 802617a:	e795      	b.n	80260a8 <_printf_float+0x1b8>
 802617c:	2301      	movs	r3, #1
 802617e:	4652      	mov	r2, sl
 8026180:	4631      	mov	r1, r6
 8026182:	4628      	mov	r0, r5
 8026184:	47b8      	blx	r7
 8026186:	3001      	adds	r0, #1
 8026188:	f43f af00 	beq.w	8025f8c <_printf_float+0x9c>
 802618c:	f109 0901 	add.w	r9, r9, #1
 8026190:	e7ee      	b.n	8026170 <_printf_float+0x280>
 8026192:	bf00      	nop
 8026194:	f3af 8000 	nop.w
 8026198:	ffffffff 	.word	0xffffffff
 802619c:	7fefffff 	.word	0x7fefffff
 80261a0:	080476dc 	.word	0x080476dc
 80261a4:	080476e0 	.word	0x080476e0
 80261a8:	080476e8 	.word	0x080476e8
 80261ac:	080476e4 	.word	0x080476e4
 80261b0:	08047d01 	.word	0x08047d01
 80261b4:	9a08      	ldr	r2, [sp, #32]
 80261b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80261b8:	429a      	cmp	r2, r3
 80261ba:	bfa8      	it	ge
 80261bc:	461a      	movge	r2, r3
 80261be:	2a00      	cmp	r2, #0
 80261c0:	4691      	mov	r9, r2
 80261c2:	dc38      	bgt.n	8026236 <_printf_float+0x346>
 80261c4:	2300      	movs	r3, #0
 80261c6:	9305      	str	r3, [sp, #20]
 80261c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80261cc:	f104 021a 	add.w	r2, r4, #26
 80261d0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80261d2:	9905      	ldr	r1, [sp, #20]
 80261d4:	9304      	str	r3, [sp, #16]
 80261d6:	eba3 0309 	sub.w	r3, r3, r9
 80261da:	428b      	cmp	r3, r1
 80261dc:	dc33      	bgt.n	8026246 <_printf_float+0x356>
 80261de:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80261e2:	429a      	cmp	r2, r3
 80261e4:	db3c      	blt.n	8026260 <_printf_float+0x370>
 80261e6:	6823      	ldr	r3, [r4, #0]
 80261e8:	07da      	lsls	r2, r3, #31
 80261ea:	d439      	bmi.n	8026260 <_printf_float+0x370>
 80261ec:	9b08      	ldr	r3, [sp, #32]
 80261ee:	9a04      	ldr	r2, [sp, #16]
 80261f0:	9907      	ldr	r1, [sp, #28]
 80261f2:	1a9a      	subs	r2, r3, r2
 80261f4:	eba3 0901 	sub.w	r9, r3, r1
 80261f8:	4591      	cmp	r9, r2
 80261fa:	bfa8      	it	ge
 80261fc:	4691      	movge	r9, r2
 80261fe:	f1b9 0f00 	cmp.w	r9, #0
 8026202:	dc35      	bgt.n	8026270 <_printf_float+0x380>
 8026204:	f04f 0800 	mov.w	r8, #0
 8026208:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 802620c:	f104 0a1a 	add.w	sl, r4, #26
 8026210:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8026214:	1a9b      	subs	r3, r3, r2
 8026216:	eba3 0309 	sub.w	r3, r3, r9
 802621a:	4543      	cmp	r3, r8
 802621c:	f77f af75 	ble.w	802610a <_printf_float+0x21a>
 8026220:	2301      	movs	r3, #1
 8026222:	4652      	mov	r2, sl
 8026224:	4631      	mov	r1, r6
 8026226:	4628      	mov	r0, r5
 8026228:	47b8      	blx	r7
 802622a:	3001      	adds	r0, #1
 802622c:	f43f aeae 	beq.w	8025f8c <_printf_float+0x9c>
 8026230:	f108 0801 	add.w	r8, r8, #1
 8026234:	e7ec      	b.n	8026210 <_printf_float+0x320>
 8026236:	4613      	mov	r3, r2
 8026238:	4631      	mov	r1, r6
 802623a:	4642      	mov	r2, r8
 802623c:	4628      	mov	r0, r5
 802623e:	47b8      	blx	r7
 8026240:	3001      	adds	r0, #1
 8026242:	d1bf      	bne.n	80261c4 <_printf_float+0x2d4>
 8026244:	e6a2      	b.n	8025f8c <_printf_float+0x9c>
 8026246:	2301      	movs	r3, #1
 8026248:	4631      	mov	r1, r6
 802624a:	4628      	mov	r0, r5
 802624c:	9204      	str	r2, [sp, #16]
 802624e:	47b8      	blx	r7
 8026250:	3001      	adds	r0, #1
 8026252:	f43f ae9b 	beq.w	8025f8c <_printf_float+0x9c>
 8026256:	9b05      	ldr	r3, [sp, #20]
 8026258:	9a04      	ldr	r2, [sp, #16]
 802625a:	3301      	adds	r3, #1
 802625c:	9305      	str	r3, [sp, #20]
 802625e:	e7b7      	b.n	80261d0 <_printf_float+0x2e0>
 8026260:	4653      	mov	r3, sl
 8026262:	465a      	mov	r2, fp
 8026264:	4631      	mov	r1, r6
 8026266:	4628      	mov	r0, r5
 8026268:	47b8      	blx	r7
 802626a:	3001      	adds	r0, #1
 802626c:	d1be      	bne.n	80261ec <_printf_float+0x2fc>
 802626e:	e68d      	b.n	8025f8c <_printf_float+0x9c>
 8026270:	9a04      	ldr	r2, [sp, #16]
 8026272:	464b      	mov	r3, r9
 8026274:	4442      	add	r2, r8
 8026276:	4631      	mov	r1, r6
 8026278:	4628      	mov	r0, r5
 802627a:	47b8      	blx	r7
 802627c:	3001      	adds	r0, #1
 802627e:	d1c1      	bne.n	8026204 <_printf_float+0x314>
 8026280:	e684      	b.n	8025f8c <_printf_float+0x9c>
 8026282:	9a08      	ldr	r2, [sp, #32]
 8026284:	2a01      	cmp	r2, #1
 8026286:	dc01      	bgt.n	802628c <_printf_float+0x39c>
 8026288:	07db      	lsls	r3, r3, #31
 802628a:	d537      	bpl.n	80262fc <_printf_float+0x40c>
 802628c:	2301      	movs	r3, #1
 802628e:	4642      	mov	r2, r8
 8026290:	4631      	mov	r1, r6
 8026292:	4628      	mov	r0, r5
 8026294:	47b8      	blx	r7
 8026296:	3001      	adds	r0, #1
 8026298:	f43f ae78 	beq.w	8025f8c <_printf_float+0x9c>
 802629c:	4653      	mov	r3, sl
 802629e:	465a      	mov	r2, fp
 80262a0:	4631      	mov	r1, r6
 80262a2:	4628      	mov	r0, r5
 80262a4:	47b8      	blx	r7
 80262a6:	3001      	adds	r0, #1
 80262a8:	f43f ae70 	beq.w	8025f8c <_printf_float+0x9c>
 80262ac:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80262b0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80262b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80262b8:	d01b      	beq.n	80262f2 <_printf_float+0x402>
 80262ba:	9b08      	ldr	r3, [sp, #32]
 80262bc:	f108 0201 	add.w	r2, r8, #1
 80262c0:	3b01      	subs	r3, #1
 80262c2:	4631      	mov	r1, r6
 80262c4:	4628      	mov	r0, r5
 80262c6:	47b8      	blx	r7
 80262c8:	3001      	adds	r0, #1
 80262ca:	d10e      	bne.n	80262ea <_printf_float+0x3fa>
 80262cc:	e65e      	b.n	8025f8c <_printf_float+0x9c>
 80262ce:	2301      	movs	r3, #1
 80262d0:	464a      	mov	r2, r9
 80262d2:	4631      	mov	r1, r6
 80262d4:	4628      	mov	r0, r5
 80262d6:	47b8      	blx	r7
 80262d8:	3001      	adds	r0, #1
 80262da:	f43f ae57 	beq.w	8025f8c <_printf_float+0x9c>
 80262de:	f108 0801 	add.w	r8, r8, #1
 80262e2:	9b08      	ldr	r3, [sp, #32]
 80262e4:	3b01      	subs	r3, #1
 80262e6:	4543      	cmp	r3, r8
 80262e8:	dcf1      	bgt.n	80262ce <_printf_float+0x3de>
 80262ea:	9b04      	ldr	r3, [sp, #16]
 80262ec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80262f0:	e6db      	b.n	80260aa <_printf_float+0x1ba>
 80262f2:	f04f 0800 	mov.w	r8, #0
 80262f6:	f104 091a 	add.w	r9, r4, #26
 80262fa:	e7f2      	b.n	80262e2 <_printf_float+0x3f2>
 80262fc:	2301      	movs	r3, #1
 80262fe:	4642      	mov	r2, r8
 8026300:	e7df      	b.n	80262c2 <_printf_float+0x3d2>
 8026302:	2301      	movs	r3, #1
 8026304:	464a      	mov	r2, r9
 8026306:	4631      	mov	r1, r6
 8026308:	4628      	mov	r0, r5
 802630a:	47b8      	blx	r7
 802630c:	3001      	adds	r0, #1
 802630e:	f43f ae3d 	beq.w	8025f8c <_printf_float+0x9c>
 8026312:	f108 0801 	add.w	r8, r8, #1
 8026316:	68e3      	ldr	r3, [r4, #12]
 8026318:	9909      	ldr	r1, [sp, #36]	; 0x24
 802631a:	1a5b      	subs	r3, r3, r1
 802631c:	4543      	cmp	r3, r8
 802631e:	dcf0      	bgt.n	8026302 <_printf_float+0x412>
 8026320:	e6f7      	b.n	8026112 <_printf_float+0x222>
 8026322:	f04f 0800 	mov.w	r8, #0
 8026326:	f104 0919 	add.w	r9, r4, #25
 802632a:	e7f4      	b.n	8026316 <_printf_float+0x426>

0802632c <_printf_common>:
 802632c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8026330:	4616      	mov	r6, r2
 8026332:	4699      	mov	r9, r3
 8026334:	688a      	ldr	r2, [r1, #8]
 8026336:	690b      	ldr	r3, [r1, #16]
 8026338:	f8dd 8020 	ldr.w	r8, [sp, #32]
 802633c:	4293      	cmp	r3, r2
 802633e:	bfb8      	it	lt
 8026340:	4613      	movlt	r3, r2
 8026342:	6033      	str	r3, [r6, #0]
 8026344:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8026348:	4607      	mov	r7, r0
 802634a:	460c      	mov	r4, r1
 802634c:	b10a      	cbz	r2, 8026352 <_printf_common+0x26>
 802634e:	3301      	adds	r3, #1
 8026350:	6033      	str	r3, [r6, #0]
 8026352:	6823      	ldr	r3, [r4, #0]
 8026354:	0699      	lsls	r1, r3, #26
 8026356:	bf42      	ittt	mi
 8026358:	6833      	ldrmi	r3, [r6, #0]
 802635a:	3302      	addmi	r3, #2
 802635c:	6033      	strmi	r3, [r6, #0]
 802635e:	6825      	ldr	r5, [r4, #0]
 8026360:	f015 0506 	ands.w	r5, r5, #6
 8026364:	d106      	bne.n	8026374 <_printf_common+0x48>
 8026366:	f104 0a19 	add.w	sl, r4, #25
 802636a:	68e3      	ldr	r3, [r4, #12]
 802636c:	6832      	ldr	r2, [r6, #0]
 802636e:	1a9b      	subs	r3, r3, r2
 8026370:	42ab      	cmp	r3, r5
 8026372:	dc26      	bgt.n	80263c2 <_printf_common+0x96>
 8026374:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8026378:	1e13      	subs	r3, r2, #0
 802637a:	6822      	ldr	r2, [r4, #0]
 802637c:	bf18      	it	ne
 802637e:	2301      	movne	r3, #1
 8026380:	0692      	lsls	r2, r2, #26
 8026382:	d42b      	bmi.n	80263dc <_printf_common+0xb0>
 8026384:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8026388:	4649      	mov	r1, r9
 802638a:	4638      	mov	r0, r7
 802638c:	47c0      	blx	r8
 802638e:	3001      	adds	r0, #1
 8026390:	d01e      	beq.n	80263d0 <_printf_common+0xa4>
 8026392:	6823      	ldr	r3, [r4, #0]
 8026394:	68e5      	ldr	r5, [r4, #12]
 8026396:	6832      	ldr	r2, [r6, #0]
 8026398:	f003 0306 	and.w	r3, r3, #6
 802639c:	2b04      	cmp	r3, #4
 802639e:	bf08      	it	eq
 80263a0:	1aad      	subeq	r5, r5, r2
 80263a2:	68a3      	ldr	r3, [r4, #8]
 80263a4:	6922      	ldr	r2, [r4, #16]
 80263a6:	bf0c      	ite	eq
 80263a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80263ac:	2500      	movne	r5, #0
 80263ae:	4293      	cmp	r3, r2
 80263b0:	bfc4      	itt	gt
 80263b2:	1a9b      	subgt	r3, r3, r2
 80263b4:	18ed      	addgt	r5, r5, r3
 80263b6:	2600      	movs	r6, #0
 80263b8:	341a      	adds	r4, #26
 80263ba:	42b5      	cmp	r5, r6
 80263bc:	d11a      	bne.n	80263f4 <_printf_common+0xc8>
 80263be:	2000      	movs	r0, #0
 80263c0:	e008      	b.n	80263d4 <_printf_common+0xa8>
 80263c2:	2301      	movs	r3, #1
 80263c4:	4652      	mov	r2, sl
 80263c6:	4649      	mov	r1, r9
 80263c8:	4638      	mov	r0, r7
 80263ca:	47c0      	blx	r8
 80263cc:	3001      	adds	r0, #1
 80263ce:	d103      	bne.n	80263d8 <_printf_common+0xac>
 80263d0:	f04f 30ff 	mov.w	r0, #4294967295
 80263d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80263d8:	3501      	adds	r5, #1
 80263da:	e7c6      	b.n	802636a <_printf_common+0x3e>
 80263dc:	18e1      	adds	r1, r4, r3
 80263de:	1c5a      	adds	r2, r3, #1
 80263e0:	2030      	movs	r0, #48	; 0x30
 80263e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80263e6:	4422      	add	r2, r4
 80263e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80263ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80263f0:	3302      	adds	r3, #2
 80263f2:	e7c7      	b.n	8026384 <_printf_common+0x58>
 80263f4:	2301      	movs	r3, #1
 80263f6:	4622      	mov	r2, r4
 80263f8:	4649      	mov	r1, r9
 80263fa:	4638      	mov	r0, r7
 80263fc:	47c0      	blx	r8
 80263fe:	3001      	adds	r0, #1
 8026400:	d0e6      	beq.n	80263d0 <_printf_common+0xa4>
 8026402:	3601      	adds	r6, #1
 8026404:	e7d9      	b.n	80263ba <_printf_common+0x8e>
 8026406:	Address 0x0000000008026406 is out of bounds.


08026408 <_printf_i>:
 8026408:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 802640c:	7e0f      	ldrb	r7, [r1, #24]
 802640e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8026410:	2f78      	cmp	r7, #120	; 0x78
 8026412:	4691      	mov	r9, r2
 8026414:	4680      	mov	r8, r0
 8026416:	460c      	mov	r4, r1
 8026418:	469a      	mov	sl, r3
 802641a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 802641e:	d807      	bhi.n	8026430 <_printf_i+0x28>
 8026420:	2f62      	cmp	r7, #98	; 0x62
 8026422:	d80a      	bhi.n	802643a <_printf_i+0x32>
 8026424:	2f00      	cmp	r7, #0
 8026426:	f000 80d8 	beq.w	80265da <_printf_i+0x1d2>
 802642a:	2f58      	cmp	r7, #88	; 0x58
 802642c:	f000 80a3 	beq.w	8026576 <_printf_i+0x16e>
 8026430:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8026434:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8026438:	e03a      	b.n	80264b0 <_printf_i+0xa8>
 802643a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 802643e:	2b15      	cmp	r3, #21
 8026440:	d8f6      	bhi.n	8026430 <_printf_i+0x28>
 8026442:	a101      	add	r1, pc, #4	; (adr r1, 8026448 <_printf_i+0x40>)
 8026444:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8026448:	080264a1 	.word	0x080264a1
 802644c:	080264b5 	.word	0x080264b5
 8026450:	08026431 	.word	0x08026431
 8026454:	08026431 	.word	0x08026431
 8026458:	08026431 	.word	0x08026431
 802645c:	08026431 	.word	0x08026431
 8026460:	080264b5 	.word	0x080264b5
 8026464:	08026431 	.word	0x08026431
 8026468:	08026431 	.word	0x08026431
 802646c:	08026431 	.word	0x08026431
 8026470:	08026431 	.word	0x08026431
 8026474:	080265c1 	.word	0x080265c1
 8026478:	080264e5 	.word	0x080264e5
 802647c:	080265a3 	.word	0x080265a3
 8026480:	08026431 	.word	0x08026431
 8026484:	08026431 	.word	0x08026431
 8026488:	080265e3 	.word	0x080265e3
 802648c:	08026431 	.word	0x08026431
 8026490:	080264e5 	.word	0x080264e5
 8026494:	08026431 	.word	0x08026431
 8026498:	08026431 	.word	0x08026431
 802649c:	080265ab 	.word	0x080265ab
 80264a0:	682b      	ldr	r3, [r5, #0]
 80264a2:	1d1a      	adds	r2, r3, #4
 80264a4:	681b      	ldr	r3, [r3, #0]
 80264a6:	602a      	str	r2, [r5, #0]
 80264a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80264ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80264b0:	2301      	movs	r3, #1
 80264b2:	e0a3      	b.n	80265fc <_printf_i+0x1f4>
 80264b4:	6820      	ldr	r0, [r4, #0]
 80264b6:	6829      	ldr	r1, [r5, #0]
 80264b8:	0606      	lsls	r6, r0, #24
 80264ba:	f101 0304 	add.w	r3, r1, #4
 80264be:	d50a      	bpl.n	80264d6 <_printf_i+0xce>
 80264c0:	680e      	ldr	r6, [r1, #0]
 80264c2:	602b      	str	r3, [r5, #0]
 80264c4:	2e00      	cmp	r6, #0
 80264c6:	da03      	bge.n	80264d0 <_printf_i+0xc8>
 80264c8:	232d      	movs	r3, #45	; 0x2d
 80264ca:	4276      	negs	r6, r6
 80264cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80264d0:	485e      	ldr	r0, [pc, #376]	; (802664c <_printf_i+0x244>)
 80264d2:	230a      	movs	r3, #10
 80264d4:	e019      	b.n	802650a <_printf_i+0x102>
 80264d6:	680e      	ldr	r6, [r1, #0]
 80264d8:	602b      	str	r3, [r5, #0]
 80264da:	f010 0f40 	tst.w	r0, #64	; 0x40
 80264de:	bf18      	it	ne
 80264e0:	b236      	sxthne	r6, r6
 80264e2:	e7ef      	b.n	80264c4 <_printf_i+0xbc>
 80264e4:	682b      	ldr	r3, [r5, #0]
 80264e6:	6820      	ldr	r0, [r4, #0]
 80264e8:	1d19      	adds	r1, r3, #4
 80264ea:	6029      	str	r1, [r5, #0]
 80264ec:	0601      	lsls	r1, r0, #24
 80264ee:	d501      	bpl.n	80264f4 <_printf_i+0xec>
 80264f0:	681e      	ldr	r6, [r3, #0]
 80264f2:	e002      	b.n	80264fa <_printf_i+0xf2>
 80264f4:	0646      	lsls	r6, r0, #25
 80264f6:	d5fb      	bpl.n	80264f0 <_printf_i+0xe8>
 80264f8:	881e      	ldrh	r6, [r3, #0]
 80264fa:	4854      	ldr	r0, [pc, #336]	; (802664c <_printf_i+0x244>)
 80264fc:	2f6f      	cmp	r7, #111	; 0x6f
 80264fe:	bf0c      	ite	eq
 8026500:	2308      	moveq	r3, #8
 8026502:	230a      	movne	r3, #10
 8026504:	2100      	movs	r1, #0
 8026506:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 802650a:	6865      	ldr	r5, [r4, #4]
 802650c:	60a5      	str	r5, [r4, #8]
 802650e:	2d00      	cmp	r5, #0
 8026510:	bfa2      	ittt	ge
 8026512:	6821      	ldrge	r1, [r4, #0]
 8026514:	f021 0104 	bicge.w	r1, r1, #4
 8026518:	6021      	strge	r1, [r4, #0]
 802651a:	b90e      	cbnz	r6, 8026520 <_printf_i+0x118>
 802651c:	2d00      	cmp	r5, #0
 802651e:	d04d      	beq.n	80265bc <_printf_i+0x1b4>
 8026520:	4615      	mov	r5, r2
 8026522:	fbb6 f1f3 	udiv	r1, r6, r3
 8026526:	fb03 6711 	mls	r7, r3, r1, r6
 802652a:	5dc7      	ldrb	r7, [r0, r7]
 802652c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8026530:	4637      	mov	r7, r6
 8026532:	42bb      	cmp	r3, r7
 8026534:	460e      	mov	r6, r1
 8026536:	d9f4      	bls.n	8026522 <_printf_i+0x11a>
 8026538:	2b08      	cmp	r3, #8
 802653a:	d10b      	bne.n	8026554 <_printf_i+0x14c>
 802653c:	6823      	ldr	r3, [r4, #0]
 802653e:	07de      	lsls	r6, r3, #31
 8026540:	d508      	bpl.n	8026554 <_printf_i+0x14c>
 8026542:	6923      	ldr	r3, [r4, #16]
 8026544:	6861      	ldr	r1, [r4, #4]
 8026546:	4299      	cmp	r1, r3
 8026548:	bfde      	ittt	le
 802654a:	2330      	movle	r3, #48	; 0x30
 802654c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8026550:	f105 35ff 	addle.w	r5, r5, #4294967295
 8026554:	1b52      	subs	r2, r2, r5
 8026556:	6122      	str	r2, [r4, #16]
 8026558:	f8cd a000 	str.w	sl, [sp]
 802655c:	464b      	mov	r3, r9
 802655e:	aa03      	add	r2, sp, #12
 8026560:	4621      	mov	r1, r4
 8026562:	4640      	mov	r0, r8
 8026564:	f7ff fee2 	bl	802632c <_printf_common>
 8026568:	3001      	adds	r0, #1
 802656a:	d14c      	bne.n	8026606 <_printf_i+0x1fe>
 802656c:	f04f 30ff 	mov.w	r0, #4294967295
 8026570:	b004      	add	sp, #16
 8026572:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8026576:	4835      	ldr	r0, [pc, #212]	; (802664c <_printf_i+0x244>)
 8026578:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 802657c:	6829      	ldr	r1, [r5, #0]
 802657e:	6823      	ldr	r3, [r4, #0]
 8026580:	f851 6b04 	ldr.w	r6, [r1], #4
 8026584:	6029      	str	r1, [r5, #0]
 8026586:	061d      	lsls	r5, r3, #24
 8026588:	d514      	bpl.n	80265b4 <_printf_i+0x1ac>
 802658a:	07df      	lsls	r7, r3, #31
 802658c:	bf44      	itt	mi
 802658e:	f043 0320 	orrmi.w	r3, r3, #32
 8026592:	6023      	strmi	r3, [r4, #0]
 8026594:	b91e      	cbnz	r6, 802659e <_printf_i+0x196>
 8026596:	6823      	ldr	r3, [r4, #0]
 8026598:	f023 0320 	bic.w	r3, r3, #32
 802659c:	6023      	str	r3, [r4, #0]
 802659e:	2310      	movs	r3, #16
 80265a0:	e7b0      	b.n	8026504 <_printf_i+0xfc>
 80265a2:	6823      	ldr	r3, [r4, #0]
 80265a4:	f043 0320 	orr.w	r3, r3, #32
 80265a8:	6023      	str	r3, [r4, #0]
 80265aa:	2378      	movs	r3, #120	; 0x78
 80265ac:	4828      	ldr	r0, [pc, #160]	; (8026650 <_printf_i+0x248>)
 80265ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80265b2:	e7e3      	b.n	802657c <_printf_i+0x174>
 80265b4:	0659      	lsls	r1, r3, #25
 80265b6:	bf48      	it	mi
 80265b8:	b2b6      	uxthmi	r6, r6
 80265ba:	e7e6      	b.n	802658a <_printf_i+0x182>
 80265bc:	4615      	mov	r5, r2
 80265be:	e7bb      	b.n	8026538 <_printf_i+0x130>
 80265c0:	682b      	ldr	r3, [r5, #0]
 80265c2:	6826      	ldr	r6, [r4, #0]
 80265c4:	6961      	ldr	r1, [r4, #20]
 80265c6:	1d18      	adds	r0, r3, #4
 80265c8:	6028      	str	r0, [r5, #0]
 80265ca:	0635      	lsls	r5, r6, #24
 80265cc:	681b      	ldr	r3, [r3, #0]
 80265ce:	d501      	bpl.n	80265d4 <_printf_i+0x1cc>
 80265d0:	6019      	str	r1, [r3, #0]
 80265d2:	e002      	b.n	80265da <_printf_i+0x1d2>
 80265d4:	0670      	lsls	r0, r6, #25
 80265d6:	d5fb      	bpl.n	80265d0 <_printf_i+0x1c8>
 80265d8:	8019      	strh	r1, [r3, #0]
 80265da:	2300      	movs	r3, #0
 80265dc:	6123      	str	r3, [r4, #16]
 80265de:	4615      	mov	r5, r2
 80265e0:	e7ba      	b.n	8026558 <_printf_i+0x150>
 80265e2:	682b      	ldr	r3, [r5, #0]
 80265e4:	1d1a      	adds	r2, r3, #4
 80265e6:	602a      	str	r2, [r5, #0]
 80265e8:	681d      	ldr	r5, [r3, #0]
 80265ea:	6862      	ldr	r2, [r4, #4]
 80265ec:	2100      	movs	r1, #0
 80265ee:	4628      	mov	r0, r5
 80265f0:	f7d9 fe3e 	bl	8000270 <memchr>
 80265f4:	b108      	cbz	r0, 80265fa <_printf_i+0x1f2>
 80265f6:	1b40      	subs	r0, r0, r5
 80265f8:	6060      	str	r0, [r4, #4]
 80265fa:	6863      	ldr	r3, [r4, #4]
 80265fc:	6123      	str	r3, [r4, #16]
 80265fe:	2300      	movs	r3, #0
 8026600:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8026604:	e7a8      	b.n	8026558 <_printf_i+0x150>
 8026606:	6923      	ldr	r3, [r4, #16]
 8026608:	462a      	mov	r2, r5
 802660a:	4649      	mov	r1, r9
 802660c:	4640      	mov	r0, r8
 802660e:	47d0      	blx	sl
 8026610:	3001      	adds	r0, #1
 8026612:	d0ab      	beq.n	802656c <_printf_i+0x164>
 8026614:	6823      	ldr	r3, [r4, #0]
 8026616:	079b      	lsls	r3, r3, #30
 8026618:	d413      	bmi.n	8026642 <_printf_i+0x23a>
 802661a:	68e0      	ldr	r0, [r4, #12]
 802661c:	9b03      	ldr	r3, [sp, #12]
 802661e:	4298      	cmp	r0, r3
 8026620:	bfb8      	it	lt
 8026622:	4618      	movlt	r0, r3
 8026624:	e7a4      	b.n	8026570 <_printf_i+0x168>
 8026626:	2301      	movs	r3, #1
 8026628:	4632      	mov	r2, r6
 802662a:	4649      	mov	r1, r9
 802662c:	4640      	mov	r0, r8
 802662e:	47d0      	blx	sl
 8026630:	3001      	adds	r0, #1
 8026632:	d09b      	beq.n	802656c <_printf_i+0x164>
 8026634:	3501      	adds	r5, #1
 8026636:	68e3      	ldr	r3, [r4, #12]
 8026638:	9903      	ldr	r1, [sp, #12]
 802663a:	1a5b      	subs	r3, r3, r1
 802663c:	42ab      	cmp	r3, r5
 802663e:	dcf2      	bgt.n	8026626 <_printf_i+0x21e>
 8026640:	e7eb      	b.n	802661a <_printf_i+0x212>
 8026642:	2500      	movs	r5, #0
 8026644:	f104 0619 	add.w	r6, r4, #25
 8026648:	e7f5      	b.n	8026636 <_printf_i+0x22e>
 802664a:	bf00      	nop
 802664c:	080476ec 	.word	0x080476ec
 8026650:	080476fd 	.word	0x080476fd

08026654 <iprintf>:
 8026654:	b40f      	push	{r0, r1, r2, r3}
 8026656:	4b0a      	ldr	r3, [pc, #40]	; (8026680 <iprintf+0x2c>)
 8026658:	b513      	push	{r0, r1, r4, lr}
 802665a:	681c      	ldr	r4, [r3, #0]
 802665c:	b124      	cbz	r4, 8026668 <iprintf+0x14>
 802665e:	69a3      	ldr	r3, [r4, #24]
 8026660:	b913      	cbnz	r3, 8026668 <iprintf+0x14>
 8026662:	4620      	mov	r0, r4
 8026664:	f7fe fe36 	bl	80252d4 <__sinit>
 8026668:	ab05      	add	r3, sp, #20
 802666a:	9a04      	ldr	r2, [sp, #16]
 802666c:	68a1      	ldr	r1, [r4, #8]
 802666e:	9301      	str	r3, [sp, #4]
 8026670:	4620      	mov	r0, r4
 8026672:	f003 fbd3 	bl	8029e1c <_vfiprintf_r>
 8026676:	b002      	add	sp, #8
 8026678:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802667c:	b004      	add	sp, #16
 802667e:	4770      	bx	lr
 8026680:	200004c4 	.word	0x200004c4

08026684 <putchar>:
 8026684:	4b09      	ldr	r3, [pc, #36]	; (80266ac <putchar+0x28>)
 8026686:	b513      	push	{r0, r1, r4, lr}
 8026688:	681c      	ldr	r4, [r3, #0]
 802668a:	4601      	mov	r1, r0
 802668c:	b134      	cbz	r4, 802669c <putchar+0x18>
 802668e:	69a3      	ldr	r3, [r4, #24]
 8026690:	b923      	cbnz	r3, 802669c <putchar+0x18>
 8026692:	9001      	str	r0, [sp, #4]
 8026694:	4620      	mov	r0, r4
 8026696:	f7fe fe1d 	bl	80252d4 <__sinit>
 802669a:	9901      	ldr	r1, [sp, #4]
 802669c:	68a2      	ldr	r2, [r4, #8]
 802669e:	4620      	mov	r0, r4
 80266a0:	b002      	add	sp, #8
 80266a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80266a6:	f003 be3b 	b.w	802a320 <_putc_r>
 80266aa:	bf00      	nop
 80266ac:	200004c4 	.word	0x200004c4

080266b0 <_puts_r>:
 80266b0:	b570      	push	{r4, r5, r6, lr}
 80266b2:	460e      	mov	r6, r1
 80266b4:	4605      	mov	r5, r0
 80266b6:	b118      	cbz	r0, 80266c0 <_puts_r+0x10>
 80266b8:	6983      	ldr	r3, [r0, #24]
 80266ba:	b90b      	cbnz	r3, 80266c0 <_puts_r+0x10>
 80266bc:	f7fe fe0a 	bl	80252d4 <__sinit>
 80266c0:	69ab      	ldr	r3, [r5, #24]
 80266c2:	68ac      	ldr	r4, [r5, #8]
 80266c4:	b913      	cbnz	r3, 80266cc <_puts_r+0x1c>
 80266c6:	4628      	mov	r0, r5
 80266c8:	f7fe fe04 	bl	80252d4 <__sinit>
 80266cc:	4b2c      	ldr	r3, [pc, #176]	; (8026780 <_puts_r+0xd0>)
 80266ce:	429c      	cmp	r4, r3
 80266d0:	d120      	bne.n	8026714 <_puts_r+0x64>
 80266d2:	686c      	ldr	r4, [r5, #4]
 80266d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80266d6:	07db      	lsls	r3, r3, #31
 80266d8:	d405      	bmi.n	80266e6 <_puts_r+0x36>
 80266da:	89a3      	ldrh	r3, [r4, #12]
 80266dc:	0598      	lsls	r0, r3, #22
 80266de:	d402      	bmi.n	80266e6 <_puts_r+0x36>
 80266e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80266e2:	f7fe ffcd 	bl	8025680 <__retarget_lock_acquire_recursive>
 80266e6:	89a3      	ldrh	r3, [r4, #12]
 80266e8:	0719      	lsls	r1, r3, #28
 80266ea:	d51d      	bpl.n	8026728 <_puts_r+0x78>
 80266ec:	6923      	ldr	r3, [r4, #16]
 80266ee:	b1db      	cbz	r3, 8026728 <_puts_r+0x78>
 80266f0:	3e01      	subs	r6, #1
 80266f2:	68a3      	ldr	r3, [r4, #8]
 80266f4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80266f8:	3b01      	subs	r3, #1
 80266fa:	60a3      	str	r3, [r4, #8]
 80266fc:	bb39      	cbnz	r1, 802674e <_puts_r+0x9e>
 80266fe:	2b00      	cmp	r3, #0
 8026700:	da38      	bge.n	8026774 <_puts_r+0xc4>
 8026702:	4622      	mov	r2, r4
 8026704:	210a      	movs	r1, #10
 8026706:	4628      	mov	r0, r5
 8026708:	f001 fae2 	bl	8027cd0 <__swbuf_r>
 802670c:	3001      	adds	r0, #1
 802670e:	d011      	beq.n	8026734 <_puts_r+0x84>
 8026710:	250a      	movs	r5, #10
 8026712:	e011      	b.n	8026738 <_puts_r+0x88>
 8026714:	4b1b      	ldr	r3, [pc, #108]	; (8026784 <_puts_r+0xd4>)
 8026716:	429c      	cmp	r4, r3
 8026718:	d101      	bne.n	802671e <_puts_r+0x6e>
 802671a:	68ac      	ldr	r4, [r5, #8]
 802671c:	e7da      	b.n	80266d4 <_puts_r+0x24>
 802671e:	4b1a      	ldr	r3, [pc, #104]	; (8026788 <_puts_r+0xd8>)
 8026720:	429c      	cmp	r4, r3
 8026722:	bf08      	it	eq
 8026724:	68ec      	ldreq	r4, [r5, #12]
 8026726:	e7d5      	b.n	80266d4 <_puts_r+0x24>
 8026728:	4621      	mov	r1, r4
 802672a:	4628      	mov	r0, r5
 802672c:	f001 fb34 	bl	8027d98 <__swsetup_r>
 8026730:	2800      	cmp	r0, #0
 8026732:	d0dd      	beq.n	80266f0 <_puts_r+0x40>
 8026734:	f04f 35ff 	mov.w	r5, #4294967295
 8026738:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802673a:	07da      	lsls	r2, r3, #31
 802673c:	d405      	bmi.n	802674a <_puts_r+0x9a>
 802673e:	89a3      	ldrh	r3, [r4, #12]
 8026740:	059b      	lsls	r3, r3, #22
 8026742:	d402      	bmi.n	802674a <_puts_r+0x9a>
 8026744:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8026746:	f7fe ff9d 	bl	8025684 <__retarget_lock_release_recursive>
 802674a:	4628      	mov	r0, r5
 802674c:	bd70      	pop	{r4, r5, r6, pc}
 802674e:	2b00      	cmp	r3, #0
 8026750:	da04      	bge.n	802675c <_puts_r+0xac>
 8026752:	69a2      	ldr	r2, [r4, #24]
 8026754:	429a      	cmp	r2, r3
 8026756:	dc06      	bgt.n	8026766 <_puts_r+0xb6>
 8026758:	290a      	cmp	r1, #10
 802675a:	d004      	beq.n	8026766 <_puts_r+0xb6>
 802675c:	6823      	ldr	r3, [r4, #0]
 802675e:	1c5a      	adds	r2, r3, #1
 8026760:	6022      	str	r2, [r4, #0]
 8026762:	7019      	strb	r1, [r3, #0]
 8026764:	e7c5      	b.n	80266f2 <_puts_r+0x42>
 8026766:	4622      	mov	r2, r4
 8026768:	4628      	mov	r0, r5
 802676a:	f001 fab1 	bl	8027cd0 <__swbuf_r>
 802676e:	3001      	adds	r0, #1
 8026770:	d1bf      	bne.n	80266f2 <_puts_r+0x42>
 8026772:	e7df      	b.n	8026734 <_puts_r+0x84>
 8026774:	6823      	ldr	r3, [r4, #0]
 8026776:	250a      	movs	r5, #10
 8026778:	1c5a      	adds	r2, r3, #1
 802677a:	6022      	str	r2, [r4, #0]
 802677c:	701d      	strb	r5, [r3, #0]
 802677e:	e7db      	b.n	8026738 <_puts_r+0x88>
 8026780:	08047564 	.word	0x08047564
 8026784:	08047584 	.word	0x08047584
 8026788:	08047544 	.word	0x08047544

0802678c <puts>:
 802678c:	4b02      	ldr	r3, [pc, #8]	; (8026798 <puts+0xc>)
 802678e:	4601      	mov	r1, r0
 8026790:	6818      	ldr	r0, [r3, #0]
 8026792:	f7ff bf8d 	b.w	80266b0 <_puts_r>
 8026796:	bf00      	nop
 8026798:	200004c4 	.word	0x200004c4

0802679c <rand>:
 802679c:	4b16      	ldr	r3, [pc, #88]	; (80267f8 <rand+0x5c>)
 802679e:	b510      	push	{r4, lr}
 80267a0:	681c      	ldr	r4, [r3, #0]
 80267a2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80267a4:	b9b3      	cbnz	r3, 80267d4 <rand+0x38>
 80267a6:	2018      	movs	r0, #24
 80267a8:	f7fe ff6e 	bl	8025688 <malloc>
 80267ac:	63a0      	str	r0, [r4, #56]	; 0x38
 80267ae:	b928      	cbnz	r0, 80267bc <rand+0x20>
 80267b0:	4602      	mov	r2, r0
 80267b2:	4b12      	ldr	r3, [pc, #72]	; (80267fc <rand+0x60>)
 80267b4:	4812      	ldr	r0, [pc, #72]	; (8026800 <rand+0x64>)
 80267b6:	214e      	movs	r1, #78	; 0x4e
 80267b8:	f001 fba8 	bl	8027f0c <__assert_func>
 80267bc:	4a11      	ldr	r2, [pc, #68]	; (8026804 <rand+0x68>)
 80267be:	4b12      	ldr	r3, [pc, #72]	; (8026808 <rand+0x6c>)
 80267c0:	e9c0 2300 	strd	r2, r3, [r0]
 80267c4:	4b11      	ldr	r3, [pc, #68]	; (802680c <rand+0x70>)
 80267c6:	6083      	str	r3, [r0, #8]
 80267c8:	230b      	movs	r3, #11
 80267ca:	8183      	strh	r3, [r0, #12]
 80267cc:	2201      	movs	r2, #1
 80267ce:	2300      	movs	r3, #0
 80267d0:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80267d4:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 80267d6:	4a0e      	ldr	r2, [pc, #56]	; (8026810 <rand+0x74>)
 80267d8:	6920      	ldr	r0, [r4, #16]
 80267da:	6963      	ldr	r3, [r4, #20]
 80267dc:	490d      	ldr	r1, [pc, #52]	; (8026814 <rand+0x78>)
 80267de:	4342      	muls	r2, r0
 80267e0:	fb01 2203 	mla	r2, r1, r3, r2
 80267e4:	fba0 0101 	umull	r0, r1, r0, r1
 80267e8:	1c43      	adds	r3, r0, #1
 80267ea:	eb42 0001 	adc.w	r0, r2, r1
 80267ee:	e9c4 3004 	strd	r3, r0, [r4, #16]
 80267f2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80267f6:	bd10      	pop	{r4, pc}
 80267f8:	200004c4 	.word	0x200004c4
 80267fc:	080475a8 	.word	0x080475a8
 8026800:	0804770e 	.word	0x0804770e
 8026804:	abcd330e 	.word	0xabcd330e
 8026808:	e66d1234 	.word	0xe66d1234
 802680c:	0005deec 	.word	0x0005deec
 8026810:	5851f42d 	.word	0x5851f42d
 8026814:	4c957f2d 	.word	0x4c957f2d

08026818 <cleanup_glue>:
 8026818:	b538      	push	{r3, r4, r5, lr}
 802681a:	460c      	mov	r4, r1
 802681c:	6809      	ldr	r1, [r1, #0]
 802681e:	4605      	mov	r5, r0
 8026820:	b109      	cbz	r1, 8026826 <cleanup_glue+0xe>
 8026822:	f7ff fff9 	bl	8026818 <cleanup_glue>
 8026826:	4621      	mov	r1, r4
 8026828:	4628      	mov	r0, r5
 802682a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802682e:	f7ff b9ed 	b.w	8025c0c <_free_r>
 8026832:	Address 0x0000000008026832 is out of bounds.


08026834 <_reclaim_reent>:
 8026834:	4b2c      	ldr	r3, [pc, #176]	; (80268e8 <_reclaim_reent+0xb4>)
 8026836:	681b      	ldr	r3, [r3, #0]
 8026838:	4283      	cmp	r3, r0
 802683a:	b570      	push	{r4, r5, r6, lr}
 802683c:	4604      	mov	r4, r0
 802683e:	d051      	beq.n	80268e4 <_reclaim_reent+0xb0>
 8026840:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8026842:	b143      	cbz	r3, 8026856 <_reclaim_reent+0x22>
 8026844:	68db      	ldr	r3, [r3, #12]
 8026846:	2b00      	cmp	r3, #0
 8026848:	d14a      	bne.n	80268e0 <_reclaim_reent+0xac>
 802684a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 802684c:	6819      	ldr	r1, [r3, #0]
 802684e:	b111      	cbz	r1, 8026856 <_reclaim_reent+0x22>
 8026850:	4620      	mov	r0, r4
 8026852:	f7ff f9db 	bl	8025c0c <_free_r>
 8026856:	6961      	ldr	r1, [r4, #20]
 8026858:	b111      	cbz	r1, 8026860 <_reclaim_reent+0x2c>
 802685a:	4620      	mov	r0, r4
 802685c:	f7ff f9d6 	bl	8025c0c <_free_r>
 8026860:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8026862:	b111      	cbz	r1, 802686a <_reclaim_reent+0x36>
 8026864:	4620      	mov	r0, r4
 8026866:	f7ff f9d1 	bl	8025c0c <_free_r>
 802686a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 802686c:	b111      	cbz	r1, 8026874 <_reclaim_reent+0x40>
 802686e:	4620      	mov	r0, r4
 8026870:	f7ff f9cc 	bl	8025c0c <_free_r>
 8026874:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8026876:	b111      	cbz	r1, 802687e <_reclaim_reent+0x4a>
 8026878:	4620      	mov	r0, r4
 802687a:	f7ff f9c7 	bl	8025c0c <_free_r>
 802687e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8026880:	b111      	cbz	r1, 8026888 <_reclaim_reent+0x54>
 8026882:	4620      	mov	r0, r4
 8026884:	f7ff f9c2 	bl	8025c0c <_free_r>
 8026888:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 802688a:	b111      	cbz	r1, 8026892 <_reclaim_reent+0x5e>
 802688c:	4620      	mov	r0, r4
 802688e:	f7ff f9bd 	bl	8025c0c <_free_r>
 8026892:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8026894:	b111      	cbz	r1, 802689c <_reclaim_reent+0x68>
 8026896:	4620      	mov	r0, r4
 8026898:	f7ff f9b8 	bl	8025c0c <_free_r>
 802689c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802689e:	b111      	cbz	r1, 80268a6 <_reclaim_reent+0x72>
 80268a0:	4620      	mov	r0, r4
 80268a2:	f7ff f9b3 	bl	8025c0c <_free_r>
 80268a6:	69a3      	ldr	r3, [r4, #24]
 80268a8:	b1e3      	cbz	r3, 80268e4 <_reclaim_reent+0xb0>
 80268aa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80268ac:	4620      	mov	r0, r4
 80268ae:	4798      	blx	r3
 80268b0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80268b2:	b1b9      	cbz	r1, 80268e4 <_reclaim_reent+0xb0>
 80268b4:	4620      	mov	r0, r4
 80268b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80268ba:	f7ff bfad 	b.w	8026818 <cleanup_glue>
 80268be:	5949      	ldr	r1, [r1, r5]
 80268c0:	b941      	cbnz	r1, 80268d4 <_reclaim_reent+0xa0>
 80268c2:	3504      	adds	r5, #4
 80268c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80268c6:	2d80      	cmp	r5, #128	; 0x80
 80268c8:	68d9      	ldr	r1, [r3, #12]
 80268ca:	d1f8      	bne.n	80268be <_reclaim_reent+0x8a>
 80268cc:	4620      	mov	r0, r4
 80268ce:	f7ff f99d 	bl	8025c0c <_free_r>
 80268d2:	e7ba      	b.n	802684a <_reclaim_reent+0x16>
 80268d4:	680e      	ldr	r6, [r1, #0]
 80268d6:	4620      	mov	r0, r4
 80268d8:	f7ff f998 	bl	8025c0c <_free_r>
 80268dc:	4631      	mov	r1, r6
 80268de:	e7ef      	b.n	80268c0 <_reclaim_reent+0x8c>
 80268e0:	2500      	movs	r5, #0
 80268e2:	e7ef      	b.n	80268c4 <_reclaim_reent+0x90>
 80268e4:	bd70      	pop	{r4, r5, r6, pc}
 80268e6:	bf00      	nop
 80268e8:	200004c4 	.word	0x200004c4

080268ec <modf>:
 80268ec:	b570      	push	{r4, r5, r6, lr}
 80268ee:	ed2d 8b02 	vpush	{d8}
 80268f2:	eeb0 8b40 	vmov.f64	d8, d0
 80268f6:	ee18 5a90 	vmov	r5, s17
 80268fa:	4604      	mov	r4, r0
 80268fc:	f3c5 500a 	ubfx	r0, r5, #20, #11
 8026900:	f2a0 33ff 	subw	r3, r0, #1023	; 0x3ff
 8026904:	2b13      	cmp	r3, #19
 8026906:	ee10 1a10 	vmov	r1, s0
 802690a:	dc23      	bgt.n	8026954 <modf+0x68>
 802690c:	2b00      	cmp	r3, #0
 802690e:	da09      	bge.n	8026924 <modf+0x38>
 8026910:	2200      	movs	r2, #0
 8026912:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8026916:	e9c4 2300 	strd	r2, r3, [r4]
 802691a:	eeb0 0b48 	vmov.f64	d0, d8
 802691e:	ecbd 8b02 	vpop	{d8}
 8026922:	bd70      	pop	{r4, r5, r6, pc}
 8026924:	481d      	ldr	r0, [pc, #116]	; (802699c <modf+0xb0>)
 8026926:	4118      	asrs	r0, r3
 8026928:	ea05 0300 	and.w	r3, r5, r0
 802692c:	4319      	orrs	r1, r3
 802692e:	d107      	bne.n	8026940 <modf+0x54>
 8026930:	ed84 0b00 	vstr	d0, [r4]
 8026934:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8026938:	460a      	mov	r2, r1
 802693a:	ec43 2b18 	vmov	d8, r2, r3
 802693e:	e7ec      	b.n	802691a <modf+0x2e>
 8026940:	2200      	movs	r2, #0
 8026942:	ea25 0300 	bic.w	r3, r5, r0
 8026946:	ec43 2b17 	vmov	d7, r2, r3
 802694a:	e9c4 2300 	strd	r2, r3, [r4]
 802694e:	ee38 8b47 	vsub.f64	d8, d8, d7
 8026952:	e7e2      	b.n	802691a <modf+0x2e>
 8026954:	2b33      	cmp	r3, #51	; 0x33
 8026956:	dd0d      	ble.n	8026974 <modf+0x88>
 8026958:	ed84 0b00 	vstr	d0, [r4]
 802695c:	f003 fd3a 	bl	802a3d4 <__fpclassifyd>
 8026960:	b920      	cbnz	r0, 802696c <modf+0x80>
 8026962:	ee38 8b08 	vadd.f64	d8, d8, d8
 8026966:	ed84 8b00 	vstr	d8, [r4]
 802696a:	e7d6      	b.n	802691a <modf+0x2e>
 802696c:	2200      	movs	r2, #0
 802696e:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8026972:	e7e2      	b.n	802693a <modf+0x4e>
 8026974:	f2a0 4313 	subw	r3, r0, #1043	; 0x413
 8026978:	f04f 30ff 	mov.w	r0, #4294967295
 802697c:	40d8      	lsrs	r0, r3
 802697e:	ea11 0600 	ands.w	r6, r1, r0
 8026982:	d105      	bne.n	8026990 <modf+0xa4>
 8026984:	ed84 0b00 	vstr	d0, [r4]
 8026988:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 802698c:	4632      	mov	r2, r6
 802698e:	e7d4      	b.n	802693a <modf+0x4e>
 8026990:	ee18 3a90 	vmov	r3, s17
 8026994:	ea21 0200 	bic.w	r2, r1, r0
 8026998:	e7d5      	b.n	8026946 <modf+0x5a>
 802699a:	bf00      	nop
 802699c:	000fffff 	.word	0x000fffff

080269a0 <_sbrk_r>:
 80269a0:	b538      	push	{r3, r4, r5, lr}
 80269a2:	4d06      	ldr	r5, [pc, #24]	; (80269bc <_sbrk_r+0x1c>)
 80269a4:	2300      	movs	r3, #0
 80269a6:	4604      	mov	r4, r0
 80269a8:	4608      	mov	r0, r1
 80269aa:	602b      	str	r3, [r5, #0]
 80269ac:	f7e1 fce8 	bl	8008380 <_sbrk>
 80269b0:	1c43      	adds	r3, r0, #1
 80269b2:	d102      	bne.n	80269ba <_sbrk_r+0x1a>
 80269b4:	682b      	ldr	r3, [r5, #0]
 80269b6:	b103      	cbz	r3, 80269ba <_sbrk_r+0x1a>
 80269b8:	6023      	str	r3, [r4, #0]
 80269ba:	bd38      	pop	{r3, r4, r5, pc}
 80269bc:	20030134 	.word	0x20030134

080269c0 <sniprintf>:
 80269c0:	b40c      	push	{r2, r3}
 80269c2:	b530      	push	{r4, r5, lr}
 80269c4:	4b17      	ldr	r3, [pc, #92]	; (8026a24 <sniprintf+0x64>)
 80269c6:	1e0c      	subs	r4, r1, #0
 80269c8:	681d      	ldr	r5, [r3, #0]
 80269ca:	b09d      	sub	sp, #116	; 0x74
 80269cc:	da08      	bge.n	80269e0 <sniprintf+0x20>
 80269ce:	238b      	movs	r3, #139	; 0x8b
 80269d0:	602b      	str	r3, [r5, #0]
 80269d2:	f04f 30ff 	mov.w	r0, #4294967295
 80269d6:	b01d      	add	sp, #116	; 0x74
 80269d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80269dc:	b002      	add	sp, #8
 80269de:	4770      	bx	lr
 80269e0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80269e4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80269e8:	bf14      	ite	ne
 80269ea:	f104 33ff 	addne.w	r3, r4, #4294967295
 80269ee:	4623      	moveq	r3, r4
 80269f0:	9304      	str	r3, [sp, #16]
 80269f2:	9307      	str	r3, [sp, #28]
 80269f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80269f8:	9002      	str	r0, [sp, #8]
 80269fa:	9006      	str	r0, [sp, #24]
 80269fc:	f8ad 3016 	strh.w	r3, [sp, #22]
 8026a00:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8026a02:	ab21      	add	r3, sp, #132	; 0x84
 8026a04:	a902      	add	r1, sp, #8
 8026a06:	4628      	mov	r0, r5
 8026a08:	9301      	str	r3, [sp, #4]
 8026a0a:	f002 ff0b 	bl	8029824 <_svfiprintf_r>
 8026a0e:	1c43      	adds	r3, r0, #1
 8026a10:	bfbc      	itt	lt
 8026a12:	238b      	movlt	r3, #139	; 0x8b
 8026a14:	602b      	strlt	r3, [r5, #0]
 8026a16:	2c00      	cmp	r4, #0
 8026a18:	d0dd      	beq.n	80269d6 <sniprintf+0x16>
 8026a1a:	9b02      	ldr	r3, [sp, #8]
 8026a1c:	2200      	movs	r2, #0
 8026a1e:	701a      	strb	r2, [r3, #0]
 8026a20:	e7d9      	b.n	80269d6 <sniprintf+0x16>
 8026a22:	bf00      	nop
 8026a24:	200004c4 	.word	0x200004c4

08026a28 <siprintf>:
 8026a28:	b40e      	push	{r1, r2, r3}
 8026a2a:	b500      	push	{lr}
 8026a2c:	b09c      	sub	sp, #112	; 0x70
 8026a2e:	ab1d      	add	r3, sp, #116	; 0x74
 8026a30:	9002      	str	r0, [sp, #8]
 8026a32:	9006      	str	r0, [sp, #24]
 8026a34:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8026a38:	4809      	ldr	r0, [pc, #36]	; (8026a60 <siprintf+0x38>)
 8026a3a:	9107      	str	r1, [sp, #28]
 8026a3c:	9104      	str	r1, [sp, #16]
 8026a3e:	4909      	ldr	r1, [pc, #36]	; (8026a64 <siprintf+0x3c>)
 8026a40:	f853 2b04 	ldr.w	r2, [r3], #4
 8026a44:	9105      	str	r1, [sp, #20]
 8026a46:	6800      	ldr	r0, [r0, #0]
 8026a48:	9301      	str	r3, [sp, #4]
 8026a4a:	a902      	add	r1, sp, #8
 8026a4c:	f002 feea 	bl	8029824 <_svfiprintf_r>
 8026a50:	9b02      	ldr	r3, [sp, #8]
 8026a52:	2200      	movs	r2, #0
 8026a54:	701a      	strb	r2, [r3, #0]
 8026a56:	b01c      	add	sp, #112	; 0x70
 8026a58:	f85d eb04 	ldr.w	lr, [sp], #4
 8026a5c:	b003      	add	sp, #12
 8026a5e:	4770      	bx	lr
 8026a60:	200004c4 	.word	0x200004c4
 8026a64:	ffff0208 	.word	0xffff0208

08026a68 <siscanf>:
 8026a68:	b40e      	push	{r1, r2, r3}
 8026a6a:	b510      	push	{r4, lr}
 8026a6c:	b09f      	sub	sp, #124	; 0x7c
 8026a6e:	ac21      	add	r4, sp, #132	; 0x84
 8026a70:	f44f 7101 	mov.w	r1, #516	; 0x204
 8026a74:	f854 2b04 	ldr.w	r2, [r4], #4
 8026a78:	9201      	str	r2, [sp, #4]
 8026a7a:	f8ad 101c 	strh.w	r1, [sp, #28]
 8026a7e:	9004      	str	r0, [sp, #16]
 8026a80:	9008      	str	r0, [sp, #32]
 8026a82:	f7d9 fbe7 	bl	8000254 <strlen>
 8026a86:	4b0c      	ldr	r3, [pc, #48]	; (8026ab8 <siscanf+0x50>)
 8026a88:	9005      	str	r0, [sp, #20]
 8026a8a:	9009      	str	r0, [sp, #36]	; 0x24
 8026a8c:	930d      	str	r3, [sp, #52]	; 0x34
 8026a8e:	480b      	ldr	r0, [pc, #44]	; (8026abc <siscanf+0x54>)
 8026a90:	9a01      	ldr	r2, [sp, #4]
 8026a92:	6800      	ldr	r0, [r0, #0]
 8026a94:	9403      	str	r4, [sp, #12]
 8026a96:	2300      	movs	r3, #0
 8026a98:	9311      	str	r3, [sp, #68]	; 0x44
 8026a9a:	9316      	str	r3, [sp, #88]	; 0x58
 8026a9c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8026aa0:	f8ad 301e 	strh.w	r3, [sp, #30]
 8026aa4:	a904      	add	r1, sp, #16
 8026aa6:	4623      	mov	r3, r4
 8026aa8:	f003 f816 	bl	8029ad8 <__ssvfiscanf_r>
 8026aac:	b01f      	add	sp, #124	; 0x7c
 8026aae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8026ab2:	b003      	add	sp, #12
 8026ab4:	4770      	bx	lr
 8026ab6:	bf00      	nop
 8026ab8:	08026ae3 	.word	0x08026ae3
 8026abc:	200004c4 	.word	0x200004c4

08026ac0 <__sread>:
 8026ac0:	b510      	push	{r4, lr}
 8026ac2:	460c      	mov	r4, r1
 8026ac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8026ac8:	f003 fc72 	bl	802a3b0 <_read_r>
 8026acc:	2800      	cmp	r0, #0
 8026ace:	bfab      	itete	ge
 8026ad0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8026ad2:	89a3      	ldrhlt	r3, [r4, #12]
 8026ad4:	181b      	addge	r3, r3, r0
 8026ad6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8026ada:	bfac      	ite	ge
 8026adc:	6563      	strge	r3, [r4, #84]	; 0x54
 8026ade:	81a3      	strhlt	r3, [r4, #12]
 8026ae0:	bd10      	pop	{r4, pc}

08026ae2 <__seofread>:
 8026ae2:	2000      	movs	r0, #0
 8026ae4:	4770      	bx	lr

08026ae6 <__swrite>:
 8026ae6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8026aea:	461f      	mov	r7, r3
 8026aec:	898b      	ldrh	r3, [r1, #12]
 8026aee:	05db      	lsls	r3, r3, #23
 8026af0:	4605      	mov	r5, r0
 8026af2:	460c      	mov	r4, r1
 8026af4:	4616      	mov	r6, r2
 8026af6:	d505      	bpl.n	8026b04 <__swrite+0x1e>
 8026af8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8026afc:	2302      	movs	r3, #2
 8026afe:	2200      	movs	r2, #0
 8026b00:	f002 fa16 	bl	8028f30 <_lseek_r>
 8026b04:	89a3      	ldrh	r3, [r4, #12]
 8026b06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8026b0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8026b0e:	81a3      	strh	r3, [r4, #12]
 8026b10:	4632      	mov	r2, r6
 8026b12:	463b      	mov	r3, r7
 8026b14:	4628      	mov	r0, r5
 8026b16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8026b1a:	f001 b92b 	b.w	8027d74 <_write_r>

08026b1e <__sseek>:
 8026b1e:	b510      	push	{r4, lr}
 8026b20:	460c      	mov	r4, r1
 8026b22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8026b26:	f002 fa03 	bl	8028f30 <_lseek_r>
 8026b2a:	1c43      	adds	r3, r0, #1
 8026b2c:	89a3      	ldrh	r3, [r4, #12]
 8026b2e:	bf15      	itete	ne
 8026b30:	6560      	strne	r0, [r4, #84]	; 0x54
 8026b32:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8026b36:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8026b3a:	81a3      	strheq	r3, [r4, #12]
 8026b3c:	bf18      	it	ne
 8026b3e:	81a3      	strhne	r3, [r4, #12]
 8026b40:	bd10      	pop	{r4, pc}

08026b42 <__sclose>:
 8026b42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8026b46:	f001 b9ff 	b.w	8027f48 <_close_r>

08026b4a <stpcpy>:
 8026b4a:	4603      	mov	r3, r0
 8026b4c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8026b50:	4618      	mov	r0, r3
 8026b52:	f803 2b01 	strb.w	r2, [r3], #1
 8026b56:	2a00      	cmp	r2, #0
 8026b58:	d1f8      	bne.n	8026b4c <stpcpy+0x2>
 8026b5a:	4770      	bx	lr

08026b5c <strcat>:
 8026b5c:	b510      	push	{r4, lr}
 8026b5e:	4602      	mov	r2, r0
 8026b60:	7814      	ldrb	r4, [r2, #0]
 8026b62:	4613      	mov	r3, r2
 8026b64:	3201      	adds	r2, #1
 8026b66:	2c00      	cmp	r4, #0
 8026b68:	d1fa      	bne.n	8026b60 <strcat+0x4>
 8026b6a:	3b01      	subs	r3, #1
 8026b6c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8026b70:	f803 2f01 	strb.w	r2, [r3, #1]!
 8026b74:	2a00      	cmp	r2, #0
 8026b76:	d1f9      	bne.n	8026b6c <strcat+0x10>
 8026b78:	bd10      	pop	{r4, pc}

08026b7a <strchr>:
 8026b7a:	b2c9      	uxtb	r1, r1
 8026b7c:	4603      	mov	r3, r0
 8026b7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8026b82:	b11a      	cbz	r2, 8026b8c <strchr+0x12>
 8026b84:	428a      	cmp	r2, r1
 8026b86:	d1f9      	bne.n	8026b7c <strchr+0x2>
 8026b88:	4618      	mov	r0, r3
 8026b8a:	4770      	bx	lr
 8026b8c:	2900      	cmp	r1, #0
 8026b8e:	bf18      	it	ne
 8026b90:	2300      	movne	r3, #0
 8026b92:	e7f9      	b.n	8026b88 <strchr+0xe>

08026b94 <strcpy>:
 8026b94:	4603      	mov	r3, r0
 8026b96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8026b9a:	f803 2b01 	strb.w	r2, [r3], #1
 8026b9e:	2a00      	cmp	r2, #0
 8026ba0:	d1f9      	bne.n	8026b96 <strcpy+0x2>
 8026ba2:	4770      	bx	lr

08026ba4 <iso_year_adjust>:
 8026ba4:	6942      	ldr	r2, [r0, #20]
 8026ba6:	2a00      	cmp	r2, #0
 8026ba8:	f240 736c 	movw	r3, #1900	; 0x76c
 8026bac:	bfa8      	it	ge
 8026bae:	f06f 0363 	mvnge.w	r3, #99	; 0x63
 8026bb2:	4413      	add	r3, r2
 8026bb4:	0792      	lsls	r2, r2, #30
 8026bb6:	d105      	bne.n	8026bc4 <iso_year_adjust+0x20>
 8026bb8:	2164      	movs	r1, #100	; 0x64
 8026bba:	fb93 f2f1 	sdiv	r2, r3, r1
 8026bbe:	fb01 3212 	mls	r2, r1, r2, r3
 8026bc2:	b9da      	cbnz	r2, 8026bfc <iso_year_adjust+0x58>
 8026bc4:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8026bc8:	fb93 f1f2 	sdiv	r1, r3, r2
 8026bcc:	fb02 3311 	mls	r3, r2, r1, r3
 8026bd0:	fab3 f383 	clz	r3, r3
 8026bd4:	095b      	lsrs	r3, r3, #5
 8026bd6:	e9d0 0206 	ldrd	r0, r2, [r0, #24]
 8026bda:	0040      	lsls	r0, r0, #1
 8026bdc:	eb00 1002 	add.w	r0, r0, r2, lsl #4
 8026be0:	4418      	add	r0, r3
 8026be2:	f241 63a2 	movw	r3, #5794	; 0x16a2
 8026be6:	4298      	cmp	r0, r3
 8026be8:	d03a      	beq.n	8026c60 <iso_year_adjust+0xbc>
 8026bea:	dc21      	bgt.n	8026c30 <iso_year_adjust+0x8c>
 8026bec:	2801      	cmp	r0, #1
 8026bee:	dc1a      	bgt.n	8026c26 <iso_year_adjust+0x82>
 8026bf0:	2800      	cmp	r0, #0
 8026bf2:	bfb4      	ite	lt
 8026bf4:	2000      	movlt	r0, #0
 8026bf6:	f04f 30ff 	movge.w	r0, #4294967295
 8026bfa:	4770      	bx	lr
 8026bfc:	2301      	movs	r3, #1
 8026bfe:	e7ea      	b.n	8026bd6 <iso_year_adjust+0x32>
 8026c00:	2817      	cmp	r0, #23
 8026c02:	d813      	bhi.n	8026c2c <iso_year_adjust+0x88>
 8026c04:	e8df f000 	tbb	[pc, r0]
 8026c08:	0c0c0c0c 	.word	0x0c0c0c0c
 8026c0c:	0c0c1212 	.word	0x0c0c1212
 8026c10:	12121212 	.word	0x12121212
 8026c14:	12121212 	.word	0x12121212
 8026c18:	0c0c1212 	.word	0x0c0c1212
 8026c1c:	0c0c1212 	.word	0x0c0c1212
 8026c20:	f04f 30ff 	mov.w	r0, #4294967295
 8026c24:	4770      	bx	lr
 8026c26:	380a      	subs	r0, #10
 8026c28:	2817      	cmp	r0, #23
 8026c2a:	d9e9      	bls.n	8026c00 <iso_year_adjust+0x5c>
 8026c2c:	2000      	movs	r0, #0
 8026c2e:	4770      	bx	lr
 8026c30:	f241 63b4 	movw	r3, #5812	; 0x16b4
 8026c34:	4298      	cmp	r0, r3
 8026c36:	dc06      	bgt.n	8026c46 <iso_year_adjust+0xa2>
 8026c38:	f241 63b1 	movw	r3, #5809	; 0x16b1
 8026c3c:	4298      	cmp	r0, r3
 8026c3e:	bfd4      	ite	le
 8026c40:	2000      	movle	r0, #0
 8026c42:	2001      	movgt	r0, #1
 8026c44:	4770      	bx	lr
 8026c46:	f5a0 50b6 	sub.w	r0, r0, #5824	; 0x16c0
 8026c4a:	3802      	subs	r0, #2
 8026c4c:	2815      	cmp	r0, #21
 8026c4e:	d8ed      	bhi.n	8026c2c <iso_year_adjust+0x88>
 8026c50:	2301      	movs	r3, #1
 8026c52:	4083      	lsls	r3, r0
 8026c54:	4803      	ldr	r0, [pc, #12]	; (8026c64 <iso_year_adjust+0xc0>)
 8026c56:	4018      	ands	r0, r3
 8026c58:	3800      	subs	r0, #0
 8026c5a:	bf18      	it	ne
 8026c5c:	2001      	movne	r0, #1
 8026c5e:	4770      	bx	lr
 8026c60:	2001      	movs	r0, #1
 8026c62:	4770      	bx	lr
 8026c64:	002a001f 	.word	0x002a001f

08026c68 <__strftime.isra.0>:
 8026c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026c6c:	b08f      	sub	sp, #60	; 0x3c
 8026c6e:	461e      	mov	r6, r3
 8026c70:	2300      	movs	r3, #0
 8026c72:	4607      	mov	r7, r0
 8026c74:	460d      	mov	r5, r1
 8026c76:	9302      	str	r3, [sp, #8]
 8026c78:	461c      	mov	r4, r3
 8026c7a:	7813      	ldrb	r3, [r2, #0]
 8026c7c:	2b00      	cmp	r3, #0
 8026c7e:	f000 84ba 	beq.w	80275f6 <__strftime.isra.0+0x98e>
 8026c82:	2b25      	cmp	r3, #37	; 0x25
 8026c84:	d11f      	bne.n	8026cc6 <__strftime.isra.0+0x5e>
 8026c86:	f892 b001 	ldrb.w	fp, [r2, #1]
 8026c8a:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
 8026c8e:	d024      	beq.n	8026cda <__strftime.isra.0+0x72>
 8026c90:	f1bb 0f2b 	cmp.w	fp, #43	; 0x2b
 8026c94:	d021      	beq.n	8026cda <__strftime.isra.0+0x72>
 8026c96:	f102 0801 	add.w	r8, r2, #1
 8026c9a:	f04f 0b00 	mov.w	fp, #0
 8026c9e:	f898 2000 	ldrb.w	r2, [r8]
 8026ca2:	3a31      	subs	r2, #49	; 0x31
 8026ca4:	2a08      	cmp	r2, #8
 8026ca6:	d81b      	bhi.n	8026ce0 <__strftime.isra.0+0x78>
 8026ca8:	4640      	mov	r0, r8
 8026caa:	220a      	movs	r2, #10
 8026cac:	a906      	add	r1, sp, #24
 8026cae:	f000 fdc9 	bl	8027844 <strtoul>
 8026cb2:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8026cb6:	4681      	mov	r9, r0
 8026cb8:	f898 2000 	ldrb.w	r2, [r8]
 8026cbc:	2a45      	cmp	r2, #69	; 0x45
 8026cbe:	d112      	bne.n	8026ce6 <__strftime.isra.0+0x7e>
 8026cc0:	f108 0801 	add.w	r8, r8, #1
 8026cc4:	e011      	b.n	8026cea <__strftime.isra.0+0x82>
 8026cc6:	1e69      	subs	r1, r5, #1
 8026cc8:	42a1      	cmp	r1, r4
 8026cca:	d802      	bhi.n	8026cd2 <__strftime.isra.0+0x6a>
 8026ccc:	2400      	movs	r4, #0
 8026cce:	f000 bc95 	b.w	80275fc <__strftime.isra.0+0x994>
 8026cd2:	553b      	strb	r3, [r7, r4]
 8026cd4:	3201      	adds	r2, #1
 8026cd6:	3401      	adds	r4, #1
 8026cd8:	e7cf      	b.n	8026c7a <__strftime.isra.0+0x12>
 8026cda:	f102 0802 	add.w	r8, r2, #2
 8026cde:	e7de      	b.n	8026c9e <__strftime.isra.0+0x36>
 8026ce0:	f04f 0900 	mov.w	r9, #0
 8026ce4:	e7e8      	b.n	8026cb8 <__strftime.isra.0+0x50>
 8026ce6:	2a4f      	cmp	r2, #79	; 0x4f
 8026ce8:	d0ea      	beq.n	8026cc0 <__strftime.isra.0+0x58>
 8026cea:	f898 0000 	ldrb.w	r0, [r8]
 8026cee:	f1a0 0225 	sub.w	r2, r0, #37	; 0x25
 8026cf2:	2a55      	cmp	r2, #85	; 0x55
 8026cf4:	d8ea      	bhi.n	8026ccc <__strftime.isra.0+0x64>
 8026cf6:	a301      	add	r3, pc, #4	; (adr r3, 8026cfc <__strftime.isra.0+0x94>)
 8026cf8:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8026cfc:	080275eb 	.word	0x080275eb
 8026d00:	08026ccd 	.word	0x08026ccd
 8026d04:	08026ccd 	.word	0x08026ccd
 8026d08:	08026ccd 	.word	0x08026ccd
 8026d0c:	08026ccd 	.word	0x08026ccd
 8026d10:	08026ccd 	.word	0x08026ccd
 8026d14:	08026ccd 	.word	0x08026ccd
 8026d18:	08026ccd 	.word	0x08026ccd
 8026d1c:	08026ccd 	.word	0x08026ccd
 8026d20:	08026ccd 	.word	0x08026ccd
 8026d24:	08026ccd 	.word	0x08026ccd
 8026d28:	08026ccd 	.word	0x08026ccd
 8026d2c:	08026ccd 	.word	0x08026ccd
 8026d30:	08026ccd 	.word	0x08026ccd
 8026d34:	08026ccd 	.word	0x08026ccd
 8026d38:	08026ccd 	.word	0x08026ccd
 8026d3c:	08026ccd 	.word	0x08026ccd
 8026d40:	08026ccd 	.word	0x08026ccd
 8026d44:	08026ccd 	.word	0x08026ccd
 8026d48:	08026ccd 	.word	0x08026ccd
 8026d4c:	08026ccd 	.word	0x08026ccd
 8026d50:	08026ccd 	.word	0x08026ccd
 8026d54:	08026ccd 	.word	0x08026ccd
 8026d58:	08026ccd 	.word	0x08026ccd
 8026d5c:	08026ccd 	.word	0x08026ccd
 8026d60:	08026ccd 	.word	0x08026ccd
 8026d64:	08026ccd 	.word	0x08026ccd
 8026d68:	08026ccd 	.word	0x08026ccd
 8026d6c:	08026e91 	.word	0x08026e91
 8026d70:	08026ee9 	.word	0x08026ee9
 8026d74:	08026f57 	.word	0x08026f57
 8026d78:	08026ff5 	.word	0x08026ff5
 8026d7c:	08026ccd 	.word	0x08026ccd
 8026d80:	08027041 	.word	0x08027041
 8026d84:	0802712d 	.word	0x0802712d
 8026d88:	08027207 	.word	0x08027207
 8026d8c:	08027215 	.word	0x08027215
 8026d90:	08026ccd 	.word	0x08026ccd
 8026d94:	08026ccd 	.word	0x08026ccd
 8026d98:	08026ccd 	.word	0x08026ccd
 8026d9c:	08027245 	.word	0x08027245
 8026da0:	08026ccd 	.word	0x08026ccd
 8026da4:	08026ccd 	.word	0x08026ccd
 8026da8:	08027259 	.word	0x08027259
 8026dac:	08026ccd 	.word	0x08026ccd
 8026db0:	080272ab 	.word	0x080272ab
 8026db4:	080273bf 	.word	0x080273bf
 8026db8:	080273cf 	.word	0x080273cf
 8026dbc:	080273f7 	.word	0x080273f7
 8026dc0:	08027431 	.word	0x08027431
 8026dc4:	080274a5 	.word	0x080274a5
 8026dc8:	08026f4f 	.word	0x08026f4f
 8026dcc:	080274d1 	.word	0x080274d1
 8026dd0:	08027599 	.word	0x08027599
 8026dd4:	08026ccd 	.word	0x08026ccd
 8026dd8:	08026ccd 	.word	0x08026ccd
 8026ddc:	08026ccd 	.word	0x08026ccd
 8026de0:	08026ccd 	.word	0x08026ccd
 8026de4:	08026ccd 	.word	0x08026ccd
 8026de8:	08026ccd 	.word	0x08026ccd
 8026dec:	08026e55 	.word	0x08026e55
 8026df0:	08026ebf 	.word	0x08026ebf
 8026df4:	08026f15 	.word	0x08026f15
 8026df8:	08026fd1 	.word	0x08026fd1
 8026dfc:	08026fd1 	.word	0x08026fd1
 8026e00:	08026ccd 	.word	0x08026ccd
 8026e04:	08027093 	.word	0x08027093
 8026e08:	08026ebf 	.word	0x08026ebf
 8026e0c:	08026ccd 	.word	0x08026ccd
 8026e10:	08027237 	.word	0x08027237
 8026e14:	08027207 	.word	0x08027207
 8026e18:	08027215 	.word	0x08027215
 8026e1c:	0802723f 	.word	0x0802723f
 8026e20:	08027249 	.word	0x08027249
 8026e24:	08026ccd 	.word	0x08026ccd
 8026e28:	08027259 	.word	0x08027259
 8026e2c:	08026ccd 	.word	0x08026ccd
 8026e30:	08026f3f 	.word	0x08026f3f
 8026e34:	080272bd 	.word	0x080272bd
 8026e38:	080273c3 	.word	0x080273c3
 8026e3c:	080273dd 	.word	0x080273dd
 8026e40:	08026ccd 	.word	0x08026ccd
 8026e44:	08027497 	.word	0x08027497
 8026e48:	08026f47 	.word	0x08026f47
 8026e4c:	080274b5 	.word	0x080274b5
 8026e50:	08027523 	.word	0x08027523
 8026e54:	69b3      	ldr	r3, [r6, #24]
 8026e56:	4aa9      	ldr	r2, [pc, #676]	; (80270fc <__strftime.isra.0+0x494>)
 8026e58:	3318      	adds	r3, #24
 8026e5a:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 8026e5e:	4648      	mov	r0, r9
 8026e60:	f7d9 f9f8 	bl	8000254 <strlen>
 8026e64:	f109 39ff 	add.w	r9, r9, #4294967295
 8026e68:	4420      	add	r0, r4
 8026e6a:	1e6b      	subs	r3, r5, #1
 8026e6c:	42a0      	cmp	r0, r4
 8026e6e:	d107      	bne.n	8026e80 <__strftime.isra.0+0x218>
 8026e70:	f898 3000 	ldrb.w	r3, [r8]
 8026e74:	2b00      	cmp	r3, #0
 8026e76:	f000 83be 	beq.w	80275f6 <__strftime.isra.0+0x98e>
 8026e7a:	f108 0201 	add.w	r2, r8, #1
 8026e7e:	e6fc      	b.n	8026c7a <__strftime.isra.0+0x12>
 8026e80:	42a3      	cmp	r3, r4
 8026e82:	f67f af23 	bls.w	8026ccc <__strftime.isra.0+0x64>
 8026e86:	f819 2f01 	ldrb.w	r2, [r9, #1]!
 8026e8a:	553a      	strb	r2, [r7, r4]
 8026e8c:	3401      	adds	r4, #1
 8026e8e:	e7ed      	b.n	8026e6c <__strftime.isra.0+0x204>
 8026e90:	69b2      	ldr	r2, [r6, #24]
 8026e92:	4b9a      	ldr	r3, [pc, #616]	; (80270fc <__strftime.isra.0+0x494>)
 8026e94:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8026e98:	f8d3 907c 	ldr.w	r9, [r3, #124]	; 0x7c
 8026e9c:	4648      	mov	r0, r9
 8026e9e:	f7d9 f9d9 	bl	8000254 <strlen>
 8026ea2:	f109 39ff 	add.w	r9, r9, #4294967295
 8026ea6:	4420      	add	r0, r4
 8026ea8:	1e6b      	subs	r3, r5, #1
 8026eaa:	42a0      	cmp	r0, r4
 8026eac:	d0e0      	beq.n	8026e70 <__strftime.isra.0+0x208>
 8026eae:	42a3      	cmp	r3, r4
 8026eb0:	f67f af0c 	bls.w	8026ccc <__strftime.isra.0+0x64>
 8026eb4:	f819 2f01 	ldrb.w	r2, [r9, #1]!
 8026eb8:	553a      	strb	r2, [r7, r4]
 8026eba:	3401      	adds	r4, #1
 8026ebc:	e7f5      	b.n	8026eaa <__strftime.isra.0+0x242>
 8026ebe:	4b8f      	ldr	r3, [pc, #572]	; (80270fc <__strftime.isra.0+0x494>)
 8026ec0:	6932      	ldr	r2, [r6, #16]
 8026ec2:	f853 9022 	ldr.w	r9, [r3, r2, lsl #2]
 8026ec6:	4648      	mov	r0, r9
 8026ec8:	f7d9 f9c4 	bl	8000254 <strlen>
 8026ecc:	f109 39ff 	add.w	r9, r9, #4294967295
 8026ed0:	4420      	add	r0, r4
 8026ed2:	1e6b      	subs	r3, r5, #1
 8026ed4:	42a0      	cmp	r0, r4
 8026ed6:	d0cb      	beq.n	8026e70 <__strftime.isra.0+0x208>
 8026ed8:	42a3      	cmp	r3, r4
 8026eda:	f67f aef7 	bls.w	8026ccc <__strftime.isra.0+0x64>
 8026ede:	f819 2f01 	ldrb.w	r2, [r9, #1]!
 8026ee2:	553a      	strb	r2, [r7, r4]
 8026ee4:	3401      	adds	r4, #1
 8026ee6:	e7f5      	b.n	8026ed4 <__strftime.isra.0+0x26c>
 8026ee8:	6933      	ldr	r3, [r6, #16]
 8026eea:	4a84      	ldr	r2, [pc, #528]	; (80270fc <__strftime.isra.0+0x494>)
 8026eec:	330c      	adds	r3, #12
 8026eee:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 8026ef2:	4648      	mov	r0, r9
 8026ef4:	f7d9 f9ae 	bl	8000254 <strlen>
 8026ef8:	f109 39ff 	add.w	r9, r9, #4294967295
 8026efc:	4420      	add	r0, r4
 8026efe:	1e6b      	subs	r3, r5, #1
 8026f00:	42a0      	cmp	r0, r4
 8026f02:	d0b5      	beq.n	8026e70 <__strftime.isra.0+0x208>
 8026f04:	42a3      	cmp	r3, r4
 8026f06:	f67f aee1 	bls.w	8026ccc <__strftime.isra.0+0x64>
 8026f0a:	f819 2f01 	ldrb.w	r2, [r9, #1]!
 8026f0e:	553a      	strb	r2, [r7, r4]
 8026f10:	3401      	adds	r4, #1
 8026f12:	e7f5      	b.n	8026f00 <__strftime.isra.0+0x298>
 8026f14:	4b79      	ldr	r3, [pc, #484]	; (80270fc <__strftime.isra.0+0x494>)
 8026f16:	f8d3 90a0 	ldr.w	r9, [r3, #160]	; 0xa0
 8026f1a:	4648      	mov	r0, r9
 8026f1c:	f7d9 f99a 	bl	8000254 <strlen>
 8026f20:	f899 3000 	ldrb.w	r3, [r9]
 8026f24:	2b00      	cmp	r3, #0
 8026f26:	d0a3      	beq.n	8026e70 <__strftime.isra.0+0x208>
 8026f28:	4633      	mov	r3, r6
 8026f2a:	464a      	mov	r2, r9
 8026f2c:	1b29      	subs	r1, r5, r4
 8026f2e:	1938      	adds	r0, r7, r4
 8026f30:	f7ff fe9a 	bl	8026c68 <__strftime.isra.0>
 8026f34:	2800      	cmp	r0, #0
 8026f36:	f77f aec9 	ble.w	8026ccc <__strftime.isra.0+0x64>
 8026f3a:	4404      	add	r4, r0
 8026f3c:	e798      	b.n	8026e70 <__strftime.isra.0+0x208>
 8026f3e:	4b6f      	ldr	r3, [pc, #444]	; (80270fc <__strftime.isra.0+0x494>)
 8026f40:	f8d3 90e4 	ldr.w	r9, [r3, #228]	; 0xe4
 8026f44:	e7e9      	b.n	8026f1a <__strftime.isra.0+0x2b2>
 8026f46:	4b6d      	ldr	r3, [pc, #436]	; (80270fc <__strftime.isra.0+0x494>)
 8026f48:	f8d3 909c 	ldr.w	r9, [r3, #156]	; 0x9c
 8026f4c:	e7e5      	b.n	8026f1a <__strftime.isra.0+0x2b2>
 8026f4e:	4b6b      	ldr	r3, [pc, #428]	; (80270fc <__strftime.isra.0+0x494>)
 8026f50:	f8d3 9098 	ldr.w	r9, [r3, #152]	; 0x98
 8026f54:	e7e1      	b.n	8026f1a <__strftime.isra.0+0x2b2>
 8026f56:	496a      	ldr	r1, [pc, #424]	; (8027100 <__strftime.isra.0+0x498>)
 8026f58:	f8d6 a014 	ldr.w	sl, [r6, #20]
 8026f5c:	458a      	cmp	sl, r1
 8026f5e:	bfac      	ite	ge
 8026f60:	2100      	movge	r1, #0
 8026f62:	2101      	movlt	r1, #1
 8026f64:	f1ba 0f00 	cmp.w	sl, #0
 8026f68:	db11      	blt.n	8026f8e <__strftime.isra.0+0x326>
 8026f6a:	2064      	movs	r0, #100	; 0x64
 8026f6c:	fb9a f0f0 	sdiv	r0, sl, r0
 8026f70:	3013      	adds	r0, #19
 8026f72:	f1bb 0f00 	cmp.w	fp, #0
 8026f76:	d014      	beq.n	8026fa2 <__strftime.isra.0+0x33a>
 8026f78:	2863      	cmp	r0, #99	; 0x63
 8026f7a:	dd27      	ble.n	8026fcc <__strftime.isra.0+0x364>
 8026f7c:	4b61      	ldr	r3, [pc, #388]	; (8027104 <__strftime.isra.0+0x49c>)
 8026f7e:	4a62      	ldr	r2, [pc, #392]	; (8027108 <__strftime.isra.0+0x4a0>)
 8026f80:	f1bb 0f2b 	cmp.w	fp, #43	; 0x2b
 8026f84:	bf18      	it	ne
 8026f86:	461a      	movne	r2, r3
 8026f88:	f8df c198 	ldr.w	ip, [pc, #408]	; 8027124 <__strftime.isra.0+0x4bc>
 8026f8c:	e00c      	b.n	8026fa8 <__strftime.isra.0+0x340>
 8026f8e:	f20a 706c 	addw	r0, sl, #1900	; 0x76c
 8026f92:	9103      	str	r1, [sp, #12]
 8026f94:	f000 ff6e 	bl	8027e74 <abs>
 8026f98:	2264      	movs	r2, #100	; 0x64
 8026f9a:	9903      	ldr	r1, [sp, #12]
 8026f9c:	fb90 f0f2 	sdiv	r0, r0, r2
 8026fa0:	e7e7      	b.n	8026f72 <__strftime.isra.0+0x30a>
 8026fa2:	4a58      	ldr	r2, [pc, #352]	; (8027104 <__strftime.isra.0+0x49c>)
 8026fa4:	f8df c180 	ldr.w	ip, [pc, #384]	; 8027128 <__strftime.isra.0+0x4c0>
 8026fa8:	4b58      	ldr	r3, [pc, #352]	; (802710c <__strftime.isra.0+0x4a4>)
 8026faa:	9001      	str	r0, [sp, #4]
 8026fac:	f1b9 0f02 	cmp.w	r9, #2
 8026fb0:	bf2c      	ite	cs
 8026fb2:	ebc1 0109 	rsbcs	r1, r1, r9
 8026fb6:	f1c1 0102 	rsbcc	r1, r1, #2
 8026fba:	9100      	str	r1, [sp, #0]
 8026fbc:	4950      	ldr	r1, [pc, #320]	; (8027100 <__strftime.isra.0+0x498>)
 8026fbe:	458a      	cmp	sl, r1
 8026fc0:	bfa8      	it	ge
 8026fc2:	4613      	movge	r3, r2
 8026fc4:	4662      	mov	r2, ip
 8026fc6:	1b29      	subs	r1, r5, r4
 8026fc8:	1938      	adds	r0, r7, r4
 8026fca:	e028      	b.n	802701e <__strftime.isra.0+0x3b6>
 8026fcc:	4a4d      	ldr	r2, [pc, #308]	; (8027104 <__strftime.isra.0+0x49c>)
 8026fce:	e7db      	b.n	8026f88 <__strftime.isra.0+0x320>
 8026fd0:	494f      	ldr	r1, [pc, #316]	; (8027110 <__strftime.isra.0+0x4a8>)
 8026fd2:	4a50      	ldr	r2, [pc, #320]	; (8027114 <__strftime.isra.0+0x4ac>)
 8026fd4:	68f3      	ldr	r3, [r6, #12]
 8026fd6:	2864      	cmp	r0, #100	; 0x64
 8026fd8:	bf08      	it	eq
 8026fda:	460a      	moveq	r2, r1
 8026fdc:	1b29      	subs	r1, r5, r4
 8026fde:	1938      	adds	r0, r7, r4
 8026fe0:	f7ff fcee 	bl	80269c0 <sniprintf>
 8026fe4:	2800      	cmp	r0, #0
 8026fe6:	f6ff ae71 	blt.w	8026ccc <__strftime.isra.0+0x64>
 8026fea:	4404      	add	r4, r0
 8026fec:	42a5      	cmp	r5, r4
 8026fee:	f63f af3f 	bhi.w	8026e70 <__strftime.isra.0+0x208>
 8026ff2:	e66b      	b.n	8026ccc <__strftime.isra.0+0x64>
 8026ff4:	6970      	ldr	r0, [r6, #20]
 8026ff6:	6933      	ldr	r3, [r6, #16]
 8026ff8:	f8d6 a00c 	ldr.w	sl, [r6, #12]
 8026ffc:	2800      	cmp	r0, #0
 8026ffe:	eb07 0904 	add.w	r9, r7, r4
 8027002:	eba5 0104 	sub.w	r1, r5, r4
 8027006:	f103 0301 	add.w	r3, r3, #1
 802700a:	db0b      	blt.n	8027024 <__strftime.isra.0+0x3bc>
 802700c:	2264      	movs	r2, #100	; 0x64
 802700e:	fb90 fcf2 	sdiv	ip, r0, r2
 8027012:	fb02 001c 	mls	r0, r2, ip, r0
 8027016:	4a40      	ldr	r2, [pc, #256]	; (8027118 <__strftime.isra.0+0x4b0>)
 8027018:	e9cd a000 	strd	sl, r0, [sp]
 802701c:	4648      	mov	r0, r9
 802701e:	f7ff fccf 	bl	80269c0 <sniprintf>
 8027022:	e7df      	b.n	8026fe4 <__strftime.isra.0+0x37c>
 8027024:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8027028:	e9cd 1303 	strd	r1, r3, [sp, #12]
 802702c:	f000 ff22 	bl	8027e74 <abs>
 8027030:	2264      	movs	r2, #100	; 0x64
 8027032:	e9dd 1303 	ldrd	r1, r3, [sp, #12]
 8027036:	fb90 fcf2 	sdiv	ip, r0, r2
 802703a:	fb0c 0012 	mls	r0, ip, r2, r0
 802703e:	e7ea      	b.n	8027016 <__strftime.isra.0+0x3ae>
 8027040:	2225      	movs	r2, #37	; 0x25
 8027042:	f88d 2018 	strb.w	r2, [sp, #24]
 8027046:	f1bb 0f00 	cmp.w	fp, #0
 802704a:	d011      	beq.n	8027070 <__strftime.isra.0+0x408>
 802704c:	f1b9 0f06 	cmp.w	r9, #6
 8027050:	bf38      	it	cc
 8027052:	f04f 0906 	movcc.w	r9, #6
 8027056:	f1b9 0306 	subs.w	r3, r9, #6
 802705a:	f88d b019 	strb.w	fp, [sp, #25]
 802705e:	d10c      	bne.n	802707a <__strftime.isra.0+0x412>
 8027060:	f10d 001a 	add.w	r0, sp, #26
 8027064:	492d      	ldr	r1, [pc, #180]	; (802711c <__strftime.isra.0+0x4b4>)
 8027066:	f7ff fd95 	bl	8026b94 <strcpy>
 802706a:	4633      	mov	r3, r6
 802706c:	aa06      	add	r2, sp, #24
 802706e:	e75d      	b.n	8026f2c <__strftime.isra.0+0x2c4>
 8027070:	f04f 0b2b 	mov.w	fp, #43	; 0x2b
 8027074:	f04f 090a 	mov.w	r9, #10
 8027078:	e7ed      	b.n	8027056 <__strftime.isra.0+0x3ee>
 802707a:	4a29      	ldr	r2, [pc, #164]	; (8027120 <__strftime.isra.0+0x4b8>)
 802707c:	211e      	movs	r1, #30
 802707e:	f10d 001a 	add.w	r0, sp, #26
 8027082:	f7ff fc9d 	bl	80269c0 <sniprintf>
 8027086:	2800      	cmp	r0, #0
 8027088:	ddea      	ble.n	8027060 <__strftime.isra.0+0x3f8>
 802708a:	f10d 031a 	add.w	r3, sp, #26
 802708e:	4418      	add	r0, r3
 8027090:	e7e8      	b.n	8027064 <__strftime.isra.0+0x3fc>
 8027092:	4630      	mov	r0, r6
 8027094:	f7ff fd86 	bl	8026ba4 <iso_year_adjust>
 8027098:	4681      	mov	r9, r0
 802709a:	6970      	ldr	r0, [r6, #20]
 802709c:	2800      	cmp	r0, #0
 802709e:	db11      	blt.n	80270c4 <__strftime.isra.0+0x45c>
 80270a0:	2364      	movs	r3, #100	; 0x64
 80270a2:	fb90 f2f3 	sdiv	r2, r0, r3
 80270a6:	fb03 0012 	mls	r0, r3, r2, r0
 80270aa:	2264      	movs	r2, #100	; 0x64
 80270ac:	4481      	add	r9, r0
 80270ae:	fb99 f3f2 	sdiv	r3, r9, r2
 80270b2:	fb02 9913 	mls	r9, r2, r3, r9
 80270b6:	4491      	add	r9, r2
 80270b8:	fbb9 f3f2 	udiv	r3, r9, r2
 80270bc:	fb02 9313 	mls	r3, r2, r3, r9
 80270c0:	4a13      	ldr	r2, [pc, #76]	; (8027110 <__strftime.isra.0+0x4a8>)
 80270c2:	e78b      	b.n	8026fdc <__strftime.isra.0+0x374>
 80270c4:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 80270c8:	f000 fed4 	bl	8027e74 <abs>
 80270cc:	2364      	movs	r3, #100	; 0x64
 80270ce:	f1b9 0f00 	cmp.w	r9, #0
 80270d2:	fb90 f2f3 	sdiv	r2, r0, r3
 80270d6:	fb02 0013 	mls	r0, r2, r3, r0
 80270da:	da07      	bge.n	80270ec <__strftime.isra.0+0x484>
 80270dc:	6972      	ldr	r2, [r6, #20]
 80270de:	f2a3 73cf 	subw	r3, r3, #1999	; 0x7cf
 80270e2:	429a      	cmp	r2, r3
 80270e4:	bfb8      	it	lt
 80270e6:	f04f 0901 	movlt.w	r9, #1
 80270ea:	e7de      	b.n	80270aa <__strftime.isra.0+0x442>
 80270ec:	d0dd      	beq.n	80270aa <__strftime.isra.0+0x442>
 80270ee:	6972      	ldr	r2, [r6, #20]
 80270f0:	4b03      	ldr	r3, [pc, #12]	; (8027100 <__strftime.isra.0+0x498>)
 80270f2:	429a      	cmp	r2, r3
 80270f4:	bfb8      	it	lt
 80270f6:	f04f 39ff 	movlt.w	r9, #4294967295
 80270fa:	e7d6      	b.n	80270aa <__strftime.isra.0+0x442>
 80270fc:	080478f0 	.word	0x080478f0
 8027100:	fffff894 	.word	0xfffff894
 8027104:	08047aa3 	.word	0x08047aa3
 8027108:	08047778 	.word	0x08047778
 802710c:	08047cfe 	.word	0x08047cfe
 8027110:	08047788 	.word	0x08047788
 8027114:	0804777a 	.word	0x0804777a
 8027118:	0804777e 	.word	0x0804777e
 802711c:	08047791 	.word	0x08047791
 8027120:	0804778d 	.word	0x0804778d
 8027124:	08047770 	.word	0x08047770
 8027128:	08047769 	.word	0x08047769
 802712c:	6971      	ldr	r1, [r6, #20]
 802712e:	4ab6      	ldr	r2, [pc, #728]	; (8027408 <__strftime.isra.0+0x7a0>)
 8027130:	4291      	cmp	r1, r2
 8027132:	bfac      	ite	ge
 8027134:	2300      	movge	r3, #0
 8027136:	2301      	movlt	r3, #1
 8027138:	4630      	mov	r0, r6
 802713a:	e9cd 3103 	strd	r3, r1, [sp, #12]
 802713e:	f7ff fd31 	bl	8026ba4 <iso_year_adjust>
 8027142:	9904      	ldr	r1, [sp, #16]
 8027144:	2900      	cmp	r1, #0
 8027146:	4682      	mov	sl, r0
 8027148:	db2c      	blt.n	80271a4 <__strftime.isra.0+0x53c>
 802714a:	2264      	movs	r2, #100	; 0x64
 802714c:	fb91 f2f2 	sdiv	r2, r1, r2
 8027150:	3213      	adds	r2, #19
 8027152:	6970      	ldr	r0, [r6, #20]
 8027154:	2800      	cmp	r0, #0
 8027156:	db30      	blt.n	80271ba <__strftime.isra.0+0x552>
 8027158:	f04f 0c64 	mov.w	ip, #100	; 0x64
 802715c:	fb90 fefc 	sdiv	lr, r0, ip
 8027160:	fb0c 001e 	mls	r0, ip, lr, r0
 8027164:	f1ba 0f00 	cmp.w	sl, #0
 8027168:	da36      	bge.n	80271d8 <__strftime.isra.0+0x570>
 802716a:	6971      	ldr	r1, [r6, #20]
 802716c:	4ba7      	ldr	r3, [pc, #668]	; (802740c <__strftime.isra.0+0x7a4>)
 802716e:	4299      	cmp	r1, r3
 8027170:	db3d      	blt.n	80271ee <__strftime.isra.0+0x586>
 8027172:	4482      	add	sl, r0
 8027174:	f1ba 3fff 	cmp.w	sl, #4294967295
 8027178:	d13e      	bne.n	80271f8 <__strftime.isra.0+0x590>
 802717a:	3a01      	subs	r2, #1
 802717c:	f04f 0a63 	mov.w	sl, #99	; 0x63
 8027180:	9b03      	ldr	r3, [sp, #12]
 8027182:	2064      	movs	r0, #100	; 0x64
 8027184:	fb00 aa02 	mla	sl, r0, r2, sl
 8027188:	2b00      	cmp	r3, #0
 802718a:	f000 81ad 	beq.w	80274e8 <__strftime.isra.0+0x880>
 802718e:	222d      	movs	r2, #45	; 0x2d
 8027190:	f88d 2018 	strb.w	r2, [sp, #24]
 8027194:	f1b9 0f00 	cmp.w	r9, #0
 8027198:	d001      	beq.n	802719e <__strftime.isra.0+0x536>
 802719a:	f109 39ff 	add.w	r9, r9, #4294967295
 802719e:	f10d 0219 	add.w	r2, sp, #25
 80271a2:	e1ac      	b.n	80274fe <__strftime.isra.0+0x896>
 80271a4:	f201 706c 	addw	r0, r1, #1900	; 0x76c
 80271a8:	9104      	str	r1, [sp, #16]
 80271aa:	f000 fe63 	bl	8027e74 <abs>
 80271ae:	f04f 0c64 	mov.w	ip, #100	; 0x64
 80271b2:	9904      	ldr	r1, [sp, #16]
 80271b4:	fb90 f2fc 	sdiv	r2, r0, ip
 80271b8:	e7cb      	b.n	8027152 <__strftime.isra.0+0x4ea>
 80271ba:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 80271be:	e9cd 1204 	strd	r1, r2, [sp, #16]
 80271c2:	f000 fe57 	bl	8027e74 <abs>
 80271c6:	f04f 0c64 	mov.w	ip, #100	; 0x64
 80271ca:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
 80271ce:	fb90 fefc 	sdiv	lr, r0, ip
 80271d2:	fb0e 001c 	mls	r0, lr, ip, r0
 80271d6:	e7c5      	b.n	8027164 <__strftime.isra.0+0x4fc>
 80271d8:	d0cb      	beq.n	8027172 <__strftime.isra.0+0x50a>
 80271da:	4b8b      	ldr	r3, [pc, #556]	; (8027408 <__strftime.isra.0+0x7a0>)
 80271dc:	4299      	cmp	r1, r3
 80271de:	bfb4      	ite	lt
 80271e0:	2301      	movlt	r3, #1
 80271e2:	2300      	movge	r3, #0
 80271e4:	9303      	str	r3, [sp, #12]
 80271e6:	bfb8      	it	lt
 80271e8:	f04f 3aff 	movlt.w	sl, #4294967295
 80271ec:	e7c1      	b.n	8027172 <__strftime.isra.0+0x50a>
 80271ee:	f04f 0a01 	mov.w	sl, #1
 80271f2:	f8cd a00c 	str.w	sl, [sp, #12]
 80271f6:	e7bc      	b.n	8027172 <__strftime.isra.0+0x50a>
 80271f8:	f1ba 0f64 	cmp.w	sl, #100	; 0x64
 80271fc:	bf04      	itt	eq
 80271fe:	3201      	addeq	r2, #1
 8027200:	f04f 0a00 	moveq.w	sl, #0
 8027204:	e7bc      	b.n	8027180 <__strftime.isra.0+0x518>
 8027206:	4982      	ldr	r1, [pc, #520]	; (8027410 <__strftime.isra.0+0x7a8>)
 8027208:	4a82      	ldr	r2, [pc, #520]	; (8027414 <__strftime.isra.0+0x7ac>)
 802720a:	68b3      	ldr	r3, [r6, #8]
 802720c:	286b      	cmp	r0, #107	; 0x6b
 802720e:	bf08      	it	eq
 8027210:	460a      	moveq	r2, r1
 8027212:	e6e3      	b.n	8026fdc <__strftime.isra.0+0x374>
 8027214:	68b3      	ldr	r3, [r6, #8]
 8027216:	b163      	cbz	r3, 8027232 <__strftime.isra.0+0x5ca>
 8027218:	2b0c      	cmp	r3, #12
 802721a:	d004      	beq.n	8027226 <__strftime.isra.0+0x5be>
 802721c:	210c      	movs	r1, #12
 802721e:	fb93 f2f1 	sdiv	r2, r3, r1
 8027222:	fb01 3312 	mls	r3, r1, r2, r3
 8027226:	497b      	ldr	r1, [pc, #492]	; (8027414 <__strftime.isra.0+0x7ac>)
 8027228:	4a79      	ldr	r2, [pc, #484]	; (8027410 <__strftime.isra.0+0x7a8>)
 802722a:	2849      	cmp	r0, #73	; 0x49
 802722c:	bf08      	it	eq
 802722e:	460a      	moveq	r2, r1
 8027230:	e6d4      	b.n	8026fdc <__strftime.isra.0+0x374>
 8027232:	230c      	movs	r3, #12
 8027234:	e7f7      	b.n	8027226 <__strftime.isra.0+0x5be>
 8027236:	69f3      	ldr	r3, [r6, #28]
 8027238:	4a77      	ldr	r2, [pc, #476]	; (8027418 <__strftime.isra.0+0x7b0>)
 802723a:	3301      	adds	r3, #1
 802723c:	e6ce      	b.n	8026fdc <__strftime.isra.0+0x374>
 802723e:	6933      	ldr	r3, [r6, #16]
 8027240:	3301      	adds	r3, #1
 8027242:	e73d      	b.n	80270c0 <__strftime.isra.0+0x458>
 8027244:	6873      	ldr	r3, [r6, #4]
 8027246:	e73b      	b.n	80270c0 <__strftime.isra.0+0x458>
 8027248:	1e6b      	subs	r3, r5, #1
 802724a:	429c      	cmp	r4, r3
 802724c:	f4bf ad3e 	bcs.w	8026ccc <__strftime.isra.0+0x64>
 8027250:	230a      	movs	r3, #10
 8027252:	553b      	strb	r3, [r7, r4]
 8027254:	3401      	adds	r4, #1
 8027256:	e60b      	b.n	8026e70 <__strftime.isra.0+0x208>
 8027258:	68b3      	ldr	r3, [r6, #8]
 802725a:	2b0b      	cmp	r3, #11
 802725c:	4b6f      	ldr	r3, [pc, #444]	; (802741c <__strftime.isra.0+0x7b4>)
 802725e:	bfd4      	ite	le
 8027260:	2200      	movle	r2, #0
 8027262:	2201      	movgt	r2, #1
 8027264:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8027268:	f8d3 90a4 	ldr.w	r9, [r3, #164]	; 0xa4
 802726c:	4648      	mov	r0, r9
 802726e:	f7d8 fff1 	bl	8000254 <strlen>
 8027272:	f109 32ff 	add.w	r2, r9, #4294967295
 8027276:	4420      	add	r0, r4
 8027278:	f105 3cff 	add.w	ip, r5, #4294967295
 802727c:	42a0      	cmp	r0, r4
 802727e:	f43f adf7 	beq.w	8026e70 <__strftime.isra.0+0x208>
 8027282:	45a4      	cmp	ip, r4
 8027284:	f67f ad22 	bls.w	8026ccc <__strftime.isra.0+0x64>
 8027288:	f898 1000 	ldrb.w	r1, [r8]
 802728c:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8027290:	2950      	cmp	r1, #80	; 0x50
 8027292:	d107      	bne.n	80272a4 <__strftime.isra.0+0x63c>
 8027294:	4962      	ldr	r1, [pc, #392]	; (8027420 <__strftime.isra.0+0x7b8>)
 8027296:	5cc9      	ldrb	r1, [r1, r3]
 8027298:	f001 0103 	and.w	r1, r1, #3
 802729c:	2901      	cmp	r1, #1
 802729e:	bf08      	it	eq
 80272a0:	3320      	addeq	r3, #32
 80272a2:	b2db      	uxtb	r3, r3
 80272a4:	553b      	strb	r3, [r7, r4]
 80272a6:	3401      	adds	r4, #1
 80272a8:	e7e8      	b.n	802727c <__strftime.isra.0+0x614>
 80272aa:	6873      	ldr	r3, [r6, #4]
 80272ac:	9300      	str	r3, [sp, #0]
 80272ae:	4a5d      	ldr	r2, [pc, #372]	; (8027424 <__strftime.isra.0+0x7bc>)
 80272b0:	68b3      	ldr	r3, [r6, #8]
 80272b2:	1b29      	subs	r1, r5, r4
 80272b4:	1938      	adds	r0, r7, r4
 80272b6:	f7ff fb83 	bl	80269c0 <sniprintf>
 80272ba:	e693      	b.n	8026fe4 <__strftime.isra.0+0x37c>
 80272bc:	6a33      	ldr	r3, [r6, #32]
 80272be:	2b00      	cmp	r3, #0
 80272c0:	db7a      	blt.n	80273b8 <__strftime.isra.0+0x750>
 80272c2:	f000 fb73 	bl	80279ac <__tz_lock>
 80272c6:	9b02      	ldr	r3, [sp, #8]
 80272c8:	b90b      	cbnz	r3, 80272ce <__strftime.isra.0+0x666>
 80272ca:	f000 fb7b 	bl	80279c4 <_tzset_unlocked>
 80272ce:	f001 fd77 	bl	8028dc0 <__gettzinfo>
 80272d2:	6a33      	ldr	r3, [r6, #32]
 80272d4:	2b00      	cmp	r3, #0
 80272d6:	bfd4      	ite	le
 80272d8:	2200      	movle	r2, #0
 80272da:	2201      	movgt	r2, #1
 80272dc:	2328      	movs	r3, #40	; 0x28
 80272de:	fb02 3303 	mla	r3, r2, r3, r3
 80272e2:	58c3      	ldr	r3, [r0, r3]
 80272e4:	f1c3 0900 	rsb	r9, r3, #0
 80272e8:	f000 fb66 	bl	80279b8 <__tz_unlock>
 80272ec:	2301      	movs	r3, #1
 80272ee:	9302      	str	r3, [sp, #8]
 80272f0:	6972      	ldr	r2, [r6, #20]
 80272f2:	f1b2 0345 	subs.w	r3, r2, #69	; 0x45
 80272f6:	ea4f 7ce2 	mov.w	ip, r2, asr #31
 80272fa:	f16c 0c00 	sbc.w	ip, ip, #0
 80272fe:	f1bc 0f00 	cmp.w	ip, #0
 8027302:	eba5 0104 	sub.w	r1, r5, r4
 8027306:	eb07 0004 	add.w	r0, r7, r4
 802730a:	da02      	bge.n	8027312 <__strftime.isra.0+0x6aa>
 802730c:	3303      	adds	r3, #3
 802730e:	f14c 0c00 	adc.w	ip, ip, #0
 8027312:	089b      	lsrs	r3, r3, #2
 8027314:	ea43 738c 	orr.w	r3, r3, ip, lsl #30
 8027318:	f102 3aff 	add.w	sl, r2, #4294967295
 802731c:	ea4f 0cac 	mov.w	ip, ip, asr #2
 8027320:	f04f 0e64 	mov.w	lr, #100	; 0x64
 8027324:	fb9a fefe 	sdiv	lr, sl, lr
 8027328:	ebb3 030e 	subs.w	r3, r3, lr
 802732c:	eb6c 7cee 	sbc.w	ip, ip, lr, asr #31
 8027330:	f202 1a2b 	addw	sl, r2, #299	; 0x12b
 8027334:	f44f 7ec8 	mov.w	lr, #400	; 0x190
 8027338:	fb9a fefe 	sdiv	lr, sl, lr
 802733c:	eb13 030e 	adds.w	r3, r3, lr
 8027340:	eb4c 7eee 	adc.w	lr, ip, lr, asr #31
 8027344:	3a46      	subs	r2, #70	; 0x46
 8027346:	f240 1c6d 	movw	ip, #365	; 0x16d
 802734a:	fb0c f202 	mul.w	r2, ip, r2
 802734e:	189b      	adds	r3, r3, r2
 8027350:	eb4e 72e2 	adc.w	r2, lr, r2, asr #31
 8027354:	f8d6 e01c 	ldr.w	lr, [r6, #28]
 8027358:	f04f 0c18 	mov.w	ip, #24
 802735c:	eb13 030e 	adds.w	r3, r3, lr
 8027360:	eb42 72ee 	adc.w	r2, r2, lr, asr #31
 8027364:	fba3 3e0c 	umull	r3, lr, r3, ip
 8027368:	fb0c e202 	mla	r2, ip, r2, lr
 802736c:	f8d6 e008 	ldr.w	lr, [r6, #8]
 8027370:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
 8027374:	eb13 030e 	adds.w	r3, r3, lr
 8027378:	eb42 7eee 	adc.w	lr, r2, lr, asr #31
 802737c:	fba3 320c 	umull	r3, r2, r3, ip
 8027380:	fb0c 220e 	mla	r2, ip, lr, r2
 8027384:	f8d6 e004 	ldr.w	lr, [r6, #4]
 8027388:	eb13 030e 	adds.w	r3, r3, lr
 802738c:	eb42 72ee 	adc.w	r2, r2, lr, asr #31
 8027390:	fba3 3e0c 	umull	r3, lr, r3, ip
 8027394:	fb0c e202 	mla	r2, ip, r2, lr
 8027398:	f8d6 e000 	ldr.w	lr, [r6]
 802739c:	eb13 030e 	adds.w	r3, r3, lr
 80273a0:	eb42 72ee 	adc.w	r2, r2, lr, asr #31
 80273a4:	ebb3 0309 	subs.w	r3, r3, r9
 80273a8:	eb62 72e9 	sbc.w	r2, r2, r9, asr #31
 80273ac:	e9cd 3200 	strd	r3, r2, [sp]
 80273b0:	4a1d      	ldr	r2, [pc, #116]	; (8027428 <__strftime.isra.0+0x7c0>)
 80273b2:	f7ff fb05 	bl	80269c0 <sniprintf>
 80273b6:	e615      	b.n	8026fe4 <__strftime.isra.0+0x37c>
 80273b8:	f04f 0900 	mov.w	r9, #0
 80273bc:	e798      	b.n	80272f0 <__strftime.isra.0+0x688>
 80273be:	6833      	ldr	r3, [r6, #0]
 80273c0:	e67e      	b.n	80270c0 <__strftime.isra.0+0x458>
 80273c2:	1e6b      	subs	r3, r5, #1
 80273c4:	429c      	cmp	r4, r3
 80273c6:	f4bf ac81 	bcs.w	8026ccc <__strftime.isra.0+0x64>
 80273ca:	2309      	movs	r3, #9
 80273cc:	e741      	b.n	8027252 <__strftime.isra.0+0x5ea>
 80273ce:	6833      	ldr	r3, [r6, #0]
 80273d0:	9301      	str	r3, [sp, #4]
 80273d2:	6873      	ldr	r3, [r6, #4]
 80273d4:	9300      	str	r3, [sp, #0]
 80273d6:	4a15      	ldr	r2, [pc, #84]	; (802742c <__strftime.isra.0+0x7c4>)
 80273d8:	68b3      	ldr	r3, [r6, #8]
 80273da:	e5f4      	b.n	8026fc6 <__strftime.isra.0+0x35e>
 80273dc:	1e6b      	subs	r3, r5, #1
 80273de:	429c      	cmp	r4, r3
 80273e0:	f4bf ac74 	bcs.w	8026ccc <__strftime.isra.0+0x64>
 80273e4:	69b3      	ldr	r3, [r6, #24]
 80273e6:	1c62      	adds	r2, r4, #1
 80273e8:	b91b      	cbnz	r3, 80273f2 <__strftime.isra.0+0x78a>
 80273ea:	2337      	movs	r3, #55	; 0x37
 80273ec:	553b      	strb	r3, [r7, r4]
 80273ee:	4614      	mov	r4, r2
 80273f0:	e53e      	b.n	8026e70 <__strftime.isra.0+0x208>
 80273f2:	3330      	adds	r3, #48	; 0x30
 80273f4:	e7fa      	b.n	80273ec <__strftime.isra.0+0x784>
 80273f6:	69f3      	ldr	r3, [r6, #28]
 80273f8:	69b2      	ldr	r2, [r6, #24]
 80273fa:	3307      	adds	r3, #7
 80273fc:	1a9b      	subs	r3, r3, r2
 80273fe:	2207      	movs	r2, #7
 8027400:	fb93 f3f2 	sdiv	r3, r3, r2
 8027404:	e65c      	b.n	80270c0 <__strftime.isra.0+0x458>
 8027406:	bf00      	nop
 8027408:	fffff894 	.word	0xfffff894
 802740c:	fffff895 	.word	0xfffff895
 8027410:	0804777a 	.word	0x0804777a
 8027414:	08047788 	.word	0x08047788
 8027418:	0804779d 	.word	0x0804779d
 802741c:	080478f0 	.word	0x080478f0
 8027420:	08047441 	.word	0x08047441
 8027424:	080477ac 	.word	0x080477ac
 8027428:	080477a2 	.word	0x080477a2
 802742c:	080477a7 	.word	0x080477a7
 8027430:	4630      	mov	r0, r6
 8027432:	f7ff fbb7 	bl	8026ba4 <iso_year_adjust>
 8027436:	69b2      	ldr	r2, [r6, #24]
 8027438:	b132      	cbz	r2, 8027448 <__strftime.isra.0+0x7e0>
 802743a:	3a01      	subs	r2, #1
 802743c:	2800      	cmp	r0, #0
 802743e:	dc28      	bgt.n	8027492 <__strftime.isra.0+0x82a>
 8027440:	69f3      	ldr	r3, [r6, #28]
 8027442:	d103      	bne.n	802744c <__strftime.isra.0+0x7e4>
 8027444:	330a      	adds	r3, #10
 8027446:	e7d9      	b.n	80273fc <__strftime.isra.0+0x794>
 8027448:	2206      	movs	r2, #6
 802744a:	e7f7      	b.n	802743c <__strftime.isra.0+0x7d4>
 802744c:	6971      	ldr	r1, [r6, #20]
 802744e:	2900      	cmp	r1, #0
 8027450:	eba2 0203 	sub.w	r2, r2, r3
 8027454:	f240 736b 	movw	r3, #1899	; 0x76b
 8027458:	bfa8      	it	ge
 802745a:	f06f 0364 	mvnge.w	r3, #100	; 0x64
 802745e:	440b      	add	r3, r1
 8027460:	0799      	lsls	r1, r3, #30
 8027462:	d105      	bne.n	8027470 <__strftime.isra.0+0x808>
 8027464:	2064      	movs	r0, #100	; 0x64
 8027466:	fb93 f1f0 	sdiv	r1, r3, r0
 802746a:	fb00 3111 	mls	r1, r0, r1, r3
 802746e:	b971      	cbnz	r1, 802748e <__strftime.isra.0+0x826>
 8027470:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8027474:	fb93 f0f1 	sdiv	r0, r3, r1
 8027478:	fb01 3310 	mls	r3, r1, r0, r3
 802747c:	fab3 f383 	clz	r3, r3
 8027480:	095b      	lsrs	r3, r3, #5
 8027482:	1ad3      	subs	r3, r2, r3
 8027484:	2b05      	cmp	r3, #5
 8027486:	bfb4      	ite	lt
 8027488:	2335      	movlt	r3, #53	; 0x35
 802748a:	2334      	movge	r3, #52	; 0x34
 802748c:	e618      	b.n	80270c0 <__strftime.isra.0+0x458>
 802748e:	2301      	movs	r3, #1
 8027490:	e7f7      	b.n	8027482 <__strftime.isra.0+0x81a>
 8027492:	2301      	movs	r3, #1
 8027494:	e614      	b.n	80270c0 <__strftime.isra.0+0x458>
 8027496:	1e6b      	subs	r3, r5, #1
 8027498:	429c      	cmp	r4, r3
 802749a:	f4bf ac17 	bcs.w	8026ccc <__strftime.isra.0+0x64>
 802749e:	69b3      	ldr	r3, [r6, #24]
 80274a0:	3330      	adds	r3, #48	; 0x30
 80274a2:	e6d6      	b.n	8027252 <__strftime.isra.0+0x5ea>
 80274a4:	69b2      	ldr	r2, [r6, #24]
 80274a6:	b11a      	cbz	r2, 80274b0 <__strftime.isra.0+0x848>
 80274a8:	3a01      	subs	r2, #1
 80274aa:	69f3      	ldr	r3, [r6, #28]
 80274ac:	3307      	adds	r3, #7
 80274ae:	e7a5      	b.n	80273fc <__strftime.isra.0+0x794>
 80274b0:	2206      	movs	r2, #6
 80274b2:	e7fa      	b.n	80274aa <__strftime.isra.0+0x842>
 80274b4:	6970      	ldr	r0, [r6, #20]
 80274b6:	2800      	cmp	r0, #0
 80274b8:	db05      	blt.n	80274c6 <__strftime.isra.0+0x85e>
 80274ba:	2364      	movs	r3, #100	; 0x64
 80274bc:	fb90 f2f3 	sdiv	r2, r0, r3
 80274c0:	fb02 0313 	mls	r3, r2, r3, r0
 80274c4:	e5fc      	b.n	80270c0 <__strftime.isra.0+0x458>
 80274c6:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 80274ca:	f000 fcd3 	bl	8027e74 <abs>
 80274ce:	e7f4      	b.n	80274ba <__strftime.isra.0+0x852>
 80274d0:	6972      	ldr	r2, [r6, #20]
 80274d2:	494c      	ldr	r1, [pc, #304]	; (8027604 <__strftime.isra.0+0x99c>)
 80274d4:	428a      	cmp	r2, r1
 80274d6:	da05      	bge.n	80274e4 <__strftime.isra.0+0x87c>
 80274d8:	202d      	movs	r0, #45	; 0x2d
 80274da:	f88d 0018 	strb.w	r0, [sp, #24]
 80274de:	eba1 0a02 	sub.w	sl, r1, r2
 80274e2:	e657      	b.n	8027194 <__strftime.isra.0+0x52c>
 80274e4:	f202 7a6c 	addw	sl, r2, #1900	; 0x76c
 80274e8:	f1bb 0f2b 	cmp.w	fp, #43	; 0x2b
 80274ec:	d106      	bne.n	80274fc <__strftime.isra.0+0x894>
 80274ee:	f242 720f 	movw	r2, #9999	; 0x270f
 80274f2:	4592      	cmp	sl, r2
 80274f4:	d902      	bls.n	80274fc <__strftime.isra.0+0x894>
 80274f6:	f88d b018 	strb.w	fp, [sp, #24]
 80274fa:	e64b      	b.n	8027194 <__strftime.isra.0+0x52c>
 80274fc:	aa06      	add	r2, sp, #24
 80274fe:	2125      	movs	r1, #37	; 0x25
 8027500:	7011      	strb	r1, [r2, #0]
 8027502:	f1bb 0f00 	cmp.w	fp, #0
 8027506:	d108      	bne.n	802751a <__strftime.isra.0+0x8b2>
 8027508:	1c50      	adds	r0, r2, #1
 802750a:	493f      	ldr	r1, [pc, #252]	; (8027608 <__strftime.isra.0+0x9a0>)
 802750c:	f7ff fb42 	bl	8026b94 <strcpy>
 8027510:	f8cd a000 	str.w	sl, [sp]
 8027514:	464b      	mov	r3, r9
 8027516:	aa06      	add	r2, sp, #24
 8027518:	e6cb      	b.n	80272b2 <__strftime.isra.0+0x64a>
 802751a:	2330      	movs	r3, #48	; 0x30
 802751c:	1c90      	adds	r0, r2, #2
 802751e:	7053      	strb	r3, [r2, #1]
 8027520:	e7f3      	b.n	802750a <__strftime.isra.0+0x8a2>
 8027522:	6a33      	ldr	r3, [r6, #32]
 8027524:	2b00      	cmp	r3, #0
 8027526:	f6ff aca3 	blt.w	8026e70 <__strftime.isra.0+0x208>
 802752a:	f000 fa3f 	bl	80279ac <__tz_lock>
 802752e:	9b02      	ldr	r3, [sp, #8]
 8027530:	b90b      	cbnz	r3, 8027536 <__strftime.isra.0+0x8ce>
 8027532:	f000 fa47 	bl	80279c4 <_tzset_unlocked>
 8027536:	f001 fc43 	bl	8028dc0 <__gettzinfo>
 802753a:	6a33      	ldr	r3, [r6, #32]
 802753c:	2b00      	cmp	r3, #0
 802753e:	bfd4      	ite	le
 8027540:	2200      	movle	r2, #0
 8027542:	2201      	movgt	r2, #1
 8027544:	2328      	movs	r3, #40	; 0x28
 8027546:	fb02 3303 	mla	r3, r2, r3, r3
 802754a:	eb07 0a04 	add.w	sl, r7, r4
 802754e:	58c3      	ldr	r3, [r0, r3]
 8027550:	f1c3 0900 	rsb	r9, r3, #0
 8027554:	f000 fa30 	bl	80279b8 <__tz_unlock>
 8027558:	233c      	movs	r3, #60	; 0x3c
 802755a:	fb99 f0f3 	sdiv	r0, r9, r3
 802755e:	f001 fcdf 	bl	8028f20 <labs>
 8027562:	233c      	movs	r3, #60	; 0x3c
 8027564:	eba5 0b04 	sub.w	fp, r5, r4
 8027568:	fb90 f2f3 	sdiv	r2, r0, r3
 802756c:	fb02 0013 	mls	r0, r2, r3, r0
 8027570:	9000      	str	r0, [sp, #0]
 8027572:	4a26      	ldr	r2, [pc, #152]	; (802760c <__strftime.isra.0+0x9a4>)
 8027574:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8027578:	4659      	mov	r1, fp
 802757a:	4650      	mov	r0, sl
 802757c:	fb99 f3f3 	sdiv	r3, r9, r3
 8027580:	f7ff fa1e 	bl	80269c0 <sniprintf>
 8027584:	2800      	cmp	r0, #0
 8027586:	f6ff aba1 	blt.w	8026ccc <__strftime.isra.0+0x64>
 802758a:	4404      	add	r4, r0
 802758c:	42a5      	cmp	r5, r4
 802758e:	f67f ab9d 	bls.w	8026ccc <__strftime.isra.0+0x64>
 8027592:	2301      	movs	r3, #1
 8027594:	9302      	str	r3, [sp, #8]
 8027596:	e46b      	b.n	8026e70 <__strftime.isra.0+0x208>
 8027598:	6a33      	ldr	r3, [r6, #32]
 802759a:	2b00      	cmp	r3, #0
 802759c:	f6ff ac68 	blt.w	8026e70 <__strftime.isra.0+0x208>
 80275a0:	f000 fa04 	bl	80279ac <__tz_lock>
 80275a4:	9b02      	ldr	r3, [sp, #8]
 80275a6:	b90b      	cbnz	r3, 80275ac <__strftime.isra.0+0x944>
 80275a8:	f000 fa0c 	bl	80279c4 <_tzset_unlocked>
 80275ac:	6a33      	ldr	r3, [r6, #32]
 80275ae:	4a18      	ldr	r2, [pc, #96]	; (8027610 <__strftime.isra.0+0x9a8>)
 80275b0:	2b00      	cmp	r3, #0
 80275b2:	bfd4      	ite	le
 80275b4:	2300      	movle	r3, #0
 80275b6:	2301      	movgt	r3, #1
 80275b8:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 80275bc:	4648      	mov	r0, r9
 80275be:	f7d8 fe49 	bl	8000254 <strlen>
 80275c2:	f109 39ff 	add.w	r9, r9, #4294967295
 80275c6:	4420      	add	r0, r4
 80275c8:	1e6b      	subs	r3, r5, #1
 80275ca:	42a0      	cmp	r0, r4
 80275cc:	d102      	bne.n	80275d4 <__strftime.isra.0+0x96c>
 80275ce:	f000 f9f3 	bl	80279b8 <__tz_unlock>
 80275d2:	e7de      	b.n	8027592 <__strftime.isra.0+0x92a>
 80275d4:	42a3      	cmp	r3, r4
 80275d6:	d904      	bls.n	80275e2 <__strftime.isra.0+0x97a>
 80275d8:	f819 2f01 	ldrb.w	r2, [r9, #1]!
 80275dc:	553a      	strb	r2, [r7, r4]
 80275de:	3401      	adds	r4, #1
 80275e0:	e7f3      	b.n	80275ca <__strftime.isra.0+0x962>
 80275e2:	f000 f9e9 	bl	80279b8 <__tz_unlock>
 80275e6:	f7ff bb71 	b.w	8026ccc <__strftime.isra.0+0x64>
 80275ea:	1e6b      	subs	r3, r5, #1
 80275ec:	429c      	cmp	r4, r3
 80275ee:	f4bf ab6d 	bcs.w	8026ccc <__strftime.isra.0+0x64>
 80275f2:	2325      	movs	r3, #37	; 0x25
 80275f4:	e62d      	b.n	8027252 <__strftime.isra.0+0x5ea>
 80275f6:	b10d      	cbz	r5, 80275fc <__strftime.isra.0+0x994>
 80275f8:	2300      	movs	r3, #0
 80275fa:	553b      	strb	r3, [r7, r4]
 80275fc:	4620      	mov	r0, r4
 80275fe:	b00f      	add	sp, #60	; 0x3c
 8027600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8027604:	fffff894 	.word	0xfffff894
 8027608:	08047799 	.word	0x08047799
 802760c:	080477b6 	.word	0x080477b6
 8027610:	20000528 	.word	0x20000528

08027614 <strftime>:
 8027614:	f7ff bb28 	b.w	8026c68 <__strftime.isra.0>

08027618 <strncmp>:
 8027618:	b510      	push	{r4, lr}
 802761a:	b17a      	cbz	r2, 802763c <strncmp+0x24>
 802761c:	4603      	mov	r3, r0
 802761e:	3901      	subs	r1, #1
 8027620:	1884      	adds	r4, r0, r2
 8027622:	f813 0b01 	ldrb.w	r0, [r3], #1
 8027626:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 802762a:	4290      	cmp	r0, r2
 802762c:	d101      	bne.n	8027632 <strncmp+0x1a>
 802762e:	42a3      	cmp	r3, r4
 8027630:	d101      	bne.n	8027636 <strncmp+0x1e>
 8027632:	1a80      	subs	r0, r0, r2
 8027634:	bd10      	pop	{r4, pc}
 8027636:	2800      	cmp	r0, #0
 8027638:	d1f3      	bne.n	8027622 <strncmp+0xa>
 802763a:	e7fa      	b.n	8027632 <strncmp+0x1a>
 802763c:	4610      	mov	r0, r2
 802763e:	e7f9      	b.n	8027634 <strncmp+0x1c>

08027640 <_strtol_l.constprop.0>:
 8027640:	2b01      	cmp	r3, #1
 8027642:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8027646:	d001      	beq.n	802764c <_strtol_l.constprop.0+0xc>
 8027648:	2b24      	cmp	r3, #36	; 0x24
 802764a:	d906      	bls.n	802765a <_strtol_l.constprop.0+0x1a>
 802764c:	f001 fa9a 	bl	8028b84 <__errno>
 8027650:	2316      	movs	r3, #22
 8027652:	6003      	str	r3, [r0, #0]
 8027654:	2000      	movs	r0, #0
 8027656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802765a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8027740 <_strtol_l.constprop.0+0x100>
 802765e:	460d      	mov	r5, r1
 8027660:	462e      	mov	r6, r5
 8027662:	f815 4b01 	ldrb.w	r4, [r5], #1
 8027666:	f814 700c 	ldrb.w	r7, [r4, ip]
 802766a:	f017 0708 	ands.w	r7, r7, #8
 802766e:	d1f7      	bne.n	8027660 <_strtol_l.constprop.0+0x20>
 8027670:	2c2d      	cmp	r4, #45	; 0x2d
 8027672:	d132      	bne.n	80276da <_strtol_l.constprop.0+0x9a>
 8027674:	782c      	ldrb	r4, [r5, #0]
 8027676:	2701      	movs	r7, #1
 8027678:	1cb5      	adds	r5, r6, #2
 802767a:	2b00      	cmp	r3, #0
 802767c:	d05b      	beq.n	8027736 <_strtol_l.constprop.0+0xf6>
 802767e:	2b10      	cmp	r3, #16
 8027680:	d109      	bne.n	8027696 <_strtol_l.constprop.0+0x56>
 8027682:	2c30      	cmp	r4, #48	; 0x30
 8027684:	d107      	bne.n	8027696 <_strtol_l.constprop.0+0x56>
 8027686:	782c      	ldrb	r4, [r5, #0]
 8027688:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 802768c:	2c58      	cmp	r4, #88	; 0x58
 802768e:	d14d      	bne.n	802772c <_strtol_l.constprop.0+0xec>
 8027690:	786c      	ldrb	r4, [r5, #1]
 8027692:	2310      	movs	r3, #16
 8027694:	3502      	adds	r5, #2
 8027696:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 802769a:	f108 38ff 	add.w	r8, r8, #4294967295
 802769e:	f04f 0c00 	mov.w	ip, #0
 80276a2:	fbb8 f9f3 	udiv	r9, r8, r3
 80276a6:	4666      	mov	r6, ip
 80276a8:	fb03 8a19 	mls	sl, r3, r9, r8
 80276ac:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80276b0:	f1be 0f09 	cmp.w	lr, #9
 80276b4:	d816      	bhi.n	80276e4 <_strtol_l.constprop.0+0xa4>
 80276b6:	4674      	mov	r4, lr
 80276b8:	42a3      	cmp	r3, r4
 80276ba:	dd24      	ble.n	8027706 <_strtol_l.constprop.0+0xc6>
 80276bc:	f1bc 0f00 	cmp.w	ip, #0
 80276c0:	db1e      	blt.n	8027700 <_strtol_l.constprop.0+0xc0>
 80276c2:	45b1      	cmp	r9, r6
 80276c4:	d31c      	bcc.n	8027700 <_strtol_l.constprop.0+0xc0>
 80276c6:	d101      	bne.n	80276cc <_strtol_l.constprop.0+0x8c>
 80276c8:	45a2      	cmp	sl, r4
 80276ca:	db19      	blt.n	8027700 <_strtol_l.constprop.0+0xc0>
 80276cc:	fb06 4603 	mla	r6, r6, r3, r4
 80276d0:	f04f 0c01 	mov.w	ip, #1
 80276d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80276d8:	e7e8      	b.n	80276ac <_strtol_l.constprop.0+0x6c>
 80276da:	2c2b      	cmp	r4, #43	; 0x2b
 80276dc:	bf04      	itt	eq
 80276de:	782c      	ldrbeq	r4, [r5, #0]
 80276e0:	1cb5      	addeq	r5, r6, #2
 80276e2:	e7ca      	b.n	802767a <_strtol_l.constprop.0+0x3a>
 80276e4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80276e8:	f1be 0f19 	cmp.w	lr, #25
 80276ec:	d801      	bhi.n	80276f2 <_strtol_l.constprop.0+0xb2>
 80276ee:	3c37      	subs	r4, #55	; 0x37
 80276f0:	e7e2      	b.n	80276b8 <_strtol_l.constprop.0+0x78>
 80276f2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80276f6:	f1be 0f19 	cmp.w	lr, #25
 80276fa:	d804      	bhi.n	8027706 <_strtol_l.constprop.0+0xc6>
 80276fc:	3c57      	subs	r4, #87	; 0x57
 80276fe:	e7db      	b.n	80276b8 <_strtol_l.constprop.0+0x78>
 8027700:	f04f 3cff 	mov.w	ip, #4294967295
 8027704:	e7e6      	b.n	80276d4 <_strtol_l.constprop.0+0x94>
 8027706:	f1bc 0f00 	cmp.w	ip, #0
 802770a:	da05      	bge.n	8027718 <_strtol_l.constprop.0+0xd8>
 802770c:	2322      	movs	r3, #34	; 0x22
 802770e:	6003      	str	r3, [r0, #0]
 8027710:	4646      	mov	r6, r8
 8027712:	b942      	cbnz	r2, 8027726 <_strtol_l.constprop.0+0xe6>
 8027714:	4630      	mov	r0, r6
 8027716:	e79e      	b.n	8027656 <_strtol_l.constprop.0+0x16>
 8027718:	b107      	cbz	r7, 802771c <_strtol_l.constprop.0+0xdc>
 802771a:	4276      	negs	r6, r6
 802771c:	2a00      	cmp	r2, #0
 802771e:	d0f9      	beq.n	8027714 <_strtol_l.constprop.0+0xd4>
 8027720:	f1bc 0f00 	cmp.w	ip, #0
 8027724:	d000      	beq.n	8027728 <_strtol_l.constprop.0+0xe8>
 8027726:	1e69      	subs	r1, r5, #1
 8027728:	6011      	str	r1, [r2, #0]
 802772a:	e7f3      	b.n	8027714 <_strtol_l.constprop.0+0xd4>
 802772c:	2430      	movs	r4, #48	; 0x30
 802772e:	2b00      	cmp	r3, #0
 8027730:	d1b1      	bne.n	8027696 <_strtol_l.constprop.0+0x56>
 8027732:	2308      	movs	r3, #8
 8027734:	e7af      	b.n	8027696 <_strtol_l.constprop.0+0x56>
 8027736:	2c30      	cmp	r4, #48	; 0x30
 8027738:	d0a5      	beq.n	8027686 <_strtol_l.constprop.0+0x46>
 802773a:	230a      	movs	r3, #10
 802773c:	e7ab      	b.n	8027696 <_strtol_l.constprop.0+0x56>
 802773e:	bf00      	nop
 8027740:	08047441 	.word	0x08047441

08027744 <_strtol_r>:
 8027744:	f7ff bf7c 	b.w	8027640 <_strtol_l.constprop.0>

08027748 <strtol>:
 8027748:	4613      	mov	r3, r2
 802774a:	460a      	mov	r2, r1
 802774c:	4601      	mov	r1, r0
 802774e:	4802      	ldr	r0, [pc, #8]	; (8027758 <strtol+0x10>)
 8027750:	6800      	ldr	r0, [r0, #0]
 8027752:	f7ff bf75 	b.w	8027640 <_strtol_l.constprop.0>
 8027756:	bf00      	nop
 8027758:	200004c4 	.word	0x200004c4

0802775c <_strtoul_l.constprop.0>:
 802775c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8027760:	4f36      	ldr	r7, [pc, #216]	; (802783c <_strtoul_l.constprop.0+0xe0>)
 8027762:	4686      	mov	lr, r0
 8027764:	460d      	mov	r5, r1
 8027766:	4628      	mov	r0, r5
 8027768:	f815 4b01 	ldrb.w	r4, [r5], #1
 802776c:	5de6      	ldrb	r6, [r4, r7]
 802776e:	f016 0608 	ands.w	r6, r6, #8
 8027772:	d1f8      	bne.n	8027766 <_strtoul_l.constprop.0+0xa>
 8027774:	2c2d      	cmp	r4, #45	; 0x2d
 8027776:	d12f      	bne.n	80277d8 <_strtoul_l.constprop.0+0x7c>
 8027778:	782c      	ldrb	r4, [r5, #0]
 802777a:	2601      	movs	r6, #1
 802777c:	1c85      	adds	r5, r0, #2
 802777e:	2b00      	cmp	r3, #0
 8027780:	d057      	beq.n	8027832 <_strtoul_l.constprop.0+0xd6>
 8027782:	2b10      	cmp	r3, #16
 8027784:	d109      	bne.n	802779a <_strtoul_l.constprop.0+0x3e>
 8027786:	2c30      	cmp	r4, #48	; 0x30
 8027788:	d107      	bne.n	802779a <_strtoul_l.constprop.0+0x3e>
 802778a:	7828      	ldrb	r0, [r5, #0]
 802778c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8027790:	2858      	cmp	r0, #88	; 0x58
 8027792:	d149      	bne.n	8027828 <_strtoul_l.constprop.0+0xcc>
 8027794:	786c      	ldrb	r4, [r5, #1]
 8027796:	2310      	movs	r3, #16
 8027798:	3502      	adds	r5, #2
 802779a:	f04f 38ff 	mov.w	r8, #4294967295
 802779e:	2700      	movs	r7, #0
 80277a0:	fbb8 f8f3 	udiv	r8, r8, r3
 80277a4:	fb03 f908 	mul.w	r9, r3, r8
 80277a8:	ea6f 0909 	mvn.w	r9, r9
 80277ac:	4638      	mov	r0, r7
 80277ae:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80277b2:	f1bc 0f09 	cmp.w	ip, #9
 80277b6:	d814      	bhi.n	80277e2 <_strtoul_l.constprop.0+0x86>
 80277b8:	4664      	mov	r4, ip
 80277ba:	42a3      	cmp	r3, r4
 80277bc:	dd22      	ble.n	8027804 <_strtoul_l.constprop.0+0xa8>
 80277be:	2f00      	cmp	r7, #0
 80277c0:	db1d      	blt.n	80277fe <_strtoul_l.constprop.0+0xa2>
 80277c2:	4580      	cmp	r8, r0
 80277c4:	d31b      	bcc.n	80277fe <_strtoul_l.constprop.0+0xa2>
 80277c6:	d101      	bne.n	80277cc <_strtoul_l.constprop.0+0x70>
 80277c8:	45a1      	cmp	r9, r4
 80277ca:	db18      	blt.n	80277fe <_strtoul_l.constprop.0+0xa2>
 80277cc:	fb00 4003 	mla	r0, r0, r3, r4
 80277d0:	2701      	movs	r7, #1
 80277d2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80277d6:	e7ea      	b.n	80277ae <_strtoul_l.constprop.0+0x52>
 80277d8:	2c2b      	cmp	r4, #43	; 0x2b
 80277da:	bf04      	itt	eq
 80277dc:	782c      	ldrbeq	r4, [r5, #0]
 80277de:	1c85      	addeq	r5, r0, #2
 80277e0:	e7cd      	b.n	802777e <_strtoul_l.constprop.0+0x22>
 80277e2:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80277e6:	f1bc 0f19 	cmp.w	ip, #25
 80277ea:	d801      	bhi.n	80277f0 <_strtoul_l.constprop.0+0x94>
 80277ec:	3c37      	subs	r4, #55	; 0x37
 80277ee:	e7e4      	b.n	80277ba <_strtoul_l.constprop.0+0x5e>
 80277f0:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80277f4:	f1bc 0f19 	cmp.w	ip, #25
 80277f8:	d804      	bhi.n	8027804 <_strtoul_l.constprop.0+0xa8>
 80277fa:	3c57      	subs	r4, #87	; 0x57
 80277fc:	e7dd      	b.n	80277ba <_strtoul_l.constprop.0+0x5e>
 80277fe:	f04f 37ff 	mov.w	r7, #4294967295
 8027802:	e7e6      	b.n	80277d2 <_strtoul_l.constprop.0+0x76>
 8027804:	2f00      	cmp	r7, #0
 8027806:	da07      	bge.n	8027818 <_strtoul_l.constprop.0+0xbc>
 8027808:	2322      	movs	r3, #34	; 0x22
 802780a:	f8ce 3000 	str.w	r3, [lr]
 802780e:	f04f 30ff 	mov.w	r0, #4294967295
 8027812:	b932      	cbnz	r2, 8027822 <_strtoul_l.constprop.0+0xc6>
 8027814:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8027818:	b106      	cbz	r6, 802781c <_strtoul_l.constprop.0+0xc0>
 802781a:	4240      	negs	r0, r0
 802781c:	2a00      	cmp	r2, #0
 802781e:	d0f9      	beq.n	8027814 <_strtoul_l.constprop.0+0xb8>
 8027820:	b107      	cbz	r7, 8027824 <_strtoul_l.constprop.0+0xc8>
 8027822:	1e69      	subs	r1, r5, #1
 8027824:	6011      	str	r1, [r2, #0]
 8027826:	e7f5      	b.n	8027814 <_strtoul_l.constprop.0+0xb8>
 8027828:	2430      	movs	r4, #48	; 0x30
 802782a:	2b00      	cmp	r3, #0
 802782c:	d1b5      	bne.n	802779a <_strtoul_l.constprop.0+0x3e>
 802782e:	2308      	movs	r3, #8
 8027830:	e7b3      	b.n	802779a <_strtoul_l.constprop.0+0x3e>
 8027832:	2c30      	cmp	r4, #48	; 0x30
 8027834:	d0a9      	beq.n	802778a <_strtoul_l.constprop.0+0x2e>
 8027836:	230a      	movs	r3, #10
 8027838:	e7af      	b.n	802779a <_strtoul_l.constprop.0+0x3e>
 802783a:	bf00      	nop
 802783c:	08047441 	.word	0x08047441

08027840 <_strtoul_r>:
 8027840:	f7ff bf8c 	b.w	802775c <_strtoul_l.constprop.0>

08027844 <strtoul>:
 8027844:	4613      	mov	r3, r2
 8027846:	460a      	mov	r2, r1
 8027848:	4601      	mov	r1, r0
 802784a:	4802      	ldr	r0, [pc, #8]	; (8027854 <strtoul+0x10>)
 802784c:	6800      	ldr	r0, [r0, #0]
 802784e:	f7ff bf85 	b.w	802775c <_strtoul_l.constprop.0>
 8027852:	bf00      	nop
 8027854:	200004c4 	.word	0x200004c4

08027858 <__tzcalc_limits>:
 8027858:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802785c:	4605      	mov	r5, r0
 802785e:	f001 faaf 	bl	8028dc0 <__gettzinfo>
 8027862:	f240 73b1 	movw	r3, #1969	; 0x7b1
 8027866:	429d      	cmp	r5, r3
 8027868:	f340 8099 	ble.w	802799e <__tzcalc_limits+0x146>
 802786c:	f46f 62f6 	mvn.w	r2, #1968	; 0x7b0
 8027870:	18ac      	adds	r4, r5, r2
 8027872:	f2a5 73b2 	subw	r3, r5, #1970	; 0x7b2
 8027876:	f240 126d 	movw	r2, #365	; 0x16d
 802787a:	10a4      	asrs	r4, r4, #2
 802787c:	fb02 4403 	mla	r4, r2, r3, r4
 8027880:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8027884:	f2a5 736d 	subw	r3, r5, #1901	; 0x76d
 8027888:	fb93 f3f2 	sdiv	r3, r3, r2
 802788c:	441c      	add	r4, r3
 802788e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8027892:	f46f 61c8 	mvn.w	r1, #1600	; 0x640
 8027896:	fb95 fcf3 	sdiv	ip, r5, r3
 802789a:	fb03 5c1c 	mls	ip, r3, ip, r5
 802789e:	186a      	adds	r2, r5, r1
 80278a0:	fabc f68c 	clz	r6, ip
 80278a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80278a8:	f005 0303 	and.w	r3, r5, #3
 80278ac:	4414      	add	r4, r2
 80278ae:	2264      	movs	r2, #100	; 0x64
 80278b0:	6045      	str	r5, [r0, #4]
 80278b2:	fb95 f7f2 	sdiv	r7, r5, r2
 80278b6:	0976      	lsrs	r6, r6, #5
 80278b8:	fb02 5717 	mls	r7, r2, r7, r5
 80278bc:	4601      	mov	r1, r0
 80278be:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 80278c2:	9300      	str	r3, [sp, #0]
 80278c4:	f04f 0a07 	mov.w	sl, #7
 80278c8:	7a0d      	ldrb	r5, [r1, #8]
 80278ca:	694b      	ldr	r3, [r1, #20]
 80278cc:	2d4a      	cmp	r5, #74	; 0x4a
 80278ce:	d12d      	bne.n	802792c <__tzcalc_limits+0xd4>
 80278d0:	9a00      	ldr	r2, [sp, #0]
 80278d2:	eb04 0e03 	add.w	lr, r4, r3
 80278d6:	b902      	cbnz	r2, 80278da <__tzcalc_limits+0x82>
 80278d8:	b917      	cbnz	r7, 80278e0 <__tzcalc_limits+0x88>
 80278da:	f1bc 0f00 	cmp.w	ip, #0
 80278de:	d123      	bne.n	8027928 <__tzcalc_limits+0xd0>
 80278e0:	2b3b      	cmp	r3, #59	; 0x3b
 80278e2:	bfd4      	ite	le
 80278e4:	2300      	movle	r3, #0
 80278e6:	2301      	movgt	r3, #1
 80278e8:	4473      	add	r3, lr
 80278ea:	3b01      	subs	r3, #1
 80278ec:	698d      	ldr	r5, [r1, #24]
 80278ee:	4a2d      	ldr	r2, [pc, #180]	; (80279a4 <__tzcalc_limits+0x14c>)
 80278f0:	ea4f 7ee5 	mov.w	lr, r5, asr #31
 80278f4:	fbc3 5e02 	smlal	r5, lr, r3, r2
 80278f8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 80278fa:	18ed      	adds	r5, r5, r3
 80278fc:	eb4e 73e3 	adc.w	r3, lr, r3, asr #31
 8027900:	e9c1 5308 	strd	r5, r3, [r1, #32]
 8027904:	3128      	adds	r1, #40	; 0x28
 8027906:	458b      	cmp	fp, r1
 8027908:	d1de      	bne.n	80278c8 <__tzcalc_limits+0x70>
 802790a:	e9d0 1312 	ldrd	r1, r3, [r0, #72]	; 0x48
 802790e:	e9d0 4208 	ldrd	r4, r2, [r0, #32]
 8027912:	428c      	cmp	r4, r1
 8027914:	eb72 0303 	sbcs.w	r3, r2, r3
 8027918:	bfb4      	ite	lt
 802791a:	2301      	movlt	r3, #1
 802791c:	2300      	movge	r3, #0
 802791e:	6003      	str	r3, [r0, #0]
 8027920:	2001      	movs	r0, #1
 8027922:	b003      	add	sp, #12
 8027924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8027928:	2300      	movs	r3, #0
 802792a:	e7dd      	b.n	80278e8 <__tzcalc_limits+0x90>
 802792c:	2d44      	cmp	r5, #68	; 0x44
 802792e:	d101      	bne.n	8027934 <__tzcalc_limits+0xdc>
 8027930:	4423      	add	r3, r4
 8027932:	e7db      	b.n	80278ec <__tzcalc_limits+0x94>
 8027934:	9a00      	ldr	r2, [sp, #0]
 8027936:	bb62      	cbnz	r2, 8027992 <__tzcalc_limits+0x13a>
 8027938:	2f00      	cmp	r7, #0
 802793a:	bf0c      	ite	eq
 802793c:	4635      	moveq	r5, r6
 802793e:	2501      	movne	r5, #1
 8027940:	68ca      	ldr	r2, [r1, #12]
 8027942:	9201      	str	r2, [sp, #4]
 8027944:	4a18      	ldr	r2, [pc, #96]	; (80279a8 <__tzcalc_limits+0x150>)
 8027946:	f04f 0930 	mov.w	r9, #48	; 0x30
 802794a:	fb09 2505 	mla	r5, r9, r5, r2
 802794e:	46a6      	mov	lr, r4
 8027950:	f04f 0800 	mov.w	r8, #0
 8027954:	3d04      	subs	r5, #4
 8027956:	9a01      	ldr	r2, [sp, #4]
 8027958:	f108 0801 	add.w	r8, r8, #1
 802795c:	4542      	cmp	r2, r8
 802795e:	f855 9028 	ldr.w	r9, [r5, r8, lsl #2]
 8027962:	dc18      	bgt.n	8027996 <__tzcalc_limits+0x13e>
 8027964:	f10e 0504 	add.w	r5, lr, #4
 8027968:	fb95 f8fa 	sdiv	r8, r5, sl
 802796c:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
 8027970:	eba5 0808 	sub.w	r8, r5, r8
 8027974:	ebb3 0808 	subs.w	r8, r3, r8
 8027978:	690b      	ldr	r3, [r1, #16]
 802797a:	f103 33ff 	add.w	r3, r3, #4294967295
 802797e:	bf48      	it	mi
 8027980:	f108 0807 	addmi.w	r8, r8, #7
 8027984:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8027988:	4443      	add	r3, r8
 802798a:	454b      	cmp	r3, r9
 802798c:	da05      	bge.n	802799a <__tzcalc_limits+0x142>
 802798e:	4473      	add	r3, lr
 8027990:	e7ac      	b.n	80278ec <__tzcalc_limits+0x94>
 8027992:	4635      	mov	r5, r6
 8027994:	e7d4      	b.n	8027940 <__tzcalc_limits+0xe8>
 8027996:	44ce      	add	lr, r9
 8027998:	e7dd      	b.n	8027956 <__tzcalc_limits+0xfe>
 802799a:	3b07      	subs	r3, #7
 802799c:	e7f5      	b.n	802798a <__tzcalc_limits+0x132>
 802799e:	2000      	movs	r0, #0
 80279a0:	e7bf      	b.n	8027922 <__tzcalc_limits+0xca>
 80279a2:	bf00      	nop
 80279a4:	00015180 	.word	0x00015180
 80279a8:	0804767c 	.word	0x0804767c

080279ac <__tz_lock>:
 80279ac:	4801      	ldr	r0, [pc, #4]	; (80279b4 <__tz_lock+0x8>)
 80279ae:	f7fd be66 	b.w	802567e <__retarget_lock_acquire>
 80279b2:	bf00      	nop
 80279b4:	20030128 	.word	0x20030128

080279b8 <__tz_unlock>:
 80279b8:	4801      	ldr	r0, [pc, #4]	; (80279c0 <__tz_unlock+0x8>)
 80279ba:	f7fd be62 	b.w	8025682 <__retarget_lock_release>
 80279be:	bf00      	nop
 80279c0:	20030128 	.word	0x20030128

080279c4 <_tzset_unlocked>:
 80279c4:	4b01      	ldr	r3, [pc, #4]	; (80279cc <_tzset_unlocked+0x8>)
 80279c6:	6818      	ldr	r0, [r3, #0]
 80279c8:	f000 b802 	b.w	80279d0 <_tzset_unlocked_r>
 80279cc:	200004c4 	.word	0x200004c4

080279d0 <_tzset_unlocked_r>:
 80279d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80279d4:	b08d      	sub	sp, #52	; 0x34
 80279d6:	4607      	mov	r7, r0
 80279d8:	f001 f9f2 	bl	8028dc0 <__gettzinfo>
 80279dc:	49b0      	ldr	r1, [pc, #704]	; (8027ca0 <_tzset_unlocked_r+0x2d0>)
 80279de:	4eb1      	ldr	r6, [pc, #708]	; (8027ca4 <_tzset_unlocked_r+0x2d4>)
 80279e0:	4605      	mov	r5, r0
 80279e2:	4638      	mov	r0, r7
 80279e4:	f001 f9e4 	bl	8028db0 <_getenv_r>
 80279e8:	4604      	mov	r4, r0
 80279ea:	b970      	cbnz	r0, 8027a0a <_tzset_unlocked_r+0x3a>
 80279ec:	4bae      	ldr	r3, [pc, #696]	; (8027ca8 <_tzset_unlocked_r+0x2d8>)
 80279ee:	4aaf      	ldr	r2, [pc, #700]	; (8027cac <_tzset_unlocked_r+0x2dc>)
 80279f0:	6018      	str	r0, [r3, #0]
 80279f2:	4baf      	ldr	r3, [pc, #700]	; (8027cb0 <_tzset_unlocked_r+0x2e0>)
 80279f4:	6018      	str	r0, [r3, #0]
 80279f6:	4baf      	ldr	r3, [pc, #700]	; (8027cb4 <_tzset_unlocked_r+0x2e4>)
 80279f8:	6830      	ldr	r0, [r6, #0]
 80279fa:	e9c3 2200 	strd	r2, r2, [r3]
 80279fe:	f7fd fe4b 	bl	8025698 <free>
 8027a02:	6034      	str	r4, [r6, #0]
 8027a04:	b00d      	add	sp, #52	; 0x34
 8027a06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8027a0a:	6831      	ldr	r1, [r6, #0]
 8027a0c:	2900      	cmp	r1, #0
 8027a0e:	d162      	bne.n	8027ad6 <_tzset_unlocked_r+0x106>
 8027a10:	6830      	ldr	r0, [r6, #0]
 8027a12:	f7fd fe41 	bl	8025698 <free>
 8027a16:	4620      	mov	r0, r4
 8027a18:	f7d8 fc1c 	bl	8000254 <strlen>
 8027a1c:	1c41      	adds	r1, r0, #1
 8027a1e:	4638      	mov	r0, r7
 8027a20:	f7fe f960 	bl	8025ce4 <_malloc_r>
 8027a24:	6030      	str	r0, [r6, #0]
 8027a26:	2800      	cmp	r0, #0
 8027a28:	d15a      	bne.n	8027ae0 <_tzset_unlocked_r+0x110>
 8027a2a:	7823      	ldrb	r3, [r4, #0]
 8027a2c:	4aa2      	ldr	r2, [pc, #648]	; (8027cb8 <_tzset_unlocked_r+0x2e8>)
 8027a2e:	49a3      	ldr	r1, [pc, #652]	; (8027cbc <_tzset_unlocked_r+0x2ec>)
 8027a30:	2b3a      	cmp	r3, #58	; 0x3a
 8027a32:	bf08      	it	eq
 8027a34:	3401      	addeq	r4, #1
 8027a36:	ae0a      	add	r6, sp, #40	; 0x28
 8027a38:	4633      	mov	r3, r6
 8027a3a:	4620      	mov	r0, r4
 8027a3c:	f7ff f814 	bl	8026a68 <siscanf>
 8027a40:	2800      	cmp	r0, #0
 8027a42:	dddf      	ble.n	8027a04 <_tzset_unlocked_r+0x34>
 8027a44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8027a46:	18e7      	adds	r7, r4, r3
 8027a48:	5ce3      	ldrb	r3, [r4, r3]
 8027a4a:	2b2d      	cmp	r3, #45	; 0x2d
 8027a4c:	d14c      	bne.n	8027ae8 <_tzset_unlocked_r+0x118>
 8027a4e:	3701      	adds	r7, #1
 8027a50:	f04f 38ff 	mov.w	r8, #4294967295
 8027a54:	f10d 0a20 	add.w	sl, sp, #32
 8027a58:	f10d 0b1e 	add.w	fp, sp, #30
 8027a5c:	2400      	movs	r4, #0
 8027a5e:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 8027a62:	4997      	ldr	r1, [pc, #604]	; (8027cc0 <_tzset_unlocked_r+0x2f0>)
 8027a64:	9603      	str	r6, [sp, #12]
 8027a66:	f8cd b000 	str.w	fp, [sp]
 8027a6a:	4633      	mov	r3, r6
 8027a6c:	aa07      	add	r2, sp, #28
 8027a6e:	4638      	mov	r0, r7
 8027a70:	f8ad 401e 	strh.w	r4, [sp, #30]
 8027a74:	f8ad 4020 	strh.w	r4, [sp, #32]
 8027a78:	f7fe fff6 	bl	8026a68 <siscanf>
 8027a7c:	42a0      	cmp	r0, r4
 8027a7e:	ddc1      	ble.n	8027a04 <_tzset_unlocked_r+0x34>
 8027a80:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8027a84:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8027a88:	f8df 9240 	ldr.w	r9, [pc, #576]	; 8027ccc <_tzset_unlocked_r+0x2fc>
 8027a8c:	213c      	movs	r1, #60	; 0x3c
 8027a8e:	fb01 3302 	mla	r3, r1, r2, r3
 8027a92:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8027a96:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8027a9a:	fb01 3302 	mla	r3, r1, r2, r3
 8027a9e:	fb08 f303 	mul.w	r3, r8, r3
 8027aa2:	f8df 8210 	ldr.w	r8, [pc, #528]	; 8027cb4 <_tzset_unlocked_r+0x2e4>
 8027aa6:	62ab      	str	r3, [r5, #40]	; 0x28
 8027aa8:	4b83      	ldr	r3, [pc, #524]	; (8027cb8 <_tzset_unlocked_r+0x2e8>)
 8027aaa:	f8c8 3000 	str.w	r3, [r8]
 8027aae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8027ab0:	4982      	ldr	r1, [pc, #520]	; (8027cbc <_tzset_unlocked_r+0x2ec>)
 8027ab2:	441f      	add	r7, r3
 8027ab4:	464a      	mov	r2, r9
 8027ab6:	4633      	mov	r3, r6
 8027ab8:	4638      	mov	r0, r7
 8027aba:	f7fe ffd5 	bl	8026a68 <siscanf>
 8027abe:	42a0      	cmp	r0, r4
 8027ac0:	dc18      	bgt.n	8027af4 <_tzset_unlocked_r+0x124>
 8027ac2:	f8d8 3000 	ldr.w	r3, [r8]
 8027ac6:	f8c8 3004 	str.w	r3, [r8, #4]
 8027aca:	4b77      	ldr	r3, [pc, #476]	; (8027ca8 <_tzset_unlocked_r+0x2d8>)
 8027acc:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8027ace:	601a      	str	r2, [r3, #0]
 8027ad0:	4b77      	ldr	r3, [pc, #476]	; (8027cb0 <_tzset_unlocked_r+0x2e0>)
 8027ad2:	601c      	str	r4, [r3, #0]
 8027ad4:	e796      	b.n	8027a04 <_tzset_unlocked_r+0x34>
 8027ad6:	f7d8 fbb3 	bl	8000240 <strcmp>
 8027ada:	2800      	cmp	r0, #0
 8027adc:	d198      	bne.n	8027a10 <_tzset_unlocked_r+0x40>
 8027ade:	e791      	b.n	8027a04 <_tzset_unlocked_r+0x34>
 8027ae0:	4621      	mov	r1, r4
 8027ae2:	f7ff f857 	bl	8026b94 <strcpy>
 8027ae6:	e7a0      	b.n	8027a2a <_tzset_unlocked_r+0x5a>
 8027ae8:	2b2b      	cmp	r3, #43	; 0x2b
 8027aea:	bf08      	it	eq
 8027aec:	3701      	addeq	r7, #1
 8027aee:	f04f 0801 	mov.w	r8, #1
 8027af2:	e7af      	b.n	8027a54 <_tzset_unlocked_r+0x84>
 8027af4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8027af6:	f8c8 9004 	str.w	r9, [r8, #4]
 8027afa:	18fc      	adds	r4, r7, r3
 8027afc:	5cfb      	ldrb	r3, [r7, r3]
 8027afe:	2b2d      	cmp	r3, #45	; 0x2d
 8027b00:	f040 808b 	bne.w	8027c1a <_tzset_unlocked_r+0x24a>
 8027b04:	3401      	adds	r4, #1
 8027b06:	f04f 37ff 	mov.w	r7, #4294967295
 8027b0a:	2300      	movs	r3, #0
 8027b0c:	f8ad 301c 	strh.w	r3, [sp, #28]
 8027b10:	f8ad 301e 	strh.w	r3, [sp, #30]
 8027b14:	f8ad 3020 	strh.w	r3, [sp, #32]
 8027b18:	930a      	str	r3, [sp, #40]	; 0x28
 8027b1a:	e9cd a602 	strd	sl, r6, [sp, #8]
 8027b1e:	e9cd b600 	strd	fp, r6, [sp]
 8027b22:	4967      	ldr	r1, [pc, #412]	; (8027cc0 <_tzset_unlocked_r+0x2f0>)
 8027b24:	4633      	mov	r3, r6
 8027b26:	aa07      	add	r2, sp, #28
 8027b28:	4620      	mov	r0, r4
 8027b2a:	f7fe ff9d 	bl	8026a68 <siscanf>
 8027b2e:	2800      	cmp	r0, #0
 8027b30:	dc78      	bgt.n	8027c24 <_tzset_unlocked_r+0x254>
 8027b32:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8027b34:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 8027b38:	652b      	str	r3, [r5, #80]	; 0x50
 8027b3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8027b3c:	462f      	mov	r7, r5
 8027b3e:	441c      	add	r4, r3
 8027b40:	f04f 0900 	mov.w	r9, #0
 8027b44:	7823      	ldrb	r3, [r4, #0]
 8027b46:	2b2c      	cmp	r3, #44	; 0x2c
 8027b48:	bf08      	it	eq
 8027b4a:	3401      	addeq	r4, #1
 8027b4c:	f894 8000 	ldrb.w	r8, [r4]
 8027b50:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8027b54:	d178      	bne.n	8027c48 <_tzset_unlocked_r+0x278>
 8027b56:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8027b5a:	e9cd 6301 	strd	r6, r3, [sp, #4]
 8027b5e:	ab09      	add	r3, sp, #36	; 0x24
 8027b60:	9300      	str	r3, [sp, #0]
 8027b62:	4958      	ldr	r1, [pc, #352]	; (8027cc4 <_tzset_unlocked_r+0x2f4>)
 8027b64:	9603      	str	r6, [sp, #12]
 8027b66:	4633      	mov	r3, r6
 8027b68:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 8027b6c:	4620      	mov	r0, r4
 8027b6e:	f7fe ff7b 	bl	8026a68 <siscanf>
 8027b72:	2803      	cmp	r0, #3
 8027b74:	f47f af46 	bne.w	8027a04 <_tzset_unlocked_r+0x34>
 8027b78:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8027b7c:	1e4b      	subs	r3, r1, #1
 8027b7e:	2b0b      	cmp	r3, #11
 8027b80:	f63f af40 	bhi.w	8027a04 <_tzset_unlocked_r+0x34>
 8027b84:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8027b88:	1e53      	subs	r3, r2, #1
 8027b8a:	2b04      	cmp	r3, #4
 8027b8c:	f63f af3a 	bhi.w	8027a04 <_tzset_unlocked_r+0x34>
 8027b90:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8027b94:	2b06      	cmp	r3, #6
 8027b96:	f63f af35 	bhi.w	8027a04 <_tzset_unlocked_r+0x34>
 8027b9a:	e9c7 1203 	strd	r1, r2, [r7, #12]
 8027b9e:	f887 8008 	strb.w	r8, [r7, #8]
 8027ba2:	617b      	str	r3, [r7, #20]
 8027ba4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8027ba6:	eb04 0803 	add.w	r8, r4, r3
 8027baa:	2302      	movs	r3, #2
 8027bac:	f8ad 301c 	strh.w	r3, [sp, #28]
 8027bb0:	2300      	movs	r3, #0
 8027bb2:	f8ad 301e 	strh.w	r3, [sp, #30]
 8027bb6:	f8ad 3020 	strh.w	r3, [sp, #32]
 8027bba:	930a      	str	r3, [sp, #40]	; 0x28
 8027bbc:	f898 3000 	ldrb.w	r3, [r8]
 8027bc0:	2b2f      	cmp	r3, #47	; 0x2f
 8027bc2:	d109      	bne.n	8027bd8 <_tzset_unlocked_r+0x208>
 8027bc4:	e9cd a602 	strd	sl, r6, [sp, #8]
 8027bc8:	e9cd b600 	strd	fp, r6, [sp]
 8027bcc:	493e      	ldr	r1, [pc, #248]	; (8027cc8 <_tzset_unlocked_r+0x2f8>)
 8027bce:	4633      	mov	r3, r6
 8027bd0:	aa07      	add	r2, sp, #28
 8027bd2:	4640      	mov	r0, r8
 8027bd4:	f7fe ff48 	bl	8026a68 <siscanf>
 8027bd8:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8027bdc:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8027be0:	213c      	movs	r1, #60	; 0x3c
 8027be2:	fb01 3302 	mla	r3, r1, r2, r3
 8027be6:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8027bea:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8027bee:	fb01 3302 	mla	r3, r1, r2, r3
 8027bf2:	61bb      	str	r3, [r7, #24]
 8027bf4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8027bf6:	3728      	adds	r7, #40	; 0x28
 8027bf8:	4444      	add	r4, r8
 8027bfa:	f1b9 0f00 	cmp.w	r9, #0
 8027bfe:	d020      	beq.n	8027c42 <_tzset_unlocked_r+0x272>
 8027c00:	6868      	ldr	r0, [r5, #4]
 8027c02:	f7ff fe29 	bl	8027858 <__tzcalc_limits>
 8027c06:	4b28      	ldr	r3, [pc, #160]	; (8027ca8 <_tzset_unlocked_r+0x2d8>)
 8027c08:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8027c0a:	601a      	str	r2, [r3, #0]
 8027c0c:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8027c0e:	1a9b      	subs	r3, r3, r2
 8027c10:	4a27      	ldr	r2, [pc, #156]	; (8027cb0 <_tzset_unlocked_r+0x2e0>)
 8027c12:	bf18      	it	ne
 8027c14:	2301      	movne	r3, #1
 8027c16:	6013      	str	r3, [r2, #0]
 8027c18:	e6f4      	b.n	8027a04 <_tzset_unlocked_r+0x34>
 8027c1a:	2b2b      	cmp	r3, #43	; 0x2b
 8027c1c:	bf08      	it	eq
 8027c1e:	3401      	addeq	r4, #1
 8027c20:	2701      	movs	r7, #1
 8027c22:	e772      	b.n	8027b0a <_tzset_unlocked_r+0x13a>
 8027c24:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8027c28:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8027c2c:	213c      	movs	r1, #60	; 0x3c
 8027c2e:	fb01 3302 	mla	r3, r1, r2, r3
 8027c32:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8027c36:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8027c3a:	fb01 3302 	mla	r3, r1, r2, r3
 8027c3e:	437b      	muls	r3, r7
 8027c40:	e77a      	b.n	8027b38 <_tzset_unlocked_r+0x168>
 8027c42:	f04f 0901 	mov.w	r9, #1
 8027c46:	e77d      	b.n	8027b44 <_tzset_unlocked_r+0x174>
 8027c48:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 8027c4c:	bf06      	itte	eq
 8027c4e:	3401      	addeq	r4, #1
 8027c50:	4643      	moveq	r3, r8
 8027c52:	2344      	movne	r3, #68	; 0x44
 8027c54:	220a      	movs	r2, #10
 8027c56:	a90b      	add	r1, sp, #44	; 0x2c
 8027c58:	4620      	mov	r0, r4
 8027c5a:	9305      	str	r3, [sp, #20]
 8027c5c:	f7ff fdf2 	bl	8027844 <strtoul>
 8027c60:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8027c64:	9b05      	ldr	r3, [sp, #20]
 8027c66:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 8027c6a:	45a0      	cmp	r8, r4
 8027c6c:	d114      	bne.n	8027c98 <_tzset_unlocked_r+0x2c8>
 8027c6e:	234d      	movs	r3, #77	; 0x4d
 8027c70:	f1b9 0f00 	cmp.w	r9, #0
 8027c74:	d107      	bne.n	8027c86 <_tzset_unlocked_r+0x2b6>
 8027c76:	722b      	strb	r3, [r5, #8]
 8027c78:	2103      	movs	r1, #3
 8027c7a:	2302      	movs	r3, #2
 8027c7c:	e9c5 1303 	strd	r1, r3, [r5, #12]
 8027c80:	f8c5 9014 	str.w	r9, [r5, #20]
 8027c84:	e791      	b.n	8027baa <_tzset_unlocked_r+0x1da>
 8027c86:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 8027c8a:	220b      	movs	r2, #11
 8027c8c:	2301      	movs	r3, #1
 8027c8e:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 8027c92:	2300      	movs	r3, #0
 8027c94:	63eb      	str	r3, [r5, #60]	; 0x3c
 8027c96:	e788      	b.n	8027baa <_tzset_unlocked_r+0x1da>
 8027c98:	b280      	uxth	r0, r0
 8027c9a:	723b      	strb	r3, [r7, #8]
 8027c9c:	6178      	str	r0, [r7, #20]
 8027c9e:	e784      	b.n	8027baa <_tzset_unlocked_r+0x1da>
 8027ca0:	080479ec 	.word	0x080479ec
 8027ca4:	20030150 	.word	0x20030150
 8027ca8:	20030158 	.word	0x20030158
 8027cac:	080479ef 	.word	0x080479ef
 8027cb0:	20030154 	.word	0x20030154
 8027cb4:	20000528 	.word	0x20000528
 8027cb8:	20030143 	.word	0x20030143
 8027cbc:	080479f3 	.word	0x080479f3
 8027cc0:	08047a16 	.word	0x08047a16
 8027cc4:	08047a02 	.word	0x08047a02
 8027cc8:	08047a15 	.word	0x08047a15
 8027ccc:	20030138 	.word	0x20030138

08027cd0 <__swbuf_r>:
 8027cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8027cd2:	460e      	mov	r6, r1
 8027cd4:	4614      	mov	r4, r2
 8027cd6:	4605      	mov	r5, r0
 8027cd8:	b118      	cbz	r0, 8027ce2 <__swbuf_r+0x12>
 8027cda:	6983      	ldr	r3, [r0, #24]
 8027cdc:	b90b      	cbnz	r3, 8027ce2 <__swbuf_r+0x12>
 8027cde:	f7fd faf9 	bl	80252d4 <__sinit>
 8027ce2:	4b21      	ldr	r3, [pc, #132]	; (8027d68 <__swbuf_r+0x98>)
 8027ce4:	429c      	cmp	r4, r3
 8027ce6:	d12b      	bne.n	8027d40 <__swbuf_r+0x70>
 8027ce8:	686c      	ldr	r4, [r5, #4]
 8027cea:	69a3      	ldr	r3, [r4, #24]
 8027cec:	60a3      	str	r3, [r4, #8]
 8027cee:	89a3      	ldrh	r3, [r4, #12]
 8027cf0:	071a      	lsls	r2, r3, #28
 8027cf2:	d52f      	bpl.n	8027d54 <__swbuf_r+0x84>
 8027cf4:	6923      	ldr	r3, [r4, #16]
 8027cf6:	b36b      	cbz	r3, 8027d54 <__swbuf_r+0x84>
 8027cf8:	6923      	ldr	r3, [r4, #16]
 8027cfa:	6820      	ldr	r0, [r4, #0]
 8027cfc:	1ac0      	subs	r0, r0, r3
 8027cfe:	6963      	ldr	r3, [r4, #20]
 8027d00:	b2f6      	uxtb	r6, r6
 8027d02:	4283      	cmp	r3, r0
 8027d04:	4637      	mov	r7, r6
 8027d06:	dc04      	bgt.n	8027d12 <__swbuf_r+0x42>
 8027d08:	4621      	mov	r1, r4
 8027d0a:	4628      	mov	r0, r5
 8027d0c:	f000 ffc6 	bl	8028c9c <_fflush_r>
 8027d10:	bb30      	cbnz	r0, 8027d60 <__swbuf_r+0x90>
 8027d12:	68a3      	ldr	r3, [r4, #8]
 8027d14:	3b01      	subs	r3, #1
 8027d16:	60a3      	str	r3, [r4, #8]
 8027d18:	6823      	ldr	r3, [r4, #0]
 8027d1a:	1c5a      	adds	r2, r3, #1
 8027d1c:	6022      	str	r2, [r4, #0]
 8027d1e:	701e      	strb	r6, [r3, #0]
 8027d20:	6963      	ldr	r3, [r4, #20]
 8027d22:	3001      	adds	r0, #1
 8027d24:	4283      	cmp	r3, r0
 8027d26:	d004      	beq.n	8027d32 <__swbuf_r+0x62>
 8027d28:	89a3      	ldrh	r3, [r4, #12]
 8027d2a:	07db      	lsls	r3, r3, #31
 8027d2c:	d506      	bpl.n	8027d3c <__swbuf_r+0x6c>
 8027d2e:	2e0a      	cmp	r6, #10
 8027d30:	d104      	bne.n	8027d3c <__swbuf_r+0x6c>
 8027d32:	4621      	mov	r1, r4
 8027d34:	4628      	mov	r0, r5
 8027d36:	f000 ffb1 	bl	8028c9c <_fflush_r>
 8027d3a:	b988      	cbnz	r0, 8027d60 <__swbuf_r+0x90>
 8027d3c:	4638      	mov	r0, r7
 8027d3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8027d40:	4b0a      	ldr	r3, [pc, #40]	; (8027d6c <__swbuf_r+0x9c>)
 8027d42:	429c      	cmp	r4, r3
 8027d44:	d101      	bne.n	8027d4a <__swbuf_r+0x7a>
 8027d46:	68ac      	ldr	r4, [r5, #8]
 8027d48:	e7cf      	b.n	8027cea <__swbuf_r+0x1a>
 8027d4a:	4b09      	ldr	r3, [pc, #36]	; (8027d70 <__swbuf_r+0xa0>)
 8027d4c:	429c      	cmp	r4, r3
 8027d4e:	bf08      	it	eq
 8027d50:	68ec      	ldreq	r4, [r5, #12]
 8027d52:	e7ca      	b.n	8027cea <__swbuf_r+0x1a>
 8027d54:	4621      	mov	r1, r4
 8027d56:	4628      	mov	r0, r5
 8027d58:	f000 f81e 	bl	8027d98 <__swsetup_r>
 8027d5c:	2800      	cmp	r0, #0
 8027d5e:	d0cb      	beq.n	8027cf8 <__swbuf_r+0x28>
 8027d60:	f04f 37ff 	mov.w	r7, #4294967295
 8027d64:	e7ea      	b.n	8027d3c <__swbuf_r+0x6c>
 8027d66:	bf00      	nop
 8027d68:	08047564 	.word	0x08047564
 8027d6c:	08047584 	.word	0x08047584
 8027d70:	08047544 	.word	0x08047544

08027d74 <_write_r>:
 8027d74:	b538      	push	{r3, r4, r5, lr}
 8027d76:	4d07      	ldr	r5, [pc, #28]	; (8027d94 <_write_r+0x20>)
 8027d78:	4604      	mov	r4, r0
 8027d7a:	4608      	mov	r0, r1
 8027d7c:	4611      	mov	r1, r2
 8027d7e:	2200      	movs	r2, #0
 8027d80:	602a      	str	r2, [r5, #0]
 8027d82:	461a      	mov	r2, r3
 8027d84:	f7db feac 	bl	8003ae0 <_write>
 8027d88:	1c43      	adds	r3, r0, #1
 8027d8a:	d102      	bne.n	8027d92 <_write_r+0x1e>
 8027d8c:	682b      	ldr	r3, [r5, #0]
 8027d8e:	b103      	cbz	r3, 8027d92 <_write_r+0x1e>
 8027d90:	6023      	str	r3, [r4, #0]
 8027d92:	bd38      	pop	{r3, r4, r5, pc}
 8027d94:	20030134 	.word	0x20030134

08027d98 <__swsetup_r>:
 8027d98:	4b32      	ldr	r3, [pc, #200]	; (8027e64 <__swsetup_r+0xcc>)
 8027d9a:	b570      	push	{r4, r5, r6, lr}
 8027d9c:	681d      	ldr	r5, [r3, #0]
 8027d9e:	4606      	mov	r6, r0
 8027da0:	460c      	mov	r4, r1
 8027da2:	b125      	cbz	r5, 8027dae <__swsetup_r+0x16>
 8027da4:	69ab      	ldr	r3, [r5, #24]
 8027da6:	b913      	cbnz	r3, 8027dae <__swsetup_r+0x16>
 8027da8:	4628      	mov	r0, r5
 8027daa:	f7fd fa93 	bl	80252d4 <__sinit>
 8027dae:	4b2e      	ldr	r3, [pc, #184]	; (8027e68 <__swsetup_r+0xd0>)
 8027db0:	429c      	cmp	r4, r3
 8027db2:	d10f      	bne.n	8027dd4 <__swsetup_r+0x3c>
 8027db4:	686c      	ldr	r4, [r5, #4]
 8027db6:	89a3      	ldrh	r3, [r4, #12]
 8027db8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8027dbc:	0719      	lsls	r1, r3, #28
 8027dbe:	d42c      	bmi.n	8027e1a <__swsetup_r+0x82>
 8027dc0:	06dd      	lsls	r5, r3, #27
 8027dc2:	d411      	bmi.n	8027de8 <__swsetup_r+0x50>
 8027dc4:	2309      	movs	r3, #9
 8027dc6:	6033      	str	r3, [r6, #0]
 8027dc8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8027dcc:	81a3      	strh	r3, [r4, #12]
 8027dce:	f04f 30ff 	mov.w	r0, #4294967295
 8027dd2:	e03e      	b.n	8027e52 <__swsetup_r+0xba>
 8027dd4:	4b25      	ldr	r3, [pc, #148]	; (8027e6c <__swsetup_r+0xd4>)
 8027dd6:	429c      	cmp	r4, r3
 8027dd8:	d101      	bne.n	8027dde <__swsetup_r+0x46>
 8027dda:	68ac      	ldr	r4, [r5, #8]
 8027ddc:	e7eb      	b.n	8027db6 <__swsetup_r+0x1e>
 8027dde:	4b24      	ldr	r3, [pc, #144]	; (8027e70 <__swsetup_r+0xd8>)
 8027de0:	429c      	cmp	r4, r3
 8027de2:	bf08      	it	eq
 8027de4:	68ec      	ldreq	r4, [r5, #12]
 8027de6:	e7e6      	b.n	8027db6 <__swsetup_r+0x1e>
 8027de8:	0758      	lsls	r0, r3, #29
 8027dea:	d512      	bpl.n	8027e12 <__swsetup_r+0x7a>
 8027dec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8027dee:	b141      	cbz	r1, 8027e02 <__swsetup_r+0x6a>
 8027df0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8027df4:	4299      	cmp	r1, r3
 8027df6:	d002      	beq.n	8027dfe <__swsetup_r+0x66>
 8027df8:	4630      	mov	r0, r6
 8027dfa:	f7fd ff07 	bl	8025c0c <_free_r>
 8027dfe:	2300      	movs	r3, #0
 8027e00:	6363      	str	r3, [r4, #52]	; 0x34
 8027e02:	89a3      	ldrh	r3, [r4, #12]
 8027e04:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8027e08:	81a3      	strh	r3, [r4, #12]
 8027e0a:	2300      	movs	r3, #0
 8027e0c:	6063      	str	r3, [r4, #4]
 8027e0e:	6923      	ldr	r3, [r4, #16]
 8027e10:	6023      	str	r3, [r4, #0]
 8027e12:	89a3      	ldrh	r3, [r4, #12]
 8027e14:	f043 0308 	orr.w	r3, r3, #8
 8027e18:	81a3      	strh	r3, [r4, #12]
 8027e1a:	6923      	ldr	r3, [r4, #16]
 8027e1c:	b94b      	cbnz	r3, 8027e32 <__swsetup_r+0x9a>
 8027e1e:	89a3      	ldrh	r3, [r4, #12]
 8027e20:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8027e24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8027e28:	d003      	beq.n	8027e32 <__swsetup_r+0x9a>
 8027e2a:	4621      	mov	r1, r4
 8027e2c:	4630      	mov	r0, r6
 8027e2e:	f001 f8b7 	bl	8028fa0 <__smakebuf_r>
 8027e32:	89a0      	ldrh	r0, [r4, #12]
 8027e34:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8027e38:	f010 0301 	ands.w	r3, r0, #1
 8027e3c:	d00a      	beq.n	8027e54 <__swsetup_r+0xbc>
 8027e3e:	2300      	movs	r3, #0
 8027e40:	60a3      	str	r3, [r4, #8]
 8027e42:	6963      	ldr	r3, [r4, #20]
 8027e44:	425b      	negs	r3, r3
 8027e46:	61a3      	str	r3, [r4, #24]
 8027e48:	6923      	ldr	r3, [r4, #16]
 8027e4a:	b943      	cbnz	r3, 8027e5e <__swsetup_r+0xc6>
 8027e4c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8027e50:	d1ba      	bne.n	8027dc8 <__swsetup_r+0x30>
 8027e52:	bd70      	pop	{r4, r5, r6, pc}
 8027e54:	0781      	lsls	r1, r0, #30
 8027e56:	bf58      	it	pl
 8027e58:	6963      	ldrpl	r3, [r4, #20]
 8027e5a:	60a3      	str	r3, [r4, #8]
 8027e5c:	e7f4      	b.n	8027e48 <__swsetup_r+0xb0>
 8027e5e:	2000      	movs	r0, #0
 8027e60:	e7f7      	b.n	8027e52 <__swsetup_r+0xba>
 8027e62:	bf00      	nop
 8027e64:	200004c4 	.word	0x200004c4
 8027e68:	08047564 	.word	0x08047564
 8027e6c:	08047584 	.word	0x08047584
 8027e70:	08047544 	.word	0x08047544

08027e74 <abs>:
 8027e74:	2800      	cmp	r0, #0
 8027e76:	bfb8      	it	lt
 8027e78:	4240      	neglt	r0, r0
 8027e7a:	4770      	bx	lr

08027e7c <asctime>:
 8027e7c:	4b0d      	ldr	r3, [pc, #52]	; (8027eb4 <asctime+0x38>)
 8027e7e:	b570      	push	{r4, r5, r6, lr}
 8027e80:	681d      	ldr	r5, [r3, #0]
 8027e82:	6c2e      	ldr	r6, [r5, #64]	; 0x40
 8027e84:	4604      	mov	r4, r0
 8027e86:	b976      	cbnz	r6, 8027ea6 <asctime+0x2a>
 8027e88:	201a      	movs	r0, #26
 8027e8a:	f7fd fbfd 	bl	8025688 <malloc>
 8027e8e:	4602      	mov	r2, r0
 8027e90:	6428      	str	r0, [r5, #64]	; 0x40
 8027e92:	b920      	cbnz	r0, 8027e9e <asctime+0x22>
 8027e94:	4b08      	ldr	r3, [pc, #32]	; (8027eb8 <asctime+0x3c>)
 8027e96:	4809      	ldr	r0, [pc, #36]	; (8027ebc <asctime+0x40>)
 8027e98:	2137      	movs	r1, #55	; 0x37
 8027e9a:	f000 f837 	bl	8027f0c <__assert_func>
 8027e9e:	221a      	movs	r2, #26
 8027ea0:	4631      	mov	r1, r6
 8027ea2:	f7fd fc39 	bl	8025718 <memset>
 8027ea6:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8027ea8:	4620      	mov	r0, r4
 8027eaa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8027eae:	f000 b807 	b.w	8027ec0 <asctime_r>
 8027eb2:	bf00      	nop
 8027eb4:	200004c4 	.word	0x200004c4
 8027eb8:	080475a8 	.word	0x080475a8
 8027ebc:	08047a28 	.word	0x08047a28

08027ec0 <asctime_r>:
 8027ec0:	b510      	push	{r4, lr}
 8027ec2:	460c      	mov	r4, r1
 8027ec4:	6941      	ldr	r1, [r0, #20]
 8027ec6:	6903      	ldr	r3, [r0, #16]
 8027ec8:	6982      	ldr	r2, [r0, #24]
 8027eca:	b086      	sub	sp, #24
 8027ecc:	f201 716c 	addw	r1, r1, #1900	; 0x76c
 8027ed0:	9104      	str	r1, [sp, #16]
 8027ed2:	6801      	ldr	r1, [r0, #0]
 8027ed4:	9103      	str	r1, [sp, #12]
 8027ed6:	6841      	ldr	r1, [r0, #4]
 8027ed8:	9102      	str	r1, [sp, #8]
 8027eda:	6881      	ldr	r1, [r0, #8]
 8027edc:	9101      	str	r1, [sp, #4]
 8027ede:	68c1      	ldr	r1, [r0, #12]
 8027ee0:	9100      	str	r1, [sp, #0]
 8027ee2:	4907      	ldr	r1, [pc, #28]	; (8027f00 <asctime_r+0x40>)
 8027ee4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8027ee8:	440b      	add	r3, r1
 8027eea:	4906      	ldr	r1, [pc, #24]	; (8027f04 <asctime_r+0x44>)
 8027eec:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8027ef0:	440a      	add	r2, r1
 8027ef2:	4620      	mov	r0, r4
 8027ef4:	4904      	ldr	r1, [pc, #16]	; (8027f08 <asctime_r+0x48>)
 8027ef6:	f7fe fd97 	bl	8026a28 <siprintf>
 8027efa:	4620      	mov	r0, r4
 8027efc:	b006      	add	sp, #24
 8027efe:	bd10      	pop	{r4, pc}
 8027f00:	08047ab9 	.word	0x08047ab9
 8027f04:	08047aa4 	.word	0x08047aa4
 8027f08:	08047a84 	.word	0x08047a84

08027f0c <__assert_func>:
 8027f0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8027f0e:	4614      	mov	r4, r2
 8027f10:	461a      	mov	r2, r3
 8027f12:	4b09      	ldr	r3, [pc, #36]	; (8027f38 <__assert_func+0x2c>)
 8027f14:	681b      	ldr	r3, [r3, #0]
 8027f16:	4605      	mov	r5, r0
 8027f18:	68d8      	ldr	r0, [r3, #12]
 8027f1a:	b14c      	cbz	r4, 8027f30 <__assert_func+0x24>
 8027f1c:	4b07      	ldr	r3, [pc, #28]	; (8027f3c <__assert_func+0x30>)
 8027f1e:	9100      	str	r1, [sp, #0]
 8027f20:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8027f24:	4906      	ldr	r1, [pc, #24]	; (8027f40 <__assert_func+0x34>)
 8027f26:	462b      	mov	r3, r5
 8027f28:	f000 fef4 	bl	8028d14 <fiprintf>
 8027f2c:	f002 faee 	bl	802a50c <abort>
 8027f30:	4b04      	ldr	r3, [pc, #16]	; (8027f44 <__assert_func+0x38>)
 8027f32:	461c      	mov	r4, r3
 8027f34:	e7f3      	b.n	8027f1e <__assert_func+0x12>
 8027f36:	bf00      	nop
 8027f38:	200004c4 	.word	0x200004c4
 8027f3c:	08047add 	.word	0x08047add
 8027f40:	08047aea 	.word	0x08047aea
 8027f44:	08047aa3 	.word	0x08047aa3

08027f48 <_close_r>:
 8027f48:	b538      	push	{r3, r4, r5, lr}
 8027f4a:	4d06      	ldr	r5, [pc, #24]	; (8027f64 <_close_r+0x1c>)
 8027f4c:	2300      	movs	r3, #0
 8027f4e:	4604      	mov	r4, r0
 8027f50:	4608      	mov	r0, r1
 8027f52:	602b      	str	r3, [r5, #0]
 8027f54:	f7e0 fa06 	bl	8008364 <_close>
 8027f58:	1c43      	adds	r3, r0, #1
 8027f5a:	d102      	bne.n	8027f62 <_close_r+0x1a>
 8027f5c:	682b      	ldr	r3, [r5, #0]
 8027f5e:	b103      	cbz	r3, 8027f62 <_close_r+0x1a>
 8027f60:	6023      	str	r3, [r4, #0]
 8027f62:	bd38      	pop	{r3, r4, r5, pc}
 8027f64:	20030134 	.word	0x20030134

08027f68 <div>:
 8027f68:	2900      	cmp	r1, #0
 8027f6a:	b510      	push	{r4, lr}
 8027f6c:	fb91 f4f2 	sdiv	r4, r1, r2
 8027f70:	fb02 1314 	mls	r3, r2, r4, r1
 8027f74:	db06      	blt.n	8027f84 <div+0x1c>
 8027f76:	2b00      	cmp	r3, #0
 8027f78:	da01      	bge.n	8027f7e <div+0x16>
 8027f7a:	3401      	adds	r4, #1
 8027f7c:	1a9b      	subs	r3, r3, r2
 8027f7e:	e9c0 4300 	strd	r4, r3, [r0]
 8027f82:	bd10      	pop	{r4, pc}
 8027f84:	2b00      	cmp	r3, #0
 8027f86:	bfc4      	itt	gt
 8027f88:	f104 34ff 	addgt.w	r4, r4, #4294967295
 8027f8c:	189b      	addgt	r3, r3, r2
 8027f8e:	e7f6      	b.n	8027f7e <div+0x16>

08027f90 <quorem>:
 8027f90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8027f94:	6903      	ldr	r3, [r0, #16]
 8027f96:	690c      	ldr	r4, [r1, #16]
 8027f98:	42a3      	cmp	r3, r4
 8027f9a:	4607      	mov	r7, r0
 8027f9c:	f2c0 8081 	blt.w	80280a2 <quorem+0x112>
 8027fa0:	3c01      	subs	r4, #1
 8027fa2:	f101 0814 	add.w	r8, r1, #20
 8027fa6:	f100 0514 	add.w	r5, r0, #20
 8027faa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8027fae:	9301      	str	r3, [sp, #4]
 8027fb0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8027fb4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8027fb8:	3301      	adds	r3, #1
 8027fba:	429a      	cmp	r2, r3
 8027fbc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8027fc0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8027fc4:	fbb2 f6f3 	udiv	r6, r2, r3
 8027fc8:	d331      	bcc.n	802802e <quorem+0x9e>
 8027fca:	f04f 0e00 	mov.w	lr, #0
 8027fce:	4640      	mov	r0, r8
 8027fd0:	46ac      	mov	ip, r5
 8027fd2:	46f2      	mov	sl, lr
 8027fd4:	f850 2b04 	ldr.w	r2, [r0], #4
 8027fd8:	b293      	uxth	r3, r2
 8027fda:	fb06 e303 	mla	r3, r6, r3, lr
 8027fde:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8027fe2:	b29b      	uxth	r3, r3
 8027fe4:	ebaa 0303 	sub.w	r3, sl, r3
 8027fe8:	f8dc a000 	ldr.w	sl, [ip]
 8027fec:	0c12      	lsrs	r2, r2, #16
 8027fee:	fa13 f38a 	uxtah	r3, r3, sl
 8027ff2:	fb06 e202 	mla	r2, r6, r2, lr
 8027ff6:	9300      	str	r3, [sp, #0]
 8027ff8:	9b00      	ldr	r3, [sp, #0]
 8027ffa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8027ffe:	b292      	uxth	r2, r2
 8028000:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8028004:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8028008:	f8bd 3000 	ldrh.w	r3, [sp]
 802800c:	4581      	cmp	r9, r0
 802800e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8028012:	f84c 3b04 	str.w	r3, [ip], #4
 8028016:	ea4f 4a22 	mov.w	sl, r2, asr #16
 802801a:	d2db      	bcs.n	8027fd4 <quorem+0x44>
 802801c:	f855 300b 	ldr.w	r3, [r5, fp]
 8028020:	b92b      	cbnz	r3, 802802e <quorem+0x9e>
 8028022:	9b01      	ldr	r3, [sp, #4]
 8028024:	3b04      	subs	r3, #4
 8028026:	429d      	cmp	r5, r3
 8028028:	461a      	mov	r2, r3
 802802a:	d32e      	bcc.n	802808a <quorem+0xfa>
 802802c:	613c      	str	r4, [r7, #16]
 802802e:	4638      	mov	r0, r7
 8028030:	f001 fa84 	bl	802953c <__mcmp>
 8028034:	2800      	cmp	r0, #0
 8028036:	db24      	blt.n	8028082 <quorem+0xf2>
 8028038:	3601      	adds	r6, #1
 802803a:	4628      	mov	r0, r5
 802803c:	f04f 0c00 	mov.w	ip, #0
 8028040:	f858 2b04 	ldr.w	r2, [r8], #4
 8028044:	f8d0 e000 	ldr.w	lr, [r0]
 8028048:	b293      	uxth	r3, r2
 802804a:	ebac 0303 	sub.w	r3, ip, r3
 802804e:	0c12      	lsrs	r2, r2, #16
 8028050:	fa13 f38e 	uxtah	r3, r3, lr
 8028054:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8028058:	eb02 4223 	add.w	r2, r2, r3, asr #16
 802805c:	b29b      	uxth	r3, r3
 802805e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8028062:	45c1      	cmp	r9, r8
 8028064:	f840 3b04 	str.w	r3, [r0], #4
 8028068:	ea4f 4c22 	mov.w	ip, r2, asr #16
 802806c:	d2e8      	bcs.n	8028040 <quorem+0xb0>
 802806e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8028072:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8028076:	b922      	cbnz	r2, 8028082 <quorem+0xf2>
 8028078:	3b04      	subs	r3, #4
 802807a:	429d      	cmp	r5, r3
 802807c:	461a      	mov	r2, r3
 802807e:	d30a      	bcc.n	8028096 <quorem+0x106>
 8028080:	613c      	str	r4, [r7, #16]
 8028082:	4630      	mov	r0, r6
 8028084:	b003      	add	sp, #12
 8028086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802808a:	6812      	ldr	r2, [r2, #0]
 802808c:	3b04      	subs	r3, #4
 802808e:	2a00      	cmp	r2, #0
 8028090:	d1cc      	bne.n	802802c <quorem+0x9c>
 8028092:	3c01      	subs	r4, #1
 8028094:	e7c7      	b.n	8028026 <quorem+0x96>
 8028096:	6812      	ldr	r2, [r2, #0]
 8028098:	3b04      	subs	r3, #4
 802809a:	2a00      	cmp	r2, #0
 802809c:	d1f0      	bne.n	8028080 <quorem+0xf0>
 802809e:	3c01      	subs	r4, #1
 80280a0:	e7eb      	b.n	802807a <quorem+0xea>
 80280a2:	2000      	movs	r0, #0
 80280a4:	e7ee      	b.n	8028084 <quorem+0xf4>
 80280a6:	Address 0x00000000080280a6 is out of bounds.


080280a8 <_dtoa_r>:
 80280a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80280ac:	ed2d 8b02 	vpush	{d8}
 80280b0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80280b2:	b091      	sub	sp, #68	; 0x44
 80280b4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80280b8:	ec59 8b10 	vmov	r8, r9, d0
 80280bc:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 80280be:	9106      	str	r1, [sp, #24]
 80280c0:	4606      	mov	r6, r0
 80280c2:	9208      	str	r2, [sp, #32]
 80280c4:	930c      	str	r3, [sp, #48]	; 0x30
 80280c6:	b975      	cbnz	r5, 80280e6 <_dtoa_r+0x3e>
 80280c8:	2010      	movs	r0, #16
 80280ca:	f7fd fadd 	bl	8025688 <malloc>
 80280ce:	4602      	mov	r2, r0
 80280d0:	6270      	str	r0, [r6, #36]	; 0x24
 80280d2:	b920      	cbnz	r0, 80280de <_dtoa_r+0x36>
 80280d4:	4baa      	ldr	r3, [pc, #680]	; (8028380 <_dtoa_r+0x2d8>)
 80280d6:	21ea      	movs	r1, #234	; 0xea
 80280d8:	48aa      	ldr	r0, [pc, #680]	; (8028384 <_dtoa_r+0x2dc>)
 80280da:	f7ff ff17 	bl	8027f0c <__assert_func>
 80280de:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80280e2:	6005      	str	r5, [r0, #0]
 80280e4:	60c5      	str	r5, [r0, #12]
 80280e6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80280e8:	6819      	ldr	r1, [r3, #0]
 80280ea:	b151      	cbz	r1, 8028102 <_dtoa_r+0x5a>
 80280ec:	685a      	ldr	r2, [r3, #4]
 80280ee:	604a      	str	r2, [r1, #4]
 80280f0:	2301      	movs	r3, #1
 80280f2:	4093      	lsls	r3, r2
 80280f4:	608b      	str	r3, [r1, #8]
 80280f6:	4630      	mov	r0, r6
 80280f8:	f000 ffde 	bl	80290b8 <_Bfree>
 80280fc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80280fe:	2200      	movs	r2, #0
 8028100:	601a      	str	r2, [r3, #0]
 8028102:	f1b9 0300 	subs.w	r3, r9, #0
 8028106:	bfbb      	ittet	lt
 8028108:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 802810c:	9303      	strlt	r3, [sp, #12]
 802810e:	2300      	movge	r3, #0
 8028110:	2201      	movlt	r2, #1
 8028112:	bfac      	ite	ge
 8028114:	6023      	strge	r3, [r4, #0]
 8028116:	6022      	strlt	r2, [r4, #0]
 8028118:	4b9b      	ldr	r3, [pc, #620]	; (8028388 <_dtoa_r+0x2e0>)
 802811a:	9c03      	ldr	r4, [sp, #12]
 802811c:	43a3      	bics	r3, r4
 802811e:	d11c      	bne.n	802815a <_dtoa_r+0xb2>
 8028120:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8028122:	f242 730f 	movw	r3, #9999	; 0x270f
 8028126:	6013      	str	r3, [r2, #0]
 8028128:	f3c4 0313 	ubfx	r3, r4, #0, #20
 802812c:	ea53 0308 	orrs.w	r3, r3, r8
 8028130:	f000 84fd 	beq.w	8028b2e <_dtoa_r+0xa86>
 8028134:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8028136:	b963      	cbnz	r3, 8028152 <_dtoa_r+0xaa>
 8028138:	4b94      	ldr	r3, [pc, #592]	; (802838c <_dtoa_r+0x2e4>)
 802813a:	e01f      	b.n	802817c <_dtoa_r+0xd4>
 802813c:	4b94      	ldr	r3, [pc, #592]	; (8028390 <_dtoa_r+0x2e8>)
 802813e:	9301      	str	r3, [sp, #4]
 8028140:	3308      	adds	r3, #8
 8028142:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8028144:	6013      	str	r3, [r2, #0]
 8028146:	9801      	ldr	r0, [sp, #4]
 8028148:	b011      	add	sp, #68	; 0x44
 802814a:	ecbd 8b02 	vpop	{d8}
 802814e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8028152:	4b8e      	ldr	r3, [pc, #568]	; (802838c <_dtoa_r+0x2e4>)
 8028154:	9301      	str	r3, [sp, #4]
 8028156:	3303      	adds	r3, #3
 8028158:	e7f3      	b.n	8028142 <_dtoa_r+0x9a>
 802815a:	ed9d 8b02 	vldr	d8, [sp, #8]
 802815e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8028162:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8028166:	d10b      	bne.n	8028180 <_dtoa_r+0xd8>
 8028168:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 802816a:	2301      	movs	r3, #1
 802816c:	6013      	str	r3, [r2, #0]
 802816e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8028170:	2b00      	cmp	r3, #0
 8028172:	f000 84d9 	beq.w	8028b28 <_dtoa_r+0xa80>
 8028176:	4887      	ldr	r0, [pc, #540]	; (8028394 <_dtoa_r+0x2ec>)
 8028178:	6018      	str	r0, [r3, #0]
 802817a:	1e43      	subs	r3, r0, #1
 802817c:	9301      	str	r3, [sp, #4]
 802817e:	e7e2      	b.n	8028146 <_dtoa_r+0x9e>
 8028180:	a90f      	add	r1, sp, #60	; 0x3c
 8028182:	aa0e      	add	r2, sp, #56	; 0x38
 8028184:	4630      	mov	r0, r6
 8028186:	eeb0 0b48 	vmov.f64	d0, d8
 802818a:	f001 fa7d 	bl	8029688 <__d2b>
 802818e:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8028192:	4605      	mov	r5, r0
 8028194:	980e      	ldr	r0, [sp, #56]	; 0x38
 8028196:	2900      	cmp	r1, #0
 8028198:	d046      	beq.n	8028228 <_dtoa_r+0x180>
 802819a:	ee18 4a90 	vmov	r4, s17
 802819e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80281a2:	ec53 2b18 	vmov	r2, r3, d8
 80281a6:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 80281aa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80281ae:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80281b2:	2400      	movs	r4, #0
 80281b4:	ec43 2b16 	vmov	d6, r2, r3
 80281b8:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 80281bc:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8028368 <_dtoa_r+0x2c0>
 80281c0:	ee36 7b47 	vsub.f64	d7, d6, d7
 80281c4:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8028370 <_dtoa_r+0x2c8>
 80281c8:	eea7 6b05 	vfma.f64	d6, d7, d5
 80281cc:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8028378 <_dtoa_r+0x2d0>
 80281d0:	ee07 1a90 	vmov	s15, r1
 80281d4:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80281d8:	eeb0 7b46 	vmov.f64	d7, d6
 80281dc:	eea4 7b05 	vfma.f64	d7, d4, d5
 80281e0:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80281e4:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80281e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80281ec:	ee16 ba90 	vmov	fp, s13
 80281f0:	940a      	str	r4, [sp, #40]	; 0x28
 80281f2:	d508      	bpl.n	8028206 <_dtoa_r+0x15e>
 80281f4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80281f8:	eeb4 6b47 	vcmp.f64	d6, d7
 80281fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8028200:	bf18      	it	ne
 8028202:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8028206:	f1bb 0f16 	cmp.w	fp, #22
 802820a:	d82f      	bhi.n	802826c <_dtoa_r+0x1c4>
 802820c:	4b62      	ldr	r3, [pc, #392]	; (8028398 <_dtoa_r+0x2f0>)
 802820e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8028212:	ed93 7b00 	vldr	d7, [r3]
 8028216:	eeb4 8bc7 	vcmpe.f64	d8, d7
 802821a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802821e:	d501      	bpl.n	8028224 <_dtoa_r+0x17c>
 8028220:	f10b 3bff 	add.w	fp, fp, #4294967295
 8028224:	2300      	movs	r3, #0
 8028226:	e022      	b.n	802826e <_dtoa_r+0x1c6>
 8028228:	990f      	ldr	r1, [sp, #60]	; 0x3c
 802822a:	4401      	add	r1, r0
 802822c:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8028230:	2b20      	cmp	r3, #32
 8028232:	bfc1      	itttt	gt
 8028234:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8028238:	fa04 f303 	lslgt.w	r3, r4, r3
 802823c:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8028240:	fa28 f804 	lsrgt.w	r8, r8, r4
 8028244:	bfd6      	itet	le
 8028246:	f1c3 0320 	rsble	r3, r3, #32
 802824a:	ea43 0808 	orrgt.w	r8, r3, r8
 802824e:	fa08 f803 	lslle.w	r8, r8, r3
 8028252:	ee07 8a90 	vmov	s15, r8
 8028256:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 802825a:	3901      	subs	r1, #1
 802825c:	ee17 4a90 	vmov	r4, s15
 8028260:	ec53 2b17 	vmov	r2, r3, d7
 8028264:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8028268:	2401      	movs	r4, #1
 802826a:	e7a3      	b.n	80281b4 <_dtoa_r+0x10c>
 802826c:	2301      	movs	r3, #1
 802826e:	930b      	str	r3, [sp, #44]	; 0x2c
 8028270:	1a43      	subs	r3, r0, r1
 8028272:	1e5a      	subs	r2, r3, #1
 8028274:	bf45      	ittet	mi
 8028276:	f1c3 0301 	rsbmi	r3, r3, #1
 802827a:	9304      	strmi	r3, [sp, #16]
 802827c:	2300      	movpl	r3, #0
 802827e:	2300      	movmi	r3, #0
 8028280:	9205      	str	r2, [sp, #20]
 8028282:	bf54      	ite	pl
 8028284:	9304      	strpl	r3, [sp, #16]
 8028286:	9305      	strmi	r3, [sp, #20]
 8028288:	f1bb 0f00 	cmp.w	fp, #0
 802828c:	db18      	blt.n	80282c0 <_dtoa_r+0x218>
 802828e:	9b05      	ldr	r3, [sp, #20]
 8028290:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8028294:	445b      	add	r3, fp
 8028296:	9305      	str	r3, [sp, #20]
 8028298:	2300      	movs	r3, #0
 802829a:	9a06      	ldr	r2, [sp, #24]
 802829c:	2a09      	cmp	r2, #9
 802829e:	d849      	bhi.n	8028334 <_dtoa_r+0x28c>
 80282a0:	2a05      	cmp	r2, #5
 80282a2:	bfc4      	itt	gt
 80282a4:	3a04      	subgt	r2, #4
 80282a6:	9206      	strgt	r2, [sp, #24]
 80282a8:	9a06      	ldr	r2, [sp, #24]
 80282aa:	f1a2 0202 	sub.w	r2, r2, #2
 80282ae:	bfcc      	ite	gt
 80282b0:	2400      	movgt	r4, #0
 80282b2:	2401      	movle	r4, #1
 80282b4:	2a03      	cmp	r2, #3
 80282b6:	d848      	bhi.n	802834a <_dtoa_r+0x2a2>
 80282b8:	e8df f002 	tbb	[pc, r2]
 80282bc:	3a2c2e0b 	.word	0x3a2c2e0b
 80282c0:	9b04      	ldr	r3, [sp, #16]
 80282c2:	2200      	movs	r2, #0
 80282c4:	eba3 030b 	sub.w	r3, r3, fp
 80282c8:	9304      	str	r3, [sp, #16]
 80282ca:	9209      	str	r2, [sp, #36]	; 0x24
 80282cc:	f1cb 0300 	rsb	r3, fp, #0
 80282d0:	e7e3      	b.n	802829a <_dtoa_r+0x1f2>
 80282d2:	2200      	movs	r2, #0
 80282d4:	9207      	str	r2, [sp, #28]
 80282d6:	9a08      	ldr	r2, [sp, #32]
 80282d8:	2a00      	cmp	r2, #0
 80282da:	dc39      	bgt.n	8028350 <_dtoa_r+0x2a8>
 80282dc:	f04f 0a01 	mov.w	sl, #1
 80282e0:	46d1      	mov	r9, sl
 80282e2:	4652      	mov	r2, sl
 80282e4:	f8cd a020 	str.w	sl, [sp, #32]
 80282e8:	6a77      	ldr	r7, [r6, #36]	; 0x24
 80282ea:	2100      	movs	r1, #0
 80282ec:	6079      	str	r1, [r7, #4]
 80282ee:	2004      	movs	r0, #4
 80282f0:	f100 0c14 	add.w	ip, r0, #20
 80282f4:	4594      	cmp	ip, r2
 80282f6:	6879      	ldr	r1, [r7, #4]
 80282f8:	d92f      	bls.n	802835a <_dtoa_r+0x2b2>
 80282fa:	4630      	mov	r0, r6
 80282fc:	930d      	str	r3, [sp, #52]	; 0x34
 80282fe:	f000 fe9b 	bl	8029038 <_Balloc>
 8028302:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8028304:	9001      	str	r0, [sp, #4]
 8028306:	4602      	mov	r2, r0
 8028308:	2800      	cmp	r0, #0
 802830a:	d149      	bne.n	80283a0 <_dtoa_r+0x2f8>
 802830c:	4b23      	ldr	r3, [pc, #140]	; (802839c <_dtoa_r+0x2f4>)
 802830e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8028312:	e6e1      	b.n	80280d8 <_dtoa_r+0x30>
 8028314:	2201      	movs	r2, #1
 8028316:	e7dd      	b.n	80282d4 <_dtoa_r+0x22c>
 8028318:	2200      	movs	r2, #0
 802831a:	9207      	str	r2, [sp, #28]
 802831c:	9a08      	ldr	r2, [sp, #32]
 802831e:	eb0b 0a02 	add.w	sl, fp, r2
 8028322:	f10a 0901 	add.w	r9, sl, #1
 8028326:	464a      	mov	r2, r9
 8028328:	2a01      	cmp	r2, #1
 802832a:	bfb8      	it	lt
 802832c:	2201      	movlt	r2, #1
 802832e:	e7db      	b.n	80282e8 <_dtoa_r+0x240>
 8028330:	2201      	movs	r2, #1
 8028332:	e7f2      	b.n	802831a <_dtoa_r+0x272>
 8028334:	2401      	movs	r4, #1
 8028336:	2200      	movs	r2, #0
 8028338:	e9cd 2406 	strd	r2, r4, [sp, #24]
 802833c:	f04f 3aff 	mov.w	sl, #4294967295
 8028340:	2100      	movs	r1, #0
 8028342:	46d1      	mov	r9, sl
 8028344:	2212      	movs	r2, #18
 8028346:	9108      	str	r1, [sp, #32]
 8028348:	e7ce      	b.n	80282e8 <_dtoa_r+0x240>
 802834a:	2201      	movs	r2, #1
 802834c:	9207      	str	r2, [sp, #28]
 802834e:	e7f5      	b.n	802833c <_dtoa_r+0x294>
 8028350:	f8dd a020 	ldr.w	sl, [sp, #32]
 8028354:	46d1      	mov	r9, sl
 8028356:	4652      	mov	r2, sl
 8028358:	e7c6      	b.n	80282e8 <_dtoa_r+0x240>
 802835a:	3101      	adds	r1, #1
 802835c:	6079      	str	r1, [r7, #4]
 802835e:	0040      	lsls	r0, r0, #1
 8028360:	e7c6      	b.n	80282f0 <_dtoa_r+0x248>
 8028362:	bf00      	nop
 8028364:	f3af 8000 	nop.w
 8028368:	636f4361 	.word	0x636f4361
 802836c:	3fd287a7 	.word	0x3fd287a7
 8028370:	8b60c8b3 	.word	0x8b60c8b3
 8028374:	3fc68a28 	.word	0x3fc68a28
 8028378:	509f79fb 	.word	0x509f79fb
 802837c:	3fd34413 	.word	0x3fd34413
 8028380:	080475a8 	.word	0x080475a8
 8028384:	08047b26 	.word	0x08047b26
 8028388:	7ff00000 	.word	0x7ff00000
 802838c:	08047b22 	.word	0x08047b22
 8028390:	08047b19 	.word	0x08047b19
 8028394:	08047d02 	.word	0x08047d02
 8028398:	08047c18 	.word	0x08047c18
 802839c:	08047b81 	.word	0x08047b81
 80283a0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80283a2:	9901      	ldr	r1, [sp, #4]
 80283a4:	6011      	str	r1, [r2, #0]
 80283a6:	f1b9 0f0e 	cmp.w	r9, #14
 80283aa:	d86c      	bhi.n	8028486 <_dtoa_r+0x3de>
 80283ac:	2c00      	cmp	r4, #0
 80283ae:	d06a      	beq.n	8028486 <_dtoa_r+0x3de>
 80283b0:	f1bb 0f00 	cmp.w	fp, #0
 80283b4:	f340 80a0 	ble.w	80284f8 <_dtoa_r+0x450>
 80283b8:	49c1      	ldr	r1, [pc, #772]	; (80286c0 <_dtoa_r+0x618>)
 80283ba:	f00b 020f 	and.w	r2, fp, #15
 80283be:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 80283c2:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80283c6:	ed92 7b00 	vldr	d7, [r2]
 80283ca:	ea4f 112b 	mov.w	r1, fp, asr #4
 80283ce:	f000 8087 	beq.w	80284e0 <_dtoa_r+0x438>
 80283d2:	4abc      	ldr	r2, [pc, #752]	; (80286c4 <_dtoa_r+0x61c>)
 80283d4:	ed92 6b08 	vldr	d6, [r2, #32]
 80283d8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80283dc:	ed8d 6b02 	vstr	d6, [sp, #8]
 80283e0:	f001 010f 	and.w	r1, r1, #15
 80283e4:	2203      	movs	r2, #3
 80283e6:	48b7      	ldr	r0, [pc, #732]	; (80286c4 <_dtoa_r+0x61c>)
 80283e8:	2900      	cmp	r1, #0
 80283ea:	d17b      	bne.n	80284e4 <_dtoa_r+0x43c>
 80283ec:	ed9d 6b02 	vldr	d6, [sp, #8]
 80283f0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80283f4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80283f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80283fa:	2900      	cmp	r1, #0
 80283fc:	f000 80a2 	beq.w	8028544 <_dtoa_r+0x49c>
 8028400:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8028404:	ed9d 7b02 	vldr	d7, [sp, #8]
 8028408:	eeb4 7bc6 	vcmpe.f64	d7, d6
 802840c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8028410:	f140 8098 	bpl.w	8028544 <_dtoa_r+0x49c>
 8028414:	f1b9 0f00 	cmp.w	r9, #0
 8028418:	f000 8094 	beq.w	8028544 <_dtoa_r+0x49c>
 802841c:	f1ba 0f00 	cmp.w	sl, #0
 8028420:	dd2f      	ble.n	8028482 <_dtoa_r+0x3da>
 8028422:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8028426:	ee27 7b06 	vmul.f64	d7, d7, d6
 802842a:	ed8d 7b02 	vstr	d7, [sp, #8]
 802842e:	f10b 37ff 	add.w	r7, fp, #4294967295
 8028432:	3201      	adds	r2, #1
 8028434:	4650      	mov	r0, sl
 8028436:	ed9d 6b02 	vldr	d6, [sp, #8]
 802843a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 802843e:	ee07 2a90 	vmov	s15, r2
 8028442:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8028446:	eea7 5b06 	vfma.f64	d5, d7, d6
 802844a:	ee15 4a90 	vmov	r4, s11
 802844e:	ec52 1b15 	vmov	r1, r2, d5
 8028452:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8028456:	2800      	cmp	r0, #0
 8028458:	d177      	bne.n	802854a <_dtoa_r+0x4a2>
 802845a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 802845e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8028462:	ec42 1b17 	vmov	d7, r1, r2
 8028466:	eeb4 6bc7 	vcmpe.f64	d6, d7
 802846a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802846e:	f300 8263 	bgt.w	8028938 <_dtoa_r+0x890>
 8028472:	eeb1 7b47 	vneg.f64	d7, d7
 8028476:	eeb4 6bc7 	vcmpe.f64	d6, d7
 802847a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802847e:	f100 8258 	bmi.w	8028932 <_dtoa_r+0x88a>
 8028482:	ed8d 8b02 	vstr	d8, [sp, #8]
 8028486:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8028488:	2a00      	cmp	r2, #0
 802848a:	f2c0 811d 	blt.w	80286c8 <_dtoa_r+0x620>
 802848e:	f1bb 0f0e 	cmp.w	fp, #14
 8028492:	f300 8119 	bgt.w	80286c8 <_dtoa_r+0x620>
 8028496:	4b8a      	ldr	r3, [pc, #552]	; (80286c0 <_dtoa_r+0x618>)
 8028498:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 802849c:	ed93 6b00 	vldr	d6, [r3]
 80284a0:	9b08      	ldr	r3, [sp, #32]
 80284a2:	2b00      	cmp	r3, #0
 80284a4:	f280 80b7 	bge.w	8028616 <_dtoa_r+0x56e>
 80284a8:	f1b9 0f00 	cmp.w	r9, #0
 80284ac:	f300 80b3 	bgt.w	8028616 <_dtoa_r+0x56e>
 80284b0:	f040 823f 	bne.w	8028932 <_dtoa_r+0x88a>
 80284b4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80284b8:	ee26 6b07 	vmul.f64	d6, d6, d7
 80284bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80284c0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80284c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80284c8:	464c      	mov	r4, r9
 80284ca:	464f      	mov	r7, r9
 80284cc:	f280 8215 	bge.w	80288fa <_dtoa_r+0x852>
 80284d0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80284d4:	2331      	movs	r3, #49	; 0x31
 80284d6:	f808 3b01 	strb.w	r3, [r8], #1
 80284da:	f10b 0b01 	add.w	fp, fp, #1
 80284de:	e211      	b.n	8028904 <_dtoa_r+0x85c>
 80284e0:	2202      	movs	r2, #2
 80284e2:	e780      	b.n	80283e6 <_dtoa_r+0x33e>
 80284e4:	07cc      	lsls	r4, r1, #31
 80284e6:	d504      	bpl.n	80284f2 <_dtoa_r+0x44a>
 80284e8:	ed90 6b00 	vldr	d6, [r0]
 80284ec:	3201      	adds	r2, #1
 80284ee:	ee27 7b06 	vmul.f64	d7, d7, d6
 80284f2:	1049      	asrs	r1, r1, #1
 80284f4:	3008      	adds	r0, #8
 80284f6:	e777      	b.n	80283e8 <_dtoa_r+0x340>
 80284f8:	d022      	beq.n	8028540 <_dtoa_r+0x498>
 80284fa:	f1cb 0100 	rsb	r1, fp, #0
 80284fe:	4a70      	ldr	r2, [pc, #448]	; (80286c0 <_dtoa_r+0x618>)
 8028500:	f001 000f 	and.w	r0, r1, #15
 8028504:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8028508:	ed92 7b00 	vldr	d7, [r2]
 802850c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8028510:	ed8d 7b02 	vstr	d7, [sp, #8]
 8028514:	486b      	ldr	r0, [pc, #428]	; (80286c4 <_dtoa_r+0x61c>)
 8028516:	1109      	asrs	r1, r1, #4
 8028518:	2400      	movs	r4, #0
 802851a:	2202      	movs	r2, #2
 802851c:	b929      	cbnz	r1, 802852a <_dtoa_r+0x482>
 802851e:	2c00      	cmp	r4, #0
 8028520:	f43f af6a 	beq.w	80283f8 <_dtoa_r+0x350>
 8028524:	ed8d 7b02 	vstr	d7, [sp, #8]
 8028528:	e766      	b.n	80283f8 <_dtoa_r+0x350>
 802852a:	07cf      	lsls	r7, r1, #31
 802852c:	d505      	bpl.n	802853a <_dtoa_r+0x492>
 802852e:	ed90 6b00 	vldr	d6, [r0]
 8028532:	3201      	adds	r2, #1
 8028534:	2401      	movs	r4, #1
 8028536:	ee27 7b06 	vmul.f64	d7, d7, d6
 802853a:	1049      	asrs	r1, r1, #1
 802853c:	3008      	adds	r0, #8
 802853e:	e7ed      	b.n	802851c <_dtoa_r+0x474>
 8028540:	2202      	movs	r2, #2
 8028542:	e759      	b.n	80283f8 <_dtoa_r+0x350>
 8028544:	465f      	mov	r7, fp
 8028546:	4648      	mov	r0, r9
 8028548:	e775      	b.n	8028436 <_dtoa_r+0x38e>
 802854a:	ec42 1b17 	vmov	d7, r1, r2
 802854e:	4a5c      	ldr	r2, [pc, #368]	; (80286c0 <_dtoa_r+0x618>)
 8028550:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8028554:	ed12 4b02 	vldr	d4, [r2, #-8]
 8028558:	9a01      	ldr	r2, [sp, #4]
 802855a:	1814      	adds	r4, r2, r0
 802855c:	9a07      	ldr	r2, [sp, #28]
 802855e:	b352      	cbz	r2, 80285b6 <_dtoa_r+0x50e>
 8028560:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8028564:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8028568:	f8dd 8004 	ldr.w	r8, [sp, #4]
 802856c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8028570:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8028574:	ee35 7b47 	vsub.f64	d7, d5, d7
 8028578:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 802857c:	ee14 2a90 	vmov	r2, s9
 8028580:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8028584:	3230      	adds	r2, #48	; 0x30
 8028586:	ee36 6b45 	vsub.f64	d6, d6, d5
 802858a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 802858e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8028592:	f808 2b01 	strb.w	r2, [r8], #1
 8028596:	d439      	bmi.n	802860c <_dtoa_r+0x564>
 8028598:	ee32 5b46 	vsub.f64	d5, d2, d6
 802859c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80285a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80285a4:	d472      	bmi.n	802868c <_dtoa_r+0x5e4>
 80285a6:	45a0      	cmp	r8, r4
 80285a8:	f43f af6b 	beq.w	8028482 <_dtoa_r+0x3da>
 80285ac:	ee27 7b03 	vmul.f64	d7, d7, d3
 80285b0:	ee26 6b03 	vmul.f64	d6, d6, d3
 80285b4:	e7e0      	b.n	8028578 <_dtoa_r+0x4d0>
 80285b6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80285ba:	ee27 7b04 	vmul.f64	d7, d7, d4
 80285be:	4621      	mov	r1, r4
 80285c0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80285c4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80285c8:	ee14 2a90 	vmov	r2, s9
 80285cc:	3230      	adds	r2, #48	; 0x30
 80285ce:	f808 2b01 	strb.w	r2, [r8], #1
 80285d2:	45a0      	cmp	r8, r4
 80285d4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80285d8:	ee36 6b45 	vsub.f64	d6, d6, d5
 80285dc:	d118      	bne.n	8028610 <_dtoa_r+0x568>
 80285de:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80285e2:	ee37 4b05 	vadd.f64	d4, d7, d5
 80285e6:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80285ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80285ee:	dc4d      	bgt.n	802868c <_dtoa_r+0x5e4>
 80285f0:	ee35 7b47 	vsub.f64	d7, d5, d7
 80285f4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80285f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80285fc:	f57f af41 	bpl.w	8028482 <_dtoa_r+0x3da>
 8028600:	4688      	mov	r8, r1
 8028602:	3901      	subs	r1, #1
 8028604:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8028608:	2b30      	cmp	r3, #48	; 0x30
 802860a:	d0f9      	beq.n	8028600 <_dtoa_r+0x558>
 802860c:	46bb      	mov	fp, r7
 802860e:	e02a      	b.n	8028666 <_dtoa_r+0x5be>
 8028610:	ee26 6b03 	vmul.f64	d6, d6, d3
 8028614:	e7d6      	b.n	80285c4 <_dtoa_r+0x51c>
 8028616:	ed9d 7b02 	vldr	d7, [sp, #8]
 802861a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 802861e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8028622:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8028626:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 802862a:	ee15 3a10 	vmov	r3, s10
 802862e:	3330      	adds	r3, #48	; 0x30
 8028630:	f808 3b01 	strb.w	r3, [r8], #1
 8028634:	9b01      	ldr	r3, [sp, #4]
 8028636:	eba8 0303 	sub.w	r3, r8, r3
 802863a:	4599      	cmp	r9, r3
 802863c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8028640:	eea3 7b46 	vfms.f64	d7, d3, d6
 8028644:	d133      	bne.n	80286ae <_dtoa_r+0x606>
 8028646:	ee37 7b07 	vadd.f64	d7, d7, d7
 802864a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 802864e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8028652:	dc1a      	bgt.n	802868a <_dtoa_r+0x5e2>
 8028654:	eeb4 7b46 	vcmp.f64	d7, d6
 8028658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802865c:	d103      	bne.n	8028666 <_dtoa_r+0x5be>
 802865e:	ee15 3a10 	vmov	r3, s10
 8028662:	07d9      	lsls	r1, r3, #31
 8028664:	d411      	bmi.n	802868a <_dtoa_r+0x5e2>
 8028666:	4629      	mov	r1, r5
 8028668:	4630      	mov	r0, r6
 802866a:	f000 fd25 	bl	80290b8 <_Bfree>
 802866e:	2300      	movs	r3, #0
 8028670:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8028672:	f888 3000 	strb.w	r3, [r8]
 8028676:	f10b 0301 	add.w	r3, fp, #1
 802867a:	6013      	str	r3, [r2, #0]
 802867c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 802867e:	2b00      	cmp	r3, #0
 8028680:	f43f ad61 	beq.w	8028146 <_dtoa_r+0x9e>
 8028684:	f8c3 8000 	str.w	r8, [r3]
 8028688:	e55d      	b.n	8028146 <_dtoa_r+0x9e>
 802868a:	465f      	mov	r7, fp
 802868c:	4643      	mov	r3, r8
 802868e:	4698      	mov	r8, r3
 8028690:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8028694:	2a39      	cmp	r2, #57	; 0x39
 8028696:	d106      	bne.n	80286a6 <_dtoa_r+0x5fe>
 8028698:	9a01      	ldr	r2, [sp, #4]
 802869a:	429a      	cmp	r2, r3
 802869c:	d1f7      	bne.n	802868e <_dtoa_r+0x5e6>
 802869e:	9901      	ldr	r1, [sp, #4]
 80286a0:	2230      	movs	r2, #48	; 0x30
 80286a2:	3701      	adds	r7, #1
 80286a4:	700a      	strb	r2, [r1, #0]
 80286a6:	781a      	ldrb	r2, [r3, #0]
 80286a8:	3201      	adds	r2, #1
 80286aa:	701a      	strb	r2, [r3, #0]
 80286ac:	e7ae      	b.n	802860c <_dtoa_r+0x564>
 80286ae:	ee27 7b04 	vmul.f64	d7, d7, d4
 80286b2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80286b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80286ba:	d1b2      	bne.n	8028622 <_dtoa_r+0x57a>
 80286bc:	e7d3      	b.n	8028666 <_dtoa_r+0x5be>
 80286be:	bf00      	nop
 80286c0:	08047c18 	.word	0x08047c18
 80286c4:	08047bf0 	.word	0x08047bf0
 80286c8:	9907      	ldr	r1, [sp, #28]
 80286ca:	2900      	cmp	r1, #0
 80286cc:	f000 80d0 	beq.w	8028870 <_dtoa_r+0x7c8>
 80286d0:	9906      	ldr	r1, [sp, #24]
 80286d2:	2901      	cmp	r1, #1
 80286d4:	f300 80b4 	bgt.w	8028840 <_dtoa_r+0x798>
 80286d8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80286da:	2900      	cmp	r1, #0
 80286dc:	f000 80ac 	beq.w	8028838 <_dtoa_r+0x790>
 80286e0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80286e4:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80286e8:	461c      	mov	r4, r3
 80286ea:	930a      	str	r3, [sp, #40]	; 0x28
 80286ec:	9b04      	ldr	r3, [sp, #16]
 80286ee:	4413      	add	r3, r2
 80286f0:	9304      	str	r3, [sp, #16]
 80286f2:	9b05      	ldr	r3, [sp, #20]
 80286f4:	2101      	movs	r1, #1
 80286f6:	4413      	add	r3, r2
 80286f8:	4630      	mov	r0, r6
 80286fa:	9305      	str	r3, [sp, #20]
 80286fc:	f000 fd94 	bl	8029228 <__i2b>
 8028700:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8028702:	4607      	mov	r7, r0
 8028704:	f1b8 0f00 	cmp.w	r8, #0
 8028708:	dd0d      	ble.n	8028726 <_dtoa_r+0x67e>
 802870a:	9a05      	ldr	r2, [sp, #20]
 802870c:	2a00      	cmp	r2, #0
 802870e:	dd0a      	ble.n	8028726 <_dtoa_r+0x67e>
 8028710:	4542      	cmp	r2, r8
 8028712:	9904      	ldr	r1, [sp, #16]
 8028714:	bfa8      	it	ge
 8028716:	4642      	movge	r2, r8
 8028718:	1a89      	subs	r1, r1, r2
 802871a:	9104      	str	r1, [sp, #16]
 802871c:	9905      	ldr	r1, [sp, #20]
 802871e:	eba8 0802 	sub.w	r8, r8, r2
 8028722:	1a8a      	subs	r2, r1, r2
 8028724:	9205      	str	r2, [sp, #20]
 8028726:	b303      	cbz	r3, 802876a <_dtoa_r+0x6c2>
 8028728:	9a07      	ldr	r2, [sp, #28]
 802872a:	2a00      	cmp	r2, #0
 802872c:	f000 80a5 	beq.w	802887a <_dtoa_r+0x7d2>
 8028730:	2c00      	cmp	r4, #0
 8028732:	dd13      	ble.n	802875c <_dtoa_r+0x6b4>
 8028734:	4639      	mov	r1, r7
 8028736:	4622      	mov	r2, r4
 8028738:	4630      	mov	r0, r6
 802873a:	930d      	str	r3, [sp, #52]	; 0x34
 802873c:	f000 fe34 	bl	80293a8 <__pow5mult>
 8028740:	462a      	mov	r2, r5
 8028742:	4601      	mov	r1, r0
 8028744:	4607      	mov	r7, r0
 8028746:	4630      	mov	r0, r6
 8028748:	f000 fd84 	bl	8029254 <__multiply>
 802874c:	4629      	mov	r1, r5
 802874e:	900a      	str	r0, [sp, #40]	; 0x28
 8028750:	4630      	mov	r0, r6
 8028752:	f000 fcb1 	bl	80290b8 <_Bfree>
 8028756:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8028758:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 802875a:	4615      	mov	r5, r2
 802875c:	1b1a      	subs	r2, r3, r4
 802875e:	d004      	beq.n	802876a <_dtoa_r+0x6c2>
 8028760:	4629      	mov	r1, r5
 8028762:	4630      	mov	r0, r6
 8028764:	f000 fe20 	bl	80293a8 <__pow5mult>
 8028768:	4605      	mov	r5, r0
 802876a:	2101      	movs	r1, #1
 802876c:	4630      	mov	r0, r6
 802876e:	f000 fd5b 	bl	8029228 <__i2b>
 8028772:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8028774:	2b00      	cmp	r3, #0
 8028776:	4604      	mov	r4, r0
 8028778:	f340 8081 	ble.w	802887e <_dtoa_r+0x7d6>
 802877c:	461a      	mov	r2, r3
 802877e:	4601      	mov	r1, r0
 8028780:	4630      	mov	r0, r6
 8028782:	f000 fe11 	bl	80293a8 <__pow5mult>
 8028786:	9b06      	ldr	r3, [sp, #24]
 8028788:	2b01      	cmp	r3, #1
 802878a:	4604      	mov	r4, r0
 802878c:	dd7a      	ble.n	8028884 <_dtoa_r+0x7dc>
 802878e:	2300      	movs	r3, #0
 8028790:	930a      	str	r3, [sp, #40]	; 0x28
 8028792:	6922      	ldr	r2, [r4, #16]
 8028794:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8028798:	6910      	ldr	r0, [r2, #16]
 802879a:	f000 fcf5 	bl	8029188 <__hi0bits>
 802879e:	f1c0 0020 	rsb	r0, r0, #32
 80287a2:	9b05      	ldr	r3, [sp, #20]
 80287a4:	4418      	add	r0, r3
 80287a6:	f010 001f 	ands.w	r0, r0, #31
 80287aa:	f000 808c 	beq.w	80288c6 <_dtoa_r+0x81e>
 80287ae:	f1c0 0220 	rsb	r2, r0, #32
 80287b2:	2a04      	cmp	r2, #4
 80287b4:	f340 8085 	ble.w	80288c2 <_dtoa_r+0x81a>
 80287b8:	f1c0 001c 	rsb	r0, r0, #28
 80287bc:	9b04      	ldr	r3, [sp, #16]
 80287be:	4403      	add	r3, r0
 80287c0:	9304      	str	r3, [sp, #16]
 80287c2:	9b05      	ldr	r3, [sp, #20]
 80287c4:	4403      	add	r3, r0
 80287c6:	4480      	add	r8, r0
 80287c8:	9305      	str	r3, [sp, #20]
 80287ca:	9b04      	ldr	r3, [sp, #16]
 80287cc:	2b00      	cmp	r3, #0
 80287ce:	dd05      	ble.n	80287dc <_dtoa_r+0x734>
 80287d0:	4629      	mov	r1, r5
 80287d2:	461a      	mov	r2, r3
 80287d4:	4630      	mov	r0, r6
 80287d6:	f000 fe41 	bl	802945c <__lshift>
 80287da:	4605      	mov	r5, r0
 80287dc:	9b05      	ldr	r3, [sp, #20]
 80287de:	2b00      	cmp	r3, #0
 80287e0:	dd05      	ble.n	80287ee <_dtoa_r+0x746>
 80287e2:	4621      	mov	r1, r4
 80287e4:	461a      	mov	r2, r3
 80287e6:	4630      	mov	r0, r6
 80287e8:	f000 fe38 	bl	802945c <__lshift>
 80287ec:	4604      	mov	r4, r0
 80287ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80287f0:	2b00      	cmp	r3, #0
 80287f2:	d06a      	beq.n	80288ca <_dtoa_r+0x822>
 80287f4:	4621      	mov	r1, r4
 80287f6:	4628      	mov	r0, r5
 80287f8:	f000 fea0 	bl	802953c <__mcmp>
 80287fc:	2800      	cmp	r0, #0
 80287fe:	da64      	bge.n	80288ca <_dtoa_r+0x822>
 8028800:	2300      	movs	r3, #0
 8028802:	4629      	mov	r1, r5
 8028804:	220a      	movs	r2, #10
 8028806:	4630      	mov	r0, r6
 8028808:	f000 fc78 	bl	80290fc <__multadd>
 802880c:	9b07      	ldr	r3, [sp, #28]
 802880e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8028812:	4605      	mov	r5, r0
 8028814:	2b00      	cmp	r3, #0
 8028816:	f000 8191 	beq.w	8028b3c <_dtoa_r+0xa94>
 802881a:	4639      	mov	r1, r7
 802881c:	2300      	movs	r3, #0
 802881e:	220a      	movs	r2, #10
 8028820:	4630      	mov	r0, r6
 8028822:	f000 fc6b 	bl	80290fc <__multadd>
 8028826:	f1ba 0f00 	cmp.w	sl, #0
 802882a:	4607      	mov	r7, r0
 802882c:	f300 808d 	bgt.w	802894a <_dtoa_r+0x8a2>
 8028830:	9b06      	ldr	r3, [sp, #24]
 8028832:	2b02      	cmp	r3, #2
 8028834:	dc50      	bgt.n	80288d8 <_dtoa_r+0x830>
 8028836:	e088      	b.n	802894a <_dtoa_r+0x8a2>
 8028838:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 802883a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 802883e:	e751      	b.n	80286e4 <_dtoa_r+0x63c>
 8028840:	f109 34ff 	add.w	r4, r9, #4294967295
 8028844:	42a3      	cmp	r3, r4
 8028846:	bfbf      	itttt	lt
 8028848:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 802884a:	1ae3      	sublt	r3, r4, r3
 802884c:	18d2      	addlt	r2, r2, r3
 802884e:	9209      	strlt	r2, [sp, #36]	; 0x24
 8028850:	bfb6      	itet	lt
 8028852:	4623      	movlt	r3, r4
 8028854:	1b1c      	subge	r4, r3, r4
 8028856:	2400      	movlt	r4, #0
 8028858:	f1b9 0f00 	cmp.w	r9, #0
 802885c:	bfb5      	itete	lt
 802885e:	9a04      	ldrlt	r2, [sp, #16]
 8028860:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8028864:	eba2 0809 	sublt.w	r8, r2, r9
 8028868:	464a      	movge	r2, r9
 802886a:	bfb8      	it	lt
 802886c:	2200      	movlt	r2, #0
 802886e:	e73c      	b.n	80286ea <_dtoa_r+0x642>
 8028870:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8028874:	9f07      	ldr	r7, [sp, #28]
 8028876:	461c      	mov	r4, r3
 8028878:	e744      	b.n	8028704 <_dtoa_r+0x65c>
 802887a:	461a      	mov	r2, r3
 802887c:	e770      	b.n	8028760 <_dtoa_r+0x6b8>
 802887e:	9b06      	ldr	r3, [sp, #24]
 8028880:	2b01      	cmp	r3, #1
 8028882:	dc18      	bgt.n	80288b6 <_dtoa_r+0x80e>
 8028884:	9b02      	ldr	r3, [sp, #8]
 8028886:	b9b3      	cbnz	r3, 80288b6 <_dtoa_r+0x80e>
 8028888:	9b03      	ldr	r3, [sp, #12]
 802888a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 802888e:	b9a2      	cbnz	r2, 80288ba <_dtoa_r+0x812>
 8028890:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8028894:	0d12      	lsrs	r2, r2, #20
 8028896:	0512      	lsls	r2, r2, #20
 8028898:	b18a      	cbz	r2, 80288be <_dtoa_r+0x816>
 802889a:	9b04      	ldr	r3, [sp, #16]
 802889c:	3301      	adds	r3, #1
 802889e:	9304      	str	r3, [sp, #16]
 80288a0:	9b05      	ldr	r3, [sp, #20]
 80288a2:	3301      	adds	r3, #1
 80288a4:	9305      	str	r3, [sp, #20]
 80288a6:	2301      	movs	r3, #1
 80288a8:	930a      	str	r3, [sp, #40]	; 0x28
 80288aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80288ac:	2b00      	cmp	r3, #0
 80288ae:	f47f af70 	bne.w	8028792 <_dtoa_r+0x6ea>
 80288b2:	2001      	movs	r0, #1
 80288b4:	e775      	b.n	80287a2 <_dtoa_r+0x6fa>
 80288b6:	2300      	movs	r3, #0
 80288b8:	e7f6      	b.n	80288a8 <_dtoa_r+0x800>
 80288ba:	9b02      	ldr	r3, [sp, #8]
 80288bc:	e7f4      	b.n	80288a8 <_dtoa_r+0x800>
 80288be:	920a      	str	r2, [sp, #40]	; 0x28
 80288c0:	e7f3      	b.n	80288aa <_dtoa_r+0x802>
 80288c2:	d082      	beq.n	80287ca <_dtoa_r+0x722>
 80288c4:	4610      	mov	r0, r2
 80288c6:	301c      	adds	r0, #28
 80288c8:	e778      	b.n	80287bc <_dtoa_r+0x714>
 80288ca:	f1b9 0f00 	cmp.w	r9, #0
 80288ce:	dc37      	bgt.n	8028940 <_dtoa_r+0x898>
 80288d0:	9b06      	ldr	r3, [sp, #24]
 80288d2:	2b02      	cmp	r3, #2
 80288d4:	dd34      	ble.n	8028940 <_dtoa_r+0x898>
 80288d6:	46ca      	mov	sl, r9
 80288d8:	f1ba 0f00 	cmp.w	sl, #0
 80288dc:	d10d      	bne.n	80288fa <_dtoa_r+0x852>
 80288de:	4621      	mov	r1, r4
 80288e0:	4653      	mov	r3, sl
 80288e2:	2205      	movs	r2, #5
 80288e4:	4630      	mov	r0, r6
 80288e6:	f000 fc09 	bl	80290fc <__multadd>
 80288ea:	4601      	mov	r1, r0
 80288ec:	4604      	mov	r4, r0
 80288ee:	4628      	mov	r0, r5
 80288f0:	f000 fe24 	bl	802953c <__mcmp>
 80288f4:	2800      	cmp	r0, #0
 80288f6:	f73f adeb 	bgt.w	80284d0 <_dtoa_r+0x428>
 80288fa:	9b08      	ldr	r3, [sp, #32]
 80288fc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8028900:	ea6f 0b03 	mvn.w	fp, r3
 8028904:	f04f 0900 	mov.w	r9, #0
 8028908:	4621      	mov	r1, r4
 802890a:	4630      	mov	r0, r6
 802890c:	f000 fbd4 	bl	80290b8 <_Bfree>
 8028910:	2f00      	cmp	r7, #0
 8028912:	f43f aea8 	beq.w	8028666 <_dtoa_r+0x5be>
 8028916:	f1b9 0f00 	cmp.w	r9, #0
 802891a:	d005      	beq.n	8028928 <_dtoa_r+0x880>
 802891c:	45b9      	cmp	r9, r7
 802891e:	d003      	beq.n	8028928 <_dtoa_r+0x880>
 8028920:	4649      	mov	r1, r9
 8028922:	4630      	mov	r0, r6
 8028924:	f000 fbc8 	bl	80290b8 <_Bfree>
 8028928:	4639      	mov	r1, r7
 802892a:	4630      	mov	r0, r6
 802892c:	f000 fbc4 	bl	80290b8 <_Bfree>
 8028930:	e699      	b.n	8028666 <_dtoa_r+0x5be>
 8028932:	2400      	movs	r4, #0
 8028934:	4627      	mov	r7, r4
 8028936:	e7e0      	b.n	80288fa <_dtoa_r+0x852>
 8028938:	46bb      	mov	fp, r7
 802893a:	4604      	mov	r4, r0
 802893c:	4607      	mov	r7, r0
 802893e:	e5c7      	b.n	80284d0 <_dtoa_r+0x428>
 8028940:	9b07      	ldr	r3, [sp, #28]
 8028942:	46ca      	mov	sl, r9
 8028944:	2b00      	cmp	r3, #0
 8028946:	f000 8100 	beq.w	8028b4a <_dtoa_r+0xaa2>
 802894a:	f1b8 0f00 	cmp.w	r8, #0
 802894e:	dd05      	ble.n	802895c <_dtoa_r+0x8b4>
 8028950:	4639      	mov	r1, r7
 8028952:	4642      	mov	r2, r8
 8028954:	4630      	mov	r0, r6
 8028956:	f000 fd81 	bl	802945c <__lshift>
 802895a:	4607      	mov	r7, r0
 802895c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802895e:	2b00      	cmp	r3, #0
 8028960:	d05d      	beq.n	8028a1e <_dtoa_r+0x976>
 8028962:	6879      	ldr	r1, [r7, #4]
 8028964:	4630      	mov	r0, r6
 8028966:	f000 fb67 	bl	8029038 <_Balloc>
 802896a:	4680      	mov	r8, r0
 802896c:	b928      	cbnz	r0, 802897a <_dtoa_r+0x8d2>
 802896e:	4b82      	ldr	r3, [pc, #520]	; (8028b78 <_dtoa_r+0xad0>)
 8028970:	4602      	mov	r2, r0
 8028972:	f240 21ea 	movw	r1, #746	; 0x2ea
 8028976:	f7ff bbaf 	b.w	80280d8 <_dtoa_r+0x30>
 802897a:	693a      	ldr	r2, [r7, #16]
 802897c:	3202      	adds	r2, #2
 802897e:	0092      	lsls	r2, r2, #2
 8028980:	f107 010c 	add.w	r1, r7, #12
 8028984:	300c      	adds	r0, #12
 8028986:	f7fc fe9f 	bl	80256c8 <memcpy>
 802898a:	2201      	movs	r2, #1
 802898c:	4641      	mov	r1, r8
 802898e:	4630      	mov	r0, r6
 8028990:	f000 fd64 	bl	802945c <__lshift>
 8028994:	9b01      	ldr	r3, [sp, #4]
 8028996:	3301      	adds	r3, #1
 8028998:	9304      	str	r3, [sp, #16]
 802899a:	9b01      	ldr	r3, [sp, #4]
 802899c:	4453      	add	r3, sl
 802899e:	9308      	str	r3, [sp, #32]
 80289a0:	9b02      	ldr	r3, [sp, #8]
 80289a2:	f003 0301 	and.w	r3, r3, #1
 80289a6:	46b9      	mov	r9, r7
 80289a8:	9307      	str	r3, [sp, #28]
 80289aa:	4607      	mov	r7, r0
 80289ac:	9b04      	ldr	r3, [sp, #16]
 80289ae:	4621      	mov	r1, r4
 80289b0:	3b01      	subs	r3, #1
 80289b2:	4628      	mov	r0, r5
 80289b4:	9302      	str	r3, [sp, #8]
 80289b6:	f7ff faeb 	bl	8027f90 <quorem>
 80289ba:	4603      	mov	r3, r0
 80289bc:	3330      	adds	r3, #48	; 0x30
 80289be:	9005      	str	r0, [sp, #20]
 80289c0:	4649      	mov	r1, r9
 80289c2:	4628      	mov	r0, r5
 80289c4:	9309      	str	r3, [sp, #36]	; 0x24
 80289c6:	f000 fdb9 	bl	802953c <__mcmp>
 80289ca:	463a      	mov	r2, r7
 80289cc:	4682      	mov	sl, r0
 80289ce:	4621      	mov	r1, r4
 80289d0:	4630      	mov	r0, r6
 80289d2:	f000 fdcf 	bl	8029574 <__mdiff>
 80289d6:	68c2      	ldr	r2, [r0, #12]
 80289d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80289da:	4680      	mov	r8, r0
 80289dc:	bb0a      	cbnz	r2, 8028a22 <_dtoa_r+0x97a>
 80289de:	4601      	mov	r1, r0
 80289e0:	4628      	mov	r0, r5
 80289e2:	f000 fdab 	bl	802953c <__mcmp>
 80289e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80289e8:	4602      	mov	r2, r0
 80289ea:	4641      	mov	r1, r8
 80289ec:	4630      	mov	r0, r6
 80289ee:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 80289f2:	f000 fb61 	bl	80290b8 <_Bfree>
 80289f6:	9b06      	ldr	r3, [sp, #24]
 80289f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80289fa:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80289fe:	ea43 0102 	orr.w	r1, r3, r2
 8028a02:	9b07      	ldr	r3, [sp, #28]
 8028a04:	430b      	orrs	r3, r1
 8028a06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8028a08:	d10d      	bne.n	8028a26 <_dtoa_r+0x97e>
 8028a0a:	2b39      	cmp	r3, #57	; 0x39
 8028a0c:	d029      	beq.n	8028a62 <_dtoa_r+0x9ba>
 8028a0e:	f1ba 0f00 	cmp.w	sl, #0
 8028a12:	dd01      	ble.n	8028a18 <_dtoa_r+0x970>
 8028a14:	9b05      	ldr	r3, [sp, #20]
 8028a16:	3331      	adds	r3, #49	; 0x31
 8028a18:	9a02      	ldr	r2, [sp, #8]
 8028a1a:	7013      	strb	r3, [r2, #0]
 8028a1c:	e774      	b.n	8028908 <_dtoa_r+0x860>
 8028a1e:	4638      	mov	r0, r7
 8028a20:	e7b8      	b.n	8028994 <_dtoa_r+0x8ec>
 8028a22:	2201      	movs	r2, #1
 8028a24:	e7e1      	b.n	80289ea <_dtoa_r+0x942>
 8028a26:	f1ba 0f00 	cmp.w	sl, #0
 8028a2a:	db06      	blt.n	8028a3a <_dtoa_r+0x992>
 8028a2c:	9906      	ldr	r1, [sp, #24]
 8028a2e:	ea41 0a0a 	orr.w	sl, r1, sl
 8028a32:	9907      	ldr	r1, [sp, #28]
 8028a34:	ea5a 0101 	orrs.w	r1, sl, r1
 8028a38:	d120      	bne.n	8028a7c <_dtoa_r+0x9d4>
 8028a3a:	2a00      	cmp	r2, #0
 8028a3c:	ddec      	ble.n	8028a18 <_dtoa_r+0x970>
 8028a3e:	4629      	mov	r1, r5
 8028a40:	2201      	movs	r2, #1
 8028a42:	4630      	mov	r0, r6
 8028a44:	9304      	str	r3, [sp, #16]
 8028a46:	f000 fd09 	bl	802945c <__lshift>
 8028a4a:	4621      	mov	r1, r4
 8028a4c:	4605      	mov	r5, r0
 8028a4e:	f000 fd75 	bl	802953c <__mcmp>
 8028a52:	2800      	cmp	r0, #0
 8028a54:	9b04      	ldr	r3, [sp, #16]
 8028a56:	dc02      	bgt.n	8028a5e <_dtoa_r+0x9b6>
 8028a58:	d1de      	bne.n	8028a18 <_dtoa_r+0x970>
 8028a5a:	07da      	lsls	r2, r3, #31
 8028a5c:	d5dc      	bpl.n	8028a18 <_dtoa_r+0x970>
 8028a5e:	2b39      	cmp	r3, #57	; 0x39
 8028a60:	d1d8      	bne.n	8028a14 <_dtoa_r+0x96c>
 8028a62:	9a02      	ldr	r2, [sp, #8]
 8028a64:	2339      	movs	r3, #57	; 0x39
 8028a66:	7013      	strb	r3, [r2, #0]
 8028a68:	4643      	mov	r3, r8
 8028a6a:	4698      	mov	r8, r3
 8028a6c:	3b01      	subs	r3, #1
 8028a6e:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8028a72:	2a39      	cmp	r2, #57	; 0x39
 8028a74:	d051      	beq.n	8028b1a <_dtoa_r+0xa72>
 8028a76:	3201      	adds	r2, #1
 8028a78:	701a      	strb	r2, [r3, #0]
 8028a7a:	e745      	b.n	8028908 <_dtoa_r+0x860>
 8028a7c:	2a00      	cmp	r2, #0
 8028a7e:	dd03      	ble.n	8028a88 <_dtoa_r+0x9e0>
 8028a80:	2b39      	cmp	r3, #57	; 0x39
 8028a82:	d0ee      	beq.n	8028a62 <_dtoa_r+0x9ba>
 8028a84:	3301      	adds	r3, #1
 8028a86:	e7c7      	b.n	8028a18 <_dtoa_r+0x970>
 8028a88:	9a04      	ldr	r2, [sp, #16]
 8028a8a:	9908      	ldr	r1, [sp, #32]
 8028a8c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8028a90:	428a      	cmp	r2, r1
 8028a92:	d02b      	beq.n	8028aec <_dtoa_r+0xa44>
 8028a94:	4629      	mov	r1, r5
 8028a96:	2300      	movs	r3, #0
 8028a98:	220a      	movs	r2, #10
 8028a9a:	4630      	mov	r0, r6
 8028a9c:	f000 fb2e 	bl	80290fc <__multadd>
 8028aa0:	45b9      	cmp	r9, r7
 8028aa2:	4605      	mov	r5, r0
 8028aa4:	f04f 0300 	mov.w	r3, #0
 8028aa8:	f04f 020a 	mov.w	r2, #10
 8028aac:	4649      	mov	r1, r9
 8028aae:	4630      	mov	r0, r6
 8028ab0:	d107      	bne.n	8028ac2 <_dtoa_r+0xa1a>
 8028ab2:	f000 fb23 	bl	80290fc <__multadd>
 8028ab6:	4681      	mov	r9, r0
 8028ab8:	4607      	mov	r7, r0
 8028aba:	9b04      	ldr	r3, [sp, #16]
 8028abc:	3301      	adds	r3, #1
 8028abe:	9304      	str	r3, [sp, #16]
 8028ac0:	e774      	b.n	80289ac <_dtoa_r+0x904>
 8028ac2:	f000 fb1b 	bl	80290fc <__multadd>
 8028ac6:	4639      	mov	r1, r7
 8028ac8:	4681      	mov	r9, r0
 8028aca:	2300      	movs	r3, #0
 8028acc:	220a      	movs	r2, #10
 8028ace:	4630      	mov	r0, r6
 8028ad0:	f000 fb14 	bl	80290fc <__multadd>
 8028ad4:	4607      	mov	r7, r0
 8028ad6:	e7f0      	b.n	8028aba <_dtoa_r+0xa12>
 8028ad8:	f1ba 0f00 	cmp.w	sl, #0
 8028adc:	9a01      	ldr	r2, [sp, #4]
 8028ade:	bfcc      	ite	gt
 8028ae0:	46d0      	movgt	r8, sl
 8028ae2:	f04f 0801 	movle.w	r8, #1
 8028ae6:	4490      	add	r8, r2
 8028ae8:	f04f 0900 	mov.w	r9, #0
 8028aec:	4629      	mov	r1, r5
 8028aee:	2201      	movs	r2, #1
 8028af0:	4630      	mov	r0, r6
 8028af2:	9302      	str	r3, [sp, #8]
 8028af4:	f000 fcb2 	bl	802945c <__lshift>
 8028af8:	4621      	mov	r1, r4
 8028afa:	4605      	mov	r5, r0
 8028afc:	f000 fd1e 	bl	802953c <__mcmp>
 8028b00:	2800      	cmp	r0, #0
 8028b02:	dcb1      	bgt.n	8028a68 <_dtoa_r+0x9c0>
 8028b04:	d102      	bne.n	8028b0c <_dtoa_r+0xa64>
 8028b06:	9b02      	ldr	r3, [sp, #8]
 8028b08:	07db      	lsls	r3, r3, #31
 8028b0a:	d4ad      	bmi.n	8028a68 <_dtoa_r+0x9c0>
 8028b0c:	4643      	mov	r3, r8
 8028b0e:	4698      	mov	r8, r3
 8028b10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8028b14:	2a30      	cmp	r2, #48	; 0x30
 8028b16:	d0fa      	beq.n	8028b0e <_dtoa_r+0xa66>
 8028b18:	e6f6      	b.n	8028908 <_dtoa_r+0x860>
 8028b1a:	9a01      	ldr	r2, [sp, #4]
 8028b1c:	429a      	cmp	r2, r3
 8028b1e:	d1a4      	bne.n	8028a6a <_dtoa_r+0x9c2>
 8028b20:	f10b 0b01 	add.w	fp, fp, #1
 8028b24:	2331      	movs	r3, #49	; 0x31
 8028b26:	e778      	b.n	8028a1a <_dtoa_r+0x972>
 8028b28:	4b14      	ldr	r3, [pc, #80]	; (8028b7c <_dtoa_r+0xad4>)
 8028b2a:	f7ff bb27 	b.w	802817c <_dtoa_r+0xd4>
 8028b2e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8028b30:	2b00      	cmp	r3, #0
 8028b32:	f47f ab03 	bne.w	802813c <_dtoa_r+0x94>
 8028b36:	4b12      	ldr	r3, [pc, #72]	; (8028b80 <_dtoa_r+0xad8>)
 8028b38:	f7ff bb20 	b.w	802817c <_dtoa_r+0xd4>
 8028b3c:	f1ba 0f00 	cmp.w	sl, #0
 8028b40:	dc03      	bgt.n	8028b4a <_dtoa_r+0xaa2>
 8028b42:	9b06      	ldr	r3, [sp, #24]
 8028b44:	2b02      	cmp	r3, #2
 8028b46:	f73f aec7 	bgt.w	80288d8 <_dtoa_r+0x830>
 8028b4a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8028b4e:	4621      	mov	r1, r4
 8028b50:	4628      	mov	r0, r5
 8028b52:	f7ff fa1d 	bl	8027f90 <quorem>
 8028b56:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8028b5a:	f808 3b01 	strb.w	r3, [r8], #1
 8028b5e:	9a01      	ldr	r2, [sp, #4]
 8028b60:	eba8 0202 	sub.w	r2, r8, r2
 8028b64:	4592      	cmp	sl, r2
 8028b66:	ddb7      	ble.n	8028ad8 <_dtoa_r+0xa30>
 8028b68:	4629      	mov	r1, r5
 8028b6a:	2300      	movs	r3, #0
 8028b6c:	220a      	movs	r2, #10
 8028b6e:	4630      	mov	r0, r6
 8028b70:	f000 fac4 	bl	80290fc <__multadd>
 8028b74:	4605      	mov	r5, r0
 8028b76:	e7ea      	b.n	8028b4e <_dtoa_r+0xaa6>
 8028b78:	08047b81 	.word	0x08047b81
 8028b7c:	08047d01 	.word	0x08047d01
 8028b80:	08047b19 	.word	0x08047b19

08028b84 <__errno>:
 8028b84:	4b01      	ldr	r3, [pc, #4]	; (8028b8c <__errno+0x8>)
 8028b86:	6818      	ldr	r0, [r3, #0]
 8028b88:	4770      	bx	lr
 8028b8a:	bf00      	nop
 8028b8c:	200004c4 	.word	0x200004c4

08028b90 <__sflush_r>:
 8028b90:	898a      	ldrh	r2, [r1, #12]
 8028b92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8028b96:	4605      	mov	r5, r0
 8028b98:	0710      	lsls	r0, r2, #28
 8028b9a:	460c      	mov	r4, r1
 8028b9c:	d458      	bmi.n	8028c50 <__sflush_r+0xc0>
 8028b9e:	684b      	ldr	r3, [r1, #4]
 8028ba0:	2b00      	cmp	r3, #0
 8028ba2:	dc05      	bgt.n	8028bb0 <__sflush_r+0x20>
 8028ba4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8028ba6:	2b00      	cmp	r3, #0
 8028ba8:	dc02      	bgt.n	8028bb0 <__sflush_r+0x20>
 8028baa:	2000      	movs	r0, #0
 8028bac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8028bb0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8028bb2:	2e00      	cmp	r6, #0
 8028bb4:	d0f9      	beq.n	8028baa <__sflush_r+0x1a>
 8028bb6:	2300      	movs	r3, #0
 8028bb8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8028bbc:	682f      	ldr	r7, [r5, #0]
 8028bbe:	602b      	str	r3, [r5, #0]
 8028bc0:	d032      	beq.n	8028c28 <__sflush_r+0x98>
 8028bc2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8028bc4:	89a3      	ldrh	r3, [r4, #12]
 8028bc6:	075a      	lsls	r2, r3, #29
 8028bc8:	d505      	bpl.n	8028bd6 <__sflush_r+0x46>
 8028bca:	6863      	ldr	r3, [r4, #4]
 8028bcc:	1ac0      	subs	r0, r0, r3
 8028bce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8028bd0:	b10b      	cbz	r3, 8028bd6 <__sflush_r+0x46>
 8028bd2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8028bd4:	1ac0      	subs	r0, r0, r3
 8028bd6:	2300      	movs	r3, #0
 8028bd8:	4602      	mov	r2, r0
 8028bda:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8028bdc:	6a21      	ldr	r1, [r4, #32]
 8028bde:	4628      	mov	r0, r5
 8028be0:	47b0      	blx	r6
 8028be2:	1c43      	adds	r3, r0, #1
 8028be4:	89a3      	ldrh	r3, [r4, #12]
 8028be6:	d106      	bne.n	8028bf6 <__sflush_r+0x66>
 8028be8:	6829      	ldr	r1, [r5, #0]
 8028bea:	291d      	cmp	r1, #29
 8028bec:	d82c      	bhi.n	8028c48 <__sflush_r+0xb8>
 8028bee:	4a2a      	ldr	r2, [pc, #168]	; (8028c98 <__sflush_r+0x108>)
 8028bf0:	40ca      	lsrs	r2, r1
 8028bf2:	07d6      	lsls	r6, r2, #31
 8028bf4:	d528      	bpl.n	8028c48 <__sflush_r+0xb8>
 8028bf6:	2200      	movs	r2, #0
 8028bf8:	6062      	str	r2, [r4, #4]
 8028bfa:	04d9      	lsls	r1, r3, #19
 8028bfc:	6922      	ldr	r2, [r4, #16]
 8028bfe:	6022      	str	r2, [r4, #0]
 8028c00:	d504      	bpl.n	8028c0c <__sflush_r+0x7c>
 8028c02:	1c42      	adds	r2, r0, #1
 8028c04:	d101      	bne.n	8028c0a <__sflush_r+0x7a>
 8028c06:	682b      	ldr	r3, [r5, #0]
 8028c08:	b903      	cbnz	r3, 8028c0c <__sflush_r+0x7c>
 8028c0a:	6560      	str	r0, [r4, #84]	; 0x54
 8028c0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8028c0e:	602f      	str	r7, [r5, #0]
 8028c10:	2900      	cmp	r1, #0
 8028c12:	d0ca      	beq.n	8028baa <__sflush_r+0x1a>
 8028c14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8028c18:	4299      	cmp	r1, r3
 8028c1a:	d002      	beq.n	8028c22 <__sflush_r+0x92>
 8028c1c:	4628      	mov	r0, r5
 8028c1e:	f7fc fff5 	bl	8025c0c <_free_r>
 8028c22:	2000      	movs	r0, #0
 8028c24:	6360      	str	r0, [r4, #52]	; 0x34
 8028c26:	e7c1      	b.n	8028bac <__sflush_r+0x1c>
 8028c28:	6a21      	ldr	r1, [r4, #32]
 8028c2a:	2301      	movs	r3, #1
 8028c2c:	4628      	mov	r0, r5
 8028c2e:	47b0      	blx	r6
 8028c30:	1c41      	adds	r1, r0, #1
 8028c32:	d1c7      	bne.n	8028bc4 <__sflush_r+0x34>
 8028c34:	682b      	ldr	r3, [r5, #0]
 8028c36:	2b00      	cmp	r3, #0
 8028c38:	d0c4      	beq.n	8028bc4 <__sflush_r+0x34>
 8028c3a:	2b1d      	cmp	r3, #29
 8028c3c:	d001      	beq.n	8028c42 <__sflush_r+0xb2>
 8028c3e:	2b16      	cmp	r3, #22
 8028c40:	d101      	bne.n	8028c46 <__sflush_r+0xb6>
 8028c42:	602f      	str	r7, [r5, #0]
 8028c44:	e7b1      	b.n	8028baa <__sflush_r+0x1a>
 8028c46:	89a3      	ldrh	r3, [r4, #12]
 8028c48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8028c4c:	81a3      	strh	r3, [r4, #12]
 8028c4e:	e7ad      	b.n	8028bac <__sflush_r+0x1c>
 8028c50:	690f      	ldr	r7, [r1, #16]
 8028c52:	2f00      	cmp	r7, #0
 8028c54:	d0a9      	beq.n	8028baa <__sflush_r+0x1a>
 8028c56:	0793      	lsls	r3, r2, #30
 8028c58:	680e      	ldr	r6, [r1, #0]
 8028c5a:	bf08      	it	eq
 8028c5c:	694b      	ldreq	r3, [r1, #20]
 8028c5e:	600f      	str	r7, [r1, #0]
 8028c60:	bf18      	it	ne
 8028c62:	2300      	movne	r3, #0
 8028c64:	eba6 0807 	sub.w	r8, r6, r7
 8028c68:	608b      	str	r3, [r1, #8]
 8028c6a:	f1b8 0f00 	cmp.w	r8, #0
 8028c6e:	dd9c      	ble.n	8028baa <__sflush_r+0x1a>
 8028c70:	6a21      	ldr	r1, [r4, #32]
 8028c72:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8028c74:	4643      	mov	r3, r8
 8028c76:	463a      	mov	r2, r7
 8028c78:	4628      	mov	r0, r5
 8028c7a:	47b0      	blx	r6
 8028c7c:	2800      	cmp	r0, #0
 8028c7e:	dc06      	bgt.n	8028c8e <__sflush_r+0xfe>
 8028c80:	89a3      	ldrh	r3, [r4, #12]
 8028c82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8028c86:	81a3      	strh	r3, [r4, #12]
 8028c88:	f04f 30ff 	mov.w	r0, #4294967295
 8028c8c:	e78e      	b.n	8028bac <__sflush_r+0x1c>
 8028c8e:	4407      	add	r7, r0
 8028c90:	eba8 0800 	sub.w	r8, r8, r0
 8028c94:	e7e9      	b.n	8028c6a <__sflush_r+0xda>
 8028c96:	bf00      	nop
 8028c98:	20400001 	.word	0x20400001

08028c9c <_fflush_r>:
 8028c9c:	b538      	push	{r3, r4, r5, lr}
 8028c9e:	690b      	ldr	r3, [r1, #16]
 8028ca0:	4605      	mov	r5, r0
 8028ca2:	460c      	mov	r4, r1
 8028ca4:	b913      	cbnz	r3, 8028cac <_fflush_r+0x10>
 8028ca6:	2500      	movs	r5, #0
 8028ca8:	4628      	mov	r0, r5
 8028caa:	bd38      	pop	{r3, r4, r5, pc}
 8028cac:	b118      	cbz	r0, 8028cb6 <_fflush_r+0x1a>
 8028cae:	6983      	ldr	r3, [r0, #24]
 8028cb0:	b90b      	cbnz	r3, 8028cb6 <_fflush_r+0x1a>
 8028cb2:	f7fc fb0f 	bl	80252d4 <__sinit>
 8028cb6:	4b14      	ldr	r3, [pc, #80]	; (8028d08 <_fflush_r+0x6c>)
 8028cb8:	429c      	cmp	r4, r3
 8028cba:	d11b      	bne.n	8028cf4 <_fflush_r+0x58>
 8028cbc:	686c      	ldr	r4, [r5, #4]
 8028cbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8028cc2:	2b00      	cmp	r3, #0
 8028cc4:	d0ef      	beq.n	8028ca6 <_fflush_r+0xa>
 8028cc6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8028cc8:	07d0      	lsls	r0, r2, #31
 8028cca:	d404      	bmi.n	8028cd6 <_fflush_r+0x3a>
 8028ccc:	0599      	lsls	r1, r3, #22
 8028cce:	d402      	bmi.n	8028cd6 <_fflush_r+0x3a>
 8028cd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8028cd2:	f7fc fcd5 	bl	8025680 <__retarget_lock_acquire_recursive>
 8028cd6:	4628      	mov	r0, r5
 8028cd8:	4621      	mov	r1, r4
 8028cda:	f7ff ff59 	bl	8028b90 <__sflush_r>
 8028cde:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8028ce0:	07da      	lsls	r2, r3, #31
 8028ce2:	4605      	mov	r5, r0
 8028ce4:	d4e0      	bmi.n	8028ca8 <_fflush_r+0xc>
 8028ce6:	89a3      	ldrh	r3, [r4, #12]
 8028ce8:	059b      	lsls	r3, r3, #22
 8028cea:	d4dd      	bmi.n	8028ca8 <_fflush_r+0xc>
 8028cec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8028cee:	f7fc fcc9 	bl	8025684 <__retarget_lock_release_recursive>
 8028cf2:	e7d9      	b.n	8028ca8 <_fflush_r+0xc>
 8028cf4:	4b05      	ldr	r3, [pc, #20]	; (8028d0c <_fflush_r+0x70>)
 8028cf6:	429c      	cmp	r4, r3
 8028cf8:	d101      	bne.n	8028cfe <_fflush_r+0x62>
 8028cfa:	68ac      	ldr	r4, [r5, #8]
 8028cfc:	e7df      	b.n	8028cbe <_fflush_r+0x22>
 8028cfe:	4b04      	ldr	r3, [pc, #16]	; (8028d10 <_fflush_r+0x74>)
 8028d00:	429c      	cmp	r4, r3
 8028d02:	bf08      	it	eq
 8028d04:	68ec      	ldreq	r4, [r5, #12]
 8028d06:	e7da      	b.n	8028cbe <_fflush_r+0x22>
 8028d08:	08047564 	.word	0x08047564
 8028d0c:	08047584 	.word	0x08047584
 8028d10:	08047544 	.word	0x08047544

08028d14 <fiprintf>:
 8028d14:	b40e      	push	{r1, r2, r3}
 8028d16:	b503      	push	{r0, r1, lr}
 8028d18:	4601      	mov	r1, r0
 8028d1a:	ab03      	add	r3, sp, #12
 8028d1c:	4805      	ldr	r0, [pc, #20]	; (8028d34 <fiprintf+0x20>)
 8028d1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8028d22:	6800      	ldr	r0, [r0, #0]
 8028d24:	9301      	str	r3, [sp, #4]
 8028d26:	f001 f879 	bl	8029e1c <_vfiprintf_r>
 8028d2a:	b002      	add	sp, #8
 8028d2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8028d30:	b003      	add	sp, #12
 8028d32:	4770      	bx	lr
 8028d34:	200004c4 	.word	0x200004c4

08028d38 <_findenv_r>:
 8028d38:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8028d3c:	f8df a06c 	ldr.w	sl, [pc, #108]	; 8028dac <_findenv_r+0x74>
 8028d40:	4607      	mov	r7, r0
 8028d42:	4689      	mov	r9, r1
 8028d44:	4616      	mov	r6, r2
 8028d46:	f001 fbe9 	bl	802a51c <__env_lock>
 8028d4a:	f8da 4000 	ldr.w	r4, [sl]
 8028d4e:	b134      	cbz	r4, 8028d5e <_findenv_r+0x26>
 8028d50:	464b      	mov	r3, r9
 8028d52:	4698      	mov	r8, r3
 8028d54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8028d58:	b13a      	cbz	r2, 8028d6a <_findenv_r+0x32>
 8028d5a:	2a3d      	cmp	r2, #61	; 0x3d
 8028d5c:	d1f9      	bne.n	8028d52 <_findenv_r+0x1a>
 8028d5e:	4638      	mov	r0, r7
 8028d60:	f001 fbe2 	bl	802a528 <__env_unlock>
 8028d64:	2000      	movs	r0, #0
 8028d66:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8028d6a:	eba8 0809 	sub.w	r8, r8, r9
 8028d6e:	46a3      	mov	fp, r4
 8028d70:	f854 0b04 	ldr.w	r0, [r4], #4
 8028d74:	2800      	cmp	r0, #0
 8028d76:	d0f2      	beq.n	8028d5e <_findenv_r+0x26>
 8028d78:	4642      	mov	r2, r8
 8028d7a:	4649      	mov	r1, r9
 8028d7c:	f7fe fc4c 	bl	8027618 <strncmp>
 8028d80:	2800      	cmp	r0, #0
 8028d82:	d1f4      	bne.n	8028d6e <_findenv_r+0x36>
 8028d84:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8028d88:	eb03 0508 	add.w	r5, r3, r8
 8028d8c:	f813 3008 	ldrb.w	r3, [r3, r8]
 8028d90:	2b3d      	cmp	r3, #61	; 0x3d
 8028d92:	d1ec      	bne.n	8028d6e <_findenv_r+0x36>
 8028d94:	f8da 3000 	ldr.w	r3, [sl]
 8028d98:	ebab 0303 	sub.w	r3, fp, r3
 8028d9c:	109b      	asrs	r3, r3, #2
 8028d9e:	4638      	mov	r0, r7
 8028da0:	6033      	str	r3, [r6, #0]
 8028da2:	f001 fbc1 	bl	802a528 <__env_unlock>
 8028da6:	1c68      	adds	r0, r5, #1
 8028da8:	e7dd      	b.n	8028d66 <_findenv_r+0x2e>
 8028daa:	bf00      	nop
 8028dac:	200002b4 	.word	0x200002b4

08028db0 <_getenv_r>:
 8028db0:	b507      	push	{r0, r1, r2, lr}
 8028db2:	aa01      	add	r2, sp, #4
 8028db4:	f7ff ffc0 	bl	8028d38 <_findenv_r>
 8028db8:	b003      	add	sp, #12
 8028dba:	f85d fb04 	ldr.w	pc, [sp], #4
 8028dbe:	Address 0x0000000008028dbe is out of bounds.


08028dc0 <__gettzinfo>:
 8028dc0:	4800      	ldr	r0, [pc, #0]	; (8028dc4 <__gettzinfo+0x4>)
 8028dc2:	4770      	bx	lr
 8028dc4:	20000530 	.word	0x20000530

08028dc8 <gmtime_r>:
 8028dc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8028dcc:	e9d0 6700 	ldrd	r6, r7, [r0]
 8028dd0:	460c      	mov	r4, r1
 8028dd2:	4a4f      	ldr	r2, [pc, #316]	; (8028f10 <gmtime_r+0x148>)
 8028dd4:	2300      	movs	r3, #0
 8028dd6:	4630      	mov	r0, r6
 8028dd8:	4639      	mov	r1, r7
 8028dda:	f7d7 fa99 	bl	8000310 <__aeabi_ldivmod>
 8028dde:	4639      	mov	r1, r7
 8028de0:	4605      	mov	r5, r0
 8028de2:	4a4b      	ldr	r2, [pc, #300]	; (8028f10 <gmtime_r+0x148>)
 8028de4:	4630      	mov	r0, r6
 8028de6:	2300      	movs	r3, #0
 8028de8:	f7d7 fa92 	bl	8000310 <__aeabi_ldivmod>
 8028dec:	2a00      	cmp	r2, #0
 8028dee:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 8028df2:	bfb7      	itett	lt
 8028df4:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 8028df8:	f600 236c 	addwge	r3, r0, #2668	; 0xa6c
 8028dfc:	f600 236b 	addwlt	r3, r0, #2667	; 0xa6b
 8028e00:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 8028e04:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 8028e08:	fbb2 f1f0 	udiv	r1, r2, r0
 8028e0c:	fb00 2211 	mls	r2, r0, r1, r2
 8028e10:	203c      	movs	r0, #60	; 0x3c
 8028e12:	60a1      	str	r1, [r4, #8]
 8028e14:	fbb2 f1f0 	udiv	r1, r2, r0
 8028e18:	fb00 2211 	mls	r2, r0, r1, r2
 8028e1c:	6061      	str	r1, [r4, #4]
 8028e1e:	6022      	str	r2, [r4, #0]
 8028e20:	2107      	movs	r1, #7
 8028e22:	1cda      	adds	r2, r3, #3
 8028e24:	fb92 f1f1 	sdiv	r1, r2, r1
 8028e28:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8028e2c:	1a52      	subs	r2, r2, r1
 8028e2e:	bf48      	it	mi
 8028e30:	3207      	addmi	r2, #7
 8028e32:	4d38      	ldr	r5, [pc, #224]	; (8028f14 <gmtime_r+0x14c>)
 8028e34:	4838      	ldr	r0, [pc, #224]	; (8028f18 <gmtime_r+0x150>)
 8028e36:	61a2      	str	r2, [r4, #24]
 8028e38:	2b00      	cmp	r3, #0
 8028e3a:	bfb7      	itett	lt
 8028e3c:	f5a3 320e 	sublt.w	r2, r3, #145408	; 0x23800
 8028e40:	fb93 f5f5 	sdivge	r5, r3, r5
 8028e44:	f5a2 722c 	sublt.w	r2, r2, #688	; 0x2b0
 8028e48:	fb92 f5f5 	sdivlt	r5, r2, r5
 8028e4c:	fb00 3005 	mla	r0, r0, r5, r3
 8028e50:	f648 62ac 	movw	r2, #36524	; 0x8eac
 8028e54:	fbb0 f2f2 	udiv	r2, r0, r2
 8028e58:	4402      	add	r2, r0
 8028e5a:	f240 53b4 	movw	r3, #1460	; 0x5b4
 8028e5e:	fbb0 f1f3 	udiv	r1, r0, r3
 8028e62:	1a52      	subs	r2, r2, r1
 8028e64:	f240 1c6d 	movw	ip, #365	; 0x16d
 8028e68:	492c      	ldr	r1, [pc, #176]	; (8028f1c <gmtime_r+0x154>)
 8028e6a:	fbb0 f1f1 	udiv	r1, r0, r1
 8028e6e:	2764      	movs	r7, #100	; 0x64
 8028e70:	1a52      	subs	r2, r2, r1
 8028e72:	fbb2 f1fc 	udiv	r1, r2, ip
 8028e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8028e7a:	fbb1 f6f7 	udiv	r6, r1, r7
 8028e7e:	1af3      	subs	r3, r6, r3
 8028e80:	4403      	add	r3, r0
 8028e82:	fb0c 3311 	mls	r3, ip, r1, r3
 8028e86:	2299      	movs	r2, #153	; 0x99
 8028e88:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 8028e8c:	f10e 0e02 	add.w	lr, lr, #2
 8028e90:	f103 0c01 	add.w	ip, r3, #1
 8028e94:	fbbe f0f2 	udiv	r0, lr, r2
 8028e98:	4342      	muls	r2, r0
 8028e9a:	3202      	adds	r2, #2
 8028e9c:	f04f 0805 	mov.w	r8, #5
 8028ea0:	fbb2 f2f8 	udiv	r2, r2, r8
 8028ea4:	ebac 0c02 	sub.w	ip, ip, r2
 8028ea8:	f240 52f9 	movw	r2, #1529	; 0x5f9
 8028eac:	4596      	cmp	lr, r2
 8028eae:	bf94      	ite	ls
 8028eb0:	2202      	movls	r2, #2
 8028eb2:	f06f 0209 	mvnhi.w	r2, #9
 8028eb6:	4410      	add	r0, r2
 8028eb8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8028ebc:	fb02 1505 	mla	r5, r2, r5, r1
 8028ec0:	2801      	cmp	r0, #1
 8028ec2:	bf98      	it	ls
 8028ec4:	3501      	addls	r5, #1
 8028ec6:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8028eca:	d30d      	bcc.n	8028ee8 <gmtime_r+0x120>
 8028ecc:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8028ed0:	61e3      	str	r3, [r4, #28]
 8028ed2:	f2a5 756c 	subw	r5, r5, #1900	; 0x76c
 8028ed6:	2300      	movs	r3, #0
 8028ed8:	e9c4 0504 	strd	r0, r5, [r4, #16]
 8028edc:	f8c4 c00c 	str.w	ip, [r4, #12]
 8028ee0:	6223      	str	r3, [r4, #32]
 8028ee2:	4620      	mov	r0, r4
 8028ee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8028ee8:	078a      	lsls	r2, r1, #30
 8028eea:	d102      	bne.n	8028ef2 <gmtime_r+0x12a>
 8028eec:	fb07 1616 	mls	r6, r7, r6, r1
 8028ef0:	b95e      	cbnz	r6, 8028f0a <gmtime_r+0x142>
 8028ef2:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8028ef6:	fbb1 f6f2 	udiv	r6, r1, r2
 8028efa:	fb02 1216 	mls	r2, r2, r6, r1
 8028efe:	fab2 f282 	clz	r2, r2
 8028f02:	0952      	lsrs	r2, r2, #5
 8028f04:	333b      	adds	r3, #59	; 0x3b
 8028f06:	4413      	add	r3, r2
 8028f08:	e7e2      	b.n	8028ed0 <gmtime_r+0x108>
 8028f0a:	2201      	movs	r2, #1
 8028f0c:	e7fa      	b.n	8028f04 <gmtime_r+0x13c>
 8028f0e:	bf00      	nop
 8028f10:	00015180 	.word	0x00015180
 8028f14:	00023ab1 	.word	0x00023ab1
 8028f18:	fffdc54f 	.word	0xfffdc54f
 8028f1c:	00023ab0 	.word	0x00023ab0

08028f20 <labs>:
 8028f20:	2800      	cmp	r0, #0
 8028f22:	bfb8      	it	lt
 8028f24:	4240      	neglt	r0, r0
 8028f26:	4770      	bx	lr

08028f28 <_localeconv_r>:
 8028f28:	4800      	ldr	r0, [pc, #0]	; (8028f2c <_localeconv_r+0x4>)
 8028f2a:	4770      	bx	lr
 8028f2c:	20000678 	.word	0x20000678

08028f30 <_lseek_r>:
 8028f30:	b538      	push	{r3, r4, r5, lr}
 8028f32:	4d07      	ldr	r5, [pc, #28]	; (8028f50 <_lseek_r+0x20>)
 8028f34:	4604      	mov	r4, r0
 8028f36:	4608      	mov	r0, r1
 8028f38:	4611      	mov	r1, r2
 8028f3a:	2200      	movs	r2, #0
 8028f3c:	602a      	str	r2, [r5, #0]
 8028f3e:	461a      	mov	r2, r3
 8028f40:	f7df fa1c 	bl	800837c <_lseek>
 8028f44:	1c43      	adds	r3, r0, #1
 8028f46:	d102      	bne.n	8028f4e <_lseek_r+0x1e>
 8028f48:	682b      	ldr	r3, [r5, #0]
 8028f4a:	b103      	cbz	r3, 8028f4e <_lseek_r+0x1e>
 8028f4c:	6023      	str	r3, [r4, #0]
 8028f4e:	bd38      	pop	{r3, r4, r5, pc}
 8028f50:	20030134 	.word	0x20030134

08028f54 <__swhatbuf_r>:
 8028f54:	b570      	push	{r4, r5, r6, lr}
 8028f56:	460e      	mov	r6, r1
 8028f58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8028f5c:	2900      	cmp	r1, #0
 8028f5e:	b096      	sub	sp, #88	; 0x58
 8028f60:	4614      	mov	r4, r2
 8028f62:	461d      	mov	r5, r3
 8028f64:	da08      	bge.n	8028f78 <__swhatbuf_r+0x24>
 8028f66:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8028f6a:	2200      	movs	r2, #0
 8028f6c:	602a      	str	r2, [r5, #0]
 8028f6e:	061a      	lsls	r2, r3, #24
 8028f70:	d410      	bmi.n	8028f94 <__swhatbuf_r+0x40>
 8028f72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8028f76:	e00e      	b.n	8028f96 <__swhatbuf_r+0x42>
 8028f78:	466a      	mov	r2, sp
 8028f7a:	f001 fadb 	bl	802a534 <_fstat_r>
 8028f7e:	2800      	cmp	r0, #0
 8028f80:	dbf1      	blt.n	8028f66 <__swhatbuf_r+0x12>
 8028f82:	9a01      	ldr	r2, [sp, #4]
 8028f84:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8028f88:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8028f8c:	425a      	negs	r2, r3
 8028f8e:	415a      	adcs	r2, r3
 8028f90:	602a      	str	r2, [r5, #0]
 8028f92:	e7ee      	b.n	8028f72 <__swhatbuf_r+0x1e>
 8028f94:	2340      	movs	r3, #64	; 0x40
 8028f96:	2000      	movs	r0, #0
 8028f98:	6023      	str	r3, [r4, #0]
 8028f9a:	b016      	add	sp, #88	; 0x58
 8028f9c:	bd70      	pop	{r4, r5, r6, pc}
 8028f9e:	Address 0x0000000008028f9e is out of bounds.


08028fa0 <__smakebuf_r>:
 8028fa0:	898b      	ldrh	r3, [r1, #12]
 8028fa2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8028fa4:	079d      	lsls	r5, r3, #30
 8028fa6:	4606      	mov	r6, r0
 8028fa8:	460c      	mov	r4, r1
 8028faa:	d507      	bpl.n	8028fbc <__smakebuf_r+0x1c>
 8028fac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8028fb0:	6023      	str	r3, [r4, #0]
 8028fb2:	6123      	str	r3, [r4, #16]
 8028fb4:	2301      	movs	r3, #1
 8028fb6:	6163      	str	r3, [r4, #20]
 8028fb8:	b002      	add	sp, #8
 8028fba:	bd70      	pop	{r4, r5, r6, pc}
 8028fbc:	ab01      	add	r3, sp, #4
 8028fbe:	466a      	mov	r2, sp
 8028fc0:	f7ff ffc8 	bl	8028f54 <__swhatbuf_r>
 8028fc4:	9900      	ldr	r1, [sp, #0]
 8028fc6:	4605      	mov	r5, r0
 8028fc8:	4630      	mov	r0, r6
 8028fca:	f7fc fe8b 	bl	8025ce4 <_malloc_r>
 8028fce:	b948      	cbnz	r0, 8028fe4 <__smakebuf_r+0x44>
 8028fd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8028fd4:	059a      	lsls	r2, r3, #22
 8028fd6:	d4ef      	bmi.n	8028fb8 <__smakebuf_r+0x18>
 8028fd8:	f023 0303 	bic.w	r3, r3, #3
 8028fdc:	f043 0302 	orr.w	r3, r3, #2
 8028fe0:	81a3      	strh	r3, [r4, #12]
 8028fe2:	e7e3      	b.n	8028fac <__smakebuf_r+0xc>
 8028fe4:	4b0d      	ldr	r3, [pc, #52]	; (802901c <__smakebuf_r+0x7c>)
 8028fe6:	62b3      	str	r3, [r6, #40]	; 0x28
 8028fe8:	89a3      	ldrh	r3, [r4, #12]
 8028fea:	6020      	str	r0, [r4, #0]
 8028fec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8028ff0:	81a3      	strh	r3, [r4, #12]
 8028ff2:	9b00      	ldr	r3, [sp, #0]
 8028ff4:	6163      	str	r3, [r4, #20]
 8028ff6:	9b01      	ldr	r3, [sp, #4]
 8028ff8:	6120      	str	r0, [r4, #16]
 8028ffa:	b15b      	cbz	r3, 8029014 <__smakebuf_r+0x74>
 8028ffc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8029000:	4630      	mov	r0, r6
 8029002:	f001 faa9 	bl	802a558 <_isatty_r>
 8029006:	b128      	cbz	r0, 8029014 <__smakebuf_r+0x74>
 8029008:	89a3      	ldrh	r3, [r4, #12]
 802900a:	f023 0303 	bic.w	r3, r3, #3
 802900e:	f043 0301 	orr.w	r3, r3, #1
 8029012:	81a3      	strh	r3, [r4, #12]
 8029014:	89a0      	ldrh	r0, [r4, #12]
 8029016:	4305      	orrs	r5, r0
 8029018:	81a5      	strh	r5, [r4, #12]
 802901a:	e7cd      	b.n	8028fb8 <__smakebuf_r+0x18>
 802901c:	0802526d 	.word	0x0802526d

08029020 <__malloc_lock>:
 8029020:	4801      	ldr	r0, [pc, #4]	; (8029028 <__malloc_lock+0x8>)
 8029022:	f7fc bb2d 	b.w	8025680 <__retarget_lock_acquire_recursive>
 8029026:	bf00      	nop
 8029028:	20030125 	.word	0x20030125

0802902c <__malloc_unlock>:
 802902c:	4801      	ldr	r0, [pc, #4]	; (8029034 <__malloc_unlock+0x8>)
 802902e:	f7fc bb29 	b.w	8025684 <__retarget_lock_release_recursive>
 8029032:	bf00      	nop
 8029034:	20030125 	.word	0x20030125

08029038 <_Balloc>:
 8029038:	b570      	push	{r4, r5, r6, lr}
 802903a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 802903c:	4604      	mov	r4, r0
 802903e:	460d      	mov	r5, r1
 8029040:	b976      	cbnz	r6, 8029060 <_Balloc+0x28>
 8029042:	2010      	movs	r0, #16
 8029044:	f7fc fb20 	bl	8025688 <malloc>
 8029048:	4602      	mov	r2, r0
 802904a:	6260      	str	r0, [r4, #36]	; 0x24
 802904c:	b920      	cbnz	r0, 8029058 <_Balloc+0x20>
 802904e:	4b18      	ldr	r3, [pc, #96]	; (80290b0 <_Balloc+0x78>)
 8029050:	4818      	ldr	r0, [pc, #96]	; (80290b4 <_Balloc+0x7c>)
 8029052:	2166      	movs	r1, #102	; 0x66
 8029054:	f7fe ff5a 	bl	8027f0c <__assert_func>
 8029058:	e9c0 6601 	strd	r6, r6, [r0, #4]
 802905c:	6006      	str	r6, [r0, #0]
 802905e:	60c6      	str	r6, [r0, #12]
 8029060:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8029062:	68f3      	ldr	r3, [r6, #12]
 8029064:	b183      	cbz	r3, 8029088 <_Balloc+0x50>
 8029066:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8029068:	68db      	ldr	r3, [r3, #12]
 802906a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 802906e:	b9b8      	cbnz	r0, 80290a0 <_Balloc+0x68>
 8029070:	2101      	movs	r1, #1
 8029072:	fa01 f605 	lsl.w	r6, r1, r5
 8029076:	1d72      	adds	r2, r6, #5
 8029078:	0092      	lsls	r2, r2, #2
 802907a:	4620      	mov	r0, r4
 802907c:	f000 fb60 	bl	8029740 <_calloc_r>
 8029080:	b160      	cbz	r0, 802909c <_Balloc+0x64>
 8029082:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8029086:	e00e      	b.n	80290a6 <_Balloc+0x6e>
 8029088:	2221      	movs	r2, #33	; 0x21
 802908a:	2104      	movs	r1, #4
 802908c:	4620      	mov	r0, r4
 802908e:	f000 fb57 	bl	8029740 <_calloc_r>
 8029092:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8029094:	60f0      	str	r0, [r6, #12]
 8029096:	68db      	ldr	r3, [r3, #12]
 8029098:	2b00      	cmp	r3, #0
 802909a:	d1e4      	bne.n	8029066 <_Balloc+0x2e>
 802909c:	2000      	movs	r0, #0
 802909e:	bd70      	pop	{r4, r5, r6, pc}
 80290a0:	6802      	ldr	r2, [r0, #0]
 80290a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80290a6:	2300      	movs	r3, #0
 80290a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80290ac:	e7f7      	b.n	802909e <_Balloc+0x66>
 80290ae:	bf00      	nop
 80290b0:	080475a8 	.word	0x080475a8
 80290b4:	08047b92 	.word	0x08047b92

080290b8 <_Bfree>:
 80290b8:	b570      	push	{r4, r5, r6, lr}
 80290ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80290bc:	4605      	mov	r5, r0
 80290be:	460c      	mov	r4, r1
 80290c0:	b976      	cbnz	r6, 80290e0 <_Bfree+0x28>
 80290c2:	2010      	movs	r0, #16
 80290c4:	f7fc fae0 	bl	8025688 <malloc>
 80290c8:	4602      	mov	r2, r0
 80290ca:	6268      	str	r0, [r5, #36]	; 0x24
 80290cc:	b920      	cbnz	r0, 80290d8 <_Bfree+0x20>
 80290ce:	4b09      	ldr	r3, [pc, #36]	; (80290f4 <_Bfree+0x3c>)
 80290d0:	4809      	ldr	r0, [pc, #36]	; (80290f8 <_Bfree+0x40>)
 80290d2:	218a      	movs	r1, #138	; 0x8a
 80290d4:	f7fe ff1a 	bl	8027f0c <__assert_func>
 80290d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80290dc:	6006      	str	r6, [r0, #0]
 80290de:	60c6      	str	r6, [r0, #12]
 80290e0:	b13c      	cbz	r4, 80290f2 <_Bfree+0x3a>
 80290e2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80290e4:	6862      	ldr	r2, [r4, #4]
 80290e6:	68db      	ldr	r3, [r3, #12]
 80290e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80290ec:	6021      	str	r1, [r4, #0]
 80290ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80290f2:	bd70      	pop	{r4, r5, r6, pc}
 80290f4:	080475a8 	.word	0x080475a8
 80290f8:	08047b92 	.word	0x08047b92

080290fc <__multadd>:
 80290fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8029100:	690d      	ldr	r5, [r1, #16]
 8029102:	4607      	mov	r7, r0
 8029104:	460c      	mov	r4, r1
 8029106:	461e      	mov	r6, r3
 8029108:	f101 0c14 	add.w	ip, r1, #20
 802910c:	2000      	movs	r0, #0
 802910e:	f8dc 3000 	ldr.w	r3, [ip]
 8029112:	b299      	uxth	r1, r3
 8029114:	fb02 6101 	mla	r1, r2, r1, r6
 8029118:	0c1e      	lsrs	r6, r3, #16
 802911a:	0c0b      	lsrs	r3, r1, #16
 802911c:	fb02 3306 	mla	r3, r2, r6, r3
 8029120:	b289      	uxth	r1, r1
 8029122:	3001      	adds	r0, #1
 8029124:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8029128:	4285      	cmp	r5, r0
 802912a:	f84c 1b04 	str.w	r1, [ip], #4
 802912e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8029132:	dcec      	bgt.n	802910e <__multadd+0x12>
 8029134:	b30e      	cbz	r6, 802917a <__multadd+0x7e>
 8029136:	68a3      	ldr	r3, [r4, #8]
 8029138:	42ab      	cmp	r3, r5
 802913a:	dc19      	bgt.n	8029170 <__multadd+0x74>
 802913c:	6861      	ldr	r1, [r4, #4]
 802913e:	4638      	mov	r0, r7
 8029140:	3101      	adds	r1, #1
 8029142:	f7ff ff79 	bl	8029038 <_Balloc>
 8029146:	4680      	mov	r8, r0
 8029148:	b928      	cbnz	r0, 8029156 <__multadd+0x5a>
 802914a:	4602      	mov	r2, r0
 802914c:	4b0c      	ldr	r3, [pc, #48]	; (8029180 <__multadd+0x84>)
 802914e:	480d      	ldr	r0, [pc, #52]	; (8029184 <__multadd+0x88>)
 8029150:	21b5      	movs	r1, #181	; 0xb5
 8029152:	f7fe fedb 	bl	8027f0c <__assert_func>
 8029156:	6922      	ldr	r2, [r4, #16]
 8029158:	3202      	adds	r2, #2
 802915a:	f104 010c 	add.w	r1, r4, #12
 802915e:	0092      	lsls	r2, r2, #2
 8029160:	300c      	adds	r0, #12
 8029162:	f7fc fab1 	bl	80256c8 <memcpy>
 8029166:	4621      	mov	r1, r4
 8029168:	4638      	mov	r0, r7
 802916a:	f7ff ffa5 	bl	80290b8 <_Bfree>
 802916e:	4644      	mov	r4, r8
 8029170:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8029174:	3501      	adds	r5, #1
 8029176:	615e      	str	r6, [r3, #20]
 8029178:	6125      	str	r5, [r4, #16]
 802917a:	4620      	mov	r0, r4
 802917c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8029180:	08047b81 	.word	0x08047b81
 8029184:	08047b92 	.word	0x08047b92

08029188 <__hi0bits>:
 8029188:	0c03      	lsrs	r3, r0, #16
 802918a:	041b      	lsls	r3, r3, #16
 802918c:	b9d3      	cbnz	r3, 80291c4 <__hi0bits+0x3c>
 802918e:	0400      	lsls	r0, r0, #16
 8029190:	2310      	movs	r3, #16
 8029192:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8029196:	bf04      	itt	eq
 8029198:	0200      	lsleq	r0, r0, #8
 802919a:	3308      	addeq	r3, #8
 802919c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80291a0:	bf04      	itt	eq
 80291a2:	0100      	lsleq	r0, r0, #4
 80291a4:	3304      	addeq	r3, #4
 80291a6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80291aa:	bf04      	itt	eq
 80291ac:	0080      	lsleq	r0, r0, #2
 80291ae:	3302      	addeq	r3, #2
 80291b0:	2800      	cmp	r0, #0
 80291b2:	db05      	blt.n	80291c0 <__hi0bits+0x38>
 80291b4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80291b8:	f103 0301 	add.w	r3, r3, #1
 80291bc:	bf08      	it	eq
 80291be:	2320      	moveq	r3, #32
 80291c0:	4618      	mov	r0, r3
 80291c2:	4770      	bx	lr
 80291c4:	2300      	movs	r3, #0
 80291c6:	e7e4      	b.n	8029192 <__hi0bits+0xa>

080291c8 <__lo0bits>:
 80291c8:	6803      	ldr	r3, [r0, #0]
 80291ca:	f013 0207 	ands.w	r2, r3, #7
 80291ce:	4601      	mov	r1, r0
 80291d0:	d00b      	beq.n	80291ea <__lo0bits+0x22>
 80291d2:	07da      	lsls	r2, r3, #31
 80291d4:	d423      	bmi.n	802921e <__lo0bits+0x56>
 80291d6:	0798      	lsls	r0, r3, #30
 80291d8:	bf49      	itett	mi
 80291da:	085b      	lsrmi	r3, r3, #1
 80291dc:	089b      	lsrpl	r3, r3, #2
 80291de:	2001      	movmi	r0, #1
 80291e0:	600b      	strmi	r3, [r1, #0]
 80291e2:	bf5c      	itt	pl
 80291e4:	600b      	strpl	r3, [r1, #0]
 80291e6:	2002      	movpl	r0, #2
 80291e8:	4770      	bx	lr
 80291ea:	b298      	uxth	r0, r3
 80291ec:	b9a8      	cbnz	r0, 802921a <__lo0bits+0x52>
 80291ee:	0c1b      	lsrs	r3, r3, #16
 80291f0:	2010      	movs	r0, #16
 80291f2:	b2da      	uxtb	r2, r3
 80291f4:	b90a      	cbnz	r2, 80291fa <__lo0bits+0x32>
 80291f6:	3008      	adds	r0, #8
 80291f8:	0a1b      	lsrs	r3, r3, #8
 80291fa:	071a      	lsls	r2, r3, #28
 80291fc:	bf04      	itt	eq
 80291fe:	091b      	lsreq	r3, r3, #4
 8029200:	3004      	addeq	r0, #4
 8029202:	079a      	lsls	r2, r3, #30
 8029204:	bf04      	itt	eq
 8029206:	089b      	lsreq	r3, r3, #2
 8029208:	3002      	addeq	r0, #2
 802920a:	07da      	lsls	r2, r3, #31
 802920c:	d403      	bmi.n	8029216 <__lo0bits+0x4e>
 802920e:	085b      	lsrs	r3, r3, #1
 8029210:	f100 0001 	add.w	r0, r0, #1
 8029214:	d005      	beq.n	8029222 <__lo0bits+0x5a>
 8029216:	600b      	str	r3, [r1, #0]
 8029218:	4770      	bx	lr
 802921a:	4610      	mov	r0, r2
 802921c:	e7e9      	b.n	80291f2 <__lo0bits+0x2a>
 802921e:	2000      	movs	r0, #0
 8029220:	4770      	bx	lr
 8029222:	2020      	movs	r0, #32
 8029224:	4770      	bx	lr
 8029226:	Address 0x0000000008029226 is out of bounds.


08029228 <__i2b>:
 8029228:	b510      	push	{r4, lr}
 802922a:	460c      	mov	r4, r1
 802922c:	2101      	movs	r1, #1
 802922e:	f7ff ff03 	bl	8029038 <_Balloc>
 8029232:	4602      	mov	r2, r0
 8029234:	b928      	cbnz	r0, 8029242 <__i2b+0x1a>
 8029236:	4b05      	ldr	r3, [pc, #20]	; (802924c <__i2b+0x24>)
 8029238:	4805      	ldr	r0, [pc, #20]	; (8029250 <__i2b+0x28>)
 802923a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 802923e:	f7fe fe65 	bl	8027f0c <__assert_func>
 8029242:	2301      	movs	r3, #1
 8029244:	6144      	str	r4, [r0, #20]
 8029246:	6103      	str	r3, [r0, #16]
 8029248:	bd10      	pop	{r4, pc}
 802924a:	bf00      	nop
 802924c:	08047b81 	.word	0x08047b81
 8029250:	08047b92 	.word	0x08047b92

08029254 <__multiply>:
 8029254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8029258:	4691      	mov	r9, r2
 802925a:	690a      	ldr	r2, [r1, #16]
 802925c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8029260:	429a      	cmp	r2, r3
 8029262:	bfb8      	it	lt
 8029264:	460b      	movlt	r3, r1
 8029266:	460c      	mov	r4, r1
 8029268:	bfbc      	itt	lt
 802926a:	464c      	movlt	r4, r9
 802926c:	4699      	movlt	r9, r3
 802926e:	6927      	ldr	r7, [r4, #16]
 8029270:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8029274:	68a3      	ldr	r3, [r4, #8]
 8029276:	6861      	ldr	r1, [r4, #4]
 8029278:	eb07 060a 	add.w	r6, r7, sl
 802927c:	42b3      	cmp	r3, r6
 802927e:	b085      	sub	sp, #20
 8029280:	bfb8      	it	lt
 8029282:	3101      	addlt	r1, #1
 8029284:	f7ff fed8 	bl	8029038 <_Balloc>
 8029288:	b930      	cbnz	r0, 8029298 <__multiply+0x44>
 802928a:	4602      	mov	r2, r0
 802928c:	4b44      	ldr	r3, [pc, #272]	; (80293a0 <__multiply+0x14c>)
 802928e:	4845      	ldr	r0, [pc, #276]	; (80293a4 <__multiply+0x150>)
 8029290:	f240 115d 	movw	r1, #349	; 0x15d
 8029294:	f7fe fe3a 	bl	8027f0c <__assert_func>
 8029298:	f100 0514 	add.w	r5, r0, #20
 802929c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80292a0:	462b      	mov	r3, r5
 80292a2:	2200      	movs	r2, #0
 80292a4:	4543      	cmp	r3, r8
 80292a6:	d321      	bcc.n	80292ec <__multiply+0x98>
 80292a8:	f104 0314 	add.w	r3, r4, #20
 80292ac:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80292b0:	f109 0314 	add.w	r3, r9, #20
 80292b4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80292b8:	9202      	str	r2, [sp, #8]
 80292ba:	1b3a      	subs	r2, r7, r4
 80292bc:	3a15      	subs	r2, #21
 80292be:	f022 0203 	bic.w	r2, r2, #3
 80292c2:	3204      	adds	r2, #4
 80292c4:	f104 0115 	add.w	r1, r4, #21
 80292c8:	428f      	cmp	r7, r1
 80292ca:	bf38      	it	cc
 80292cc:	2204      	movcc	r2, #4
 80292ce:	9201      	str	r2, [sp, #4]
 80292d0:	9a02      	ldr	r2, [sp, #8]
 80292d2:	9303      	str	r3, [sp, #12]
 80292d4:	429a      	cmp	r2, r3
 80292d6:	d80c      	bhi.n	80292f2 <__multiply+0x9e>
 80292d8:	2e00      	cmp	r6, #0
 80292da:	dd03      	ble.n	80292e4 <__multiply+0x90>
 80292dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80292e0:	2b00      	cmp	r3, #0
 80292e2:	d05a      	beq.n	802939a <__multiply+0x146>
 80292e4:	6106      	str	r6, [r0, #16]
 80292e6:	b005      	add	sp, #20
 80292e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80292ec:	f843 2b04 	str.w	r2, [r3], #4
 80292f0:	e7d8      	b.n	80292a4 <__multiply+0x50>
 80292f2:	f8b3 a000 	ldrh.w	sl, [r3]
 80292f6:	f1ba 0f00 	cmp.w	sl, #0
 80292fa:	d024      	beq.n	8029346 <__multiply+0xf2>
 80292fc:	f104 0e14 	add.w	lr, r4, #20
 8029300:	46a9      	mov	r9, r5
 8029302:	f04f 0c00 	mov.w	ip, #0
 8029306:	f85e 2b04 	ldr.w	r2, [lr], #4
 802930a:	f8d9 1000 	ldr.w	r1, [r9]
 802930e:	fa1f fb82 	uxth.w	fp, r2
 8029312:	b289      	uxth	r1, r1
 8029314:	fb0a 110b 	mla	r1, sl, fp, r1
 8029318:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 802931c:	f8d9 2000 	ldr.w	r2, [r9]
 8029320:	4461      	add	r1, ip
 8029322:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8029326:	fb0a c20b 	mla	r2, sl, fp, ip
 802932a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 802932e:	b289      	uxth	r1, r1
 8029330:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8029334:	4577      	cmp	r7, lr
 8029336:	f849 1b04 	str.w	r1, [r9], #4
 802933a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 802933e:	d8e2      	bhi.n	8029306 <__multiply+0xb2>
 8029340:	9a01      	ldr	r2, [sp, #4]
 8029342:	f845 c002 	str.w	ip, [r5, r2]
 8029346:	9a03      	ldr	r2, [sp, #12]
 8029348:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 802934c:	3304      	adds	r3, #4
 802934e:	f1b9 0f00 	cmp.w	r9, #0
 8029352:	d020      	beq.n	8029396 <__multiply+0x142>
 8029354:	6829      	ldr	r1, [r5, #0]
 8029356:	f104 0c14 	add.w	ip, r4, #20
 802935a:	46ae      	mov	lr, r5
 802935c:	f04f 0a00 	mov.w	sl, #0
 8029360:	f8bc b000 	ldrh.w	fp, [ip]
 8029364:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8029368:	fb09 220b 	mla	r2, r9, fp, r2
 802936c:	4492      	add	sl, r2
 802936e:	b289      	uxth	r1, r1
 8029370:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8029374:	f84e 1b04 	str.w	r1, [lr], #4
 8029378:	f85c 2b04 	ldr.w	r2, [ip], #4
 802937c:	f8be 1000 	ldrh.w	r1, [lr]
 8029380:	0c12      	lsrs	r2, r2, #16
 8029382:	fb09 1102 	mla	r1, r9, r2, r1
 8029386:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 802938a:	4567      	cmp	r7, ip
 802938c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8029390:	d8e6      	bhi.n	8029360 <__multiply+0x10c>
 8029392:	9a01      	ldr	r2, [sp, #4]
 8029394:	50a9      	str	r1, [r5, r2]
 8029396:	3504      	adds	r5, #4
 8029398:	e79a      	b.n	80292d0 <__multiply+0x7c>
 802939a:	3e01      	subs	r6, #1
 802939c:	e79c      	b.n	80292d8 <__multiply+0x84>
 802939e:	bf00      	nop
 80293a0:	08047b81 	.word	0x08047b81
 80293a4:	08047b92 	.word	0x08047b92

080293a8 <__pow5mult>:
 80293a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80293ac:	4615      	mov	r5, r2
 80293ae:	f012 0203 	ands.w	r2, r2, #3
 80293b2:	4606      	mov	r6, r0
 80293b4:	460f      	mov	r7, r1
 80293b6:	d007      	beq.n	80293c8 <__pow5mult+0x20>
 80293b8:	4c25      	ldr	r4, [pc, #148]	; (8029450 <__pow5mult+0xa8>)
 80293ba:	3a01      	subs	r2, #1
 80293bc:	2300      	movs	r3, #0
 80293be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80293c2:	f7ff fe9b 	bl	80290fc <__multadd>
 80293c6:	4607      	mov	r7, r0
 80293c8:	10ad      	asrs	r5, r5, #2
 80293ca:	d03d      	beq.n	8029448 <__pow5mult+0xa0>
 80293cc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80293ce:	b97c      	cbnz	r4, 80293f0 <__pow5mult+0x48>
 80293d0:	2010      	movs	r0, #16
 80293d2:	f7fc f959 	bl	8025688 <malloc>
 80293d6:	4602      	mov	r2, r0
 80293d8:	6270      	str	r0, [r6, #36]	; 0x24
 80293da:	b928      	cbnz	r0, 80293e8 <__pow5mult+0x40>
 80293dc:	4b1d      	ldr	r3, [pc, #116]	; (8029454 <__pow5mult+0xac>)
 80293de:	481e      	ldr	r0, [pc, #120]	; (8029458 <__pow5mult+0xb0>)
 80293e0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80293e4:	f7fe fd92 	bl	8027f0c <__assert_func>
 80293e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80293ec:	6004      	str	r4, [r0, #0]
 80293ee:	60c4      	str	r4, [r0, #12]
 80293f0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80293f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80293f8:	b94c      	cbnz	r4, 802940e <__pow5mult+0x66>
 80293fa:	f240 2171 	movw	r1, #625	; 0x271
 80293fe:	4630      	mov	r0, r6
 8029400:	f7ff ff12 	bl	8029228 <__i2b>
 8029404:	2300      	movs	r3, #0
 8029406:	f8c8 0008 	str.w	r0, [r8, #8]
 802940a:	4604      	mov	r4, r0
 802940c:	6003      	str	r3, [r0, #0]
 802940e:	f04f 0900 	mov.w	r9, #0
 8029412:	07eb      	lsls	r3, r5, #31
 8029414:	d50a      	bpl.n	802942c <__pow5mult+0x84>
 8029416:	4639      	mov	r1, r7
 8029418:	4622      	mov	r2, r4
 802941a:	4630      	mov	r0, r6
 802941c:	f7ff ff1a 	bl	8029254 <__multiply>
 8029420:	4639      	mov	r1, r7
 8029422:	4680      	mov	r8, r0
 8029424:	4630      	mov	r0, r6
 8029426:	f7ff fe47 	bl	80290b8 <_Bfree>
 802942a:	4647      	mov	r7, r8
 802942c:	106d      	asrs	r5, r5, #1
 802942e:	d00b      	beq.n	8029448 <__pow5mult+0xa0>
 8029430:	6820      	ldr	r0, [r4, #0]
 8029432:	b938      	cbnz	r0, 8029444 <__pow5mult+0x9c>
 8029434:	4622      	mov	r2, r4
 8029436:	4621      	mov	r1, r4
 8029438:	4630      	mov	r0, r6
 802943a:	f7ff ff0b 	bl	8029254 <__multiply>
 802943e:	6020      	str	r0, [r4, #0]
 8029440:	f8c0 9000 	str.w	r9, [r0]
 8029444:	4604      	mov	r4, r0
 8029446:	e7e4      	b.n	8029412 <__pow5mult+0x6a>
 8029448:	4638      	mov	r0, r7
 802944a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802944e:	bf00      	nop
 8029450:	08047ce0 	.word	0x08047ce0
 8029454:	080475a8 	.word	0x080475a8
 8029458:	08047b92 	.word	0x08047b92

0802945c <__lshift>:
 802945c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8029460:	460c      	mov	r4, r1
 8029462:	6849      	ldr	r1, [r1, #4]
 8029464:	6923      	ldr	r3, [r4, #16]
 8029466:	eb03 1862 	add.w	r8, r3, r2, asr #5
 802946a:	68a3      	ldr	r3, [r4, #8]
 802946c:	4607      	mov	r7, r0
 802946e:	4691      	mov	r9, r2
 8029470:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8029474:	f108 0601 	add.w	r6, r8, #1
 8029478:	42b3      	cmp	r3, r6
 802947a:	db0b      	blt.n	8029494 <__lshift+0x38>
 802947c:	4638      	mov	r0, r7
 802947e:	f7ff fddb 	bl	8029038 <_Balloc>
 8029482:	4605      	mov	r5, r0
 8029484:	b948      	cbnz	r0, 802949a <__lshift+0x3e>
 8029486:	4602      	mov	r2, r0
 8029488:	4b2a      	ldr	r3, [pc, #168]	; (8029534 <__lshift+0xd8>)
 802948a:	482b      	ldr	r0, [pc, #172]	; (8029538 <__lshift+0xdc>)
 802948c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8029490:	f7fe fd3c 	bl	8027f0c <__assert_func>
 8029494:	3101      	adds	r1, #1
 8029496:	005b      	lsls	r3, r3, #1
 8029498:	e7ee      	b.n	8029478 <__lshift+0x1c>
 802949a:	2300      	movs	r3, #0
 802949c:	f100 0114 	add.w	r1, r0, #20
 80294a0:	f100 0210 	add.w	r2, r0, #16
 80294a4:	4618      	mov	r0, r3
 80294a6:	4553      	cmp	r3, sl
 80294a8:	db37      	blt.n	802951a <__lshift+0xbe>
 80294aa:	6920      	ldr	r0, [r4, #16]
 80294ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80294b0:	f104 0314 	add.w	r3, r4, #20
 80294b4:	f019 091f 	ands.w	r9, r9, #31
 80294b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80294bc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80294c0:	d02f      	beq.n	8029522 <__lshift+0xc6>
 80294c2:	f1c9 0e20 	rsb	lr, r9, #32
 80294c6:	468a      	mov	sl, r1
 80294c8:	f04f 0c00 	mov.w	ip, #0
 80294cc:	681a      	ldr	r2, [r3, #0]
 80294ce:	fa02 f209 	lsl.w	r2, r2, r9
 80294d2:	ea42 020c 	orr.w	r2, r2, ip
 80294d6:	f84a 2b04 	str.w	r2, [sl], #4
 80294da:	f853 2b04 	ldr.w	r2, [r3], #4
 80294de:	4298      	cmp	r0, r3
 80294e0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80294e4:	d8f2      	bhi.n	80294cc <__lshift+0x70>
 80294e6:	1b03      	subs	r3, r0, r4
 80294e8:	3b15      	subs	r3, #21
 80294ea:	f023 0303 	bic.w	r3, r3, #3
 80294ee:	3304      	adds	r3, #4
 80294f0:	f104 0215 	add.w	r2, r4, #21
 80294f4:	4290      	cmp	r0, r2
 80294f6:	bf38      	it	cc
 80294f8:	2304      	movcc	r3, #4
 80294fa:	f841 c003 	str.w	ip, [r1, r3]
 80294fe:	f1bc 0f00 	cmp.w	ip, #0
 8029502:	d001      	beq.n	8029508 <__lshift+0xac>
 8029504:	f108 0602 	add.w	r6, r8, #2
 8029508:	3e01      	subs	r6, #1
 802950a:	4638      	mov	r0, r7
 802950c:	612e      	str	r6, [r5, #16]
 802950e:	4621      	mov	r1, r4
 8029510:	f7ff fdd2 	bl	80290b8 <_Bfree>
 8029514:	4628      	mov	r0, r5
 8029516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802951a:	f842 0f04 	str.w	r0, [r2, #4]!
 802951e:	3301      	adds	r3, #1
 8029520:	e7c1      	b.n	80294a6 <__lshift+0x4a>
 8029522:	3904      	subs	r1, #4
 8029524:	f853 2b04 	ldr.w	r2, [r3], #4
 8029528:	f841 2f04 	str.w	r2, [r1, #4]!
 802952c:	4298      	cmp	r0, r3
 802952e:	d8f9      	bhi.n	8029524 <__lshift+0xc8>
 8029530:	e7ea      	b.n	8029508 <__lshift+0xac>
 8029532:	bf00      	nop
 8029534:	08047b81 	.word	0x08047b81
 8029538:	08047b92 	.word	0x08047b92

0802953c <__mcmp>:
 802953c:	b530      	push	{r4, r5, lr}
 802953e:	6902      	ldr	r2, [r0, #16]
 8029540:	690c      	ldr	r4, [r1, #16]
 8029542:	1b12      	subs	r2, r2, r4
 8029544:	d10e      	bne.n	8029564 <__mcmp+0x28>
 8029546:	f100 0314 	add.w	r3, r0, #20
 802954a:	3114      	adds	r1, #20
 802954c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8029550:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8029554:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8029558:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 802955c:	42a5      	cmp	r5, r4
 802955e:	d003      	beq.n	8029568 <__mcmp+0x2c>
 8029560:	d305      	bcc.n	802956e <__mcmp+0x32>
 8029562:	2201      	movs	r2, #1
 8029564:	4610      	mov	r0, r2
 8029566:	bd30      	pop	{r4, r5, pc}
 8029568:	4283      	cmp	r3, r0
 802956a:	d3f3      	bcc.n	8029554 <__mcmp+0x18>
 802956c:	e7fa      	b.n	8029564 <__mcmp+0x28>
 802956e:	f04f 32ff 	mov.w	r2, #4294967295
 8029572:	e7f7      	b.n	8029564 <__mcmp+0x28>

08029574 <__mdiff>:
 8029574:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8029578:	460c      	mov	r4, r1
 802957a:	4606      	mov	r6, r0
 802957c:	4611      	mov	r1, r2
 802957e:	4620      	mov	r0, r4
 8029580:	4690      	mov	r8, r2
 8029582:	f7ff ffdb 	bl	802953c <__mcmp>
 8029586:	1e05      	subs	r5, r0, #0
 8029588:	d110      	bne.n	80295ac <__mdiff+0x38>
 802958a:	4629      	mov	r1, r5
 802958c:	4630      	mov	r0, r6
 802958e:	f7ff fd53 	bl	8029038 <_Balloc>
 8029592:	b930      	cbnz	r0, 80295a2 <__mdiff+0x2e>
 8029594:	4b3a      	ldr	r3, [pc, #232]	; (8029680 <__mdiff+0x10c>)
 8029596:	4602      	mov	r2, r0
 8029598:	f240 2132 	movw	r1, #562	; 0x232
 802959c:	4839      	ldr	r0, [pc, #228]	; (8029684 <__mdiff+0x110>)
 802959e:	f7fe fcb5 	bl	8027f0c <__assert_func>
 80295a2:	2301      	movs	r3, #1
 80295a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80295a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80295ac:	bfa4      	itt	ge
 80295ae:	4643      	movge	r3, r8
 80295b0:	46a0      	movge	r8, r4
 80295b2:	4630      	mov	r0, r6
 80295b4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80295b8:	bfa6      	itte	ge
 80295ba:	461c      	movge	r4, r3
 80295bc:	2500      	movge	r5, #0
 80295be:	2501      	movlt	r5, #1
 80295c0:	f7ff fd3a 	bl	8029038 <_Balloc>
 80295c4:	b920      	cbnz	r0, 80295d0 <__mdiff+0x5c>
 80295c6:	4b2e      	ldr	r3, [pc, #184]	; (8029680 <__mdiff+0x10c>)
 80295c8:	4602      	mov	r2, r0
 80295ca:	f44f 7110 	mov.w	r1, #576	; 0x240
 80295ce:	e7e5      	b.n	802959c <__mdiff+0x28>
 80295d0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80295d4:	6926      	ldr	r6, [r4, #16]
 80295d6:	60c5      	str	r5, [r0, #12]
 80295d8:	f104 0914 	add.w	r9, r4, #20
 80295dc:	f108 0514 	add.w	r5, r8, #20
 80295e0:	f100 0e14 	add.w	lr, r0, #20
 80295e4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80295e8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80295ec:	f108 0210 	add.w	r2, r8, #16
 80295f0:	46f2      	mov	sl, lr
 80295f2:	2100      	movs	r1, #0
 80295f4:	f859 3b04 	ldr.w	r3, [r9], #4
 80295f8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80295fc:	fa1f f883 	uxth.w	r8, r3
 8029600:	fa11 f18b 	uxtah	r1, r1, fp
 8029604:	0c1b      	lsrs	r3, r3, #16
 8029606:	eba1 0808 	sub.w	r8, r1, r8
 802960a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 802960e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8029612:	fa1f f888 	uxth.w	r8, r8
 8029616:	1419      	asrs	r1, r3, #16
 8029618:	454e      	cmp	r6, r9
 802961a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 802961e:	f84a 3b04 	str.w	r3, [sl], #4
 8029622:	d8e7      	bhi.n	80295f4 <__mdiff+0x80>
 8029624:	1b33      	subs	r3, r6, r4
 8029626:	3b15      	subs	r3, #21
 8029628:	f023 0303 	bic.w	r3, r3, #3
 802962c:	3304      	adds	r3, #4
 802962e:	3415      	adds	r4, #21
 8029630:	42a6      	cmp	r6, r4
 8029632:	bf38      	it	cc
 8029634:	2304      	movcc	r3, #4
 8029636:	441d      	add	r5, r3
 8029638:	4473      	add	r3, lr
 802963a:	469e      	mov	lr, r3
 802963c:	462e      	mov	r6, r5
 802963e:	4566      	cmp	r6, ip
 8029640:	d30e      	bcc.n	8029660 <__mdiff+0xec>
 8029642:	f10c 0203 	add.w	r2, ip, #3
 8029646:	1b52      	subs	r2, r2, r5
 8029648:	f022 0203 	bic.w	r2, r2, #3
 802964c:	3d03      	subs	r5, #3
 802964e:	45ac      	cmp	ip, r5
 8029650:	bf38      	it	cc
 8029652:	2200      	movcc	r2, #0
 8029654:	441a      	add	r2, r3
 8029656:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 802965a:	b17b      	cbz	r3, 802967c <__mdiff+0x108>
 802965c:	6107      	str	r7, [r0, #16]
 802965e:	e7a3      	b.n	80295a8 <__mdiff+0x34>
 8029660:	f856 8b04 	ldr.w	r8, [r6], #4
 8029664:	fa11 f288 	uxtah	r2, r1, r8
 8029668:	1414      	asrs	r4, r2, #16
 802966a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 802966e:	b292      	uxth	r2, r2
 8029670:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8029674:	f84e 2b04 	str.w	r2, [lr], #4
 8029678:	1421      	asrs	r1, r4, #16
 802967a:	e7e0      	b.n	802963e <__mdiff+0xca>
 802967c:	3f01      	subs	r7, #1
 802967e:	e7ea      	b.n	8029656 <__mdiff+0xe2>
 8029680:	08047b81 	.word	0x08047b81
 8029684:	08047b92 	.word	0x08047b92

08029688 <__d2b>:
 8029688:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 802968c:	4689      	mov	r9, r1
 802968e:	2101      	movs	r1, #1
 8029690:	ec57 6b10 	vmov	r6, r7, d0
 8029694:	4690      	mov	r8, r2
 8029696:	f7ff fccf 	bl	8029038 <_Balloc>
 802969a:	4604      	mov	r4, r0
 802969c:	b930      	cbnz	r0, 80296ac <__d2b+0x24>
 802969e:	4602      	mov	r2, r0
 80296a0:	4b25      	ldr	r3, [pc, #148]	; (8029738 <__d2b+0xb0>)
 80296a2:	4826      	ldr	r0, [pc, #152]	; (802973c <__d2b+0xb4>)
 80296a4:	f240 310a 	movw	r1, #778	; 0x30a
 80296a8:	f7fe fc30 	bl	8027f0c <__assert_func>
 80296ac:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80296b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80296b4:	bb35      	cbnz	r5, 8029704 <__d2b+0x7c>
 80296b6:	2e00      	cmp	r6, #0
 80296b8:	9301      	str	r3, [sp, #4]
 80296ba:	d028      	beq.n	802970e <__d2b+0x86>
 80296bc:	4668      	mov	r0, sp
 80296be:	9600      	str	r6, [sp, #0]
 80296c0:	f7ff fd82 	bl	80291c8 <__lo0bits>
 80296c4:	9900      	ldr	r1, [sp, #0]
 80296c6:	b300      	cbz	r0, 802970a <__d2b+0x82>
 80296c8:	9a01      	ldr	r2, [sp, #4]
 80296ca:	f1c0 0320 	rsb	r3, r0, #32
 80296ce:	fa02 f303 	lsl.w	r3, r2, r3
 80296d2:	430b      	orrs	r3, r1
 80296d4:	40c2      	lsrs	r2, r0
 80296d6:	6163      	str	r3, [r4, #20]
 80296d8:	9201      	str	r2, [sp, #4]
 80296da:	9b01      	ldr	r3, [sp, #4]
 80296dc:	61a3      	str	r3, [r4, #24]
 80296de:	2b00      	cmp	r3, #0
 80296e0:	bf14      	ite	ne
 80296e2:	2202      	movne	r2, #2
 80296e4:	2201      	moveq	r2, #1
 80296e6:	6122      	str	r2, [r4, #16]
 80296e8:	b1d5      	cbz	r5, 8029720 <__d2b+0x98>
 80296ea:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80296ee:	4405      	add	r5, r0
 80296f0:	f8c9 5000 	str.w	r5, [r9]
 80296f4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80296f8:	f8c8 0000 	str.w	r0, [r8]
 80296fc:	4620      	mov	r0, r4
 80296fe:	b003      	add	sp, #12
 8029700:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8029704:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8029708:	e7d5      	b.n	80296b6 <__d2b+0x2e>
 802970a:	6161      	str	r1, [r4, #20]
 802970c:	e7e5      	b.n	80296da <__d2b+0x52>
 802970e:	a801      	add	r0, sp, #4
 8029710:	f7ff fd5a 	bl	80291c8 <__lo0bits>
 8029714:	9b01      	ldr	r3, [sp, #4]
 8029716:	6163      	str	r3, [r4, #20]
 8029718:	2201      	movs	r2, #1
 802971a:	6122      	str	r2, [r4, #16]
 802971c:	3020      	adds	r0, #32
 802971e:	e7e3      	b.n	80296e8 <__d2b+0x60>
 8029720:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8029724:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8029728:	f8c9 0000 	str.w	r0, [r9]
 802972c:	6918      	ldr	r0, [r3, #16]
 802972e:	f7ff fd2b 	bl	8029188 <__hi0bits>
 8029732:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8029736:	e7df      	b.n	80296f8 <__d2b+0x70>
 8029738:	08047b81 	.word	0x08047b81
 802973c:	08047b92 	.word	0x08047b92

08029740 <_calloc_r>:
 8029740:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8029742:	fba1 2402 	umull	r2, r4, r1, r2
 8029746:	b94c      	cbnz	r4, 802975c <_calloc_r+0x1c>
 8029748:	4611      	mov	r1, r2
 802974a:	9201      	str	r2, [sp, #4]
 802974c:	f7fc faca 	bl	8025ce4 <_malloc_r>
 8029750:	9a01      	ldr	r2, [sp, #4]
 8029752:	4605      	mov	r5, r0
 8029754:	b930      	cbnz	r0, 8029764 <_calloc_r+0x24>
 8029756:	4628      	mov	r0, r5
 8029758:	b003      	add	sp, #12
 802975a:	bd30      	pop	{r4, r5, pc}
 802975c:	220c      	movs	r2, #12
 802975e:	6002      	str	r2, [r0, #0]
 8029760:	2500      	movs	r5, #0
 8029762:	e7f8      	b.n	8029756 <_calloc_r+0x16>
 8029764:	4621      	mov	r1, r4
 8029766:	f7fb ffd7 	bl	8025718 <memset>
 802976a:	e7f4      	b.n	8029756 <_calloc_r+0x16>

0802976c <__ssputs_r>:
 802976c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8029770:	688e      	ldr	r6, [r1, #8]
 8029772:	429e      	cmp	r6, r3
 8029774:	4682      	mov	sl, r0
 8029776:	460c      	mov	r4, r1
 8029778:	4690      	mov	r8, r2
 802977a:	461f      	mov	r7, r3
 802977c:	d838      	bhi.n	80297f0 <__ssputs_r+0x84>
 802977e:	898a      	ldrh	r2, [r1, #12]
 8029780:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8029784:	d032      	beq.n	80297ec <__ssputs_r+0x80>
 8029786:	6825      	ldr	r5, [r4, #0]
 8029788:	6909      	ldr	r1, [r1, #16]
 802978a:	eba5 0901 	sub.w	r9, r5, r1
 802978e:	6965      	ldr	r5, [r4, #20]
 8029790:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8029794:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8029798:	3301      	adds	r3, #1
 802979a:	444b      	add	r3, r9
 802979c:	106d      	asrs	r5, r5, #1
 802979e:	429d      	cmp	r5, r3
 80297a0:	bf38      	it	cc
 80297a2:	461d      	movcc	r5, r3
 80297a4:	0553      	lsls	r3, r2, #21
 80297a6:	d531      	bpl.n	802980c <__ssputs_r+0xa0>
 80297a8:	4629      	mov	r1, r5
 80297aa:	f7fc fa9b 	bl	8025ce4 <_malloc_r>
 80297ae:	4606      	mov	r6, r0
 80297b0:	b950      	cbnz	r0, 80297c8 <__ssputs_r+0x5c>
 80297b2:	230c      	movs	r3, #12
 80297b4:	f8ca 3000 	str.w	r3, [sl]
 80297b8:	89a3      	ldrh	r3, [r4, #12]
 80297ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80297be:	81a3      	strh	r3, [r4, #12]
 80297c0:	f04f 30ff 	mov.w	r0, #4294967295
 80297c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80297c8:	6921      	ldr	r1, [r4, #16]
 80297ca:	464a      	mov	r2, r9
 80297cc:	f7fb ff7c 	bl	80256c8 <memcpy>
 80297d0:	89a3      	ldrh	r3, [r4, #12]
 80297d2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80297d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80297da:	81a3      	strh	r3, [r4, #12]
 80297dc:	6126      	str	r6, [r4, #16]
 80297de:	6165      	str	r5, [r4, #20]
 80297e0:	444e      	add	r6, r9
 80297e2:	eba5 0509 	sub.w	r5, r5, r9
 80297e6:	6026      	str	r6, [r4, #0]
 80297e8:	60a5      	str	r5, [r4, #8]
 80297ea:	463e      	mov	r6, r7
 80297ec:	42be      	cmp	r6, r7
 80297ee:	d900      	bls.n	80297f2 <__ssputs_r+0x86>
 80297f0:	463e      	mov	r6, r7
 80297f2:	6820      	ldr	r0, [r4, #0]
 80297f4:	4632      	mov	r2, r6
 80297f6:	4641      	mov	r1, r8
 80297f8:	f7fb ff74 	bl	80256e4 <memmove>
 80297fc:	68a3      	ldr	r3, [r4, #8]
 80297fe:	1b9b      	subs	r3, r3, r6
 8029800:	60a3      	str	r3, [r4, #8]
 8029802:	6823      	ldr	r3, [r4, #0]
 8029804:	4433      	add	r3, r6
 8029806:	6023      	str	r3, [r4, #0]
 8029808:	2000      	movs	r0, #0
 802980a:	e7db      	b.n	80297c4 <__ssputs_r+0x58>
 802980c:	462a      	mov	r2, r5
 802980e:	f000 fec5 	bl	802a59c <_realloc_r>
 8029812:	4606      	mov	r6, r0
 8029814:	2800      	cmp	r0, #0
 8029816:	d1e1      	bne.n	80297dc <__ssputs_r+0x70>
 8029818:	6921      	ldr	r1, [r4, #16]
 802981a:	4650      	mov	r0, sl
 802981c:	f7fc f9f6 	bl	8025c0c <_free_r>
 8029820:	e7c7      	b.n	80297b2 <__ssputs_r+0x46>
 8029822:	Address 0x0000000008029822 is out of bounds.


08029824 <_svfiprintf_r>:
 8029824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8029828:	4698      	mov	r8, r3
 802982a:	898b      	ldrh	r3, [r1, #12]
 802982c:	061b      	lsls	r3, r3, #24
 802982e:	b09d      	sub	sp, #116	; 0x74
 8029830:	4607      	mov	r7, r0
 8029832:	460d      	mov	r5, r1
 8029834:	4614      	mov	r4, r2
 8029836:	d50e      	bpl.n	8029856 <_svfiprintf_r+0x32>
 8029838:	690b      	ldr	r3, [r1, #16]
 802983a:	b963      	cbnz	r3, 8029856 <_svfiprintf_r+0x32>
 802983c:	2140      	movs	r1, #64	; 0x40
 802983e:	f7fc fa51 	bl	8025ce4 <_malloc_r>
 8029842:	6028      	str	r0, [r5, #0]
 8029844:	6128      	str	r0, [r5, #16]
 8029846:	b920      	cbnz	r0, 8029852 <_svfiprintf_r+0x2e>
 8029848:	230c      	movs	r3, #12
 802984a:	603b      	str	r3, [r7, #0]
 802984c:	f04f 30ff 	mov.w	r0, #4294967295
 8029850:	e0d1      	b.n	80299f6 <_svfiprintf_r+0x1d2>
 8029852:	2340      	movs	r3, #64	; 0x40
 8029854:	616b      	str	r3, [r5, #20]
 8029856:	2300      	movs	r3, #0
 8029858:	9309      	str	r3, [sp, #36]	; 0x24
 802985a:	2320      	movs	r3, #32
 802985c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8029860:	f8cd 800c 	str.w	r8, [sp, #12]
 8029864:	2330      	movs	r3, #48	; 0x30
 8029866:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8029a10 <_svfiprintf_r+0x1ec>
 802986a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 802986e:	f04f 0901 	mov.w	r9, #1
 8029872:	4623      	mov	r3, r4
 8029874:	469a      	mov	sl, r3
 8029876:	f813 2b01 	ldrb.w	r2, [r3], #1
 802987a:	b10a      	cbz	r2, 8029880 <_svfiprintf_r+0x5c>
 802987c:	2a25      	cmp	r2, #37	; 0x25
 802987e:	d1f9      	bne.n	8029874 <_svfiprintf_r+0x50>
 8029880:	ebba 0b04 	subs.w	fp, sl, r4
 8029884:	d00b      	beq.n	802989e <_svfiprintf_r+0x7a>
 8029886:	465b      	mov	r3, fp
 8029888:	4622      	mov	r2, r4
 802988a:	4629      	mov	r1, r5
 802988c:	4638      	mov	r0, r7
 802988e:	f7ff ff6d 	bl	802976c <__ssputs_r>
 8029892:	3001      	adds	r0, #1
 8029894:	f000 80aa 	beq.w	80299ec <_svfiprintf_r+0x1c8>
 8029898:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802989a:	445a      	add	r2, fp
 802989c:	9209      	str	r2, [sp, #36]	; 0x24
 802989e:	f89a 3000 	ldrb.w	r3, [sl]
 80298a2:	2b00      	cmp	r3, #0
 80298a4:	f000 80a2 	beq.w	80299ec <_svfiprintf_r+0x1c8>
 80298a8:	2300      	movs	r3, #0
 80298aa:	f04f 32ff 	mov.w	r2, #4294967295
 80298ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80298b2:	f10a 0a01 	add.w	sl, sl, #1
 80298b6:	9304      	str	r3, [sp, #16]
 80298b8:	9307      	str	r3, [sp, #28]
 80298ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80298be:	931a      	str	r3, [sp, #104]	; 0x68
 80298c0:	4654      	mov	r4, sl
 80298c2:	2205      	movs	r2, #5
 80298c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80298c8:	4851      	ldr	r0, [pc, #324]	; (8029a10 <_svfiprintf_r+0x1ec>)
 80298ca:	f7d6 fcd1 	bl	8000270 <memchr>
 80298ce:	9a04      	ldr	r2, [sp, #16]
 80298d0:	b9d8      	cbnz	r0, 802990a <_svfiprintf_r+0xe6>
 80298d2:	06d0      	lsls	r0, r2, #27
 80298d4:	bf44      	itt	mi
 80298d6:	2320      	movmi	r3, #32
 80298d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80298dc:	0711      	lsls	r1, r2, #28
 80298de:	bf44      	itt	mi
 80298e0:	232b      	movmi	r3, #43	; 0x2b
 80298e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80298e6:	f89a 3000 	ldrb.w	r3, [sl]
 80298ea:	2b2a      	cmp	r3, #42	; 0x2a
 80298ec:	d015      	beq.n	802991a <_svfiprintf_r+0xf6>
 80298ee:	9a07      	ldr	r2, [sp, #28]
 80298f0:	4654      	mov	r4, sl
 80298f2:	2000      	movs	r0, #0
 80298f4:	f04f 0c0a 	mov.w	ip, #10
 80298f8:	4621      	mov	r1, r4
 80298fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80298fe:	3b30      	subs	r3, #48	; 0x30
 8029900:	2b09      	cmp	r3, #9
 8029902:	d94e      	bls.n	80299a2 <_svfiprintf_r+0x17e>
 8029904:	b1b0      	cbz	r0, 8029934 <_svfiprintf_r+0x110>
 8029906:	9207      	str	r2, [sp, #28]
 8029908:	e014      	b.n	8029934 <_svfiprintf_r+0x110>
 802990a:	eba0 0308 	sub.w	r3, r0, r8
 802990e:	fa09 f303 	lsl.w	r3, r9, r3
 8029912:	4313      	orrs	r3, r2
 8029914:	9304      	str	r3, [sp, #16]
 8029916:	46a2      	mov	sl, r4
 8029918:	e7d2      	b.n	80298c0 <_svfiprintf_r+0x9c>
 802991a:	9b03      	ldr	r3, [sp, #12]
 802991c:	1d19      	adds	r1, r3, #4
 802991e:	681b      	ldr	r3, [r3, #0]
 8029920:	9103      	str	r1, [sp, #12]
 8029922:	2b00      	cmp	r3, #0
 8029924:	bfbb      	ittet	lt
 8029926:	425b      	neglt	r3, r3
 8029928:	f042 0202 	orrlt.w	r2, r2, #2
 802992c:	9307      	strge	r3, [sp, #28]
 802992e:	9307      	strlt	r3, [sp, #28]
 8029930:	bfb8      	it	lt
 8029932:	9204      	strlt	r2, [sp, #16]
 8029934:	7823      	ldrb	r3, [r4, #0]
 8029936:	2b2e      	cmp	r3, #46	; 0x2e
 8029938:	d10c      	bne.n	8029954 <_svfiprintf_r+0x130>
 802993a:	7863      	ldrb	r3, [r4, #1]
 802993c:	2b2a      	cmp	r3, #42	; 0x2a
 802993e:	d135      	bne.n	80299ac <_svfiprintf_r+0x188>
 8029940:	9b03      	ldr	r3, [sp, #12]
 8029942:	1d1a      	adds	r2, r3, #4
 8029944:	681b      	ldr	r3, [r3, #0]
 8029946:	9203      	str	r2, [sp, #12]
 8029948:	2b00      	cmp	r3, #0
 802994a:	bfb8      	it	lt
 802994c:	f04f 33ff 	movlt.w	r3, #4294967295
 8029950:	3402      	adds	r4, #2
 8029952:	9305      	str	r3, [sp, #20]
 8029954:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8029a20 <_svfiprintf_r+0x1fc>
 8029958:	7821      	ldrb	r1, [r4, #0]
 802995a:	2203      	movs	r2, #3
 802995c:	4650      	mov	r0, sl
 802995e:	f7d6 fc87 	bl	8000270 <memchr>
 8029962:	b140      	cbz	r0, 8029976 <_svfiprintf_r+0x152>
 8029964:	2340      	movs	r3, #64	; 0x40
 8029966:	eba0 000a 	sub.w	r0, r0, sl
 802996a:	fa03 f000 	lsl.w	r0, r3, r0
 802996e:	9b04      	ldr	r3, [sp, #16]
 8029970:	4303      	orrs	r3, r0
 8029972:	3401      	adds	r4, #1
 8029974:	9304      	str	r3, [sp, #16]
 8029976:	f814 1b01 	ldrb.w	r1, [r4], #1
 802997a:	4826      	ldr	r0, [pc, #152]	; (8029a14 <_svfiprintf_r+0x1f0>)
 802997c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8029980:	2206      	movs	r2, #6
 8029982:	f7d6 fc75 	bl	8000270 <memchr>
 8029986:	2800      	cmp	r0, #0
 8029988:	d038      	beq.n	80299fc <_svfiprintf_r+0x1d8>
 802998a:	4b23      	ldr	r3, [pc, #140]	; (8029a18 <_svfiprintf_r+0x1f4>)
 802998c:	bb1b      	cbnz	r3, 80299d6 <_svfiprintf_r+0x1b2>
 802998e:	9b03      	ldr	r3, [sp, #12]
 8029990:	3307      	adds	r3, #7
 8029992:	f023 0307 	bic.w	r3, r3, #7
 8029996:	3308      	adds	r3, #8
 8029998:	9303      	str	r3, [sp, #12]
 802999a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802999c:	4433      	add	r3, r6
 802999e:	9309      	str	r3, [sp, #36]	; 0x24
 80299a0:	e767      	b.n	8029872 <_svfiprintf_r+0x4e>
 80299a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80299a6:	460c      	mov	r4, r1
 80299a8:	2001      	movs	r0, #1
 80299aa:	e7a5      	b.n	80298f8 <_svfiprintf_r+0xd4>
 80299ac:	2300      	movs	r3, #0
 80299ae:	3401      	adds	r4, #1
 80299b0:	9305      	str	r3, [sp, #20]
 80299b2:	4619      	mov	r1, r3
 80299b4:	f04f 0c0a 	mov.w	ip, #10
 80299b8:	4620      	mov	r0, r4
 80299ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80299be:	3a30      	subs	r2, #48	; 0x30
 80299c0:	2a09      	cmp	r2, #9
 80299c2:	d903      	bls.n	80299cc <_svfiprintf_r+0x1a8>
 80299c4:	2b00      	cmp	r3, #0
 80299c6:	d0c5      	beq.n	8029954 <_svfiprintf_r+0x130>
 80299c8:	9105      	str	r1, [sp, #20]
 80299ca:	e7c3      	b.n	8029954 <_svfiprintf_r+0x130>
 80299cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80299d0:	4604      	mov	r4, r0
 80299d2:	2301      	movs	r3, #1
 80299d4:	e7f0      	b.n	80299b8 <_svfiprintf_r+0x194>
 80299d6:	ab03      	add	r3, sp, #12
 80299d8:	9300      	str	r3, [sp, #0]
 80299da:	462a      	mov	r2, r5
 80299dc:	4b0f      	ldr	r3, [pc, #60]	; (8029a1c <_svfiprintf_r+0x1f8>)
 80299de:	a904      	add	r1, sp, #16
 80299e0:	4638      	mov	r0, r7
 80299e2:	f7fc fa85 	bl	8025ef0 <_printf_float>
 80299e6:	1c42      	adds	r2, r0, #1
 80299e8:	4606      	mov	r6, r0
 80299ea:	d1d6      	bne.n	802999a <_svfiprintf_r+0x176>
 80299ec:	89ab      	ldrh	r3, [r5, #12]
 80299ee:	065b      	lsls	r3, r3, #25
 80299f0:	f53f af2c 	bmi.w	802984c <_svfiprintf_r+0x28>
 80299f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80299f6:	b01d      	add	sp, #116	; 0x74
 80299f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80299fc:	ab03      	add	r3, sp, #12
 80299fe:	9300      	str	r3, [sp, #0]
 8029a00:	462a      	mov	r2, r5
 8029a02:	4b06      	ldr	r3, [pc, #24]	; (8029a1c <_svfiprintf_r+0x1f8>)
 8029a04:	a904      	add	r1, sp, #16
 8029a06:	4638      	mov	r0, r7
 8029a08:	f7fc fcfe 	bl	8026408 <_printf_i>
 8029a0c:	e7eb      	b.n	80299e6 <_svfiprintf_r+0x1c2>
 8029a0e:	bf00      	nop
 8029a10:	08047cec 	.word	0x08047cec
 8029a14:	08047cf6 	.word	0x08047cf6
 8029a18:	08025ef1 	.word	0x08025ef1
 8029a1c:	0802976d 	.word	0x0802976d
 8029a20:	08047cf2 	.word	0x08047cf2

08029a24 <_sungetc_r>:
 8029a24:	b538      	push	{r3, r4, r5, lr}
 8029a26:	1c4b      	adds	r3, r1, #1
 8029a28:	4614      	mov	r4, r2
 8029a2a:	d103      	bne.n	8029a34 <_sungetc_r+0x10>
 8029a2c:	f04f 35ff 	mov.w	r5, #4294967295
 8029a30:	4628      	mov	r0, r5
 8029a32:	bd38      	pop	{r3, r4, r5, pc}
 8029a34:	8993      	ldrh	r3, [r2, #12]
 8029a36:	f023 0320 	bic.w	r3, r3, #32
 8029a3a:	8193      	strh	r3, [r2, #12]
 8029a3c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8029a3e:	6852      	ldr	r2, [r2, #4]
 8029a40:	b2cd      	uxtb	r5, r1
 8029a42:	b18b      	cbz	r3, 8029a68 <_sungetc_r+0x44>
 8029a44:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8029a46:	4293      	cmp	r3, r2
 8029a48:	dd08      	ble.n	8029a5c <_sungetc_r+0x38>
 8029a4a:	6823      	ldr	r3, [r4, #0]
 8029a4c:	1e5a      	subs	r2, r3, #1
 8029a4e:	6022      	str	r2, [r4, #0]
 8029a50:	f803 5c01 	strb.w	r5, [r3, #-1]
 8029a54:	6863      	ldr	r3, [r4, #4]
 8029a56:	3301      	adds	r3, #1
 8029a58:	6063      	str	r3, [r4, #4]
 8029a5a:	e7e9      	b.n	8029a30 <_sungetc_r+0xc>
 8029a5c:	4621      	mov	r1, r4
 8029a5e:	f000 fd1b 	bl	802a498 <__submore>
 8029a62:	2800      	cmp	r0, #0
 8029a64:	d0f1      	beq.n	8029a4a <_sungetc_r+0x26>
 8029a66:	e7e1      	b.n	8029a2c <_sungetc_r+0x8>
 8029a68:	6921      	ldr	r1, [r4, #16]
 8029a6a:	6823      	ldr	r3, [r4, #0]
 8029a6c:	b151      	cbz	r1, 8029a84 <_sungetc_r+0x60>
 8029a6e:	4299      	cmp	r1, r3
 8029a70:	d208      	bcs.n	8029a84 <_sungetc_r+0x60>
 8029a72:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8029a76:	42a9      	cmp	r1, r5
 8029a78:	d104      	bne.n	8029a84 <_sungetc_r+0x60>
 8029a7a:	3b01      	subs	r3, #1
 8029a7c:	3201      	adds	r2, #1
 8029a7e:	6023      	str	r3, [r4, #0]
 8029a80:	6062      	str	r2, [r4, #4]
 8029a82:	e7d5      	b.n	8029a30 <_sungetc_r+0xc>
 8029a84:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8029a88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8029a8c:	6363      	str	r3, [r4, #52]	; 0x34
 8029a8e:	2303      	movs	r3, #3
 8029a90:	63a3      	str	r3, [r4, #56]	; 0x38
 8029a92:	4623      	mov	r3, r4
 8029a94:	f803 5f46 	strb.w	r5, [r3, #70]!
 8029a98:	6023      	str	r3, [r4, #0]
 8029a9a:	2301      	movs	r3, #1
 8029a9c:	e7dc      	b.n	8029a58 <_sungetc_r+0x34>

08029a9e <__ssrefill_r>:
 8029a9e:	b510      	push	{r4, lr}
 8029aa0:	460c      	mov	r4, r1
 8029aa2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8029aa4:	b169      	cbz	r1, 8029ac2 <__ssrefill_r+0x24>
 8029aa6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8029aaa:	4299      	cmp	r1, r3
 8029aac:	d001      	beq.n	8029ab2 <__ssrefill_r+0x14>
 8029aae:	f7fc f8ad 	bl	8025c0c <_free_r>
 8029ab2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8029ab4:	6063      	str	r3, [r4, #4]
 8029ab6:	2000      	movs	r0, #0
 8029ab8:	6360      	str	r0, [r4, #52]	; 0x34
 8029aba:	b113      	cbz	r3, 8029ac2 <__ssrefill_r+0x24>
 8029abc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8029abe:	6023      	str	r3, [r4, #0]
 8029ac0:	bd10      	pop	{r4, pc}
 8029ac2:	6923      	ldr	r3, [r4, #16]
 8029ac4:	6023      	str	r3, [r4, #0]
 8029ac6:	2300      	movs	r3, #0
 8029ac8:	6063      	str	r3, [r4, #4]
 8029aca:	89a3      	ldrh	r3, [r4, #12]
 8029acc:	f043 0320 	orr.w	r3, r3, #32
 8029ad0:	81a3      	strh	r3, [r4, #12]
 8029ad2:	f04f 30ff 	mov.w	r0, #4294967295
 8029ad6:	e7f3      	b.n	8029ac0 <__ssrefill_r+0x22>

08029ad8 <__ssvfiscanf_r>:
 8029ad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8029adc:	460c      	mov	r4, r1
 8029ade:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8029ae2:	2100      	movs	r1, #0
 8029ae4:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8029ae8:	49a6      	ldr	r1, [pc, #664]	; (8029d84 <__ssvfiscanf_r+0x2ac>)
 8029aea:	91a0      	str	r1, [sp, #640]	; 0x280
 8029aec:	f10d 0804 	add.w	r8, sp, #4
 8029af0:	49a5      	ldr	r1, [pc, #660]	; (8029d88 <__ssvfiscanf_r+0x2b0>)
 8029af2:	4fa6      	ldr	r7, [pc, #664]	; (8029d8c <__ssvfiscanf_r+0x2b4>)
 8029af4:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8029d90 <__ssvfiscanf_r+0x2b8>
 8029af8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8029afc:	4606      	mov	r6, r0
 8029afe:	91a1      	str	r1, [sp, #644]	; 0x284
 8029b00:	9300      	str	r3, [sp, #0]
 8029b02:	7813      	ldrb	r3, [r2, #0]
 8029b04:	2b00      	cmp	r3, #0
 8029b06:	f000 815a 	beq.w	8029dbe <__ssvfiscanf_r+0x2e6>
 8029b0a:	5dd9      	ldrb	r1, [r3, r7]
 8029b0c:	f011 0108 	ands.w	r1, r1, #8
 8029b10:	f102 0501 	add.w	r5, r2, #1
 8029b14:	d019      	beq.n	8029b4a <__ssvfiscanf_r+0x72>
 8029b16:	6863      	ldr	r3, [r4, #4]
 8029b18:	2b00      	cmp	r3, #0
 8029b1a:	dd0f      	ble.n	8029b3c <__ssvfiscanf_r+0x64>
 8029b1c:	6823      	ldr	r3, [r4, #0]
 8029b1e:	781a      	ldrb	r2, [r3, #0]
 8029b20:	5cba      	ldrb	r2, [r7, r2]
 8029b22:	0712      	lsls	r2, r2, #28
 8029b24:	d401      	bmi.n	8029b2a <__ssvfiscanf_r+0x52>
 8029b26:	462a      	mov	r2, r5
 8029b28:	e7eb      	b.n	8029b02 <__ssvfiscanf_r+0x2a>
 8029b2a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8029b2c:	3201      	adds	r2, #1
 8029b2e:	9245      	str	r2, [sp, #276]	; 0x114
 8029b30:	6862      	ldr	r2, [r4, #4]
 8029b32:	3301      	adds	r3, #1
 8029b34:	3a01      	subs	r2, #1
 8029b36:	6062      	str	r2, [r4, #4]
 8029b38:	6023      	str	r3, [r4, #0]
 8029b3a:	e7ec      	b.n	8029b16 <__ssvfiscanf_r+0x3e>
 8029b3c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8029b3e:	4621      	mov	r1, r4
 8029b40:	4630      	mov	r0, r6
 8029b42:	4798      	blx	r3
 8029b44:	2800      	cmp	r0, #0
 8029b46:	d0e9      	beq.n	8029b1c <__ssvfiscanf_r+0x44>
 8029b48:	e7ed      	b.n	8029b26 <__ssvfiscanf_r+0x4e>
 8029b4a:	2b25      	cmp	r3, #37	; 0x25
 8029b4c:	d012      	beq.n	8029b74 <__ssvfiscanf_r+0x9c>
 8029b4e:	469a      	mov	sl, r3
 8029b50:	6863      	ldr	r3, [r4, #4]
 8029b52:	2b00      	cmp	r3, #0
 8029b54:	f340 8091 	ble.w	8029c7a <__ssvfiscanf_r+0x1a2>
 8029b58:	6822      	ldr	r2, [r4, #0]
 8029b5a:	7813      	ldrb	r3, [r2, #0]
 8029b5c:	4553      	cmp	r3, sl
 8029b5e:	f040 812e 	bne.w	8029dbe <__ssvfiscanf_r+0x2e6>
 8029b62:	6863      	ldr	r3, [r4, #4]
 8029b64:	3b01      	subs	r3, #1
 8029b66:	6063      	str	r3, [r4, #4]
 8029b68:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8029b6a:	3201      	adds	r2, #1
 8029b6c:	3301      	adds	r3, #1
 8029b6e:	6022      	str	r2, [r4, #0]
 8029b70:	9345      	str	r3, [sp, #276]	; 0x114
 8029b72:	e7d8      	b.n	8029b26 <__ssvfiscanf_r+0x4e>
 8029b74:	9141      	str	r1, [sp, #260]	; 0x104
 8029b76:	9143      	str	r1, [sp, #268]	; 0x10c
 8029b78:	7853      	ldrb	r3, [r2, #1]
 8029b7a:	2b2a      	cmp	r3, #42	; 0x2a
 8029b7c:	bf02      	ittt	eq
 8029b7e:	2310      	moveq	r3, #16
 8029b80:	1c95      	addeq	r5, r2, #2
 8029b82:	9341      	streq	r3, [sp, #260]	; 0x104
 8029b84:	220a      	movs	r2, #10
 8029b86:	46aa      	mov	sl, r5
 8029b88:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8029b8c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8029b90:	2b09      	cmp	r3, #9
 8029b92:	d91d      	bls.n	8029bd0 <__ssvfiscanf_r+0xf8>
 8029b94:	487e      	ldr	r0, [pc, #504]	; (8029d90 <__ssvfiscanf_r+0x2b8>)
 8029b96:	2203      	movs	r2, #3
 8029b98:	f7d6 fb6a 	bl	8000270 <memchr>
 8029b9c:	b140      	cbz	r0, 8029bb0 <__ssvfiscanf_r+0xd8>
 8029b9e:	2301      	movs	r3, #1
 8029ba0:	eba0 0009 	sub.w	r0, r0, r9
 8029ba4:	fa03 f000 	lsl.w	r0, r3, r0
 8029ba8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8029baa:	4318      	orrs	r0, r3
 8029bac:	9041      	str	r0, [sp, #260]	; 0x104
 8029bae:	4655      	mov	r5, sl
 8029bb0:	f815 3b01 	ldrb.w	r3, [r5], #1
 8029bb4:	2b78      	cmp	r3, #120	; 0x78
 8029bb6:	d806      	bhi.n	8029bc6 <__ssvfiscanf_r+0xee>
 8029bb8:	2b57      	cmp	r3, #87	; 0x57
 8029bba:	d810      	bhi.n	8029bde <__ssvfiscanf_r+0x106>
 8029bbc:	2b25      	cmp	r3, #37	; 0x25
 8029bbe:	d0c6      	beq.n	8029b4e <__ssvfiscanf_r+0x76>
 8029bc0:	d856      	bhi.n	8029c70 <__ssvfiscanf_r+0x198>
 8029bc2:	2b00      	cmp	r3, #0
 8029bc4:	d064      	beq.n	8029c90 <__ssvfiscanf_r+0x1b8>
 8029bc6:	2303      	movs	r3, #3
 8029bc8:	9347      	str	r3, [sp, #284]	; 0x11c
 8029bca:	230a      	movs	r3, #10
 8029bcc:	9342      	str	r3, [sp, #264]	; 0x108
 8029bce:	e071      	b.n	8029cb4 <__ssvfiscanf_r+0x1dc>
 8029bd0:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8029bd2:	fb02 1103 	mla	r1, r2, r3, r1
 8029bd6:	3930      	subs	r1, #48	; 0x30
 8029bd8:	9143      	str	r1, [sp, #268]	; 0x10c
 8029bda:	4655      	mov	r5, sl
 8029bdc:	e7d3      	b.n	8029b86 <__ssvfiscanf_r+0xae>
 8029bde:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8029be2:	2a20      	cmp	r2, #32
 8029be4:	d8ef      	bhi.n	8029bc6 <__ssvfiscanf_r+0xee>
 8029be6:	a101      	add	r1, pc, #4	; (adr r1, 8029bec <__ssvfiscanf_r+0x114>)
 8029be8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8029bec:	08029c9f 	.word	0x08029c9f
 8029bf0:	08029bc7 	.word	0x08029bc7
 8029bf4:	08029bc7 	.word	0x08029bc7
 8029bf8:	08029cfd 	.word	0x08029cfd
 8029bfc:	08029bc7 	.word	0x08029bc7
 8029c00:	08029bc7 	.word	0x08029bc7
 8029c04:	08029bc7 	.word	0x08029bc7
 8029c08:	08029bc7 	.word	0x08029bc7
 8029c0c:	08029bc7 	.word	0x08029bc7
 8029c10:	08029bc7 	.word	0x08029bc7
 8029c14:	08029bc7 	.word	0x08029bc7
 8029c18:	08029d13 	.word	0x08029d13
 8029c1c:	08029ce9 	.word	0x08029ce9
 8029c20:	08029c77 	.word	0x08029c77
 8029c24:	08029c77 	.word	0x08029c77
 8029c28:	08029c77 	.word	0x08029c77
 8029c2c:	08029bc7 	.word	0x08029bc7
 8029c30:	08029ced 	.word	0x08029ced
 8029c34:	08029bc7 	.word	0x08029bc7
 8029c38:	08029bc7 	.word	0x08029bc7
 8029c3c:	08029bc7 	.word	0x08029bc7
 8029c40:	08029bc7 	.word	0x08029bc7
 8029c44:	08029d23 	.word	0x08029d23
 8029c48:	08029cf5 	.word	0x08029cf5
 8029c4c:	08029c97 	.word	0x08029c97
 8029c50:	08029bc7 	.word	0x08029bc7
 8029c54:	08029bc7 	.word	0x08029bc7
 8029c58:	08029d1f 	.word	0x08029d1f
 8029c5c:	08029bc7 	.word	0x08029bc7
 8029c60:	08029ce9 	.word	0x08029ce9
 8029c64:	08029bc7 	.word	0x08029bc7
 8029c68:	08029bc7 	.word	0x08029bc7
 8029c6c:	08029c9f 	.word	0x08029c9f
 8029c70:	3b45      	subs	r3, #69	; 0x45
 8029c72:	2b02      	cmp	r3, #2
 8029c74:	d8a7      	bhi.n	8029bc6 <__ssvfiscanf_r+0xee>
 8029c76:	2305      	movs	r3, #5
 8029c78:	e01b      	b.n	8029cb2 <__ssvfiscanf_r+0x1da>
 8029c7a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8029c7c:	4621      	mov	r1, r4
 8029c7e:	4630      	mov	r0, r6
 8029c80:	4798      	blx	r3
 8029c82:	2800      	cmp	r0, #0
 8029c84:	f43f af68 	beq.w	8029b58 <__ssvfiscanf_r+0x80>
 8029c88:	9844      	ldr	r0, [sp, #272]	; 0x110
 8029c8a:	2800      	cmp	r0, #0
 8029c8c:	f040 808d 	bne.w	8029daa <__ssvfiscanf_r+0x2d2>
 8029c90:	f04f 30ff 	mov.w	r0, #4294967295
 8029c94:	e08f      	b.n	8029db6 <__ssvfiscanf_r+0x2de>
 8029c96:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8029c98:	f042 0220 	orr.w	r2, r2, #32
 8029c9c:	9241      	str	r2, [sp, #260]	; 0x104
 8029c9e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8029ca0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8029ca4:	9241      	str	r2, [sp, #260]	; 0x104
 8029ca6:	2210      	movs	r2, #16
 8029ca8:	2b6f      	cmp	r3, #111	; 0x6f
 8029caa:	9242      	str	r2, [sp, #264]	; 0x108
 8029cac:	bf34      	ite	cc
 8029cae:	2303      	movcc	r3, #3
 8029cb0:	2304      	movcs	r3, #4
 8029cb2:	9347      	str	r3, [sp, #284]	; 0x11c
 8029cb4:	6863      	ldr	r3, [r4, #4]
 8029cb6:	2b00      	cmp	r3, #0
 8029cb8:	dd42      	ble.n	8029d40 <__ssvfiscanf_r+0x268>
 8029cba:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8029cbc:	0659      	lsls	r1, r3, #25
 8029cbe:	d404      	bmi.n	8029cca <__ssvfiscanf_r+0x1f2>
 8029cc0:	6823      	ldr	r3, [r4, #0]
 8029cc2:	781a      	ldrb	r2, [r3, #0]
 8029cc4:	5cba      	ldrb	r2, [r7, r2]
 8029cc6:	0712      	lsls	r2, r2, #28
 8029cc8:	d441      	bmi.n	8029d4e <__ssvfiscanf_r+0x276>
 8029cca:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8029ccc:	2b02      	cmp	r3, #2
 8029cce:	dc50      	bgt.n	8029d72 <__ssvfiscanf_r+0x29a>
 8029cd0:	466b      	mov	r3, sp
 8029cd2:	4622      	mov	r2, r4
 8029cd4:	a941      	add	r1, sp, #260	; 0x104
 8029cd6:	4630      	mov	r0, r6
 8029cd8:	f000 f9d0 	bl	802a07c <_scanf_chars>
 8029cdc:	2801      	cmp	r0, #1
 8029cde:	d06e      	beq.n	8029dbe <__ssvfiscanf_r+0x2e6>
 8029ce0:	2802      	cmp	r0, #2
 8029ce2:	f47f af20 	bne.w	8029b26 <__ssvfiscanf_r+0x4e>
 8029ce6:	e7cf      	b.n	8029c88 <__ssvfiscanf_r+0x1b0>
 8029ce8:	220a      	movs	r2, #10
 8029cea:	e7dd      	b.n	8029ca8 <__ssvfiscanf_r+0x1d0>
 8029cec:	2300      	movs	r3, #0
 8029cee:	9342      	str	r3, [sp, #264]	; 0x108
 8029cf0:	2303      	movs	r3, #3
 8029cf2:	e7de      	b.n	8029cb2 <__ssvfiscanf_r+0x1da>
 8029cf4:	2308      	movs	r3, #8
 8029cf6:	9342      	str	r3, [sp, #264]	; 0x108
 8029cf8:	2304      	movs	r3, #4
 8029cfa:	e7da      	b.n	8029cb2 <__ssvfiscanf_r+0x1da>
 8029cfc:	4629      	mov	r1, r5
 8029cfe:	4640      	mov	r0, r8
 8029d00:	f000 fb92 	bl	802a428 <__sccl>
 8029d04:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8029d06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8029d0a:	9341      	str	r3, [sp, #260]	; 0x104
 8029d0c:	4605      	mov	r5, r0
 8029d0e:	2301      	movs	r3, #1
 8029d10:	e7cf      	b.n	8029cb2 <__ssvfiscanf_r+0x1da>
 8029d12:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8029d14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8029d18:	9341      	str	r3, [sp, #260]	; 0x104
 8029d1a:	2300      	movs	r3, #0
 8029d1c:	e7c9      	b.n	8029cb2 <__ssvfiscanf_r+0x1da>
 8029d1e:	2302      	movs	r3, #2
 8029d20:	e7c7      	b.n	8029cb2 <__ssvfiscanf_r+0x1da>
 8029d22:	9841      	ldr	r0, [sp, #260]	; 0x104
 8029d24:	06c3      	lsls	r3, r0, #27
 8029d26:	f53f aefe 	bmi.w	8029b26 <__ssvfiscanf_r+0x4e>
 8029d2a:	9b00      	ldr	r3, [sp, #0]
 8029d2c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8029d2e:	1d19      	adds	r1, r3, #4
 8029d30:	9100      	str	r1, [sp, #0]
 8029d32:	681b      	ldr	r3, [r3, #0]
 8029d34:	f010 0f01 	tst.w	r0, #1
 8029d38:	bf14      	ite	ne
 8029d3a:	801a      	strhne	r2, [r3, #0]
 8029d3c:	601a      	streq	r2, [r3, #0]
 8029d3e:	e6f2      	b.n	8029b26 <__ssvfiscanf_r+0x4e>
 8029d40:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8029d42:	4621      	mov	r1, r4
 8029d44:	4630      	mov	r0, r6
 8029d46:	4798      	blx	r3
 8029d48:	2800      	cmp	r0, #0
 8029d4a:	d0b6      	beq.n	8029cba <__ssvfiscanf_r+0x1e2>
 8029d4c:	e79c      	b.n	8029c88 <__ssvfiscanf_r+0x1b0>
 8029d4e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8029d50:	3201      	adds	r2, #1
 8029d52:	9245      	str	r2, [sp, #276]	; 0x114
 8029d54:	6862      	ldr	r2, [r4, #4]
 8029d56:	3a01      	subs	r2, #1
 8029d58:	2a00      	cmp	r2, #0
 8029d5a:	6062      	str	r2, [r4, #4]
 8029d5c:	dd02      	ble.n	8029d64 <__ssvfiscanf_r+0x28c>
 8029d5e:	3301      	adds	r3, #1
 8029d60:	6023      	str	r3, [r4, #0]
 8029d62:	e7ad      	b.n	8029cc0 <__ssvfiscanf_r+0x1e8>
 8029d64:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8029d66:	4621      	mov	r1, r4
 8029d68:	4630      	mov	r0, r6
 8029d6a:	4798      	blx	r3
 8029d6c:	2800      	cmp	r0, #0
 8029d6e:	d0a7      	beq.n	8029cc0 <__ssvfiscanf_r+0x1e8>
 8029d70:	e78a      	b.n	8029c88 <__ssvfiscanf_r+0x1b0>
 8029d72:	2b04      	cmp	r3, #4
 8029d74:	dc0e      	bgt.n	8029d94 <__ssvfiscanf_r+0x2bc>
 8029d76:	466b      	mov	r3, sp
 8029d78:	4622      	mov	r2, r4
 8029d7a:	a941      	add	r1, sp, #260	; 0x104
 8029d7c:	4630      	mov	r0, r6
 8029d7e:	f000 f9d7 	bl	802a130 <_scanf_i>
 8029d82:	e7ab      	b.n	8029cdc <__ssvfiscanf_r+0x204>
 8029d84:	08029a25 	.word	0x08029a25
 8029d88:	08029a9f 	.word	0x08029a9f
 8029d8c:	08047441 	.word	0x08047441
 8029d90:	08047cf2 	.word	0x08047cf2
 8029d94:	4b0b      	ldr	r3, [pc, #44]	; (8029dc4 <__ssvfiscanf_r+0x2ec>)
 8029d96:	2b00      	cmp	r3, #0
 8029d98:	f43f aec5 	beq.w	8029b26 <__ssvfiscanf_r+0x4e>
 8029d9c:	466b      	mov	r3, sp
 8029d9e:	4622      	mov	r2, r4
 8029da0:	a941      	add	r1, sp, #260	; 0x104
 8029da2:	4630      	mov	r0, r6
 8029da4:	f3af 8000 	nop.w
 8029da8:	e798      	b.n	8029cdc <__ssvfiscanf_r+0x204>
 8029daa:	89a3      	ldrh	r3, [r4, #12]
 8029dac:	f013 0f40 	tst.w	r3, #64	; 0x40
 8029db0:	bf18      	it	ne
 8029db2:	f04f 30ff 	movne.w	r0, #4294967295
 8029db6:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8029dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8029dbe:	9844      	ldr	r0, [sp, #272]	; 0x110
 8029dc0:	e7f9      	b.n	8029db6 <__ssvfiscanf_r+0x2de>
 8029dc2:	bf00      	nop
 8029dc4:	00000000 	.word	0x00000000

08029dc8 <__sfputc_r>:
 8029dc8:	6893      	ldr	r3, [r2, #8]
 8029dca:	3b01      	subs	r3, #1
 8029dcc:	2b00      	cmp	r3, #0
 8029dce:	b410      	push	{r4}
 8029dd0:	6093      	str	r3, [r2, #8]
 8029dd2:	da08      	bge.n	8029de6 <__sfputc_r+0x1e>
 8029dd4:	6994      	ldr	r4, [r2, #24]
 8029dd6:	42a3      	cmp	r3, r4
 8029dd8:	db01      	blt.n	8029dde <__sfputc_r+0x16>
 8029dda:	290a      	cmp	r1, #10
 8029ddc:	d103      	bne.n	8029de6 <__sfputc_r+0x1e>
 8029dde:	f85d 4b04 	ldr.w	r4, [sp], #4
 8029de2:	f7fd bf75 	b.w	8027cd0 <__swbuf_r>
 8029de6:	6813      	ldr	r3, [r2, #0]
 8029de8:	1c58      	adds	r0, r3, #1
 8029dea:	6010      	str	r0, [r2, #0]
 8029dec:	7019      	strb	r1, [r3, #0]
 8029dee:	4608      	mov	r0, r1
 8029df0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8029df4:	4770      	bx	lr

08029df6 <__sfputs_r>:
 8029df6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8029df8:	4606      	mov	r6, r0
 8029dfa:	460f      	mov	r7, r1
 8029dfc:	4614      	mov	r4, r2
 8029dfe:	18d5      	adds	r5, r2, r3
 8029e00:	42ac      	cmp	r4, r5
 8029e02:	d101      	bne.n	8029e08 <__sfputs_r+0x12>
 8029e04:	2000      	movs	r0, #0
 8029e06:	e007      	b.n	8029e18 <__sfputs_r+0x22>
 8029e08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8029e0c:	463a      	mov	r2, r7
 8029e0e:	4630      	mov	r0, r6
 8029e10:	f7ff ffda 	bl	8029dc8 <__sfputc_r>
 8029e14:	1c43      	adds	r3, r0, #1
 8029e16:	d1f3      	bne.n	8029e00 <__sfputs_r+0xa>
 8029e18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8029e1a:	Address 0x0000000008029e1a is out of bounds.


08029e1c <_vfiprintf_r>:
 8029e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8029e20:	460d      	mov	r5, r1
 8029e22:	b09d      	sub	sp, #116	; 0x74
 8029e24:	4614      	mov	r4, r2
 8029e26:	4698      	mov	r8, r3
 8029e28:	4606      	mov	r6, r0
 8029e2a:	b118      	cbz	r0, 8029e34 <_vfiprintf_r+0x18>
 8029e2c:	6983      	ldr	r3, [r0, #24]
 8029e2e:	b90b      	cbnz	r3, 8029e34 <_vfiprintf_r+0x18>
 8029e30:	f7fb fa50 	bl	80252d4 <__sinit>
 8029e34:	4b89      	ldr	r3, [pc, #548]	; (802a05c <_vfiprintf_r+0x240>)
 8029e36:	429d      	cmp	r5, r3
 8029e38:	d11b      	bne.n	8029e72 <_vfiprintf_r+0x56>
 8029e3a:	6875      	ldr	r5, [r6, #4]
 8029e3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8029e3e:	07d9      	lsls	r1, r3, #31
 8029e40:	d405      	bmi.n	8029e4e <_vfiprintf_r+0x32>
 8029e42:	89ab      	ldrh	r3, [r5, #12]
 8029e44:	059a      	lsls	r2, r3, #22
 8029e46:	d402      	bmi.n	8029e4e <_vfiprintf_r+0x32>
 8029e48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8029e4a:	f7fb fc19 	bl	8025680 <__retarget_lock_acquire_recursive>
 8029e4e:	89ab      	ldrh	r3, [r5, #12]
 8029e50:	071b      	lsls	r3, r3, #28
 8029e52:	d501      	bpl.n	8029e58 <_vfiprintf_r+0x3c>
 8029e54:	692b      	ldr	r3, [r5, #16]
 8029e56:	b9eb      	cbnz	r3, 8029e94 <_vfiprintf_r+0x78>
 8029e58:	4629      	mov	r1, r5
 8029e5a:	4630      	mov	r0, r6
 8029e5c:	f7fd ff9c 	bl	8027d98 <__swsetup_r>
 8029e60:	b1c0      	cbz	r0, 8029e94 <_vfiprintf_r+0x78>
 8029e62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8029e64:	07dc      	lsls	r4, r3, #31
 8029e66:	d50e      	bpl.n	8029e86 <_vfiprintf_r+0x6a>
 8029e68:	f04f 30ff 	mov.w	r0, #4294967295
 8029e6c:	b01d      	add	sp, #116	; 0x74
 8029e6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8029e72:	4b7b      	ldr	r3, [pc, #492]	; (802a060 <_vfiprintf_r+0x244>)
 8029e74:	429d      	cmp	r5, r3
 8029e76:	d101      	bne.n	8029e7c <_vfiprintf_r+0x60>
 8029e78:	68b5      	ldr	r5, [r6, #8]
 8029e7a:	e7df      	b.n	8029e3c <_vfiprintf_r+0x20>
 8029e7c:	4b79      	ldr	r3, [pc, #484]	; (802a064 <_vfiprintf_r+0x248>)
 8029e7e:	429d      	cmp	r5, r3
 8029e80:	bf08      	it	eq
 8029e82:	68f5      	ldreq	r5, [r6, #12]
 8029e84:	e7da      	b.n	8029e3c <_vfiprintf_r+0x20>
 8029e86:	89ab      	ldrh	r3, [r5, #12]
 8029e88:	0598      	lsls	r0, r3, #22
 8029e8a:	d4ed      	bmi.n	8029e68 <_vfiprintf_r+0x4c>
 8029e8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8029e8e:	f7fb fbf9 	bl	8025684 <__retarget_lock_release_recursive>
 8029e92:	e7e9      	b.n	8029e68 <_vfiprintf_r+0x4c>
 8029e94:	2300      	movs	r3, #0
 8029e96:	9309      	str	r3, [sp, #36]	; 0x24
 8029e98:	2320      	movs	r3, #32
 8029e9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8029e9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8029ea2:	2330      	movs	r3, #48	; 0x30
 8029ea4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 802a068 <_vfiprintf_r+0x24c>
 8029ea8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8029eac:	f04f 0901 	mov.w	r9, #1
 8029eb0:	4623      	mov	r3, r4
 8029eb2:	469a      	mov	sl, r3
 8029eb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8029eb8:	b10a      	cbz	r2, 8029ebe <_vfiprintf_r+0xa2>
 8029eba:	2a25      	cmp	r2, #37	; 0x25
 8029ebc:	d1f9      	bne.n	8029eb2 <_vfiprintf_r+0x96>
 8029ebe:	ebba 0b04 	subs.w	fp, sl, r4
 8029ec2:	d00b      	beq.n	8029edc <_vfiprintf_r+0xc0>
 8029ec4:	465b      	mov	r3, fp
 8029ec6:	4622      	mov	r2, r4
 8029ec8:	4629      	mov	r1, r5
 8029eca:	4630      	mov	r0, r6
 8029ecc:	f7ff ff93 	bl	8029df6 <__sfputs_r>
 8029ed0:	3001      	adds	r0, #1
 8029ed2:	f000 80aa 	beq.w	802a02a <_vfiprintf_r+0x20e>
 8029ed6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8029ed8:	445a      	add	r2, fp
 8029eda:	9209      	str	r2, [sp, #36]	; 0x24
 8029edc:	f89a 3000 	ldrb.w	r3, [sl]
 8029ee0:	2b00      	cmp	r3, #0
 8029ee2:	f000 80a2 	beq.w	802a02a <_vfiprintf_r+0x20e>
 8029ee6:	2300      	movs	r3, #0
 8029ee8:	f04f 32ff 	mov.w	r2, #4294967295
 8029eec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8029ef0:	f10a 0a01 	add.w	sl, sl, #1
 8029ef4:	9304      	str	r3, [sp, #16]
 8029ef6:	9307      	str	r3, [sp, #28]
 8029ef8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8029efc:	931a      	str	r3, [sp, #104]	; 0x68
 8029efe:	4654      	mov	r4, sl
 8029f00:	2205      	movs	r2, #5
 8029f02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8029f06:	4858      	ldr	r0, [pc, #352]	; (802a068 <_vfiprintf_r+0x24c>)
 8029f08:	f7d6 f9b2 	bl	8000270 <memchr>
 8029f0c:	9a04      	ldr	r2, [sp, #16]
 8029f0e:	b9d8      	cbnz	r0, 8029f48 <_vfiprintf_r+0x12c>
 8029f10:	06d1      	lsls	r1, r2, #27
 8029f12:	bf44      	itt	mi
 8029f14:	2320      	movmi	r3, #32
 8029f16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8029f1a:	0713      	lsls	r3, r2, #28
 8029f1c:	bf44      	itt	mi
 8029f1e:	232b      	movmi	r3, #43	; 0x2b
 8029f20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8029f24:	f89a 3000 	ldrb.w	r3, [sl]
 8029f28:	2b2a      	cmp	r3, #42	; 0x2a
 8029f2a:	d015      	beq.n	8029f58 <_vfiprintf_r+0x13c>
 8029f2c:	9a07      	ldr	r2, [sp, #28]
 8029f2e:	4654      	mov	r4, sl
 8029f30:	2000      	movs	r0, #0
 8029f32:	f04f 0c0a 	mov.w	ip, #10
 8029f36:	4621      	mov	r1, r4
 8029f38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8029f3c:	3b30      	subs	r3, #48	; 0x30
 8029f3e:	2b09      	cmp	r3, #9
 8029f40:	d94e      	bls.n	8029fe0 <_vfiprintf_r+0x1c4>
 8029f42:	b1b0      	cbz	r0, 8029f72 <_vfiprintf_r+0x156>
 8029f44:	9207      	str	r2, [sp, #28]
 8029f46:	e014      	b.n	8029f72 <_vfiprintf_r+0x156>
 8029f48:	eba0 0308 	sub.w	r3, r0, r8
 8029f4c:	fa09 f303 	lsl.w	r3, r9, r3
 8029f50:	4313      	orrs	r3, r2
 8029f52:	9304      	str	r3, [sp, #16]
 8029f54:	46a2      	mov	sl, r4
 8029f56:	e7d2      	b.n	8029efe <_vfiprintf_r+0xe2>
 8029f58:	9b03      	ldr	r3, [sp, #12]
 8029f5a:	1d19      	adds	r1, r3, #4
 8029f5c:	681b      	ldr	r3, [r3, #0]
 8029f5e:	9103      	str	r1, [sp, #12]
 8029f60:	2b00      	cmp	r3, #0
 8029f62:	bfbb      	ittet	lt
 8029f64:	425b      	neglt	r3, r3
 8029f66:	f042 0202 	orrlt.w	r2, r2, #2
 8029f6a:	9307      	strge	r3, [sp, #28]
 8029f6c:	9307      	strlt	r3, [sp, #28]
 8029f6e:	bfb8      	it	lt
 8029f70:	9204      	strlt	r2, [sp, #16]
 8029f72:	7823      	ldrb	r3, [r4, #0]
 8029f74:	2b2e      	cmp	r3, #46	; 0x2e
 8029f76:	d10c      	bne.n	8029f92 <_vfiprintf_r+0x176>
 8029f78:	7863      	ldrb	r3, [r4, #1]
 8029f7a:	2b2a      	cmp	r3, #42	; 0x2a
 8029f7c:	d135      	bne.n	8029fea <_vfiprintf_r+0x1ce>
 8029f7e:	9b03      	ldr	r3, [sp, #12]
 8029f80:	1d1a      	adds	r2, r3, #4
 8029f82:	681b      	ldr	r3, [r3, #0]
 8029f84:	9203      	str	r2, [sp, #12]
 8029f86:	2b00      	cmp	r3, #0
 8029f88:	bfb8      	it	lt
 8029f8a:	f04f 33ff 	movlt.w	r3, #4294967295
 8029f8e:	3402      	adds	r4, #2
 8029f90:	9305      	str	r3, [sp, #20]
 8029f92:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 802a078 <_vfiprintf_r+0x25c>
 8029f96:	7821      	ldrb	r1, [r4, #0]
 8029f98:	2203      	movs	r2, #3
 8029f9a:	4650      	mov	r0, sl
 8029f9c:	f7d6 f968 	bl	8000270 <memchr>
 8029fa0:	b140      	cbz	r0, 8029fb4 <_vfiprintf_r+0x198>
 8029fa2:	2340      	movs	r3, #64	; 0x40
 8029fa4:	eba0 000a 	sub.w	r0, r0, sl
 8029fa8:	fa03 f000 	lsl.w	r0, r3, r0
 8029fac:	9b04      	ldr	r3, [sp, #16]
 8029fae:	4303      	orrs	r3, r0
 8029fb0:	3401      	adds	r4, #1
 8029fb2:	9304      	str	r3, [sp, #16]
 8029fb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8029fb8:	482c      	ldr	r0, [pc, #176]	; (802a06c <_vfiprintf_r+0x250>)
 8029fba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8029fbe:	2206      	movs	r2, #6
 8029fc0:	f7d6 f956 	bl	8000270 <memchr>
 8029fc4:	2800      	cmp	r0, #0
 8029fc6:	d03f      	beq.n	802a048 <_vfiprintf_r+0x22c>
 8029fc8:	4b29      	ldr	r3, [pc, #164]	; (802a070 <_vfiprintf_r+0x254>)
 8029fca:	bb1b      	cbnz	r3, 802a014 <_vfiprintf_r+0x1f8>
 8029fcc:	9b03      	ldr	r3, [sp, #12]
 8029fce:	3307      	adds	r3, #7
 8029fd0:	f023 0307 	bic.w	r3, r3, #7
 8029fd4:	3308      	adds	r3, #8
 8029fd6:	9303      	str	r3, [sp, #12]
 8029fd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8029fda:	443b      	add	r3, r7
 8029fdc:	9309      	str	r3, [sp, #36]	; 0x24
 8029fde:	e767      	b.n	8029eb0 <_vfiprintf_r+0x94>
 8029fe0:	fb0c 3202 	mla	r2, ip, r2, r3
 8029fe4:	460c      	mov	r4, r1
 8029fe6:	2001      	movs	r0, #1
 8029fe8:	e7a5      	b.n	8029f36 <_vfiprintf_r+0x11a>
 8029fea:	2300      	movs	r3, #0
 8029fec:	3401      	adds	r4, #1
 8029fee:	9305      	str	r3, [sp, #20]
 8029ff0:	4619      	mov	r1, r3
 8029ff2:	f04f 0c0a 	mov.w	ip, #10
 8029ff6:	4620      	mov	r0, r4
 8029ff8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8029ffc:	3a30      	subs	r2, #48	; 0x30
 8029ffe:	2a09      	cmp	r2, #9
 802a000:	d903      	bls.n	802a00a <_vfiprintf_r+0x1ee>
 802a002:	2b00      	cmp	r3, #0
 802a004:	d0c5      	beq.n	8029f92 <_vfiprintf_r+0x176>
 802a006:	9105      	str	r1, [sp, #20]
 802a008:	e7c3      	b.n	8029f92 <_vfiprintf_r+0x176>
 802a00a:	fb0c 2101 	mla	r1, ip, r1, r2
 802a00e:	4604      	mov	r4, r0
 802a010:	2301      	movs	r3, #1
 802a012:	e7f0      	b.n	8029ff6 <_vfiprintf_r+0x1da>
 802a014:	ab03      	add	r3, sp, #12
 802a016:	9300      	str	r3, [sp, #0]
 802a018:	462a      	mov	r2, r5
 802a01a:	4b16      	ldr	r3, [pc, #88]	; (802a074 <_vfiprintf_r+0x258>)
 802a01c:	a904      	add	r1, sp, #16
 802a01e:	4630      	mov	r0, r6
 802a020:	f7fb ff66 	bl	8025ef0 <_printf_float>
 802a024:	4607      	mov	r7, r0
 802a026:	1c78      	adds	r0, r7, #1
 802a028:	d1d6      	bne.n	8029fd8 <_vfiprintf_r+0x1bc>
 802a02a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 802a02c:	07d9      	lsls	r1, r3, #31
 802a02e:	d405      	bmi.n	802a03c <_vfiprintf_r+0x220>
 802a030:	89ab      	ldrh	r3, [r5, #12]
 802a032:	059a      	lsls	r2, r3, #22
 802a034:	d402      	bmi.n	802a03c <_vfiprintf_r+0x220>
 802a036:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802a038:	f7fb fb24 	bl	8025684 <__retarget_lock_release_recursive>
 802a03c:	89ab      	ldrh	r3, [r5, #12]
 802a03e:	065b      	lsls	r3, r3, #25
 802a040:	f53f af12 	bmi.w	8029e68 <_vfiprintf_r+0x4c>
 802a044:	9809      	ldr	r0, [sp, #36]	; 0x24
 802a046:	e711      	b.n	8029e6c <_vfiprintf_r+0x50>
 802a048:	ab03      	add	r3, sp, #12
 802a04a:	9300      	str	r3, [sp, #0]
 802a04c:	462a      	mov	r2, r5
 802a04e:	4b09      	ldr	r3, [pc, #36]	; (802a074 <_vfiprintf_r+0x258>)
 802a050:	a904      	add	r1, sp, #16
 802a052:	4630      	mov	r0, r6
 802a054:	f7fc f9d8 	bl	8026408 <_printf_i>
 802a058:	e7e4      	b.n	802a024 <_vfiprintf_r+0x208>
 802a05a:	bf00      	nop
 802a05c:	08047564 	.word	0x08047564
 802a060:	08047584 	.word	0x08047584
 802a064:	08047544 	.word	0x08047544
 802a068:	08047cec 	.word	0x08047cec
 802a06c:	08047cf6 	.word	0x08047cf6
 802a070:	08025ef1 	.word	0x08025ef1
 802a074:	08029df7 	.word	0x08029df7
 802a078:	08047cf2 	.word	0x08047cf2

0802a07c <_scanf_chars>:
 802a07c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802a080:	4615      	mov	r5, r2
 802a082:	688a      	ldr	r2, [r1, #8]
 802a084:	4680      	mov	r8, r0
 802a086:	460c      	mov	r4, r1
 802a088:	b932      	cbnz	r2, 802a098 <_scanf_chars+0x1c>
 802a08a:	698a      	ldr	r2, [r1, #24]
 802a08c:	2a00      	cmp	r2, #0
 802a08e:	bf0c      	ite	eq
 802a090:	2201      	moveq	r2, #1
 802a092:	f04f 32ff 	movne.w	r2, #4294967295
 802a096:	608a      	str	r2, [r1, #8]
 802a098:	6822      	ldr	r2, [r4, #0]
 802a09a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 802a12c <_scanf_chars+0xb0>
 802a09e:	06d1      	lsls	r1, r2, #27
 802a0a0:	bf5f      	itttt	pl
 802a0a2:	681a      	ldrpl	r2, [r3, #0]
 802a0a4:	1d11      	addpl	r1, r2, #4
 802a0a6:	6019      	strpl	r1, [r3, #0]
 802a0a8:	6816      	ldrpl	r6, [r2, #0]
 802a0aa:	2700      	movs	r7, #0
 802a0ac:	69a0      	ldr	r0, [r4, #24]
 802a0ae:	b188      	cbz	r0, 802a0d4 <_scanf_chars+0x58>
 802a0b0:	2801      	cmp	r0, #1
 802a0b2:	d107      	bne.n	802a0c4 <_scanf_chars+0x48>
 802a0b4:	682a      	ldr	r2, [r5, #0]
 802a0b6:	7811      	ldrb	r1, [r2, #0]
 802a0b8:	6962      	ldr	r2, [r4, #20]
 802a0ba:	5c52      	ldrb	r2, [r2, r1]
 802a0bc:	b952      	cbnz	r2, 802a0d4 <_scanf_chars+0x58>
 802a0be:	2f00      	cmp	r7, #0
 802a0c0:	d031      	beq.n	802a126 <_scanf_chars+0xaa>
 802a0c2:	e022      	b.n	802a10a <_scanf_chars+0x8e>
 802a0c4:	2802      	cmp	r0, #2
 802a0c6:	d120      	bne.n	802a10a <_scanf_chars+0x8e>
 802a0c8:	682b      	ldr	r3, [r5, #0]
 802a0ca:	781b      	ldrb	r3, [r3, #0]
 802a0cc:	f813 3009 	ldrb.w	r3, [r3, r9]
 802a0d0:	071b      	lsls	r3, r3, #28
 802a0d2:	d41a      	bmi.n	802a10a <_scanf_chars+0x8e>
 802a0d4:	6823      	ldr	r3, [r4, #0]
 802a0d6:	06da      	lsls	r2, r3, #27
 802a0d8:	bf5e      	ittt	pl
 802a0da:	682b      	ldrpl	r3, [r5, #0]
 802a0dc:	781b      	ldrbpl	r3, [r3, #0]
 802a0de:	f806 3b01 	strbpl.w	r3, [r6], #1
 802a0e2:	682a      	ldr	r2, [r5, #0]
 802a0e4:	686b      	ldr	r3, [r5, #4]
 802a0e6:	3201      	adds	r2, #1
 802a0e8:	602a      	str	r2, [r5, #0]
 802a0ea:	68a2      	ldr	r2, [r4, #8]
 802a0ec:	3b01      	subs	r3, #1
 802a0ee:	3a01      	subs	r2, #1
 802a0f0:	606b      	str	r3, [r5, #4]
 802a0f2:	3701      	adds	r7, #1
 802a0f4:	60a2      	str	r2, [r4, #8]
 802a0f6:	b142      	cbz	r2, 802a10a <_scanf_chars+0x8e>
 802a0f8:	2b00      	cmp	r3, #0
 802a0fa:	dcd7      	bgt.n	802a0ac <_scanf_chars+0x30>
 802a0fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 802a100:	4629      	mov	r1, r5
 802a102:	4640      	mov	r0, r8
 802a104:	4798      	blx	r3
 802a106:	2800      	cmp	r0, #0
 802a108:	d0d0      	beq.n	802a0ac <_scanf_chars+0x30>
 802a10a:	6823      	ldr	r3, [r4, #0]
 802a10c:	f013 0310 	ands.w	r3, r3, #16
 802a110:	d105      	bne.n	802a11e <_scanf_chars+0xa2>
 802a112:	68e2      	ldr	r2, [r4, #12]
 802a114:	3201      	adds	r2, #1
 802a116:	60e2      	str	r2, [r4, #12]
 802a118:	69a2      	ldr	r2, [r4, #24]
 802a11a:	b102      	cbz	r2, 802a11e <_scanf_chars+0xa2>
 802a11c:	7033      	strb	r3, [r6, #0]
 802a11e:	6923      	ldr	r3, [r4, #16]
 802a120:	443b      	add	r3, r7
 802a122:	6123      	str	r3, [r4, #16]
 802a124:	2000      	movs	r0, #0
 802a126:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802a12a:	bf00      	nop
 802a12c:	08047441 	.word	0x08047441

0802a130 <_scanf_i>:
 802a130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802a134:	4698      	mov	r8, r3
 802a136:	4b76      	ldr	r3, [pc, #472]	; (802a310 <_scanf_i+0x1e0>)
 802a138:	460c      	mov	r4, r1
 802a13a:	4682      	mov	sl, r0
 802a13c:	4616      	mov	r6, r2
 802a13e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 802a142:	b087      	sub	sp, #28
 802a144:	ab03      	add	r3, sp, #12
 802a146:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 802a14a:	4b72      	ldr	r3, [pc, #456]	; (802a314 <_scanf_i+0x1e4>)
 802a14c:	69a1      	ldr	r1, [r4, #24]
 802a14e:	4a72      	ldr	r2, [pc, #456]	; (802a318 <_scanf_i+0x1e8>)
 802a150:	2903      	cmp	r1, #3
 802a152:	bf18      	it	ne
 802a154:	461a      	movne	r2, r3
 802a156:	68a3      	ldr	r3, [r4, #8]
 802a158:	9201      	str	r2, [sp, #4]
 802a15a:	1e5a      	subs	r2, r3, #1
 802a15c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 802a160:	bf88      	it	hi
 802a162:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 802a166:	4627      	mov	r7, r4
 802a168:	bf82      	ittt	hi
 802a16a:	eb03 0905 	addhi.w	r9, r3, r5
 802a16e:	f240 135d 	movwhi	r3, #349	; 0x15d
 802a172:	60a3      	strhi	r3, [r4, #8]
 802a174:	f857 3b1c 	ldr.w	r3, [r7], #28
 802a178:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 802a17c:	bf98      	it	ls
 802a17e:	f04f 0900 	movls.w	r9, #0
 802a182:	6023      	str	r3, [r4, #0]
 802a184:	463d      	mov	r5, r7
 802a186:	f04f 0b00 	mov.w	fp, #0
 802a18a:	6831      	ldr	r1, [r6, #0]
 802a18c:	ab03      	add	r3, sp, #12
 802a18e:	7809      	ldrb	r1, [r1, #0]
 802a190:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 802a194:	2202      	movs	r2, #2
 802a196:	f7d6 f86b 	bl	8000270 <memchr>
 802a19a:	b328      	cbz	r0, 802a1e8 <_scanf_i+0xb8>
 802a19c:	f1bb 0f01 	cmp.w	fp, #1
 802a1a0:	d159      	bne.n	802a256 <_scanf_i+0x126>
 802a1a2:	6862      	ldr	r2, [r4, #4]
 802a1a4:	b92a      	cbnz	r2, 802a1b2 <_scanf_i+0x82>
 802a1a6:	6822      	ldr	r2, [r4, #0]
 802a1a8:	2308      	movs	r3, #8
 802a1aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 802a1ae:	6063      	str	r3, [r4, #4]
 802a1b0:	6022      	str	r2, [r4, #0]
 802a1b2:	6822      	ldr	r2, [r4, #0]
 802a1b4:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 802a1b8:	6022      	str	r2, [r4, #0]
 802a1ba:	68a2      	ldr	r2, [r4, #8]
 802a1bc:	1e51      	subs	r1, r2, #1
 802a1be:	60a1      	str	r1, [r4, #8]
 802a1c0:	b192      	cbz	r2, 802a1e8 <_scanf_i+0xb8>
 802a1c2:	6832      	ldr	r2, [r6, #0]
 802a1c4:	1c51      	adds	r1, r2, #1
 802a1c6:	6031      	str	r1, [r6, #0]
 802a1c8:	7812      	ldrb	r2, [r2, #0]
 802a1ca:	f805 2b01 	strb.w	r2, [r5], #1
 802a1ce:	6872      	ldr	r2, [r6, #4]
 802a1d0:	3a01      	subs	r2, #1
 802a1d2:	2a00      	cmp	r2, #0
 802a1d4:	6072      	str	r2, [r6, #4]
 802a1d6:	dc07      	bgt.n	802a1e8 <_scanf_i+0xb8>
 802a1d8:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 802a1dc:	4631      	mov	r1, r6
 802a1de:	4650      	mov	r0, sl
 802a1e0:	4790      	blx	r2
 802a1e2:	2800      	cmp	r0, #0
 802a1e4:	f040 8085 	bne.w	802a2f2 <_scanf_i+0x1c2>
 802a1e8:	f10b 0b01 	add.w	fp, fp, #1
 802a1ec:	f1bb 0f03 	cmp.w	fp, #3
 802a1f0:	d1cb      	bne.n	802a18a <_scanf_i+0x5a>
 802a1f2:	6863      	ldr	r3, [r4, #4]
 802a1f4:	b90b      	cbnz	r3, 802a1fa <_scanf_i+0xca>
 802a1f6:	230a      	movs	r3, #10
 802a1f8:	6063      	str	r3, [r4, #4]
 802a1fa:	6863      	ldr	r3, [r4, #4]
 802a1fc:	4947      	ldr	r1, [pc, #284]	; (802a31c <_scanf_i+0x1ec>)
 802a1fe:	6960      	ldr	r0, [r4, #20]
 802a200:	1ac9      	subs	r1, r1, r3
 802a202:	f000 f911 	bl	802a428 <__sccl>
 802a206:	f04f 0b00 	mov.w	fp, #0
 802a20a:	68a3      	ldr	r3, [r4, #8]
 802a20c:	6822      	ldr	r2, [r4, #0]
 802a20e:	2b00      	cmp	r3, #0
 802a210:	d03d      	beq.n	802a28e <_scanf_i+0x15e>
 802a212:	6831      	ldr	r1, [r6, #0]
 802a214:	6960      	ldr	r0, [r4, #20]
 802a216:	f891 c000 	ldrb.w	ip, [r1]
 802a21a:	f810 000c 	ldrb.w	r0, [r0, ip]
 802a21e:	2800      	cmp	r0, #0
 802a220:	d035      	beq.n	802a28e <_scanf_i+0x15e>
 802a222:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 802a226:	d124      	bne.n	802a272 <_scanf_i+0x142>
 802a228:	0510      	lsls	r0, r2, #20
 802a22a:	d522      	bpl.n	802a272 <_scanf_i+0x142>
 802a22c:	f10b 0b01 	add.w	fp, fp, #1
 802a230:	f1b9 0f00 	cmp.w	r9, #0
 802a234:	d003      	beq.n	802a23e <_scanf_i+0x10e>
 802a236:	3301      	adds	r3, #1
 802a238:	f109 39ff 	add.w	r9, r9, #4294967295
 802a23c:	60a3      	str	r3, [r4, #8]
 802a23e:	6873      	ldr	r3, [r6, #4]
 802a240:	3b01      	subs	r3, #1
 802a242:	2b00      	cmp	r3, #0
 802a244:	6073      	str	r3, [r6, #4]
 802a246:	dd1b      	ble.n	802a280 <_scanf_i+0x150>
 802a248:	6833      	ldr	r3, [r6, #0]
 802a24a:	3301      	adds	r3, #1
 802a24c:	6033      	str	r3, [r6, #0]
 802a24e:	68a3      	ldr	r3, [r4, #8]
 802a250:	3b01      	subs	r3, #1
 802a252:	60a3      	str	r3, [r4, #8]
 802a254:	e7d9      	b.n	802a20a <_scanf_i+0xda>
 802a256:	f1bb 0f02 	cmp.w	fp, #2
 802a25a:	d1ae      	bne.n	802a1ba <_scanf_i+0x8a>
 802a25c:	6822      	ldr	r2, [r4, #0]
 802a25e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 802a262:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 802a266:	d1bf      	bne.n	802a1e8 <_scanf_i+0xb8>
 802a268:	2310      	movs	r3, #16
 802a26a:	6063      	str	r3, [r4, #4]
 802a26c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 802a270:	e7a2      	b.n	802a1b8 <_scanf_i+0x88>
 802a272:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 802a276:	6022      	str	r2, [r4, #0]
 802a278:	780b      	ldrb	r3, [r1, #0]
 802a27a:	f805 3b01 	strb.w	r3, [r5], #1
 802a27e:	e7de      	b.n	802a23e <_scanf_i+0x10e>
 802a280:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 802a284:	4631      	mov	r1, r6
 802a286:	4650      	mov	r0, sl
 802a288:	4798      	blx	r3
 802a28a:	2800      	cmp	r0, #0
 802a28c:	d0df      	beq.n	802a24e <_scanf_i+0x11e>
 802a28e:	6823      	ldr	r3, [r4, #0]
 802a290:	05db      	lsls	r3, r3, #23
 802a292:	d50d      	bpl.n	802a2b0 <_scanf_i+0x180>
 802a294:	42bd      	cmp	r5, r7
 802a296:	d909      	bls.n	802a2ac <_scanf_i+0x17c>
 802a298:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 802a29c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 802a2a0:	4632      	mov	r2, r6
 802a2a2:	4650      	mov	r0, sl
 802a2a4:	4798      	blx	r3
 802a2a6:	f105 39ff 	add.w	r9, r5, #4294967295
 802a2aa:	464d      	mov	r5, r9
 802a2ac:	42bd      	cmp	r5, r7
 802a2ae:	d02d      	beq.n	802a30c <_scanf_i+0x1dc>
 802a2b0:	6822      	ldr	r2, [r4, #0]
 802a2b2:	f012 0210 	ands.w	r2, r2, #16
 802a2b6:	d113      	bne.n	802a2e0 <_scanf_i+0x1b0>
 802a2b8:	702a      	strb	r2, [r5, #0]
 802a2ba:	6863      	ldr	r3, [r4, #4]
 802a2bc:	9e01      	ldr	r6, [sp, #4]
 802a2be:	4639      	mov	r1, r7
 802a2c0:	4650      	mov	r0, sl
 802a2c2:	47b0      	blx	r6
 802a2c4:	6821      	ldr	r1, [r4, #0]
 802a2c6:	f8d8 3000 	ldr.w	r3, [r8]
 802a2ca:	f011 0f20 	tst.w	r1, #32
 802a2ce:	d013      	beq.n	802a2f8 <_scanf_i+0x1c8>
 802a2d0:	1d1a      	adds	r2, r3, #4
 802a2d2:	f8c8 2000 	str.w	r2, [r8]
 802a2d6:	681b      	ldr	r3, [r3, #0]
 802a2d8:	6018      	str	r0, [r3, #0]
 802a2da:	68e3      	ldr	r3, [r4, #12]
 802a2dc:	3301      	adds	r3, #1
 802a2de:	60e3      	str	r3, [r4, #12]
 802a2e0:	1bed      	subs	r5, r5, r7
 802a2e2:	44ab      	add	fp, r5
 802a2e4:	6925      	ldr	r5, [r4, #16]
 802a2e6:	445d      	add	r5, fp
 802a2e8:	6125      	str	r5, [r4, #16]
 802a2ea:	2000      	movs	r0, #0
 802a2ec:	b007      	add	sp, #28
 802a2ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802a2f2:	f04f 0b00 	mov.w	fp, #0
 802a2f6:	e7ca      	b.n	802a28e <_scanf_i+0x15e>
 802a2f8:	1d1a      	adds	r2, r3, #4
 802a2fa:	f8c8 2000 	str.w	r2, [r8]
 802a2fe:	681b      	ldr	r3, [r3, #0]
 802a300:	f011 0f01 	tst.w	r1, #1
 802a304:	bf14      	ite	ne
 802a306:	8018      	strhne	r0, [r3, #0]
 802a308:	6018      	streq	r0, [r3, #0]
 802a30a:	e7e6      	b.n	802a2da <_scanf_i+0x1aa>
 802a30c:	2001      	movs	r0, #1
 802a30e:	e7ed      	b.n	802a2ec <_scanf_i+0x1bc>
 802a310:	0802a8e8 	.word	0x0802a8e8
 802a314:	08027841 	.word	0x08027841
 802a318:	08027745 	.word	0x08027745
 802a31c:	08047d16 	.word	0x08047d16

0802a320 <_putc_r>:
 802a320:	b570      	push	{r4, r5, r6, lr}
 802a322:	460d      	mov	r5, r1
 802a324:	4614      	mov	r4, r2
 802a326:	4606      	mov	r6, r0
 802a328:	b118      	cbz	r0, 802a332 <_putc_r+0x12>
 802a32a:	6983      	ldr	r3, [r0, #24]
 802a32c:	b90b      	cbnz	r3, 802a332 <_putc_r+0x12>
 802a32e:	f7fa ffd1 	bl	80252d4 <__sinit>
 802a332:	4b1c      	ldr	r3, [pc, #112]	; (802a3a4 <_putc_r+0x84>)
 802a334:	429c      	cmp	r4, r3
 802a336:	d124      	bne.n	802a382 <_putc_r+0x62>
 802a338:	6874      	ldr	r4, [r6, #4]
 802a33a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802a33c:	07d8      	lsls	r0, r3, #31
 802a33e:	d405      	bmi.n	802a34c <_putc_r+0x2c>
 802a340:	89a3      	ldrh	r3, [r4, #12]
 802a342:	0599      	lsls	r1, r3, #22
 802a344:	d402      	bmi.n	802a34c <_putc_r+0x2c>
 802a346:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802a348:	f7fb f99a 	bl	8025680 <__retarget_lock_acquire_recursive>
 802a34c:	68a3      	ldr	r3, [r4, #8]
 802a34e:	3b01      	subs	r3, #1
 802a350:	2b00      	cmp	r3, #0
 802a352:	60a3      	str	r3, [r4, #8]
 802a354:	da05      	bge.n	802a362 <_putc_r+0x42>
 802a356:	69a2      	ldr	r2, [r4, #24]
 802a358:	4293      	cmp	r3, r2
 802a35a:	db1c      	blt.n	802a396 <_putc_r+0x76>
 802a35c:	b2eb      	uxtb	r3, r5
 802a35e:	2b0a      	cmp	r3, #10
 802a360:	d019      	beq.n	802a396 <_putc_r+0x76>
 802a362:	6823      	ldr	r3, [r4, #0]
 802a364:	1c5a      	adds	r2, r3, #1
 802a366:	6022      	str	r2, [r4, #0]
 802a368:	701d      	strb	r5, [r3, #0]
 802a36a:	b2ed      	uxtb	r5, r5
 802a36c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802a36e:	07da      	lsls	r2, r3, #31
 802a370:	d405      	bmi.n	802a37e <_putc_r+0x5e>
 802a372:	89a3      	ldrh	r3, [r4, #12]
 802a374:	059b      	lsls	r3, r3, #22
 802a376:	d402      	bmi.n	802a37e <_putc_r+0x5e>
 802a378:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802a37a:	f7fb f983 	bl	8025684 <__retarget_lock_release_recursive>
 802a37e:	4628      	mov	r0, r5
 802a380:	bd70      	pop	{r4, r5, r6, pc}
 802a382:	4b09      	ldr	r3, [pc, #36]	; (802a3a8 <_putc_r+0x88>)
 802a384:	429c      	cmp	r4, r3
 802a386:	d101      	bne.n	802a38c <_putc_r+0x6c>
 802a388:	68b4      	ldr	r4, [r6, #8]
 802a38a:	e7d6      	b.n	802a33a <_putc_r+0x1a>
 802a38c:	4b07      	ldr	r3, [pc, #28]	; (802a3ac <_putc_r+0x8c>)
 802a38e:	429c      	cmp	r4, r3
 802a390:	bf08      	it	eq
 802a392:	68f4      	ldreq	r4, [r6, #12]
 802a394:	e7d1      	b.n	802a33a <_putc_r+0x1a>
 802a396:	4629      	mov	r1, r5
 802a398:	4622      	mov	r2, r4
 802a39a:	4630      	mov	r0, r6
 802a39c:	f7fd fc98 	bl	8027cd0 <__swbuf_r>
 802a3a0:	4605      	mov	r5, r0
 802a3a2:	e7e3      	b.n	802a36c <_putc_r+0x4c>
 802a3a4:	08047564 	.word	0x08047564
 802a3a8:	08047584 	.word	0x08047584
 802a3ac:	08047544 	.word	0x08047544

0802a3b0 <_read_r>:
 802a3b0:	b538      	push	{r3, r4, r5, lr}
 802a3b2:	4d07      	ldr	r5, [pc, #28]	; (802a3d0 <_read_r+0x20>)
 802a3b4:	4604      	mov	r4, r0
 802a3b6:	4608      	mov	r0, r1
 802a3b8:	4611      	mov	r1, r2
 802a3ba:	2200      	movs	r2, #0
 802a3bc:	602a      	str	r2, [r5, #0]
 802a3be:	461a      	mov	r2, r3
 802a3c0:	f7dd ffc2 	bl	8008348 <_read>
 802a3c4:	1c43      	adds	r3, r0, #1
 802a3c6:	d102      	bne.n	802a3ce <_read_r+0x1e>
 802a3c8:	682b      	ldr	r3, [r5, #0]
 802a3ca:	b103      	cbz	r3, 802a3ce <_read_r+0x1e>
 802a3cc:	6023      	str	r3, [r4, #0]
 802a3ce:	bd38      	pop	{r3, r4, r5, pc}
 802a3d0:	20030134 	.word	0x20030134

0802a3d4 <__fpclassifyd>:
 802a3d4:	ec51 0b10 	vmov	r0, r1, d0
 802a3d8:	b510      	push	{r4, lr}
 802a3da:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 802a3de:	460b      	mov	r3, r1
 802a3e0:	d019      	beq.n	802a416 <__fpclassifyd+0x42>
 802a3e2:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 802a3e6:	490e      	ldr	r1, [pc, #56]	; (802a420 <__fpclassifyd+0x4c>)
 802a3e8:	428a      	cmp	r2, r1
 802a3ea:	d90e      	bls.n	802a40a <__fpclassifyd+0x36>
 802a3ec:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 802a3f0:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 802a3f4:	428a      	cmp	r2, r1
 802a3f6:	d908      	bls.n	802a40a <__fpclassifyd+0x36>
 802a3f8:	4a0a      	ldr	r2, [pc, #40]	; (802a424 <__fpclassifyd+0x50>)
 802a3fa:	4213      	tst	r3, r2
 802a3fc:	d007      	beq.n	802a40e <__fpclassifyd+0x3a>
 802a3fe:	4294      	cmp	r4, r2
 802a400:	d107      	bne.n	802a412 <__fpclassifyd+0x3e>
 802a402:	fab0 f080 	clz	r0, r0
 802a406:	0940      	lsrs	r0, r0, #5
 802a408:	bd10      	pop	{r4, pc}
 802a40a:	2004      	movs	r0, #4
 802a40c:	e7fc      	b.n	802a408 <__fpclassifyd+0x34>
 802a40e:	2003      	movs	r0, #3
 802a410:	e7fa      	b.n	802a408 <__fpclassifyd+0x34>
 802a412:	2000      	movs	r0, #0
 802a414:	e7f8      	b.n	802a408 <__fpclassifyd+0x34>
 802a416:	2800      	cmp	r0, #0
 802a418:	d1ee      	bne.n	802a3f8 <__fpclassifyd+0x24>
 802a41a:	2002      	movs	r0, #2
 802a41c:	e7f4      	b.n	802a408 <__fpclassifyd+0x34>
 802a41e:	bf00      	nop
 802a420:	7fdfffff 	.word	0x7fdfffff
 802a424:	7ff00000 	.word	0x7ff00000

0802a428 <__sccl>:
 802a428:	b570      	push	{r4, r5, r6, lr}
 802a42a:	780b      	ldrb	r3, [r1, #0]
 802a42c:	4604      	mov	r4, r0
 802a42e:	2b5e      	cmp	r3, #94	; 0x5e
 802a430:	bf0b      	itete	eq
 802a432:	784b      	ldrbeq	r3, [r1, #1]
 802a434:	1c48      	addne	r0, r1, #1
 802a436:	1c88      	addeq	r0, r1, #2
 802a438:	2200      	movne	r2, #0
 802a43a:	bf08      	it	eq
 802a43c:	2201      	moveq	r2, #1
 802a43e:	1e61      	subs	r1, r4, #1
 802a440:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 802a444:	f801 2f01 	strb.w	r2, [r1, #1]!
 802a448:	42a9      	cmp	r1, r5
 802a44a:	d1fb      	bne.n	802a444 <__sccl+0x1c>
 802a44c:	b90b      	cbnz	r3, 802a452 <__sccl+0x2a>
 802a44e:	3801      	subs	r0, #1
 802a450:	bd70      	pop	{r4, r5, r6, pc}
 802a452:	f082 0201 	eor.w	r2, r2, #1
 802a456:	54e2      	strb	r2, [r4, r3]
 802a458:	4605      	mov	r5, r0
 802a45a:	4628      	mov	r0, r5
 802a45c:	f810 1b01 	ldrb.w	r1, [r0], #1
 802a460:	292d      	cmp	r1, #45	; 0x2d
 802a462:	d006      	beq.n	802a472 <__sccl+0x4a>
 802a464:	295d      	cmp	r1, #93	; 0x5d
 802a466:	d0f3      	beq.n	802a450 <__sccl+0x28>
 802a468:	b909      	cbnz	r1, 802a46e <__sccl+0x46>
 802a46a:	4628      	mov	r0, r5
 802a46c:	e7f0      	b.n	802a450 <__sccl+0x28>
 802a46e:	460b      	mov	r3, r1
 802a470:	e7f1      	b.n	802a456 <__sccl+0x2e>
 802a472:	786e      	ldrb	r6, [r5, #1]
 802a474:	2e5d      	cmp	r6, #93	; 0x5d
 802a476:	d0fa      	beq.n	802a46e <__sccl+0x46>
 802a478:	42b3      	cmp	r3, r6
 802a47a:	dcf8      	bgt.n	802a46e <__sccl+0x46>
 802a47c:	3502      	adds	r5, #2
 802a47e:	4619      	mov	r1, r3
 802a480:	3101      	adds	r1, #1
 802a482:	428e      	cmp	r6, r1
 802a484:	5462      	strb	r2, [r4, r1]
 802a486:	dcfb      	bgt.n	802a480 <__sccl+0x58>
 802a488:	1af1      	subs	r1, r6, r3
 802a48a:	3901      	subs	r1, #1
 802a48c:	1c58      	adds	r0, r3, #1
 802a48e:	42b3      	cmp	r3, r6
 802a490:	bfa8      	it	ge
 802a492:	2100      	movge	r1, #0
 802a494:	1843      	adds	r3, r0, r1
 802a496:	e7e0      	b.n	802a45a <__sccl+0x32>

0802a498 <__submore>:
 802a498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802a49c:	460c      	mov	r4, r1
 802a49e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 802a4a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802a4a4:	4299      	cmp	r1, r3
 802a4a6:	d11d      	bne.n	802a4e4 <__submore+0x4c>
 802a4a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 802a4ac:	f7fb fc1a 	bl	8025ce4 <_malloc_r>
 802a4b0:	b918      	cbnz	r0, 802a4ba <__submore+0x22>
 802a4b2:	f04f 30ff 	mov.w	r0, #4294967295
 802a4b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802a4ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802a4be:	63a3      	str	r3, [r4, #56]	; 0x38
 802a4c0:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 802a4c4:	6360      	str	r0, [r4, #52]	; 0x34
 802a4c6:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 802a4ca:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 802a4ce:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 802a4d2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 802a4d6:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 802a4da:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 802a4de:	6020      	str	r0, [r4, #0]
 802a4e0:	2000      	movs	r0, #0
 802a4e2:	e7e8      	b.n	802a4b6 <__submore+0x1e>
 802a4e4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 802a4e6:	0077      	lsls	r7, r6, #1
 802a4e8:	463a      	mov	r2, r7
 802a4ea:	f000 f857 	bl	802a59c <_realloc_r>
 802a4ee:	4605      	mov	r5, r0
 802a4f0:	2800      	cmp	r0, #0
 802a4f2:	d0de      	beq.n	802a4b2 <__submore+0x1a>
 802a4f4:	eb00 0806 	add.w	r8, r0, r6
 802a4f8:	4601      	mov	r1, r0
 802a4fa:	4632      	mov	r2, r6
 802a4fc:	4640      	mov	r0, r8
 802a4fe:	f7fb f8e3 	bl	80256c8 <memcpy>
 802a502:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 802a506:	f8c4 8000 	str.w	r8, [r4]
 802a50a:	e7e9      	b.n	802a4e0 <__submore+0x48>

0802a50c <abort>:
 802a50c:	b508      	push	{r3, lr}
 802a50e:	2006      	movs	r0, #6
 802a510:	f000 f89c 	bl	802a64c <raise>
 802a514:	2001      	movs	r0, #1
 802a516:	f7dd ff11 	bl	800833c <_exit>
 802a51a:	Address 0x000000000802a51a is out of bounds.


0802a51c <__env_lock>:
 802a51c:	4801      	ldr	r0, [pc, #4]	; (802a524 <__env_lock+0x8>)
 802a51e:	f7fb b8af 	b.w	8025680 <__retarget_lock_acquire_recursive>
 802a522:	bf00      	nop
 802a524:	20030124 	.word	0x20030124

0802a528 <__env_unlock>:
 802a528:	4801      	ldr	r0, [pc, #4]	; (802a530 <__env_unlock+0x8>)
 802a52a:	f7fb b8ab 	b.w	8025684 <__retarget_lock_release_recursive>
 802a52e:	bf00      	nop
 802a530:	20030124 	.word	0x20030124

0802a534 <_fstat_r>:
 802a534:	b538      	push	{r3, r4, r5, lr}
 802a536:	4d07      	ldr	r5, [pc, #28]	; (802a554 <_fstat_r+0x20>)
 802a538:	2300      	movs	r3, #0
 802a53a:	4604      	mov	r4, r0
 802a53c:	4608      	mov	r0, r1
 802a53e:	4611      	mov	r1, r2
 802a540:	602b      	str	r3, [r5, #0]
 802a542:	f7dd ff13 	bl	800836c <_fstat>
 802a546:	1c43      	adds	r3, r0, #1
 802a548:	d102      	bne.n	802a550 <_fstat_r+0x1c>
 802a54a:	682b      	ldr	r3, [r5, #0]
 802a54c:	b103      	cbz	r3, 802a550 <_fstat_r+0x1c>
 802a54e:	6023      	str	r3, [r4, #0]
 802a550:	bd38      	pop	{r3, r4, r5, pc}
 802a552:	bf00      	nop
 802a554:	20030134 	.word	0x20030134

0802a558 <_isatty_r>:
 802a558:	b538      	push	{r3, r4, r5, lr}
 802a55a:	4d06      	ldr	r5, [pc, #24]	; (802a574 <_isatty_r+0x1c>)
 802a55c:	2300      	movs	r3, #0
 802a55e:	4604      	mov	r4, r0
 802a560:	4608      	mov	r0, r1
 802a562:	602b      	str	r3, [r5, #0]
 802a564:	f7dd ff08 	bl	8008378 <_isatty>
 802a568:	1c43      	adds	r3, r0, #1
 802a56a:	d102      	bne.n	802a572 <_isatty_r+0x1a>
 802a56c:	682b      	ldr	r3, [r5, #0]
 802a56e:	b103      	cbz	r3, 802a572 <_isatty_r+0x1a>
 802a570:	6023      	str	r3, [r4, #0]
 802a572:	bd38      	pop	{r3, r4, r5, pc}
 802a574:	20030134 	.word	0x20030134

0802a578 <__ascii_mbtowc>:
 802a578:	b082      	sub	sp, #8
 802a57a:	b901      	cbnz	r1, 802a57e <__ascii_mbtowc+0x6>
 802a57c:	a901      	add	r1, sp, #4
 802a57e:	b142      	cbz	r2, 802a592 <__ascii_mbtowc+0x1a>
 802a580:	b14b      	cbz	r3, 802a596 <__ascii_mbtowc+0x1e>
 802a582:	7813      	ldrb	r3, [r2, #0]
 802a584:	600b      	str	r3, [r1, #0]
 802a586:	7812      	ldrb	r2, [r2, #0]
 802a588:	1e10      	subs	r0, r2, #0
 802a58a:	bf18      	it	ne
 802a58c:	2001      	movne	r0, #1
 802a58e:	b002      	add	sp, #8
 802a590:	4770      	bx	lr
 802a592:	4610      	mov	r0, r2
 802a594:	e7fb      	b.n	802a58e <__ascii_mbtowc+0x16>
 802a596:	f06f 0001 	mvn.w	r0, #1
 802a59a:	e7f8      	b.n	802a58e <__ascii_mbtowc+0x16>

0802a59c <_realloc_r>:
 802a59c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802a5a0:	4680      	mov	r8, r0
 802a5a2:	4614      	mov	r4, r2
 802a5a4:	460e      	mov	r6, r1
 802a5a6:	b921      	cbnz	r1, 802a5b2 <_realloc_r+0x16>
 802a5a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802a5ac:	4611      	mov	r1, r2
 802a5ae:	f7fb bb99 	b.w	8025ce4 <_malloc_r>
 802a5b2:	b92a      	cbnz	r2, 802a5c0 <_realloc_r+0x24>
 802a5b4:	f7fb fb2a 	bl	8025c0c <_free_r>
 802a5b8:	4625      	mov	r5, r4
 802a5ba:	4628      	mov	r0, r5
 802a5bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802a5c0:	f000 f86d 	bl	802a69e <_malloc_usable_size_r>
 802a5c4:	4284      	cmp	r4, r0
 802a5c6:	4607      	mov	r7, r0
 802a5c8:	d802      	bhi.n	802a5d0 <_realloc_r+0x34>
 802a5ca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 802a5ce:	d812      	bhi.n	802a5f6 <_realloc_r+0x5a>
 802a5d0:	4621      	mov	r1, r4
 802a5d2:	4640      	mov	r0, r8
 802a5d4:	f7fb fb86 	bl	8025ce4 <_malloc_r>
 802a5d8:	4605      	mov	r5, r0
 802a5da:	2800      	cmp	r0, #0
 802a5dc:	d0ed      	beq.n	802a5ba <_realloc_r+0x1e>
 802a5de:	42bc      	cmp	r4, r7
 802a5e0:	4622      	mov	r2, r4
 802a5e2:	4631      	mov	r1, r6
 802a5e4:	bf28      	it	cs
 802a5e6:	463a      	movcs	r2, r7
 802a5e8:	f7fb f86e 	bl	80256c8 <memcpy>
 802a5ec:	4631      	mov	r1, r6
 802a5ee:	4640      	mov	r0, r8
 802a5f0:	f7fb fb0c 	bl	8025c0c <_free_r>
 802a5f4:	e7e1      	b.n	802a5ba <_realloc_r+0x1e>
 802a5f6:	4635      	mov	r5, r6
 802a5f8:	e7df      	b.n	802a5ba <_realloc_r+0x1e>

0802a5fa <_raise_r>:
 802a5fa:	291f      	cmp	r1, #31
 802a5fc:	b538      	push	{r3, r4, r5, lr}
 802a5fe:	4604      	mov	r4, r0
 802a600:	460d      	mov	r5, r1
 802a602:	d904      	bls.n	802a60e <_raise_r+0x14>
 802a604:	2316      	movs	r3, #22
 802a606:	6003      	str	r3, [r0, #0]
 802a608:	f04f 30ff 	mov.w	r0, #4294967295
 802a60c:	bd38      	pop	{r3, r4, r5, pc}
 802a60e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 802a610:	b112      	cbz	r2, 802a618 <_raise_r+0x1e>
 802a612:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 802a616:	b94b      	cbnz	r3, 802a62c <_raise_r+0x32>
 802a618:	4620      	mov	r0, r4
 802a61a:	f000 f831 	bl	802a680 <_getpid_r>
 802a61e:	462a      	mov	r2, r5
 802a620:	4601      	mov	r1, r0
 802a622:	4620      	mov	r0, r4
 802a624:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802a628:	f000 b818 	b.w	802a65c <_kill_r>
 802a62c:	2b01      	cmp	r3, #1
 802a62e:	d00a      	beq.n	802a646 <_raise_r+0x4c>
 802a630:	1c59      	adds	r1, r3, #1
 802a632:	d103      	bne.n	802a63c <_raise_r+0x42>
 802a634:	2316      	movs	r3, #22
 802a636:	6003      	str	r3, [r0, #0]
 802a638:	2001      	movs	r0, #1
 802a63a:	e7e7      	b.n	802a60c <_raise_r+0x12>
 802a63c:	2400      	movs	r4, #0
 802a63e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 802a642:	4628      	mov	r0, r5
 802a644:	4798      	blx	r3
 802a646:	2000      	movs	r0, #0
 802a648:	e7e0      	b.n	802a60c <_raise_r+0x12>
 802a64a:	Address 0x000000000802a64a is out of bounds.


0802a64c <raise>:
 802a64c:	4b02      	ldr	r3, [pc, #8]	; (802a658 <raise+0xc>)
 802a64e:	4601      	mov	r1, r0
 802a650:	6818      	ldr	r0, [r3, #0]
 802a652:	f7ff bfd2 	b.w	802a5fa <_raise_r>
 802a656:	bf00      	nop
 802a658:	200004c4 	.word	0x200004c4

0802a65c <_kill_r>:
 802a65c:	b538      	push	{r3, r4, r5, lr}
 802a65e:	4d07      	ldr	r5, [pc, #28]	; (802a67c <_kill_r+0x20>)
 802a660:	2300      	movs	r3, #0
 802a662:	4604      	mov	r4, r0
 802a664:	4608      	mov	r0, r1
 802a666:	4611      	mov	r1, r2
 802a668:	602b      	str	r3, [r5, #0]
 802a66a:	f7dd fe5f 	bl	800832c <_kill>
 802a66e:	1c43      	adds	r3, r0, #1
 802a670:	d102      	bne.n	802a678 <_kill_r+0x1c>
 802a672:	682b      	ldr	r3, [r5, #0]
 802a674:	b103      	cbz	r3, 802a678 <_kill_r+0x1c>
 802a676:	6023      	str	r3, [r4, #0]
 802a678:	bd38      	pop	{r3, r4, r5, pc}
 802a67a:	bf00      	nop
 802a67c:	20030134 	.word	0x20030134

0802a680 <_getpid_r>:
 802a680:	f7dd be52 	b.w	8008328 <_getpid>

0802a684 <__ascii_wctomb>:
 802a684:	b149      	cbz	r1, 802a69a <__ascii_wctomb+0x16>
 802a686:	2aff      	cmp	r2, #255	; 0xff
 802a688:	bf85      	ittet	hi
 802a68a:	238a      	movhi	r3, #138	; 0x8a
 802a68c:	6003      	strhi	r3, [r0, #0]
 802a68e:	700a      	strbls	r2, [r1, #0]
 802a690:	f04f 30ff 	movhi.w	r0, #4294967295
 802a694:	bf98      	it	ls
 802a696:	2001      	movls	r0, #1
 802a698:	4770      	bx	lr
 802a69a:	4608      	mov	r0, r1
 802a69c:	4770      	bx	lr

0802a69e <_malloc_usable_size_r>:
 802a69e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802a6a2:	1f18      	subs	r0, r3, #4
 802a6a4:	2b00      	cmp	r3, #0
 802a6a6:	bfbc      	itt	lt
 802a6a8:	580b      	ldrlt	r3, [r1, r0]
 802a6aa:	18c0      	addlt	r0, r0, r3
 802a6ac:	4770      	bx	lr
 802a6ae:	Address 0x000000000802a6ae is out of bounds.


0802a6b0 <_init>:
 802a6b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802a6b2:	bf00      	nop
 802a6b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802a6b6:	bc08      	pop	{r3}
 802a6b8:	469e      	mov	lr, r3
 802a6ba:	4770      	bx	lr

0802a6bc <_fini>:
 802a6bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802a6be:	bf00      	nop
 802a6c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802a6c2:	bc08      	pop	{r3}
 802a6c4:	469e      	mov	lr, r3
 802a6c6:	4770      	bx	lr
