library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 16;
    stages: integer := 1
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n3027_o : std_logic;
  signal n3028_o : std_logic;
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic;
  signal n3032_o : std_logic;
  signal n3033_o : std_logic;
  signal n3034_o : std_logic;
  signal n3035_o : std_logic;
  signal n3036_o : std_logic_vector (2 downto 0);
begin
  o <= n3036_o;
  -- vhdl_source/peres.vhdl:13:17
  n3027_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n3028_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n3029_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n3030_o <= n3028_o xor n3029_o;
  -- vhdl_source/peres.vhdl:15:17
  n3031_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n3032_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n3033_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n3034_o <= n3032_o and n3033_o;
  -- vhdl_source/peres.vhdl:15:21
  n3035_o <= n3031_o xor n3034_o;
  n3036_o <= n3027_o & n3030_o & n3035_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n2142_o : std_logic;
  signal n2143_o : std_logic;
  signal n2144_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2145 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2148_o : std_logic;
  signal n2149_o : std_logic;
  signal n2150_o : std_logic;
  signal n2151_o : std_logic;
  signal n2152_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2153 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2156_o : std_logic;
  signal n2157_o : std_logic;
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2161 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2164_o : std_logic;
  signal n2165_o : std_logic;
  signal n2166_o : std_logic;
  signal n2167_o : std_logic;
  signal n2168_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2169 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2172_o : std_logic;
  signal n2173_o : std_logic;
  signal n2174_o : std_logic;
  signal n2175_o : std_logic;
  signal n2176_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2177 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2180_o : std_logic;
  signal n2181_o : std_logic;
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal n2184_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2185 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2188_o : std_logic;
  signal n2189_o : std_logic;
  signal n2190_o : std_logic;
  signal n2191_o : std_logic;
  signal n2192_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2193 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2196_o : std_logic;
  signal n2197_o : std_logic;
  signal n2198_o : std_logic;
  signal n2199_o : std_logic;
  signal n2200_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2201 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2204_o : std_logic;
  signal n2205_o : std_logic;
  signal n2206_o : std_logic;
  signal n2207_o : std_logic;
  signal n2208_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2209 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2212_o : std_logic;
  signal n2213_o : std_logic;
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2217 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2220_o : std_logic;
  signal n2221_o : std_logic;
  signal n2222_o : std_logic;
  signal n2223_o : std_logic;
  signal n2224_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2225 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2228_o : std_logic;
  signal n2229_o : std_logic;
  signal n2230_o : std_logic;
  signal n2231_o : std_logic;
  signal n2232_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2233 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2236_o : std_logic;
  signal n2237_o : std_logic;
  signal n2238_o : std_logic;
  signal n2239_o : std_logic;
  signal n2240_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2241 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2244_o : std_logic;
  signal n2245_o : std_logic;
  signal n2246_o : std_logic;
  signal n2247_o : std_logic;
  signal n2248_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2249 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2252_o : std_logic;
  signal n2253_o : std_logic;
  signal n2254_o : std_logic;
  signal n2255_o : std_logic;
  signal n2256_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n2257 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2260_o : std_logic;
  signal n2261_o : std_logic;
  signal n2262_o : std_logic;
  signal n2263_o : std_logic;
  signal n2264_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n2265 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2268_o : std_logic;
  signal n2269_o : std_logic;
  signal n2270_o : std_logic;
  signal n2271_o : std_logic;
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic;
  signal n2276_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n2277 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic;
  signal n2284_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n2285 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal n2291_o : std_logic;
  signal n2292_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2293 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2296_o : std_logic;
  signal n2297_o : std_logic;
  signal n2298_o : std_logic;
  signal n2299_o : std_logic;
  signal n2300_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2301 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2304_o : std_logic;
  signal n2305_o : std_logic;
  signal n2306_o : std_logic;
  signal n2307_o : std_logic;
  signal n2308_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2309 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2312_o : std_logic;
  signal n2313_o : std_logic;
  signal n2314_o : std_logic;
  signal n2315_o : std_logic;
  signal n2316_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2317 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2320_o : std_logic;
  signal n2321_o : std_logic;
  signal n2322_o : std_logic;
  signal n2323_o : std_logic;
  signal n2324_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2325 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2328_o : std_logic;
  signal n2329_o : std_logic;
  signal n2330_o : std_logic;
  signal n2331_o : std_logic;
  signal n2332_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2333 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2336_o : std_logic;
  signal n2337_o : std_logic;
  signal n2338_o : std_logic;
  signal n2339_o : std_logic;
  signal n2340_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2341 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2344_o : std_logic;
  signal n2345_o : std_logic;
  signal n2346_o : std_logic;
  signal n2347_o : std_logic;
  signal n2348_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2349 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2352_o : std_logic;
  signal n2353_o : std_logic;
  signal n2354_o : std_logic;
  signal n2355_o : std_logic;
  signal n2356_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2357 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2360_o : std_logic;
  signal n2361_o : std_logic;
  signal n2362_o : std_logic;
  signal n2363_o : std_logic;
  signal n2364_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2365 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2368_o : std_logic;
  signal n2369_o : std_logic;
  signal n2370_o : std_logic;
  signal n2371_o : std_logic;
  signal n2372_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2373 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2376_o : std_logic;
  signal n2377_o : std_logic;
  signal n2378_o : std_logic;
  signal n2379_o : std_logic;
  signal n2380_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2381 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2384_o : std_logic;
  signal n2385_o : std_logic;
  signal n2386_o : std_logic;
  signal n2387_o : std_logic;
  signal n2388_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2389 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2392_o : std_logic;
  signal n2393_o : std_logic;
  signal n2394_o : std_logic_vector (1 downto 0);
  signal n2395_o : std_logic;
  signal n2396_o : std_logic;
  signal n2397_o : std_logic;
  signal n2398_o : std_logic_vector (1 downto 0);
  signal n2399_o : std_logic;
  signal n2400_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2401 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2404_o : std_logic;
  signal n2405_o : std_logic;
  signal n2406_o : std_logic;
  signal n2407_o : std_logic;
  signal n2408_o : std_logic;
  signal n2409_o : std_logic_vector (1 downto 0);
  signal n2410_o : std_logic;
  signal n2411_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2412 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2415_o : std_logic;
  signal n2416_o : std_logic;
  signal n2417_o : std_logic;
  signal n2418_o : std_logic;
  signal n2419_o : std_logic;
  signal n2420_o : std_logic_vector (1 downto 0);
  signal n2421_o : std_logic;
  signal n2422_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2423 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2426_o : std_logic;
  signal n2427_o : std_logic;
  signal n2428_o : std_logic;
  signal n2429_o : std_logic;
  signal n2430_o : std_logic;
  signal n2431_o : std_logic_vector (1 downto 0);
  signal n2432_o : std_logic;
  signal n2433_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2434 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2437_o : std_logic;
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic;
  signal n2441_o : std_logic;
  signal n2442_o : std_logic_vector (1 downto 0);
  signal n2443_o : std_logic;
  signal n2444_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2445 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2448_o : std_logic;
  signal n2449_o : std_logic;
  signal n2450_o : std_logic;
  signal n2451_o : std_logic;
  signal n2452_o : std_logic;
  signal n2453_o : std_logic_vector (1 downto 0);
  signal n2454_o : std_logic;
  signal n2455_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2456 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic;
  signal n2462_o : std_logic;
  signal n2463_o : std_logic;
  signal n2464_o : std_logic_vector (1 downto 0);
  signal n2465_o : std_logic;
  signal n2466_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2467 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2470_o : std_logic;
  signal n2471_o : std_logic;
  signal n2472_o : std_logic;
  signal n2473_o : std_logic;
  signal n2474_o : std_logic;
  signal n2475_o : std_logic_vector (1 downto 0);
  signal n2476_o : std_logic;
  signal n2477_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2478 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2481_o : std_logic;
  signal n2482_o : std_logic;
  signal n2483_o : std_logic;
  signal n2484_o : std_logic;
  signal n2485_o : std_logic;
  signal n2486_o : std_logic_vector (1 downto 0);
  signal n2487_o : std_logic;
  signal n2488_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2489 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2492_o : std_logic;
  signal n2493_o : std_logic;
  signal n2494_o : std_logic;
  signal n2495_o : std_logic;
  signal n2496_o : std_logic;
  signal n2497_o : std_logic_vector (1 downto 0);
  signal n2498_o : std_logic;
  signal n2499_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2500 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2503_o : std_logic;
  signal n2504_o : std_logic;
  signal n2505_o : std_logic;
  signal n2506_o : std_logic;
  signal n2507_o : std_logic;
  signal n2508_o : std_logic_vector (1 downto 0);
  signal n2509_o : std_logic;
  signal n2510_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2511 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2514_o : std_logic;
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic;
  signal n2518_o : std_logic;
  signal n2519_o : std_logic_vector (1 downto 0);
  signal n2520_o : std_logic;
  signal n2521_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2522 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2525_o : std_logic;
  signal n2526_o : std_logic;
  signal n2527_o : std_logic;
  signal n2528_o : std_logic;
  signal n2529_o : std_logic;
  signal n2530_o : std_logic_vector (1 downto 0);
  signal n2531_o : std_logic;
  signal n2532_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2533 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2536_o : std_logic;
  signal n2537_o : std_logic;
  signal n2538_o : std_logic;
  signal n2539_o : std_logic;
  signal n2540_o : std_logic;
  signal n2541_o : std_logic_vector (1 downto 0);
  signal n2542_o : std_logic;
  signal n2543_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2544 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic;
  signal n2550_o : std_logic;
  signal n2551_o : std_logic;
  signal n2552_o : std_logic_vector (1 downto 0);
  signal n2553_o : std_logic;
  signal n2554_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n2555 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2558_o : std_logic;
  signal n2559_o : std_logic;
  signal n2560_o : std_logic;
  signal n2561_o : std_logic;
  signal n2562_o : std_logic;
  signal n2563_o : std_logic_vector (1 downto 0);
  signal n2564_o : std_logic;
  signal n2565_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n2566 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2569_o : std_logic;
  signal n2570_o : std_logic;
  signal n2571_o : std_logic;
  signal n2572_o : std_logic;
  signal n2573_o : std_logic;
  signal n2574_o : std_logic;
  signal n2575_o : std_logic;
  signal n2576_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2577 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2580_o : std_logic;
  signal n2581_o : std_logic;
  signal n2582_o : std_logic;
  signal n2583_o : std_logic;
  signal n2584_o : std_logic_vector (1 downto 0);
  signal n2585_o : std_logic;
  signal n2586_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n2587 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2590_o : std_logic;
  signal n2591_o : std_logic;
  signal n2592_o : std_logic;
  signal n2593_o : std_logic;
  signal n2594_o : std_logic;
  signal n2595_o : std_logic_vector (1 downto 0);
  signal n2596_o : std_logic;
  signal n2597_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n2598 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2601_o : std_logic;
  signal n2602_o : std_logic;
  signal n2603_o : std_logic;
  signal n2604_o : std_logic;
  signal n2605_o : std_logic;
  signal n2606_o : std_logic_vector (1 downto 0);
  signal n2607_o : std_logic;
  signal n2608_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2609 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2612_o : std_logic;
  signal n2613_o : std_logic;
  signal n2614_o : std_logic;
  signal n2615_o : std_logic;
  signal n2616_o : std_logic;
  signal n2617_o : std_logic_vector (1 downto 0);
  signal n2618_o : std_logic;
  signal n2619_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2620 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2623_o : std_logic;
  signal n2624_o : std_logic;
  signal n2625_o : std_logic;
  signal n2626_o : std_logic;
  signal n2627_o : std_logic;
  signal n2628_o : std_logic_vector (1 downto 0);
  signal n2629_o : std_logic;
  signal n2630_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2631 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2634_o : std_logic;
  signal n2635_o : std_logic;
  signal n2636_o : std_logic;
  signal n2637_o : std_logic;
  signal n2638_o : std_logic;
  signal n2639_o : std_logic_vector (1 downto 0);
  signal n2640_o : std_logic;
  signal n2641_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2642 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2645_o : std_logic;
  signal n2646_o : std_logic;
  signal n2647_o : std_logic;
  signal n2648_o : std_logic;
  signal n2649_o : std_logic;
  signal n2650_o : std_logic_vector (1 downto 0);
  signal n2651_o : std_logic;
  signal n2652_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2653 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2656_o : std_logic;
  signal n2657_o : std_logic;
  signal n2658_o : std_logic;
  signal n2659_o : std_logic;
  signal n2660_o : std_logic;
  signal n2661_o : std_logic_vector (1 downto 0);
  signal n2662_o : std_logic;
  signal n2663_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2664 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2667_o : std_logic;
  signal n2668_o : std_logic;
  signal n2669_o : std_logic;
  signal n2670_o : std_logic;
  signal n2671_o : std_logic;
  signal n2672_o : std_logic_vector (1 downto 0);
  signal n2673_o : std_logic;
  signal n2674_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2675 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2678_o : std_logic;
  signal n2679_o : std_logic;
  signal n2680_o : std_logic;
  signal n2681_o : std_logic;
  signal n2682_o : std_logic;
  signal n2683_o : std_logic_vector (1 downto 0);
  signal n2684_o : std_logic;
  signal n2685_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2686 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2689_o : std_logic;
  signal n2690_o : std_logic;
  signal n2691_o : std_logic;
  signal n2692_o : std_logic;
  signal n2693_o : std_logic;
  signal n2694_o : std_logic_vector (1 downto 0);
  signal n2695_o : std_logic;
  signal n2696_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2697 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2700_o : std_logic;
  signal n2701_o : std_logic;
  signal n2702_o : std_logic;
  signal n2703_o : std_logic;
  signal n2704_o : std_logic;
  signal n2705_o : std_logic_vector (1 downto 0);
  signal n2706_o : std_logic;
  signal n2707_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2708 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2711_o : std_logic;
  signal n2712_o : std_logic;
  signal n2713_o : std_logic;
  signal n2714_o : std_logic;
  signal n2715_o : std_logic;
  signal n2716_o : std_logic_vector (1 downto 0);
  signal n2717_o : std_logic;
  signal n2718_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2719 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2722_o : std_logic;
  signal n2723_o : std_logic;
  signal n2724_o : std_logic;
  signal n2725_o : std_logic;
  signal n2726_o : std_logic;
  signal n2727_o : std_logic_vector (1 downto 0);
  signal n2728_o : std_logic;
  signal n2729_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2730 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2733_o : std_logic;
  signal n2734_o : std_logic;
  signal n2735_o : std_logic;
  signal n2736_o : std_logic;
  signal n2737_o : std_logic;
  signal n2738_o : std_logic_vector (1 downto 0);
  signal n2739_o : std_logic;
  signal n2740_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2741 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2744_o : std_logic;
  signal n2745_o : std_logic;
  signal n2746_o : std_logic;
  signal n2747_o : std_logic;
  signal n2748_o : std_logic;
  signal n2749_o : std_logic_vector (1 downto 0);
  signal n2750_o : std_logic;
  signal n2751_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2752 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2755_o : std_logic;
  signal n2756_o : std_logic;
  signal n2757_o : std_logic;
  signal n2758_o : std_logic;
  signal n2759_o : std_logic_vector (1 downto 0);
  signal n2760_o : std_logic;
  signal n2761_o : std_logic;
  signal n2762_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2763 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2766_o : std_logic;
  signal n2767_o : std_logic;
  signal n2768_o : std_logic;
  signal n2769_o : std_logic;
  signal n2770_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2771 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2774_o : std_logic;
  signal n2775_o : std_logic;
  signal n2776_o : std_logic;
  signal n2777_o : std_logic;
  signal n2778_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2779 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2782_o : std_logic;
  signal n2783_o : std_logic;
  signal n2784_o : std_logic;
  signal n2785_o : std_logic;
  signal n2786_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2787 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2790_o : std_logic;
  signal n2791_o : std_logic;
  signal n2792_o : std_logic;
  signal n2793_o : std_logic;
  signal n2794_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2795 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2798_o : std_logic;
  signal n2799_o : std_logic;
  signal n2800_o : std_logic;
  signal n2801_o : std_logic;
  signal n2802_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2803 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2806_o : std_logic;
  signal n2807_o : std_logic;
  signal n2808_o : std_logic;
  signal n2809_o : std_logic;
  signal n2810_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2811 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2814_o : std_logic;
  signal n2815_o : std_logic;
  signal n2816_o : std_logic;
  signal n2817_o : std_logic;
  signal n2818_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2819 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2822_o : std_logic;
  signal n2823_o : std_logic;
  signal n2824_o : std_logic;
  signal n2825_o : std_logic;
  signal n2826_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n2827 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2830_o : std_logic;
  signal n2831_o : std_logic;
  signal n2832_o : std_logic;
  signal n2833_o : std_logic;
  signal n2834_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n2835 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2838_o : std_logic;
  signal n2839_o : std_logic;
  signal n2840_o : std_logic;
  signal n2841_o : std_logic;
  signal n2842_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n2843 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2846_o : std_logic;
  signal n2847_o : std_logic;
  signal n2848_o : std_logic;
  signal n2849_o : std_logic;
  signal n2850_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n2851 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2854_o : std_logic;
  signal n2855_o : std_logic;
  signal n2856_o : std_logic;
  signal n2857_o : std_logic;
  signal n2858_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n2859 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2862_o : std_logic;
  signal n2863_o : std_logic;
  signal n2864_o : std_logic;
  signal n2865_o : std_logic;
  signal n2866_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n2867 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2870_o : std_logic;
  signal n2871_o : std_logic;
  signal n2872_o : std_logic;
  signal n2873_o : std_logic;
  signal n2874_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n2875 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2878_o : std_logic;
  signal n2879_o : std_logic;
  signal n2880_o : std_logic;
  signal n2881_o : std_logic;
  signal n2882_o : std_logic;
  signal n2883_o : std_logic;
  signal n2884_o : std_logic;
  signal n2885_o : std_logic;
  signal n2886_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2887 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2890_o : std_logic;
  signal n2891_o : std_logic;
  signal n2892_o : std_logic;
  signal n2893_o : std_logic;
  signal n2894_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2895 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2898_o : std_logic;
  signal n2899_o : std_logic;
  signal n2900_o : std_logic;
  signal n2901_o : std_logic;
  signal n2902_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2903 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2906_o : std_logic;
  signal n2907_o : std_logic;
  signal n2908_o : std_logic;
  signal n2909_o : std_logic;
  signal n2910_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2911 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2914_o : std_logic;
  signal n2915_o : std_logic;
  signal n2916_o : std_logic;
  signal n2917_o : std_logic;
  signal n2918_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2919 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2922_o : std_logic;
  signal n2923_o : std_logic;
  signal n2924_o : std_logic;
  signal n2925_o : std_logic;
  signal n2926_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2927 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2930_o : std_logic;
  signal n2931_o : std_logic;
  signal n2932_o : std_logic;
  signal n2933_o : std_logic;
  signal n2934_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2935 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2938_o : std_logic;
  signal n2939_o : std_logic;
  signal n2940_o : std_logic;
  signal n2941_o : std_logic;
  signal n2942_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2943 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2946_o : std_logic;
  signal n2947_o : std_logic;
  signal n2948_o : std_logic;
  signal n2949_o : std_logic;
  signal n2950_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2951 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2954_o : std_logic;
  signal n2955_o : std_logic;
  signal n2956_o : std_logic;
  signal n2957_o : std_logic;
  signal n2958_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n2959 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2962_o : std_logic;
  signal n2963_o : std_logic;
  signal n2964_o : std_logic;
  signal n2965_o : std_logic;
  signal n2966_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n2967 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2970_o : std_logic;
  signal n2971_o : std_logic;
  signal n2972_o : std_logic;
  signal n2973_o : std_logic;
  signal n2974_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n2975 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2978_o : std_logic;
  signal n2979_o : std_logic;
  signal n2980_o : std_logic;
  signal n2981_o : std_logic;
  signal n2982_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n2983 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2986_o : std_logic;
  signal n2987_o : std_logic;
  signal n2988_o : std_logic;
  signal n2989_o : std_logic;
  signal n2990_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n2991 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2994_o : std_logic;
  signal n2995_o : std_logic;
  signal n2996_o : std_logic;
  signal n2997_o : std_logic;
  signal n2998_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n2999 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3002_o : std_logic;
  signal n3003_o : std_logic;
  signal n3004_o : std_logic;
  signal n3005_o : std_logic;
  signal n3006_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n3007 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3010_o : std_logic;
  signal n3011_o : std_logic;
  signal n3012_o : std_logic_vector (16 downto 0);
  signal n3013_o : std_logic_vector (16 downto 0);
  signal n3014_o : std_logic_vector (16 downto 0);
  signal n3015_o : std_logic_vector (16 downto 0);
  signal n3016_o : std_logic_vector (16 downto 0);
  signal n3017_o : std_logic_vector (16 downto 0);
  signal n3018_o : std_logic_vector (16 downto 0);
  signal n3019_o : std_logic_vector (16 downto 0);
  signal n3020_o : std_logic_vector (16 downto 0);
  signal n3021_o : std_logic_vector (16 downto 0);
  signal n3022_o : std_logic_vector (16 downto 0);
  signal n3023_o : std_logic_vector (16 downto 0);
  signal n3024_o : std_logic_vector (16 downto 0);
  signal n3025_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3012_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3013_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3014_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3015_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3016_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3017_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3018_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3019_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3020_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3021_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3022_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3023_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3024_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3025_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2142_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2143_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2144_o <= n2142_o & n2143_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2145 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2144_o,
    o => gen1_n1_cnot1_j_o);
  n2148_o <= gen1_n1_cnot1_j_n2145 (1);
  n2149_o <= gen1_n1_cnot1_j_n2145 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2150_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2151_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2152_o <= n2150_o & n2151_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2153 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2152_o,
    o => gen1_n2_cnot1_j_o);
  n2156_o <= gen1_n2_cnot1_j_n2153 (1);
  n2157_o <= gen1_n2_cnot1_j_n2153 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2158_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2159_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2160_o <= n2158_o & n2159_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2161 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2160_o,
    o => gen1_n3_cnot1_j_o);
  n2164_o <= gen1_n3_cnot1_j_n2161 (1);
  n2165_o <= gen1_n3_cnot1_j_n2161 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2166_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2167_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2168_o <= n2166_o & n2167_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2169 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2168_o,
    o => gen1_n4_cnot1_j_o);
  n2172_o <= gen1_n4_cnot1_j_n2169 (1);
  n2173_o <= gen1_n4_cnot1_j_n2169 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2174_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2175_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2176_o <= n2174_o & n2175_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2177 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2176_o,
    o => gen1_n5_cnot1_j_o);
  n2180_o <= gen1_n5_cnot1_j_n2177 (1);
  n2181_o <= gen1_n5_cnot1_j_n2177 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2182_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2183_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2184_o <= n2182_o & n2183_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2185 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2184_o,
    o => gen1_n6_cnot1_j_o);
  n2188_o <= gen1_n6_cnot1_j_n2185 (1);
  n2189_o <= gen1_n6_cnot1_j_n2185 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2190_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2191_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2192_o <= n2190_o & n2191_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2193 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2192_o,
    o => gen1_n7_cnot1_j_o);
  n2196_o <= gen1_n7_cnot1_j_n2193 (1);
  n2197_o <= gen1_n7_cnot1_j_n2193 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2198_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2199_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2200_o <= n2198_o & n2199_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2201 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2200_o,
    o => gen1_n8_cnot1_j_o);
  n2204_o <= gen1_n8_cnot1_j_n2201 (1);
  n2205_o <= gen1_n8_cnot1_j_n2201 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2206_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2207_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2208_o <= n2206_o & n2207_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2209 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2208_o,
    o => gen1_n9_cnot1_j_o);
  n2212_o <= gen1_n9_cnot1_j_n2209 (1);
  n2213_o <= gen1_n9_cnot1_j_n2209 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2214_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2215_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2216_o <= n2214_o & n2215_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2217 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2216_o,
    o => gen1_n10_cnot1_j_o);
  n2220_o <= gen1_n10_cnot1_j_n2217 (1);
  n2221_o <= gen1_n10_cnot1_j_n2217 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2222_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2223_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2224_o <= n2222_o & n2223_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2225 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2224_o,
    o => gen1_n11_cnot1_j_o);
  n2228_o <= gen1_n11_cnot1_j_n2225 (1);
  n2229_o <= gen1_n11_cnot1_j_n2225 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2230_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2231_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2232_o <= n2230_o & n2231_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2233 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2232_o,
    o => gen1_n12_cnot1_j_o);
  n2236_o <= gen1_n12_cnot1_j_n2233 (1);
  n2237_o <= gen1_n12_cnot1_j_n2233 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2238_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2239_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2240_o <= n2238_o & n2239_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2241 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2240_o,
    o => gen1_n13_cnot1_j_o);
  n2244_o <= gen1_n13_cnot1_j_n2241 (1);
  n2245_o <= gen1_n13_cnot1_j_n2241 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2246_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2247_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2248_o <= n2246_o & n2247_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2249 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2248_o,
    o => gen1_n14_cnot1_j_o);
  n2252_o <= gen1_n14_cnot1_j_n2249 (1);
  n2253_o <= gen1_n14_cnot1_j_n2249 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2254_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2255_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2256_o <= n2254_o & n2255_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n2257 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n2256_o,
    o => gen1_n15_cnot1_j_o);
  n2260_o <= gen1_n15_cnot1_j_n2257 (1);
  n2261_o <= gen1_n15_cnot1_j_n2257 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2262_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2263_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2264_o <= n2262_o & n2263_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n2265 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n2264_o,
    o => gen1_n16_cnot1_j_o);
  n2268_o <= gen1_n16_cnot1_j_n2265 (1);
  n2269_o <= gen1_n16_cnot1_j_n2265 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2270_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2271_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2272_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2273_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2274_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2275_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2276_o <= n2274_o & n2275_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n2277 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n2276_o,
    o => gen2_n16_cnot2_j_o);
  n2280_o <= gen2_n16_cnot2_j_n2277 (1);
  n2281_o <= gen2_n16_cnot2_j_n2277 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2282_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2283_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2284_o <= n2282_o & n2283_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n2285 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n2284_o,
    o => gen2_n15_cnot2_j_o);
  n2288_o <= gen2_n15_cnot2_j_n2285 (1);
  n2289_o <= gen2_n15_cnot2_j_n2285 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2290_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2291_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2292_o <= n2290_o & n2291_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2293 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2292_o,
    o => gen2_n14_cnot2_j_o);
  n2296_o <= gen2_n14_cnot2_j_n2293 (1);
  n2297_o <= gen2_n14_cnot2_j_n2293 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2298_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2299_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2300_o <= n2298_o & n2299_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2301 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2300_o,
    o => gen2_n13_cnot2_j_o);
  n2304_o <= gen2_n13_cnot2_j_n2301 (1);
  n2305_o <= gen2_n13_cnot2_j_n2301 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2306_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2307_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2308_o <= n2306_o & n2307_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2309 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2308_o,
    o => gen2_n12_cnot2_j_o);
  n2312_o <= gen2_n12_cnot2_j_n2309 (1);
  n2313_o <= gen2_n12_cnot2_j_n2309 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2314_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2315_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2316_o <= n2314_o & n2315_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2317 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2316_o,
    o => gen2_n11_cnot2_j_o);
  n2320_o <= gen2_n11_cnot2_j_n2317 (1);
  n2321_o <= gen2_n11_cnot2_j_n2317 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2322_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2323_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2324_o <= n2322_o & n2323_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2325 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2324_o,
    o => gen2_n10_cnot2_j_o);
  n2328_o <= gen2_n10_cnot2_j_n2325 (1);
  n2329_o <= gen2_n10_cnot2_j_n2325 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2330_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2331_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2332_o <= n2330_o & n2331_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2333 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2332_o,
    o => gen2_n9_cnot2_j_o);
  n2336_o <= gen2_n9_cnot2_j_n2333 (1);
  n2337_o <= gen2_n9_cnot2_j_n2333 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2338_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2339_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2340_o <= n2338_o & n2339_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2341 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2340_o,
    o => gen2_n8_cnot2_j_o);
  n2344_o <= gen2_n8_cnot2_j_n2341 (1);
  n2345_o <= gen2_n8_cnot2_j_n2341 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2346_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2347_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2348_o <= n2346_o & n2347_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2349 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2348_o,
    o => gen2_n7_cnot2_j_o);
  n2352_o <= gen2_n7_cnot2_j_n2349 (1);
  n2353_o <= gen2_n7_cnot2_j_n2349 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2354_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2355_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2356_o <= n2354_o & n2355_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2357 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2356_o,
    o => gen2_n6_cnot2_j_o);
  n2360_o <= gen2_n6_cnot2_j_n2357 (1);
  n2361_o <= gen2_n6_cnot2_j_n2357 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2362_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2363_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2364_o <= n2362_o & n2363_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2365 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2364_o,
    o => gen2_n5_cnot2_j_o);
  n2368_o <= gen2_n5_cnot2_j_n2365 (1);
  n2369_o <= gen2_n5_cnot2_j_n2365 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2370_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2371_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2372_o <= n2370_o & n2371_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2373 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2372_o,
    o => gen2_n4_cnot2_j_o);
  n2376_o <= gen2_n4_cnot2_j_n2373 (1);
  n2377_o <= gen2_n4_cnot2_j_n2373 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2378_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2379_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2380_o <= n2378_o & n2379_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2381 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2380_o,
    o => gen2_n3_cnot2_j_o);
  n2384_o <= gen2_n3_cnot2_j_n2381 (1);
  n2385_o <= gen2_n3_cnot2_j_n2381 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2386_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2387_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2388_o <= n2386_o & n2387_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2389 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2388_o,
    o => gen2_n2_cnot2_j_o);
  n2392_o <= gen2_n2_cnot2_j_n2389 (1);
  n2393_o <= gen2_n2_cnot2_j_n2389 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2394_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2395_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2396_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2397_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2398_o <= n2396_o & n2397_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2399_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2400_o <= n2398_o & n2399_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2401 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2400_o,
    o => gen3_n1_ccnot3_j_o);
  n2404_o <= gen3_n1_ccnot3_j_n2401 (2);
  n2405_o <= gen3_n1_ccnot3_j_n2401 (1);
  n2406_o <= gen3_n1_ccnot3_j_n2401 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2407_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2408_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2409_o <= n2407_o & n2408_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2410_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2411_o <= n2409_o & n2410_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2412 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2411_o,
    o => gen3_n2_ccnot3_j_o);
  n2415_o <= gen3_n2_ccnot3_j_n2412 (2);
  n2416_o <= gen3_n2_ccnot3_j_n2412 (1);
  n2417_o <= gen3_n2_ccnot3_j_n2412 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2418_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2419_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2420_o <= n2418_o & n2419_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2421_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2422_o <= n2420_o & n2421_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2423 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2422_o,
    o => gen3_n3_ccnot3_j_o);
  n2426_o <= gen3_n3_ccnot3_j_n2423 (2);
  n2427_o <= gen3_n3_ccnot3_j_n2423 (1);
  n2428_o <= gen3_n3_ccnot3_j_n2423 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2429_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2430_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2431_o <= n2429_o & n2430_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2432_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2433_o <= n2431_o & n2432_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2434 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2433_o,
    o => gen3_n4_ccnot3_j_o);
  n2437_o <= gen3_n4_ccnot3_j_n2434 (2);
  n2438_o <= gen3_n4_ccnot3_j_n2434 (1);
  n2439_o <= gen3_n4_ccnot3_j_n2434 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2440_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2441_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2442_o <= n2440_o & n2441_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2443_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2444_o <= n2442_o & n2443_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2445 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2444_o,
    o => gen3_n5_ccnot3_j_o);
  n2448_o <= gen3_n5_ccnot3_j_n2445 (2);
  n2449_o <= gen3_n5_ccnot3_j_n2445 (1);
  n2450_o <= gen3_n5_ccnot3_j_n2445 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2451_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2452_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2453_o <= n2451_o & n2452_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2454_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2455_o <= n2453_o & n2454_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2456 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2455_o,
    o => gen3_n6_ccnot3_j_o);
  n2459_o <= gen3_n6_ccnot3_j_n2456 (2);
  n2460_o <= gen3_n6_ccnot3_j_n2456 (1);
  n2461_o <= gen3_n6_ccnot3_j_n2456 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2462_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2463_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2464_o <= n2462_o & n2463_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2465_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2466_o <= n2464_o & n2465_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2467 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2466_o,
    o => gen3_n7_ccnot3_j_o);
  n2470_o <= gen3_n7_ccnot3_j_n2467 (2);
  n2471_o <= gen3_n7_ccnot3_j_n2467 (1);
  n2472_o <= gen3_n7_ccnot3_j_n2467 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2473_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2474_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2475_o <= n2473_o & n2474_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2476_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2477_o <= n2475_o & n2476_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2478 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2477_o,
    o => gen3_n8_ccnot3_j_o);
  n2481_o <= gen3_n8_ccnot3_j_n2478 (2);
  n2482_o <= gen3_n8_ccnot3_j_n2478 (1);
  n2483_o <= gen3_n8_ccnot3_j_n2478 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2484_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2485_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2486_o <= n2484_o & n2485_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2487_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2488_o <= n2486_o & n2487_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2489 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2488_o,
    o => gen3_n9_ccnot3_j_o);
  n2492_o <= gen3_n9_ccnot3_j_n2489 (2);
  n2493_o <= gen3_n9_ccnot3_j_n2489 (1);
  n2494_o <= gen3_n9_ccnot3_j_n2489 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2495_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2496_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2497_o <= n2495_o & n2496_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2498_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2499_o <= n2497_o & n2498_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2500 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2499_o,
    o => gen3_n10_ccnot3_j_o);
  n2503_o <= gen3_n10_ccnot3_j_n2500 (2);
  n2504_o <= gen3_n10_ccnot3_j_n2500 (1);
  n2505_o <= gen3_n10_ccnot3_j_n2500 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2506_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2507_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2508_o <= n2506_o & n2507_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2509_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2510_o <= n2508_o & n2509_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2511 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2510_o,
    o => gen3_n11_ccnot3_j_o);
  n2514_o <= gen3_n11_ccnot3_j_n2511 (2);
  n2515_o <= gen3_n11_ccnot3_j_n2511 (1);
  n2516_o <= gen3_n11_ccnot3_j_n2511 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2517_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2518_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2519_o <= n2517_o & n2518_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2520_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2521_o <= n2519_o & n2520_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2522 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2521_o,
    o => gen3_n12_ccnot3_j_o);
  n2525_o <= gen3_n12_ccnot3_j_n2522 (2);
  n2526_o <= gen3_n12_ccnot3_j_n2522 (1);
  n2527_o <= gen3_n12_ccnot3_j_n2522 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2528_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2529_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2530_o <= n2528_o & n2529_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2531_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2532_o <= n2530_o & n2531_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2533 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2532_o,
    o => gen3_n13_ccnot3_j_o);
  n2536_o <= gen3_n13_ccnot3_j_n2533 (2);
  n2537_o <= gen3_n13_ccnot3_j_n2533 (1);
  n2538_o <= gen3_n13_ccnot3_j_n2533 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2539_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2540_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2541_o <= n2539_o & n2540_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2542_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2543_o <= n2541_o & n2542_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2544 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2543_o,
    o => gen3_n14_ccnot3_j_o);
  n2547_o <= gen3_n14_ccnot3_j_n2544 (2);
  n2548_o <= gen3_n14_ccnot3_j_n2544 (1);
  n2549_o <= gen3_n14_ccnot3_j_n2544 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2550_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2551_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2552_o <= n2550_o & n2551_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2553_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2554_o <= n2552_o & n2553_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n2555 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n2554_o,
    o => gen3_n15_ccnot3_j_o);
  n2558_o <= gen3_n15_ccnot3_j_n2555 (2);
  n2559_o <= gen3_n15_ccnot3_j_n2555 (1);
  n2560_o <= gen3_n15_ccnot3_j_n2555 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2561_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2562_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2563_o <= n2561_o & n2562_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2564_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2565_o <= n2563_o & n2564_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n2566 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n2565_o,
    o => gen3_n16_ccnot3_j_o);
  n2569_o <= gen3_n16_ccnot3_j_n2566 (2);
  n2570_o <= gen3_n16_ccnot3_j_n2566 (1);
  n2571_o <= gen3_n16_ccnot3_j_n2566 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2572_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2573_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2574_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2575_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2576_o <= n2574_o & n2575_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2577 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2576_o,
    o => cnot_4_o);
  n2580_o <= cnot_4_n2577 (1);
  n2581_o <= cnot_4_n2577 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2582_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2583_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2584_o <= n2582_o & n2583_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2585_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2586_o <= n2584_o & n2585_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n2587 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n2586_o,
    o => gen4_n15_peres4_j_o);
  n2590_o <= gen4_n15_peres4_j_n2587 (2);
  n2591_o <= gen4_n15_peres4_j_n2587 (1);
  n2592_o <= gen4_n15_peres4_j_n2587 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2593_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2594_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2595_o <= n2593_o & n2594_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2596_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2597_o <= n2595_o & n2596_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n2598 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n2597_o,
    o => gen4_n14_peres4_j_o);
  n2601_o <= gen4_n14_peres4_j_n2598 (2);
  n2602_o <= gen4_n14_peres4_j_n2598 (1);
  n2603_o <= gen4_n14_peres4_j_n2598 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2604_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2605_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2606_o <= n2604_o & n2605_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2607_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2608_o <= n2606_o & n2607_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2609 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2608_o,
    o => gen4_n13_peres4_j_o);
  n2612_o <= gen4_n13_peres4_j_n2609 (2);
  n2613_o <= gen4_n13_peres4_j_n2609 (1);
  n2614_o <= gen4_n13_peres4_j_n2609 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2615_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2616_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2617_o <= n2615_o & n2616_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2618_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2619_o <= n2617_o & n2618_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2620 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2619_o,
    o => gen4_n12_peres4_j_o);
  n2623_o <= gen4_n12_peres4_j_n2620 (2);
  n2624_o <= gen4_n12_peres4_j_n2620 (1);
  n2625_o <= gen4_n12_peres4_j_n2620 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2626_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2627_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2628_o <= n2626_o & n2627_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2629_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2630_o <= n2628_o & n2629_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2631 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2630_o,
    o => gen4_n11_peres4_j_o);
  n2634_o <= gen4_n11_peres4_j_n2631 (2);
  n2635_o <= gen4_n11_peres4_j_n2631 (1);
  n2636_o <= gen4_n11_peres4_j_n2631 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2637_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2638_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2639_o <= n2637_o & n2638_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2640_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2641_o <= n2639_o & n2640_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2642 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2641_o,
    o => gen4_n10_peres4_j_o);
  n2645_o <= gen4_n10_peres4_j_n2642 (2);
  n2646_o <= gen4_n10_peres4_j_n2642 (1);
  n2647_o <= gen4_n10_peres4_j_n2642 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2648_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2649_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2650_o <= n2648_o & n2649_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2651_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2652_o <= n2650_o & n2651_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2653 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2652_o,
    o => gen4_n9_peres4_j_o);
  n2656_o <= gen4_n9_peres4_j_n2653 (2);
  n2657_o <= gen4_n9_peres4_j_n2653 (1);
  n2658_o <= gen4_n9_peres4_j_n2653 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2659_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2660_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2661_o <= n2659_o & n2660_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2662_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2663_o <= n2661_o & n2662_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2664 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2663_o,
    o => gen4_n8_peres4_j_o);
  n2667_o <= gen4_n8_peres4_j_n2664 (2);
  n2668_o <= gen4_n8_peres4_j_n2664 (1);
  n2669_o <= gen4_n8_peres4_j_n2664 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2670_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2671_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2672_o <= n2670_o & n2671_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2673_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2674_o <= n2672_o & n2673_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2675 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2674_o,
    o => gen4_n7_peres4_j_o);
  n2678_o <= gen4_n7_peres4_j_n2675 (2);
  n2679_o <= gen4_n7_peres4_j_n2675 (1);
  n2680_o <= gen4_n7_peres4_j_n2675 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2681_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2682_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2683_o <= n2681_o & n2682_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2684_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2685_o <= n2683_o & n2684_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2686 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2685_o,
    o => gen4_n6_peres4_j_o);
  n2689_o <= gen4_n6_peres4_j_n2686 (2);
  n2690_o <= gen4_n6_peres4_j_n2686 (1);
  n2691_o <= gen4_n6_peres4_j_n2686 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2692_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2693_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2694_o <= n2692_o & n2693_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2695_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2696_o <= n2694_o & n2695_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2697 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2696_o,
    o => gen4_n5_peres4_j_o);
  n2700_o <= gen4_n5_peres4_j_n2697 (2);
  n2701_o <= gen4_n5_peres4_j_n2697 (1);
  n2702_o <= gen4_n5_peres4_j_n2697 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2703_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2704_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2705_o <= n2703_o & n2704_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2706_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2707_o <= n2705_o & n2706_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2708 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2707_o,
    o => gen4_n4_peres4_j_o);
  n2711_o <= gen4_n4_peres4_j_n2708 (2);
  n2712_o <= gen4_n4_peres4_j_n2708 (1);
  n2713_o <= gen4_n4_peres4_j_n2708 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2714_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2715_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2716_o <= n2714_o & n2715_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2717_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2718_o <= n2716_o & n2717_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2719 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2718_o,
    o => gen4_n3_peres4_j_o);
  n2722_o <= gen4_n3_peres4_j_n2719 (2);
  n2723_o <= gen4_n3_peres4_j_n2719 (1);
  n2724_o <= gen4_n3_peres4_j_n2719 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2725_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2726_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2727_o <= n2725_o & n2726_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2728_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2729_o <= n2727_o & n2728_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2730 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2729_o,
    o => gen4_n2_peres4_j_o);
  n2733_o <= gen4_n2_peres4_j_n2730 (2);
  n2734_o <= gen4_n2_peres4_j_n2730 (1);
  n2735_o <= gen4_n2_peres4_j_n2730 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2736_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2737_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2738_o <= n2736_o & n2737_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2739_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2740_o <= n2738_o & n2739_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2741 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2740_o,
    o => gen4_n1_peres4_j_o);
  n2744_o <= gen4_n1_peres4_j_n2741 (2);
  n2745_o <= gen4_n1_peres4_j_n2741 (1);
  n2746_o <= gen4_n1_peres4_j_n2741 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2747_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2748_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2749_o <= n2747_o & n2748_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2750_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2751_o <= n2749_o & n2750_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2752 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2751_o,
    o => gen4_n0_peres4_j_o);
  n2755_o <= gen4_n0_peres4_j_n2752 (2);
  n2756_o <= gen4_n0_peres4_j_n2752 (1);
  n2757_o <= gen4_n0_peres4_j_n2752 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2758_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2759_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2760_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2761_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2762_o <= n2760_o & n2761_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2763 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2762_o,
    o => gen5_n1_cnot5_j_o);
  n2766_o <= gen5_n1_cnot5_j_n2763 (1);
  n2767_o <= gen5_n1_cnot5_j_n2763 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2768_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2769_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2770_o <= n2768_o & n2769_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2771 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2770_o,
    o => gen5_n2_cnot5_j_o);
  n2774_o <= gen5_n2_cnot5_j_n2771 (1);
  n2775_o <= gen5_n2_cnot5_j_n2771 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2776_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2777_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2778_o <= n2776_o & n2777_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2779 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2778_o,
    o => gen5_n3_cnot5_j_o);
  n2782_o <= gen5_n3_cnot5_j_n2779 (1);
  n2783_o <= gen5_n3_cnot5_j_n2779 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2784_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2785_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2786_o <= n2784_o & n2785_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2787 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2786_o,
    o => gen5_n4_cnot5_j_o);
  n2790_o <= gen5_n4_cnot5_j_n2787 (1);
  n2791_o <= gen5_n4_cnot5_j_n2787 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2792_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2793_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2794_o <= n2792_o & n2793_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2795 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2794_o,
    o => gen5_n5_cnot5_j_o);
  n2798_o <= gen5_n5_cnot5_j_n2795 (1);
  n2799_o <= gen5_n5_cnot5_j_n2795 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2800_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2801_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2802_o <= n2800_o & n2801_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2803 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2802_o,
    o => gen5_n6_cnot5_j_o);
  n2806_o <= gen5_n6_cnot5_j_n2803 (1);
  n2807_o <= gen5_n6_cnot5_j_n2803 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2808_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2809_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2810_o <= n2808_o & n2809_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2811 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2810_o,
    o => gen5_n7_cnot5_j_o);
  n2814_o <= gen5_n7_cnot5_j_n2811 (1);
  n2815_o <= gen5_n7_cnot5_j_n2811 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2816_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2817_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2818_o <= n2816_o & n2817_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2819 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2818_o,
    o => gen5_n8_cnot5_j_o);
  n2822_o <= gen5_n8_cnot5_j_n2819 (1);
  n2823_o <= gen5_n8_cnot5_j_n2819 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2824_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2825_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2826_o <= n2824_o & n2825_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n2827 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n2826_o,
    o => gen5_n9_cnot5_j_o);
  n2830_o <= gen5_n9_cnot5_j_n2827 (1);
  n2831_o <= gen5_n9_cnot5_j_n2827 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2832_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2833_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2834_o <= n2832_o & n2833_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n2835 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n2834_o,
    o => gen5_n10_cnot5_j_o);
  n2838_o <= gen5_n10_cnot5_j_n2835 (1);
  n2839_o <= gen5_n10_cnot5_j_n2835 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2840_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2841_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2842_o <= n2840_o & n2841_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n2843 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n2842_o,
    o => gen5_n11_cnot5_j_o);
  n2846_o <= gen5_n11_cnot5_j_n2843 (1);
  n2847_o <= gen5_n11_cnot5_j_n2843 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2848_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2849_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2850_o <= n2848_o & n2849_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n2851 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n2850_o,
    o => gen5_n12_cnot5_j_o);
  n2854_o <= gen5_n12_cnot5_j_n2851 (1);
  n2855_o <= gen5_n12_cnot5_j_n2851 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2856_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2857_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2858_o <= n2856_o & n2857_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n2859 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n2858_o,
    o => gen5_n13_cnot5_j_o);
  n2862_o <= gen5_n13_cnot5_j_n2859 (1);
  n2863_o <= gen5_n13_cnot5_j_n2859 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2864_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2865_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2866_o <= n2864_o & n2865_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n2867 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n2866_o,
    o => gen5_n14_cnot5_j_o);
  n2870_o <= gen5_n14_cnot5_j_n2867 (1);
  n2871_o <= gen5_n14_cnot5_j_n2867 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2872_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2873_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2874_o <= n2872_o & n2873_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n2875 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n2874_o,
    o => gen5_n15_cnot5_j_o);
  n2878_o <= gen5_n15_cnot5_j_n2875 (1);
  n2879_o <= gen5_n15_cnot5_j_n2875 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2880_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2881_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2882_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2883_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2884_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2885_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2886_o <= n2884_o & n2885_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2887 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2886_o,
    o => gen6_n1_cnot1_j_o);
  n2890_o <= gen6_n1_cnot1_j_n2887 (1);
  n2891_o <= gen6_n1_cnot1_j_n2887 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2892_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2893_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2894_o <= n2892_o & n2893_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2895 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2894_o,
    o => gen6_n2_cnot1_j_o);
  n2898_o <= gen6_n2_cnot1_j_n2895 (1);
  n2899_o <= gen6_n2_cnot1_j_n2895 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2900_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2901_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2902_o <= n2900_o & n2901_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2903 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2902_o,
    o => gen6_n3_cnot1_j_o);
  n2906_o <= gen6_n3_cnot1_j_n2903 (1);
  n2907_o <= gen6_n3_cnot1_j_n2903 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2908_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2909_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2910_o <= n2908_o & n2909_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2911 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2910_o,
    o => gen6_n4_cnot1_j_o);
  n2914_o <= gen6_n4_cnot1_j_n2911 (1);
  n2915_o <= gen6_n4_cnot1_j_n2911 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2916_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2917_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2918_o <= n2916_o & n2917_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2919 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2918_o,
    o => gen6_n5_cnot1_j_o);
  n2922_o <= gen6_n5_cnot1_j_n2919 (1);
  n2923_o <= gen6_n5_cnot1_j_n2919 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2924_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2925_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2926_o <= n2924_o & n2925_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2927 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2926_o,
    o => gen6_n6_cnot1_j_o);
  n2930_o <= gen6_n6_cnot1_j_n2927 (1);
  n2931_o <= gen6_n6_cnot1_j_n2927 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2932_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2933_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2934_o <= n2932_o & n2933_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2935 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2934_o,
    o => gen6_n7_cnot1_j_o);
  n2938_o <= gen6_n7_cnot1_j_n2935 (1);
  n2939_o <= gen6_n7_cnot1_j_n2935 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2940_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2941_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2942_o <= n2940_o & n2941_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2943 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2942_o,
    o => gen6_n8_cnot1_j_o);
  n2946_o <= gen6_n8_cnot1_j_n2943 (1);
  n2947_o <= gen6_n8_cnot1_j_n2943 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2948_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2949_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2950_o <= n2948_o & n2949_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2951 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2950_o,
    o => gen6_n9_cnot1_j_o);
  n2954_o <= gen6_n9_cnot1_j_n2951 (1);
  n2955_o <= gen6_n9_cnot1_j_n2951 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2956_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2957_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2958_o <= n2956_o & n2957_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n2959 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n2958_o,
    o => gen6_n10_cnot1_j_o);
  n2962_o <= gen6_n10_cnot1_j_n2959 (1);
  n2963_o <= gen6_n10_cnot1_j_n2959 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2964_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2965_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2966_o <= n2964_o & n2965_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n2967 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n2966_o,
    o => gen6_n11_cnot1_j_o);
  n2970_o <= gen6_n11_cnot1_j_n2967 (1);
  n2971_o <= gen6_n11_cnot1_j_n2967 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2972_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2973_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2974_o <= n2972_o & n2973_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n2975 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n2974_o,
    o => gen6_n12_cnot1_j_o);
  n2978_o <= gen6_n12_cnot1_j_n2975 (1);
  n2979_o <= gen6_n12_cnot1_j_n2975 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2980_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2981_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2982_o <= n2980_o & n2981_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n2983 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n2982_o,
    o => gen6_n13_cnot1_j_o);
  n2986_o <= gen6_n13_cnot1_j_n2983 (1);
  n2987_o <= gen6_n13_cnot1_j_n2983 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2988_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2989_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2990_o <= n2988_o & n2989_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n2991 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n2990_o,
    o => gen6_n14_cnot1_j_o);
  n2994_o <= gen6_n14_cnot1_j_n2991 (1);
  n2995_o <= gen6_n14_cnot1_j_n2991 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2996_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2997_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2998_o <= n2996_o & n2997_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n2999 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n2998_o,
    o => gen6_n15_cnot1_j_o);
  n3002_o <= gen6_n15_cnot1_j_n2999 (1);
  n3003_o <= gen6_n15_cnot1_j_n2999 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3004_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3005_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3006_o <= n3004_o & n3005_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n3007 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n3006_o,
    o => gen6_n16_cnot1_j_o);
  n3010_o <= gen6_n16_cnot1_j_n3007 (1);
  n3011_o <= gen6_n16_cnot1_j_n3007 (0);
  n3012_o <= n2268_o & n2260_o & n2252_o & n2244_o & n2236_o & n2228_o & n2220_o & n2212_o & n2204_o & n2196_o & n2188_o & n2180_o & n2172_o & n2164_o & n2156_o & n2148_o & n2270_o;
  n3013_o <= n2269_o & n2261_o & n2253_o & n2245_o & n2237_o & n2229_o & n2221_o & n2213_o & n2205_o & n2197_o & n2189_o & n2181_o & n2173_o & n2165_o & n2157_o & n2149_o & n2271_o;
  n3014_o <= n2273_o & n2280_o & n2288_o & n2296_o & n2304_o & n2312_o & n2320_o & n2328_o & n2336_o & n2344_o & n2352_o & n2360_o & n2368_o & n2376_o & n2384_o & n2392_o & n2272_o;
  n3015_o <= n2281_o & n2289_o & n2297_o & n2305_o & n2313_o & n2321_o & n2329_o & n2337_o & n2345_o & n2353_o & n2361_o & n2369_o & n2377_o & n2385_o & n2393_o & n2394_o;
  n3016_o <= n2571_o & n2560_o & n2549_o & n2538_o & n2527_o & n2516_o & n2505_o & n2494_o & n2483_o & n2472_o & n2461_o & n2450_o & n2439_o & n2428_o & n2417_o & n2406_o & n2395_o;
  n3017_o <= n2572_o & n2570_o & n2559_o & n2548_o & n2537_o & n2526_o & n2515_o & n2504_o & n2493_o & n2482_o & n2471_o & n2460_o & n2449_o & n2438_o & n2427_o & n2416_o & n2405_o;
  n3018_o <= n2573_o & n2569_o & n2558_o & n2547_o & n2536_o & n2525_o & n2514_o & n2503_o & n2492_o & n2481_o & n2470_o & n2459_o & n2448_o & n2437_o & n2426_o & n2415_o & n2404_o;
  n3019_o <= n2580_o & n2590_o & n2601_o & n2612_o & n2623_o & n2634_o & n2645_o & n2656_o & n2667_o & n2678_o & n2689_o & n2700_o & n2711_o & n2722_o & n2733_o & n2744_o & n2755_o;
  n3020_o <= n2592_o & n2603_o & n2614_o & n2625_o & n2636_o & n2647_o & n2658_o & n2669_o & n2680_o & n2691_o & n2702_o & n2713_o & n2724_o & n2735_o & n2746_o & n2757_o & n2758_o;
  n3021_o <= n2581_o & n2591_o & n2602_o & n2613_o & n2624_o & n2635_o & n2646_o & n2657_o & n2668_o & n2679_o & n2690_o & n2701_o & n2712_o & n2723_o & n2734_o & n2745_o & n2756_o;
  n3022_o <= n2879_o & n2871_o & n2863_o & n2855_o & n2847_o & n2839_o & n2831_o & n2823_o & n2815_o & n2807_o & n2799_o & n2791_o & n2783_o & n2775_o & n2767_o & n2759_o;
  n3023_o <= n2881_o & n2878_o & n2870_o & n2862_o & n2854_o & n2846_o & n2838_o & n2830_o & n2822_o & n2814_o & n2806_o & n2798_o & n2790_o & n2782_o & n2774_o & n2766_o & n2880_o;
  n3024_o <= n3010_o & n3002_o & n2994_o & n2986_o & n2978_o & n2970_o & n2962_o & n2954_o & n2946_o & n2938_o & n2930_o & n2922_o & n2914_o & n2906_o & n2898_o & n2890_o & n2882_o;
  n3025_o <= n3011_o & n3003_o & n2995_o & n2987_o & n2979_o & n2971_o & n2963_o & n2955_o & n2947_o & n2939_o & n2931_o & n2923_o & n2915_o & n2907_o & n2899_o & n2891_o & n2883_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n2133_o : std_logic_vector (1 downto 0);
  signal n2134_o : std_logic;
  signal n2135_o : std_logic;
  signal n2136_o : std_logic;
  signal n2137_o : std_logic;
  signal n2138_o : std_logic;
  signal n2139_o : std_logic_vector (2 downto 0);
begin
  o <= n2139_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n2133_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n2134_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n2135_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n2136_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n2137_o <= n2135_o and n2136_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n2138_o <= n2134_o xor n2137_o;
  n2139_o <= n2133_o & n2138_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_0 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_0;

architecture rtl of angle_lookup_15_0 is
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic;
  signal n2118_o : std_logic;
  signal n2119_o : std_logic;
  signal n2120_o : std_logic;
  signal n2121_o : std_logic;
  signal n2122_o : std_logic;
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic;
  signal n2130_o : std_logic;
  signal n2131_o : std_logic_vector (14 downto 0);
begin
  o <= n2131_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2115_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2116_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2117_o <= not n2116_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2118_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2119_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2120_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2121_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2122_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2123_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2124_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2125_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2126_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2127_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2128_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2129_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2130_o <= i (0);
  n2131_o <= n2115_o & n2117_o & n2118_o & n2119_o & n2120_o & n2121_o & n2122_o & n2123_o & n2124_o & n2125_o & n2126_o & n2127_o & n2128_o & n2129_o & n2130_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_15 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (14 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (14 downto 0));
end entity cnot_reg_15;

architecture rtl of cnot_reg_15 is
  signal ctrl_prop : std_logic_vector (15 downto 0);
  signal n1991_o : std_logic;
  signal n1992_o : std_logic;
  signal n1993_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1994 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1997_o : std_logic;
  signal n1998_o : std_logic;
  signal n1999_o : std_logic;
  signal n2000_o : std_logic;
  signal n2001_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2002 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2005_o : std_logic;
  signal n2006_o : std_logic;
  signal n2007_o : std_logic;
  signal n2008_o : std_logic;
  signal n2009_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2010 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic;
  signal n2016_o : std_logic;
  signal n2017_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2018 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2021_o : std_logic;
  signal n2022_o : std_logic;
  signal n2023_o : std_logic;
  signal n2024_o : std_logic;
  signal n2025_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2026 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic;
  signal n2032_o : std_logic;
  signal n2033_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2034 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2037_o : std_logic;
  signal n2038_o : std_logic;
  signal n2039_o : std_logic;
  signal n2040_o : std_logic;
  signal n2041_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2042 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2045_o : std_logic;
  signal n2046_o : std_logic;
  signal n2047_o : std_logic;
  signal n2048_o : std_logic;
  signal n2049_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2050 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2053_o : std_logic;
  signal n2054_o : std_logic;
  signal n2055_o : std_logic;
  signal n2056_o : std_logic;
  signal n2057_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2058 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2061_o : std_logic;
  signal n2062_o : std_logic;
  signal n2063_o : std_logic;
  signal n2064_o : std_logic;
  signal n2065_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2066 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2069_o : std_logic;
  signal n2070_o : std_logic;
  signal n2071_o : std_logic;
  signal n2072_o : std_logic;
  signal n2073_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2074 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2077_o : std_logic;
  signal n2078_o : std_logic;
  signal n2079_o : std_logic;
  signal n2080_o : std_logic;
  signal n2081_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2082 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2085_o : std_logic;
  signal n2086_o : std_logic;
  signal n2087_o : std_logic;
  signal n2088_o : std_logic;
  signal n2089_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2090 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2093_o : std_logic;
  signal n2094_o : std_logic;
  signal n2095_o : std_logic;
  signal n2096_o : std_logic;
  signal n2097_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2098 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2101_o : std_logic;
  signal n2102_o : std_logic;
  signal n2103_o : std_logic;
  signal n2104_o : std_logic;
  signal n2105_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2106 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2109_o : std_logic;
  signal n2110_o : std_logic;
  signal n2111_o : std_logic;
  signal n2112_o : std_logic_vector (14 downto 0);
  signal n2113_o : std_logic_vector (15 downto 0);
begin
  ctrl_out <= n2111_o;
  o <= n2112_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2113_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1991_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1992_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1993_o <= n1991_o & n1992_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1994 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1993_o,
    o => gen1_n0_cnot0_o);
  n1997_o <= gen1_n0_cnot0_n1994 (1);
  n1998_o <= gen1_n0_cnot0_n1994 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1999_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2000_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2001_o <= n1999_o & n2000_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2002 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2001_o,
    o => gen1_n1_cnot0_o);
  n2005_o <= gen1_n1_cnot0_n2002 (1);
  n2006_o <= gen1_n1_cnot0_n2002 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2007_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2008_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2009_o <= n2007_o & n2008_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2010 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2009_o,
    o => gen1_n2_cnot0_o);
  n2013_o <= gen1_n2_cnot0_n2010 (1);
  n2014_o <= gen1_n2_cnot0_n2010 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2015_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2016_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2017_o <= n2015_o & n2016_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2018 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2017_o,
    o => gen1_n3_cnot0_o);
  n2021_o <= gen1_n3_cnot0_n2018 (1);
  n2022_o <= gen1_n3_cnot0_n2018 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2023_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2024_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2025_o <= n2023_o & n2024_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2026 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2025_o,
    o => gen1_n4_cnot0_o);
  n2029_o <= gen1_n4_cnot0_n2026 (1);
  n2030_o <= gen1_n4_cnot0_n2026 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2031_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2032_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2033_o <= n2031_o & n2032_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2034 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2033_o,
    o => gen1_n5_cnot0_o);
  n2037_o <= gen1_n5_cnot0_n2034 (1);
  n2038_o <= gen1_n5_cnot0_n2034 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2039_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2040_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2041_o <= n2039_o & n2040_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2042 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2041_o,
    o => gen1_n6_cnot0_o);
  n2045_o <= gen1_n6_cnot0_n2042 (1);
  n2046_o <= gen1_n6_cnot0_n2042 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2047_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2048_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2049_o <= n2047_o & n2048_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2050 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2049_o,
    o => gen1_n7_cnot0_o);
  n2053_o <= gen1_n7_cnot0_n2050 (1);
  n2054_o <= gen1_n7_cnot0_n2050 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2055_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2056_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2057_o <= n2055_o & n2056_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2058 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2057_o,
    o => gen1_n8_cnot0_o);
  n2061_o <= gen1_n8_cnot0_n2058 (1);
  n2062_o <= gen1_n8_cnot0_n2058 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2063_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2064_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2065_o <= n2063_o & n2064_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2066 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2065_o,
    o => gen1_n9_cnot0_o);
  n2069_o <= gen1_n9_cnot0_n2066 (1);
  n2070_o <= gen1_n9_cnot0_n2066 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2071_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2072_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2073_o <= n2071_o & n2072_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2074 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2073_o,
    o => gen1_n10_cnot0_o);
  n2077_o <= gen1_n10_cnot0_n2074 (1);
  n2078_o <= gen1_n10_cnot0_n2074 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2079_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2080_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2081_o <= n2079_o & n2080_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2082 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2081_o,
    o => gen1_n11_cnot0_o);
  n2085_o <= gen1_n11_cnot0_n2082 (1);
  n2086_o <= gen1_n11_cnot0_n2082 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2087_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2088_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2089_o <= n2087_o & n2088_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2090 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2089_o,
    o => gen1_n12_cnot0_o);
  n2093_o <= gen1_n12_cnot0_n2090 (1);
  n2094_o <= gen1_n12_cnot0_n2090 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2095_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2096_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2097_o <= n2095_o & n2096_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2098 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2097_o,
    o => gen1_n13_cnot0_o);
  n2101_o <= gen1_n13_cnot0_n2098 (1);
  n2102_o <= gen1_n13_cnot0_n2098 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2103_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2104_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2105_o <= n2103_o & n2104_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2106 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2105_o,
    o => gen1_n14_cnot0_o);
  n2109_o <= gen1_n14_cnot0_n2106 (1);
  n2110_o <= gen1_n14_cnot0_n2106 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2111_o <= ctrl_prop (15);
  n2112_o <= n2110_o & n2102_o & n2094_o & n2086_o & n2078_o & n2070_o & n2062_o & n2054_o & n2046_o & n2038_o & n2030_o & n2022_o & n2014_o & n2006_o & n1998_o;
  n2113_o <= n2109_o & n2101_o & n2093_o & n2085_o & n2077_o & n2069_o & n2061_o & n2053_o & n2045_o & n2037_o & n2029_o & n2021_o & n2013_o & n2005_o & n1997_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_15 is
  port (
    a : in std_logic_vector (14 downto 0);
    b : in std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    s : out std_logic_vector (14 downto 0));
end entity add_in_place_15;

architecture rtl of add_in_place_15 is
  signal s1_a : std_logic_vector (14 downto 0);
  signal s1_b : std_logic_vector (14 downto 0);
  signal s2_mid : std_logic_vector (14 downto 0);
  signal s2_a : std_logic_vector (14 downto 0);
  signal s2_b : std_logic_vector (14 downto 0);
  signal s3_mid : std_logic_vector (14 downto 0);
  signal s3_a : std_logic_vector (14 downto 0);
  signal s3_b : std_logic_vector (14 downto 0);
  signal s4_mid : std_logic_vector (14 downto 0);
  signal s4_a : std_logic_vector (14 downto 0);
  signal s4_b : std_logic_vector (14 downto 0);
  signal s5_mid : std_logic_vector (14 downto 0);
  signal s5_a : std_logic_vector (14 downto 0);
  signal s5_b : std_logic_vector (14 downto 0);
  signal s6_a : std_logic_vector (14 downto 0);
  signal s6_b : std_logic_vector (14 downto 0);
  signal n1213_o : std_logic;
  signal n1214_o : std_logic;
  signal n1215_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1216 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1219_o : std_logic;
  signal n1220_o : std_logic;
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1224 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1227_o : std_logic;
  signal n1228_o : std_logic;
  signal n1229_o : std_logic;
  signal n1230_o : std_logic;
  signal n1231_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1232 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1235_o : std_logic;
  signal n1236_o : std_logic;
  signal n1237_o : std_logic;
  signal n1238_o : std_logic;
  signal n1239_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1240 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1243_o : std_logic;
  signal n1244_o : std_logic;
  signal n1245_o : std_logic;
  signal n1246_o : std_logic;
  signal n1247_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1248 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1251_o : std_logic;
  signal n1252_o : std_logic;
  signal n1253_o : std_logic;
  signal n1254_o : std_logic;
  signal n1255_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1256 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1259_o : std_logic;
  signal n1260_o : std_logic;
  signal n1261_o : std_logic;
  signal n1262_o : std_logic;
  signal n1263_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1264 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1267_o : std_logic;
  signal n1268_o : std_logic;
  signal n1269_o : std_logic;
  signal n1270_o : std_logic;
  signal n1271_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1272 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1275_o : std_logic;
  signal n1276_o : std_logic;
  signal n1277_o : std_logic;
  signal n1278_o : std_logic;
  signal n1279_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1280 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1283_o : std_logic;
  signal n1284_o : std_logic;
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n1288 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1291_o : std_logic;
  signal n1292_o : std_logic;
  signal n1293_o : std_logic;
  signal n1294_o : std_logic;
  signal n1295_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n1296 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1299_o : std_logic;
  signal n1300_o : std_logic;
  signal n1301_o : std_logic;
  signal n1302_o : std_logic;
  signal n1303_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n1304 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1307_o : std_logic;
  signal n1308_o : std_logic;
  signal n1309_o : std_logic;
  signal n1310_o : std_logic;
  signal n1311_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n1312 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1315_o : std_logic;
  signal n1316_o : std_logic;
  signal n1317_o : std_logic;
  signal n1318_o : std_logic;
  signal n1319_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n1320 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1323_o : std_logic;
  signal n1324_o : std_logic;
  signal n1325_o : std_logic;
  signal n1326_o : std_logic;
  signal n1327_o : std_logic;
  signal n1328_o : std_logic;
  signal n1329_o : std_logic;
  signal n1330_o : std_logic;
  signal n1331_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n1332 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1335_o : std_logic;
  signal n1336_o : std_logic;
  signal n1337_o : std_logic;
  signal n1338_o : std_logic;
  signal n1339_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n1340 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1343_o : std_logic;
  signal n1344_o : std_logic;
  signal n1345_o : std_logic;
  signal n1346_o : std_logic;
  signal n1347_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n1348 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1351_o : std_logic;
  signal n1352_o : std_logic;
  signal n1353_o : std_logic;
  signal n1354_o : std_logic;
  signal n1355_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n1356 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1359_o : std_logic;
  signal n1360_o : std_logic;
  signal n1361_o : std_logic;
  signal n1362_o : std_logic;
  signal n1363_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n1364 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1367_o : std_logic;
  signal n1368_o : std_logic;
  signal n1369_o : std_logic;
  signal n1370_o : std_logic;
  signal n1371_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n1372 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1375_o : std_logic;
  signal n1376_o : std_logic;
  signal n1377_o : std_logic;
  signal n1378_o : std_logic;
  signal n1379_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1380 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1383_o : std_logic;
  signal n1384_o : std_logic;
  signal n1385_o : std_logic;
  signal n1386_o : std_logic;
  signal n1387_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1388 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1391_o : std_logic;
  signal n1392_o : std_logic;
  signal n1393_o : std_logic;
  signal n1394_o : std_logic;
  signal n1395_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1396 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1399_o : std_logic;
  signal n1400_o : std_logic;
  signal n1401_o : std_logic;
  signal n1402_o : std_logic;
  signal n1403_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1404 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1407_o : std_logic;
  signal n1408_o : std_logic;
  signal n1409_o : std_logic;
  signal n1410_o : std_logic;
  signal n1411_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1412 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1415_o : std_logic;
  signal n1416_o : std_logic;
  signal n1417_o : std_logic;
  signal n1418_o : std_logic;
  signal n1419_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1420 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic;
  signal n1426_o : std_logic;
  signal n1427_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1428 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1431_o : std_logic;
  signal n1432_o : std_logic;
  signal n1433_o : std_logic_vector (1 downto 0);
  signal n1434_o : std_logic;
  signal n1435_o : std_logic;
  signal n1436_o : std_logic;
  signal n1437_o : std_logic_vector (1 downto 0);
  signal n1438_o : std_logic;
  signal n1439_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1440 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1443_o : std_logic;
  signal n1444_o : std_logic;
  signal n1445_o : std_logic;
  signal n1446_o : std_logic;
  signal n1447_o : std_logic;
  signal n1448_o : std_logic_vector (1 downto 0);
  signal n1449_o : std_logic;
  signal n1450_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1451 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1454_o : std_logic;
  signal n1455_o : std_logic;
  signal n1456_o : std_logic;
  signal n1457_o : std_logic;
  signal n1458_o : std_logic;
  signal n1459_o : std_logic_vector (1 downto 0);
  signal n1460_o : std_logic;
  signal n1461_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1462 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1465_o : std_logic;
  signal n1466_o : std_logic;
  signal n1467_o : std_logic;
  signal n1468_o : std_logic;
  signal n1469_o : std_logic;
  signal n1470_o : std_logic_vector (1 downto 0);
  signal n1471_o : std_logic;
  signal n1472_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1473 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1476_o : std_logic;
  signal n1477_o : std_logic;
  signal n1478_o : std_logic;
  signal n1479_o : std_logic;
  signal n1480_o : std_logic;
  signal n1481_o : std_logic_vector (1 downto 0);
  signal n1482_o : std_logic;
  signal n1483_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1484 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1487_o : std_logic;
  signal n1488_o : std_logic;
  signal n1489_o : std_logic;
  signal n1490_o : std_logic;
  signal n1491_o : std_logic;
  signal n1492_o : std_logic_vector (1 downto 0);
  signal n1493_o : std_logic;
  signal n1494_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1495 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1498_o : std_logic;
  signal n1499_o : std_logic;
  signal n1500_o : std_logic;
  signal n1501_o : std_logic;
  signal n1502_o : std_logic;
  signal n1503_o : std_logic_vector (1 downto 0);
  signal n1504_o : std_logic;
  signal n1505_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1506 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1509_o : std_logic;
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic;
  signal n1514_o : std_logic_vector (1 downto 0);
  signal n1515_o : std_logic;
  signal n1516_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1517 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic;
  signal n1523_o : std_logic;
  signal n1524_o : std_logic;
  signal n1525_o : std_logic_vector (1 downto 0);
  signal n1526_o : std_logic;
  signal n1527_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n1528 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1531_o : std_logic;
  signal n1532_o : std_logic;
  signal n1533_o : std_logic;
  signal n1534_o : std_logic;
  signal n1535_o : std_logic;
  signal n1536_o : std_logic_vector (1 downto 0);
  signal n1537_o : std_logic;
  signal n1538_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n1539 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1542_o : std_logic;
  signal n1543_o : std_logic;
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic;
  signal n1547_o : std_logic_vector (1 downto 0);
  signal n1548_o : std_logic;
  signal n1549_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n1550 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1553_o : std_logic;
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal n1556_o : std_logic;
  signal n1557_o : std_logic;
  signal n1558_o : std_logic_vector (1 downto 0);
  signal n1559_o : std_logic;
  signal n1560_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n1561 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1564_o : std_logic;
  signal n1565_o : std_logic;
  signal n1566_o : std_logic;
  signal n1567_o : std_logic;
  signal n1568_o : std_logic;
  signal n1569_o : std_logic_vector (1 downto 0);
  signal n1570_o : std_logic;
  signal n1571_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n1572 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1575_o : std_logic;
  signal n1576_o : std_logic;
  signal n1577_o : std_logic;
  signal n1578_o : std_logic;
  signal n1579_o : std_logic;
  signal n1580_o : std_logic_vector (1 downto 0);
  signal n1581_o : std_logic;
  signal n1582_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n1583 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1586_o : std_logic;
  signal n1587_o : std_logic;
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic;
  signal n1591_o : std_logic;
  signal n1592_o : std_logic;
  signal n1593_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1594 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1597_o : std_logic;
  signal n1598_o : std_logic;
  signal n1599_o : std_logic;
  signal n1600_o : std_logic;
  signal n1601_o : std_logic_vector (1 downto 0);
  signal n1602_o : std_logic;
  signal n1603_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n1604 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1607_o : std_logic;
  signal n1608_o : std_logic;
  signal n1609_o : std_logic;
  signal n1610_o : std_logic;
  signal n1611_o : std_logic;
  signal n1612_o : std_logic_vector (1 downto 0);
  signal n1613_o : std_logic;
  signal n1614_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n1615 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1618_o : std_logic;
  signal n1619_o : std_logic;
  signal n1620_o : std_logic;
  signal n1621_o : std_logic;
  signal n1622_o : std_logic;
  signal n1623_o : std_logic_vector (1 downto 0);
  signal n1624_o : std_logic;
  signal n1625_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n1626 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic;
  signal n1633_o : std_logic;
  signal n1634_o : std_logic_vector (1 downto 0);
  signal n1635_o : std_logic;
  signal n1636_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n1637 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal n1643_o : std_logic;
  signal n1644_o : std_logic;
  signal n1645_o : std_logic_vector (1 downto 0);
  signal n1646_o : std_logic;
  signal n1647_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n1648 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1651_o : std_logic;
  signal n1652_o : std_logic;
  signal n1653_o : std_logic;
  signal n1654_o : std_logic;
  signal n1655_o : std_logic;
  signal n1656_o : std_logic_vector (1 downto 0);
  signal n1657_o : std_logic;
  signal n1658_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n1659 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic;
  signal n1665_o : std_logic;
  signal n1666_o : std_logic;
  signal n1667_o : std_logic_vector (1 downto 0);
  signal n1668_o : std_logic;
  signal n1669_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1670 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic;
  signal n1677_o : std_logic;
  signal n1678_o : std_logic_vector (1 downto 0);
  signal n1679_o : std_logic;
  signal n1680_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1681 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic;
  signal n1687_o : std_logic;
  signal n1688_o : std_logic;
  signal n1689_o : std_logic_vector (1 downto 0);
  signal n1690_o : std_logic;
  signal n1691_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1692 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1695_o : std_logic;
  signal n1696_o : std_logic;
  signal n1697_o : std_logic;
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic_vector (1 downto 0);
  signal n1701_o : std_logic;
  signal n1702_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1703 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic;
  signal n1709_o : std_logic;
  signal n1710_o : std_logic;
  signal n1711_o : std_logic_vector (1 downto 0);
  signal n1712_o : std_logic;
  signal n1713_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1714 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic;
  signal n1720_o : std_logic;
  signal n1721_o : std_logic;
  signal n1722_o : std_logic_vector (1 downto 0);
  signal n1723_o : std_logic;
  signal n1724_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1725 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1728_o : std_logic;
  signal n1729_o : std_logic;
  signal n1730_o : std_logic;
  signal n1731_o : std_logic;
  signal n1732_o : std_logic;
  signal n1733_o : std_logic_vector (1 downto 0);
  signal n1734_o : std_logic;
  signal n1735_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1736 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic;
  signal n1742_o : std_logic;
  signal n1743_o : std_logic;
  signal n1744_o : std_logic_vector (1 downto 0);
  signal n1745_o : std_logic;
  signal n1746_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1747 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1750_o : std_logic;
  signal n1751_o : std_logic;
  signal n1752_o : std_logic;
  signal n1753_o : std_logic;
  signal n1754_o : std_logic_vector (1 downto 0);
  signal n1755_o : std_logic;
  signal n1756_o : std_logic;
  signal n1757_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1758 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic;
  signal n1764_o : std_logic;
  signal n1765_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1766 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1774 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1777_o : std_logic;
  signal n1778_o : std_logic;
  signal n1779_o : std_logic;
  signal n1780_o : std_logic;
  signal n1781_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1782 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1785_o : std_logic;
  signal n1786_o : std_logic;
  signal n1787_o : std_logic;
  signal n1788_o : std_logic;
  signal n1789_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1790 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic;
  signal n1796_o : std_logic;
  signal n1797_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n1798 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1801_o : std_logic;
  signal n1802_o : std_logic;
  signal n1803_o : std_logic;
  signal n1804_o : std_logic;
  signal n1805_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n1806 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1809_o : std_logic;
  signal n1810_o : std_logic;
  signal n1811_o : std_logic;
  signal n1812_o : std_logic;
  signal n1813_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n1814 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1817_o : std_logic;
  signal n1818_o : std_logic;
  signal n1819_o : std_logic;
  signal n1820_o : std_logic;
  signal n1821_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n1822 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1825_o : std_logic;
  signal n1826_o : std_logic;
  signal n1827_o : std_logic;
  signal n1828_o : std_logic;
  signal n1829_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n1830 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1833_o : std_logic;
  signal n1834_o : std_logic;
  signal n1835_o : std_logic;
  signal n1836_o : std_logic;
  signal n1837_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n1838 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic;
  signal n1844_o : std_logic;
  signal n1845_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n1846 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n1854 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1857_o : std_logic;
  signal n1858_o : std_logic;
  signal n1859_o : std_logic;
  signal n1860_o : std_logic;
  signal n1861_o : std_logic;
  signal n1862_o : std_logic;
  signal n1863_o : std_logic;
  signal n1864_o : std_logic;
  signal n1865_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1866 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1869_o : std_logic;
  signal n1870_o : std_logic;
  signal n1871_o : std_logic;
  signal n1872_o : std_logic;
  signal n1873_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1874 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1877_o : std_logic;
  signal n1878_o : std_logic;
  signal n1879_o : std_logic;
  signal n1880_o : std_logic;
  signal n1881_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1882 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1885_o : std_logic;
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic;
  signal n1889_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1890 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1893_o : std_logic;
  signal n1894_o : std_logic;
  signal n1895_o : std_logic;
  signal n1896_o : std_logic;
  signal n1897_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1898 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal n1903_o : std_logic;
  signal n1904_o : std_logic;
  signal n1905_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1906 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1909_o : std_logic;
  signal n1910_o : std_logic;
  signal n1911_o : std_logic;
  signal n1912_o : std_logic;
  signal n1913_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n1914 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1917_o : std_logic;
  signal n1918_o : std_logic;
  signal n1919_o : std_logic;
  signal n1920_o : std_logic;
  signal n1921_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n1922 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1925_o : std_logic;
  signal n1926_o : std_logic;
  signal n1927_o : std_logic;
  signal n1928_o : std_logic;
  signal n1929_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n1930 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1933_o : std_logic;
  signal n1934_o : std_logic;
  signal n1935_o : std_logic;
  signal n1936_o : std_logic;
  signal n1937_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n1938 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic;
  signal n1944_o : std_logic;
  signal n1945_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n1946 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1949_o : std_logic;
  signal n1950_o : std_logic;
  signal n1951_o : std_logic;
  signal n1952_o : std_logic;
  signal n1953_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n1954 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1957_o : std_logic;
  signal n1958_o : std_logic;
  signal n1959_o : std_logic;
  signal n1960_o : std_logic;
  signal n1961_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n1962 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1965_o : std_logic;
  signal n1966_o : std_logic;
  signal n1967_o : std_logic;
  signal n1968_o : std_logic;
  signal n1969_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n1970 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic_vector (14 downto 0);
  signal n1976_o : std_logic_vector (14 downto 0);
  signal n1977_o : std_logic_vector (14 downto 0);
  signal n1978_o : std_logic_vector (14 downto 0);
  signal n1979_o : std_logic_vector (14 downto 0);
  signal n1980_o : std_logic_vector (14 downto 0);
  signal n1981_o : std_logic_vector (14 downto 0);
  signal n1982_o : std_logic_vector (14 downto 0);
  signal n1983_o : std_logic_vector (14 downto 0);
  signal n1984_o : std_logic_vector (14 downto 0);
  signal n1985_o : std_logic_vector (14 downto 0);
  signal n1986_o : std_logic_vector (14 downto 0);
  signal n1987_o : std_logic_vector (14 downto 0);
  signal n1988_o : std_logic_vector (14 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1975_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1976_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1977_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1978_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1979_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1980_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1981_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1982_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1983_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1984_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1985_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1986_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n1987_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n1988_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1213_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1214_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1215_o <= n1213_o & n1214_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1216 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1215_o,
    o => gen1_n1_cnot1_j_o);
  n1219_o <= gen1_n1_cnot1_j_n1216 (1);
  n1220_o <= gen1_n1_cnot1_j_n1216 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1221_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1222_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1223_o <= n1221_o & n1222_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1224 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1223_o,
    o => gen1_n2_cnot1_j_o);
  n1227_o <= gen1_n2_cnot1_j_n1224 (1);
  n1228_o <= gen1_n2_cnot1_j_n1224 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1229_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1230_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1231_o <= n1229_o & n1230_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1232 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1231_o,
    o => gen1_n3_cnot1_j_o);
  n1235_o <= gen1_n3_cnot1_j_n1232 (1);
  n1236_o <= gen1_n3_cnot1_j_n1232 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1237_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1238_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1239_o <= n1237_o & n1238_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1240 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1239_o,
    o => gen1_n4_cnot1_j_o);
  n1243_o <= gen1_n4_cnot1_j_n1240 (1);
  n1244_o <= gen1_n4_cnot1_j_n1240 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1245_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1246_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1247_o <= n1245_o & n1246_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1248 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1247_o,
    o => gen1_n5_cnot1_j_o);
  n1251_o <= gen1_n5_cnot1_j_n1248 (1);
  n1252_o <= gen1_n5_cnot1_j_n1248 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1253_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1254_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1255_o <= n1253_o & n1254_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1256 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1255_o,
    o => gen1_n6_cnot1_j_o);
  n1259_o <= gen1_n6_cnot1_j_n1256 (1);
  n1260_o <= gen1_n6_cnot1_j_n1256 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1261_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1262_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1263_o <= n1261_o & n1262_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1264 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1263_o,
    o => gen1_n7_cnot1_j_o);
  n1267_o <= gen1_n7_cnot1_j_n1264 (1);
  n1268_o <= gen1_n7_cnot1_j_n1264 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1269_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1270_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1271_o <= n1269_o & n1270_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1272 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1271_o,
    o => gen1_n8_cnot1_j_o);
  n1275_o <= gen1_n8_cnot1_j_n1272 (1);
  n1276_o <= gen1_n8_cnot1_j_n1272 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1277_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1278_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1279_o <= n1277_o & n1278_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1280 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1279_o,
    o => gen1_n9_cnot1_j_o);
  n1283_o <= gen1_n9_cnot1_j_n1280 (1);
  n1284_o <= gen1_n9_cnot1_j_n1280 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1285_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1286_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1287_o <= n1285_o & n1286_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n1288 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n1287_o,
    o => gen1_n10_cnot1_j_o);
  n1291_o <= gen1_n10_cnot1_j_n1288 (1);
  n1292_o <= gen1_n10_cnot1_j_n1288 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1293_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1294_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1295_o <= n1293_o & n1294_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n1296 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n1295_o,
    o => gen1_n11_cnot1_j_o);
  n1299_o <= gen1_n11_cnot1_j_n1296 (1);
  n1300_o <= gen1_n11_cnot1_j_n1296 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1301_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1302_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1303_o <= n1301_o & n1302_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n1304 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n1303_o,
    o => gen1_n12_cnot1_j_o);
  n1307_o <= gen1_n12_cnot1_j_n1304 (1);
  n1308_o <= gen1_n12_cnot1_j_n1304 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1309_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1310_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1311_o <= n1309_o & n1310_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n1312 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n1311_o,
    o => gen1_n13_cnot1_j_o);
  n1315_o <= gen1_n13_cnot1_j_n1312 (1);
  n1316_o <= gen1_n13_cnot1_j_n1312 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1317_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1318_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1319_o <= n1317_o & n1318_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n1320 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n1319_o,
    o => gen1_n14_cnot1_j_o);
  n1323_o <= gen1_n14_cnot1_j_n1320 (1);
  n1324_o <= gen1_n14_cnot1_j_n1320 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1325_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1326_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1327_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1328_o <= s1_a (14);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1329_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1330_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1331_o <= n1329_o & n1330_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n1332 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n1331_o,
    o => gen2_n14_cnot2_j_o);
  n1335_o <= gen2_n14_cnot2_j_n1332 (1);
  n1336_o <= gen2_n14_cnot2_j_n1332 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1337_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1338_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1339_o <= n1337_o & n1338_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n1340 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n1339_o,
    o => gen2_n13_cnot2_j_o);
  n1343_o <= gen2_n13_cnot2_j_n1340 (1);
  n1344_o <= gen2_n13_cnot2_j_n1340 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1345_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1346_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1347_o <= n1345_o & n1346_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n1348 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n1347_o,
    o => gen2_n12_cnot2_j_o);
  n1351_o <= gen2_n12_cnot2_j_n1348 (1);
  n1352_o <= gen2_n12_cnot2_j_n1348 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1353_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1354_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1355_o <= n1353_o & n1354_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n1356 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n1355_o,
    o => gen2_n11_cnot2_j_o);
  n1359_o <= gen2_n11_cnot2_j_n1356 (1);
  n1360_o <= gen2_n11_cnot2_j_n1356 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1361_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1362_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1363_o <= n1361_o & n1362_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n1364 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n1363_o,
    o => gen2_n10_cnot2_j_o);
  n1367_o <= gen2_n10_cnot2_j_n1364 (1);
  n1368_o <= gen2_n10_cnot2_j_n1364 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1369_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1370_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1371_o <= n1369_o & n1370_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n1372 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n1371_o,
    o => gen2_n9_cnot2_j_o);
  n1375_o <= gen2_n9_cnot2_j_n1372 (1);
  n1376_o <= gen2_n9_cnot2_j_n1372 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1377_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1378_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1379_o <= n1377_o & n1378_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1380 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1379_o,
    o => gen2_n8_cnot2_j_o);
  n1383_o <= gen2_n8_cnot2_j_n1380 (1);
  n1384_o <= gen2_n8_cnot2_j_n1380 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1385_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1386_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1387_o <= n1385_o & n1386_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1388 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1387_o,
    o => gen2_n7_cnot2_j_o);
  n1391_o <= gen2_n7_cnot2_j_n1388 (1);
  n1392_o <= gen2_n7_cnot2_j_n1388 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1393_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1394_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1395_o <= n1393_o & n1394_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1396 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1395_o,
    o => gen2_n6_cnot2_j_o);
  n1399_o <= gen2_n6_cnot2_j_n1396 (1);
  n1400_o <= gen2_n6_cnot2_j_n1396 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1401_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1402_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1403_o <= n1401_o & n1402_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1404 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1403_o,
    o => gen2_n5_cnot2_j_o);
  n1407_o <= gen2_n5_cnot2_j_n1404 (1);
  n1408_o <= gen2_n5_cnot2_j_n1404 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1409_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1410_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1411_o <= n1409_o & n1410_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1412 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1411_o,
    o => gen2_n4_cnot2_j_o);
  n1415_o <= gen2_n4_cnot2_j_n1412 (1);
  n1416_o <= gen2_n4_cnot2_j_n1412 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1417_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1418_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1419_o <= n1417_o & n1418_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1420 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1419_o,
    o => gen2_n3_cnot2_j_o);
  n1423_o <= gen2_n3_cnot2_j_n1420 (1);
  n1424_o <= gen2_n3_cnot2_j_n1420 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1425_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1426_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1427_o <= n1425_o & n1426_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1428 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1427_o,
    o => gen2_n2_cnot2_j_o);
  n1431_o <= gen2_n2_cnot2_j_n1428 (1);
  n1432_o <= gen2_n2_cnot2_j_n1428 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1433_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1434_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1435_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1436_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1437_o <= n1435_o & n1436_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1438_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1439_o <= n1437_o & n1438_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1440 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1439_o,
    o => gen3_n1_ccnot3_j_o);
  n1443_o <= gen3_n1_ccnot3_j_n1440 (2);
  n1444_o <= gen3_n1_ccnot3_j_n1440 (1);
  n1445_o <= gen3_n1_ccnot3_j_n1440 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1446_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1447_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1448_o <= n1446_o & n1447_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1449_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1450_o <= n1448_o & n1449_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1451 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1450_o,
    o => gen3_n2_ccnot3_j_o);
  n1454_o <= gen3_n2_ccnot3_j_n1451 (2);
  n1455_o <= gen3_n2_ccnot3_j_n1451 (1);
  n1456_o <= gen3_n2_ccnot3_j_n1451 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1457_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1458_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1459_o <= n1457_o & n1458_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1460_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1461_o <= n1459_o & n1460_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1462 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1461_o,
    o => gen3_n3_ccnot3_j_o);
  n1465_o <= gen3_n3_ccnot3_j_n1462 (2);
  n1466_o <= gen3_n3_ccnot3_j_n1462 (1);
  n1467_o <= gen3_n3_ccnot3_j_n1462 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1468_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1469_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1470_o <= n1468_o & n1469_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1471_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1472_o <= n1470_o & n1471_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1473 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1472_o,
    o => gen3_n4_ccnot3_j_o);
  n1476_o <= gen3_n4_ccnot3_j_n1473 (2);
  n1477_o <= gen3_n4_ccnot3_j_n1473 (1);
  n1478_o <= gen3_n4_ccnot3_j_n1473 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1479_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1480_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1481_o <= n1479_o & n1480_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1482_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1483_o <= n1481_o & n1482_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1484 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1483_o,
    o => gen3_n5_ccnot3_j_o);
  n1487_o <= gen3_n5_ccnot3_j_n1484 (2);
  n1488_o <= gen3_n5_ccnot3_j_n1484 (1);
  n1489_o <= gen3_n5_ccnot3_j_n1484 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1490_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1491_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1492_o <= n1490_o & n1491_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1493_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1494_o <= n1492_o & n1493_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1495 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1494_o,
    o => gen3_n6_ccnot3_j_o);
  n1498_o <= gen3_n6_ccnot3_j_n1495 (2);
  n1499_o <= gen3_n6_ccnot3_j_n1495 (1);
  n1500_o <= gen3_n6_ccnot3_j_n1495 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1501_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1502_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1503_o <= n1501_o & n1502_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1504_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1505_o <= n1503_o & n1504_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1506 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1505_o,
    o => gen3_n7_ccnot3_j_o);
  n1509_o <= gen3_n7_ccnot3_j_n1506 (2);
  n1510_o <= gen3_n7_ccnot3_j_n1506 (1);
  n1511_o <= gen3_n7_ccnot3_j_n1506 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1512_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1513_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1514_o <= n1512_o & n1513_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1515_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1516_o <= n1514_o & n1515_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1517 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1516_o,
    o => gen3_n8_ccnot3_j_o);
  n1520_o <= gen3_n8_ccnot3_j_n1517 (2);
  n1521_o <= gen3_n8_ccnot3_j_n1517 (1);
  n1522_o <= gen3_n8_ccnot3_j_n1517 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1523_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1524_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1525_o <= n1523_o & n1524_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1526_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1527_o <= n1525_o & n1526_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n1528 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n1527_o,
    o => gen3_n9_ccnot3_j_o);
  n1531_o <= gen3_n9_ccnot3_j_n1528 (2);
  n1532_o <= gen3_n9_ccnot3_j_n1528 (1);
  n1533_o <= gen3_n9_ccnot3_j_n1528 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1534_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1535_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1536_o <= n1534_o & n1535_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1537_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1538_o <= n1536_o & n1537_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n1539 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n1538_o,
    o => gen3_n10_ccnot3_j_o);
  n1542_o <= gen3_n10_ccnot3_j_n1539 (2);
  n1543_o <= gen3_n10_ccnot3_j_n1539 (1);
  n1544_o <= gen3_n10_ccnot3_j_n1539 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1545_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1546_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1547_o <= n1545_o & n1546_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1548_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1549_o <= n1547_o & n1548_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n1550 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n1549_o,
    o => gen3_n11_ccnot3_j_o);
  n1553_o <= gen3_n11_ccnot3_j_n1550 (2);
  n1554_o <= gen3_n11_ccnot3_j_n1550 (1);
  n1555_o <= gen3_n11_ccnot3_j_n1550 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1556_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1557_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1558_o <= n1556_o & n1557_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1559_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1560_o <= n1558_o & n1559_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n1561 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n1560_o,
    o => gen3_n12_ccnot3_j_o);
  n1564_o <= gen3_n12_ccnot3_j_n1561 (2);
  n1565_o <= gen3_n12_ccnot3_j_n1561 (1);
  n1566_o <= gen3_n12_ccnot3_j_n1561 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1567_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1568_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1569_o <= n1567_o & n1568_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1570_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1571_o <= n1569_o & n1570_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n1572 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n1571_o,
    o => gen3_n13_ccnot3_j_o);
  n1575_o <= gen3_n13_ccnot3_j_n1572 (2);
  n1576_o <= gen3_n13_ccnot3_j_n1572 (1);
  n1577_o <= gen3_n13_ccnot3_j_n1572 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1578_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1579_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1580_o <= n1578_o & n1579_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1581_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1582_o <= n1580_o & n1581_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n1583 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n1582_o,
    o => gen3_n14_ccnot3_j_o);
  n1586_o <= gen3_n14_ccnot3_j_n1583 (2);
  n1587_o <= gen3_n14_ccnot3_j_n1583 (1);
  n1588_o <= gen3_n14_ccnot3_j_n1583 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1589_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1590_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1591_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1592_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1593_o <= n1591_o & n1592_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1594 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1593_o,
    o => cnot_4_o);
  n1597_o <= cnot_4_n1594 (1);
  n1598_o <= cnot_4_n1594 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1599_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1600_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1601_o <= n1599_o & n1600_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1602_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1603_o <= n1601_o & n1602_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n1604 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n1603_o,
    o => gen4_n13_peres4_j_o);
  n1607_o <= gen4_n13_peres4_j_n1604 (2);
  n1608_o <= gen4_n13_peres4_j_n1604 (1);
  n1609_o <= gen4_n13_peres4_j_n1604 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1610_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1611_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1612_o <= n1610_o & n1611_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1613_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1614_o <= n1612_o & n1613_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n1615 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n1614_o,
    o => gen4_n12_peres4_j_o);
  n1618_o <= gen4_n12_peres4_j_n1615 (2);
  n1619_o <= gen4_n12_peres4_j_n1615 (1);
  n1620_o <= gen4_n12_peres4_j_n1615 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1621_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1622_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1623_o <= n1621_o & n1622_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1624_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1625_o <= n1623_o & n1624_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n1626 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n1625_o,
    o => gen4_n11_peres4_j_o);
  n1629_o <= gen4_n11_peres4_j_n1626 (2);
  n1630_o <= gen4_n11_peres4_j_n1626 (1);
  n1631_o <= gen4_n11_peres4_j_n1626 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1632_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1633_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1634_o <= n1632_o & n1633_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1635_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1636_o <= n1634_o & n1635_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n1637 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n1636_o,
    o => gen4_n10_peres4_j_o);
  n1640_o <= gen4_n10_peres4_j_n1637 (2);
  n1641_o <= gen4_n10_peres4_j_n1637 (1);
  n1642_o <= gen4_n10_peres4_j_n1637 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1643_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1644_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1645_o <= n1643_o & n1644_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1646_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1647_o <= n1645_o & n1646_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n1648 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n1647_o,
    o => gen4_n9_peres4_j_o);
  n1651_o <= gen4_n9_peres4_j_n1648 (2);
  n1652_o <= gen4_n9_peres4_j_n1648 (1);
  n1653_o <= gen4_n9_peres4_j_n1648 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1654_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1655_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1656_o <= n1654_o & n1655_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1657_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1658_o <= n1656_o & n1657_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n1659 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n1658_o,
    o => gen4_n8_peres4_j_o);
  n1662_o <= gen4_n8_peres4_j_n1659 (2);
  n1663_o <= gen4_n8_peres4_j_n1659 (1);
  n1664_o <= gen4_n8_peres4_j_n1659 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1665_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1666_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1667_o <= n1665_o & n1666_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1668_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1669_o <= n1667_o & n1668_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1670 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1669_o,
    o => gen4_n7_peres4_j_o);
  n1673_o <= gen4_n7_peres4_j_n1670 (2);
  n1674_o <= gen4_n7_peres4_j_n1670 (1);
  n1675_o <= gen4_n7_peres4_j_n1670 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1676_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1677_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1678_o <= n1676_o & n1677_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1679_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1680_o <= n1678_o & n1679_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1681 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1680_o,
    o => gen4_n6_peres4_j_o);
  n1684_o <= gen4_n6_peres4_j_n1681 (2);
  n1685_o <= gen4_n6_peres4_j_n1681 (1);
  n1686_o <= gen4_n6_peres4_j_n1681 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1687_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1688_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1689_o <= n1687_o & n1688_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1690_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1691_o <= n1689_o & n1690_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1692 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1691_o,
    o => gen4_n5_peres4_j_o);
  n1695_o <= gen4_n5_peres4_j_n1692 (2);
  n1696_o <= gen4_n5_peres4_j_n1692 (1);
  n1697_o <= gen4_n5_peres4_j_n1692 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1698_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1699_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1700_o <= n1698_o & n1699_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1701_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1702_o <= n1700_o & n1701_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1703 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1702_o,
    o => gen4_n4_peres4_j_o);
  n1706_o <= gen4_n4_peres4_j_n1703 (2);
  n1707_o <= gen4_n4_peres4_j_n1703 (1);
  n1708_o <= gen4_n4_peres4_j_n1703 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1709_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1710_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1711_o <= n1709_o & n1710_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1712_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1713_o <= n1711_o & n1712_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1714 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1713_o,
    o => gen4_n3_peres4_j_o);
  n1717_o <= gen4_n3_peres4_j_n1714 (2);
  n1718_o <= gen4_n3_peres4_j_n1714 (1);
  n1719_o <= gen4_n3_peres4_j_n1714 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1720_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1721_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1722_o <= n1720_o & n1721_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1723_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1724_o <= n1722_o & n1723_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1725 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1724_o,
    o => gen4_n2_peres4_j_o);
  n1728_o <= gen4_n2_peres4_j_n1725 (2);
  n1729_o <= gen4_n2_peres4_j_n1725 (1);
  n1730_o <= gen4_n2_peres4_j_n1725 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1731_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1732_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1733_o <= n1731_o & n1732_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1734_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1735_o <= n1733_o & n1734_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1736 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1735_o,
    o => gen4_n1_peres4_j_o);
  n1739_o <= gen4_n1_peres4_j_n1736 (2);
  n1740_o <= gen4_n1_peres4_j_n1736 (1);
  n1741_o <= gen4_n1_peres4_j_n1736 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1742_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1743_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1744_o <= n1742_o & n1743_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1745_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1746_o <= n1744_o & n1745_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1747 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1746_o,
    o => gen4_n0_peres4_j_o);
  n1750_o <= gen4_n0_peres4_j_n1747 (2);
  n1751_o <= gen4_n0_peres4_j_n1747 (1);
  n1752_o <= gen4_n0_peres4_j_n1747 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1753_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1754_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1755_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1756_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1757_o <= n1755_o & n1756_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1758 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1757_o,
    o => gen5_n1_cnot5_j_o);
  n1761_o <= gen5_n1_cnot5_j_n1758 (1);
  n1762_o <= gen5_n1_cnot5_j_n1758 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1763_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1764_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1765_o <= n1763_o & n1764_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1766 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1765_o,
    o => gen5_n2_cnot5_j_o);
  n1769_o <= gen5_n2_cnot5_j_n1766 (1);
  n1770_o <= gen5_n2_cnot5_j_n1766 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1771_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1772_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1773_o <= n1771_o & n1772_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1774 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1773_o,
    o => gen5_n3_cnot5_j_o);
  n1777_o <= gen5_n3_cnot5_j_n1774 (1);
  n1778_o <= gen5_n3_cnot5_j_n1774 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1779_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1780_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1781_o <= n1779_o & n1780_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1782 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1781_o,
    o => gen5_n4_cnot5_j_o);
  n1785_o <= gen5_n4_cnot5_j_n1782 (1);
  n1786_o <= gen5_n4_cnot5_j_n1782 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1787_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1788_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1789_o <= n1787_o & n1788_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1790 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1789_o,
    o => gen5_n5_cnot5_j_o);
  n1793_o <= gen5_n5_cnot5_j_n1790 (1);
  n1794_o <= gen5_n5_cnot5_j_n1790 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1795_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1796_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1797_o <= n1795_o & n1796_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n1798 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n1797_o,
    o => gen5_n6_cnot5_j_o);
  n1801_o <= gen5_n6_cnot5_j_n1798 (1);
  n1802_o <= gen5_n6_cnot5_j_n1798 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1803_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1804_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1805_o <= n1803_o & n1804_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n1806 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n1805_o,
    o => gen5_n7_cnot5_j_o);
  n1809_o <= gen5_n7_cnot5_j_n1806 (1);
  n1810_o <= gen5_n7_cnot5_j_n1806 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1811_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1812_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1813_o <= n1811_o & n1812_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n1814 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n1813_o,
    o => gen5_n8_cnot5_j_o);
  n1817_o <= gen5_n8_cnot5_j_n1814 (1);
  n1818_o <= gen5_n8_cnot5_j_n1814 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1819_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1820_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1821_o <= n1819_o & n1820_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n1822 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n1821_o,
    o => gen5_n9_cnot5_j_o);
  n1825_o <= gen5_n9_cnot5_j_n1822 (1);
  n1826_o <= gen5_n9_cnot5_j_n1822 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1827_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1828_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1829_o <= n1827_o & n1828_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n1830 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n1829_o,
    o => gen5_n10_cnot5_j_o);
  n1833_o <= gen5_n10_cnot5_j_n1830 (1);
  n1834_o <= gen5_n10_cnot5_j_n1830 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1835_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1836_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1837_o <= n1835_o & n1836_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n1838 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n1837_o,
    o => gen5_n11_cnot5_j_o);
  n1841_o <= gen5_n11_cnot5_j_n1838 (1);
  n1842_o <= gen5_n11_cnot5_j_n1838 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1843_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1844_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1845_o <= n1843_o & n1844_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n1846 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n1845_o,
    o => gen5_n12_cnot5_j_o);
  n1849_o <= gen5_n12_cnot5_j_n1846 (1);
  n1850_o <= gen5_n12_cnot5_j_n1846 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1851_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1852_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1853_o <= n1851_o & n1852_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n1854 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n1853_o,
    o => gen5_n13_cnot5_j_o);
  n1857_o <= gen5_n13_cnot5_j_n1854 (1);
  n1858_o <= gen5_n13_cnot5_j_n1854 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1859_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1860_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1861_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1862_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1863_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1864_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1865_o <= n1863_o & n1864_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1866 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1865_o,
    o => gen6_n1_cnot1_j_o);
  n1869_o <= gen6_n1_cnot1_j_n1866 (1);
  n1870_o <= gen6_n1_cnot1_j_n1866 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1871_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1872_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1873_o <= n1871_o & n1872_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1874 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1873_o,
    o => gen6_n2_cnot1_j_o);
  n1877_o <= gen6_n2_cnot1_j_n1874 (1);
  n1878_o <= gen6_n2_cnot1_j_n1874 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1879_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1880_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1881_o <= n1879_o & n1880_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1882 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1881_o,
    o => gen6_n3_cnot1_j_o);
  n1885_o <= gen6_n3_cnot1_j_n1882 (1);
  n1886_o <= gen6_n3_cnot1_j_n1882 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1887_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1888_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1889_o <= n1887_o & n1888_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1890 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1889_o,
    o => gen6_n4_cnot1_j_o);
  n1893_o <= gen6_n4_cnot1_j_n1890 (1);
  n1894_o <= gen6_n4_cnot1_j_n1890 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1895_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1896_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1897_o <= n1895_o & n1896_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1898 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1897_o,
    o => gen6_n5_cnot1_j_o);
  n1901_o <= gen6_n5_cnot1_j_n1898 (1);
  n1902_o <= gen6_n5_cnot1_j_n1898 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1903_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1904_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1905_o <= n1903_o & n1904_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1906 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1905_o,
    o => gen6_n6_cnot1_j_o);
  n1909_o <= gen6_n6_cnot1_j_n1906 (1);
  n1910_o <= gen6_n6_cnot1_j_n1906 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1911_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1912_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1913_o <= n1911_o & n1912_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n1914 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n1913_o,
    o => gen6_n7_cnot1_j_o);
  n1917_o <= gen6_n7_cnot1_j_n1914 (1);
  n1918_o <= gen6_n7_cnot1_j_n1914 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1919_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1920_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1921_o <= n1919_o & n1920_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n1922 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n1921_o,
    o => gen6_n8_cnot1_j_o);
  n1925_o <= gen6_n8_cnot1_j_n1922 (1);
  n1926_o <= gen6_n8_cnot1_j_n1922 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1927_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1928_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1929_o <= n1927_o & n1928_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n1930 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n1929_o,
    o => gen6_n9_cnot1_j_o);
  n1933_o <= gen6_n9_cnot1_j_n1930 (1);
  n1934_o <= gen6_n9_cnot1_j_n1930 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1935_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1936_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1937_o <= n1935_o & n1936_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n1938 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n1937_o,
    o => gen6_n10_cnot1_j_o);
  n1941_o <= gen6_n10_cnot1_j_n1938 (1);
  n1942_o <= gen6_n10_cnot1_j_n1938 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1943_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1944_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1945_o <= n1943_o & n1944_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n1946 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n1945_o,
    o => gen6_n11_cnot1_j_o);
  n1949_o <= gen6_n11_cnot1_j_n1946 (1);
  n1950_o <= gen6_n11_cnot1_j_n1946 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1951_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1952_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1953_o <= n1951_o & n1952_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n1954 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n1953_o,
    o => gen6_n12_cnot1_j_o);
  n1957_o <= gen6_n12_cnot1_j_n1954 (1);
  n1958_o <= gen6_n12_cnot1_j_n1954 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1959_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1960_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1961_o <= n1959_o & n1960_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n1962 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n1961_o,
    o => gen6_n13_cnot1_j_o);
  n1965_o <= gen6_n13_cnot1_j_n1962 (1);
  n1966_o <= gen6_n13_cnot1_j_n1962 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1967_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1968_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1969_o <= n1967_o & n1968_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n1970 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n1969_o,
    o => gen6_n14_cnot1_j_o);
  n1973_o <= gen6_n14_cnot1_j_n1970 (1);
  n1974_o <= gen6_n14_cnot1_j_n1970 (0);
  n1975_o <= n1323_o & n1315_o & n1307_o & n1299_o & n1291_o & n1283_o & n1275_o & n1267_o & n1259_o & n1251_o & n1243_o & n1235_o & n1227_o & n1219_o & n1325_o;
  n1976_o <= n1324_o & n1316_o & n1308_o & n1300_o & n1292_o & n1284_o & n1276_o & n1268_o & n1260_o & n1252_o & n1244_o & n1236_o & n1228_o & n1220_o & n1326_o;
  n1977_o <= n1328_o & n1335_o & n1343_o & n1351_o & n1359_o & n1367_o & n1375_o & n1383_o & n1391_o & n1399_o & n1407_o & n1415_o & n1423_o & n1431_o & n1327_o;
  n1978_o <= n1336_o & n1344_o & n1352_o & n1360_o & n1368_o & n1376_o & n1384_o & n1392_o & n1400_o & n1408_o & n1416_o & n1424_o & n1432_o & n1433_o;
  n1979_o <= n1588_o & n1577_o & n1566_o & n1555_o & n1544_o & n1533_o & n1522_o & n1511_o & n1500_o & n1489_o & n1478_o & n1467_o & n1456_o & n1445_o & n1434_o;
  n1980_o <= n1589_o & n1587_o & n1576_o & n1565_o & n1554_o & n1543_o & n1532_o & n1521_o & n1510_o & n1499_o & n1488_o & n1477_o & n1466_o & n1455_o & n1444_o;
  n1981_o <= n1590_o & n1586_o & n1575_o & n1564_o & n1553_o & n1542_o & n1531_o & n1520_o & n1509_o & n1498_o & n1487_o & n1476_o & n1465_o & n1454_o & n1443_o;
  n1982_o <= n1597_o & n1607_o & n1618_o & n1629_o & n1640_o & n1651_o & n1662_o & n1673_o & n1684_o & n1695_o & n1706_o & n1717_o & n1728_o & n1739_o & n1750_o;
  n1983_o <= n1609_o & n1620_o & n1631_o & n1642_o & n1653_o & n1664_o & n1675_o & n1686_o & n1697_o & n1708_o & n1719_o & n1730_o & n1741_o & n1752_o & n1753_o;
  n1984_o <= n1598_o & n1608_o & n1619_o & n1630_o & n1641_o & n1652_o & n1663_o & n1674_o & n1685_o & n1696_o & n1707_o & n1718_o & n1729_o & n1740_o & n1751_o;
  n1985_o <= n1858_o & n1850_o & n1842_o & n1834_o & n1826_o & n1818_o & n1810_o & n1802_o & n1794_o & n1786_o & n1778_o & n1770_o & n1762_o & n1754_o;
  n1986_o <= n1860_o & n1857_o & n1849_o & n1841_o & n1833_o & n1825_o & n1817_o & n1809_o & n1801_o & n1793_o & n1785_o & n1777_o & n1769_o & n1761_o & n1859_o;
  n1987_o <= n1973_o & n1965_o & n1957_o & n1949_o & n1941_o & n1933_o & n1925_o & n1917_o & n1909_o & n1901_o & n1893_o & n1885_o & n1877_o & n1869_o & n1861_o;
  n1988_o <= n1974_o & n1966_o & n1958_o & n1950_o & n1942_o & n1934_o & n1926_o & n1918_o & n1910_o & n1902_o & n1894_o & n1886_o & n1878_o & n1870_o & n1862_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_17 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_sub_in_place_17;

architecture rtl of add_sub_in_place_17 is
  signal b_cnot : std_logic_vector (16 downto 0);
  signal cnotr_n1199 : std_logic;
  signal cnotr_n1200 : std_logic_vector (16 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (16 downto 0);
  signal add_n1205 : std_logic_vector (16 downto 0);
  signal add_n1206 : std_logic_vector (16 downto 0);
  signal add_a_out : std_logic_vector (16 downto 0);
  signal add_s : std_logic_vector (16 downto 0);
begin
  ctrl_out <= cnotr_n1199;
  a_out <= add_n1205;
  s <= add_n1206;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1200; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1199 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1200 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_17 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1205 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1206 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_17 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    w : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    b_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_scratch_17;

architecture rtl of add_scratch_17 is
  signal a_s : std_logic_vector (15 downto 0);
  signal b_s : std_logic_vector (15 downto 0);
  signal s_s : std_logic_vector (15 downto 0);
  signal c_s : std_logic_vector (15 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n445_o : std_logic;
  signal n446_o : std_logic;
  signal n447_o : std_logic_vector (1 downto 0);
  signal cnota_n448 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n451_o : std_logic;
  signal n452_o : std_logic;
  signal n453_o : std_logic;
  signal n454_o : std_logic_vector (1 downto 0);
  signal cnotb_n455 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n458_o : std_logic;
  signal n459_o : std_logic;
  signal n460_o : std_logic_vector (1 downto 0);
  signal n461_o : std_logic;
  signal n462_o : std_logic_vector (2 downto 0);
  signal ccnotc_n463 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n466_o : std_logic;
  signal n467_o : std_logic;
  signal n468_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n469_o : std_logic;
  signal n470_o : std_logic;
  signal n471_o : std_logic_vector (1 downto 0);
  signal n472_o : std_logic;
  signal n473_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n474 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n477_o : std_logic;
  signal n478_o : std_logic;
  signal n479_o : std_logic;
  signal n480_o : std_logic;
  signal n481_o : std_logic;
  signal n482_o : std_logic;
  signal n483_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n484 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n487_o : std_logic;
  signal n488_o : std_logic;
  signal n489_o : std_logic;
  signal n490_o : std_logic;
  signal n491_o : std_logic;
  signal n492_o : std_logic;
  signal n493_o : std_logic_vector (1 downto 0);
  signal n494_o : std_logic;
  signal n495_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n496 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n499_o : std_logic;
  signal n500_o : std_logic;
  signal n501_o : std_logic;
  signal n502_o : std_logic;
  signal n503_o : std_logic;
  signal n504_o : std_logic;
  signal n505_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n506 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n509_o : std_logic;
  signal n510_o : std_logic;
  signal n511_o : std_logic;
  signal n512_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n513_o : std_logic;
  signal n514_o : std_logic;
  signal n515_o : std_logic_vector (1 downto 0);
  signal n516_o : std_logic;
  signal n517_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n518 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n521_o : std_logic;
  signal n522_o : std_logic;
  signal n523_o : std_logic;
  signal n524_o : std_logic;
  signal n525_o : std_logic;
  signal n526_o : std_logic;
  signal n527_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n528 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n531_o : std_logic;
  signal n532_o : std_logic;
  signal n533_o : std_logic;
  signal n534_o : std_logic;
  signal n535_o : std_logic;
  signal n536_o : std_logic;
  signal n537_o : std_logic_vector (1 downto 0);
  signal n538_o : std_logic;
  signal n539_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n540 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n543_o : std_logic;
  signal n544_o : std_logic;
  signal n545_o : std_logic;
  signal n546_o : std_logic;
  signal n547_o : std_logic;
  signal n548_o : std_logic;
  signal n549_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n550 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n553_o : std_logic;
  signal n554_o : std_logic;
  signal n555_o : std_logic;
  signal n556_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n557_o : std_logic;
  signal n558_o : std_logic;
  signal n559_o : std_logic_vector (1 downto 0);
  signal n560_o : std_logic;
  signal n561_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n562 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n565_o : std_logic;
  signal n566_o : std_logic;
  signal n567_o : std_logic;
  signal n568_o : std_logic;
  signal n569_o : std_logic;
  signal n570_o : std_logic;
  signal n571_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n572 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n575_o : std_logic;
  signal n576_o : std_logic;
  signal n577_o : std_logic;
  signal n578_o : std_logic;
  signal n579_o : std_logic;
  signal n580_o : std_logic;
  signal n581_o : std_logic_vector (1 downto 0);
  signal n582_o : std_logic;
  signal n583_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n584 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n587_o : std_logic;
  signal n588_o : std_logic;
  signal n589_o : std_logic;
  signal n590_o : std_logic;
  signal n591_o : std_logic;
  signal n592_o : std_logic;
  signal n593_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n594 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n597_o : std_logic;
  signal n598_o : std_logic;
  signal n599_o : std_logic;
  signal n600_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n601_o : std_logic;
  signal n602_o : std_logic;
  signal n603_o : std_logic_vector (1 downto 0);
  signal n604_o : std_logic;
  signal n605_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n606 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n609_o : std_logic;
  signal n610_o : std_logic;
  signal n611_o : std_logic;
  signal n612_o : std_logic;
  signal n613_o : std_logic;
  signal n614_o : std_logic;
  signal n615_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n616 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n619_o : std_logic;
  signal n620_o : std_logic;
  signal n621_o : std_logic;
  signal n622_o : std_logic;
  signal n623_o : std_logic;
  signal n624_o : std_logic;
  signal n625_o : std_logic_vector (1 downto 0);
  signal n626_o : std_logic;
  signal n627_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n628 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n631_o : std_logic;
  signal n632_o : std_logic;
  signal n633_o : std_logic;
  signal n634_o : std_logic;
  signal n635_o : std_logic;
  signal n636_o : std_logic;
  signal n637_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n638 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n641_o : std_logic;
  signal n642_o : std_logic;
  signal n643_o : std_logic;
  signal n644_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n645_o : std_logic;
  signal n646_o : std_logic;
  signal n647_o : std_logic_vector (1 downto 0);
  signal n648_o : std_logic;
  signal n649_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n650 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n653_o : std_logic;
  signal n654_o : std_logic;
  signal n655_o : std_logic;
  signal n656_o : std_logic;
  signal n657_o : std_logic;
  signal n658_o : std_logic;
  signal n659_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n660 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n663_o : std_logic;
  signal n664_o : std_logic;
  signal n665_o : std_logic;
  signal n666_o : std_logic;
  signal n667_o : std_logic;
  signal n668_o : std_logic;
  signal n669_o : std_logic_vector (1 downto 0);
  signal n670_o : std_logic;
  signal n671_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n672 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n675_o : std_logic;
  signal n676_o : std_logic;
  signal n677_o : std_logic;
  signal n678_o : std_logic;
  signal n679_o : std_logic;
  signal n680_o : std_logic;
  signal n681_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n682 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n685_o : std_logic;
  signal n686_o : std_logic;
  signal n687_o : std_logic;
  signal n688_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n689_o : std_logic;
  signal n690_o : std_logic;
  signal n691_o : std_logic_vector (1 downto 0);
  signal n692_o : std_logic;
  signal n693_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n694 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n697_o : std_logic;
  signal n698_o : std_logic;
  signal n699_o : std_logic;
  signal n700_o : std_logic;
  signal n701_o : std_logic;
  signal n702_o : std_logic;
  signal n703_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n704 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n707_o : std_logic;
  signal n708_o : std_logic;
  signal n709_o : std_logic;
  signal n710_o : std_logic;
  signal n711_o : std_logic;
  signal n712_o : std_logic;
  signal n713_o : std_logic_vector (1 downto 0);
  signal n714_o : std_logic;
  signal n715_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n716 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n719_o : std_logic;
  signal n720_o : std_logic;
  signal n721_o : std_logic;
  signal n722_o : std_logic;
  signal n723_o : std_logic;
  signal n724_o : std_logic;
  signal n725_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n726 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n729_o : std_logic;
  signal n730_o : std_logic;
  signal n731_o : std_logic;
  signal n732_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n733_o : std_logic;
  signal n734_o : std_logic;
  signal n735_o : std_logic_vector (1 downto 0);
  signal n736_o : std_logic;
  signal n737_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n738 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n741_o : std_logic;
  signal n742_o : std_logic;
  signal n743_o : std_logic;
  signal n744_o : std_logic;
  signal n745_o : std_logic;
  signal n746_o : std_logic;
  signal n747_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n748 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n751_o : std_logic;
  signal n752_o : std_logic;
  signal n753_o : std_logic;
  signal n754_o : std_logic;
  signal n755_o : std_logic;
  signal n756_o : std_logic;
  signal n757_o : std_logic_vector (1 downto 0);
  signal n758_o : std_logic;
  signal n759_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n760 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n763_o : std_logic;
  signal n764_o : std_logic;
  signal n765_o : std_logic;
  signal n766_o : std_logic;
  signal n767_o : std_logic;
  signal n768_o : std_logic;
  signal n769_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n770 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n773_o : std_logic;
  signal n774_o : std_logic;
  signal n775_o : std_logic;
  signal n776_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n777_o : std_logic;
  signal n778_o : std_logic;
  signal n779_o : std_logic_vector (1 downto 0);
  signal n780_o : std_logic;
  signal n781_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n782 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n785_o : std_logic;
  signal n786_o : std_logic;
  signal n787_o : std_logic;
  signal n788_o : std_logic;
  signal n789_o : std_logic;
  signal n790_o : std_logic;
  signal n791_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n792 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n795_o : std_logic;
  signal n796_o : std_logic;
  signal n797_o : std_logic;
  signal n798_o : std_logic;
  signal n799_o : std_logic;
  signal n800_o : std_logic;
  signal n801_o : std_logic_vector (1 downto 0);
  signal n802_o : std_logic;
  signal n803_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n804 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n807_o : std_logic;
  signal n808_o : std_logic;
  signal n809_o : std_logic;
  signal n810_o : std_logic;
  signal n811_o : std_logic;
  signal n812_o : std_logic;
  signal n813_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n814 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n817_o : std_logic;
  signal n818_o : std_logic;
  signal n819_o : std_logic;
  signal n820_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n821_o : std_logic;
  signal n822_o : std_logic;
  signal n823_o : std_logic_vector (1 downto 0);
  signal n824_o : std_logic;
  signal n825_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n826 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n829_o : std_logic;
  signal n830_o : std_logic;
  signal n831_o : std_logic;
  signal n832_o : std_logic;
  signal n833_o : std_logic;
  signal n834_o : std_logic;
  signal n835_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n836 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n839_o : std_logic;
  signal n840_o : std_logic;
  signal n841_o : std_logic;
  signal n842_o : std_logic;
  signal n843_o : std_logic;
  signal n844_o : std_logic;
  signal n845_o : std_logic_vector (1 downto 0);
  signal n846_o : std_logic;
  signal n847_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n848 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n851_o : std_logic;
  signal n852_o : std_logic;
  signal n853_o : std_logic;
  signal n854_o : std_logic;
  signal n855_o : std_logic;
  signal n856_o : std_logic;
  signal n857_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n858 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n861_o : std_logic;
  signal n862_o : std_logic;
  signal n863_o : std_logic;
  signal n864_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n865_o : std_logic;
  signal n866_o : std_logic;
  signal n867_o : std_logic_vector (1 downto 0);
  signal n868_o : std_logic;
  signal n869_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n870 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n873_o : std_logic;
  signal n874_o : std_logic;
  signal n875_o : std_logic;
  signal n876_o : std_logic;
  signal n877_o : std_logic;
  signal n878_o : std_logic;
  signal n879_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n880 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n883_o : std_logic;
  signal n884_o : std_logic;
  signal n885_o : std_logic;
  signal n886_o : std_logic;
  signal n887_o : std_logic;
  signal n888_o : std_logic;
  signal n889_o : std_logic_vector (1 downto 0);
  signal n890_o : std_logic;
  signal n891_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n892 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n895_o : std_logic;
  signal n896_o : std_logic;
  signal n897_o : std_logic;
  signal n898_o : std_logic;
  signal n899_o : std_logic;
  signal n900_o : std_logic;
  signal n901_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n902 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n905_o : std_logic;
  signal n906_o : std_logic;
  signal n907_o : std_logic;
  signal n908_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n909_o : std_logic;
  signal n910_o : std_logic;
  signal n911_o : std_logic_vector (1 downto 0);
  signal n912_o : std_logic;
  signal n913_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n914 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n917_o : std_logic;
  signal n918_o : std_logic;
  signal n919_o : std_logic;
  signal n920_o : std_logic;
  signal n921_o : std_logic;
  signal n922_o : std_logic;
  signal n923_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n924 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n927_o : std_logic;
  signal n928_o : std_logic;
  signal n929_o : std_logic;
  signal n930_o : std_logic;
  signal n931_o : std_logic;
  signal n932_o : std_logic;
  signal n933_o : std_logic_vector (1 downto 0);
  signal n934_o : std_logic;
  signal n935_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n936 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n939_o : std_logic;
  signal n940_o : std_logic;
  signal n941_o : std_logic;
  signal n942_o : std_logic;
  signal n943_o : std_logic;
  signal n944_o : std_logic;
  signal n945_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n946 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n949_o : std_logic;
  signal n950_o : std_logic;
  signal n951_o : std_logic;
  signal n952_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n953_o : std_logic;
  signal n954_o : std_logic;
  signal n955_o : std_logic_vector (1 downto 0);
  signal n956_o : std_logic;
  signal n957_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n958 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n961_o : std_logic;
  signal n962_o : std_logic;
  signal n963_o : std_logic;
  signal n964_o : std_logic;
  signal n965_o : std_logic;
  signal n966_o : std_logic;
  signal n967_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n968 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n971_o : std_logic;
  signal n972_o : std_logic;
  signal n973_o : std_logic;
  signal n974_o : std_logic;
  signal n975_o : std_logic;
  signal n976_o : std_logic;
  signal n977_o : std_logic_vector (1 downto 0);
  signal n978_o : std_logic;
  signal n979_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n980 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n983_o : std_logic;
  signal n984_o : std_logic;
  signal n985_o : std_logic;
  signal n986_o : std_logic;
  signal n987_o : std_logic;
  signal n988_o : std_logic;
  signal n989_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n990 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n993_o : std_logic;
  signal n994_o : std_logic;
  signal n995_o : std_logic;
  signal n996_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n997_o : std_logic;
  signal n998_o : std_logic;
  signal n999_o : std_logic_vector (1 downto 0);
  signal n1000_o : std_logic;
  signal n1001_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n1002 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1005_o : std_logic;
  signal n1006_o : std_logic;
  signal n1007_o : std_logic;
  signal n1008_o : std_logic;
  signal n1009_o : std_logic;
  signal n1010_o : std_logic;
  signal n1011_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n1012 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n1015_o : std_logic;
  signal n1016_o : std_logic;
  signal n1017_o : std_logic;
  signal n1018_o : std_logic;
  signal n1019_o : std_logic;
  signal n1020_o : std_logic;
  signal n1021_o : std_logic_vector (1 downto 0);
  signal n1022_o : std_logic;
  signal n1023_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n1024 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1027_o : std_logic;
  signal n1028_o : std_logic;
  signal n1029_o : std_logic;
  signal n1030_o : std_logic;
  signal n1031_o : std_logic;
  signal n1032_o : std_logic;
  signal n1033_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n1034 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n1037_o : std_logic;
  signal n1038_o : std_logic;
  signal n1039_o : std_logic;
  signal n1040_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n1041_o : std_logic;
  signal n1042_o : std_logic;
  signal n1043_o : std_logic_vector (1 downto 0);
  signal n1044_o : std_logic;
  signal n1045_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n1046 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1049_o : std_logic;
  signal n1050_o : std_logic;
  signal n1051_o : std_logic;
  signal n1052_o : std_logic;
  signal n1053_o : std_logic;
  signal n1054_o : std_logic;
  signal n1055_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n1056 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n1059_o : std_logic;
  signal n1060_o : std_logic;
  signal n1061_o : std_logic;
  signal n1062_o : std_logic;
  signal n1063_o : std_logic;
  signal n1064_o : std_logic;
  signal n1065_o : std_logic_vector (1 downto 0);
  signal n1066_o : std_logic;
  signal n1067_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n1068 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1071_o : std_logic;
  signal n1072_o : std_logic;
  signal n1073_o : std_logic;
  signal n1074_o : std_logic;
  signal n1075_o : std_logic;
  signal n1076_o : std_logic;
  signal n1077_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n1078 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n1081_o : std_logic;
  signal n1082_o : std_logic;
  signal n1083_o : std_logic;
  signal n1084_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n1085_o : std_logic;
  signal n1086_o : std_logic;
  signal n1087_o : std_logic_vector (1 downto 0);
  signal n1088_o : std_logic;
  signal n1089_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n1090 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1093_o : std_logic;
  signal n1094_o : std_logic;
  signal n1095_o : std_logic;
  signal n1096_o : std_logic;
  signal n1097_o : std_logic;
  signal n1098_o : std_logic;
  signal n1099_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n1100 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n1103_o : std_logic;
  signal n1104_o : std_logic;
  signal n1105_o : std_logic;
  signal n1106_o : std_logic;
  signal n1107_o : std_logic;
  signal n1108_o : std_logic;
  signal n1109_o : std_logic_vector (1 downto 0);
  signal n1110_o : std_logic;
  signal n1111_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n1112 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1115_o : std_logic;
  signal n1116_o : std_logic;
  signal n1117_o : std_logic;
  signal n1118_o : std_logic;
  signal n1119_o : std_logic;
  signal n1120_o : std_logic;
  signal n1121_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n1122 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n1125_o : std_logic;
  signal n1126_o : std_logic;
  signal n1127_o : std_logic;
  signal n1128_o : std_logic;
  signal n1129_o : std_logic;
  signal n1130_o : std_logic;
  signal n1131_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1132 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1135_o : std_logic;
  signal n1136_o : std_logic;
  signal n1137_o : std_logic;
  signal n1138_o : std_logic_vector (1 downto 0);
  signal cnotea_n1139 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1142_o : std_logic;
  signal n1143_o : std_logic;
  signal n1144_o : std_logic_vector (16 downto 0);
  signal n1145_o : std_logic_vector (16 downto 0);
  signal n1146_o : std_logic_vector (16 downto 0);
  signal n1147_o : std_logic_vector (15 downto 0);
  signal n1148_o : std_logic_vector (15 downto 0);
  signal n1149_o : std_logic_vector (15 downto 0);
  signal n1150_o : std_logic_vector (15 downto 0);
  signal n1151_o : std_logic_vector (3 downto 0);
  signal n1152_o : std_logic_vector (3 downto 0);
  signal n1153_o : std_logic_vector (3 downto 0);
  signal n1154_o : std_logic_vector (3 downto 0);
  signal n1155_o : std_logic_vector (3 downto 0);
  signal n1156_o : std_logic_vector (3 downto 0);
  signal n1157_o : std_logic_vector (3 downto 0);
  signal n1158_o : std_logic_vector (3 downto 0);
  signal n1159_o : std_logic_vector (3 downto 0);
  signal n1160_o : std_logic_vector (3 downto 0);
  signal n1161_o : std_logic_vector (3 downto 0);
  signal n1162_o : std_logic_vector (3 downto 0);
  signal n1163_o : std_logic_vector (3 downto 0);
  signal n1164_o : std_logic_vector (3 downto 0);
  signal n1165_o : std_logic_vector (3 downto 0);
  signal n1166_o : std_logic_vector (3 downto 0);
  signal n1167_o : std_logic_vector (3 downto 0);
  signal n1168_o : std_logic_vector (3 downto 0);
  signal n1169_o : std_logic_vector (3 downto 0);
  signal n1170_o : std_logic_vector (3 downto 0);
  signal n1171_o : std_logic_vector (3 downto 0);
  signal n1172_o : std_logic_vector (3 downto 0);
  signal n1173_o : std_logic_vector (3 downto 0);
  signal n1174_o : std_logic_vector (3 downto 0);
  signal n1175_o : std_logic_vector (3 downto 0);
  signal n1176_o : std_logic_vector (3 downto 0);
  signal n1177_o : std_logic_vector (3 downto 0);
  signal n1178_o : std_logic_vector (3 downto 0);
  signal n1179_o : std_logic_vector (3 downto 0);
  signal n1180_o : std_logic_vector (3 downto 0);
  signal n1181_o : std_logic_vector (3 downto 0);
  signal n1182_o : std_logic_vector (3 downto 0);
  signal n1183_o : std_logic_vector (3 downto 0);
  signal n1184_o : std_logic_vector (3 downto 0);
  signal n1185_o : std_logic_vector (3 downto 0);
  signal n1186_o : std_logic_vector (3 downto 0);
  signal n1187_o : std_logic_vector (3 downto 0);
  signal n1188_o : std_logic_vector (3 downto 0);
  signal n1189_o : std_logic_vector (3 downto 0);
  signal n1190_o : std_logic_vector (3 downto 0);
  signal n1191_o : std_logic_vector (3 downto 0);
  signal n1192_o : std_logic_vector (3 downto 0);
  signal n1193_o : std_logic_vector (3 downto 0);
  signal n1194_o : std_logic_vector (3 downto 0);
  signal n1195_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1144_o;
  b_out <= n1145_o;
  s <= n1146_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1147_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1148_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1149_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1150_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n451_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n458_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n452_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1136_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n445_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n446_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n447_o <= n445_o & n446_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n448 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n447_o,
    o => cnota_o);
  n451_o <= cnota_n448 (1);
  n452_o <= cnota_n448 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n453_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n454_o <= n453_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n455 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n454_o,
    o => cnotb_o);
  n458_o <= cnotb_n455 (1);
  n459_o <= cnotb_n455 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n460_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n461_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n462_o <= n460_o & n461_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n463 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n462_o,
    o => ccnotc_o);
  -- vhdl_source/cordic_stage.vhdl:15:23
  n466_o <= ccnotc_n463 (2);
  -- vhdl_source/cordic_stage.vhdl:15:16
  n467_o <= ccnotc_n463 (1);
  -- vhdl_source/cordic_stage.vhdl:14:23
  n468_o <= ccnotc_n463 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1151_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1152_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1153_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n469_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n470_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n471_o <= n469_o & n470_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n472_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n473_o <= n471_o & n472_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n474 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n473_o,
    o => gen1_n1_ccnot1_o);
  n477_o <= gen1_n1_ccnot1_n474 (2);
  n478_o <= gen1_n1_ccnot1_n474 (1);
  n479_o <= gen1_n1_ccnot1_n474 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n480_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n481_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n482_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n483_o <= n481_o & n482_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n484 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n483_o,
    o => gen1_n1_cnot1_o);
  n487_o <= gen1_n1_cnot1_n484 (1);
  n488_o <= gen1_n1_cnot1_n484 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n489_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n490_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n491_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n492_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n493_o <= n491_o & n492_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n494_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n495_o <= n493_o & n494_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n496 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n495_o,
    o => gen1_n1_ccnot2_o);
  n499_o <= gen1_n1_ccnot2_n496 (2);
  n500_o <= gen1_n1_ccnot2_n496 (1);
  n501_o <= gen1_n1_ccnot2_n496 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n502_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n503_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n504_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n505_o <= n503_o & n504_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n506 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n505_o,
    o => gen1_n1_cnot2_o);
  n509_o <= gen1_n1_cnot2_n506 (1);
  n510_o <= gen1_n1_cnot2_n506 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n511_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n512_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1154_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1155_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1156_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n513_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n514_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n515_o <= n513_o & n514_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n516_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n517_o <= n515_o & n516_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n518 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n517_o,
    o => gen1_n2_ccnot1_o);
  n521_o <= gen1_n2_ccnot1_n518 (2);
  n522_o <= gen1_n2_ccnot1_n518 (1);
  n523_o <= gen1_n2_ccnot1_n518 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n524_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n525_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n526_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n527_o <= n525_o & n526_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n528 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n527_o,
    o => gen1_n2_cnot1_o);
  n531_o <= gen1_n2_cnot1_n528 (1);
  n532_o <= gen1_n2_cnot1_n528 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n533_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n534_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n535_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n536_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n537_o <= n535_o & n536_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n538_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n539_o <= n537_o & n538_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n540 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n539_o,
    o => gen1_n2_ccnot2_o);
  n543_o <= gen1_n2_ccnot2_n540 (2);
  n544_o <= gen1_n2_ccnot2_n540 (1);
  n545_o <= gen1_n2_ccnot2_n540 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n546_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n547_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n548_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n549_o <= n547_o & n548_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n550 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n549_o,
    o => gen1_n2_cnot2_o);
  n553_o <= gen1_n2_cnot2_n550 (1);
  n554_o <= gen1_n2_cnot2_n550 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n555_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n556_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1157_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1158_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1159_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n557_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n558_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n559_o <= n557_o & n558_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n560_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n561_o <= n559_o & n560_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n562 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n561_o,
    o => gen1_n3_ccnot1_o);
  n565_o <= gen1_n3_ccnot1_n562 (2);
  n566_o <= gen1_n3_ccnot1_n562 (1);
  n567_o <= gen1_n3_ccnot1_n562 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n568_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n569_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n570_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n571_o <= n569_o & n570_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n572 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n571_o,
    o => gen1_n3_cnot1_o);
  n575_o <= gen1_n3_cnot1_n572 (1);
  n576_o <= gen1_n3_cnot1_n572 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n577_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n578_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n579_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n580_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n581_o <= n579_o & n580_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n582_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n583_o <= n581_o & n582_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n584 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n583_o,
    o => gen1_n3_ccnot2_o);
  n587_o <= gen1_n3_ccnot2_n584 (2);
  n588_o <= gen1_n3_ccnot2_n584 (1);
  n589_o <= gen1_n3_ccnot2_n584 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n590_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n591_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n592_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n593_o <= n591_o & n592_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n594 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n593_o,
    o => gen1_n3_cnot2_o);
  n597_o <= gen1_n3_cnot2_n594 (1);
  n598_o <= gen1_n3_cnot2_n594 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n599_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n600_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1160_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1161_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1162_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n601_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n602_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n603_o <= n601_o & n602_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n604_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n605_o <= n603_o & n604_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n606 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n605_o,
    o => gen1_n4_ccnot1_o);
  n609_o <= gen1_n4_ccnot1_n606 (2);
  n610_o <= gen1_n4_ccnot1_n606 (1);
  n611_o <= gen1_n4_ccnot1_n606 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n612_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n613_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n614_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n615_o <= n613_o & n614_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n616 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n615_o,
    o => gen1_n4_cnot1_o);
  n619_o <= gen1_n4_cnot1_n616 (1);
  n620_o <= gen1_n4_cnot1_n616 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n621_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n622_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n623_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n624_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n625_o <= n623_o & n624_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n626_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n627_o <= n625_o & n626_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n628 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n627_o,
    o => gen1_n4_ccnot2_o);
  n631_o <= gen1_n4_ccnot2_n628 (2);
  n632_o <= gen1_n4_ccnot2_n628 (1);
  n633_o <= gen1_n4_ccnot2_n628 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n634_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n635_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n636_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n637_o <= n635_o & n636_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n638 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n637_o,
    o => gen1_n4_cnot2_o);
  n641_o <= gen1_n4_cnot2_n638 (1);
  n642_o <= gen1_n4_cnot2_n638 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n643_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n644_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1163_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1164_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1165_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n645_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n646_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n647_o <= n645_o & n646_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n648_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n649_o <= n647_o & n648_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n650 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n649_o,
    o => gen1_n5_ccnot1_o);
  n653_o <= gen1_n5_ccnot1_n650 (2);
  n654_o <= gen1_n5_ccnot1_n650 (1);
  n655_o <= gen1_n5_ccnot1_n650 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n656_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n657_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n658_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n659_o <= n657_o & n658_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n660 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n659_o,
    o => gen1_n5_cnot1_o);
  n663_o <= gen1_n5_cnot1_n660 (1);
  n664_o <= gen1_n5_cnot1_n660 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n665_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n666_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n667_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n668_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n669_o <= n667_o & n668_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n670_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n671_o <= n669_o & n670_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n672 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n671_o,
    o => gen1_n5_ccnot2_o);
  n675_o <= gen1_n5_ccnot2_n672 (2);
  n676_o <= gen1_n5_ccnot2_n672 (1);
  n677_o <= gen1_n5_ccnot2_n672 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n678_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n679_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n680_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n681_o <= n679_o & n680_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n682 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n681_o,
    o => gen1_n5_cnot2_o);
  n685_o <= gen1_n5_cnot2_n682 (1);
  n686_o <= gen1_n5_cnot2_n682 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n687_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n688_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1166_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1167_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1168_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n689_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n690_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n691_o <= n689_o & n690_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n692_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n693_o <= n691_o & n692_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n694 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n693_o,
    o => gen1_n6_ccnot1_o);
  n697_o <= gen1_n6_ccnot1_n694 (2);
  n698_o <= gen1_n6_ccnot1_n694 (1);
  n699_o <= gen1_n6_ccnot1_n694 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n700_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n701_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n702_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n703_o <= n701_o & n702_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n704 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n703_o,
    o => gen1_n6_cnot1_o);
  n707_o <= gen1_n6_cnot1_n704 (1);
  n708_o <= gen1_n6_cnot1_n704 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n709_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n710_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n711_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n712_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n713_o <= n711_o & n712_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n714_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n715_o <= n713_o & n714_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n716 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n715_o,
    o => gen1_n6_ccnot2_o);
  n719_o <= gen1_n6_ccnot2_n716 (2);
  n720_o <= gen1_n6_ccnot2_n716 (1);
  n721_o <= gen1_n6_ccnot2_n716 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n722_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n723_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n724_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n725_o <= n723_o & n724_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n726 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n725_o,
    o => gen1_n6_cnot2_o);
  n729_o <= gen1_n6_cnot2_n726 (1);
  n730_o <= gen1_n6_cnot2_n726 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n731_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n732_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1169_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1170_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1171_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n733_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n734_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n735_o <= n733_o & n734_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n736_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n737_o <= n735_o & n736_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n738 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n737_o,
    o => gen1_n7_ccnot1_o);
  n741_o <= gen1_n7_ccnot1_n738 (2);
  n742_o <= gen1_n7_ccnot1_n738 (1);
  n743_o <= gen1_n7_ccnot1_n738 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n744_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n745_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n746_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n747_o <= n745_o & n746_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n748 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n747_o,
    o => gen1_n7_cnot1_o);
  n751_o <= gen1_n7_cnot1_n748 (1);
  n752_o <= gen1_n7_cnot1_n748 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n753_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n754_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n755_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n756_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n757_o <= n755_o & n756_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n758_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n759_o <= n757_o & n758_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n760 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n759_o,
    o => gen1_n7_ccnot2_o);
  n763_o <= gen1_n7_ccnot2_n760 (2);
  n764_o <= gen1_n7_ccnot2_n760 (1);
  n765_o <= gen1_n7_ccnot2_n760 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n766_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n767_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n768_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n769_o <= n767_o & n768_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n770 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n769_o,
    o => gen1_n7_cnot2_o);
  n773_o <= gen1_n7_cnot2_n770 (1);
  n774_o <= gen1_n7_cnot2_n770 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n775_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n776_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1172_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1173_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1174_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n777_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n778_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n779_o <= n777_o & n778_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n780_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n781_o <= n779_o & n780_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n782 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n781_o,
    o => gen1_n8_ccnot1_o);
  n785_o <= gen1_n8_ccnot1_n782 (2);
  n786_o <= gen1_n8_ccnot1_n782 (1);
  n787_o <= gen1_n8_ccnot1_n782 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n788_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n789_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n790_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n791_o <= n789_o & n790_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n792 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n791_o,
    o => gen1_n8_cnot1_o);
  n795_o <= gen1_n8_cnot1_n792 (1);
  n796_o <= gen1_n8_cnot1_n792 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n797_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n798_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n799_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n800_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n801_o <= n799_o & n800_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n802_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n803_o <= n801_o & n802_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n804 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n803_o,
    o => gen1_n8_ccnot2_o);
  n807_o <= gen1_n8_ccnot2_n804 (2);
  n808_o <= gen1_n8_ccnot2_n804 (1);
  n809_o <= gen1_n8_ccnot2_n804 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n810_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n811_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n812_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n813_o <= n811_o & n812_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n814 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n813_o,
    o => gen1_n8_cnot2_o);
  n817_o <= gen1_n8_cnot2_n814 (1);
  n818_o <= gen1_n8_cnot2_n814 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n819_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n820_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n1175_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n1176_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n1177_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n821_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n822_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n823_o <= n821_o & n822_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n824_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n825_o <= n823_o & n824_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n826 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n825_o,
    o => gen1_n9_ccnot1_o);
  n829_o <= gen1_n9_ccnot1_n826 (2);
  n830_o <= gen1_n9_ccnot1_n826 (1);
  n831_o <= gen1_n9_ccnot1_n826 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n832_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n833_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n834_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n835_o <= n833_o & n834_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n836 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n835_o,
    o => gen1_n9_cnot1_o);
  n839_o <= gen1_n9_cnot1_n836 (1);
  n840_o <= gen1_n9_cnot1_n836 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n841_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n842_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n843_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n844_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n845_o <= n843_o & n844_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n846_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n847_o <= n845_o & n846_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n848 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n847_o,
    o => gen1_n9_ccnot2_o);
  n851_o <= gen1_n9_ccnot2_n848 (2);
  n852_o <= gen1_n9_ccnot2_n848 (1);
  n853_o <= gen1_n9_ccnot2_n848 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n854_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n855_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n856_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n857_o <= n855_o & n856_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n858 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n857_o,
    o => gen1_n9_cnot2_o);
  n861_o <= gen1_n9_cnot2_n858 (1);
  n862_o <= gen1_n9_cnot2_n858 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n863_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n864_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n1178_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n1179_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n1180_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n865_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n866_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n867_o <= n865_o & n866_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n868_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n869_o <= n867_o & n868_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n870 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n869_o,
    o => gen1_n10_ccnot1_o);
  n873_o <= gen1_n10_ccnot1_n870 (2);
  n874_o <= gen1_n10_ccnot1_n870 (1);
  n875_o <= gen1_n10_ccnot1_n870 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n876_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n877_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n878_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n879_o <= n877_o & n878_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n880 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n879_o,
    o => gen1_n10_cnot1_o);
  n883_o <= gen1_n10_cnot1_n880 (1);
  n884_o <= gen1_n10_cnot1_n880 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n885_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n886_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n887_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n888_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n889_o <= n887_o & n888_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n890_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n891_o <= n889_o & n890_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n892 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n891_o,
    o => gen1_n10_ccnot2_o);
  n895_o <= gen1_n10_ccnot2_n892 (2);
  n896_o <= gen1_n10_ccnot2_n892 (1);
  n897_o <= gen1_n10_ccnot2_n892 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n898_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n899_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n900_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n901_o <= n899_o & n900_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n902 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n901_o,
    o => gen1_n10_cnot2_o);
  n905_o <= gen1_n10_cnot2_n902 (1);
  n906_o <= gen1_n10_cnot2_n902 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n907_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n908_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n1181_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n1182_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n1183_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n909_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n910_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n911_o <= n909_o & n910_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n912_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n913_o <= n911_o & n912_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n914 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n913_o,
    o => gen1_n11_ccnot1_o);
  n917_o <= gen1_n11_ccnot1_n914 (2);
  n918_o <= gen1_n11_ccnot1_n914 (1);
  n919_o <= gen1_n11_ccnot1_n914 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n920_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n921_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n922_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n923_o <= n921_o & n922_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n924 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n923_o,
    o => gen1_n11_cnot1_o);
  n927_o <= gen1_n11_cnot1_n924 (1);
  n928_o <= gen1_n11_cnot1_n924 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n929_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n930_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n931_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n932_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n933_o <= n931_o & n932_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n934_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n935_o <= n933_o & n934_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n936 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n935_o,
    o => gen1_n11_ccnot2_o);
  n939_o <= gen1_n11_ccnot2_n936 (2);
  n940_o <= gen1_n11_ccnot2_n936 (1);
  n941_o <= gen1_n11_ccnot2_n936 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n942_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n943_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n944_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n945_o <= n943_o & n944_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n946 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n945_o,
    o => gen1_n11_cnot2_o);
  n949_o <= gen1_n11_cnot2_n946 (1);
  n950_o <= gen1_n11_cnot2_n946 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n951_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n952_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n1184_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n1185_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n1186_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n953_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n954_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n955_o <= n953_o & n954_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n956_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n957_o <= n955_o & n956_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n958 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n957_o,
    o => gen1_n12_ccnot1_o);
  n961_o <= gen1_n12_ccnot1_n958 (2);
  n962_o <= gen1_n12_ccnot1_n958 (1);
  n963_o <= gen1_n12_ccnot1_n958 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n964_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n965_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n966_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n967_o <= n965_o & n966_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n968 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n967_o,
    o => gen1_n12_cnot1_o);
  n971_o <= gen1_n12_cnot1_n968 (1);
  n972_o <= gen1_n12_cnot1_n968 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n973_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n974_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n975_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n976_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n977_o <= n975_o & n976_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n978_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n979_o <= n977_o & n978_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n980 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n979_o,
    o => gen1_n12_ccnot2_o);
  n983_o <= gen1_n12_ccnot2_n980 (2);
  n984_o <= gen1_n12_ccnot2_n980 (1);
  n985_o <= gen1_n12_ccnot2_n980 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n986_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n987_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n988_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n989_o <= n987_o & n988_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n990 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n989_o,
    o => gen1_n12_cnot2_o);
  n993_o <= gen1_n12_cnot2_n990 (1);
  n994_o <= gen1_n12_cnot2_n990 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n995_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n996_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n1187_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n1188_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n1189_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n997_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n998_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n999_o <= n997_o & n998_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1000_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1001_o <= n999_o & n1000_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n1002 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n1001_o,
    o => gen1_n13_ccnot1_o);
  n1005_o <= gen1_n13_ccnot1_n1002 (2);
  n1006_o <= gen1_n13_ccnot1_n1002 (1);
  n1007_o <= gen1_n13_ccnot1_n1002 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1008_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1009_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1010_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1011_o <= n1009_o & n1010_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n1012 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n1011_o,
    o => gen1_n13_cnot1_o);
  n1015_o <= gen1_n13_cnot1_n1012 (1);
  n1016_o <= gen1_n13_cnot1_n1012 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1017_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1018_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1019_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1020_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1021_o <= n1019_o & n1020_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1022_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1023_o <= n1021_o & n1022_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n1024 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n1023_o,
    o => gen1_n13_ccnot2_o);
  n1027_o <= gen1_n13_ccnot2_n1024 (2);
  n1028_o <= gen1_n13_ccnot2_n1024 (1);
  n1029_o <= gen1_n13_ccnot2_n1024 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1030_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1031_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1032_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1033_o <= n1031_o & n1032_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n1034 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n1033_o,
    o => gen1_n13_cnot2_o);
  n1037_o <= gen1_n13_cnot2_n1034 (1);
  n1038_o <= gen1_n13_cnot2_n1034 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1039_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1040_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n1190_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n1191_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n1192_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1041_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1042_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1043_o <= n1041_o & n1042_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1044_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1045_o <= n1043_o & n1044_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n1046 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n1045_o,
    o => gen1_n14_ccnot1_o);
  n1049_o <= gen1_n14_ccnot1_n1046 (2);
  n1050_o <= gen1_n14_ccnot1_n1046 (1);
  n1051_o <= gen1_n14_ccnot1_n1046 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1052_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1053_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1054_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1055_o <= n1053_o & n1054_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n1056 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n1055_o,
    o => gen1_n14_cnot1_o);
  n1059_o <= gen1_n14_cnot1_n1056 (1);
  n1060_o <= gen1_n14_cnot1_n1056 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1061_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1062_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1063_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1064_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1065_o <= n1063_o & n1064_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1066_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1067_o <= n1065_o & n1066_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n1068 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n1067_o,
    o => gen1_n14_ccnot2_o);
  n1071_o <= gen1_n14_ccnot2_n1068 (2);
  n1072_o <= gen1_n14_ccnot2_n1068 (1);
  n1073_o <= gen1_n14_ccnot2_n1068 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1074_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1075_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1076_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1077_o <= n1075_o & n1076_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n1078 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n1077_o,
    o => gen1_n14_cnot2_o);
  n1081_o <= gen1_n14_cnot2_n1078 (1);
  n1082_o <= gen1_n14_cnot2_n1078 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1083_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1084_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n1193_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n1194_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n1195_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1085_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1086_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1087_o <= n1085_o & n1086_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1088_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1089_o <= n1087_o & n1088_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n1090 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n1089_o,
    o => gen1_n15_ccnot1_o);
  n1093_o <= gen1_n15_ccnot1_n1090 (2);
  n1094_o <= gen1_n15_ccnot1_n1090 (1);
  n1095_o <= gen1_n15_ccnot1_n1090 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1096_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1097_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1098_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1099_o <= n1097_o & n1098_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n1100 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n1099_o,
    o => gen1_n15_cnot1_o);
  n1103_o <= gen1_n15_cnot1_n1100 (1);
  n1104_o <= gen1_n15_cnot1_n1100 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1105_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1106_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1107_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1108_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1109_o <= n1107_o & n1108_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1110_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1111_o <= n1109_o & n1110_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n1112 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n1111_o,
    o => gen1_n15_ccnot2_o);
  n1115_o <= gen1_n15_ccnot2_n1112 (2);
  n1116_o <= gen1_n15_ccnot2_n1112 (1);
  n1117_o <= gen1_n15_ccnot2_n1112 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1118_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1119_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1120_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1121_o <= n1119_o & n1120_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n1122 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n1121_o,
    o => gen1_n15_cnot2_o);
  n1125_o <= gen1_n15_cnot2_n1122 (1);
  n1126_o <= gen1_n15_cnot2_n1122 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1127_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1128_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1129_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1130_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1131_o <= n1129_o & n1130_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1132 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1131_o,
    o => cnoteb_o);
  n1135_o <= cnoteb_n1132 (1);
  n1136_o <= cnoteb_n1132 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1137_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1138_o <= n1137_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1139 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1138_o,
    o => cnotea_o);
  n1142_o <= cnotea_n1139 (1);
  n1143_o <= cnotea_n1139 (0);
  n1144_o <= n1142_o & a_s;
  n1145_o <= n1135_o & b_s;
  n1146_o <= n1143_o & s_s;
  n1147_o <= n1125_o & n1081_o & n1037_o & n993_o & n949_o & n905_o & n861_o & n817_o & n773_o & n729_o & n685_o & n641_o & n597_o & n553_o & n509_o & n466_o;
  n1148_o <= n1127_o & n1083_o & n1039_o & n995_o & n951_o & n907_o & n863_o & n819_o & n775_o & n731_o & n687_o & n643_o & n599_o & n555_o & n511_o & n467_o;
  n1149_o <= n1126_o & n1082_o & n1038_o & n994_o & n950_o & n906_o & n862_o & n818_o & n774_o & n730_o & n686_o & n642_o & n598_o & n554_o & n510_o & n459_o;
  n1150_o <= n1128_o & n1084_o & n1040_o & n996_o & n952_o & n908_o & n864_o & n820_o & n776_o & n732_o & n688_o & n644_o & n600_o & n556_o & n512_o & n468_o;
  n1151_o <= n479_o & n478_o & n477_o & n480_o;
  n1152_o <= n490_o & n488_o & n487_o & n489_o;
  n1153_o <= n501_o & n500_o & n502_o & n499_o;
  n1154_o <= n523_o & n522_o & n521_o & n524_o;
  n1155_o <= n534_o & n532_o & n531_o & n533_o;
  n1156_o <= n545_o & n544_o & n546_o & n543_o;
  n1157_o <= n567_o & n566_o & n565_o & n568_o;
  n1158_o <= n578_o & n576_o & n575_o & n577_o;
  n1159_o <= n589_o & n588_o & n590_o & n587_o;
  n1160_o <= n611_o & n610_o & n609_o & n612_o;
  n1161_o <= n622_o & n620_o & n619_o & n621_o;
  n1162_o <= n633_o & n632_o & n634_o & n631_o;
  n1163_o <= n655_o & n654_o & n653_o & n656_o;
  n1164_o <= n666_o & n664_o & n663_o & n665_o;
  n1165_o <= n677_o & n676_o & n678_o & n675_o;
  n1166_o <= n699_o & n698_o & n697_o & n700_o;
  n1167_o <= n710_o & n708_o & n707_o & n709_o;
  n1168_o <= n721_o & n720_o & n722_o & n719_o;
  n1169_o <= n743_o & n742_o & n741_o & n744_o;
  n1170_o <= n754_o & n752_o & n751_o & n753_o;
  n1171_o <= n765_o & n764_o & n766_o & n763_o;
  n1172_o <= n787_o & n786_o & n785_o & n788_o;
  n1173_o <= n798_o & n796_o & n795_o & n797_o;
  n1174_o <= n809_o & n808_o & n810_o & n807_o;
  n1175_o <= n831_o & n830_o & n829_o & n832_o;
  n1176_o <= n842_o & n840_o & n839_o & n841_o;
  n1177_o <= n853_o & n852_o & n854_o & n851_o;
  n1178_o <= n875_o & n874_o & n873_o & n876_o;
  n1179_o <= n886_o & n884_o & n883_o & n885_o;
  n1180_o <= n897_o & n896_o & n898_o & n895_o;
  n1181_o <= n919_o & n918_o & n917_o & n920_o;
  n1182_o <= n930_o & n928_o & n927_o & n929_o;
  n1183_o <= n941_o & n940_o & n942_o & n939_o;
  n1184_o <= n963_o & n962_o & n961_o & n964_o;
  n1185_o <= n974_o & n972_o & n971_o & n973_o;
  n1186_o <= n985_o & n984_o & n986_o & n983_o;
  n1187_o <= n1007_o & n1006_o & n1005_o & n1008_o;
  n1188_o <= n1018_o & n1016_o & n1015_o & n1017_o;
  n1189_o <= n1029_o & n1028_o & n1030_o & n1027_o;
  n1190_o <= n1051_o & n1050_o & n1049_o & n1052_o;
  n1191_o <= n1062_o & n1060_o & n1059_o & n1061_o;
  n1192_o <= n1073_o & n1072_o & n1074_o & n1071_o;
  n1193_o <= n1095_o & n1094_o & n1093_o & n1096_o;
  n1194_o <= n1106_o & n1104_o & n1103_o & n1105_o;
  n1195_o <= n1117_o & n1116_o & n1118_o & n1115_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_0 is
  port (
    w : in std_logic_vector (17 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_0;

architecture rtl of cordic_stage_16_0 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n368_o : std_logic_vector (16 downto 0);
  signal add1_n369 : std_logic_vector (16 downto 0);
  signal add1_n370 : std_logic_vector (16 downto 0);
  signal add1_n371 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n378_o : std_logic;
  signal addsub_n379 : std_logic;
  signal addsub_n380 : std_logic_vector (16 downto 0);
  signal addsub_n381 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n388_o : std_logic;
  signal cnotr1_n389 : std_logic;
  signal cnotr1_n390 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n395_o : std_logic;
  signal cnotr2_n396 : std_logic;
  signal cnotr2_n397 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n402_o : std_logic;
  signal n403_o : std_logic_vector (13 downto 0);
  signal n404_o : std_logic_vector (14 downto 0);
  signal add2_n405 : std_logic_vector (14 downto 0);
  signal add2_n406 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n411_o : std_logic;
  signal n412_o : std_logic;
  signal n413_o : std_logic;
  signal n414_o : std_logic;
  signal n415_o : std_logic;
  signal cnotr6_n416 : std_logic;
  signal cnotr6_n417 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n422_o : std_logic;
  signal n423_o : std_logic_vector (13 downto 0);
  signal cnotr7_n424 : std_logic;
  signal cnotr7_n425 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n430_o : std_logic;
  signal alut1_n431 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n434 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n437_o : std_logic_vector (17 downto 0);
  signal n438_o : std_logic_vector (14 downto 0);
  signal n439_o : std_logic_vector (5 downto 0);
begin
  g <= n437_o;
  a_out <= add2_n406;
  c_out <= n438_o;
  x_out <= add1_n371;
  y_out <= addsub_n381;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n369; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n390; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n370; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n397; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n439_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n431; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n417; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n405; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n434; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n404_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n368_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n369 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n370 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n371 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n368_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n378_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n379 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n380 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n381 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n378_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n388_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n389 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n390 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n388_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n395_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n396 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n397 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n395_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n402_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n403_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n404_o <= n402_o & n403_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n405 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n406 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n411_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n412_o <= not n411_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n413_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n414_o <= not n413_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n415_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n416 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n417 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n415_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n422_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n423_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n424 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n425 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n422_o,
    i => n423_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n430_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n431 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n434 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_0 port map (
    i => c_3,
    o => alut2_o);
  n437_o <= addsub_n380 & cnotr7_n424;
  n438_o <= cnotr7_n425 & n430_o;
  n439_o <= n414_o & addsub_n379 & cnotr6_n416 & n412_o & cnotr2_n396 & cnotr1_n389;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n358_o : std_logic;
  signal n359_o : std_logic;
  signal n360_o : std_logic;
  signal n361_o : std_logic;
  signal n362_o : std_logic_vector (1 downto 0);
begin
  o <= n362_o;
  -- vhdl_source/cnot.vhdl:24:17
  n358_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n359_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n360_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n361_o <= n359_o xor n360_o;
  n362_o <= n358_o & n361_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n218_o : std_logic;
  signal n219_o : std_logic;
  signal n220_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n221 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n224_o : std_logic;
  signal n225_o : std_logic;
  signal n226_o : std_logic;
  signal n227_o : std_logic;
  signal n228_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n229 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n232_o : std_logic;
  signal n233_o : std_logic;
  signal n234_o : std_logic;
  signal n235_o : std_logic;
  signal n236_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n237 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n240_o : std_logic;
  signal n241_o : std_logic;
  signal n242_o : std_logic;
  signal n243_o : std_logic;
  signal n244_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n245 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n248_o : std_logic;
  signal n249_o : std_logic;
  signal n250_o : std_logic;
  signal n251_o : std_logic;
  signal n252_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n253 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n256_o : std_logic;
  signal n257_o : std_logic;
  signal n258_o : std_logic;
  signal n259_o : std_logic;
  signal n260_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n261 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n264_o : std_logic;
  signal n265_o : std_logic;
  signal n266_o : std_logic;
  signal n267_o : std_logic;
  signal n268_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n269 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n272_o : std_logic;
  signal n273_o : std_logic;
  signal n274_o : std_logic;
  signal n275_o : std_logic;
  signal n276_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n277 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n280_o : std_logic;
  signal n281_o : std_logic;
  signal n282_o : std_logic;
  signal n283_o : std_logic;
  signal n284_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n285 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n288_o : std_logic;
  signal n289_o : std_logic;
  signal n290_o : std_logic;
  signal n291_o : std_logic;
  signal n292_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n293 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n296_o : std_logic;
  signal n297_o : std_logic;
  signal n298_o : std_logic;
  signal n299_o : std_logic;
  signal n300_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n301 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n304_o : std_logic;
  signal n305_o : std_logic;
  signal n306_o : std_logic;
  signal n307_o : std_logic;
  signal n308_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n309 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n312_o : std_logic;
  signal n313_o : std_logic;
  signal n314_o : std_logic;
  signal n315_o : std_logic;
  signal n316_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n317 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n320_o : std_logic;
  signal n321_o : std_logic;
  signal n322_o : std_logic;
  signal n323_o : std_logic;
  signal n324_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n325 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n328_o : std_logic;
  signal n329_o : std_logic;
  signal n330_o : std_logic;
  signal n331_o : std_logic;
  signal n332_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n333 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n336_o : std_logic;
  signal n337_o : std_logic;
  signal n338_o : std_logic;
  signal n339_o : std_logic;
  signal n340_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n341 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n344_o : std_logic;
  signal n345_o : std_logic;
  signal n346_o : std_logic;
  signal n347_o : std_logic;
  signal n348_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n349 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n352_o : std_logic;
  signal n353_o : std_logic;
  signal n354_o : std_logic;
  signal n355_o : std_logic_vector (16 downto 0);
  signal n356_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n354_o;
  o <= n355_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n356_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n218_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n219_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n220_o <= n218_o & n219_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n221 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n220_o,
    o => gen1_n0_cnot0_o);
  n224_o <= gen1_n0_cnot0_n221 (1);
  n225_o <= gen1_n0_cnot0_n221 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n226_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n227_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n228_o <= n226_o & n227_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n229 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n228_o,
    o => gen1_n1_cnot0_o);
  n232_o <= gen1_n1_cnot0_n229 (1);
  n233_o <= gen1_n1_cnot0_n229 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n234_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n235_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n236_o <= n234_o & n235_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n237 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n236_o,
    o => gen1_n2_cnot0_o);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n240_o <= gen1_n2_cnot0_n237 (1);
  n241_o <= gen1_n2_cnot0_n237 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n242_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n243_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n244_o <= n242_o & n243_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n245 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n244_o,
    o => gen1_n3_cnot0_o);
  n248_o <= gen1_n3_cnot0_n245 (1);
  n249_o <= gen1_n3_cnot0_n245 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n250_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n251_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n252_o <= n250_o & n251_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n253 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n252_o,
    o => gen1_n4_cnot0_o);
  n256_o <= gen1_n4_cnot0_n253 (1);
  n257_o <= gen1_n4_cnot0_n253 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n258_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n259_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n260_o <= n258_o & n259_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n261 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n260_o,
    o => gen1_n5_cnot0_o);
  n264_o <= gen1_n5_cnot0_n261 (1);
  n265_o <= gen1_n5_cnot0_n261 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n266_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n267_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n268_o <= n266_o & n267_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n269 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n268_o,
    o => gen1_n6_cnot0_o);
  n272_o <= gen1_n6_cnot0_n269 (1);
  n273_o <= gen1_n6_cnot0_n269 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n274_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n275_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n276_o <= n274_o & n275_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n277 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n276_o,
    o => gen1_n7_cnot0_o);
  n280_o <= gen1_n7_cnot0_n277 (1);
  n281_o <= gen1_n7_cnot0_n277 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n282_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n283_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n284_o <= n282_o & n283_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n285 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n284_o,
    o => gen1_n8_cnot0_o);
  n288_o <= gen1_n8_cnot0_n285 (1);
  n289_o <= gen1_n8_cnot0_n285 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n290_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n291_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n292_o <= n290_o & n291_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n293 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n292_o,
    o => gen1_n9_cnot0_o);
  n296_o <= gen1_n9_cnot0_n293 (1);
  n297_o <= gen1_n9_cnot0_n293 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n298_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n299_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n300_o <= n298_o & n299_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n301 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n300_o,
    o => gen1_n10_cnot0_o);
  n304_o <= gen1_n10_cnot0_n301 (1);
  n305_o <= gen1_n10_cnot0_n301 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n306_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n307_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n308_o <= n306_o & n307_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n309 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n308_o,
    o => gen1_n11_cnot0_o);
  n312_o <= gen1_n11_cnot0_n309 (1);
  n313_o <= gen1_n11_cnot0_n309 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n314_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n315_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n316_o <= n314_o & n315_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n317 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n316_o,
    o => gen1_n12_cnot0_o);
  n320_o <= gen1_n12_cnot0_n317 (1);
  n321_o <= gen1_n12_cnot0_n317 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n322_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n323_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n324_o <= n322_o & n323_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n325 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n324_o,
    o => gen1_n13_cnot0_o);
  n328_o <= gen1_n13_cnot0_n325 (1);
  n329_o <= gen1_n13_cnot0_n325 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n330_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n331_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n332_o <= n330_o & n331_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n333 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n332_o,
    o => gen1_n14_cnot0_o);
  n336_o <= gen1_n14_cnot0_n333 (1);
  n337_o <= gen1_n14_cnot0_n333 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n338_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n339_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n340_o <= n338_o & n339_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n341 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n340_o,
    o => gen1_n15_cnot0_o);
  n344_o <= gen1_n15_cnot0_n341 (1);
  n345_o <= gen1_n15_cnot0_n341 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n346_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n347_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n348_o <= n346_o & n347_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n349 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n348_o,
    o => gen1_n16_cnot0_o);
  n352_o <= gen1_n16_cnot0_n349 (1);
  n353_o <= gen1_n16_cnot0_n349 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n354_o <= ctrl_prop (17);
  n355_o <= n353_o & n345_o & n337_o & n329_o & n321_o & n313_o & n305_o & n297_o & n289_o & n281_o & n273_o & n265_o & n257_o & n249_o & n241_o & n233_o & n225_o;
  n356_o <= n352_o & n344_o & n336_o & n328_o & n320_o & n312_o & n304_o & n296_o & n288_o & n280_o & n272_o & n264_o & n256_o & n248_o & n240_o & n232_o & n224_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_14 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (13 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (13 downto 0));
end entity cnot_reg_14;

architecture rtl of cnot_reg_14 is
  signal ctrl_prop : std_logic_vector (14 downto 0);
  signal n101_o : std_logic;
  signal n102_o : std_logic;
  signal n103_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n104 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n107_o : std_logic;
  signal n108_o : std_logic;
  signal n109_o : std_logic;
  signal n110_o : std_logic;
  signal n111_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n112 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n115_o : std_logic;
  signal n116_o : std_logic;
  signal n117_o : std_logic;
  signal n118_o : std_logic;
  signal n119_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n120 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n123_o : std_logic;
  signal n124_o : std_logic;
  signal n125_o : std_logic;
  signal n126_o : std_logic;
  signal n127_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n128 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n131_o : std_logic;
  signal n132_o : std_logic;
  signal n133_o : std_logic;
  signal n134_o : std_logic;
  signal n135_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n136 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n139_o : std_logic;
  signal n140_o : std_logic;
  signal n141_o : std_logic;
  signal n142_o : std_logic;
  signal n143_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n144 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n147_o : std_logic;
  signal n148_o : std_logic;
  signal n149_o : std_logic;
  signal n150_o : std_logic;
  signal n151_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n152 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n155_o : std_logic;
  signal n156_o : std_logic;
  signal n157_o : std_logic;
  signal n158_o : std_logic;
  signal n159_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n160 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n163_o : std_logic;
  signal n164_o : std_logic;
  signal n165_o : std_logic;
  signal n166_o : std_logic;
  signal n167_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n168 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n171_o : std_logic;
  signal n172_o : std_logic;
  signal n173_o : std_logic;
  signal n174_o : std_logic;
  signal n175_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n176 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n179_o : std_logic;
  signal n180_o : std_logic;
  signal n181_o : std_logic;
  signal n182_o : std_logic;
  signal n183_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n184 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n187_o : std_logic;
  signal n188_o : std_logic;
  signal n189_o : std_logic;
  signal n190_o : std_logic;
  signal n191_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n192 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n195_o : std_logic;
  signal n196_o : std_logic;
  signal n197_o : std_logic;
  signal n198_o : std_logic;
  signal n199_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n200 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n203_o : std_logic;
  signal n204_o : std_logic;
  signal n205_o : std_logic;
  signal n206_o : std_logic;
  signal n207_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n208 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n211_o : std_logic;
  signal n212_o : std_logic;
  signal n213_o : std_logic;
  signal n214_o : std_logic_vector (13 downto 0);
  signal n215_o : std_logic_vector (14 downto 0);
begin
  ctrl_out <= n213_o;
  o <= n214_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n215_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n101_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n102_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n103_o <= n101_o & n102_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n104 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n103_o,
    o => gen1_n0_cnot0_o);
  n107_o <= gen1_n0_cnot0_n104 (1);
  n108_o <= gen1_n0_cnot0_n104 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n109_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n110_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n111_o <= n109_o & n110_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n112 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n111_o,
    o => gen1_n1_cnot0_o);
  n115_o <= gen1_n1_cnot0_n112 (1);
  n116_o <= gen1_n1_cnot0_n112 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n117_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n118_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n119_o <= n117_o & n118_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n120 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n119_o,
    o => gen1_n2_cnot0_o);
  n123_o <= gen1_n2_cnot0_n120 (1);
  n124_o <= gen1_n2_cnot0_n120 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n125_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n126_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n127_o <= n125_o & n126_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n128 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n127_o,
    o => gen1_n3_cnot0_o);
  n131_o <= gen1_n3_cnot0_n128 (1);
  n132_o <= gen1_n3_cnot0_n128 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n133_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n134_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n135_o <= n133_o & n134_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n136 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n135_o,
    o => gen1_n4_cnot0_o);
  n139_o <= gen1_n4_cnot0_n136 (1);
  n140_o <= gen1_n4_cnot0_n136 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n141_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n142_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n143_o <= n141_o & n142_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n144 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n143_o,
    o => gen1_n5_cnot0_o);
  n147_o <= gen1_n5_cnot0_n144 (1);
  n148_o <= gen1_n5_cnot0_n144 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n149_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n150_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n151_o <= n149_o & n150_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n152 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n151_o,
    o => gen1_n6_cnot0_o);
  n155_o <= gen1_n6_cnot0_n152 (1);
  n156_o <= gen1_n6_cnot0_n152 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n157_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n158_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n159_o <= n157_o & n158_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n160 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n159_o,
    o => gen1_n7_cnot0_o);
  n163_o <= gen1_n7_cnot0_n160 (1);
  n164_o <= gen1_n7_cnot0_n160 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n165_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n166_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n167_o <= n165_o & n166_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n168 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n167_o,
    o => gen1_n8_cnot0_o);
  n171_o <= gen1_n8_cnot0_n168 (1);
  n172_o <= gen1_n8_cnot0_n168 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n173_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n174_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n175_o <= n173_o & n174_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n176 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n175_o,
    o => gen1_n9_cnot0_o);
  n179_o <= gen1_n9_cnot0_n176 (1);
  n180_o <= gen1_n9_cnot0_n176 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n181_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n182_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n183_o <= n181_o & n182_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n184 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n183_o,
    o => gen1_n10_cnot0_o);
  n187_o <= gen1_n10_cnot0_n184 (1);
  n188_o <= gen1_n10_cnot0_n184 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n189_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n190_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n191_o <= n189_o & n190_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n192 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n191_o,
    o => gen1_n11_cnot0_o);
  n195_o <= gen1_n11_cnot0_n192 (1);
  n196_o <= gen1_n11_cnot0_n192 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n197_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n198_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n199_o <= n197_o & n198_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n200 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n199_o,
    o => gen1_n12_cnot0_o);
  n203_o <= gen1_n12_cnot0_n200 (1);
  n204_o <= gen1_n12_cnot0_n200 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n205_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n206_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n207_o <= n205_o & n206_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n208 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n207_o,
    o => gen1_n13_cnot0_o);
  n211_o <= gen1_n13_cnot0_n208 (1);
  n212_o <= gen1_n13_cnot0_n208 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n213_o <= ctrl_prop (14);
  n214_o <= n212_o & n204_o & n196_o & n188_o & n180_o & n172_o & n164_o & n156_o & n148_o & n140_o & n132_o & n124_o & n116_o & n108_o;
  n215_o <= n211_o & n203_o & n195_o & n187_o & n179_o & n171_o & n163_o & n155_o & n147_o & n139_o & n131_o & n123_o & n115_o & n107_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_16_1 is
  port (
    i : in std_logic_vector (15 downto 0);
    o : out std_logic_vector (15 downto 0));
end entity init_lookup_16_1;

architecture rtl of init_lookup_16_1 is
  signal n75_o : std_logic;
  signal n76_o : std_logic;
  signal n77_o : std_logic;
  signal n78_o : std_logic;
  signal n79_o : std_logic;
  signal n80_o : std_logic;
  signal n81_o : std_logic;
  signal n82_o : std_logic;
  signal n83_o : std_logic;
  signal n84_o : std_logic;
  signal n85_o : std_logic;
  signal n86_o : std_logic;
  signal n87_o : std_logic;
  signal n88_o : std_logic;
  signal n89_o : std_logic;
  signal n90_o : std_logic;
  signal n91_o : std_logic;
  signal n92_o : std_logic;
  signal n93_o : std_logic;
  signal n94_o : std_logic;
  signal n95_o : std_logic;
  signal n96_o : std_logic;
  signal n97_o : std_logic;
  signal n98_o : std_logic_vector (15 downto 0);
begin
  o <= n98_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n75_o <= i (15);
  -- vhdl_source/init_lookup.vhdl:51:44
  n76_o <= not n75_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n77_o <= i (14);
  -- vhdl_source/init_lookup.vhdl:51:49
  n78_o <= i (13);
  -- vhdl_source/init_lookup.vhdl:51:44
  n79_o <= not n78_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n80_o <= i (12);
  -- vhdl_source/init_lookup.vhdl:53:45
  n81_o <= i (11);
  -- vhdl_source/init_lookup.vhdl:53:45
  n82_o <= i (10);
  -- vhdl_source/init_lookup.vhdl:53:45
  n83_o <= i (9);
  -- vhdl_source/init_lookup.vhdl:51:49
  n84_o <= i (8);
  -- vhdl_source/init_lookup.vhdl:51:44
  n85_o <= not n84_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n86_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:51:44
  n87_o <= not n86_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n88_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:51:44
  n89_o <= not n88_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n90_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:51:44
  n91_o <= not n90_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n92_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:51:49
  n93_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:51:44
  n94_o <= not n93_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n95_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:53:45
  n96_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:53:45
  n97_o <= i (0);
  n98_o <= n76_o & n77_o & n79_o & n80_o & n81_o & n82_o & n83_o & n85_o & n87_o & n89_o & n91_o & n92_o & n94_o & n95_o & n96_o & n97_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (18 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (14 downto 0);
  signal wrap_X: std_logic_vector (16 downto 0);
  signal wrap_Y: std_logic_vector (16 downto 0);
  signal wrap_G: std_logic_vector (18 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (14 downto 0);
  signal wrap_X_OUT: std_logic_vector (16 downto 0);
  signal wrap_Y_OUT: std_logic_vector (16 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (29 downto 0);
  signal as : std_logic_vector (29 downto 0);
  signal a_map : std_logic_vector (14 downto 0);
  signal xs : std_logic_vector (33 downto 0);
  signal ys : std_logic_vector (33 downto 0);
  signal n5_o : std_logic_vector (15 downto 0);
  signal init_n6 : std_logic_vector (15 downto 0);
  signal init_o : std_logic_vector (15 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (13 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (13 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (13 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (16 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (16 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (16 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (16 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (16 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (16 downto 0);
  signal n41_o : std_logic_vector (14 downto 0);
  signal n42_o : std_logic_vector (17 downto 0);
  signal n43_o : std_logic_vector (14 downto 0);
  signal n44_o : std_logic_vector (14 downto 0);
  signal n45_o : std_logic_vector (16 downto 0);
  signal n46_o : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (16 downto 0);
  signal n63_o : std_logic_vector (18 downto 0);
  signal n65_o : std_logic_vector (16 downto 0);
  constant n66_o : std_logic_vector (14 downto 0) := (14 downto 0 => 'Z');
  signal n68_o : std_logic_vector (3 downto 0);
  signal n69_o : std_logic_vector (29 downto 0);
  signal n70_o : std_logic_vector (29 downto 0);
  signal n71_o : std_logic_vector (14 downto 0);
  signal n72_o : std_logic_vector (33 downto 0);
  signal n73_o : std_logic_vector (33 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n63_o;
  wrap_A_OUT <= n65_o;
  wrap_C_OUT <= n66_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n68_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n69_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n70_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n71_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n72_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n73_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (15 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_16_1 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (16);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (14);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (13 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_14 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (16);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (15);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (33 downto 17);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_17 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (33 downto 17);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_17 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (18 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (14 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (14 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (16 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (16 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_16_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  n63_o <= gen1_n0_stagex_n47 & 'Z';
  n65_o <= n31_o & cnotrx_n35 & (14 downto 0 => 'Z');
  n68_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n69_o <= gen1_n0_stagex_n49 & wrap_C;
  n70_o <= gen1_n0_stagex_n48 & n41_o;
  n71_o <= n18_o & cnotr1_n13;
  n72_o <= gen1_n0_stagex_n50 & n9_o & init_n6;
  n73_o <= gen1_n0_stagex_n51 & wrap_Y;
end rtl;
