-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    data_V_V_empty_n : IN STD_LOGIC;
    data_V_V_read : OUT STD_LOGIC;
    res_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    res_V_V_full_n : IN STD_LOGIC;
    res_V_V_write : OUT STD_LOGIC );
end;


architecture behav of conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000001000000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000010000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000100000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000001000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000010000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000100000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000001000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000010000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000100000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (29 downto 0) := "000000000001000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (29 downto 0) := "000000000010000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (29 downto 0) := "000000000100000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (29 downto 0) := "000000001000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (29 downto 0) := "000000010000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (29 downto 0) := "000000100000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (29 downto 0) := "000001000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (29 downto 0) := "000010000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (29 downto 0) := "000100000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (29 downto 0) := "001000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (29 downto 0) := "010000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (29 downto 0) := "100000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv12_1F : STD_LOGIC_VECTOR (11 downto 0) := "000000011111";
    constant ap_const_lv12_8FF : STD_LOGIC_VECTOR (11 downto 0) := "100011111111";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_48 : STD_LOGIC_VECTOR (10 downto 0) := "00001001000";
    constant ap_const_lv11_50F : STD_LOGIC_VECTOR (10 downto 0) := "10100001111";
    constant ap_const_lv32_8FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000100011111111";
    constant ap_const_lv2304_lc_3 : STD_LOGIC_VECTOR (2303 downto 0) := "111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv23_E39 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000111000111001";
    constant ap_const_lv7_63 : STD_LOGIC_VECTOR (6 downto 0) := "1100011";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal layer_in_V_17 : STD_LOGIC_VECTOR (2303 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal sX_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sY_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal w48_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal w48_V_ce0 : STD_LOGIC;
    signal w48_V_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal data_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal res_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal and_ln215_4_reg_2097 : STD_LOGIC_VECTOR (0 downto 0);
    signal ir1_0_i_i_i41_reg_212 : STD_LOGIC_VECTOR (10 downto 0);
    signal in_index_reg_223 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_V_15640_reg_234 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_15738_reg_245 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_15836_reg_256 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_15934_reg_267 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_16032_reg_278 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_16130_reg_289 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_16228_reg_300 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_16326_reg_311 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_16424_reg_322 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_16522_reg_333 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_16620_reg_344 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_16718_reg_355 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_16816_reg_366 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_16914_reg_377 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_17012_reg_388 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_17110_reg_399 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_1728_reg_410 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_1736_reg_421 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_mul_reg_432 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_V_144_reg_443 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_143_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_142_reg_565 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_141_reg_626 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_140_reg_687 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_139_reg_748 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_138_reg_809 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_137_reg_870 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_136_reg_931 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_135_reg_992 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_134_reg_1053 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_133_reg_1114 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_132_reg_1175 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_131_reg_1236 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_130_reg_1297 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_129_reg_1358 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_128_reg_1419 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_127_reg_1480 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_reg_2025 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_120_reg_2030 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_121_reg_2035 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_122_reg_2040 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_123_reg_2045 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_124_reg_2050 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_125_reg_2055 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_126_reg_2060 : STD_LOGIC_VECTOR (31 downto 0);
    signal sX_6_load_reg_2065 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal icmp_ln215_fu_1624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln215_reg_2070 : STD_LOGIC_VECTOR (0 downto 0);
    signal sY_6_load_reg_2075 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln215_4_fu_1634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln215_4_reg_2080 : STD_LOGIC_VECTOR (0 downto 0);
    signal pY_6_load_reg_2085 : STD_LOGIC_VECTOR (31 downto 0);
    signal pX_6_load_reg_2091 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln215_4_fu_1692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_1698_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_reg_2101 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln532_fu_1722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln532_reg_2106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state11_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln532_4_fu_1754_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln532_4_reg_2111 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln532_6_fu_1762_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln532_6_reg_2116 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln532_6_reg_2116_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln532_6_reg_2116_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln532_6_reg_2116_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln532_6_reg_2116_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln532_6_reg_2116_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln532_6_reg_2116_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal ir_fu_1773_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ir_reg_2126 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal select_ln544_fu_1791_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln544_reg_2131 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln514_fu_1799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln514_reg_2136 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln514_reg_2136_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln514_reg_2136_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln514_reg_2136_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln514_reg_2136_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln514_reg_2136_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln514_reg_2136_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln514_reg_2136_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln514_reg_2136_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln514_reg_2136_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln514_reg_2136_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln514_reg_2136_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln514_reg_2136_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln514_reg_2136_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal w48_V_load_reg_2150 : STD_LOGIC_VECTOR (14 downto 0);
    signal w48_V_load_reg_2150_pp0_iter2_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal w48_V_load_reg_2150_pp0_iter3_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal w48_V_load_reg_2150_pp0_iter4_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal w48_V_load_reg_2150_pp0_iter5_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal w48_V_load_reg_2150_pp0_iter6_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal w48_V_load_reg_2150_pp0_iter7_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1825_p2 : STD_LOGIC_VECTOR (2303 downto 0);
    signal lshr_ln532_reg_2155 : STD_LOGIC_VECTOR (2303 downto 0);
    signal trunc_ln532_fu_1845_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln532_reg_2160 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_1552_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal p_0_reg_2165 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln521_fu_1849_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal icmp_ln237_fu_1934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln237_reg_2178 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state43 : BOOLEAN;
    signal select_ln252_fu_1955_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln252_reg_2182 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln241_fu_1974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln241_reg_2187 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln247_fu_1995_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln247_reg_2191 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_start : STD_LOGIC;
    signal call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_done : STD_LOGIC;
    signal call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_idle : STD_LOGIC;
    signal call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_ready : STD_LOGIC;
    signal call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_data_V_read : STD_LOGIC_VECTOR (255 downto 0);
    signal call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_return : STD_LOGIC_VECTOR (2303 downto 0);
    signal i_0_i42_reg_200 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal icmp_ln206_fu_2019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_ir1_0_i_i_i41_phi_fu_216_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_in_index_phi_fu_227_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_tmp_V_127_phi_fu_1485_p36 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_128_phi_fu_1424_p36 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_129_phi_fu_1363_p36 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_130_phi_fu_1302_p36 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_131_phi_fu_1241_p36 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_132_phi_fu_1180_p36 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_133_phi_fu_1119_p36 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_134_phi_fu_1058_p36 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_135_phi_fu_997_p36 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_136_phi_fu_936_p36 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_137_phi_fu_875_p36 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_138_phi_fu_814_p36 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_139_phi_fu_753_p36 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_140_phi_fu_692_p36 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_141_phi_fu_631_p36 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_142_phi_fu_570_p36 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_143_phi_fu_509_p36 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_144_phi_fu_448_p36 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_0_V_fu_1910_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_tmp_V_144_reg_443 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_fu_1855_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter14_tmp_V_143_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_tmp_V_142_reg_565 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_tmp_V_141_reg_626 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_tmp_V_140_reg_687 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_tmp_V_139_reg_748 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_tmp_V_138_reg_809 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_tmp_V_137_reg_870 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_tmp_V_136_reg_931 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_tmp_V_135_reg_992 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_tmp_V_134_reg_1053 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_tmp_V_133_reg_1114 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_tmp_V_132_reg_1175 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_tmp_V_131_reg_1236 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_tmp_V_130_reg_1297 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_tmp_V_129_reg_1358 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_tmp_V_128_reg_1419 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_tmp_V_127_reg_1480 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_storemerge_i_phi_fu_1545_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal storemerge_i_reg_1541 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln532_fu_1768_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln245_fu_1979_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln250_fu_1939_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_1644_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_6_fu_1664_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln215_5_fu_1654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln215_6_fu_1674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln215_3_fu_1686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln215_fu_1680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_198_fu_1704_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_s_fu_1708_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_199_fu_1716_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln532_fu_1728_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln532_5_fu_1740_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln532_4_fu_1734_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln532_fu_1746_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln544_fu_1779_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln544_fu_1785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_1805_p4 : STD_LOGIC_VECTOR (2303 downto 0);
    signal grp_fu_1825_p0 : STD_LOGIC_VECTOR (2303 downto 0);
    signal grp_fu_1825_p1 : STD_LOGIC_VECTOR (2303 downto 0);
    signal zext_ln532_4_fu_1831_p1 : STD_LOGIC_VECTOR (2303 downto 0);
    signal lshr_ln532_2_fu_1834_p2 : STD_LOGIC_VECTOR (2303 downto 0);
    signal and_ln532_fu_1840_p2 : STD_LOGIC_VECTOR (2303 downto 0);
    signal tmp_2_fu_1865_p19 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln703_fu_1907_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_1865_p20 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln252_fu_1950_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln247_fu_1990_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_464 : BOOLEAN;
    signal ap_condition_473 : BOOLEAN;

    component product_dense_ap_fixed_ap_fixed_ap_fixed_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        a_V : IN STD_LOGIC_VECTOR (31 downto 0);
        w_V : IN STD_LOGIC_VECTOR (14 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_read : IN STD_LOGIC_VECTOR (255 downto 0);
        output_V_read : IN STD_LOGIC_VECTOR (2303 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (2303 downto 0) );
    end component;


    component myproject_axi_lshr_2304ns_12ns_2304_6_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        OP : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (2303 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2303 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (2303 downto 0) );
    end component;


    component myproject_axi_mux_185_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_w4c2C IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;



begin
    w48_V_U : component conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_w4c2C
    generic map (
        DataWidth => 15,
        AddressRange => 1296,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w48_V_address0,
        ce0 => w48_V_ce0,
        q0 => w48_V_q0);

    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_1552 : component product_dense_ap_fixed_ap_fixed_ap_fixed_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => trunc_ln532_reg_2160,
        w_V => w48_V_load_reg_2150_pp0_iter7_reg,
        ap_return => grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_1552_ap_return);

    call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558 : component cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_start,
        ap_done => call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_done,
        ap_idle => call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_idle,
        ap_ready => call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_ready,
        data_V_read => call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_data_V_read,
        output_V_read => layer_in_V_17,
        ap_return => call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_return);

    myproject_axi_lshr_2304ns_12ns_2304_6_1_U168 : component myproject_axi_lshr_2304ns_12ns_2304_6_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        OP => 1,
        din0_WIDTH => 2304,
        din1_WIDTH => 12,
        dout_WIDTH => 2304)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1825_p0,
        din1 => grp_fu_1825_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1825_p2);

    myproject_axi_mux_185_32_1_1_U169 : component myproject_axi_mux_185_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_V_15640_reg_234,
        din1 => tmp_V_15738_reg_245,
        din2 => tmp_V_15836_reg_256,
        din3 => tmp_V_15934_reg_267,
        din4 => tmp_V_16032_reg_278,
        din5 => tmp_V_16130_reg_289,
        din6 => tmp_V_16228_reg_300,
        din7 => tmp_V_16326_reg_311,
        din8 => tmp_V_16424_reg_322,
        din9 => tmp_V_16522_reg_333,
        din10 => tmp_V_16620_reg_344,
        din11 => tmp_V_16718_reg_355,
        din12 => tmp_V_16816_reg_366,
        din13 => tmp_V_16914_reg_377,
        din14 => tmp_V_17012_reg_388,
        din15 => tmp_V_17110_reg_399,
        din16 => tmp_V_1728_reg_410,
        din17 => tmp_V_1736_reg_421,
        din18 => tmp_2_fu_1865_p19,
        dout => tmp_2_fu_1865_p20);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln206_fu_2019_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln514_fu_1799_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                    ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    i_0_i42_reg_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln206_fu_2019_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
                i_0_i42_reg_200 <= i_reg_2101;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_i42_reg_200 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    in_index_reg_223_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln514_reg_2136 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                in_index_reg_223 <= select_ln544_reg_2131;
            elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                in_index_reg_223 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    ir1_0_i_i_i41_reg_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln514_reg_2136 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ir1_0_i_i_i41_reg_212 <= ir_reg_2126;
            elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                ir1_0_i_i_i41_reg_212 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    pX_6_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_464)) then
                if ((icmp_ln237_fu_1934_p2 = ap_const_lv1_1)) then 
                    pX_6 <= ap_const_lv32_0;
                elsif ((icmp_ln237_fu_1934_p2 = ap_const_lv1_0)) then 
                    pX_6 <= add_ln250_fu_1939_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_6_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_473)) then
                if ((icmp_ln241_fu_1974_p2 = ap_const_lv1_1)) then 
                    pY_6 <= ap_const_lv32_0;
                elsif ((icmp_ln241_fu_1974_p2 = ap_const_lv1_0)) then 
                    pY_6 <= add_ln245_fu_1979_p2;
                end if;
            end if; 
        end if;
    end process;

    phi_mul_reg_432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln514_reg_2136_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                phi_mul_reg_432 <= add_ln521_fu_1849_p2;
            elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                phi_mul_reg_432 <= ap_const_lv23_0;
            end if; 
        end if;
    end process;

    sX_6_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln237_reg_2178 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
                sX_6 <= select_ln252_reg_2182;
            elsif ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_2097))) and (icmp_ln237_fu_1934_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                sX_6 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    storemerge_i_reg_1541_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_2097))) and (icmp_ln241_fu_1974_p2 = ap_const_lv1_1) and (icmp_ln237_fu_1934_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                storemerge_i_reg_1541 <= ap_const_lv32_0;
            elsif (((icmp_ln241_reg_2187 = ap_const_lv1_0) and (icmp_ln237_reg_2178 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
                storemerge_i_reg_1541 <= select_ln247_reg_2191;
            end if; 
        end if;
    end process;

    tmp_V_127_reg_1480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_1855_p4 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_127_reg_1480 <= acc_0_V_fu_1910_p2;
            elsif ((((trunc_ln_fu_1855_p4 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and ((trunc_ln_fu_1855_p4 = ap_const_lv5_11) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_12) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_13) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_14) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_15) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_16) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_17) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_18) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_19) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F)))))))))))))))))) then 
                tmp_V_127_reg_1480 <= tmp_V_15640_reg_234;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_127_reg_1480 <= ap_phi_reg_pp0_iter14_tmp_V_127_reg_1480;
            end if; 
        end if;
    end process;

    tmp_V_128_reg_1419_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_1855_p4 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_128_reg_1419 <= acc_0_V_fu_1910_p2;
            elsif ((((trunc_ln_fu_1855_p4 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and ((trunc_ln_fu_1855_p4 = ap_const_lv5_11) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_12) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_13) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_14) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_15) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_16) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_17) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_18) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_19) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F)))))))))))))))))) then 
                tmp_V_128_reg_1419 <= tmp_V_15738_reg_245;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_128_reg_1419 <= ap_phi_reg_pp0_iter14_tmp_V_128_reg_1419;
            end if; 
        end if;
    end process;

    tmp_V_129_reg_1358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_1855_p4 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_129_reg_1358 <= acc_0_V_fu_1910_p2;
            elsif ((((trunc_ln_fu_1855_p4 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and ((trunc_ln_fu_1855_p4 = ap_const_lv5_11) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_12) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_13) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_14) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_15) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_16) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_17) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_18) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_19) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F)))))))))))))))))) then 
                tmp_V_129_reg_1358 <= tmp_V_15836_reg_256;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_129_reg_1358 <= ap_phi_reg_pp0_iter14_tmp_V_129_reg_1358;
            end if; 
        end if;
    end process;

    tmp_V_130_reg_1297_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_1855_p4 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_130_reg_1297 <= acc_0_V_fu_1910_p2;
            elsif ((((trunc_ln_fu_1855_p4 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and ((trunc_ln_fu_1855_p4 = ap_const_lv5_11) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_12) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_13) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_14) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_15) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_16) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_17) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_18) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_19) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F)))))))))))))))))) then 
                tmp_V_130_reg_1297 <= tmp_V_15934_reg_267;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_130_reg_1297 <= ap_phi_reg_pp0_iter14_tmp_V_130_reg_1297;
            end if; 
        end if;
    end process;

    tmp_V_131_reg_1236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_1855_p4 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_131_reg_1236 <= acc_0_V_fu_1910_p2;
            elsif ((((trunc_ln_fu_1855_p4 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and ((trunc_ln_fu_1855_p4 = ap_const_lv5_11) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_12) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_13) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_14) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_15) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_16) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_17) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_18) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_19) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F)))))))))))))))))) then 
                tmp_V_131_reg_1236 <= tmp_V_16032_reg_278;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_131_reg_1236 <= ap_phi_reg_pp0_iter14_tmp_V_131_reg_1236;
            end if; 
        end if;
    end process;

    tmp_V_132_reg_1175_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_1855_p4 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_132_reg_1175 <= acc_0_V_fu_1910_p2;
            elsif ((((trunc_ln_fu_1855_p4 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and ((trunc_ln_fu_1855_p4 = ap_const_lv5_11) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_12) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_13) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_14) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_15) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_16) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_17) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_18) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_19) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F)))))))))))))))))) then 
                tmp_V_132_reg_1175 <= tmp_V_16130_reg_289;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_132_reg_1175 <= ap_phi_reg_pp0_iter14_tmp_V_132_reg_1175;
            end if; 
        end if;
    end process;

    tmp_V_133_reg_1114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_1855_p4 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_133_reg_1114 <= acc_0_V_fu_1910_p2;
            elsif ((((trunc_ln_fu_1855_p4 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and ((trunc_ln_fu_1855_p4 = ap_const_lv5_11) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_12) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_13) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_14) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_15) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_16) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_17) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_18) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_19) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F)))))))))))))))))) then 
                tmp_V_133_reg_1114 <= tmp_V_16228_reg_300;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_133_reg_1114 <= ap_phi_reg_pp0_iter14_tmp_V_133_reg_1114;
            end if; 
        end if;
    end process;

    tmp_V_134_reg_1053_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_1855_p4 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_134_reg_1053 <= acc_0_V_fu_1910_p2;
            elsif ((((trunc_ln_fu_1855_p4 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and ((trunc_ln_fu_1855_p4 = ap_const_lv5_11) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_12) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_13) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_14) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_15) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_16) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_17) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_18) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_19) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F)))))))))))))))))) then 
                tmp_V_134_reg_1053 <= tmp_V_16326_reg_311;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_134_reg_1053 <= ap_phi_reg_pp0_iter14_tmp_V_134_reg_1053;
            end if; 
        end if;
    end process;

    tmp_V_135_reg_992_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_1855_p4 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_135_reg_992 <= acc_0_V_fu_1910_p2;
            elsif ((((trunc_ln_fu_1855_p4 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and ((trunc_ln_fu_1855_p4 = ap_const_lv5_11) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_12) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_13) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_14) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_15) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_16) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_17) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_18) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_19) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F)))))))))))))))))) then 
                tmp_V_135_reg_992 <= tmp_V_16424_reg_322;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_135_reg_992 <= ap_phi_reg_pp0_iter14_tmp_V_135_reg_992;
            end if; 
        end if;
    end process;

    tmp_V_136_reg_931_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_1855_p4 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_136_reg_931 <= acc_0_V_fu_1910_p2;
            elsif ((((trunc_ln_fu_1855_p4 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and ((trunc_ln_fu_1855_p4 = ap_const_lv5_11) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_12) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_13) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_14) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_15) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_16) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_17) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_18) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_19) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F)))))))))))))))))) then 
                tmp_V_136_reg_931 <= tmp_V_16522_reg_333;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_136_reg_931 <= ap_phi_reg_pp0_iter14_tmp_V_136_reg_931;
            end if; 
        end if;
    end process;

    tmp_V_137_reg_870_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_1855_p4 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_137_reg_870 <= acc_0_V_fu_1910_p2;
            elsif ((((trunc_ln_fu_1855_p4 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and ((trunc_ln_fu_1855_p4 = ap_const_lv5_11) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_12) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_13) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_14) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_15) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_16) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_17) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_18) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_19) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F)))))))))))))))))) then 
                tmp_V_137_reg_870 <= tmp_V_16620_reg_344;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_137_reg_870 <= ap_phi_reg_pp0_iter14_tmp_V_137_reg_870;
            end if; 
        end if;
    end process;

    tmp_V_138_reg_809_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_1855_p4 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_138_reg_809 <= acc_0_V_fu_1910_p2;
            elsif ((((trunc_ln_fu_1855_p4 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and ((trunc_ln_fu_1855_p4 = ap_const_lv5_11) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_12) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_13) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_14) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_15) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_16) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_17) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_18) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_19) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F)))))))))))))))))) then 
                tmp_V_138_reg_809 <= tmp_V_16718_reg_355;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_138_reg_809 <= ap_phi_reg_pp0_iter14_tmp_V_138_reg_809;
            end if; 
        end if;
    end process;

    tmp_V_139_reg_748_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_1855_p4 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_139_reg_748 <= acc_0_V_fu_1910_p2;
            elsif ((((trunc_ln_fu_1855_p4 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and ((trunc_ln_fu_1855_p4 = ap_const_lv5_11) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_12) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_13) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_14) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_15) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_16) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_17) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_18) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_19) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F)))))))))))))))))) then 
                tmp_V_139_reg_748 <= tmp_V_16816_reg_366;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_139_reg_748 <= ap_phi_reg_pp0_iter14_tmp_V_139_reg_748;
            end if; 
        end if;
    end process;

    tmp_V_140_reg_687_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_1855_p4 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_140_reg_687 <= acc_0_V_fu_1910_p2;
            elsif ((((trunc_ln_fu_1855_p4 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and ((trunc_ln_fu_1855_p4 = ap_const_lv5_11) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_12) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_13) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_14) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_15) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_16) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_17) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_18) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_19) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F)))))))))))))))))) then 
                tmp_V_140_reg_687 <= tmp_V_16914_reg_377;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_140_reg_687 <= ap_phi_reg_pp0_iter14_tmp_V_140_reg_687;
            end if; 
        end if;
    end process;

    tmp_V_141_reg_626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_1855_p4 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_141_reg_626 <= acc_0_V_fu_1910_p2;
            elsif ((((trunc_ln_fu_1855_p4 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and ((trunc_ln_fu_1855_p4 = ap_const_lv5_11) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_12) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_13) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_14) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_15) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_16) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_17) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_18) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_19) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F)))))))))))))))))) then 
                tmp_V_141_reg_626 <= tmp_V_17012_reg_388;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_141_reg_626 <= ap_phi_reg_pp0_iter14_tmp_V_141_reg_626;
            end if; 
        end if;
    end process;

    tmp_V_142_reg_565_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_1855_p4 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_142_reg_565 <= acc_0_V_fu_1910_p2;
            elsif ((((trunc_ln_fu_1855_p4 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and ((trunc_ln_fu_1855_p4 = ap_const_lv5_11) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_12) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_13) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_14) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_15) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_16) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_17) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_18) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_19) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F)))))))))))))))))) then 
                tmp_V_142_reg_565 <= tmp_V_17110_reg_399;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_142_reg_565 <= ap_phi_reg_pp0_iter14_tmp_V_142_reg_565;
            end if; 
        end if;
    end process;

    tmp_V_143_reg_504_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_1855_p4 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_143_reg_504 <= acc_0_V_fu_1910_p2;
            elsif ((((trunc_ln_fu_1855_p4 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and ((trunc_ln_fu_1855_p4 = ap_const_lv5_11) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_12) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_13) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_14) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_15) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_16) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_17) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_18) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_19) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F)))))))))))))))))) then 
                tmp_V_143_reg_504 <= tmp_V_1728_reg_410;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_143_reg_504 <= ap_phi_reg_pp0_iter14_tmp_V_143_reg_504;
            end if; 
        end if;
    end process;

    tmp_V_144_reg_443_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln_fu_1855_p4 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)))) then 
                tmp_V_144_reg_443 <= tmp_V_1736_reg_421;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and ((trunc_ln_fu_1855_p4 = ap_const_lv5_11) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_12) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_13) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_14) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_15) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_16) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_17) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_18) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_19) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F))))))))))))))))) then 
                tmp_V_144_reg_443 <= acc_0_V_fu_1910_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_144_reg_443 <= ap_phi_reg_pp0_iter14_tmp_V_144_reg_443;
            end if; 
        end if;
    end process;

    tmp_V_15640_reg_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln514_reg_2136_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_15640_reg_234 <= ap_phi_mux_tmp_V_127_phi_fu_1485_p36;
            elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                tmp_V_15640_reg_234 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_15738_reg_245_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln514_reg_2136_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_15738_reg_245 <= ap_phi_mux_tmp_V_128_phi_fu_1424_p36;
            elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                tmp_V_15738_reg_245 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_15836_reg_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln514_reg_2136_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_15836_reg_256 <= ap_phi_mux_tmp_V_129_phi_fu_1363_p36;
            elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                tmp_V_15836_reg_256 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_15934_reg_267_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln514_reg_2136_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_15934_reg_267 <= ap_phi_mux_tmp_V_130_phi_fu_1302_p36;
            elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                tmp_V_15934_reg_267 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_16032_reg_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln514_reg_2136_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_16032_reg_278 <= ap_phi_mux_tmp_V_131_phi_fu_1241_p36;
            elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                tmp_V_16032_reg_278 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_16130_reg_289_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln514_reg_2136_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_16130_reg_289 <= ap_phi_mux_tmp_V_132_phi_fu_1180_p36;
            elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                tmp_V_16130_reg_289 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_16228_reg_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln514_reg_2136_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_16228_reg_300 <= ap_phi_mux_tmp_V_133_phi_fu_1119_p36;
            elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                tmp_V_16228_reg_300 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_16326_reg_311_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln514_reg_2136_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_16326_reg_311 <= ap_phi_mux_tmp_V_134_phi_fu_1058_p36;
            elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                tmp_V_16326_reg_311 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_16424_reg_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln514_reg_2136_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_16424_reg_322 <= ap_phi_mux_tmp_V_135_phi_fu_997_p36;
            elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                tmp_V_16424_reg_322 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_16522_reg_333_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln514_reg_2136_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_16522_reg_333 <= ap_phi_mux_tmp_V_136_phi_fu_936_p36;
            elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                tmp_V_16522_reg_333 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_16620_reg_344_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln514_reg_2136_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_16620_reg_344 <= ap_phi_mux_tmp_V_137_phi_fu_875_p36;
            elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                tmp_V_16620_reg_344 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_16718_reg_355_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln514_reg_2136_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_16718_reg_355 <= ap_phi_mux_tmp_V_138_phi_fu_814_p36;
            elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                tmp_V_16718_reg_355 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_16816_reg_366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln514_reg_2136_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_16816_reg_366 <= ap_phi_mux_tmp_V_139_phi_fu_753_p36;
            elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                tmp_V_16816_reg_366 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_16914_reg_377_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln514_reg_2136_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_16914_reg_377 <= ap_phi_mux_tmp_V_140_phi_fu_692_p36;
            elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                tmp_V_16914_reg_377 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_17012_reg_388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln514_reg_2136_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_17012_reg_388 <= ap_phi_mux_tmp_V_141_phi_fu_631_p36;
            elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                tmp_V_17012_reg_388 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_17110_reg_399_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln514_reg_2136_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_17110_reg_399 <= ap_phi_mux_tmp_V_142_phi_fu_570_p36;
            elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                tmp_V_17110_reg_399 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_1728_reg_410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln514_reg_2136_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_1728_reg_410 <= ap_phi_mux_tmp_V_143_phi_fu_509_p36;
            elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                tmp_V_1728_reg_410 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_1736_reg_421_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln514_reg_2136_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
                tmp_V_1736_reg_421 <= ap_phi_mux_tmp_V_144_phi_fu_448_p36;
            elsif (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                tmp_V_1736_reg_421 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                and_ln215_4_reg_2097 <= and_ln215_4_fu_1692_p2;
                i_reg_2101 <= i_fu_1698_p2;
                icmp_ln215_4_reg_2080 <= icmp_ln215_4_fu_1634_p2;
                icmp_ln215_reg_2070 <= icmp_ln215_fu_1624_p2;
                layer_in_V_17 <= call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_return;
                pX_6_load_reg_2091 <= pX_6;
                pY_6_load_reg_2085 <= pY_6;
                sX_6_load_reg_2065 <= sX_6;
                sY_6_load_reg_2075 <= sY_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_2097))) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                icmp_ln237_reg_2178 <= icmp_ln237_fu_1934_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_2097))) and (icmp_ln237_fu_1934_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                icmp_ln241_reg_2187 <= icmp_ln241_fu_1974_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln514_reg_2136 <= icmp_ln514_fu_1799_p2;
                icmp_ln514_reg_2136_pp0_iter1_reg <= icmp_ln514_reg_2136;
                icmp_ln532_reg_2106 <= icmp_ln532_fu_1722_p2;
                select_ln532_4_reg_2111 <= select_ln532_4_fu_1754_p3;
                    sub_ln532_6_reg_2116(11 downto 1) <= sub_ln532_6_fu_1762_p2(11 downto 1);
                    sub_ln532_6_reg_2116_pp0_iter1_reg(11 downto 1) <= sub_ln532_6_reg_2116(11 downto 1);
                w48_V_load_reg_2150 <= w48_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln514_reg_2136_pp0_iter10_reg <= icmp_ln514_reg_2136_pp0_iter9_reg;
                icmp_ln514_reg_2136_pp0_iter11_reg <= icmp_ln514_reg_2136_pp0_iter10_reg;
                icmp_ln514_reg_2136_pp0_iter12_reg <= icmp_ln514_reg_2136_pp0_iter11_reg;
                icmp_ln514_reg_2136_pp0_iter13_reg <= icmp_ln514_reg_2136_pp0_iter12_reg;
                icmp_ln514_reg_2136_pp0_iter2_reg <= icmp_ln514_reg_2136_pp0_iter1_reg;
                icmp_ln514_reg_2136_pp0_iter3_reg <= icmp_ln514_reg_2136_pp0_iter2_reg;
                icmp_ln514_reg_2136_pp0_iter4_reg <= icmp_ln514_reg_2136_pp0_iter3_reg;
                icmp_ln514_reg_2136_pp0_iter5_reg <= icmp_ln514_reg_2136_pp0_iter4_reg;
                icmp_ln514_reg_2136_pp0_iter6_reg <= icmp_ln514_reg_2136_pp0_iter5_reg;
                icmp_ln514_reg_2136_pp0_iter7_reg <= icmp_ln514_reg_2136_pp0_iter6_reg;
                icmp_ln514_reg_2136_pp0_iter8_reg <= icmp_ln514_reg_2136_pp0_iter7_reg;
                icmp_ln514_reg_2136_pp0_iter9_reg <= icmp_ln514_reg_2136_pp0_iter8_reg;
                lshr_ln532_reg_2155 <= grp_fu_1825_p2;
                p_0_reg_2165 <= grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_1552_ap_return;
                    sub_ln532_6_reg_2116_pp0_iter2_reg(11 downto 1) <= sub_ln532_6_reg_2116_pp0_iter1_reg(11 downto 1);
                    sub_ln532_6_reg_2116_pp0_iter3_reg(11 downto 1) <= sub_ln532_6_reg_2116_pp0_iter2_reg(11 downto 1);
                    sub_ln532_6_reg_2116_pp0_iter4_reg(11 downto 1) <= sub_ln532_6_reg_2116_pp0_iter3_reg(11 downto 1);
                    sub_ln532_6_reg_2116_pp0_iter5_reg(11 downto 1) <= sub_ln532_6_reg_2116_pp0_iter4_reg(11 downto 1);
                    sub_ln532_6_reg_2116_pp0_iter6_reg(11 downto 1) <= sub_ln532_6_reg_2116_pp0_iter5_reg(11 downto 1);
                trunc_ln532_reg_2160 <= trunc_ln532_fu_1845_p1;
                w48_V_load_reg_2150_pp0_iter2_reg <= w48_V_load_reg_2150;
                w48_V_load_reg_2150_pp0_iter3_reg <= w48_V_load_reg_2150_pp0_iter2_reg;
                w48_V_load_reg_2150_pp0_iter4_reg <= w48_V_load_reg_2150_pp0_iter3_reg;
                w48_V_load_reg_2150_pp0_iter5_reg <= w48_V_load_reg_2150_pp0_iter4_reg;
                w48_V_load_reg_2150_pp0_iter6_reg <= w48_V_load_reg_2150_pp0_iter5_reg;
                w48_V_load_reg_2150_pp0_iter7_reg <= w48_V_load_reg_2150_pp0_iter6_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ir_reg_2126 <= ir_fu_1773_p2;
                select_ln544_reg_2131 <= select_ln544_fu_1791_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln237_reg_2178 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then
                sY_6 <= ap_phi_mux_storemerge_i_phi_fu_1545_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_2097))) and (icmp_ln241_fu_1974_p2 = ap_const_lv1_0) and (icmp_ln237_fu_1934_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                select_ln247_reg_2191 <= select_ln247_fu_1995_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_2097))) and (icmp_ln237_fu_1934_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                select_ln252_reg_2182 <= select_ln252_fu_1955_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp_V_120_reg_2030 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                tmp_V_121_reg_2035 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                tmp_V_122_reg_2040 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                tmp_V_123_reg_2045 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                tmp_V_124_reg_2050 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                tmp_V_125_reg_2055 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                tmp_V_126_reg_2060 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_V_reg_2025 <= data_V_V_dout;
            end if;
        end if;
    end process;
    sub_ln532_6_reg_2116(0) <= '0';
    sub_ln532_6_reg_2116_pp0_iter1_reg(0) <= '0';
    sub_ln532_6_reg_2116_pp0_iter2_reg(0) <= '0';
    sub_ln532_6_reg_2116_pp0_iter3_reg(0) <= '0';
    sub_ln532_6_reg_2116_pp0_iter4_reg(0) <= '0';
    sub_ln532_6_reg_2116_pp0_iter5_reg(0) <= '0';
    sub_ln532_6_reg_2116_pp0_iter6_reg(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, data_V_V_empty_n, res_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, and_ln215_4_reg_2097, ap_CS_fsm_state10, and_ln215_4_fu_1692_p2, ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter13, ap_CS_fsm_state44, icmp_ln206_fu_2019_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((ap_const_lv1_1 = and_ln215_4_fu_1692_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state26 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state30 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state37 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_state38 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                else
                    ap_NS_fsm <= ap_ST_fsm_state38;
                end if;
            when ap_ST_fsm_state39 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state40 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state40))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state41 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state42 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state43 => 
                if ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_2097))) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state44 => 
                if (((icmp_ln206_fu_2019_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    acc_0_V_fu_1910_p2 <= std_logic_vector(signed(sext_ln703_fu_1907_p1) + signed(tmp_2_fu_1865_p20));
    add_ln245_fu_1979_p2 <= std_logic_vector(unsigned(pY_6_load_reg_2085) + unsigned(ap_const_lv32_1));
    add_ln247_fu_1990_p2 <= std_logic_vector(unsigned(sY_6_load_reg_2075) + unsigned(ap_const_lv32_1));
    add_ln250_fu_1939_p2 <= std_logic_vector(unsigned(pX_6_load_reg_2091) + unsigned(ap_const_lv32_1));
    add_ln252_fu_1950_p2 <= std_logic_vector(unsigned(sX_6_load_reg_2065) + unsigned(ap_const_lv32_1));
    add_ln521_fu_1849_p2 <= std_logic_vector(unsigned(ap_const_lv23_E39) + unsigned(phi_mul_reg_432));
    add_ln544_fu_1779_p2 <= std_logic_vector(unsigned(ap_phi_mux_in_index_phi_fu_227_p4) + unsigned(ap_const_lv11_1));
    and_ln215_3_fu_1686_p2 <= (icmp_ln215_6_fu_1674_p2 and icmp_ln215_5_fu_1654_p2);
    and_ln215_4_fu_1692_p2 <= (and_ln215_fu_1680_p2 and and_ln215_3_fu_1686_p2);
    and_ln215_fu_1680_p2 <= (icmp_ln215_fu_1624_p2 and icmp_ln215_4_fu_1634_p2);
    and_ln532_fu_1840_p2 <= (lshr_ln532_reg_2155 and lshr_ln532_2_fu_1834_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(10);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state26 <= ap_CS_fsm(11);
    ap_CS_fsm_state27 <= ap_CS_fsm(12);
    ap_CS_fsm_state28 <= ap_CS_fsm(13);
    ap_CS_fsm_state29 <= ap_CS_fsm(14);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(15);
    ap_CS_fsm_state31 <= ap_CS_fsm(16);
    ap_CS_fsm_state32 <= ap_CS_fsm(17);
    ap_CS_fsm_state33 <= ap_CS_fsm(18);
    ap_CS_fsm_state34 <= ap_CS_fsm(19);
    ap_CS_fsm_state35 <= ap_CS_fsm(20);
    ap_CS_fsm_state36 <= ap_CS_fsm(21);
    ap_CS_fsm_state37 <= ap_CS_fsm(22);
    ap_CS_fsm_state38 <= ap_CS_fsm(23);
    ap_CS_fsm_state39 <= ap_CS_fsm(24);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(25);
    ap_CS_fsm_state41 <= ap_CS_fsm(26);
    ap_CS_fsm_state42 <= ap_CS_fsm(27);
    ap_CS_fsm_state43 <= ap_CS_fsm(28);
    ap_CS_fsm_state44 <= ap_CS_fsm(29);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;

        ap_block_state11_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state43_assign_proc : process(res_V_V_full_n, and_ln215_4_reg_2097)
    begin
                ap_block_state43 <= ((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_2097));
    end process;


    ap_condition_464_assign_proc : process(res_V_V_full_n, ap_CS_fsm_state43, and_ln215_4_reg_2097)
    begin
                ap_condition_464 <= (not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_2097))) and (ap_const_logic_1 = ap_CS_fsm_state43));
    end process;


    ap_condition_473_assign_proc : process(res_V_V_full_n, ap_CS_fsm_state43, and_ln215_4_reg_2097, icmp_ln237_fu_1934_p2)
    begin
                ap_condition_473 <= (not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_2097))) and (icmp_ln237_fu_1934_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state44, icmp_ln206_fu_2019_p2)
    begin
        if (((icmp_ln206_fu_2019_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_in_index_phi_fu_227_p4_assign_proc : process(in_index_reg_223, ap_CS_fsm_pp0_stage0, select_ln544_reg_2131, icmp_ln514_reg_2136, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln514_reg_2136 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_in_index_phi_fu_227_p4 <= select_ln544_reg_2131;
        else 
            ap_phi_mux_in_index_phi_fu_227_p4 <= in_index_reg_223;
        end if; 
    end process;


    ap_phi_mux_ir1_0_i_i_i41_phi_fu_216_p4_assign_proc : process(ir1_0_i_i_i41_reg_212, ap_CS_fsm_pp0_stage0, ir_reg_2126, icmp_ln514_reg_2136, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln514_reg_2136 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_ir1_0_i_i_i41_phi_fu_216_p4 <= ir_reg_2126;
        else 
            ap_phi_mux_ir1_0_i_i_i41_phi_fu_216_p4 <= ir1_0_i_i_i41_reg_212;
        end if; 
    end process;


    ap_phi_mux_storemerge_i_phi_fu_1545_p4_assign_proc : process(icmp_ln237_reg_2178, icmp_ln241_reg_2187, select_ln247_reg_2191, ap_CS_fsm_state44, storemerge_i_reg_1541)
    begin
        if (((icmp_ln241_reg_2187 = ap_const_lv1_0) and (icmp_ln237_reg_2178 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
            ap_phi_mux_storemerge_i_phi_fu_1545_p4 <= select_ln247_reg_2191;
        else 
            ap_phi_mux_storemerge_i_phi_fu_1545_p4 <= storemerge_i_reg_1541;
        end if; 
    end process;


    ap_phi_mux_tmp_V_127_phi_fu_1485_p36_assign_proc : process(tmp_V_15640_reg_234, acc_0_V_fu_1910_p2, trunc_ln_fu_1855_p4, ap_phi_reg_pp0_iter14_tmp_V_127_reg_1480)
    begin
        if ((trunc_ln_fu_1855_p4 = ap_const_lv5_0)) then 
            ap_phi_mux_tmp_V_127_phi_fu_1485_p36 <= acc_0_V_fu_1910_p2;
        elsif (((trunc_ln_fu_1855_p4 = ap_const_lv5_1) or (trunc_ln_fu_1855_p4 = ap_const_lv5_2) or (trunc_ln_fu_1855_p4 = ap_const_lv5_3) or (trunc_ln_fu_1855_p4 = ap_const_lv5_4) or (trunc_ln_fu_1855_p4 = ap_const_lv5_5) or (trunc_ln_fu_1855_p4 = ap_const_lv5_6) or (trunc_ln_fu_1855_p4 = ap_const_lv5_7) or (trunc_ln_fu_1855_p4 = ap_const_lv5_8) or (trunc_ln_fu_1855_p4 = ap_const_lv5_9) or (trunc_ln_fu_1855_p4 = ap_const_lv5_A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_F) or (trunc_ln_fu_1855_p4 = ap_const_lv5_10) or (trunc_ln_fu_1855_p4 = ap_const_lv5_11) or (trunc_ln_fu_1855_p4 = ap_const_lv5_12) or (trunc_ln_fu_1855_p4 = ap_const_lv5_13) or (trunc_ln_fu_1855_p4 = ap_const_lv5_14) or (trunc_ln_fu_1855_p4 = ap_const_lv5_15) or (trunc_ln_fu_1855_p4 = ap_const_lv5_16) or (trunc_ln_fu_1855_p4 = ap_const_lv5_17) or (trunc_ln_fu_1855_p4 = ap_const_lv5_18) or (trunc_ln_fu_1855_p4 = ap_const_lv5_19) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F))) then 
            ap_phi_mux_tmp_V_127_phi_fu_1485_p36 <= tmp_V_15640_reg_234;
        else 
            ap_phi_mux_tmp_V_127_phi_fu_1485_p36 <= ap_phi_reg_pp0_iter14_tmp_V_127_reg_1480;
        end if; 
    end process;


    ap_phi_mux_tmp_V_128_phi_fu_1424_p36_assign_proc : process(tmp_V_15738_reg_245, acc_0_V_fu_1910_p2, trunc_ln_fu_1855_p4, ap_phi_reg_pp0_iter14_tmp_V_128_reg_1419)
    begin
        if ((trunc_ln_fu_1855_p4 = ap_const_lv5_1)) then 
            ap_phi_mux_tmp_V_128_phi_fu_1424_p36 <= acc_0_V_fu_1910_p2;
        elsif (((trunc_ln_fu_1855_p4 = ap_const_lv5_0) or (trunc_ln_fu_1855_p4 = ap_const_lv5_2) or (trunc_ln_fu_1855_p4 = ap_const_lv5_3) or (trunc_ln_fu_1855_p4 = ap_const_lv5_4) or (trunc_ln_fu_1855_p4 = ap_const_lv5_5) or (trunc_ln_fu_1855_p4 = ap_const_lv5_6) or (trunc_ln_fu_1855_p4 = ap_const_lv5_7) or (trunc_ln_fu_1855_p4 = ap_const_lv5_8) or (trunc_ln_fu_1855_p4 = ap_const_lv5_9) or (trunc_ln_fu_1855_p4 = ap_const_lv5_A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_F) or (trunc_ln_fu_1855_p4 = ap_const_lv5_10) or (trunc_ln_fu_1855_p4 = ap_const_lv5_11) or (trunc_ln_fu_1855_p4 = ap_const_lv5_12) or (trunc_ln_fu_1855_p4 = ap_const_lv5_13) or (trunc_ln_fu_1855_p4 = ap_const_lv5_14) or (trunc_ln_fu_1855_p4 = ap_const_lv5_15) or (trunc_ln_fu_1855_p4 = ap_const_lv5_16) or (trunc_ln_fu_1855_p4 = ap_const_lv5_17) or (trunc_ln_fu_1855_p4 = ap_const_lv5_18) or (trunc_ln_fu_1855_p4 = ap_const_lv5_19) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F))) then 
            ap_phi_mux_tmp_V_128_phi_fu_1424_p36 <= tmp_V_15738_reg_245;
        else 
            ap_phi_mux_tmp_V_128_phi_fu_1424_p36 <= ap_phi_reg_pp0_iter14_tmp_V_128_reg_1419;
        end if; 
    end process;


    ap_phi_mux_tmp_V_129_phi_fu_1363_p36_assign_proc : process(tmp_V_15836_reg_256, acc_0_V_fu_1910_p2, trunc_ln_fu_1855_p4, ap_phi_reg_pp0_iter14_tmp_V_129_reg_1358)
    begin
        if ((trunc_ln_fu_1855_p4 = ap_const_lv5_2)) then 
            ap_phi_mux_tmp_V_129_phi_fu_1363_p36 <= acc_0_V_fu_1910_p2;
        elsif (((trunc_ln_fu_1855_p4 = ap_const_lv5_0) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1) or (trunc_ln_fu_1855_p4 = ap_const_lv5_3) or (trunc_ln_fu_1855_p4 = ap_const_lv5_4) or (trunc_ln_fu_1855_p4 = ap_const_lv5_5) or (trunc_ln_fu_1855_p4 = ap_const_lv5_6) or (trunc_ln_fu_1855_p4 = ap_const_lv5_7) or (trunc_ln_fu_1855_p4 = ap_const_lv5_8) or (trunc_ln_fu_1855_p4 = ap_const_lv5_9) or (trunc_ln_fu_1855_p4 = ap_const_lv5_A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_F) or (trunc_ln_fu_1855_p4 = ap_const_lv5_10) or (trunc_ln_fu_1855_p4 = ap_const_lv5_11) or (trunc_ln_fu_1855_p4 = ap_const_lv5_12) or (trunc_ln_fu_1855_p4 = ap_const_lv5_13) or (trunc_ln_fu_1855_p4 = ap_const_lv5_14) or (trunc_ln_fu_1855_p4 = ap_const_lv5_15) or (trunc_ln_fu_1855_p4 = ap_const_lv5_16) or (trunc_ln_fu_1855_p4 = ap_const_lv5_17) or (trunc_ln_fu_1855_p4 = ap_const_lv5_18) or (trunc_ln_fu_1855_p4 = ap_const_lv5_19) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F))) then 
            ap_phi_mux_tmp_V_129_phi_fu_1363_p36 <= tmp_V_15836_reg_256;
        else 
            ap_phi_mux_tmp_V_129_phi_fu_1363_p36 <= ap_phi_reg_pp0_iter14_tmp_V_129_reg_1358;
        end if; 
    end process;


    ap_phi_mux_tmp_V_130_phi_fu_1302_p36_assign_proc : process(tmp_V_15934_reg_267, acc_0_V_fu_1910_p2, trunc_ln_fu_1855_p4, ap_phi_reg_pp0_iter14_tmp_V_130_reg_1297)
    begin
        if ((trunc_ln_fu_1855_p4 = ap_const_lv5_3)) then 
            ap_phi_mux_tmp_V_130_phi_fu_1302_p36 <= acc_0_V_fu_1910_p2;
        elsif (((trunc_ln_fu_1855_p4 = ap_const_lv5_0) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1) or (trunc_ln_fu_1855_p4 = ap_const_lv5_2) or (trunc_ln_fu_1855_p4 = ap_const_lv5_4) or (trunc_ln_fu_1855_p4 = ap_const_lv5_5) or (trunc_ln_fu_1855_p4 = ap_const_lv5_6) or (trunc_ln_fu_1855_p4 = ap_const_lv5_7) or (trunc_ln_fu_1855_p4 = ap_const_lv5_8) or (trunc_ln_fu_1855_p4 = ap_const_lv5_9) or (trunc_ln_fu_1855_p4 = ap_const_lv5_A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_F) or (trunc_ln_fu_1855_p4 = ap_const_lv5_10) or (trunc_ln_fu_1855_p4 = ap_const_lv5_11) or (trunc_ln_fu_1855_p4 = ap_const_lv5_12) or (trunc_ln_fu_1855_p4 = ap_const_lv5_13) or (trunc_ln_fu_1855_p4 = ap_const_lv5_14) or (trunc_ln_fu_1855_p4 = ap_const_lv5_15) or (trunc_ln_fu_1855_p4 = ap_const_lv5_16) or (trunc_ln_fu_1855_p4 = ap_const_lv5_17) or (trunc_ln_fu_1855_p4 = ap_const_lv5_18) or (trunc_ln_fu_1855_p4 = ap_const_lv5_19) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F))) then 
            ap_phi_mux_tmp_V_130_phi_fu_1302_p36 <= tmp_V_15934_reg_267;
        else 
            ap_phi_mux_tmp_V_130_phi_fu_1302_p36 <= ap_phi_reg_pp0_iter14_tmp_V_130_reg_1297;
        end if; 
    end process;


    ap_phi_mux_tmp_V_131_phi_fu_1241_p36_assign_proc : process(tmp_V_16032_reg_278, acc_0_V_fu_1910_p2, trunc_ln_fu_1855_p4, ap_phi_reg_pp0_iter14_tmp_V_131_reg_1236)
    begin
        if ((trunc_ln_fu_1855_p4 = ap_const_lv5_4)) then 
            ap_phi_mux_tmp_V_131_phi_fu_1241_p36 <= acc_0_V_fu_1910_p2;
        elsif (((trunc_ln_fu_1855_p4 = ap_const_lv5_0) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1) or (trunc_ln_fu_1855_p4 = ap_const_lv5_2) or (trunc_ln_fu_1855_p4 = ap_const_lv5_3) or (trunc_ln_fu_1855_p4 = ap_const_lv5_5) or (trunc_ln_fu_1855_p4 = ap_const_lv5_6) or (trunc_ln_fu_1855_p4 = ap_const_lv5_7) or (trunc_ln_fu_1855_p4 = ap_const_lv5_8) or (trunc_ln_fu_1855_p4 = ap_const_lv5_9) or (trunc_ln_fu_1855_p4 = ap_const_lv5_A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_F) or (trunc_ln_fu_1855_p4 = ap_const_lv5_10) or (trunc_ln_fu_1855_p4 = ap_const_lv5_11) or (trunc_ln_fu_1855_p4 = ap_const_lv5_12) or (trunc_ln_fu_1855_p4 = ap_const_lv5_13) or (trunc_ln_fu_1855_p4 = ap_const_lv5_14) or (trunc_ln_fu_1855_p4 = ap_const_lv5_15) or (trunc_ln_fu_1855_p4 = ap_const_lv5_16) or (trunc_ln_fu_1855_p4 = ap_const_lv5_17) or (trunc_ln_fu_1855_p4 = ap_const_lv5_18) or (trunc_ln_fu_1855_p4 = ap_const_lv5_19) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F))) then 
            ap_phi_mux_tmp_V_131_phi_fu_1241_p36 <= tmp_V_16032_reg_278;
        else 
            ap_phi_mux_tmp_V_131_phi_fu_1241_p36 <= ap_phi_reg_pp0_iter14_tmp_V_131_reg_1236;
        end if; 
    end process;


    ap_phi_mux_tmp_V_132_phi_fu_1180_p36_assign_proc : process(tmp_V_16130_reg_289, acc_0_V_fu_1910_p2, trunc_ln_fu_1855_p4, ap_phi_reg_pp0_iter14_tmp_V_132_reg_1175)
    begin
        if ((trunc_ln_fu_1855_p4 = ap_const_lv5_5)) then 
            ap_phi_mux_tmp_V_132_phi_fu_1180_p36 <= acc_0_V_fu_1910_p2;
        elsif (((trunc_ln_fu_1855_p4 = ap_const_lv5_0) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1) or (trunc_ln_fu_1855_p4 = ap_const_lv5_2) or (trunc_ln_fu_1855_p4 = ap_const_lv5_3) or (trunc_ln_fu_1855_p4 = ap_const_lv5_4) or (trunc_ln_fu_1855_p4 = ap_const_lv5_6) or (trunc_ln_fu_1855_p4 = ap_const_lv5_7) or (trunc_ln_fu_1855_p4 = ap_const_lv5_8) or (trunc_ln_fu_1855_p4 = ap_const_lv5_9) or (trunc_ln_fu_1855_p4 = ap_const_lv5_A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_F) or (trunc_ln_fu_1855_p4 = ap_const_lv5_10) or (trunc_ln_fu_1855_p4 = ap_const_lv5_11) or (trunc_ln_fu_1855_p4 = ap_const_lv5_12) or (trunc_ln_fu_1855_p4 = ap_const_lv5_13) or (trunc_ln_fu_1855_p4 = ap_const_lv5_14) or (trunc_ln_fu_1855_p4 = ap_const_lv5_15) or (trunc_ln_fu_1855_p4 = ap_const_lv5_16) or (trunc_ln_fu_1855_p4 = ap_const_lv5_17) or (trunc_ln_fu_1855_p4 = ap_const_lv5_18) or (trunc_ln_fu_1855_p4 = ap_const_lv5_19) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F))) then 
            ap_phi_mux_tmp_V_132_phi_fu_1180_p36 <= tmp_V_16130_reg_289;
        else 
            ap_phi_mux_tmp_V_132_phi_fu_1180_p36 <= ap_phi_reg_pp0_iter14_tmp_V_132_reg_1175;
        end if; 
    end process;


    ap_phi_mux_tmp_V_133_phi_fu_1119_p36_assign_proc : process(tmp_V_16228_reg_300, acc_0_V_fu_1910_p2, trunc_ln_fu_1855_p4, ap_phi_reg_pp0_iter14_tmp_V_133_reg_1114)
    begin
        if ((trunc_ln_fu_1855_p4 = ap_const_lv5_6)) then 
            ap_phi_mux_tmp_V_133_phi_fu_1119_p36 <= acc_0_V_fu_1910_p2;
        elsif (((trunc_ln_fu_1855_p4 = ap_const_lv5_0) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1) or (trunc_ln_fu_1855_p4 = ap_const_lv5_2) or (trunc_ln_fu_1855_p4 = ap_const_lv5_3) or (trunc_ln_fu_1855_p4 = ap_const_lv5_4) or (trunc_ln_fu_1855_p4 = ap_const_lv5_5) or (trunc_ln_fu_1855_p4 = ap_const_lv5_7) or (trunc_ln_fu_1855_p4 = ap_const_lv5_8) or (trunc_ln_fu_1855_p4 = ap_const_lv5_9) or (trunc_ln_fu_1855_p4 = ap_const_lv5_A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_F) or (trunc_ln_fu_1855_p4 = ap_const_lv5_10) or (trunc_ln_fu_1855_p4 = ap_const_lv5_11) or (trunc_ln_fu_1855_p4 = ap_const_lv5_12) or (trunc_ln_fu_1855_p4 = ap_const_lv5_13) or (trunc_ln_fu_1855_p4 = ap_const_lv5_14) or (trunc_ln_fu_1855_p4 = ap_const_lv5_15) or (trunc_ln_fu_1855_p4 = ap_const_lv5_16) or (trunc_ln_fu_1855_p4 = ap_const_lv5_17) or (trunc_ln_fu_1855_p4 = ap_const_lv5_18) or (trunc_ln_fu_1855_p4 = ap_const_lv5_19) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F))) then 
            ap_phi_mux_tmp_V_133_phi_fu_1119_p36 <= tmp_V_16228_reg_300;
        else 
            ap_phi_mux_tmp_V_133_phi_fu_1119_p36 <= ap_phi_reg_pp0_iter14_tmp_V_133_reg_1114;
        end if; 
    end process;


    ap_phi_mux_tmp_V_134_phi_fu_1058_p36_assign_proc : process(tmp_V_16326_reg_311, acc_0_V_fu_1910_p2, trunc_ln_fu_1855_p4, ap_phi_reg_pp0_iter14_tmp_V_134_reg_1053)
    begin
        if ((trunc_ln_fu_1855_p4 = ap_const_lv5_7)) then 
            ap_phi_mux_tmp_V_134_phi_fu_1058_p36 <= acc_0_V_fu_1910_p2;
        elsif (((trunc_ln_fu_1855_p4 = ap_const_lv5_0) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1) or (trunc_ln_fu_1855_p4 = ap_const_lv5_2) or (trunc_ln_fu_1855_p4 = ap_const_lv5_3) or (trunc_ln_fu_1855_p4 = ap_const_lv5_4) or (trunc_ln_fu_1855_p4 = ap_const_lv5_5) or (trunc_ln_fu_1855_p4 = ap_const_lv5_6) or (trunc_ln_fu_1855_p4 = ap_const_lv5_8) or (trunc_ln_fu_1855_p4 = ap_const_lv5_9) or (trunc_ln_fu_1855_p4 = ap_const_lv5_A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_F) or (trunc_ln_fu_1855_p4 = ap_const_lv5_10) or (trunc_ln_fu_1855_p4 = ap_const_lv5_11) or (trunc_ln_fu_1855_p4 = ap_const_lv5_12) or (trunc_ln_fu_1855_p4 = ap_const_lv5_13) or (trunc_ln_fu_1855_p4 = ap_const_lv5_14) or (trunc_ln_fu_1855_p4 = ap_const_lv5_15) or (trunc_ln_fu_1855_p4 = ap_const_lv5_16) or (trunc_ln_fu_1855_p4 = ap_const_lv5_17) or (trunc_ln_fu_1855_p4 = ap_const_lv5_18) or (trunc_ln_fu_1855_p4 = ap_const_lv5_19) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F))) then 
            ap_phi_mux_tmp_V_134_phi_fu_1058_p36 <= tmp_V_16326_reg_311;
        else 
            ap_phi_mux_tmp_V_134_phi_fu_1058_p36 <= ap_phi_reg_pp0_iter14_tmp_V_134_reg_1053;
        end if; 
    end process;


    ap_phi_mux_tmp_V_135_phi_fu_997_p36_assign_proc : process(tmp_V_16424_reg_322, acc_0_V_fu_1910_p2, trunc_ln_fu_1855_p4, ap_phi_reg_pp0_iter14_tmp_V_135_reg_992)
    begin
        if ((trunc_ln_fu_1855_p4 = ap_const_lv5_8)) then 
            ap_phi_mux_tmp_V_135_phi_fu_997_p36 <= acc_0_V_fu_1910_p2;
        elsif (((trunc_ln_fu_1855_p4 = ap_const_lv5_0) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1) or (trunc_ln_fu_1855_p4 = ap_const_lv5_2) or (trunc_ln_fu_1855_p4 = ap_const_lv5_3) or (trunc_ln_fu_1855_p4 = ap_const_lv5_4) or (trunc_ln_fu_1855_p4 = ap_const_lv5_5) or (trunc_ln_fu_1855_p4 = ap_const_lv5_6) or (trunc_ln_fu_1855_p4 = ap_const_lv5_7) or (trunc_ln_fu_1855_p4 = ap_const_lv5_9) or (trunc_ln_fu_1855_p4 = ap_const_lv5_A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_F) or (trunc_ln_fu_1855_p4 = ap_const_lv5_10) or (trunc_ln_fu_1855_p4 = ap_const_lv5_11) or (trunc_ln_fu_1855_p4 = ap_const_lv5_12) or (trunc_ln_fu_1855_p4 = ap_const_lv5_13) or (trunc_ln_fu_1855_p4 = ap_const_lv5_14) or (trunc_ln_fu_1855_p4 = ap_const_lv5_15) or (trunc_ln_fu_1855_p4 = ap_const_lv5_16) or (trunc_ln_fu_1855_p4 = ap_const_lv5_17) or (trunc_ln_fu_1855_p4 = ap_const_lv5_18) or (trunc_ln_fu_1855_p4 = ap_const_lv5_19) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F))) then 
            ap_phi_mux_tmp_V_135_phi_fu_997_p36 <= tmp_V_16424_reg_322;
        else 
            ap_phi_mux_tmp_V_135_phi_fu_997_p36 <= ap_phi_reg_pp0_iter14_tmp_V_135_reg_992;
        end if; 
    end process;


    ap_phi_mux_tmp_V_136_phi_fu_936_p36_assign_proc : process(tmp_V_16522_reg_333, acc_0_V_fu_1910_p2, trunc_ln_fu_1855_p4, ap_phi_reg_pp0_iter14_tmp_V_136_reg_931)
    begin
        if ((trunc_ln_fu_1855_p4 = ap_const_lv5_9)) then 
            ap_phi_mux_tmp_V_136_phi_fu_936_p36 <= acc_0_V_fu_1910_p2;
        elsif (((trunc_ln_fu_1855_p4 = ap_const_lv5_0) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1) or (trunc_ln_fu_1855_p4 = ap_const_lv5_2) or (trunc_ln_fu_1855_p4 = ap_const_lv5_3) or (trunc_ln_fu_1855_p4 = ap_const_lv5_4) or (trunc_ln_fu_1855_p4 = ap_const_lv5_5) or (trunc_ln_fu_1855_p4 = ap_const_lv5_6) or (trunc_ln_fu_1855_p4 = ap_const_lv5_7) or (trunc_ln_fu_1855_p4 = ap_const_lv5_8) or (trunc_ln_fu_1855_p4 = ap_const_lv5_A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_F) or (trunc_ln_fu_1855_p4 = ap_const_lv5_10) or (trunc_ln_fu_1855_p4 = ap_const_lv5_11) or (trunc_ln_fu_1855_p4 = ap_const_lv5_12) or (trunc_ln_fu_1855_p4 = ap_const_lv5_13) or (trunc_ln_fu_1855_p4 = ap_const_lv5_14) or (trunc_ln_fu_1855_p4 = ap_const_lv5_15) or (trunc_ln_fu_1855_p4 = ap_const_lv5_16) or (trunc_ln_fu_1855_p4 = ap_const_lv5_17) or (trunc_ln_fu_1855_p4 = ap_const_lv5_18) or (trunc_ln_fu_1855_p4 = ap_const_lv5_19) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F))) then 
            ap_phi_mux_tmp_V_136_phi_fu_936_p36 <= tmp_V_16522_reg_333;
        else 
            ap_phi_mux_tmp_V_136_phi_fu_936_p36 <= ap_phi_reg_pp0_iter14_tmp_V_136_reg_931;
        end if; 
    end process;


    ap_phi_mux_tmp_V_137_phi_fu_875_p36_assign_proc : process(tmp_V_16620_reg_344, acc_0_V_fu_1910_p2, trunc_ln_fu_1855_p4, ap_phi_reg_pp0_iter14_tmp_V_137_reg_870)
    begin
        if ((trunc_ln_fu_1855_p4 = ap_const_lv5_A)) then 
            ap_phi_mux_tmp_V_137_phi_fu_875_p36 <= acc_0_V_fu_1910_p2;
        elsif (((trunc_ln_fu_1855_p4 = ap_const_lv5_0) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1) or (trunc_ln_fu_1855_p4 = ap_const_lv5_2) or (trunc_ln_fu_1855_p4 = ap_const_lv5_3) or (trunc_ln_fu_1855_p4 = ap_const_lv5_4) or (trunc_ln_fu_1855_p4 = ap_const_lv5_5) or (trunc_ln_fu_1855_p4 = ap_const_lv5_6) or (trunc_ln_fu_1855_p4 = ap_const_lv5_7) or (trunc_ln_fu_1855_p4 = ap_const_lv5_8) or (trunc_ln_fu_1855_p4 = ap_const_lv5_9) or (trunc_ln_fu_1855_p4 = ap_const_lv5_B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_F) or (trunc_ln_fu_1855_p4 = ap_const_lv5_10) or (trunc_ln_fu_1855_p4 = ap_const_lv5_11) or (trunc_ln_fu_1855_p4 = ap_const_lv5_12) or (trunc_ln_fu_1855_p4 = ap_const_lv5_13) or (trunc_ln_fu_1855_p4 = ap_const_lv5_14) or (trunc_ln_fu_1855_p4 = ap_const_lv5_15) or (trunc_ln_fu_1855_p4 = ap_const_lv5_16) or (trunc_ln_fu_1855_p4 = ap_const_lv5_17) or (trunc_ln_fu_1855_p4 = ap_const_lv5_18) or (trunc_ln_fu_1855_p4 = ap_const_lv5_19) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F))) then 
            ap_phi_mux_tmp_V_137_phi_fu_875_p36 <= tmp_V_16620_reg_344;
        else 
            ap_phi_mux_tmp_V_137_phi_fu_875_p36 <= ap_phi_reg_pp0_iter14_tmp_V_137_reg_870;
        end if; 
    end process;


    ap_phi_mux_tmp_V_138_phi_fu_814_p36_assign_proc : process(tmp_V_16718_reg_355, acc_0_V_fu_1910_p2, trunc_ln_fu_1855_p4, ap_phi_reg_pp0_iter14_tmp_V_138_reg_809)
    begin
        if ((trunc_ln_fu_1855_p4 = ap_const_lv5_B)) then 
            ap_phi_mux_tmp_V_138_phi_fu_814_p36 <= acc_0_V_fu_1910_p2;
        elsif (((trunc_ln_fu_1855_p4 = ap_const_lv5_0) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1) or (trunc_ln_fu_1855_p4 = ap_const_lv5_2) or (trunc_ln_fu_1855_p4 = ap_const_lv5_3) or (trunc_ln_fu_1855_p4 = ap_const_lv5_4) or (trunc_ln_fu_1855_p4 = ap_const_lv5_5) or (trunc_ln_fu_1855_p4 = ap_const_lv5_6) or (trunc_ln_fu_1855_p4 = ap_const_lv5_7) or (trunc_ln_fu_1855_p4 = ap_const_lv5_8) or (trunc_ln_fu_1855_p4 = ap_const_lv5_9) or (trunc_ln_fu_1855_p4 = ap_const_lv5_A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_F) or (trunc_ln_fu_1855_p4 = ap_const_lv5_10) or (trunc_ln_fu_1855_p4 = ap_const_lv5_11) or (trunc_ln_fu_1855_p4 = ap_const_lv5_12) or (trunc_ln_fu_1855_p4 = ap_const_lv5_13) or (trunc_ln_fu_1855_p4 = ap_const_lv5_14) or (trunc_ln_fu_1855_p4 = ap_const_lv5_15) or (trunc_ln_fu_1855_p4 = ap_const_lv5_16) or (trunc_ln_fu_1855_p4 = ap_const_lv5_17) or (trunc_ln_fu_1855_p4 = ap_const_lv5_18) or (trunc_ln_fu_1855_p4 = ap_const_lv5_19) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F))) then 
            ap_phi_mux_tmp_V_138_phi_fu_814_p36 <= tmp_V_16718_reg_355;
        else 
            ap_phi_mux_tmp_V_138_phi_fu_814_p36 <= ap_phi_reg_pp0_iter14_tmp_V_138_reg_809;
        end if; 
    end process;


    ap_phi_mux_tmp_V_139_phi_fu_753_p36_assign_proc : process(tmp_V_16816_reg_366, acc_0_V_fu_1910_p2, trunc_ln_fu_1855_p4, ap_phi_reg_pp0_iter14_tmp_V_139_reg_748)
    begin
        if ((trunc_ln_fu_1855_p4 = ap_const_lv5_C)) then 
            ap_phi_mux_tmp_V_139_phi_fu_753_p36 <= acc_0_V_fu_1910_p2;
        elsif (((trunc_ln_fu_1855_p4 = ap_const_lv5_0) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1) or (trunc_ln_fu_1855_p4 = ap_const_lv5_2) or (trunc_ln_fu_1855_p4 = ap_const_lv5_3) or (trunc_ln_fu_1855_p4 = ap_const_lv5_4) or (trunc_ln_fu_1855_p4 = ap_const_lv5_5) or (trunc_ln_fu_1855_p4 = ap_const_lv5_6) or (trunc_ln_fu_1855_p4 = ap_const_lv5_7) or (trunc_ln_fu_1855_p4 = ap_const_lv5_8) or (trunc_ln_fu_1855_p4 = ap_const_lv5_9) or (trunc_ln_fu_1855_p4 = ap_const_lv5_A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_F) or (trunc_ln_fu_1855_p4 = ap_const_lv5_10) or (trunc_ln_fu_1855_p4 = ap_const_lv5_11) or (trunc_ln_fu_1855_p4 = ap_const_lv5_12) or (trunc_ln_fu_1855_p4 = ap_const_lv5_13) or (trunc_ln_fu_1855_p4 = ap_const_lv5_14) or (trunc_ln_fu_1855_p4 = ap_const_lv5_15) or (trunc_ln_fu_1855_p4 = ap_const_lv5_16) or (trunc_ln_fu_1855_p4 = ap_const_lv5_17) or (trunc_ln_fu_1855_p4 = ap_const_lv5_18) or (trunc_ln_fu_1855_p4 = ap_const_lv5_19) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F))) then 
            ap_phi_mux_tmp_V_139_phi_fu_753_p36 <= tmp_V_16816_reg_366;
        else 
            ap_phi_mux_tmp_V_139_phi_fu_753_p36 <= ap_phi_reg_pp0_iter14_tmp_V_139_reg_748;
        end if; 
    end process;


    ap_phi_mux_tmp_V_140_phi_fu_692_p36_assign_proc : process(tmp_V_16914_reg_377, acc_0_V_fu_1910_p2, trunc_ln_fu_1855_p4, ap_phi_reg_pp0_iter14_tmp_V_140_reg_687)
    begin
        if ((trunc_ln_fu_1855_p4 = ap_const_lv5_D)) then 
            ap_phi_mux_tmp_V_140_phi_fu_692_p36 <= acc_0_V_fu_1910_p2;
        elsif (((trunc_ln_fu_1855_p4 = ap_const_lv5_0) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1) or (trunc_ln_fu_1855_p4 = ap_const_lv5_2) or (trunc_ln_fu_1855_p4 = ap_const_lv5_3) or (trunc_ln_fu_1855_p4 = ap_const_lv5_4) or (trunc_ln_fu_1855_p4 = ap_const_lv5_5) or (trunc_ln_fu_1855_p4 = ap_const_lv5_6) or (trunc_ln_fu_1855_p4 = ap_const_lv5_7) or (trunc_ln_fu_1855_p4 = ap_const_lv5_8) or (trunc_ln_fu_1855_p4 = ap_const_lv5_9) or (trunc_ln_fu_1855_p4 = ap_const_lv5_A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_F) or (trunc_ln_fu_1855_p4 = ap_const_lv5_10) or (trunc_ln_fu_1855_p4 = ap_const_lv5_11) or (trunc_ln_fu_1855_p4 = ap_const_lv5_12) or (trunc_ln_fu_1855_p4 = ap_const_lv5_13) or (trunc_ln_fu_1855_p4 = ap_const_lv5_14) or (trunc_ln_fu_1855_p4 = ap_const_lv5_15) or (trunc_ln_fu_1855_p4 = ap_const_lv5_16) or (trunc_ln_fu_1855_p4 = ap_const_lv5_17) or (trunc_ln_fu_1855_p4 = ap_const_lv5_18) or (trunc_ln_fu_1855_p4 = ap_const_lv5_19) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F))) then 
            ap_phi_mux_tmp_V_140_phi_fu_692_p36 <= tmp_V_16914_reg_377;
        else 
            ap_phi_mux_tmp_V_140_phi_fu_692_p36 <= ap_phi_reg_pp0_iter14_tmp_V_140_reg_687;
        end if; 
    end process;


    ap_phi_mux_tmp_V_141_phi_fu_631_p36_assign_proc : process(tmp_V_17012_reg_388, acc_0_V_fu_1910_p2, trunc_ln_fu_1855_p4, ap_phi_reg_pp0_iter14_tmp_V_141_reg_626)
    begin
        if ((trunc_ln_fu_1855_p4 = ap_const_lv5_E)) then 
            ap_phi_mux_tmp_V_141_phi_fu_631_p36 <= acc_0_V_fu_1910_p2;
        elsif (((trunc_ln_fu_1855_p4 = ap_const_lv5_0) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1) or (trunc_ln_fu_1855_p4 = ap_const_lv5_2) or (trunc_ln_fu_1855_p4 = ap_const_lv5_3) or (trunc_ln_fu_1855_p4 = ap_const_lv5_4) or (trunc_ln_fu_1855_p4 = ap_const_lv5_5) or (trunc_ln_fu_1855_p4 = ap_const_lv5_6) or (trunc_ln_fu_1855_p4 = ap_const_lv5_7) or (trunc_ln_fu_1855_p4 = ap_const_lv5_8) or (trunc_ln_fu_1855_p4 = ap_const_lv5_9) or (trunc_ln_fu_1855_p4 = ap_const_lv5_A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_F) or (trunc_ln_fu_1855_p4 = ap_const_lv5_10) or (trunc_ln_fu_1855_p4 = ap_const_lv5_11) or (trunc_ln_fu_1855_p4 = ap_const_lv5_12) or (trunc_ln_fu_1855_p4 = ap_const_lv5_13) or (trunc_ln_fu_1855_p4 = ap_const_lv5_14) or (trunc_ln_fu_1855_p4 = ap_const_lv5_15) or (trunc_ln_fu_1855_p4 = ap_const_lv5_16) or (trunc_ln_fu_1855_p4 = ap_const_lv5_17) or (trunc_ln_fu_1855_p4 = ap_const_lv5_18) or (trunc_ln_fu_1855_p4 = ap_const_lv5_19) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F))) then 
            ap_phi_mux_tmp_V_141_phi_fu_631_p36 <= tmp_V_17012_reg_388;
        else 
            ap_phi_mux_tmp_V_141_phi_fu_631_p36 <= ap_phi_reg_pp0_iter14_tmp_V_141_reg_626;
        end if; 
    end process;


    ap_phi_mux_tmp_V_142_phi_fu_570_p36_assign_proc : process(tmp_V_17110_reg_399, acc_0_V_fu_1910_p2, trunc_ln_fu_1855_p4, ap_phi_reg_pp0_iter14_tmp_V_142_reg_565)
    begin
        if ((trunc_ln_fu_1855_p4 = ap_const_lv5_F)) then 
            ap_phi_mux_tmp_V_142_phi_fu_570_p36 <= acc_0_V_fu_1910_p2;
        elsif (((trunc_ln_fu_1855_p4 = ap_const_lv5_0) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1) or (trunc_ln_fu_1855_p4 = ap_const_lv5_2) or (trunc_ln_fu_1855_p4 = ap_const_lv5_3) or (trunc_ln_fu_1855_p4 = ap_const_lv5_4) or (trunc_ln_fu_1855_p4 = ap_const_lv5_5) or (trunc_ln_fu_1855_p4 = ap_const_lv5_6) or (trunc_ln_fu_1855_p4 = ap_const_lv5_7) or (trunc_ln_fu_1855_p4 = ap_const_lv5_8) or (trunc_ln_fu_1855_p4 = ap_const_lv5_9) or (trunc_ln_fu_1855_p4 = ap_const_lv5_A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_10) or (trunc_ln_fu_1855_p4 = ap_const_lv5_11) or (trunc_ln_fu_1855_p4 = ap_const_lv5_12) or (trunc_ln_fu_1855_p4 = ap_const_lv5_13) or (trunc_ln_fu_1855_p4 = ap_const_lv5_14) or (trunc_ln_fu_1855_p4 = ap_const_lv5_15) or (trunc_ln_fu_1855_p4 = ap_const_lv5_16) or (trunc_ln_fu_1855_p4 = ap_const_lv5_17) or (trunc_ln_fu_1855_p4 = ap_const_lv5_18) or (trunc_ln_fu_1855_p4 = ap_const_lv5_19) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F))) then 
            ap_phi_mux_tmp_V_142_phi_fu_570_p36 <= tmp_V_17110_reg_399;
        else 
            ap_phi_mux_tmp_V_142_phi_fu_570_p36 <= ap_phi_reg_pp0_iter14_tmp_V_142_reg_565;
        end if; 
    end process;


    ap_phi_mux_tmp_V_143_phi_fu_509_p36_assign_proc : process(tmp_V_1728_reg_410, acc_0_V_fu_1910_p2, trunc_ln_fu_1855_p4, ap_phi_reg_pp0_iter14_tmp_V_143_reg_504)
    begin
        if ((trunc_ln_fu_1855_p4 = ap_const_lv5_10)) then 
            ap_phi_mux_tmp_V_143_phi_fu_509_p36 <= acc_0_V_fu_1910_p2;
        elsif (((trunc_ln_fu_1855_p4 = ap_const_lv5_0) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1) or (trunc_ln_fu_1855_p4 = ap_const_lv5_2) or (trunc_ln_fu_1855_p4 = ap_const_lv5_3) or (trunc_ln_fu_1855_p4 = ap_const_lv5_4) or (trunc_ln_fu_1855_p4 = ap_const_lv5_5) or (trunc_ln_fu_1855_p4 = ap_const_lv5_6) or (trunc_ln_fu_1855_p4 = ap_const_lv5_7) or (trunc_ln_fu_1855_p4 = ap_const_lv5_8) or (trunc_ln_fu_1855_p4 = ap_const_lv5_9) or (trunc_ln_fu_1855_p4 = ap_const_lv5_A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_F) or (trunc_ln_fu_1855_p4 = ap_const_lv5_11) or (trunc_ln_fu_1855_p4 = ap_const_lv5_12) or (trunc_ln_fu_1855_p4 = ap_const_lv5_13) or (trunc_ln_fu_1855_p4 = ap_const_lv5_14) or (trunc_ln_fu_1855_p4 = ap_const_lv5_15) or (trunc_ln_fu_1855_p4 = ap_const_lv5_16) or (trunc_ln_fu_1855_p4 = ap_const_lv5_17) or (trunc_ln_fu_1855_p4 = ap_const_lv5_18) or (trunc_ln_fu_1855_p4 = ap_const_lv5_19) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F))) then 
            ap_phi_mux_tmp_V_143_phi_fu_509_p36 <= tmp_V_1728_reg_410;
        else 
            ap_phi_mux_tmp_V_143_phi_fu_509_p36 <= ap_phi_reg_pp0_iter14_tmp_V_143_reg_504;
        end if; 
    end process;


    ap_phi_mux_tmp_V_144_phi_fu_448_p36_assign_proc : process(tmp_V_1736_reg_421, acc_0_V_fu_1910_p2, ap_phi_reg_pp0_iter14_tmp_V_144_reg_443, trunc_ln_fu_1855_p4)
    begin
        if (((trunc_ln_fu_1855_p4 = ap_const_lv5_0) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1) or (trunc_ln_fu_1855_p4 = ap_const_lv5_2) or (trunc_ln_fu_1855_p4 = ap_const_lv5_3) or (trunc_ln_fu_1855_p4 = ap_const_lv5_4) or (trunc_ln_fu_1855_p4 = ap_const_lv5_5) or (trunc_ln_fu_1855_p4 = ap_const_lv5_6) or (trunc_ln_fu_1855_p4 = ap_const_lv5_7) or (trunc_ln_fu_1855_p4 = ap_const_lv5_8) or (trunc_ln_fu_1855_p4 = ap_const_lv5_9) or (trunc_ln_fu_1855_p4 = ap_const_lv5_A) or (trunc_ln_fu_1855_p4 = ap_const_lv5_B) or (trunc_ln_fu_1855_p4 = ap_const_lv5_C) or (trunc_ln_fu_1855_p4 = ap_const_lv5_D) or (trunc_ln_fu_1855_p4 = ap_const_lv5_E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_F) or (trunc_ln_fu_1855_p4 = ap_const_lv5_10))) then 
            ap_phi_mux_tmp_V_144_phi_fu_448_p36 <= tmp_V_1736_reg_421;
        elsif (((trunc_ln_fu_1855_p4 = ap_const_lv5_11) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_12) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_13) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_14) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_15) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_16) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_17) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_18) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_19) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1A) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1B) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1C) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1D) or ((trunc_ln_fu_1855_p4 = ap_const_lv5_1E) or (trunc_ln_fu_1855_p4 = ap_const_lv5_1F)))))))))))))))) then 
            ap_phi_mux_tmp_V_144_phi_fu_448_p36 <= acc_0_V_fu_1910_p2;
        else 
            ap_phi_mux_tmp_V_144_phi_fu_448_p36 <= ap_phi_reg_pp0_iter14_tmp_V_144_reg_443;
        end if; 
    end process;

    ap_phi_reg_pp0_iter14_tmp_V_127_reg_1480 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter14_tmp_V_128_reg_1419 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter14_tmp_V_129_reg_1358 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter14_tmp_V_130_reg_1297 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter14_tmp_V_131_reg_1236 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter14_tmp_V_132_reg_1175 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter14_tmp_V_133_reg_1114 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter14_tmp_V_134_reg_1053 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter14_tmp_V_135_reg_992 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter14_tmp_V_136_reg_931 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter14_tmp_V_137_reg_870 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter14_tmp_V_138_reg_809 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter14_tmp_V_139_reg_748 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter14_tmp_V_140_reg_687 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter14_tmp_V_141_reg_626 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter14_tmp_V_142_reg_565 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter14_tmp_V_143_reg_504 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter14_tmp_V_144_reg_443 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(ap_CS_fsm_state44, icmp_ln206_fu_2019_p2)
    begin
        if (((icmp_ln206_fu_2019_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_start_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_start <= ap_const_logic_1;
        else 
            call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_data_V_read <= (((((((tmp_V_126_reg_2060 & tmp_V_125_reg_2055) & tmp_V_124_reg_2050) & tmp_V_123_reg_2045) & tmp_V_122_reg_2040) & tmp_V_121_reg_2035) & tmp_V_120_reg_2030) & tmp_V_reg_2025);

    data_V_V_blk_n_assign_proc : process(data_V_V_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            data_V_V_blk_n <= data_V_V_empty_n;
        else 
            data_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_V_read_assign_proc : process(data_V_V_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if ((((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            data_V_V_read <= ap_const_logic_1;
        else 
            data_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    empty_198_fu_1704_p1 <= ap_phi_mux_in_index_phi_fu_227_p4(7 - 1 downto 0);
    empty_199_fu_1716_p2 <= (tmp_s_fu_1708_p3 or ap_const_lv12_1F);
    grp_fu_1825_p0 <= 
        tmp_7_fu_1805_p4 when (icmp_ln532_reg_2106(0) = '1') else 
        layer_in_V_17;
    grp_fu_1825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln532_4_reg_2111),2304));
    i_fu_1698_p2 <= std_logic_vector(unsigned(i_0_i42_reg_200) + unsigned(ap_const_lv7_1));
    icmp_ln206_fu_2019_p2 <= "1" when (i_0_i42_reg_200 = ap_const_lv7_63) else "0";
    icmp_ln215_4_fu_1634_p2 <= "1" when (sY_6 = ap_const_lv32_2) else "0";
    icmp_ln215_5_fu_1654_p2 <= "1" when (signed(tmp_5_fu_1644_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln215_6_fu_1674_p2 <= "1" when (signed(tmp_6_fu_1664_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln215_fu_1624_p2 <= "1" when (sX_6 = ap_const_lv32_2) else "0";
    icmp_ln237_fu_1934_p2 <= "1" when (pX_6_load_reg_2091 = ap_const_lv32_9) else "0";
    icmp_ln241_fu_1974_p2 <= "1" when (pY_6_load_reg_2085 = ap_const_lv32_9) else "0";
    icmp_ln514_fu_1799_p2 <= "1" when (ap_phi_mux_ir1_0_i_i_i41_phi_fu_216_p4 = ap_const_lv11_50F) else "0";
    icmp_ln532_fu_1722_p2 <= "1" when (unsigned(tmp_s_fu_1708_p3) > unsigned(empty_199_fu_1716_p2)) else "0";
    icmp_ln544_fu_1785_p2 <= "1" when (unsigned(add_ln544_fu_1779_p2) < unsigned(ap_const_lv11_48)) else "0";
    ir_fu_1773_p2 <= std_logic_vector(unsigned(ap_const_lv11_1) + unsigned(ap_phi_mux_ir1_0_i_i_i41_phi_fu_216_p4));
    lshr_ln532_2_fu_1834_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv2304_lc_3),to_integer(unsigned('0' & zext_ln532_4_fu_1831_p1(31-1 downto 0)))));

    res_V_V_blk_n_assign_proc : process(res_V_V_full_n, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, and_ln215_4_reg_2097)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or ((ap_const_lv1_1 = and_ln215_4_reg_2097) and (ap_const_logic_1 = ap_CS_fsm_state43)))) then 
            res_V_V_blk_n <= res_V_V_full_n;
        else 
            res_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_V_din_assign_proc : process(res_V_V_full_n, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, and_ln215_4_reg_2097, tmp_V_144_reg_443, tmp_V_143_reg_504, tmp_V_142_reg_565, tmp_V_141_reg_626, tmp_V_140_reg_687, tmp_V_139_reg_748, tmp_V_138_reg_809, tmp_V_137_reg_870, tmp_V_136_reg_931, tmp_V_135_reg_992, tmp_V_134_reg_1053, tmp_V_133_reg_1114, tmp_V_132_reg_1175, tmp_V_131_reg_1236, tmp_V_130_reg_1297, tmp_V_129_reg_1358, tmp_V_128_reg_1419, tmp_V_127_reg_1480)
    begin
        if ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_2097))) and (ap_const_lv1_1 = and_ln215_4_reg_2097) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            res_V_V_din <= tmp_V_144_reg_443;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
            res_V_V_din <= tmp_V_143_reg_504;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            res_V_V_din <= tmp_V_142_reg_565;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            res_V_V_din <= tmp_V_141_reg_626;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            res_V_V_din <= tmp_V_140_reg_687;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            res_V_V_din <= tmp_V_139_reg_748;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            res_V_V_din <= tmp_V_138_reg_809;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            res_V_V_din <= tmp_V_137_reg_870;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            res_V_V_din <= tmp_V_136_reg_931;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            res_V_V_din <= tmp_V_135_reg_992;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            res_V_V_din <= tmp_V_134_reg_1053;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            res_V_V_din <= tmp_V_133_reg_1114;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            res_V_V_din <= tmp_V_132_reg_1175;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            res_V_V_din <= tmp_V_131_reg_1236;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            res_V_V_din <= tmp_V_130_reg_1297;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            res_V_V_din <= tmp_V_129_reg_1358;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            res_V_V_din <= tmp_V_128_reg_1419;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            res_V_V_din <= tmp_V_127_reg_1480;
        else 
            res_V_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    res_V_V_write_assign_proc : process(res_V_V_full_n, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, and_ln215_4_reg_2097)
    begin
        if (((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_4_reg_2097))) and (ap_const_lv1_1 = and_ln215_4_reg_2097) and (ap_const_logic_1 = ap_CS_fsm_state43)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state42)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state41)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state40)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state38)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state35)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26)))) then 
            res_V_V_write <= ap_const_logic_1;
        else 
            res_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln247_fu_1995_p3 <= 
        ap_const_lv32_2 when (icmp_ln215_4_reg_2080(0) = '1') else 
        add_ln247_fu_1990_p2;
    select_ln252_fu_1955_p3 <= 
        ap_const_lv32_2 when (icmp_ln215_reg_2070(0) = '1') else 
        add_ln252_fu_1950_p2;
    select_ln532_4_fu_1754_p3 <= 
        sub_ln532_4_fu_1734_p2 when (icmp_ln532_fu_1722_p2(0) = '1') else 
        tmp_s_fu_1708_p3;
    select_ln532_fu_1746_p3 <= 
        sub_ln532_fu_1728_p2 when (icmp_ln532_fu_1722_p2(0) = '1') else 
        sub_ln532_5_fu_1740_p2;
    select_ln544_fu_1791_p3 <= 
        add_ln544_fu_1779_p2 when (icmp_ln544_fu_1785_p2(0) = '1') else 
        ap_const_lv11_0;
        sext_ln703_fu_1907_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0_reg_2165),32));

    sub_ln532_4_fu_1734_p2 <= std_logic_vector(signed(ap_const_lv12_8FF) - signed(tmp_s_fu_1708_p3));
    sub_ln532_5_fu_1740_p2 <= std_logic_vector(unsigned(empty_199_fu_1716_p2) - unsigned(tmp_s_fu_1708_p3));
    sub_ln532_6_fu_1762_p2 <= std_logic_vector(signed(ap_const_lv12_8FF) - signed(select_ln532_fu_1746_p3));
    sub_ln532_fu_1728_p2 <= std_logic_vector(unsigned(tmp_s_fu_1708_p3) - unsigned(empty_199_fu_1716_p2));
    tmp_2_fu_1865_p19 <= phi_mul_reg_432(22 downto 18);
    tmp_5_fu_1644_p4 <= pY_6(31 downto 1);
    tmp_6_fu_1664_p4 <= pX_6(31 downto 1);
    
    tmp_7_fu_1805_p4_proc : process(layer_in_V_17)
    variable vlo_cpy : STD_LOGIC_VECTOR(2304+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(2304+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(2304 - 1 downto 0);
    variable tmp_7_fu_1805_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(2304 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(2304 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(2304 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(12 - 1 downto 0) := ap_const_lv32_8FF(12 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(12 - 1 downto 0) := ap_const_lv32_0(12 - 1 downto 0);
        v0_cpy := layer_in_V_17;
        if (vlo_cpy(12 - 1 downto 0) > vhi_cpy(12 - 1 downto 0)) then
            vhi_cpy(12-1 downto 0) := std_logic_vector(2304-1-unsigned(ap_const_lv32_0(12-1 downto 0)));
            vlo_cpy(12-1 downto 0) := std_logic_vector(2304-1-unsigned(ap_const_lv32_8FF(12-1 downto 0)));
            for tmp_7_fu_1805_p4_i in 0 to 2304-1 loop
                v0_cpy(tmp_7_fu_1805_p4_i) := layer_in_V_17(2304-1-tmp_7_fu_1805_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(12-1 downto 0)))));

        section := (others=>'0');
        section(12-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(12-1 downto 0)) - unsigned(vlo_cpy(12-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(2304-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_7_fu_1805_p4 <= resvalue(2304-1 downto 0);
    end process;

    tmp_s_fu_1708_p3 <= (empty_198_fu_1704_p1 & ap_const_lv5_0);
    trunc_ln532_fu_1845_p1 <= and_ln532_fu_1840_p2(32 - 1 downto 0);
    trunc_ln_fu_1855_p4 <= phi_mul_reg_432(22 downto 18);
    w48_V_address0 <= zext_ln532_fu_1768_p1(11 - 1 downto 0);

    w48_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w48_V_ce0 <= ap_const_logic_1;
        else 
            w48_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln532_4_fu_1831_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln532_6_reg_2116_pp0_iter6_reg),2304));
    zext_ln532_fu_1768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_ir1_0_i_i_i41_phi_fu_216_p4),64));
end behav;
