

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 15:47:11 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.083 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     18|        -|        -|    -|
|Expression           |        -|      0|        0|     2054|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|      825|       64|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     18|      825|     2154|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +----------------------------------------------+------------------------------------------+----------------+
    |                   Instance                   |                  Module                  |   Expression   |
    +----------------------------------------------+------------------------------------------+----------------+
    |myproject_am_addmul_10s_8s_7s_17_1_1_U13      |myproject_am_addmul_10s_8s_7s_17_1_1      | i0 * (i1 + i2) |
    |myproject_am_addmul_7s_10s_7s_17_1_1_U7       |myproject_am_addmul_7s_10s_7s_17_1_1      | i0 * (i1 + i2) |
    |myproject_am_submul_10s_7s_7s_17_1_1_U18      |myproject_am_submul_10s_7s_7s_17_1_1      | i0 * (i1 - i2) |
    |myproject_am_submul_10s_8s_7s_17_1_1_U8       |myproject_am_submul_10s_8s_7s_17_1_1      | i0 * (i1 - i2) |
    |myproject_am_submul_9s_7s_7s_16_1_1_U15       |myproject_am_submul_9s_7s_7s_16_1_1       | i0 * (i1 - i2) |
    |myproject_am_submul_9s_7s_7s_16_1_1_U16       |myproject_am_submul_9s_7s_7s_16_1_1       | i0 * (i1 - i2) |
    |myproject_mac_mul_sub_7s_15s_22ns_22_1_1_U14  |myproject_mac_mul_sub_7s_15s_22ns_22_1_1  |  i0 * i1 - i2  |
    |myproject_mac_muladd_7s_15s_21s_22_1_1_U2     |myproject_mac_muladd_7s_15s_21s_22_1_1    |  i0 * i1 + i2  |
    |myproject_mac_mulsub_7s_14s_20s_20_1_1_U9     |myproject_mac_mulsub_7s_14s_20s_20_1_1    |  i0 - i1 * i2  |
    |myproject_mac_mulsub_7s_14s_22ns_22_1_1_U12   |myproject_mac_mulsub_7s_14s_22ns_22_1_1   |  i0 - i1 * i2  |
    |myproject_mul_mul_7s_12s_17_1_1_U17           |myproject_mul_mul_7s_12s_17_1_1           |     i0 * i1    |
    |myproject_mul_mul_7s_14s_19_1_1_U5            |myproject_mul_mul_7s_14s_19_1_1           |     i0 * i1    |
    |myproject_mul_mul_7s_14s_19_1_1_U6            |myproject_mul_mul_7s_14s_19_1_1           |     i0 * i1    |
    |myproject_mul_mul_7s_14s_19_1_1_U10           |myproject_mul_mul_7s_14s_19_1_1           |     i0 * i1    |
    |myproject_mul_mul_7s_14s_19_1_1_U11           |myproject_mul_mul_7s_14s_19_1_1           |     i0 * i1    |
    |myproject_mul_mul_7s_14s_20_1_1_U1            |myproject_mul_mul_7s_14s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_7s_15s_20_1_1_U4            |myproject_mul_mul_7s_15s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_7s_16s_21_1_1_U3            |myproject_mul_mul_7s_16s_21_1_1           |     i0 * i1    |
    +----------------------------------------------+------------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_fu_305_p2              |     *    |      0|  0|  33|           7|           7|
    |mul_ln1192_fu_1339_p2             |     *    |      0|  0|  33|           6|           7|
    |mul_ln728_11_fu_997_p2            |     *    |      0|  0|  62|           7|          10|
    |mul_ln728_3_fu_474_p2             |     *    |      0|  0|  62|           7|          10|
    |r_V_10_fu_405_p2                  |     *    |      0|  0|  33|           7|           7|
    |r_V_22_fu_426_p2                  |     *    |      0|  0|  49|           7|           9|
    |r_V_29_fu_451_p2                  |     *    |      0|  0|  40|           7|           8|
    |r_V_38_fu_515_p2                  |     *    |      0|  0|  40|           7|           8|
    |r_V_42_fu_979_p2                  |     *    |      0|  0|  33|           4|           7|
    |r_V_44_fu_311_p2                  |     *    |      0|  0|  33|           7|           7|
    |r_V_51_fu_655_p2                  |     *    |      0|  0|  33|           7|           7|
    |r_V_53_fu_668_p2                  |     *    |      0|  0|  33|           7|           7|
    |r_V_55_fu_225_p2                  |     *    |      0|  0|  40|           7|           8|
    |r_V_56_fu_247_p2                  |     *    |      0|  0|  33|           7|           7|
    |r_V_58_fu_392_p2                  |     *    |      0|  0|  40|           7|           8|
    |r_V_61_fu_1238_p2                 |     *    |      0|  0|  49|           7|           9|
    |r_V_64_fu_480_p2                  |     *    |      0|  0|  33|           7|           7|
    |r_V_67_fu_989_p2                  |     *    |      0|  0|  33|           7|           7|
    |r_V_68_fu_531_p2                  |     *    |      0|  0|  62|           7|          10|
    |r_V_69_fu_572_p2                  |     *    |      0|  0|  40|           7|           8|
    |r_V_70_fu_596_p2                  |     *    |      0|  0|  33|           7|           7|
    |add_ln1192_12_fu_1015_p2          |     +    |      0|  0|  27|          22|          22|
    |add_ln1192_13_fu_1031_p2          |     +    |      0|  0|  27|          22|          22|
    |add_ln1192_1_fu_1256_p2           |     +    |      0|  0|  27|          22|          22|
    |add_ln1192_3_fu_794_p2            |     +    |      0|  0|  27|          27|          27|
    |add_ln1192_4_fu_828_p2            |     +    |      0|  0|  27|          27|          27|
    |add_ln1192_5_fu_841_p2            |     +    |      0|  0|  27|          27|          27|
    |add_ln1192_7_fu_967_p2            |     +    |      0|  0|  27|          22|          22|
    |add_ln1192_8_fu_1352_p2           |     +    |      0|  0|  27|          22|          22|
    |add_ln1192_fu_1227_p2             |     +    |      0|  0|  27|          22|          22|
    |grp_fu_1449_p2                    |     +    |      0|  0|  29|          22|          22|
    |r_V_62_fu_1273_p2                 |     +    |      0|  0|  19|          12|          12|
    |r_V_63_fu_464_p2                  |     +    |      0|  0|  17|          10|          10|
    |ret_V_11_fu_566_p2                |     +    |      0|  0|  27|          22|          22|
    |ret_V_13_fu_613_p2                |     +    |      0|  0|  27|          22|          22|
    |ret_V_14_fu_1099_p2               |     +    |      0|  0|  27|          20|          22|
    |ret_V_17_fu_649_p2                |     +    |      0|  0|  28|          21|          21|
    |ret_V_18_fu_1137_p2               |     +    |      0|  0|  34|          27|          27|
    |ret_V_1_fu_375_p2                 |     +    |      0|  0|  28|          21|          21|
    |ret_V_20_fu_1178_p2               |     +    |      0|  0|  27|          27|          27|
    |ret_V_21_fu_1197_p2               |     +    |      0|  0|  27|          25|          27|
    |ret_V_5_fu_1293_p2                |     +    |      0|  0|  27|          21|          22|
    |ret_V_7_fu_897_p2                 |     +    |      0|  0|  27|          26|          27|
    |ret_V_8_fu_1358_p2                |     +    |      0|  0|  27|          20|          22|
    |r_V_57_fu_354_p2                  |     -    |      0|  0|  17|          10|          10|
    |r_V_65_fu_877_p2                  |     -    |      0|  0|  19|          12|          12|
    |r_V_73_fu_631_p2                  |     -    |      0|  0|  18|          11|          11|
    |r_V_74_fu_1143_p2                 |     -    |      0|  0|  18|          11|          11|
    |ret_V_10_fu_548_p2                |     -    |      0|  0|  27|          22|          22|
    |ret_V_12_fu_590_p2                |     -    |      0|  0|  27|          22|          22|
    |ret_V_15_fu_619_p2                |     -    |      0|  0|  27|           1|          19|
    |ret_V_16_fu_625_p2                |     -    |      0|  0|  27|          19|          19|
    |ret_V_19_fu_1161_p2               |     -    |      0|  0|  27|          27|          27|
    |ret_V_6_fu_777_p2                 |     -    |      0|  0|  27|          27|          27|
    |ret_V_fu_265_p2                   |     -    |      0|  0|  27|          20|          20|
    |sub_ln1192_11_fu_1048_p2          |     -    |      0|  0|  27|          22|          22|
    |sub_ln1192_12_fu_1076_p2          |     -    |      0|  0|  27|          22|          22|
    |sub_ln1192_13_fu_1093_p2          |     -    |      0|  0|  27|          22|          22|
    |sub_ln1192_14_fu_1191_p2          |     -    |      0|  0|  27|          27|          27|
    |sub_ln1192_1_fu_1287_p2           |     -    |      0|  0|  27|          22|          22|
    |sub_ln1192_3_fu_811_p2            |     -    |      0|  0|  27|          27|          27|
    |sub_ln1192_4_fu_860_p2            |     -    |      0|  0|  27|          27|          27|
    |sub_ln1192_5_fu_891_p2            |     -    |      0|  0|  27|          27|          27|
    |sub_ln1192_7_fu_951_p2            |     -    |      0|  0|  27|          22|          22|
    |sub_ln1192_8_fu_1317_p2           |     -    |      0|  0|  27|          22|          22|
    |sub_ln1192_9_fu_1333_p2           |     -    |      0|  0|  27|          22|          22|
    |sub_ln1192_fu_733_p2              |     -    |      0|  0|  29|          22|          22|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|2054|        1121|        1170|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  112|        224|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  115|        230|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln1192_7_reg_1722             |   22|   0|   22|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |mul_ln1118_reg_1597               |   14|   0|   14|          0|
    |mul_ln1192_2_reg_1602             |   20|   0|   20|          0|
    |mul_ln728_10_reg_1732             |   17|   0|   17|          0|
    |mul_ln728_12_reg_1697             |   19|   0|   19|          0|
    |mul_ln728_13_reg_1702             |   19|   0|   19|          0|
    |mul_ln728_1_reg_1637              |   21|   0|   21|          0|
    |mul_ln728_2_reg_1642              |   20|   0|   20|          0|
    |mul_ln728_3_reg_1652              |   16|   0|   16|          0|
    |mul_ln728_4_reg_1657              |   19|   0|   19|          0|
    |mul_ln728_5_reg_1662              |   19|   0|   19|          0|
    |mul_ln728_6_reg_1667              |   17|   0|   17|          0|
    |mul_ln728_7_reg_1672              |   17|   0|   17|          0|
    |p_Val2_18_reg_1552                |    7|   0|    7|          0|
    |p_Val2_18_reg_1552_pp0_iter1_reg  |    7|   0|    7|          0|
    |r_V_10_reg_1632                   |   14|   0|   14|          0|
    |r_V_20_reg_1607                   |    7|   0|    9|          2|
    |r_V_2_reg_1712                    |    7|   0|    9|          2|
    |r_V_38_reg_1682                   |   14|   0|   15|          1|
    |r_V_4_reg_1617                    |    7|   0|    8|          1|
    |r_V_57_reg_1612                   |   10|   0|   10|          0|
    |r_V_58_reg_1622                   |   14|   0|   15|          1|
    |r_V_63_reg_1647                   |   10|   0|   10|          0|
    |r_V_67_reg_1737                   |   14|   0|   14|          0|
    |ret_V_13_reg_1687                 |   22|   0|   22|          0|
    |ret_V_17_reg_1692                 |   16|   0|   21|          5|
    |ret_V_2_reg_1627                  |   22|   0|   22|          0|
    |ret_V_reg_1547                    |   15|   0|   20|          5|
    |sext_ln1117_1_reg_1524            |   15|   0|   15|          0|
    |sext_ln1118_16_reg_1567           |   14|   0|   14|          0|
    |sext_ln1118_31_reg_1677           |   14|   0|   14|          0|
    |sext_ln1118_4_reg_1542            |   14|   0|   14|          0|
    |sext_ln1192_7_reg_1727            |   12|   0|   12|          0|
    |sub_ln1192_reg_1707               |   22|   0|   22|          0|
    |tmp_1_reg_1509                    |    7|   0|    7|          0|
    |tmp_2_reg_1529                    |    7|   0|    7|          0|
    |tmp_4_reg_1573                    |    7|   0|    7|          0|
    |tmp_4_reg_1573_pp0_iter1_reg      |    7|   0|    7|          0|
    |tmp_5_reg_1584                    |    7|   0|    7|          0|
    |tmp_5_reg_1584_pp0_iter1_reg      |    7|   0|    7|          0|
    |trunc_ln708_1_reg_1717            |    7|   0|    7|          0|
    |trunc_ln708_3_reg_1742            |    7|   0|    7|          0|
    |trunc_ln708_4_reg_1747            |    7|   0|    7|          0|
    |x_V_ap_vld_preg                   |    1|   0|    1|          0|
    |x_V_preg                          |  112|   0|  112|          0|
    |tmp_1_reg_1509                    |   64|  32|    7|          0|
    |tmp_2_reg_1529                    |   64|  32|    7|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  825|  64|  728|         17|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  112|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    7|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    7|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    7|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    7|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    7|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

