// Seed: 532167593
module module_0 (
    output logic id_0,
    output logic id_1,
    output id_2,
    output id_3,
    input reg id_4,
    input id_5,
    output id_6,
    output logic id_7,
    input id_8,
    output id_9,
    input id_10
);
  assign id_1 = 1;
  logic id_11;
  logic id_12;
  type_20(
      id_8, 1 - 1
  );
  always @(1 or posedge 1'b0) begin
    id_9 <= id_4;
  end
  assign id_2[(1)] = id_5;
  logic id_13;
endmodule
