{
	"author": ["Avaneendra Gupta", "John P. Hayes"],
	"booktitle": "DAC",
	"dblpkey": "conf/dac/GuptaH97",
	"ee": "http://doi.acm.org/10.1145/266021.266198",
	"pages": "452-455",
	"title": "CLIP: An Optimizing Layout Generator for Two-Dimensional CMOS Cells",
	"type": "inproceedings",
	"url": "db/conf/dac/dac97.html#GuptaH97",
	"year": "1997"
}
