verilog cpu --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../PYNQ_CONFIG.gen/sources_1/bd/ZYNQ/ipshared/ec67/hdl" --include "../../../../PYNQ_CONFIG.gen/sources_1/bd/ZYNQ/ipshared/b28c/hdl" \
"../../../bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/sim/ZYNQ_processing_system7_0_0.v" \
"../../../bd/ZYNQ/ip/ZYNQ_util_vector_logic_0_0/sim/ZYNQ_util_vector_logic_0_0.v" \
"../../../bd/ZYNQ/ip/ZYNQ_BUS_0_0/sim/ZYNQ_BUS_0_0.v" \
"../../../bd/ZYNQ/ip/ZYNQ_BUS_0_0/synth/ZYNQ_BUS_0_0.v" \
"../../../bd/ZYNQ/ip/ZYNQ_BUS_1_0/sim/ZYNQ_BUS_1_0.v" \
"../../../bd/ZYNQ/ip/ZYNQ_BUS_1_0/synth/ZYNQ_BUS_1_0.v" \
"../../../bd/ZYNQ/ip/ZYNQ_BUS_2_0/sim/ZYNQ_BUS_2_0.v" \
"../../../bd/ZYNQ/ip/ZYNQ_BUS_2_0/synth/ZYNQ_BUS_2_0.v" \
"../../../bd/ZYNQ/ip/ZYNQ_CU_0_1/sim/ZYNQ_CU_0_1.v" \
"../../../bd/ZYNQ/ip/ZYNQ_CU_0_1/synth/ZYNQ_CU_0_1.v" \
"../../../bd/ZYNQ/ip/ZYNQ_ALU_0_1/sim/ZYNQ_ALU_0_1.v" \
"../../../bd/ZYNQ/ip/ZYNQ_ALU_0_1/synth/ZYNQ_ALU_0_1.v" \
"../../../bd/ZYNQ/ip/ZYNQ_MM_0_1/sim/ZYNQ_MM_0_1.v" \
"../../../bd/ZYNQ/ip/ZYNQ_MM_0_1/synth/ZYNQ_MM_0_1.v" \
"../../../bd/ZYNQ/ip/ZYNQ_BusMerger_0_0/sim/ZYNQ_BusMerger_0_0.v" \
"../../../bd/ZYNQ/ip/ZYNQ_BusMerger_0_0/synth/ZYNQ_BusMerger_0_0.v" \
"../../../bd/ZYNQ/ip/ZYNQ_DeviceSelector_0_0/sim/ZYNQ_DeviceSelector_0_0.v" \
"../../../bd/ZYNQ/ip/ZYNQ_DeviceSelector_0_0/synth/ZYNQ_DeviceSelector_0_0.v" \
"../../../bd/ZYNQ/ip/ZYNQ_BusMerger_1_0/sim/ZYNQ_BusMerger_1_0.v" \
"../../../bd/ZYNQ/ip/ZYNQ_BusMerger_1_0/synth/ZYNQ_BusMerger_1_0.v" \
"../../../bd/ZYNQ/ip/ZYNQ_BusMerger_2_0/sim/ZYNQ_BusMerger_2_0.v" \
"../../../bd/ZYNQ/ip/ZYNQ_BusMerger_2_0/synth/ZYNQ_BusMerger_2_0.v" \
"../../../bd/ZYNQ/ip/ZYNQ_DeviceSelector_1_0/sim/ZYNQ_DeviceSelector_1_0.v" \
"../../../bd/ZYNQ/ip/ZYNQ_DeviceSelector_1_0/synth/ZYNQ_DeviceSelector_1_0.v" \
"../../../bd/ZYNQ/ip/ZYNQ_DeviceSelector_0_1/sim/ZYNQ_DeviceSelector_0_1.v" \
"../../../bd/ZYNQ/ip/ZYNQ_DeviceSelector_0_1/synth/ZYNQ_DeviceSelector_0_1.v" \
"../../../bd/ZYNQ/ip/ZYNQ_IOController_0_0/sim/ZYNQ_IOController_0_0.v" \
"../../../bd/ZYNQ/ip/ZYNQ_IOController_0_0/synth/ZYNQ_IOController_0_0.v" \
"../../../bd/ZYNQ/sim/ZYNQ.v" \

verilog cpu "glbl.v"

# Do not sort compile order
nosort
