- ğŸ‘‹ Hi, Iâ€™m @rtl-modeler
- ğŸ‘€ Iâ€™m interested in FPGA hardware design using Verilog HDL or DSP Builder (for Intel(R) FPGA).
- ğŸŒ± Iâ€™m currently learning System Verilog ...
- (ğŸ’ï¸ Iâ€™m looking to collaborate on ...)
- (ğŸ“« How to reach me ...)

<!---
rtl-modeler/rtl-modeler is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
