Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Jul 21 10:13:04 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMAC_Test_timing_summary_routed.rpt -pb top_FPMAC_Test_timing_summary_routed.pb -rpx top_FPMAC_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FPMAC_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      20          
TIMING-16  Warning   Large setup violation          143         
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.582     -678.258                    206                  360        0.149        0.000                      0                  360        1.020        0.000                       0                   263  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.582     -678.258                    206                  360        0.149        0.000                      0                  360        1.020        0.000                       0                   263  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          206  Failing Endpoints,  Worst Slack       -6.582ns,  Total Violation     -678.258ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.582ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.524ns  (logic 4.029ns (38.283%)  route 6.495ns (61.717%))
  Logic Levels:           19  (CARRY4=10 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 8.933 - 4.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.643     5.246    clk_IBUF_BUFG
    SLICE_X10Y62         FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDCE (Prop_fdce_C_Q)         0.518     5.764 r  C_internal_reg[12]/Q
                         net (fo=8, routed)           0.665     6.429    DUT/Csgn_d1_reg_0[12]
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  DUT/CisNormal_d1_i_1/O
                         net (fo=26, routed)          0.714     7.267    DUT/BisNormal66_out
    SLICE_X11Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.391 r  DUT/i___0_carry_i_3/O
                         net (fo=5, routed)           0.455     7.846    DUT/i___0_carry_i_3_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.970 r  DUT/i__carry_i_2__0/O
                         net (fo=4, routed)           0.602     8.572    DUT/i__carry_i_2__0_n_0
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.124     8.696 r  DUT/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.696    DUT/i__carry_i_3__0_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.094 r  DUT/plusOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.094    DUT/plusOp_inferred__6/i__carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.333 f  DUT/plusOp_inferred__6/i__carry__0/O[2]
                         net (fo=38, routed)          0.795    10.128    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/ShiftValue_d1_reg[0][0]
    SLICE_X15Y62         LUT4 (Prop_lut4_I3_O)        0.302    10.430 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/ShiftValue_d1[1]_i_1_replica_1/O
                         net (fo=9, routed)           0.447    10.876    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/S_0[1]_repN_1
    SLICE_X15Y62         LUT6 (Prop_lut6_I4_O)        0.124    11.000 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/minusOp_carry__6_i_12/O
                         net (fo=6, routed)           0.865    11.866    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter_n_17
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.990 r  DUT/minusOp_carry__0_i_12/O
                         net (fo=5, routed)           1.170    13.160    DUT/level4__0[14]
    SLICE_X13Y66         LUT5 (Prop_lut5_I1_O)        0.124    13.284 r  DUT/minusOp_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.284    DUT/minusOp_carry__0_i_5_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.685 r  DUT/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.685    DUT/minusOp_carry__0_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.799 r  DUT/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.799    DUT/minusOp_carry__1_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.913 r  DUT/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.913    DUT/minusOp_carry__2_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.027 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.027    DUT/minusOp_carry__3_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.141 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.141    DUT/minusOp_carry__4_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.255 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.255    DUT/minusOp_carry__5_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.369 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.369    DUT/minusOp_carry__6_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.682 r  DUT/minusOp_carry__7/O[3]
                         net (fo=37, routed)          0.782    15.464    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[5]_1[0]
    SLICE_X13Y77         LUT6 (Prop_lut6_I1_O)        0.306    15.770 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1[8]_i_1/O
                         net (fo=1, routed)           0.000    15.770    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/BigSumAbsLowerBits[3]
    SLICE_X13Y77         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.510     8.933    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X13Y77         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[8]/C
                         clock pessimism              0.259     9.192    
                         clock uncertainty           -0.035     9.156    
    SLICE_X13Y77         FDRE (Setup_fdre_C_D)        0.032     9.188    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                         -15.770    
  -------------------------------------------------------------------
                         slack                                 -6.582    

Slack (VIOLATED) :        -6.578ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.519ns  (logic 4.029ns (38.301%)  route 6.490ns (61.699%))
  Logic Levels:           19  (CARRY4=10 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 8.933 - 4.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.643     5.246    clk_IBUF_BUFG
    SLICE_X10Y62         FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDCE (Prop_fdce_C_Q)         0.518     5.764 r  C_internal_reg[12]/Q
                         net (fo=8, routed)           0.665     6.429    DUT/Csgn_d1_reg_0[12]
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  DUT/CisNormal_d1_i_1/O
                         net (fo=26, routed)          0.714     7.267    DUT/BisNormal66_out
    SLICE_X11Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.391 r  DUT/i___0_carry_i_3/O
                         net (fo=5, routed)           0.455     7.846    DUT/i___0_carry_i_3_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.970 r  DUT/i__carry_i_2__0/O
                         net (fo=4, routed)           0.602     8.572    DUT/i__carry_i_2__0_n_0
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.124     8.696 r  DUT/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.696    DUT/i__carry_i_3__0_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.094 r  DUT/plusOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.094    DUT/plusOp_inferred__6/i__carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.333 f  DUT/plusOp_inferred__6/i__carry__0/O[2]
                         net (fo=38, routed)          0.795    10.128    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/ShiftValue_d1_reg[0][0]
    SLICE_X15Y62         LUT4 (Prop_lut4_I3_O)        0.302    10.430 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/ShiftValue_d1[1]_i_1_replica_1/O
                         net (fo=9, routed)           0.447    10.876    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/S_0[1]_repN_1
    SLICE_X15Y62         LUT6 (Prop_lut6_I4_O)        0.124    11.000 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/minusOp_carry__6_i_12/O
                         net (fo=6, routed)           0.865    11.866    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter_n_17
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.990 r  DUT/minusOp_carry__0_i_12/O
                         net (fo=5, routed)           1.170    13.160    DUT/level4__0[14]
    SLICE_X13Y66         LUT5 (Prop_lut5_I1_O)        0.124    13.284 r  DUT/minusOp_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.284    DUT/minusOp_carry__0_i_5_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.685 r  DUT/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.685    DUT/minusOp_carry__0_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.799 r  DUT/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.799    DUT/minusOp_carry__1_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.913 r  DUT/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.913    DUT/minusOp_carry__2_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.027 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.027    DUT/minusOp_carry__3_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.141 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.141    DUT/minusOp_carry__4_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.255 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.255    DUT/minusOp_carry__5_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.369 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.369    DUT/minusOp_carry__6_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.682 r  DUT/minusOp_carry__7/O[3]
                         net (fo=37, routed)          0.777    15.459    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[5]_1[0]
    SLICE_X13Y77         LUT6 (Prop_lut6_I1_O)        0.306    15.765 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1[23]_i_1/O
                         net (fo=1, routed)           0.000    15.765    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/BigSumAbsLowerBits[18]
    SLICE_X13Y77         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.510     8.933    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X13Y77         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[23]/C
                         clock pessimism              0.259     9.192    
                         clock uncertainty           -0.035     9.156    
    SLICE_X13Y77         FDRE (Setup_fdre_C_D)        0.031     9.187    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[23]
  -------------------------------------------------------------------
                         required time                          9.187    
                         arrival time                         -15.765    
  -------------------------------------------------------------------
                         slack                                 -6.578    

Slack (VIOLATED) :        -6.556ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/NormalizationShifter/level0_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.492ns  (logic 4.029ns (38.399%)  route 6.463ns (61.600%))
  Logic Levels:           19  (CARRY4=10 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 8.930 - 4.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.643     5.246    clk_IBUF_BUFG
    SLICE_X10Y62         FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDCE (Prop_fdce_C_Q)         0.518     5.764 r  C_internal_reg[12]/Q
                         net (fo=8, routed)           0.665     6.429    DUT/Csgn_d1_reg_0[12]
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  DUT/CisNormal_d1_i_1/O
                         net (fo=26, routed)          0.714     7.267    DUT/BisNormal66_out
    SLICE_X11Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.391 r  DUT/i___0_carry_i_3/O
                         net (fo=5, routed)           0.455     7.846    DUT/i___0_carry_i_3_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.970 r  DUT/i__carry_i_2__0/O
                         net (fo=4, routed)           0.602     8.572    DUT/i__carry_i_2__0_n_0
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.124     8.696 r  DUT/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.696    DUT/i__carry_i_3__0_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.094 r  DUT/plusOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.094    DUT/plusOp_inferred__6/i__carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.333 f  DUT/plusOp_inferred__6/i__carry__0/O[2]
                         net (fo=38, routed)          0.795    10.128    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/ShiftValue_d1_reg[0][0]
    SLICE_X15Y62         LUT4 (Prop_lut4_I3_O)        0.302    10.430 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/ShiftValue_d1[1]_i_1_replica_1/O
                         net (fo=9, routed)           0.447    10.876    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/S_0[1]_repN_1
    SLICE_X15Y62         LUT6 (Prop_lut6_I4_O)        0.124    11.000 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/minusOp_carry__6_i_12/O
                         net (fo=6, routed)           0.865    11.866    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter_n_17
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.990 r  DUT/minusOp_carry__0_i_12/O
                         net (fo=5, routed)           1.170    13.160    DUT/level4__0[14]
    SLICE_X13Y66         LUT5 (Prop_lut5_I1_O)        0.124    13.284 r  DUT/minusOp_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.284    DUT/minusOp_carry__0_i_5_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.685 r  DUT/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.685    DUT/minusOp_carry__0_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.799 r  DUT/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.799    DUT/minusOp_carry__1_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.913 r  DUT/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.913    DUT/minusOp_carry__2_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.027 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.027    DUT/minusOp_carry__3_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.141 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.141    DUT/minusOp_carry__4_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.255 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.255    DUT/minusOp_carry__5_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.369 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.369    DUT/minusOp_carry__6_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.682 r  DUT/minusOp_carry__7/O[3]
                         net (fo=37, routed)          0.750    15.432    DUT/NormalizationShifter/level0_d1_reg[26]_1[3]
    SLICE_X13Y74         LUT6 (Prop_lut6_I1_O)        0.306    15.738 r  DUT/NormalizationShifter/level0_d1[30]_i_1/O
                         net (fo=1, routed)           0.000    15.738    DUT/NormalizationShifter/BigSumAbsLowerBits[30]
    SLICE_X13Y74         FDRE                                         r  DUT/NormalizationShifter/level0_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.507     8.930    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X13Y74         FDRE                                         r  DUT/NormalizationShifter/level0_d1_reg[30]/C
                         clock pessimism              0.259     9.189    
                         clock uncertainty           -0.035     9.153    
    SLICE_X13Y74         FDRE (Setup_fdre_C_D)        0.029     9.182    DUT/NormalizationShifter/level0_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          9.182    
                         arrival time                         -15.738    
  -------------------------------------------------------------------
                         slack                                 -6.556    

Slack (VIOLATED) :        -6.555ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.494ns  (logic 4.029ns (38.392%)  route 6.465ns (61.608%))
  Logic Levels:           19  (CARRY4=10 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 8.930 - 4.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.643     5.246    clk_IBUF_BUFG
    SLICE_X10Y62         FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDCE (Prop_fdce_C_Q)         0.518     5.764 r  C_internal_reg[12]/Q
                         net (fo=8, routed)           0.665     6.429    DUT/Csgn_d1_reg_0[12]
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  DUT/CisNormal_d1_i_1/O
                         net (fo=26, routed)          0.714     7.267    DUT/BisNormal66_out
    SLICE_X11Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.391 r  DUT/i___0_carry_i_3/O
                         net (fo=5, routed)           0.455     7.846    DUT/i___0_carry_i_3_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.970 r  DUT/i__carry_i_2__0/O
                         net (fo=4, routed)           0.602     8.572    DUT/i__carry_i_2__0_n_0
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.124     8.696 r  DUT/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.696    DUT/i__carry_i_3__0_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.094 r  DUT/plusOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.094    DUT/plusOp_inferred__6/i__carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.333 f  DUT/plusOp_inferred__6/i__carry__0/O[2]
                         net (fo=38, routed)          0.795    10.128    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/ShiftValue_d1_reg[0][0]
    SLICE_X15Y62         LUT4 (Prop_lut4_I3_O)        0.302    10.430 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/ShiftValue_d1[1]_i_1_replica_1/O
                         net (fo=9, routed)           0.447    10.876    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/S_0[1]_repN_1
    SLICE_X15Y62         LUT6 (Prop_lut6_I4_O)        0.124    11.000 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/minusOp_carry__6_i_12/O
                         net (fo=6, routed)           0.865    11.866    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter_n_17
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.990 r  DUT/minusOp_carry__0_i_12/O
                         net (fo=5, routed)           1.170    13.160    DUT/level4__0[14]
    SLICE_X13Y66         LUT5 (Prop_lut5_I1_O)        0.124    13.284 r  DUT/minusOp_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.284    DUT/minusOp_carry__0_i_5_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.685 r  DUT/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.685    DUT/minusOp_carry__0_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.799 r  DUT/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.799    DUT/minusOp_carry__1_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.913 r  DUT/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.913    DUT/minusOp_carry__2_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.027 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.027    DUT/minusOp_carry__3_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.141 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.141    DUT/minusOp_carry__4_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.255 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.255    DUT/minusOp_carry__5_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.369 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.369    DUT/minusOp_carry__6_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.682 r  DUT/minusOp_carry__7/O[3]
                         net (fo=37, routed)          0.752    15.434    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[5]_1[0]
    SLICE_X15Y74         LUT6 (Prop_lut6_I1_O)        0.306    15.740 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1[25]_i_1/O
                         net (fo=1, routed)           0.000    15.740    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/BigSumAbsLowerBits[20]
    SLICE_X15Y74         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.507     8.930    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X15Y74         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[25]/C
                         clock pessimism              0.259     9.189    
                         clock uncertainty           -0.035     9.153    
    SLICE_X15Y74         FDRE (Setup_fdre_C_D)        0.032     9.185    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[25]
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                         -15.740    
  -------------------------------------------------------------------
                         slack                                 -6.555    

Slack (VIOLATED) :        -6.552ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.490ns  (logic 4.029ns (38.407%)  route 6.461ns (61.593%))
  Logic Levels:           19  (CARRY4=10 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 8.930 - 4.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.643     5.246    clk_IBUF_BUFG
    SLICE_X10Y62         FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDCE (Prop_fdce_C_Q)         0.518     5.764 r  C_internal_reg[12]/Q
                         net (fo=8, routed)           0.665     6.429    DUT/Csgn_d1_reg_0[12]
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  DUT/CisNormal_d1_i_1/O
                         net (fo=26, routed)          0.714     7.267    DUT/BisNormal66_out
    SLICE_X11Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.391 r  DUT/i___0_carry_i_3/O
                         net (fo=5, routed)           0.455     7.846    DUT/i___0_carry_i_3_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.970 r  DUT/i__carry_i_2__0/O
                         net (fo=4, routed)           0.602     8.572    DUT/i__carry_i_2__0_n_0
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.124     8.696 r  DUT/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.696    DUT/i__carry_i_3__0_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.094 r  DUT/plusOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.094    DUT/plusOp_inferred__6/i__carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.333 f  DUT/plusOp_inferred__6/i__carry__0/O[2]
                         net (fo=38, routed)          0.795    10.128    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/ShiftValue_d1_reg[0][0]
    SLICE_X15Y62         LUT4 (Prop_lut4_I3_O)        0.302    10.430 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/ShiftValue_d1[1]_i_1_replica_1/O
                         net (fo=9, routed)           0.447    10.876    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/S_0[1]_repN_1
    SLICE_X15Y62         LUT6 (Prop_lut6_I4_O)        0.124    11.000 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/minusOp_carry__6_i_12/O
                         net (fo=6, routed)           0.865    11.866    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter_n_17
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.990 r  DUT/minusOp_carry__0_i_12/O
                         net (fo=5, routed)           1.170    13.160    DUT/level4__0[14]
    SLICE_X13Y66         LUT5 (Prop_lut5_I1_O)        0.124    13.284 r  DUT/minusOp_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.284    DUT/minusOp_carry__0_i_5_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.685 r  DUT/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.685    DUT/minusOp_carry__0_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.799 r  DUT/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.799    DUT/minusOp_carry__1_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.913 r  DUT/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.913    DUT/minusOp_carry__2_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.027 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.027    DUT/minusOp_carry__3_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.141 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.141    DUT/minusOp_carry__4_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.255 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.255    DUT/minusOp_carry__5_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.369 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.369    DUT/minusOp_carry__6_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.682 r  DUT/minusOp_carry__7/O[3]
                         net (fo=37, routed)          0.748    15.430    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[5]_1[0]
    SLICE_X13Y74         LUT6 (Prop_lut6_I1_O)        0.306    15.736 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1[17]_i_1/O
                         net (fo=1, routed)           0.000    15.736    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/BigSumAbsLowerBits[12]
    SLICE_X13Y74         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.507     8.930    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X13Y74         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[17]/C
                         clock pessimism              0.259     9.189    
                         clock uncertainty           -0.035     9.153    
    SLICE_X13Y74         FDRE (Setup_fdre_C_D)        0.031     9.184    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[17]
  -------------------------------------------------------------------
                         required time                          9.184    
                         arrival time                         -15.736    
  -------------------------------------------------------------------
                         slack                                 -6.552    

Slack (VIOLATED) :        -6.541ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.482ns  (logic 4.029ns (38.436%)  route 6.453ns (61.564%))
  Logic Levels:           19  (CARRY4=10 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 8.932 - 4.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.643     5.246    clk_IBUF_BUFG
    SLICE_X10Y62         FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDCE (Prop_fdce_C_Q)         0.518     5.764 r  C_internal_reg[12]/Q
                         net (fo=8, routed)           0.665     6.429    DUT/Csgn_d1_reg_0[12]
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  DUT/CisNormal_d1_i_1/O
                         net (fo=26, routed)          0.714     7.267    DUT/BisNormal66_out
    SLICE_X11Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.391 r  DUT/i___0_carry_i_3/O
                         net (fo=5, routed)           0.455     7.846    DUT/i___0_carry_i_3_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.970 r  DUT/i__carry_i_2__0/O
                         net (fo=4, routed)           0.602     8.572    DUT/i__carry_i_2__0_n_0
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.124     8.696 r  DUT/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.696    DUT/i__carry_i_3__0_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.094 r  DUT/plusOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.094    DUT/plusOp_inferred__6/i__carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.333 f  DUT/plusOp_inferred__6/i__carry__0/O[2]
                         net (fo=38, routed)          0.795    10.128    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/ShiftValue_d1_reg[0][0]
    SLICE_X15Y62         LUT4 (Prop_lut4_I3_O)        0.302    10.430 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/ShiftValue_d1[1]_i_1_replica_1/O
                         net (fo=9, routed)           0.447    10.876    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/S_0[1]_repN_1
    SLICE_X15Y62         LUT6 (Prop_lut6_I4_O)        0.124    11.000 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/minusOp_carry__6_i_12/O
                         net (fo=6, routed)           0.865    11.866    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter_n_17
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.990 r  DUT/minusOp_carry__0_i_12/O
                         net (fo=5, routed)           1.170    13.160    DUT/level4__0[14]
    SLICE_X13Y66         LUT5 (Prop_lut5_I1_O)        0.124    13.284 r  DUT/minusOp_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.284    DUT/minusOp_carry__0_i_5_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.685 r  DUT/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.685    DUT/minusOp_carry__0_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.799 r  DUT/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.799    DUT/minusOp_carry__1_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.913 r  DUT/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.913    DUT/minusOp_carry__2_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.027 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.027    DUT/minusOp_carry__3_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.141 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.141    DUT/minusOp_carry__4_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.255 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.255    DUT/minusOp_carry__5_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.369 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.369    DUT/minusOp_carry__6_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.682 r  DUT/minusOp_carry__7/O[3]
                         net (fo=37, routed)          0.740    15.422    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[5]_1[0]
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.306    15.728 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1[9]_i_1/O
                         net (fo=1, routed)           0.000    15.728    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/BigSumAbsLowerBits[4]
    SLICE_X15Y73         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.509     8.932    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X15Y73         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[9]/C
                         clock pessimism              0.259     9.191    
                         clock uncertainty           -0.035     9.155    
    SLICE_X15Y73         FDRE (Setup_fdre_C_D)        0.032     9.187    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          9.187    
                         arrival time                         -15.728    
  -------------------------------------------------------------------
                         slack                                 -6.541    

Slack (VIOLATED) :        -6.539ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/NormalizationShifter/level0_d1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.479ns  (logic 4.029ns (38.447%)  route 6.450ns (61.553%))
  Logic Levels:           19  (CARRY4=10 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 8.932 - 4.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.643     5.246    clk_IBUF_BUFG
    SLICE_X10Y62         FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDCE (Prop_fdce_C_Q)         0.518     5.764 r  C_internal_reg[12]/Q
                         net (fo=8, routed)           0.665     6.429    DUT/Csgn_d1_reg_0[12]
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  DUT/CisNormal_d1_i_1/O
                         net (fo=26, routed)          0.714     7.267    DUT/BisNormal66_out
    SLICE_X11Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.391 r  DUT/i___0_carry_i_3/O
                         net (fo=5, routed)           0.455     7.846    DUT/i___0_carry_i_3_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.970 r  DUT/i__carry_i_2__0/O
                         net (fo=4, routed)           0.602     8.572    DUT/i__carry_i_2__0_n_0
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.124     8.696 r  DUT/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.696    DUT/i__carry_i_3__0_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.094 r  DUT/plusOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.094    DUT/plusOp_inferred__6/i__carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.333 f  DUT/plusOp_inferred__6/i__carry__0/O[2]
                         net (fo=38, routed)          0.795    10.128    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/ShiftValue_d1_reg[0][0]
    SLICE_X15Y62         LUT4 (Prop_lut4_I3_O)        0.302    10.430 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/ShiftValue_d1[1]_i_1_replica_1/O
                         net (fo=9, routed)           0.447    10.876    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/S_0[1]_repN_1
    SLICE_X15Y62         LUT6 (Prop_lut6_I4_O)        0.124    11.000 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/minusOp_carry__6_i_12/O
                         net (fo=6, routed)           0.865    11.866    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter_n_17
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.990 r  DUT/minusOp_carry__0_i_12/O
                         net (fo=5, routed)           1.170    13.160    DUT/level4__0[14]
    SLICE_X13Y66         LUT5 (Prop_lut5_I1_O)        0.124    13.284 r  DUT/minusOp_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.284    DUT/minusOp_carry__0_i_5_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.685 r  DUT/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.685    DUT/minusOp_carry__0_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.799 r  DUT/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.799    DUT/minusOp_carry__1_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.913 r  DUT/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.913    DUT/minusOp_carry__2_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.027 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.027    DUT/minusOp_carry__3_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.141 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.141    DUT/minusOp_carry__4_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.255 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.255    DUT/minusOp_carry__5_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.369 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.369    DUT/minusOp_carry__6_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.682 r  DUT/minusOp_carry__7/O[3]
                         net (fo=37, routed)          0.737    15.419    DUT/NormalizationShifter/level0_d1_reg[26]_1[3]
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.306    15.725 r  DUT/NormalizationShifter/level0_d1[36]_i_1/O
                         net (fo=1, routed)           0.000    15.725    DUT/NormalizationShifter/BigSumAbsLowerBits[36]
    SLICE_X15Y73         FDRE                                         r  DUT/NormalizationShifter/level0_d1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.509     8.932    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X15Y73         FDRE                                         r  DUT/NormalizationShifter/level0_d1_reg[36]/C
                         clock pessimism              0.259     9.191    
                         clock uncertainty           -0.035     9.155    
    SLICE_X15Y73         FDRE (Setup_fdre_C_D)        0.031     9.186    DUT/NormalizationShifter/level0_d1_reg[36]
  -------------------------------------------------------------------
                         required time                          9.186    
                         arrival time                         -15.725    
  -------------------------------------------------------------------
                         slack                                 -6.539    

Slack (VIOLATED) :        -6.535ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/NormalizationShifter/level0_d1_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.474ns  (logic 4.029ns (38.467%)  route 6.445ns (61.533%))
  Logic Levels:           19  (CARRY4=10 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 8.930 - 4.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.643     5.246    clk_IBUF_BUFG
    SLICE_X10Y62         FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDCE (Prop_fdce_C_Q)         0.518     5.764 r  C_internal_reg[12]/Q
                         net (fo=8, routed)           0.665     6.429    DUT/Csgn_d1_reg_0[12]
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  DUT/CisNormal_d1_i_1/O
                         net (fo=26, routed)          0.714     7.267    DUT/BisNormal66_out
    SLICE_X11Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.391 r  DUT/i___0_carry_i_3/O
                         net (fo=5, routed)           0.455     7.846    DUT/i___0_carry_i_3_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.970 r  DUT/i__carry_i_2__0/O
                         net (fo=4, routed)           0.602     8.572    DUT/i__carry_i_2__0_n_0
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.124     8.696 r  DUT/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.696    DUT/i__carry_i_3__0_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.094 r  DUT/plusOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.094    DUT/plusOp_inferred__6/i__carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.333 f  DUT/plusOp_inferred__6/i__carry__0/O[2]
                         net (fo=38, routed)          0.795    10.128    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/ShiftValue_d1_reg[0][0]
    SLICE_X15Y62         LUT4 (Prop_lut4_I3_O)        0.302    10.430 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/ShiftValue_d1[1]_i_1_replica_1/O
                         net (fo=9, routed)           0.447    10.876    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/S_0[1]_repN_1
    SLICE_X15Y62         LUT6 (Prop_lut6_I4_O)        0.124    11.000 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/minusOp_carry__6_i_12/O
                         net (fo=6, routed)           0.865    11.866    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter_n_17
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.990 r  DUT/minusOp_carry__0_i_12/O
                         net (fo=5, routed)           1.170    13.160    DUT/level4__0[14]
    SLICE_X13Y66         LUT5 (Prop_lut5_I1_O)        0.124    13.284 r  DUT/minusOp_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.284    DUT/minusOp_carry__0_i_5_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.685 r  DUT/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.685    DUT/minusOp_carry__0_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.799 r  DUT/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.799    DUT/minusOp_carry__1_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.913 r  DUT/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.913    DUT/minusOp_carry__2_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.027 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.027    DUT/minusOp_carry__3_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.141 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.141    DUT/minusOp_carry__4_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.255 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.255    DUT/minusOp_carry__5_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.369 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.369    DUT/minusOp_carry__6_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.682 r  DUT/minusOp_carry__7/O[3]
                         net (fo=37, routed)          0.732    15.414    DUT/NormalizationShifter/level0_d1_reg[26]_1[3]
    SLICE_X15Y74         LUT6 (Prop_lut6_I1_O)        0.306    15.720 r  DUT/NormalizationShifter/level0_d1[35]_i_1/O
                         net (fo=1, routed)           0.000    15.720    DUT/NormalizationShifter/BigSumAbsLowerBits[35]
    SLICE_X15Y74         FDRE                                         r  DUT/NormalizationShifter/level0_d1_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.507     8.930    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X15Y74         FDRE                                         r  DUT/NormalizationShifter/level0_d1_reg[35]/C
                         clock pessimism              0.259     9.189    
                         clock uncertainty           -0.035     9.153    
    SLICE_X15Y74         FDRE (Setup_fdre_C_D)        0.031     9.184    DUT/NormalizationShifter/level0_d1_reg[35]
  -------------------------------------------------------------------
                         required time                          9.184    
                         arrival time                         -15.720    
  -------------------------------------------------------------------
                         slack                                 -6.535    

Slack (VIOLATED) :        -6.526ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/NormalizationShifter/level0_d1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.519ns  (logic 4.029ns (38.301%)  route 6.490ns (61.699%))
  Logic Levels:           19  (CARRY4=10 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 8.935 - 4.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.643     5.246    clk_IBUF_BUFG
    SLICE_X10Y62         FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDCE (Prop_fdce_C_Q)         0.518     5.764 r  C_internal_reg[12]/Q
                         net (fo=8, routed)           0.665     6.429    DUT/Csgn_d1_reg_0[12]
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  DUT/CisNormal_d1_i_1/O
                         net (fo=26, routed)          0.714     7.267    DUT/BisNormal66_out
    SLICE_X11Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.391 r  DUT/i___0_carry_i_3/O
                         net (fo=5, routed)           0.455     7.846    DUT/i___0_carry_i_3_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.970 r  DUT/i__carry_i_2__0/O
                         net (fo=4, routed)           0.602     8.572    DUT/i__carry_i_2__0_n_0
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.124     8.696 r  DUT/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.696    DUT/i__carry_i_3__0_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.094 r  DUT/plusOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.094    DUT/plusOp_inferred__6/i__carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.333 f  DUT/plusOp_inferred__6/i__carry__0/O[2]
                         net (fo=38, routed)          0.795    10.128    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/ShiftValue_d1_reg[0][0]
    SLICE_X15Y62         LUT4 (Prop_lut4_I3_O)        0.302    10.430 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/ShiftValue_d1[1]_i_1_replica_1/O
                         net (fo=9, routed)           0.447    10.876    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/S_0[1]_repN_1
    SLICE_X15Y62         LUT6 (Prop_lut6_I4_O)        0.124    11.000 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/minusOp_carry__6_i_12/O
                         net (fo=6, routed)           0.865    11.866    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter_n_17
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.990 r  DUT/minusOp_carry__0_i_12/O
                         net (fo=5, routed)           1.170    13.160    DUT/level4__0[14]
    SLICE_X13Y66         LUT5 (Prop_lut5_I1_O)        0.124    13.284 r  DUT/minusOp_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.284    DUT/minusOp_carry__0_i_5_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.685 r  DUT/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.685    DUT/minusOp_carry__0_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.799 r  DUT/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.799    DUT/minusOp_carry__1_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.913 r  DUT/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.913    DUT/minusOp_carry__2_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.027 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.027    DUT/minusOp_carry__3_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.141 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.141    DUT/minusOp_carry__4_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.255 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.255    DUT/minusOp_carry__5_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.369 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.369    DUT/minusOp_carry__6_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.682 r  DUT/minusOp_carry__7/O[3]
                         net (fo=37, routed)          0.777    15.459    DUT/NormalizationShifter/level0_d1_reg[26]_1[3]
    SLICE_X14Y71         LUT6 (Prop_lut6_I1_O)        0.306    15.765 r  DUT/NormalizationShifter/level0_d1[31]_i_1/O
                         net (fo=1, routed)           0.000    15.765    DUT/NormalizationShifter/BigSumAbsLowerBits[31]
    SLICE_X14Y71         FDRE                                         r  DUT/NormalizationShifter/level0_d1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.512     8.935    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X14Y71         FDRE                                         r  DUT/NormalizationShifter/level0_d1_reg[31]/C
                         clock pessimism              0.259     9.194    
                         clock uncertainty           -0.035     9.158    
    SLICE_X14Y71         FDRE (Setup_fdre_C_D)        0.081     9.239    DUT/NormalizationShifter/level0_d1_reg[31]
  -------------------------------------------------------------------
                         required time                          9.239    
                         arrival time                         -15.765    
  -------------------------------------------------------------------
                         slack                                 -6.526    

Slack (VIOLATED) :        -6.506ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.445ns  (logic 4.029ns (38.575%)  route 6.416ns (61.425%))
  Logic Levels:           19  (CARRY4=10 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 8.930 - 4.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.643     5.246    clk_IBUF_BUFG
    SLICE_X10Y62         FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDCE (Prop_fdce_C_Q)         0.518     5.764 r  C_internal_reg[12]/Q
                         net (fo=8, routed)           0.665     6.429    DUT/Csgn_d1_reg_0[12]
    SLICE_X10Y62         LUT5 (Prop_lut5_I0_O)        0.124     6.553 r  DUT/CisNormal_d1_i_1/O
                         net (fo=26, routed)          0.714     7.267    DUT/BisNormal66_out
    SLICE_X11Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.391 r  DUT/i___0_carry_i_3/O
                         net (fo=5, routed)           0.455     7.846    DUT/i___0_carry_i_3_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.970 r  DUT/i__carry_i_2__0/O
                         net (fo=4, routed)           0.602     8.572    DUT/i__carry_i_2__0_n_0
    SLICE_X11Y63         LUT4 (Prop_lut4_I0_O)        0.124     8.696 r  DUT/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.696    DUT/i__carry_i_3__0_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.094 r  DUT/plusOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.094    DUT/plusOp_inferred__6/i__carry_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.333 f  DUT/plusOp_inferred__6/i__carry__0/O[2]
                         net (fo=38, routed)          0.795    10.128    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/ShiftValue_d1_reg[0][0]
    SLICE_X15Y62         LUT4 (Prop_lut4_I3_O)        0.302    10.430 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/ShiftValue_d1[1]_i_1_replica_1/O
                         net (fo=9, routed)           0.447    10.876    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/S_0[1]_repN_1
    SLICE_X15Y62         LUT6 (Prop_lut6_I4_O)        0.124    11.000 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/minusOp_carry__6_i_12/O
                         net (fo=6, routed)           0.865    11.866    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter_n_17
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.124    11.990 r  DUT/minusOp_carry__0_i_12/O
                         net (fo=5, routed)           1.170    13.160    DUT/level4__0[14]
    SLICE_X13Y66         LUT5 (Prop_lut5_I1_O)        0.124    13.284 r  DUT/minusOp_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.284    DUT/minusOp_carry__0_i_5_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.685 r  DUT/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.685    DUT/minusOp_carry__0_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.799 r  DUT/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.799    DUT/minusOp_carry__1_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.913 r  DUT/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.913    DUT/minusOp_carry__2_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.027 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.027    DUT/minusOp_carry__3_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.141 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.141    DUT/minusOp_carry__4_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.255 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.255    DUT/minusOp_carry__5_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.369 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.369    DUT/minusOp_carry__6_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.682 r  DUT/minusOp_carry__7/O[3]
                         net (fo=37, routed)          0.702    15.384    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[5]_1[0]
    SLICE_X13Y75         LUT6 (Prop_lut6_I5_O)        0.306    15.690 r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1[6]_i_1_comp/O
                         net (fo=1, routed)           0.000    15.690    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/BigSumAbsLowerBits[1]
    SLICE_X13Y75         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.507     8.930    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X13Y75         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[6]/C
                         clock pessimism              0.259     9.189    
                         clock uncertainty           -0.035     9.153    
    SLICE_X13Y75         FDRE (Setup_fdre_C_D)        0.031     9.184    DUT/IEEEFPFMA_5_10_Freq250_uid2LeadingZeroCounter/level5_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.184    
                         arrival time                         -15.690    
  -------------------------------------------------------------------
                         slack                                 -6.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 DUT/expTentative_d1_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/expTentative_d2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.594     1.513    DUT/clk_IBUF_BUFG
    SLICE_X5Y70          FDSE                                         r  DUT/expTentative_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDSE (Prop_fdse_C_Q)         0.141     1.654 r  DUT/expTentative_d1_reg[5]/Q
                         net (fo=1, routed)           0.116     1.771    DUT/expTentative_d1[5]
    SLICE_X3Y70          FDRE                                         r  DUT/expTentative_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.866     2.031    DUT/clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  DUT/expTentative_d2_reg[5]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.070     1.621    DUT/expTentative_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 DUT/expTentative_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/expTentative_d2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.595     1.514    DUT/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  DUT/expTentative_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  DUT/expTentative_d1_reg[2]/Q
                         net (fo=1, routed)           0.116     1.771    DUT/expTentative_d1[2]
    SLICE_X4Y69          FDRE                                         r  DUT/expTentative_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.864     2.029    DUT/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  DUT/expTentative_d2_reg[2]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X4Y69          FDRE (Hold_fdre_C_D)         0.070     1.597    DUT/expTentative_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 DUT/expTentative_d1_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/expTentative_d2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.588%)  route 0.120ns (48.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.594     1.513    DUT/clk_IBUF_BUFG
    SLICE_X5Y70          FDSE                                         r  DUT/expTentative_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDSE (Prop_fdse_C_Q)         0.128     1.641 r  DUT/expTentative_d1_reg[6]/Q
                         net (fo=1, routed)           0.120     1.761    DUT/expTentative_d1[6]
    SLICE_X3Y70          FDRE                                         r  DUT/expTentative_d2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.866     2.031    DUT/clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  DUT/expTentative_d2_reg[6]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.019     1.570    DUT/expTentative_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X11Y69         FDCE                                         r  FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  FSM_onehot_state_reg[3]/Q
                         net (fo=2, routed)           0.114     1.742    FSM_onehot_state_reg_n_0_[3]
    SLICE_X11Y69         LUT6 (Prop_lut6_I0_O)        0.045     1.787 r  FSM_onehot_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.787    FSM_onehot_state[3]_i_2_n_0
    SLICE_X11Y69         FDCE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.836     2.001    clk_IBUF_BUFG
    SLICE_X11Y69         FDCE                                         r  FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X11Y69         FDCE (Hold_fdce_C_D)         0.091     1.577    FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 DUT/expTentative_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/expTentative_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.896%)  route 0.180ns (56.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.594     1.513    DUT/clk_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  DUT/expTentative_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DUT/expTentative_d1_reg[0]/Q
                         net (fo=1, routed)           0.180     1.835    DUT/expTentative_d1[0]
    SLICE_X3Y70          FDRE                                         r  DUT/expTentative_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.866     2.031    DUT/clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  DUT/expTentative_d2_reg[0]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.070     1.621    DUT/expTentative_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 DUT/RisSubNormal_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/RisSubNormal_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.896%)  route 0.180ns (56.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.595     1.514    DUT/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  DUT/RisSubNormal_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  DUT/RisSubNormal_d1_reg/Q
                         net (fo=1, routed)           0.180     1.836    DUT/RisSubNormal_d1
    SLICE_X3Y69          FDRE                                         r  DUT/RisSubNormal_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.867     2.032    DUT/clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  DUT/RisSubNormal_d2_reg/C
                         clock pessimism             -0.479     1.552    
    SLICE_X3Y69          FDRE (Hold_fdre_C_D)         0.070     1.622    DUT/RisSubNormal_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 DUT/expTentative_d1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/expTentative_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.525%)  route 0.199ns (58.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.595     1.514    DUT/clk_IBUF_BUFG
    SLICE_X5Y69          FDSE                                         r  DUT/expTentative_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDSE (Prop_fdse_C_Q)         0.141     1.655 r  DUT/expTentative_d1_reg[1]/Q
                         net (fo=1, routed)           0.199     1.854    DUT/expTentative_d1[1]
    SLICE_X2Y69          FDRE                                         r  DUT/expTentative_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.867     2.032    DUT/clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  DUT/expTentative_d2_reg[1]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.083     1.635    DUT/expTentative_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 DUT/expTentative_d1_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/expTentative_d2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.829%)  route 0.122ns (45.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.594     1.513    DUT/clk_IBUF_BUFG
    SLICE_X6Y70          FDSE                                         r  DUT/expTentative_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDSE (Prop_fdse_C_Q)         0.148     1.661 r  DUT/expTentative_d1_reg[4]/Q
                         net (fo=1, routed)           0.122     1.783    DUT/expTentative_d1[4]
    SLICE_X3Y70          FDRE                                         r  DUT/expTentative_d2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.866     2.031    DUT/clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  DUT/expTentative_d2_reg[4]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.013     1.564    DUT/expTentative_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 index_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            B_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.918%)  route 0.194ns (51.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.573     1.492    clk_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  index_reg[2]/Q
                         net (fo=37, routed)          0.194     1.828    index_reg_n_0_[2]
    SLICE_X8Y61          LUT6 (Prop_lut6_I4_O)        0.045     1.873 r  B[10]_i_1/O
                         net (fo=1, routed)           0.000     1.873    B[10]_i_1_n_0
    SLICE_X8Y61          FDCE                                         r  B_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.844     2.009    clk_IBUF_BUFG
    SLICE_X8Y61          FDCE                                         r  B_reg[10]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X8Y61          FDCE (Hold_fdce_C_D)         0.120     1.649    B_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 index_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.702%)  route 0.188ns (50.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.573     1.492    clk_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  index_reg[2]/Q
                         net (fo=37, routed)          0.188     1.822    index_reg_n_0_[2]
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.045     1.867 r  A[10]_i_1/O
                         net (fo=1, routed)           0.000     1.867    A[10]_i_1_n_0
    SLICE_X9Y61          FDCE                                         r  A_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.844     2.009    clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  A_reg[10]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X9Y61          FDCE (Hold_fdce_C_D)         0.092     1.621    A_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         4.000       1.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         4.000       3.000      SLICE_X10Y60    A_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         4.000       3.000      SLICE_X9Y61     A_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         4.000       3.000      SLICE_X9Y62     A_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         4.000       3.000      SLICE_X8Y63     A_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         4.000       3.000      SLICE_X8Y63     A_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         4.000       3.000      SLICE_X9Y64     A_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         4.000       3.000      SLICE_X15Y64    A_reg[14]_replica/C
Min Period        n/a     FDCE/C      n/a            1.000         4.000       3.000      SLICE_X9Y64     A_reg[14]_replica_1/C
Min Period        n/a     FDCE/C      n/a            1.000         4.000       3.000      SLICE_X10Y61    A_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         2.000       1.020      SLICE_X8Y65     DUT/RisNaN_d2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         2.000       1.020      SLICE_X8Y65     DUT/RisNaN_d2_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         2.000       1.020      SLICE_X8Y65     DUT/sticky1_d2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         2.000       1.020      SLICE_X8Y65     DUT/sticky1_d2_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         2.000       1.020      SLICE_X8Y65     DUT/tentativeRisInf_d2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         2.000       1.020      SLICE_X8Y65     DUT/tentativeRisInf_d2_reg_srl2/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         2.000       1.500      SLICE_X10Y60    A_reg[0]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         2.000       1.500      SLICE_X10Y60    A_reg[0]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         2.000       1.500      SLICE_X9Y61     A_reg[10]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         2.000       1.500      SLICE_X9Y61     A_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         2.000       1.020      SLICE_X8Y65     DUT/RisNaN_d2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         2.000       1.020      SLICE_X8Y65     DUT/RisNaN_d2_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         2.000       1.020      SLICE_X8Y65     DUT/sticky1_d2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         2.000       1.020      SLICE_X8Y65     DUT/sticky1_d2_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         2.000       1.020      SLICE_X8Y65     DUT/tentativeRisInf_d2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         2.000       1.020      SLICE_X8Y65     DUT/tentativeRisInf_d2_reg_srl2/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         2.000       1.500      SLICE_X10Y60    A_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         2.000       1.500      SLICE_X10Y60    A_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         2.000       1.500      SLICE_X9Y61     A_reg[10]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         2.000       1.500      SLICE_X9Y61     A_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_internal_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.136ns  (logic 4.009ns (56.176%)  route 3.127ns (43.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  C_internal_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  C_internal_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.127     8.902    C_internal_reg[2]_lopt_replica_1
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.455 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.455    R[2]
    J13                                                               r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.872ns  (logic 3.991ns (58.084%)  route 2.880ns (41.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.717     5.320    clk_IBUF_BUFG
    SLICE_X3Y66          FDCE                                         r  C_internal_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  C_internal_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.880     8.656    C_internal_reg[1]_lopt_replica_1
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.191 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.191    R[1]
    K15                                                               r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.619ns  (logic 3.976ns (60.079%)  route 2.642ns (39.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.714     5.317    clk_IBUF_BUFG
    SLICE_X3Y68          FDCE                                         r  C_internal_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.456     5.773 r  C_internal_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.642     8.415    C_internal_reg[0]_lopt_replica_1
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.935 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.935    R[0]
    H17                                                               r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.327ns  (logic 4.007ns (63.328%)  route 2.320ns (36.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.717     5.320    clk_IBUF_BUFG
    SLICE_X3Y66          FDCE                                         r  C_internal_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  C_internal_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.320     8.096    C_internal_reg[3]_lopt_replica_1
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.646 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.646    R[3]
    N14                                                               r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            R[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.309ns  (logic 4.008ns (63.525%)  route 2.301ns (36.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  C_internal_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  C_internal_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.301     8.076    C_internal_reg[4]_lopt_replica_1
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.628 r  R_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.628    R[4]
    R18                                                               r  R[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.317ns  (logic 3.977ns (62.960%)  route 2.340ns (37.040%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.634     5.237    clk_IBUF_BUFG
    SLICE_X11Y70         FDCE                                         r  fsm_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  fsm_done_reg/Q
                         net (fo=1, routed)           2.340     8.032    done_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521    11.553 r  done_OBUF_inst/O
                         net (fo=0)                   0.000    11.553    done
    M16                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            R[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.060ns  (logic 4.025ns (66.423%)  route 2.035ns (33.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.717     5.320    clk_IBUF_BUFG
    SLICE_X5Y65          FDCE                                         r  C_internal_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  C_internal_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           2.035     7.810    C_internal_reg[15]_lopt_replica_1
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.379 r  R_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.379    R[15]
    V11                                                               r  R[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            R[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.891ns  (logic 4.026ns (68.351%)  route 1.864ns (31.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X3Y62          FDCE                                         r  C_internal_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  C_internal_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           1.864     7.644    C_internal_reg[14]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.214 r  R_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.214    R[14]
    V12                                                               r  R[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            R[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.887ns  (logic 4.010ns (68.120%)  route 1.877ns (31.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X3Y62          FDCE                                         r  C_internal_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  C_internal_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           1.877     7.656    C_internal_reg[13]_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         3.554    11.211 r  R_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.211    R[13]
    V14                                                               r  R[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            R[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.865ns  (logic 4.008ns (68.343%)  route 1.857ns (31.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X3Y62          FDCE                                         r  C_internal_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  C_internal_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           1.857     7.636    C_internal_reg[10]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         3.552    11.189 r  R_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.189    R[10]
    U14                                                               r  R[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_internal_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.393ns (81.351%)  route 0.319ns (18.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  C_internal_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  C_internal_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.319     1.978    C_internal_reg[12]_lopt_replica_1
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.230 r  R_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.230    R[12]
    V15                                                               r  R[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            R[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.373ns (79.847%)  route 0.347ns (20.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  C_internal_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  C_internal_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.347     2.005    C_internal_reg[11]_lopt_replica_1
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.237 r  R_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.237    R[11]
    T16                                                               r  R[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            R[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 1.397ns (81.078%)  route 0.326ns (18.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y65          FDCE                                         r  C_internal_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  C_internal_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.326     1.986    C_internal_reg[7]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.242 r  R_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.242    R[7]
    U16                                                               r  R[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            R[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.389ns (79.848%)  route 0.351ns (20.152%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  C_internal_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  C_internal_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.351     2.009    C_internal_reg[8]_lopt_replica_1
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.257 r  R_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.257    R[8]
    V16                                                               r  R[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.396ns (79.809%)  route 0.353ns (20.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  C_internal_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  C_internal_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.353     2.011    C_internal_reg[9]_lopt_replica_1
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.266 r  R_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.266    R[9]
    T15                                                               r  R[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            R[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.393ns (77.987%)  route 0.393ns (22.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X4Y65          FDCE                                         r  C_internal_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  C_internal_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.393     2.053    C_internal_reg[5]_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.305 r  R_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.305    R[5]
    V17                                                               r  R[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            R[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.397ns (78.146%)  route 0.391ns (21.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X4Y65          FDCE                                         r  C_internal_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  C_internal_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.391     2.050    C_internal_reg[6]_lopt_replica_1
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.306 r  R_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.306    R[6]
    U17                                                               r  R[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            R[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.394ns (77.586%)  route 0.403ns (22.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X3Y62          FDCE                                         r  C_internal_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  C_internal_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.403     2.064    C_internal_reg[10]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.317 r  R_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.317    R[10]
    U14                                                               r  R[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            R[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.396ns (77.222%)  route 0.412ns (22.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X3Y62          FDCE                                         r  C_internal_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  C_internal_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.412     2.073    C_internal_reg[13]_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.328 r  R_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.328    R[13]
    V14                                                               r  R[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            R[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.412ns (77.952%)  route 0.399ns (22.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X3Y62          FDCE                                         r  C_internal_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  C_internal_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.399     2.061    C_internal_reg[14]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.331 r  R_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.331    R[14]
    V12                                                               r  R[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.266ns  (logic 1.480ns (23.613%)  route 4.786ns (76.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.786     6.266    rst_IBUF
    SLICE_X13Y69         FDCE                                         f  FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.513     4.936    clk_IBUF_BUFG
    SLICE_X13Y69         FDCE                                         r  FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.266ns  (logic 1.480ns (23.613%)  route 4.786ns (76.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.786     6.266    rst_IBUF
    SLICE_X13Y69         FDCE                                         f  FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.513     4.936    clk_IBUF_BUFG
    SLICE_X13Y69         FDCE                                         r  FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.166ns  (logic 1.480ns (23.994%)  route 4.687ns (76.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.687     6.166    rst_IBUF
    SLICE_X15Y65         FDCE                                         f  A_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.518     4.941    clk_IBUF_BUFG
    SLICE_X15Y65         FDCE                                         r  A_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.166ns  (logic 1.480ns (23.994%)  route 4.687ns (76.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.687     6.166    rst_IBUF
    SLICE_X15Y65         FDCE                                         f  B_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.518     4.941    clk_IBUF_BUFG
    SLICE_X15Y65         FDCE                                         r  B_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.946ns  (logic 1.480ns (24.884%)  route 4.466ns (75.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.466     5.946    rst_IBUF
    SLICE_X15Y68         FDCE                                         f  B_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.514     4.937    clk_IBUF_BUFG
    SLICE_X15Y68         FDCE                                         r  B_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            index_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.946ns  (logic 1.480ns (24.884%)  route 4.466ns (75.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.466     5.946    rst_IBUF
    SLICE_X15Y68         FDCE                                         f  index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.514     4.937    clk_IBUF_BUFG
    SLICE_X15Y68         FDCE                                         r  index_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            index_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.946ns  (logic 1.480ns (24.884%)  route 4.466ns (75.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.466     5.946    rst_IBUF
    SLICE_X15Y68         FDCE                                         f  index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.514     4.937    clk_IBUF_BUFG
    SLICE_X15Y68         FDCE                                         r  index_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.888ns  (logic 1.480ns (25.127%)  route 4.409ns (74.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.409     5.888    rst_IBUF
    SLICE_X9Y67          FDCE                                         f  A_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.516     4.939    clk_IBUF_BUFG
    SLICE_X9Y67          FDCE                                         r  A_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.888ns  (logic 1.480ns (25.127%)  route 4.409ns (74.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.409     5.888    rst_IBUF
    SLICE_X9Y67          FDCE                                         f  A_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.516     4.939    clk_IBUF_BUFG
    SLICE_X9Y67          FDCE                                         r  A_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.888ns  (logic 1.480ns (25.127%)  route 4.409ns (74.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.409     5.888    rst_IBUF
    SLICE_X9Y67          FDCE                                         f  B_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.516     4.939    clk_IBUF_BUFG
    SLICE_X9Y67          FDCE                                         r  B_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[0]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.247ns (23.587%)  route 0.802ns (76.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=78, routed)          0.802     1.049    rst_IBUF
    SLICE_X3Y68          FDCE                                         f  C_internal_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.868     2.033    clk_IBUF_BUFG
    SLICE_X3Y68          FDCE                                         r  C_internal_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[12]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.247ns (23.180%)  route 0.820ns (76.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=78, routed)          0.820     1.067    rst_IBUF
    SLICE_X1Y67          FDCE                                         f  C_internal_reg[12]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  C_internal_reg[12]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[2]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.247ns (23.180%)  route 0.820ns (76.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=78, routed)          0.820     1.067    rst_IBUF
    SLICE_X1Y67          FDCE                                         f  C_internal_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  C_internal_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[4]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.247ns (23.180%)  route 0.820ns (76.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=78, routed)          0.820     1.067    rst_IBUF
    SLICE_X1Y67          FDCE                                         f  C_internal_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  C_internal_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[9]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.247ns (23.180%)  route 0.820ns (76.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=78, routed)          0.820     1.067    rst_IBUF
    SLICE_X1Y67          FDCE                                         f  C_internal_reg[9]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  C_internal_reg[9]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[11]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.247ns (23.086%)  route 0.824ns (76.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=78, routed)          0.824     1.072    rst_IBUF
    SLICE_X0Y67          FDCE                                         f  C_internal_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  C_internal_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[12]_replica_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.247ns (22.236%)  route 0.865ns (77.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=78, routed)          0.865     1.113    rst_IBUF
    SLICE_X3Y67          FDCE                                         f  C_internal_reg[12]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  C_internal_reg[12]_replica_1/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[8]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.247ns (22.236%)  route 0.865ns (77.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=78, routed)          0.865     1.113    rst_IBUF
    SLICE_X3Y67          FDCE                                         f  C_internal_reg[8]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  C_internal_reg[8]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.247ns (22.048%)  route 0.875ns (77.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=78, routed)          0.875     1.122    rst_IBUF
    SLICE_X4Y67          FDCE                                         f  C_internal_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X4Y67          FDCE                                         r  C_internal_reg[4]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            prev_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.245ns (21.733%)  route 0.884ns (78.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.884     1.129    start_IBUF
    SLICE_X6Y68          FDRE                                         r  prev_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  prev_start_reg/C





