Analysis & Synthesis Status : Successful - Wed Mar 16 09:10:34 2022
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Web Edition
Revision Name : sipo_asyncreset
Top-level Entity Name : sipo_asyncreset
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 0
    Dedicated logic registers : 4
Total registers : 4
Total pins : 7
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
