---
name: Raj Parihar
affiliation: Tensilica/Cadence
avatar: rajp.jpg
profile_url: https://www.linkedin.com/in/raj-parihar/
---
Dr. Raj Parihar is currently a Principal Design Engineer at Cadence Tensilica. His research interests are computer architecture, neural network accelerator architectures and memory subsystem design. He is involved in architectural exploration, performance modeling and analysis of neural network chip DNA 100 from [Tensilica/Cadence](https://ip.cadence.com/ai). Dr. Parihar also contributed to the microarchitectural enhancements (next generation branch predictors and cache prefetchers) of P-series Warrior cores at MIPS/ImgTech. His work on Cache rationing  won the best paper award at ISMM'16. Dr. Parihar received his Doctorate and Masters from University of Rochester, NY and his Bachelors from Birla Institute of Technology & Science, Pilani, India.
