Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Jul 30 00:53:01 2018
| Host         : tingyuan-OptiPlex-9010 running 64-bit Ubuntu 18.04 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.592        0.000                      0                 4003        0.109        0.000                      0                 4003        3.000        0.000                       0                  1672  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
clk_in1_0                      {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_0                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0        0.592        0.000                      0                 4003        0.109        0.000                      0                 4003        3.750        0.000                       0                  1668  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 design_1_i/HTA256_theta_0/inst/tmp_V_1_reg_3576_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 1.572ns (17.894%)  route 7.213ns (82.106%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns = ( 7.991 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.742    -1.352    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X28Y40         FDRE                                         r  design_1_i/HTA256_theta_0/inst/tmp_V_1_reg_3576_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.896 f  design_1_i/HTA256_theta_0/inst/tmp_V_1_reg_3576_reg[63]/Q
                         net (fo=16, routed)          0.998     0.102    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/tmp_V_1_reg_3576_reg[63][63]
    SLICE_X28Y34         LUT4 (Prop_lut4_I1_O)        0.124     0.226 f  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_18/O
                         net (fo=1, routed)           0.667     0.893    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_18_n_0
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.017 f  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_14/O
                         net (fo=1, routed)           0.444     1.461    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_14_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I5_O)        0.124     1.585 f  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_6/O
                         net (fo=1, routed)           0.595     2.180    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_6_n_0
    SLICE_X25Y30         LUT4 (Prop_lut4_I3_O)        0.124     2.304 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_2/O
                         net (fo=9, routed)           0.923     3.227    design_1_i/HTA256_theta_0/inst/tmp_24_fu_2230_p2
    SLICE_X22Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.351 r  design_1_i/HTA256_theta_0/inst/alloc_addr[13]_INST_0_i_1/O
                         net (fo=15, routed)          0.343     3.695    design_1_i/HTA256_theta_0/inst/alloc_addr[13]_INST_0_i_1_n_0
    SLICE_X22Y25         LUT4 (Prop_lut4_I3_O)        0.124     3.819 r  design_1_i/HTA256_theta_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.310     4.129    design_1_i/acc256_256_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_vld
    SLICE_X23Y25         LUT4 (Prop_lut4_I1_O)        0.124     4.253 r  design_1_i/acc256_256_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=66, routed)          0.475     4.727    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr_ap_ack
    SLICE_X23Y26         LUT3 (Prop_lut3_I1_O)        0.124     4.851 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_0_i_293/O
                         net (fo=26, routed)          1.222     6.074    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ap_NS_fsm138_out
    SLICE_X6Y29          LUT6 (Prop_lut6_I1_O)        0.124     6.198 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_0_i_81/O
                         net (fo=8, routed)           1.235     7.433    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/buddy_tree_V_1_we0
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.611     7.991    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ap_clk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.640     8.631    
                         clock uncertainty           -0.074     8.557    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.025    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 design_1_i/HTA256_theta_0/inst/tmp_V_1_reg_3576_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 1.572ns (17.894%)  route 7.213ns (82.106%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns = ( 7.991 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.742    -1.352    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X28Y40         FDRE                                         r  design_1_i/HTA256_theta_0/inst/tmp_V_1_reg_3576_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.896 f  design_1_i/HTA256_theta_0/inst/tmp_V_1_reg_3576_reg[63]/Q
                         net (fo=16, routed)          0.998     0.102    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/tmp_V_1_reg_3576_reg[63][63]
    SLICE_X28Y34         LUT4 (Prop_lut4_I1_O)        0.124     0.226 f  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_18/O
                         net (fo=1, routed)           0.667     0.893    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_18_n_0
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.017 f  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_14/O
                         net (fo=1, routed)           0.444     1.461    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_14_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I5_O)        0.124     1.585 f  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_6/O
                         net (fo=1, routed)           0.595     2.180    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_6_n_0
    SLICE_X25Y30         LUT4 (Prop_lut4_I3_O)        0.124     2.304 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_2/O
                         net (fo=9, routed)           0.923     3.227    design_1_i/HTA256_theta_0/inst/tmp_24_fu_2230_p2
    SLICE_X22Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.351 r  design_1_i/HTA256_theta_0/inst/alloc_addr[13]_INST_0_i_1/O
                         net (fo=15, routed)          0.343     3.695    design_1_i/HTA256_theta_0/inst/alloc_addr[13]_INST_0_i_1_n_0
    SLICE_X22Y25         LUT4 (Prop_lut4_I3_O)        0.124     3.819 r  design_1_i/HTA256_theta_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.310     4.129    design_1_i/acc256_256_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_vld
    SLICE_X23Y25         LUT4 (Prop_lut4_I1_O)        0.124     4.253 r  design_1_i/acc256_256_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=66, routed)          0.475     4.727    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr_ap_ack
    SLICE_X23Y26         LUT3 (Prop_lut3_I1_O)        0.124     4.851 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_0_i_293/O
                         net (fo=26, routed)          1.222     6.074    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ap_NS_fsm138_out
    SLICE_X6Y29          LUT6 (Prop_lut6_I1_O)        0.124     6.198 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_0_i_81/O
                         net (fo=8, routed)           1.235     7.433    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/buddy_tree_V_1_we0
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.611     7.991    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ap_clk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.640     8.631    
                         clock uncertainty           -0.074     8.557    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532     8.025    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 design_1_i/HTA256_theta_0/inst/tmp_V_1_reg_3576_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 1.572ns (17.894%)  route 7.213ns (82.106%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns = ( 7.991 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.742    -1.352    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X28Y40         FDRE                                         r  design_1_i/HTA256_theta_0/inst/tmp_V_1_reg_3576_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.896 f  design_1_i/HTA256_theta_0/inst/tmp_V_1_reg_3576_reg[63]/Q
                         net (fo=16, routed)          0.998     0.102    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/tmp_V_1_reg_3576_reg[63][63]
    SLICE_X28Y34         LUT4 (Prop_lut4_I1_O)        0.124     0.226 f  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_18/O
                         net (fo=1, routed)           0.667     0.893    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_18_n_0
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.017 f  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_14/O
                         net (fo=1, routed)           0.444     1.461    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_14_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I5_O)        0.124     1.585 f  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_6/O
                         net (fo=1, routed)           0.595     2.180    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_6_n_0
    SLICE_X25Y30         LUT4 (Prop_lut4_I3_O)        0.124     2.304 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_2/O
                         net (fo=9, routed)           0.923     3.227    design_1_i/HTA256_theta_0/inst/tmp_24_fu_2230_p2
    SLICE_X22Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.351 r  design_1_i/HTA256_theta_0/inst/alloc_addr[13]_INST_0_i_1/O
                         net (fo=15, routed)          0.343     3.695    design_1_i/HTA256_theta_0/inst/alloc_addr[13]_INST_0_i_1_n_0
    SLICE_X22Y25         LUT4 (Prop_lut4_I3_O)        0.124     3.819 r  design_1_i/HTA256_theta_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.310     4.129    design_1_i/acc256_256_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_vld
    SLICE_X23Y25         LUT4 (Prop_lut4_I1_O)        0.124     4.253 r  design_1_i/acc256_256_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=66, routed)          0.475     4.727    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr_ap_ack
    SLICE_X23Y26         LUT3 (Prop_lut3_I1_O)        0.124     4.851 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_0_i_293/O
                         net (fo=26, routed)          1.222     6.074    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ap_NS_fsm138_out
    SLICE_X6Y29          LUT6 (Prop_lut6_I1_O)        0.124     6.198 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_0_i_81/O
                         net (fo=8, routed)           1.235     7.433    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/buddy_tree_V_1_we0
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.611     7.991    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ap_clk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.640     8.631    
                         clock uncertainty           -0.074     8.557    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532     8.025    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 design_1_i/HTA256_theta_0/inst/tmp_V_1_reg_3576_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.720ns  (logic 1.572ns (18.028%)  route 7.148ns (81.972%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns = ( 7.991 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.742    -1.352    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X28Y40         FDRE                                         r  design_1_i/HTA256_theta_0/inst/tmp_V_1_reg_3576_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.896 f  design_1_i/HTA256_theta_0/inst/tmp_V_1_reg_3576_reg[63]/Q
                         net (fo=16, routed)          0.998     0.102    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/tmp_V_1_reg_3576_reg[63][63]
    SLICE_X28Y34         LUT4 (Prop_lut4_I1_O)        0.124     0.226 f  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_18/O
                         net (fo=1, routed)           0.667     0.893    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_18_n_0
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.017 f  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_14/O
                         net (fo=1, routed)           0.444     1.461    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_14_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I5_O)        0.124     1.585 f  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_6/O
                         net (fo=1, routed)           0.595     2.180    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_6_n_0
    SLICE_X25Y30         LUT4 (Prop_lut4_I3_O)        0.124     2.304 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_2/O
                         net (fo=9, routed)           0.923     3.227    design_1_i/HTA256_theta_0/inst/tmp_24_fu_2230_p2
    SLICE_X22Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.351 r  design_1_i/HTA256_theta_0/inst/alloc_addr[13]_INST_0_i_1/O
                         net (fo=15, routed)          0.343     3.695    design_1_i/HTA256_theta_0/inst/alloc_addr[13]_INST_0_i_1_n_0
    SLICE_X22Y25         LUT4 (Prop_lut4_I3_O)        0.124     3.819 r  design_1_i/HTA256_theta_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.310     4.129    design_1_i/acc256_256_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_vld
    SLICE_X23Y25         LUT4 (Prop_lut4_I1_O)        0.124     4.253 r  design_1_i/acc256_256_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=66, routed)          0.475     4.727    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr_ap_ack
    SLICE_X23Y26         LUT3 (Prop_lut3_I1_O)        0.124     4.851 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_0_i_293/O
                         net (fo=26, routed)          1.222     6.074    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ap_NS_fsm138_out
    SLICE_X6Y29          LUT6 (Prop_lut6_I1_O)        0.124     6.198 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_0_i_81/O
                         net (fo=8, routed)           1.170     7.368    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/buddy_tree_V_1_we0
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.611     7.991    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ap_clk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.640     8.631    
                         clock uncertainty           -0.074     8.557    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[3])
                                                     -0.532     8.025    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 design_1_i/HTA256_theta_0/inst/addr_tree_map_V_U/HTA256_theta_addribs_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_0/DIPADIP[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 1.626ns (19.229%)  route 6.830ns (80.771%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 7.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.310ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.784    -1.310    design_1_i/HTA256_theta_0/inst/addr_tree_map_V_U/HTA256_theta_addribs_ram_U/ap_clk
    RAMB18_X0Y7          RAMB18E1                                     r  design_1_i/HTA256_theta_0/inst/addr_tree_map_V_U/HTA256_theta_addribs_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882    -0.428 r  design_1_i/HTA256_theta_0/inst/addr_tree_map_V_U/HTA256_theta_addribs_ram_U/ram_reg/DOADO[4]
                         net (fo=30, routed)          2.045     1.617    design_1_i/HTA256_theta_0/inst/addr_tree_map_V_U/HTA256_theta_addribs_ram_U/DOADO[4]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     1.741 f  design_1_i/HTA256_theta_0/inst/addr_tree_map_V_U/HTA256_theta_addribs_ram_U/tmp_8_reg_3265[30]_i_3/O
                         net (fo=15, routed)          0.792     2.533    design_1_i/HTA256_theta_0/inst/addr_tree_map_V_U/HTA256_theta_addribs_ram_U/tmp_8_reg_3265[30]_i_3_n_0
    SLICE_X10Y43         LUT4 (Prop_lut4_I3_O)        0.124     2.657 r  design_1_i/HTA256_theta_0/inst/addr_tree_map_V_U/HTA256_theta_addribs_ram_U/tmp_V_reg_3257[63]_i_1/O
                         net (fo=67, routed)          0.773     3.430    design_1_i/HTA256_theta_0/inst/addr_tree_map_V_U/HTA256_theta_addribs_ram_U/tmp_V_reg_3257_reg[63]
    SLICE_X12Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.554 r  design_1_i/HTA256_theta_0/inst/addr_tree_map_V_U/HTA256_theta_addribs_ram_U/ram_reg_0_i_326/O
                         net (fo=1, routed)           0.434     3.988    design_1_i/HTA256_theta_0/inst/addr_tree_map_V_U/HTA256_theta_addribs_ram_U/ram_reg_0_i_326_n_0
    SLICE_X15Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.112 f  design_1_i/HTA256_theta_0/inst/addr_tree_map_V_U/HTA256_theta_addribs_ram_U/ram_reg_0_i_189/O
                         net (fo=2, routed)           1.158     5.270    design_1_i/HTA256_theta_0/inst/addr_tree_map_V_U/HTA256_theta_addribs_ram_U/ram_reg_0_5
    SLICE_X26Y29         LUT4 (Prop_lut4_I0_O)        0.124     5.394 r  design_1_i/HTA256_theta_0/inst/addr_tree_map_V_U/HTA256_theta_addribs_ram_U/ram_reg_0_i_274/O
                         net (fo=1, routed)           0.493     5.887    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/storemerge_reg_1094_reg[34]_0
    SLICE_X26Y29         LUT6 (Prop_lut6_I2_O)        0.124     6.011 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_0_i_74__0/O
                         net (fo=1, routed)           1.135     7.146    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_0_i_74__0_n_0
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_0/DIPADIP[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.613     7.993    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.640     8.633    
                         clock uncertainty           -0.074     8.559    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[2])
                                                     -0.737     7.822    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          7.822    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 design_1_i/HTA256_theta_0/inst/p_Result_5_reg_3144_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/ram_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 2.651ns (30.607%)  route 6.010ns (69.393%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 7.986 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.357ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.737    -1.357    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X14Y27         FDRE                                         r  design_1_i/HTA256_theta_0/inst/p_Result_5_reg_3144_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.839 r  design_1_i/HTA256_theta_0/inst/p_Result_5_reg_3144_reg[0]/Q
                         net (fo=6, routed)           0.487    -0.352    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/p_Result_5_reg_3144_reg[15][0]
    SLICE_X15Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.304 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/p_4_cast_reg_3160_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.304    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/p_4_cast_reg_3160_reg[3]_i_2_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.418 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/p_4_cast_reg_3160_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.418    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/p_4_cast_reg_3160_reg[7]_i_2_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.731 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/p_4_cast_reg_3160_reg[11]_i_2/O[3]
                         net (fo=8, routed)           0.655     1.386    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/p_4_cast_reg_3160_reg[15]_0[10]
    SLICE_X12Y29         LUT4 (Prop_lut4_I2_O)        0.306     1.692 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/newIndex4_reg_3170[2]_i_26/O
                         net (fo=3, routed)           1.127     2.819    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/newIndex4_reg_3170_reg[1]_7
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.124     2.943 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/newIndex4_reg_3170[0]_i_9/O
                         net (fo=3, routed)           0.452     3.395    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/newIndex4_reg_3170_reg[0]_5
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.124     3.519 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/newIndex4_reg_3170[0]_i_8/O
                         net (fo=1, routed)           0.556     4.075    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/newIndex4_reg_3170[0]_i_8_n_0
    SLICE_X13Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.199 f  design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/newIndex4_reg_3170[0]_i_5/O
                         net (fo=3, routed)           0.829     5.028    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/newIndex4_reg_3170_reg[0]
    SLICE_X13Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.152 f  design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/p_s_reg_822[3]_i_3/O
                         net (fo=4, routed)           0.511     5.663    design_1_i/HTA256_theta_0/inst/addr_layer_map_V_U/HTA256_theta_addrhbi_ram_U/p_s_reg_822[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.124     5.787 r  design_1_i/HTA256_theta_0/inst/addr_layer_map_V_U/HTA256_theta_addrhbi_ram_U/ram_reg_0_i_87/O
                         net (fo=1, routed)           0.452     6.239    design_1_i/HTA256_theta_0/inst/addr_layer_map_V_U/HTA256_theta_addrhbi_ram_U/ram_reg_0_i_87_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.363 r  design_1_i/HTA256_theta_0/inst/addr_layer_map_V_U/HTA256_theta_addrhbi_ram_U/ram_reg_0_i_4/O
                         net (fo=2, routed)           0.941     7.304    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/addr0[0]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/ram_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.606     7.986    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/ap_clk
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.640     8.626    
                         clock uncertainty           -0.074     8.552    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     7.986    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          7.986    
                         arrival time                          -7.304    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 design_1_i/HTA256_theta_0/inst/tmp_V_1_reg_3576_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA256_theta_0/inst/reg_1071_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 2.796ns (31.380%)  route 6.114ns (68.620%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 7.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.742    -1.352    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X30Y39         FDRE                                         r  design_1_i/HTA256_theta_0/inst/tmp_V_1_reg_3576_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.834 r  design_1_i/HTA256_theta_0/inst/tmp_V_1_reg_3576_reg[53]/Q
                         net (fo=12, routed)          1.025     0.191    design_1_i/HTA256_theta_0/inst/tmp_V_1_reg_3576[53]
    SLICE_X27Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.315 f  design_1_i/HTA256_theta_0/inst/reg_1071[7]_i_81/O
                         net (fo=1, routed)           0.648     0.963    design_1_i/HTA256_theta_0/inst/reg_1071[7]_i_81_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.087 f  design_1_i/HTA256_theta_0/inst/reg_1071[7]_i_72/O
                         net (fo=1, routed)           0.580     1.667    design_1_i/HTA256_theta_0/inst/reg_1071[7]_i_72_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.124     1.791 f  design_1_i/HTA256_theta_0/inst/reg_1071[7]_i_51/O
                         net (fo=1, routed)           0.845     2.636    design_1_i/HTA256_theta_0/inst/reg_1071[7]_i_51_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.760 r  design_1_i/HTA256_theta_0/inst/reg_1071[7]_i_27/O
                         net (fo=4, routed)           0.450     3.210    design_1_i/HTA256_theta_0/inst/reg_1071[7]_i_27_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.334 r  design_1_i/HTA256_theta_0/inst/reg_1071[3]_i_20/O
                         net (fo=3, routed)           0.661     3.995    design_1_i/HTA256_theta_0/inst/reg_1071[3]_i_20_n_0
    SLICE_X28Y36         LUT3 (Prop_lut3_I1_O)        0.150     4.145 r  design_1_i/HTA256_theta_0/inst/reg_1071[3]_i_14/O
                         net (fo=2, routed)           0.624     4.768    design_1_i/HTA256_theta_0/inst/reg_1071[3]_i_14_n_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I1_O)        0.326     5.094 r  design_1_i/HTA256_theta_0/inst/reg_1071[3]_i_9/O
                         net (fo=1, routed)           0.000     5.094    design_1_i/HTA256_theta_0/inst/reg_1071[3]_i_9_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.644 r  design_1_i/HTA256_theta_0/inst/reg_1071_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.644    design_1_i/HTA256_theta_0/inst/reg_1071_reg[3]_i_2_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.978 r  design_1_i/HTA256_theta_0/inst/reg_1071_reg[7]_i_5/O[1]
                         net (fo=1, routed)           0.788     6.767    design_1_i/HTA256_theta_0/inst/addr_tree_map_V_U/HTA256_theta_addribs_ram_U/ap_return[5]
    SLICE_X23Y38         LUT3 (Prop_lut3_I2_O)        0.298     7.065 r  design_1_i/HTA256_theta_0/inst/addr_tree_map_V_U/HTA256_theta_addribs_ram_U/reg_1071[5]_i_1/O
                         net (fo=1, routed)           0.493     7.558    design_1_i/HTA256_theta_0/inst/addr_tree_map_V_U_n_31
    SLICE_X21Y38         FDRE                                         r  design_1_i/HTA256_theta_0/inst/reg_1071_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.573     7.954    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X21Y38         FDRE                                         r  design_1_i/HTA256_theta_0/inst/reg_1071_reg[5]/C
                         clock pessimism              0.640     8.594    
                         clock uncertainty           -0.074     8.519    
    SLICE_X21Y38         FDRE (Setup_fdre_C_D)       -0.275     8.244    design_1_i/HTA256_theta_0/inst/reg_1071_reg[5]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 design_1_i/HTA256_theta_0/inst/p_Result_5_reg_3144_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.630ns  (logic 2.811ns (32.571%)  route 5.819ns (67.429%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 7.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.357ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.737    -1.357    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X14Y27         FDRE                                         r  design_1_i/HTA256_theta_0/inst/p_Result_5_reg_3144_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.839 r  design_1_i/HTA256_theta_0/inst/p_Result_5_reg_3144_reg[0]/Q
                         net (fo=6, routed)           0.487    -0.352    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/p_Result_5_reg_3144_reg[15][0]
    SLICE_X15Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.304 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/p_4_cast_reg_3160_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.304    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/p_4_cast_reg_3160_reg[3]_i_2_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.638 f  design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/p_4_cast_reg_3160_reg[7]_i_2/O[1]
                         net (fo=4, routed)           0.643     1.280    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/p_Result_5_reg_3144_reg[15][3]
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.328     1.608 f  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/p_4_cast_reg_3160[5]_i_1/O
                         net (fo=2, routed)           0.868     2.476    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/p_4_cast_reg_3160_reg[14][1]
    SLICE_X14Y29         LUT6 (Prop_lut6_I3_O)        0.355     2.831 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/newIndex4_reg_3170[2]_i_9/O
                         net (fo=3, routed)           0.306     3.137    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/newIndex4_reg_3170_reg[2]_4
    SLICE_X13Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.261 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ap_CS_fsm[26]_i_5/O
                         net (fo=3, routed)           0.877     4.138    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/p_Result_5_reg_3144_reg[11]_0
    SLICE_X17Y29         LUT4 (Prop_lut4_I1_O)        0.124     4.262 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/newIndex4_reg_3170[0]_i_2/O
                         net (fo=3, routed)           0.821     5.083    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/p_Result_5_reg_3144_reg[2]
    SLICE_X16Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.207 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/newIndex4_reg_3170[0]_i_1/O
                         net (fo=2, routed)           0.511     5.717    design_1_i/HTA256_theta_0/inst/addr_layer_map_V_U/HTA256_theta_addrhbi_ram_U/newIndex3_fu_1362_p4[0]
    SLICE_X16Y29         LUT6 (Prop_lut6_I3_O)        0.124     5.841 r  design_1_i/HTA256_theta_0/inst/addr_layer_map_V_U/HTA256_theta_addrhbi_ram_U/ram_reg_0_i_100/O
                         net (fo=1, routed)           0.307     6.149    design_1_i/HTA256_theta_0/inst/addr_layer_map_V_U/HTA256_theta_addrhbi_ram_U/ram_reg_0_i_100_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.273 r  design_1_i/HTA256_theta_0/inst/addr_layer_map_V_U/HTA256_theta_addrhbi_ram_U/ram_reg_0_i_5/O
                         net (fo=2, routed)           1.000     7.273    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/addr0[0]
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.613     7.993    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.640     8.633    
                         clock uncertainty           -0.074     8.559    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     7.993    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 design_1_i/HTA256_theta_0/inst/p_Result_5_reg_3144_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 2.811ns (32.712%)  route 5.782ns (67.288%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns = ( 7.991 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.357ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.737    -1.357    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X14Y27         FDRE                                         r  design_1_i/HTA256_theta_0/inst/p_Result_5_reg_3144_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.839 r  design_1_i/HTA256_theta_0/inst/p_Result_5_reg_3144_reg[0]/Q
                         net (fo=6, routed)           0.487    -0.352    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/p_Result_5_reg_3144_reg[15][0]
    SLICE_X15Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.304 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/p_4_cast_reg_3160_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.304    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/p_4_cast_reg_3160_reg[3]_i_2_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.638 f  design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/p_4_cast_reg_3160_reg[7]_i_2/O[1]
                         net (fo=4, routed)           0.643     1.280    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/p_Result_5_reg_3144_reg[15][3]
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.328     1.608 f  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/p_4_cast_reg_3160[5]_i_1/O
                         net (fo=2, routed)           0.868     2.476    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/p_4_cast_reg_3160_reg[14][1]
    SLICE_X14Y29         LUT6 (Prop_lut6_I3_O)        0.355     2.831 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/newIndex4_reg_3170[2]_i_9/O
                         net (fo=3, routed)           0.306     3.137    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/newIndex4_reg_3170_reg[2]_4
    SLICE_X13Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.261 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ap_CS_fsm[26]_i_5/O
                         net (fo=3, routed)           0.877     4.138    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/p_Result_5_reg_3144_reg[11]_0
    SLICE_X17Y29         LUT4 (Prop_lut4_I1_O)        0.124     4.262 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/newIndex4_reg_3170[0]_i_2/O
                         net (fo=3, routed)           0.821     5.083    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/p_Result_5_reg_3144_reg[2]
    SLICE_X16Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.207 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/newIndex4_reg_3170[0]_i_1/O
                         net (fo=2, routed)           0.511     5.717    design_1_i/HTA256_theta_0/inst/addr_layer_map_V_U/HTA256_theta_addrhbi_ram_U/newIndex3_fu_1362_p4[0]
    SLICE_X16Y29         LUT6 (Prop_lut6_I3_O)        0.124     5.841 r  design_1_i/HTA256_theta_0/inst/addr_layer_map_V_U/HTA256_theta_addrhbi_ram_U/ram_reg_0_i_100/O
                         net (fo=1, routed)           0.307     6.149    design_1_i/HTA256_theta_0/inst/addr_layer_map_V_U/HTA256_theta_addrhbi_ram_U/ram_reg_0_i_100_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.273 r  design_1_i/HTA256_theta_0/inst/addr_layer_map_V_U/HTA256_theta_addrhbi_ram_U/ram_reg_0_i_5/O
                         net (fo=2, routed)           0.963     7.236    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/addr0[0]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.611     7.991    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ap_clk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.640     8.631    
                         clock uncertainty           -0.074     8.557    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     7.991    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -7.236    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 design_1_i/HTA256_theta_0/inst/tmp_V_1_reg_3576_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/ram_reg_0/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.547ns  (logic 1.696ns (19.843%)  route 6.851ns (80.157%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 7.988 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.742    -1.352    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X28Y40         FDRE                                         r  design_1_i/HTA256_theta_0/inst/tmp_V_1_reg_3576_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.896 f  design_1_i/HTA256_theta_0/inst/tmp_V_1_reg_3576_reg[63]/Q
                         net (fo=16, routed)          0.998     0.102    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/tmp_V_1_reg_3576_reg[63][63]
    SLICE_X28Y34         LUT4 (Prop_lut4_I1_O)        0.124     0.226 f  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_18/O
                         net (fo=1, routed)           0.667     0.893    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_18_n_0
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.017 f  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_14/O
                         net (fo=1, routed)           0.444     1.461    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_14_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I5_O)        0.124     1.585 f  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_6/O
                         net (fo=1, routed)           0.595     2.180    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_6_n_0
    SLICE_X25Y30         LUT4 (Prop_lut4_I3_O)        0.124     2.304 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_2/O
                         net (fo=9, routed)           0.923     3.227    design_1_i/HTA256_theta_0/inst/tmp_24_fu_2230_p2
    SLICE_X22Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.351 r  design_1_i/HTA256_theta_0/inst/alloc_addr[13]_INST_0_i_1/O
                         net (fo=15, routed)          0.343     3.695    design_1_i/HTA256_theta_0/inst/alloc_addr[13]_INST_0_i_1_n_0
    SLICE_X22Y25         LUT4 (Prop_lut4_I3_O)        0.124     3.819 r  design_1_i/HTA256_theta_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.310     4.129    design_1_i/acc256_256_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_vld
    SLICE_X23Y25         LUT4 (Prop_lut4_I1_O)        0.124     4.253 r  design_1_i/acc256_256_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=66, routed)          0.475     4.727    design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/alloc_addr_ap_ack
    SLICE_X23Y26         LUT3 (Prop_lut3_I1_O)        0.124     4.851 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_0_i_293/O
                         net (fo=26, routed)          0.702     5.554    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/ap_NS_fsm138_out
    SLICE_X19Y28         LUT6 (Prop_lut6_I4_O)        0.124     5.678 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/ram_reg_0_i_198/O
                         net (fo=1, routed)           0.492     6.170    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/ram_reg_0_i_198_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.294 r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/ram_reg_0_i_79/O
                         net (fo=8, routed)           0.901     7.195    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/buddy_tree_V_0_we0
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/ram_reg_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.608     7.988    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/ap_clk
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.640     8.628    
                         clock uncertainty           -0.074     8.554    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532     8.022    design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                  0.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/HTA256_theta_0/inst/p_03281_4_reg_1030_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA256_theta_0/inst/TMP_0_V_4_reg_3484_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.614    -0.587    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X5Y20          FDRE                                         r  design_1_i/HTA256_theta_0/inst/p_03281_4_reg_1030_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  design_1_i/HTA256_theta_0/inst/p_03281_4_reg_1030_reg[19]/Q
                         net (fo=1, routed)           0.056    -0.390    design_1_i/HTA256_theta_0/inst/p_03281_4_reg_1030_reg_n_0_[19]
    SLICE_X4Y20          LUT6 (Prop_lut6_I3_O)        0.045    -0.345 r  design_1_i/HTA256_theta_0/inst/TMP_0_V_4_reg_3484[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design_1_i/HTA256_theta_0/inst/TMP_0_V_4_fu_1967_p2[19]
    SLICE_X4Y20          FDRE                                         r  design_1_i/HTA256_theta_0/inst/TMP_0_V_4_reg_3484_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.881    -0.825    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X4Y20          FDRE                                         r  design_1_i/HTA256_theta_0/inst/TMP_0_V_4_reg_3484_reg[19]/C
                         clock pessimism              0.251    -0.574    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.120    -0.454    design_1_i/HTA256_theta_0/inst/TMP_0_V_4_reg_3484_reg[19]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.589    -0.612    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X19Y36         FDRE                                         r  design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133_reg[63]/Q
                         net (fo=2, routed)           0.065    -0.406    design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133[63]
    SLICE_X18Y36         LUT5 (Prop_lut5_I2_O)        0.045    -0.361 r  design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286[63]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286[63]_i_1_n_0
    SLICE_X18Y36         FDRE                                         r  design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.858    -0.848    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X18Y36         FDRE                                         r  design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[63]/C
                         clock pessimism              0.249    -0.599    
    SLICE_X18Y36         FDRE (Hold_fdre_C_D)         0.121    -0.478    design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[63]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/HTA256_theta_0/inst/now1_V_1_reg_3295_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA256_theta_0/inst/p_03333_1_in_reg_929_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.618    -0.583    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X3Y33          FDRE                                         r  design_1_i/HTA256_theta_0/inst/now1_V_1_reg_3295_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/HTA256_theta_0/inst/now1_V_1_reg_3295_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.355    design_1_i/HTA256_theta_0/inst/now1_V_1_reg_3295[1]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.048    -0.307 r  design_1_i/HTA256_theta_0/inst/p_03333_1_in_reg_929[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    design_1_i/HTA256_theta_0/inst/p_03333_1_in_reg_929[1]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  design_1_i/HTA256_theta_0/inst/p_03333_1_in_reg_929_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.886    -0.820    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X2Y33          FDRE                                         r  design_1_i/HTA256_theta_0/inst/p_03333_1_in_reg_929_reg[1]/C
                         clock pessimism              0.250    -0.570    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131    -0.439    design_1_i/HTA256_theta_0/inst/p_03333_1_in_reg_929_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.581    -0.620    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X19Y26         FDRE                                         r  design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133_reg[12]/Q
                         net (fo=2, routed)           0.098    -0.381    design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133[12]
    SLICE_X18Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.336 r  design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286[12]_i_1_n_0
    SLICE_X18Y26         FDRE                                         r  design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.848    -0.858    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X18Y26         FDRE                                         r  design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[12]/C
                         clock pessimism              0.251    -0.607    
    SLICE_X18Y26         FDRE (Hold_fdre_C_D)         0.120    -0.487    design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[12]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.614    -0.587    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X5Y29          FDRE                                         r  design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133_reg[14]/Q
                         net (fo=2, routed)           0.098    -0.348    design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133[14]
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.303 r  design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286[14]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.881    -0.825    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X4Y29          FDRE                                         r  design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[14]/C
                         clock pessimism              0.251    -0.574    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.120    -0.454    design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[14]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.589    -0.612    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X19Y36         FDRE                                         r  design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133_reg[21]/Q
                         net (fo=2, routed)           0.098    -0.373    design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133[21]
    SLICE_X18Y36         LUT5 (Prop_lut5_I2_O)        0.045    -0.328 r  design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286[21]_i_1_n_0
    SLICE_X18Y36         FDRE                                         r  design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.858    -0.848    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X18Y36         FDRE                                         r  design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[21]/C
                         clock pessimism              0.249    -0.599    
    SLICE_X18Y36         FDRE (Hold_fdre_C_D)         0.120    -0.479    design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[21]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.580    -0.621    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X31Y30         FDRE                                         r  design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133_reg[37]/Q
                         net (fo=2, routed)           0.098    -0.382    design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133[37]
    SLICE_X30Y30         LUT5 (Prop_lut5_I2_O)        0.045    -0.337 r  design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286[37]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286[37]_i_1_n_0
    SLICE_X30Y30         FDRE                                         r  design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.846    -0.860    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X30Y30         FDRE                                         r  design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[37]/C
                         clock pessimism              0.252    -0.608    
    SLICE_X30Y30         FDRE (Hold_fdre_C_D)         0.120    -0.488    design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[37]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.576    -0.625    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X31Y26         FDRE                                         r  design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133_reg[52]/Q
                         net (fo=2, routed)           0.098    -0.386    design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133[52]
    SLICE_X30Y26         LUT5 (Prop_lut5_I2_O)        0.045    -0.341 r  design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286[52]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286[52]_i_1_n_0
    SLICE_X30Y26         FDRE                                         r  design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.841    -0.865    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X30Y26         FDRE                                         r  design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[52]/C
                         clock pessimism              0.253    -0.612    
    SLICE_X30Y26         FDRE (Hold_fdre_C_D)         0.120    -0.492    design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[52]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/HTA256_theta_0/inst/p_03281_4_reg_1030_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA256_theta_0/inst/TMP_0_V_4_reg_3484_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.614    -0.587    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X5Y20          FDRE                                         r  design_1_i/HTA256_theta_0/inst/p_03281_4_reg_1030_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  design_1_i/HTA256_theta_0/inst/p_03281_4_reg_1030_reg[14]/Q
                         net (fo=1, routed)           0.102    -0.344    design_1_i/HTA256_theta_0/inst/p_03281_4_reg_1030_reg_n_0_[14]
    SLICE_X6Y20          LUT6 (Prop_lut6_I3_O)        0.045    -0.299 r  design_1_i/HTA256_theta_0/inst/TMP_0_V_4_reg_3484[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/HTA256_theta_0/inst/TMP_0_V_4_fu_1967_p2[14]
    SLICE_X6Y20          FDRE                                         r  design_1_i/HTA256_theta_0/inst/TMP_0_V_4_reg_3484_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.881    -0.825    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X6Y20          FDRE                                         r  design_1_i/HTA256_theta_0/inst/TMP_0_V_4_reg_3484_reg[14]/C
                         clock pessimism              0.252    -0.573    
    SLICE_X6Y20          FDRE (Hold_fdre_C_D)         0.120    -0.453    design_1_i/HTA256_theta_0/inst/TMP_0_V_4_reg_3484_reg[14]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.584    -0.617    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X21Y29         FDRE                                         r  design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133_reg[16]/Q
                         net (fo=2, routed)           0.102    -0.374    design_1_i/HTA256_theta_0/inst/p_03281_1_reg_1133[16]
    SLICE_X20Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.329 r  design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286[16]_i_1_n_0
    SLICE_X20Y29         FDRE                                         r  design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.851    -0.855    design_1_i/HTA256_theta_0/inst/ap_clk
    SLICE_X20Y29         FDRE                                         r  design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[16]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X20Y29         FDRE (Hold_fdre_C_D)         0.121    -0.483    design_1_i/HTA256_theta_0/inst/rhs_V_3_fu_286_reg[16]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5      design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5      design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      design_1_i/acc256_256_mau_0/inst/i_reg_70_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3      design_1_i/acc256_256_mau_0/inst/i_reg_70_reg_rep__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6      design_1_i/HTA256_theta_0/inst/addr_layer_map_V_U/HTA256_theta_addrhbi_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      design_1_i/HTA256_theta_0/inst/buddy_tree_V_0_U/HTA256_theta_buddg8j_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7      design_1_i/HTA256_theta_0/inst/addr_tree_map_V_U/HTA256_theta_addribs_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      design_1_i/HTA256_theta_0/inst/buddy_tree_V_1_U/HTA256_theta_buddfYi_ram_U/ram_reg_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y19     design_1_i/HTA256_theta_0/inst/group_tree_V_1_U/HTA256_theta_groubkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y19     design_1_i/HTA256_theta_0/inst/group_tree_V_1_U/HTA256_theta_groubkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y19     design_1_i/HTA256_theta_0/inst/group_tree_V_1_U/HTA256_theta_groubkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y19     design_1_i/HTA256_theta_0/inst/group_tree_V_1_U/HTA256_theta_groubkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y21     design_1_i/HTA256_theta_0/inst/group_tree_V_0_U/HTA256_theta_groubkb_ram_U/ram_reg_0_15_0_0__3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y21     design_1_i/HTA256_theta_0/inst/group_tree_V_0_U/HTA256_theta_groubkb_ram_U/ram_reg_0_15_0_0__4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y21     design_1_i/HTA256_theta_0/inst/group_tree_V_0_U/HTA256_theta_groubkb_ram_U/ram_reg_0_15_0_0__5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y21     design_1_i/HTA256_theta_0/inst/group_tree_V_0_U/HTA256_theta_groubkb_ram_U/ram_reg_0_15_0_0__6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y20     design_1_i/HTA256_theta_0/inst/group_tree_V_0_U/HTA256_theta_groubkb_ram_U/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y20     design_1_i/HTA256_theta_0/inst/group_tree_V_0_U/HTA256_theta_groubkb_ram_U/ram_reg_0_31_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y21     design_1_i/HTA256_theta_0/inst/group_tree_V_0_U/HTA256_theta_groubkb_ram_U/ram_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y21     design_1_i/HTA256_theta_0/inst/group_tree_V_0_U/HTA256_theta_groubkb_ram_U/ram_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y21     design_1_i/HTA256_theta_0/inst/group_tree_V_0_U/HTA256_theta_groubkb_ram_U/ram_reg_0_15_0_0__4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y21     design_1_i/HTA256_theta_0/inst/group_tree_V_0_U/HTA256_theta_groubkb_ram_U/ram_reg_0_15_0_0__4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y21     design_1_i/HTA256_theta_0/inst/group_tree_V_0_U/HTA256_theta_groubkb_ram_U/ram_reg_0_15_0_0__5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y21     design_1_i/HTA256_theta_0/inst/group_tree_V_0_U/HTA256_theta_groubkb_ram_U/ram_reg_0_15_0_0__5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y21     design_1_i/HTA256_theta_0/inst/group_tree_V_0_U/HTA256_theta_groubkb_ram_U/ram_reg_0_15_0_0__6/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y21     design_1_i/HTA256_theta_0/inst/group_tree_V_0_U/HTA256_theta_groubkb_ram_U/ram_reg_0_15_0_0__6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y20     design_1_i/HTA256_theta_0/inst/group_tree_V_0_U/HTA256_theta_groubkb_ram_U/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y20     design_1_i/HTA256_theta_0/inst/group_tree_V_0_U/HTA256_theta_groubkb_ram_U/ram_reg_0_31_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



