/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* M1 */
#define M1__0__INTTYPE CYREG_PICU15_INTTYPE1
#define M1__0__MASK 0x02u
#define M1__0__PC CYREG_IO_PC_PRT15_PC1
#define M1__0__PORT 15u
#define M1__0__SHIFT 1u
#define M1__AG CYREG_PRT15_AG
#define M1__AMUX CYREG_PRT15_AMUX
#define M1__BIE CYREG_PRT15_BIE
#define M1__BIT_MASK CYREG_PRT15_BIT_MASK
#define M1__BYP CYREG_PRT15_BYP
#define M1__CTL CYREG_PRT15_CTL
#define M1__DM0 CYREG_PRT15_DM0
#define M1__DM1 CYREG_PRT15_DM1
#define M1__DM2 CYREG_PRT15_DM2
#define M1__DR CYREG_PRT15_DR
#define M1__INP_DIS CYREG_PRT15_INP_DIS
#define M1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define M1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define M1__LCD_EN CYREG_PRT15_LCD_EN
#define M1__MASK 0x02u
#define M1__PORT 15u
#define M1__PRT CYREG_PRT15_PRT
#define M1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define M1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define M1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define M1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define M1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define M1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define M1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define M1__PS CYREG_PRT15_PS
#define M1__SHIFT 1u
#define M1__SLW CYREG_PRT15_SLW
#define M1_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define M1_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define M1_Int__INTC_MASK 0x01u
#define M1_Int__INTC_NUMBER 0u
#define M1_Int__INTC_PRIOR_NUM 7u
#define M1_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define M1_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define M1_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* MR */
#define MR__0__INTTYPE CYREG_PICU1_INTTYPE6
#define MR__0__MASK 0x40u
#define MR__0__PC CYREG_PRT1_PC6
#define MR__0__PORT 1u
#define MR__0__SHIFT 6u
#define MR__AG CYREG_PRT1_AG
#define MR__AMUX CYREG_PRT1_AMUX
#define MR__BIE CYREG_PRT1_BIE
#define MR__BIT_MASK CYREG_PRT1_BIT_MASK
#define MR__BYP CYREG_PRT1_BYP
#define MR__CTL CYREG_PRT1_CTL
#define MR__DM0 CYREG_PRT1_DM0
#define MR__DM1 CYREG_PRT1_DM1
#define MR__DM2 CYREG_PRT1_DM2
#define MR__DR CYREG_PRT1_DR
#define MR__INP_DIS CYREG_PRT1_INP_DIS
#define MR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MR__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MR__LCD_EN CYREG_PRT1_LCD_EN
#define MR__MASK 0x40u
#define MR__PORT 1u
#define MR__PRT CYREG_PRT1_PRT
#define MR__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MR__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MR__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MR__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MR__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MR__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MR__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MR__PS CYREG_PRT1_PS
#define MR__SHIFT 6u
#define MR__SLW CYREG_PRT1_SLW

/* MW */
#define MW__0__INTTYPE CYREG_PICU1_INTTYPE7
#define MW__0__MASK 0x80u
#define MW__0__PC CYREG_PRT1_PC7
#define MW__0__PORT 1u
#define MW__0__SHIFT 7u
#define MW__AG CYREG_PRT1_AG
#define MW__AMUX CYREG_PRT1_AMUX
#define MW__BIE CYREG_PRT1_BIE
#define MW__BIT_MASK CYREG_PRT1_BIT_MASK
#define MW__BYP CYREG_PRT1_BYP
#define MW__CTL CYREG_PRT1_CTL
#define MW__DM0 CYREG_PRT1_DM0
#define MW__DM1 CYREG_PRT1_DM1
#define MW__DM2 CYREG_PRT1_DM2
#define MW__DR CYREG_PRT1_DR
#define MW__INP_DIS CYREG_PRT1_INP_DIS
#define MW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MW__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MW__LCD_EN CYREG_PRT1_LCD_EN
#define MW__MASK 0x80u
#define MW__PORT 1u
#define MW__PRT CYREG_PRT1_PRT
#define MW__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MW__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MW__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MW__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MW__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MW__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MW__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MW__PS CYREG_PRT1_PS
#define MW__SHIFT 7u
#define MW__SLW CYREG_PRT1_SLW

/* Rx */
#define Rx__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx__0__MASK 0x40u
#define Rx__0__PC CYREG_PRT12_PC6
#define Rx__0__PORT 12u
#define Rx__0__SHIFT 6u
#define Rx__AG CYREG_PRT12_AG
#define Rx__BIE CYREG_PRT12_BIE
#define Rx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx__BYP CYREG_PRT12_BYP
#define Rx__DM0 CYREG_PRT12_DM0
#define Rx__DM1 CYREG_PRT12_DM1
#define Rx__DM2 CYREG_PRT12_DM2
#define Rx__DR CYREG_PRT12_DR
#define Rx__INP_DIS CYREG_PRT12_INP_DIS
#define Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx__MASK 0x40u
#define Rx__PORT 12u
#define Rx__PRT CYREG_PRT12_PRT
#define Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx__PS CYREG_PRT12_PS
#define Rx__SHIFT 6u
#define Rx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx__SLW CYREG_PRT12_SLW

/* Tx */
#define Tx__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx__0__MASK 0x80u
#define Tx__0__PC CYREG_PRT12_PC7
#define Tx__0__PORT 12u
#define Tx__0__SHIFT 7u
#define Tx__AG CYREG_PRT12_AG
#define Tx__BIE CYREG_PRT12_BIE
#define Tx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx__BYP CYREG_PRT12_BYP
#define Tx__DM0 CYREG_PRT12_DM0
#define Tx__DM1 CYREG_PRT12_DM1
#define Tx__DM2 CYREG_PRT12_DM2
#define Tx__DR CYREG_PRT12_DR
#define Tx__INP_DIS CYREG_PRT12_INP_DIS
#define Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx__MASK 0x80u
#define Tx__PORT 12u
#define Tx__PRT CYREG_PRT12_PRT
#define Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx__PS CYREG_PRT12_PS
#define Tx__SHIFT 7u
#define Tx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx__SLW CYREG_PRT12_SLW

/* WE */
#define WE__0__INTTYPE CYREG_PICU15_INTTYPE2
#define WE__0__MASK 0x04u
#define WE__0__PC CYREG_IO_PC_PRT15_PC2
#define WE__0__PORT 15u
#define WE__0__SHIFT 2u
#define WE__AG CYREG_PRT15_AG
#define WE__AMUX CYREG_PRT15_AMUX
#define WE__BIE CYREG_PRT15_BIE
#define WE__BIT_MASK CYREG_PRT15_BIT_MASK
#define WE__BYP CYREG_PRT15_BYP
#define WE__CTL CYREG_PRT15_CTL
#define WE__DM0 CYREG_PRT15_DM0
#define WE__DM1 CYREG_PRT15_DM1
#define WE__DM2 CYREG_PRT15_DM2
#define WE__DR CYREG_PRT15_DR
#define WE__INP_DIS CYREG_PRT15_INP_DIS
#define WE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define WE__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define WE__LCD_EN CYREG_PRT15_LCD_EN
#define WE__MASK 0x04u
#define WE__PORT 15u
#define WE__PRT CYREG_PRT15_PRT
#define WE__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define WE__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define WE__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define WE__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define WE__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define WE__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define WE__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define WE__PS CYREG_PRT15_PS
#define WE__SHIFT 2u
#define WE__SLW CYREG_PRT15_SLW

/* CTS */
#define CTS__0__INTTYPE CYREG_PICU12_INTTYPE2
#define CTS__0__MASK 0x04u
#define CTS__0__PC CYREG_PRT12_PC2
#define CTS__0__PORT 12u
#define CTS__0__SHIFT 2u
#define CTS__AG CYREG_PRT12_AG
#define CTS__BIE CYREG_PRT12_BIE
#define CTS__BIT_MASK CYREG_PRT12_BIT_MASK
#define CTS__BYP CYREG_PRT12_BYP
#define CTS__DM0 CYREG_PRT12_DM0
#define CTS__DM1 CYREG_PRT12_DM1
#define CTS__DM2 CYREG_PRT12_DM2
#define CTS__DR CYREG_PRT12_DR
#define CTS__INP_DIS CYREG_PRT12_INP_DIS
#define CTS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define CTS__MASK 0x04u
#define CTS__PORT 12u
#define CTS__PRT CYREG_PRT12_PRT
#define CTS__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CTS__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CTS__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CTS__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CTS__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CTS__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CTS__PS CYREG_PRT12_PS
#define CTS__SHIFT 2u
#define CTS__SIO_CFG CYREG_PRT12_SIO_CFG
#define CTS__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CTS__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CTS__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CTS__SLW CYREG_PRT12_SLW

/* Dta */
#define Dta__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Dta__0__MASK 0x01u
#define Dta__0__PC CYREG_PRT0_PC0
#define Dta__0__PORT 0u
#define Dta__0__SHIFT 0u
#define Dta__1__INTTYPE CYREG_PICU0_INTTYPE1
#define Dta__1__MASK 0x02u
#define Dta__1__PC CYREG_PRT0_PC1
#define Dta__1__PORT 0u
#define Dta__1__SHIFT 1u
#define Dta__2__INTTYPE CYREG_PICU0_INTTYPE2
#define Dta__2__MASK 0x04u
#define Dta__2__PC CYREG_PRT0_PC2
#define Dta__2__PORT 0u
#define Dta__2__SHIFT 2u
#define Dta__3__INTTYPE CYREG_PICU0_INTTYPE3
#define Dta__3__MASK 0x08u
#define Dta__3__PC CYREG_PRT0_PC3
#define Dta__3__PORT 0u
#define Dta__3__SHIFT 3u
#define Dta__4__INTTYPE CYREG_PICU0_INTTYPE4
#define Dta__4__MASK 0x10u
#define Dta__4__PC CYREG_PRT0_PC4
#define Dta__4__PORT 0u
#define Dta__4__SHIFT 4u
#define Dta__5__INTTYPE CYREG_PICU0_INTTYPE5
#define Dta__5__MASK 0x20u
#define Dta__5__PC CYREG_PRT0_PC5
#define Dta__5__PORT 0u
#define Dta__5__SHIFT 5u
#define Dta__6__INTTYPE CYREG_PICU0_INTTYPE6
#define Dta__6__MASK 0x40u
#define Dta__6__PC CYREG_PRT0_PC6
#define Dta__6__PORT 0u
#define Dta__6__SHIFT 6u
#define Dta__7__INTTYPE CYREG_PICU0_INTTYPE7
#define Dta__7__MASK 0x80u
#define Dta__7__PC CYREG_PRT0_PC7
#define Dta__7__PORT 0u
#define Dta__7__SHIFT 7u
#define Dta__AG CYREG_PRT0_AG
#define Dta__AMUX CYREG_PRT0_AMUX
#define Dta__BIE CYREG_PRT0_BIE
#define Dta__BIT_MASK CYREG_PRT0_BIT_MASK
#define Dta__BYP CYREG_PRT0_BYP
#define Dta__CTL CYREG_PRT0_CTL
#define Dta__DM0 CYREG_PRT0_DM0
#define Dta__DM1 CYREG_PRT0_DM1
#define Dta__DM2 CYREG_PRT0_DM2
#define Dta__DR CYREG_PRT0_DR
#define Dta__INP_DIS CYREG_PRT0_INP_DIS
#define Dta__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Dta__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Dta__LCD_EN CYREG_PRT0_LCD_EN
#define Dta__MASK 0xFFu
#define Dta__PORT 0u
#define Dta__PRT CYREG_PRT0_PRT
#define Dta__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Dta__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Dta__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Dta__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Dta__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Dta__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Dta__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Dta__PS CYREG_PRT0_PS
#define Dta__SHIFT 0u
#define Dta__SLW CYREG_PRT0_SLW

/* IOR */
#define IOR__0__INTTYPE CYREG_PICU1_INTTYPE4
#define IOR__0__MASK 0x10u
#define IOR__0__PC CYREG_PRT1_PC4
#define IOR__0__PORT 1u
#define IOR__0__SHIFT 4u
#define IOR__AG CYREG_PRT1_AG
#define IOR__AMUX CYREG_PRT1_AMUX
#define IOR__BIE CYREG_PRT1_BIE
#define IOR__BIT_MASK CYREG_PRT1_BIT_MASK
#define IOR__BYP CYREG_PRT1_BYP
#define IOR__CTL CYREG_PRT1_CTL
#define IOR__DM0 CYREG_PRT1_DM0
#define IOR__DM1 CYREG_PRT1_DM1
#define IOR__DM2 CYREG_PRT1_DM2
#define IOR__DR CYREG_PRT1_DR
#define IOR__INP_DIS CYREG_PRT1_INP_DIS
#define IOR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define IOR__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define IOR__LCD_EN CYREG_PRT1_LCD_EN
#define IOR__MASK 0x10u
#define IOR__PORT 1u
#define IOR__PRT CYREG_PRT1_PRT
#define IOR__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define IOR__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define IOR__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define IOR__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define IOR__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define IOR__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define IOR__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define IOR__PS CYREG_PRT1_PS
#define IOR__SHIFT 4u
#define IOR__SLW CYREG_PRT1_SLW

/* IOW */
#define IOW__0__INTTYPE CYREG_PICU1_INTTYPE5
#define IOW__0__MASK 0x20u
#define IOW__0__PC CYREG_PRT1_PC5
#define IOW__0__PORT 1u
#define IOW__0__SHIFT 5u
#define IOW__AG CYREG_PRT1_AG
#define IOW__AMUX CYREG_PRT1_AMUX
#define IOW__BIE CYREG_PRT1_BIE
#define IOW__BIT_MASK CYREG_PRT1_BIT_MASK
#define IOW__BYP CYREG_PRT1_BYP
#define IOW__CTL CYREG_PRT1_CTL
#define IOW__DM0 CYREG_PRT1_DM0
#define IOW__DM1 CYREG_PRT1_DM1
#define IOW__DM2 CYREG_PRT1_DM2
#define IOW__DR CYREG_PRT1_DR
#define IOW__INP_DIS CYREG_PRT1_INP_DIS
#define IOW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define IOW__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define IOW__LCD_EN CYREG_PRT1_LCD_EN
#define IOW__MASK 0x20u
#define IOW__PORT 1u
#define IOW__PRT CYREG_PRT1_PRT
#define IOW__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define IOW__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define IOW__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define IOW__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define IOW__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define IOW__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define IOW__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define IOW__PS CYREG_PRT1_PS
#define IOW__SHIFT 5u
#define IOW__SLW CYREG_PRT1_SLW

/* OER */
#define OER__0__INTTYPE CYREG_PICU15_INTTYPE5
#define OER__0__MASK 0x20u
#define OER__0__PC CYREG_IO_PC_PRT15_PC5
#define OER__0__PORT 15u
#define OER__0__SHIFT 5u
#define OER__AG CYREG_PRT15_AG
#define OER__AMUX CYREG_PRT15_AMUX
#define OER__BIE CYREG_PRT15_BIE
#define OER__BIT_MASK CYREG_PRT15_BIT_MASK
#define OER__BYP CYREG_PRT15_BYP
#define OER__CTL CYREG_PRT15_CTL
#define OER__DM0 CYREG_PRT15_DM0
#define OER__DM1 CYREG_PRT15_DM1
#define OER__DM2 CYREG_PRT15_DM2
#define OER__DR CYREG_PRT15_DR
#define OER__INP_DIS CYREG_PRT15_INP_DIS
#define OER__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define OER__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define OER__LCD_EN CYREG_PRT15_LCD_EN
#define OER__MASK 0x20u
#define OER__PORT 15u
#define OER__PRT CYREG_PRT15_PRT
#define OER__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define OER__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define OER__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define OER__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define OER__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define OER__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define OER__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define OER__PS CYREG_PRT15_PS
#define OER__SHIFT 5u
#define OER__SLW CYREG_PRT15_SLW

/* RCM */
#define RCM_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define RCM_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define RCM_Int__INTC_MASK 0x02u
#define RCM_Int__INTC_NUMBER 1u
#define RCM_Int__INTC_PRIOR_NUM 7u
#define RCM_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define RCM_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define RCM_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define RCM_sts_sts_reg__0__MASK 0x01u
#define RCM_sts_sts_reg__0__POS 0
#define RCM_sts_sts_reg__1__MASK 0x02u
#define RCM_sts_sts_reg__1__POS 1
#define RCM_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define RCM_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define RCM_sts_sts_reg__2__MASK 0x04u
#define RCM_sts_sts_reg__2__POS 2
#define RCM_sts_sts_reg__3__MASK 0x08u
#define RCM_sts_sts_reg__3__POS 3
#define RCM_sts_sts_reg__4__MASK 0x10u
#define RCM_sts_sts_reg__4__POS 4
#define RCM_sts_sts_reg__5__MASK 0x20u
#define RCM_sts_sts_reg__5__POS 5
#define RCM_sts_sts_reg__6__MASK 0x40u
#define RCM_sts_sts_reg__6__POS 6
#define RCM_sts_sts_reg__7__MASK 0x80u
#define RCM_sts_sts_reg__7__POS 7
#define RCM_sts_sts_reg__MASK 0xFFu
#define RCM_sts_sts_reg__MASK_REG CYREG_B0_UDB11_MSK
#define RCM_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define RCM_sts_sts_reg__STATUS_REG CYREG_B0_UDB11_ST

/* RCU */
#define RCU_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define RCU_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define RCU_Int__INTC_MASK 0x04u
#define RCU_Int__INTC_NUMBER 2u
#define RCU_Int__INTC_PRIOR_NUM 7u
#define RCU_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define RCU_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define RCU_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define RCU_sts_sts_reg__0__MASK 0x01u
#define RCU_sts_sts_reg__0__POS 0
#define RCU_sts_sts_reg__1__MASK 0x02u
#define RCU_sts_sts_reg__1__POS 1
#define RCU_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define RCU_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define RCU_sts_sts_reg__2__MASK 0x04u
#define RCU_sts_sts_reg__2__POS 2
#define RCU_sts_sts_reg__3__MASK 0x08u
#define RCU_sts_sts_reg__3__POS 3
#define RCU_sts_sts_reg__4__MASK 0x10u
#define RCU_sts_sts_reg__4__POS 4
#define RCU_sts_sts_reg__5__MASK 0x20u
#define RCU_sts_sts_reg__5__POS 5
#define RCU_sts_sts_reg__6__MASK 0x40u
#define RCU_sts_sts_reg__6__POS 6
#define RCU_sts_sts_reg__7__MASK 0x80u
#define RCU_sts_sts_reg__7__POS 7
#define RCU_sts_sts_reg__MASK 0xFFu
#define RCU_sts_sts_reg__MASK_REG CYREG_B0_UDB05_MSK
#define RCU_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define RCU_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define RCU_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define RCU_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define RCU_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define RCU_sts_sts_reg__STATUS_REG CYREG_B0_UDB05_ST

/* RES */
#define RES__0__INTTYPE CYREG_PICU12_INTTYPE4
#define RES__0__MASK 0x10u
#define RES__0__PC CYREG_PRT12_PC4
#define RES__0__PORT 12u
#define RES__0__SHIFT 4u
#define RES__AG CYREG_PRT12_AG
#define RES__BIE CYREG_PRT12_BIE
#define RES__BIT_MASK CYREG_PRT12_BIT_MASK
#define RES__BYP CYREG_PRT12_BYP
#define RES__DM0 CYREG_PRT12_DM0
#define RES__DM1 CYREG_PRT12_DM1
#define RES__DM2 CYREG_PRT12_DM2
#define RES__DR CYREG_PRT12_DR
#define RES__INP_DIS CYREG_PRT12_INP_DIS
#define RES__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RES__MASK 0x10u
#define RES__PORT 12u
#define RES__PRT CYREG_PRT12_PRT
#define RES__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RES__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RES__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RES__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RES__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RES__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RES__PS CYREG_PRT12_PS
#define RES__SHIFT 4u
#define RES__SIO_CFG CYREG_PRT12_SIO_CFG
#define RES__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RES__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RES__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RES__SLW CYREG_PRT12_SLW

/* ROD */
#define ROD_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ROD_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ROD_Int__INTC_MASK 0x08u
#define ROD_Int__INTC_NUMBER 3u
#define ROD_Int__INTC_PRIOR_NUM 7u
#define ROD_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define ROD_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ROD_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ROD_sts_sts_reg__0__MASK 0x01u
#define ROD_sts_sts_reg__0__POS 0
#define ROD_sts_sts_reg__1__MASK 0x02u
#define ROD_sts_sts_reg__1__POS 1
#define ROD_sts_sts_reg__2__MASK 0x04u
#define ROD_sts_sts_reg__2__POS 2
#define ROD_sts_sts_reg__3__MASK 0x08u
#define ROD_sts_sts_reg__3__POS 3
#define ROD_sts_sts_reg__4__MASK 0x10u
#define ROD_sts_sts_reg__4__POS 4
#define ROD_sts_sts_reg__5__MASK 0x20u
#define ROD_sts_sts_reg__5__POS 5
#define ROD_sts_sts_reg__6__MASK 0x40u
#define ROD_sts_sts_reg__6__POS 6
#define ROD_sts_sts_reg__7__MASK 0x80u
#define ROD_sts_sts_reg__7__POS 7
#define ROD_sts_sts_reg__MASK 0xFFu
#define ROD_sts_sts_reg__MASK_REG CYREG_B0_UDB15_MSK
#define ROD_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define ROD_sts_sts_reg__STATUS_REG CYREG_B0_UDB15_ST

/* RRD */
#define RRD_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define RRD_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define RRD_Int__INTC_MASK 0x10u
#define RRD_Int__INTC_NUMBER 4u
#define RRD_Int__INTC_PRIOR_NUM 7u
#define RRD_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define RRD_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define RRD_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define RRD_Sync_ctrl_reg__0__MASK 0x01u
#define RRD_Sync_ctrl_reg__0__POS 0
#define RRD_Sync_ctrl_reg__1__MASK 0x02u
#define RRD_Sync_ctrl_reg__1__POS 1
#define RRD_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define RRD_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define RRD_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define RRD_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define RRD_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define RRD_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define RRD_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define RRD_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define RRD_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define RRD_Sync_ctrl_reg__2__MASK 0x04u
#define RRD_Sync_ctrl_reg__2__POS 2
#define RRD_Sync_ctrl_reg__3__MASK 0x08u
#define RRD_Sync_ctrl_reg__3__POS 3
#define RRD_Sync_ctrl_reg__4__MASK 0x10u
#define RRD_Sync_ctrl_reg__4__POS 4
#define RRD_Sync_ctrl_reg__5__MASK 0x20u
#define RRD_Sync_ctrl_reg__5__POS 5
#define RRD_Sync_ctrl_reg__6__MASK 0x40u
#define RRD_Sync_ctrl_reg__6__POS 6
#define RRD_Sync_ctrl_reg__7__MASK 0x80u
#define RRD_Sync_ctrl_reg__7__POS 7
#define RRD_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define RRD_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define RRD_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define RRD_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define RRD_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define RRD_Sync_ctrl_reg__MASK 0xFFu
#define RRD_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define RRD_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define RRD_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* RSM */
#define RSM_Sync_ctrl_reg__0__MASK 0x01u
#define RSM_Sync_ctrl_reg__0__POS 0
#define RSM_Sync_ctrl_reg__1__MASK 0x02u
#define RSM_Sync_ctrl_reg__1__POS 1
#define RSM_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define RSM_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define RSM_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define RSM_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define RSM_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define RSM_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define RSM_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define RSM_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define RSM_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define RSM_Sync_ctrl_reg__2__MASK 0x04u
#define RSM_Sync_ctrl_reg__2__POS 2
#define RSM_Sync_ctrl_reg__3__MASK 0x08u
#define RSM_Sync_ctrl_reg__3__POS 3
#define RSM_Sync_ctrl_reg__4__MASK 0x10u
#define RSM_Sync_ctrl_reg__4__POS 4
#define RSM_Sync_ctrl_reg__5__MASK 0x20u
#define RSM_Sync_ctrl_reg__5__POS 5
#define RSM_Sync_ctrl_reg__6__MASK 0x40u
#define RSM_Sync_ctrl_reg__6__POS 6
#define RSM_Sync_ctrl_reg__7__MASK 0x80u
#define RSM_Sync_ctrl_reg__7__POS 7
#define RSM_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define RSM_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB01_CTL
#define RSM_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define RSM_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB01_CTL
#define RSM_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define RSM_Sync_ctrl_reg__MASK 0xFFu
#define RSM_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define RSM_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define RSM_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB01_MSK

/* RST */
#define RST_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define RST_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define RST_Int__INTC_MASK 0x20u
#define RST_Int__INTC_NUMBER 5u
#define RST_Int__INTC_PRIOR_NUM 7u
#define RST_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define RST_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define RST_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define RST_sts_sts_reg__0__MASK 0x01u
#define RST_sts_sts_reg__0__POS 0
#define RST_sts_sts_reg__1__MASK 0x02u
#define RST_sts_sts_reg__1__POS 1
#define RST_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define RST_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define RST_sts_sts_reg__2__MASK 0x04u
#define RST_sts_sts_reg__2__POS 2
#define RST_sts_sts_reg__3__MASK 0x08u
#define RST_sts_sts_reg__3__POS 3
#define RST_sts_sts_reg__4__MASK 0x10u
#define RST_sts_sts_reg__4__POS 4
#define RST_sts_sts_reg__5__MASK 0x20u
#define RST_sts_sts_reg__5__POS 5
#define RST_sts_sts_reg__6__MASK 0x40u
#define RST_sts_sts_reg__6__POS 6
#define RST_sts_sts_reg__7__MASK 0x80u
#define RST_sts_sts_reg__7__POS 7
#define RST_sts_sts_reg__MASK 0xFFu
#define RST_sts_sts_reg__MASK_REG CYREG_B0_UDB04_MSK
#define RST_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define RST_sts_sts_reg__STATUS_REG CYREG_B0_UDB04_ST

/* RSU */
#define RSU_Sync_ctrl_reg__0__MASK 0x01u
#define RSU_Sync_ctrl_reg__0__POS 0
#define RSU_Sync_ctrl_reg__1__MASK 0x02u
#define RSU_Sync_ctrl_reg__1__POS 1
#define RSU_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define RSU_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define RSU_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define RSU_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define RSU_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define RSU_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define RSU_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define RSU_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define RSU_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define RSU_Sync_ctrl_reg__2__MASK 0x04u
#define RSU_Sync_ctrl_reg__2__POS 2
#define RSU_Sync_ctrl_reg__3__MASK 0x08u
#define RSU_Sync_ctrl_reg__3__POS 3
#define RSU_Sync_ctrl_reg__4__MASK 0x10u
#define RSU_Sync_ctrl_reg__4__POS 4
#define RSU_Sync_ctrl_reg__5__MASK 0x20u
#define RSU_Sync_ctrl_reg__5__POS 5
#define RSU_Sync_ctrl_reg__6__MASK 0x40u
#define RSU_Sync_ctrl_reg__6__POS 6
#define RSU_Sync_ctrl_reg__7__MASK 0x80u
#define RSU_Sync_ctrl_reg__7__POS 7
#define RSU_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define RSU_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB00_CTL
#define RSU_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define RSU_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB00_CTL
#define RSU_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define RSU_Sync_ctrl_reg__MASK 0xFFu
#define RSU_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define RSU_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define RSU_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB00_MSK

/* RTL */
#define RTL__0__INTTYPE CYREG_PICU12_INTTYPE5
#define RTL__0__MASK 0x20u
#define RTL__0__PC CYREG_PRT12_PC5
#define RTL__0__PORT 12u
#define RTL__0__SHIFT 5u
#define RTL__AG CYREG_PRT12_AG
#define RTL__BIE CYREG_PRT12_BIE
#define RTL__BIT_MASK CYREG_PRT12_BIT_MASK
#define RTL__BYP CYREG_PRT12_BYP
#define RTL__DM0 CYREG_PRT12_DM0
#define RTL__DM1 CYREG_PRT12_DM1
#define RTL__DM2 CYREG_PRT12_DM2
#define RTL__DR CYREG_PRT12_DR
#define RTL__INP_DIS CYREG_PRT12_INP_DIS
#define RTL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RTL__MASK 0x20u
#define RTL__PORT 12u
#define RTL__PRT CYREG_PRT12_PRT
#define RTL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RTL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RTL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RTL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RTL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RTL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RTL__PS CYREG_PRT12_PS
#define RTL__SHIFT 5u
#define RTL__SIO_CFG CYREG_PRT12_SIO_CFG
#define RTL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RTL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RTL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RTL__SLW CYREG_PRT12_SLW

/* RTS */
#define RTS__0__INTTYPE CYREG_PICU12_INTTYPE3
#define RTS__0__MASK 0x08u
#define RTS__0__PC CYREG_PRT12_PC3
#define RTS__0__PORT 12u
#define RTS__0__SHIFT 3u
#define RTS__AG CYREG_PRT12_AG
#define RTS__BIE CYREG_PRT12_BIE
#define RTS__BIT_MASK CYREG_PRT12_BIT_MASK
#define RTS__BYP CYREG_PRT12_BYP
#define RTS__DM0 CYREG_PRT12_DM0
#define RTS__DM1 CYREG_PRT12_DM1
#define RTS__DM2 CYREG_PRT12_DM2
#define RTS__DR CYREG_PRT12_DR
#define RTS__INP_DIS CYREG_PRT12_INP_DIS
#define RTS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RTS__MASK 0x08u
#define RTS__PORT 12u
#define RTS__PRT CYREG_PRT12_PRT
#define RTS__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RTS__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RTS__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RTS__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RTS__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RTS__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RTS__PS CYREG_PRT12_PS
#define RTS__SHIFT 3u
#define RTS__SIO_CFG CYREG_PRT12_SIO_CFG
#define RTS__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RTS__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RTS__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RTS__SLW CYREG_PRT12_SLW

/* MAP1 */
#define MAP1__0__INTTYPE CYREG_PICU1_INTTYPE3
#define MAP1__0__MASK 0x08u
#define MAP1__0__PC CYREG_PRT1_PC3
#define MAP1__0__PORT 1u
#define MAP1__0__SHIFT 3u
#define MAP1__AG CYREG_PRT1_AG
#define MAP1__AMUX CYREG_PRT1_AMUX
#define MAP1__BIE CYREG_PRT1_BIE
#define MAP1__BIT_MASK CYREG_PRT1_BIT_MASK
#define MAP1__BYP CYREG_PRT1_BYP
#define MAP1__CTL CYREG_PRT1_CTL
#define MAP1__DM0 CYREG_PRT1_DM0
#define MAP1__DM1 CYREG_PRT1_DM1
#define MAP1__DM2 CYREG_PRT1_DM2
#define MAP1__DR CYREG_PRT1_DR
#define MAP1__INP_DIS CYREG_PRT1_INP_DIS
#define MAP1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MAP1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MAP1__LCD_EN CYREG_PRT1_LCD_EN
#define MAP1__MASK 0x08u
#define MAP1__PORT 1u
#define MAP1__PRT CYREG_PRT1_PRT
#define MAP1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MAP1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MAP1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MAP1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MAP1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MAP1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MAP1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MAP1__PS CYREG_PRT1_PS
#define MAP1__SHIFT 3u
#define MAP1__SLW CYREG_PRT1_SLW

/* MSEL */
#define MSEL__0__INTTYPE CYREG_PICU15_INTTYPE3
#define MSEL__0__MASK 0x08u
#define MSEL__0__PC CYREG_IO_PC_PRT15_PC3
#define MSEL__0__PORT 15u
#define MSEL__0__SHIFT 3u
#define MSEL__AG CYREG_PRT15_AG
#define MSEL__AMUX CYREG_PRT15_AMUX
#define MSEL__BIE CYREG_PRT15_BIE
#define MSEL__BIT_MASK CYREG_PRT15_BIT_MASK
#define MSEL__BYP CYREG_PRT15_BYP
#define MSEL__CTL CYREG_PRT15_CTL
#define MSEL__DM0 CYREG_PRT15_DM0
#define MSEL__DM1 CYREG_PRT15_DM1
#define MSEL__DM2 CYREG_PRT15_DM2
#define MSEL__DR CYREG_PRT15_DR
#define MSEL__INP_DIS CYREG_PRT15_INP_DIS
#define MSEL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define MSEL__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define MSEL__LCD_EN CYREG_PRT15_LCD_EN
#define MSEL__MASK 0x08u
#define MSEL__PORT 15u
#define MSEL__PRT CYREG_PRT15_PRT
#define MSEL__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define MSEL__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define MSEL__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define MSEL__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define MSEL__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define MSEL__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define MSEL__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define MSEL__PS CYREG_PRT15_PS
#define MSEL__SHIFT 3u
#define MSEL__SLW CYREG_PRT15_SLW

/* UART */
#define UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define UART_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define UART_BUART_sCR_SyncCtl_CtrlReg__2__MASK 0x04u
#define UART_BUART_sCR_SyncCtl_CtrlReg__2__POS 2
#define UART_BUART_sCR_SyncCtl_CtrlReg__3__MASK 0x08u
#define UART_BUART_sCR_SyncCtl_CtrlReg__3__POS 3
#define UART_BUART_sCR_SyncCtl_CtrlReg__4__MASK 0x10u
#define UART_BUART_sCR_SyncCtl_CtrlReg__4__POS 4
#define UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB14_CTL
#define UART_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define UART_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB14_CTL
#define UART_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define UART_BUART_sCR_SyncCtl_CtrlReg__MASK 0x1Cu
#define UART_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB14_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_BUART_sRX_RxSts__2__MASK 0x04u
#define UART_BUART_sRX_RxSts__2__POS 2
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x3Cu
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB08_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB08_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB10_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB10_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB10_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB10_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB10_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB10_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB06_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB06_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x02u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x04u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x04u

/* AddrH */
#define AddrH__0__INTTYPE CYREG_PICU3_INTTYPE0
#define AddrH__0__MASK 0x01u
#define AddrH__0__PC CYREG_PRT3_PC0
#define AddrH__0__PORT 3u
#define AddrH__0__SHIFT 0u
#define AddrH__1__INTTYPE CYREG_PICU3_INTTYPE1
#define AddrH__1__MASK 0x02u
#define AddrH__1__PC CYREG_PRT3_PC1
#define AddrH__1__PORT 3u
#define AddrH__1__SHIFT 1u
#define AddrH__2__INTTYPE CYREG_PICU3_INTTYPE2
#define AddrH__2__MASK 0x04u
#define AddrH__2__PC CYREG_PRT3_PC2
#define AddrH__2__PORT 3u
#define AddrH__2__SHIFT 2u
#define AddrH__3__INTTYPE CYREG_PICU3_INTTYPE3
#define AddrH__3__MASK 0x08u
#define AddrH__3__PC CYREG_PRT3_PC3
#define AddrH__3__PORT 3u
#define AddrH__3__SHIFT 3u
#define AddrH__4__INTTYPE CYREG_PICU3_INTTYPE4
#define AddrH__4__MASK 0x10u
#define AddrH__4__PC CYREG_PRT3_PC4
#define AddrH__4__PORT 3u
#define AddrH__4__SHIFT 4u
#define AddrH__5__INTTYPE CYREG_PICU3_INTTYPE5
#define AddrH__5__MASK 0x20u
#define AddrH__5__PC CYREG_PRT3_PC5
#define AddrH__5__PORT 3u
#define AddrH__5__SHIFT 5u
#define AddrH__6__INTTYPE CYREG_PICU3_INTTYPE6
#define AddrH__6__MASK 0x40u
#define AddrH__6__PC CYREG_PRT3_PC6
#define AddrH__6__PORT 3u
#define AddrH__6__SHIFT 6u
#define AddrH__7__INTTYPE CYREG_PICU3_INTTYPE7
#define AddrH__7__MASK 0x80u
#define AddrH__7__PC CYREG_PRT3_PC7
#define AddrH__7__PORT 3u
#define AddrH__7__SHIFT 7u
#define AddrH__AG CYREG_PRT3_AG
#define AddrH__AMUX CYREG_PRT3_AMUX
#define AddrH__BIE CYREG_PRT3_BIE
#define AddrH__BIT_MASK CYREG_PRT3_BIT_MASK
#define AddrH__BYP CYREG_PRT3_BYP
#define AddrH__CTL CYREG_PRT3_CTL
#define AddrH__DM0 CYREG_PRT3_DM0
#define AddrH__DM1 CYREG_PRT3_DM1
#define AddrH__DM2 CYREG_PRT3_DM2
#define AddrH__DR CYREG_PRT3_DR
#define AddrH__INP_DIS CYREG_PRT3_INP_DIS
#define AddrH__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define AddrH__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define AddrH__LCD_EN CYREG_PRT3_LCD_EN
#define AddrH__MASK 0xFFu
#define AddrH__PORT 3u
#define AddrH__PRT CYREG_PRT3_PRT
#define AddrH__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define AddrH__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define AddrH__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define AddrH__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define AddrH__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define AddrH__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define AddrH__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define AddrH__PS CYREG_PRT3_PS
#define AddrH__SHIFT 0u
#define AddrH__SLW CYREG_PRT3_SLW

/* AddrL */
#define AddrL__0__INTTYPE CYREG_PICU2_INTTYPE0
#define AddrL__0__MASK 0x01u
#define AddrL__0__PC CYREG_PRT2_PC0
#define AddrL__0__PORT 2u
#define AddrL__0__SHIFT 0u
#define AddrL__1__INTTYPE CYREG_PICU2_INTTYPE1
#define AddrL__1__MASK 0x02u
#define AddrL__1__PC CYREG_PRT2_PC1
#define AddrL__1__PORT 2u
#define AddrL__1__SHIFT 1u
#define AddrL__2__INTTYPE CYREG_PICU2_INTTYPE2
#define AddrL__2__MASK 0x04u
#define AddrL__2__PC CYREG_PRT2_PC2
#define AddrL__2__PORT 2u
#define AddrL__2__SHIFT 2u
#define AddrL__3__INTTYPE CYREG_PICU2_INTTYPE3
#define AddrL__3__MASK 0x08u
#define AddrL__3__PC CYREG_PRT2_PC3
#define AddrL__3__PORT 2u
#define AddrL__3__SHIFT 3u
#define AddrL__4__INTTYPE CYREG_PICU2_INTTYPE4
#define AddrL__4__MASK 0x10u
#define AddrL__4__PC CYREG_PRT2_PC4
#define AddrL__4__PORT 2u
#define AddrL__4__SHIFT 4u
#define AddrL__5__INTTYPE CYREG_PICU2_INTTYPE5
#define AddrL__5__MASK 0x20u
#define AddrL__5__PC CYREG_PRT2_PC5
#define AddrL__5__PORT 2u
#define AddrL__5__SHIFT 5u
#define AddrL__6__INTTYPE CYREG_PICU2_INTTYPE6
#define AddrL__6__MASK 0x40u
#define AddrL__6__PC CYREG_PRT2_PC6
#define AddrL__6__PORT 2u
#define AddrL__6__SHIFT 6u
#define AddrL__7__INTTYPE CYREG_PICU2_INTTYPE7
#define AddrL__7__MASK 0x80u
#define AddrL__7__PC CYREG_PRT2_PC7
#define AddrL__7__PORT 2u
#define AddrL__7__SHIFT 7u
#define AddrL__AG CYREG_PRT2_AG
#define AddrL__AMUX CYREG_PRT2_AMUX
#define AddrL__BIE CYREG_PRT2_BIE
#define AddrL__BIT_MASK CYREG_PRT2_BIT_MASK
#define AddrL__BYP CYREG_PRT2_BYP
#define AddrL__CTL CYREG_PRT2_CTL
#define AddrL__DM0 CYREG_PRT2_DM0
#define AddrL__DM1 CYREG_PRT2_DM1
#define AddrL__DM2 CYREG_PRT2_DM2
#define AddrL__DR CYREG_PRT2_DR
#define AddrL__INP_DIS CYREG_PRT2_INP_DIS
#define AddrL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define AddrL__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define AddrL__LCD_EN CYREG_PRT2_LCD_EN
#define AddrL__MASK 0xFFu
#define AddrL__PORT 2u
#define AddrL__PRT CYREG_PRT2_PRT
#define AddrL__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define AddrL__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define AddrL__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define AddrL__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define AddrL__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define AddrL__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define AddrL__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define AddrL__PS CYREG_PRT2_PS
#define AddrL__SHIFT 0u
#define AddrL__SLW CYREG_PRT2_SLW

/* BUSAK */
#define BUSAK__0__INTTYPE CYREG_PICU1_INTTYPE2
#define BUSAK__0__MASK 0x04u
#define BUSAK__0__PC CYREG_PRT1_PC2
#define BUSAK__0__PORT 1u
#define BUSAK__0__SHIFT 2u
#define BUSAK__AG CYREG_PRT1_AG
#define BUSAK__AMUX CYREG_PRT1_AMUX
#define BUSAK__BIE CYREG_PRT1_BIE
#define BUSAK__BIT_MASK CYREG_PRT1_BIT_MASK
#define BUSAK__BYP CYREG_PRT1_BYP
#define BUSAK__CTL CYREG_PRT1_CTL
#define BUSAK__DM0 CYREG_PRT1_DM0
#define BUSAK__DM1 CYREG_PRT1_DM1
#define BUSAK__DM2 CYREG_PRT1_DM2
#define BUSAK__DR CYREG_PRT1_DR
#define BUSAK__INP_DIS CYREG_PRT1_INP_DIS
#define BUSAK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define BUSAK__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define BUSAK__LCD_EN CYREG_PRT1_LCD_EN
#define BUSAK__MASK 0x04u
#define BUSAK__PORT 1u
#define BUSAK__PRT CYREG_PRT1_PRT
#define BUSAK__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define BUSAK__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define BUSAK__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define BUSAK__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define BUSAK__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define BUSAK__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define BUSAK__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define BUSAK__PS CYREG_PRT1_PS
#define BUSAK__SHIFT 2u
#define BUSAK__SLW CYREG_PRT1_SLW

/* BUSRQ */
#define BUSRQ__0__INTTYPE CYREG_PICU15_INTTYPE4
#define BUSRQ__0__MASK 0x10u
#define BUSRQ__0__PC CYREG_IO_PC_PRT15_PC4
#define BUSRQ__0__PORT 15u
#define BUSRQ__0__SHIFT 4u
#define BUSRQ__AG CYREG_PRT15_AG
#define BUSRQ__AMUX CYREG_PRT15_AMUX
#define BUSRQ__BIE CYREG_PRT15_BIE
#define BUSRQ__BIT_MASK CYREG_PRT15_BIT_MASK
#define BUSRQ__BYP CYREG_PRT15_BYP
#define BUSRQ__CTL CYREG_PRT15_CTL
#define BUSRQ__DM0 CYREG_PRT15_DM0
#define BUSRQ__DM1 CYREG_PRT15_DM1
#define BUSRQ__DM2 CYREG_PRT15_DM2
#define BUSRQ__DR CYREG_PRT15_DR
#define BUSRQ__INP_DIS CYREG_PRT15_INP_DIS
#define BUSRQ__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define BUSRQ__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define BUSRQ__LCD_EN CYREG_PRT15_LCD_EN
#define BUSRQ__MASK 0x10u
#define BUSRQ__PORT 15u
#define BUSRQ__PRT CYREG_PRT15_PRT
#define BUSRQ__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define BUSRQ__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define BUSRQ__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define BUSRQ__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define BUSRQ__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define BUSRQ__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define BUSRQ__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define BUSRQ__PS CYREG_PRT15_PS
#define BUSRQ__SHIFT 4u
#define BUSRQ__SLW CYREG_PRT15_SLW

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL_1__0__MASK 0x01u
#define SCL_1__0__PC CYREG_PRT12_PC0
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 0u
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x01u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 0u
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA_1__0__MASK 0x02u
#define SDA_1__0__PC CYREG_PRT12_PC1
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 1u
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_1__MASK 0x02u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 1u
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* nWAIT */
#define nWAIT__0__INTTYPE CYREG_PICU15_INTTYPE0
#define nWAIT__0__MASK 0x01u
#define nWAIT__0__PC CYREG_IO_PC_PRT15_PC0
#define nWAIT__0__PORT 15u
#define nWAIT__0__SHIFT 0u
#define nWAIT__AG CYREG_PRT15_AG
#define nWAIT__AMUX CYREG_PRT15_AMUX
#define nWAIT__BIE CYREG_PRT15_BIE
#define nWAIT__BIT_MASK CYREG_PRT15_BIT_MASK
#define nWAIT__BYP CYREG_PRT15_BYP
#define nWAIT__CTL CYREG_PRT15_CTL
#define nWAIT__DM0 CYREG_PRT15_DM0
#define nWAIT__DM1 CYREG_PRT15_DM1
#define nWAIT__DM2 CYREG_PRT15_DM2
#define nWAIT__DR CYREG_PRT15_DR
#define nWAIT__INP_DIS CYREG_PRT15_INP_DIS
#define nWAIT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define nWAIT__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define nWAIT__LCD_EN CYREG_PRT15_LCD_EN
#define nWAIT__MASK 0x01u
#define nWAIT__PORT 15u
#define nWAIT__PRT CYREG_PRT15_PRT
#define nWAIT__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define nWAIT__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define nWAIT__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define nWAIT__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define nWAIT__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define nWAIT__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define nWAIT__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define nWAIT__PS CYREG_PRT15_PS
#define nWAIT__SHIFT 0u
#define nWAIT__SLW CYREG_PRT15_SLW

/* BusDta */
#define BusDta_Sync_ctrl_reg__0__MASK 0x01u
#define BusDta_Sync_ctrl_reg__0__POS 0
#define BusDta_Sync_ctrl_reg__1__MASK 0x02u
#define BusDta_Sync_ctrl_reg__1__POS 1
#define BusDta_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define BusDta_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define BusDta_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define BusDta_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define BusDta_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define BusDta_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define BusDta_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define BusDta_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define BusDta_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define BusDta_Sync_ctrl_reg__2__MASK 0x04u
#define BusDta_Sync_ctrl_reg__2__POS 2
#define BusDta_Sync_ctrl_reg__3__MASK 0x08u
#define BusDta_Sync_ctrl_reg__3__POS 3
#define BusDta_Sync_ctrl_reg__4__MASK 0x10u
#define BusDta_Sync_ctrl_reg__4__POS 4
#define BusDta_Sync_ctrl_reg__5__MASK 0x20u
#define BusDta_Sync_ctrl_reg__5__POS 5
#define BusDta_Sync_ctrl_reg__6__MASK 0x40u
#define BusDta_Sync_ctrl_reg__6__POS 6
#define BusDta_Sync_ctrl_reg__7__MASK 0x80u
#define BusDta_Sync_ctrl_reg__7__POS 7
#define BusDta_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define BusDta_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB03_CTL
#define BusDta_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define BusDta_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB03_CTL
#define BusDta_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define BusDta_Sync_ctrl_reg__MASK 0xFFu
#define BusDta_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define BusDta_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define BusDta_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB03_MSK

/* DT_Reg */
#define DT_Reg_sts_sts_reg__0__MASK 0x01u
#define DT_Reg_sts_sts_reg__0__POS 0
#define DT_Reg_sts_sts_reg__1__MASK 0x02u
#define DT_Reg_sts_sts_reg__1__POS 1
#define DT_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define DT_Reg_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define DT_Reg_sts_sts_reg__2__MASK 0x04u
#define DT_Reg_sts_sts_reg__2__POS 2
#define DT_Reg_sts_sts_reg__3__MASK 0x08u
#define DT_Reg_sts_sts_reg__3__POS 3
#define DT_Reg_sts_sts_reg__4__MASK 0x10u
#define DT_Reg_sts_sts_reg__4__POS 4
#define DT_Reg_sts_sts_reg__5__MASK 0x20u
#define DT_Reg_sts_sts_reg__5__POS 5
#define DT_Reg_sts_sts_reg__6__MASK 0x40u
#define DT_Reg_sts_sts_reg__6__POS 6
#define DT_Reg_sts_sts_reg__7__MASK 0x80u
#define DT_Reg_sts_sts_reg__7__POS 7
#define DT_Reg_sts_sts_reg__MASK 0xFFu
#define DT_Reg_sts_sts_reg__MASK_REG CYREG_B0_UDB01_MSK
#define DT_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define DT_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define DT_Reg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define DT_Reg_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define DT_Reg_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define DT_Reg_sts_sts_reg__STATUS_REG CYREG_B0_UDB01_ST

/* Millis */
#define Millis_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Millis_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Millis_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Millis_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Millis_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Millis_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Millis_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Millis_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Millis_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Millis_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Millis_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Millis_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Millis_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Millis_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Millis_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Millis_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Millis_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Millis_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Millis_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Millis_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Millis_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Millis_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Millis_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Millis_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Millis_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Millis_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Millis_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Millis_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Millis_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Millis_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Millis_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Millis_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Millis_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Millis_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Millis_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Millis_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Millis_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Millis_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Millis_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Millis_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Millis_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Millis_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Millis_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_B1_UDB06_A0
#define Millis_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_B1_UDB06_A1
#define Millis_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Millis_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_B1_UDB06_D0
#define Millis_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_B1_UDB06_D1
#define Millis_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Millis_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Millis_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_B1_UDB06_F0
#define Millis_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_B1_UDB06_F1
#define Millis_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Millis_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Millis_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Millis_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Millis_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Millis_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Millis_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Millis_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Millis_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_B1_UDB07_A0
#define Millis_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_B1_UDB07_A1
#define Millis_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Millis_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_B1_UDB07_D0
#define Millis_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_B1_UDB07_D1
#define Millis_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Millis_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Millis_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_B1_UDB07_F0
#define Millis_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_B1_UDB07_F1
#define Millis_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Millis_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Millis_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Millis_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Millis_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Millis_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define Millis_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Millis_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Millis_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Millis_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Millis_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Millis_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Millis_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Millis_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define Millis_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Millis_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB07_ST

/* ADH_Reg */
#define ADH_Reg_sts_sts_reg__0__MASK 0x01u
#define ADH_Reg_sts_sts_reg__0__POS 0
#define ADH_Reg_sts_sts_reg__1__MASK 0x02u
#define ADH_Reg_sts_sts_reg__1__POS 1
#define ADH_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define ADH_Reg_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define ADH_Reg_sts_sts_reg__2__MASK 0x04u
#define ADH_Reg_sts_sts_reg__2__POS 2
#define ADH_Reg_sts_sts_reg__3__MASK 0x08u
#define ADH_Reg_sts_sts_reg__3__POS 3
#define ADH_Reg_sts_sts_reg__4__MASK 0x10u
#define ADH_Reg_sts_sts_reg__4__POS 4
#define ADH_Reg_sts_sts_reg__5__MASK 0x20u
#define ADH_Reg_sts_sts_reg__5__POS 5
#define ADH_Reg_sts_sts_reg__6__MASK 0x40u
#define ADH_Reg_sts_sts_reg__6__POS 6
#define ADH_Reg_sts_sts_reg__7__MASK 0x80u
#define ADH_Reg_sts_sts_reg__7__POS 7
#define ADH_Reg_sts_sts_reg__MASK 0xFFu
#define ADH_Reg_sts_sts_reg__MASK_REG CYREG_B1_UDB07_MSK
#define ADH_Reg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define ADH_Reg_sts_sts_reg__STATUS_REG CYREG_B1_UDB07_ST

/* ADL_Reg */
#define ADL_Reg_sts_sts_reg__0__MASK 0x01u
#define ADL_Reg_sts_sts_reg__0__POS 0
#define ADL_Reg_sts_sts_reg__1__MASK 0x02u
#define ADL_Reg_sts_sts_reg__1__POS 1
#define ADL_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define ADL_Reg_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define ADL_Reg_sts_sts_reg__2__MASK 0x04u
#define ADL_Reg_sts_sts_reg__2__POS 2
#define ADL_Reg_sts_sts_reg__3__MASK 0x08u
#define ADL_Reg_sts_sts_reg__3__POS 3
#define ADL_Reg_sts_sts_reg__4__MASK 0x10u
#define ADL_Reg_sts_sts_reg__4__POS 4
#define ADL_Reg_sts_sts_reg__5__MASK 0x20u
#define ADL_Reg_sts_sts_reg__5__POS 5
#define ADL_Reg_sts_sts_reg__6__MASK 0x40u
#define ADL_Reg_sts_sts_reg__6__POS 6
#define ADL_Reg_sts_sts_reg__7__MASK 0x80u
#define ADL_Reg_sts_sts_reg__7__POS 7
#define ADL_Reg_sts_sts_reg__MASK 0xFFu
#define ADL_Reg_sts_sts_reg__MASK_REG CYREG_B0_UDB09_MSK
#define ADL_Reg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define ADL_Reg_sts_sts_reg__STATUS_REG CYREG_B0_UDB09_ST

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* I2COLED */
#define I2COLED_I2C_FF__ADR CYREG_I2C_ADR
#define I2COLED_I2C_FF__CFG CYREG_I2C_CFG
#define I2COLED_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2COLED_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2COLED_I2C_FF__CSR CYREG_I2C_CSR
#define I2COLED_I2C_FF__D CYREG_I2C_D
#define I2COLED_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2COLED_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2COLED_I2C_FF__PM_ACT_MSK 0x04u
#define I2COLED_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2COLED_I2C_FF__PM_STBY_MSK 0x04u
#define I2COLED_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2COLED_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2COLED_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2COLED_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2COLED_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2COLED_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2COLED_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2COLED_I2C_IRQ__INTC_MASK 0x8000u
#define I2COLED_I2C_IRQ__INTC_NUMBER 15u
#define I2COLED_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2COLED_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2COLED_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2COLED_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x800000u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7u
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7u
#define USBUART_Dm__SLW CYREG_PRT15_SLW
#define USBUART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6u
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6u
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x1000u
#define USBUART_dp_int__INTC_NUMBER 12u
#define USBUART_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x1000000u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x40u
#define USBUART_ep_1__INTC_NUMBER 6u
#define USBUART_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x80u
#define USBUART_ep_2__INTC_NUMBER 7u
#define USBUART_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x100u
#define USBUART_ep_3__INTC_NUMBER 8u
#define USBUART_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x200000u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* Clk_1kHz */
#define Clk_1kHz__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clk_1kHz__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clk_1kHz__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clk_1kHz__CFG2_SRC_SEL_MASK 0x07u
#define Clk_1kHz__INDEX 0x03u
#define Clk_1kHz__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clk_1kHz__PM_ACT_MSK 0x08u
#define Clk_1kHz__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clk_1kHz__PM_STBY_MSK 0x08u

/* SRAM_Ctl */
#define SRAM_Ctl_Sync_ctrl_reg__0__MASK 0x01u
#define SRAM_Ctl_Sync_ctrl_reg__0__POS 0
#define SRAM_Ctl_Sync_ctrl_reg__1__MASK 0x02u
#define SRAM_Ctl_Sync_ctrl_reg__1__POS 1
#define SRAM_Ctl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SRAM_Ctl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define SRAM_Ctl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define SRAM_Ctl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define SRAM_Ctl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define SRAM_Ctl_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define SRAM_Ctl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define SRAM_Ctl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define SRAM_Ctl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define SRAM_Ctl_Sync_ctrl_reg__2__MASK 0x04u
#define SRAM_Ctl_Sync_ctrl_reg__2__POS 2
#define SRAM_Ctl_Sync_ctrl_reg__3__MASK 0x08u
#define SRAM_Ctl_Sync_ctrl_reg__3__POS 3
#define SRAM_Ctl_Sync_ctrl_reg__4__MASK 0x10u
#define SRAM_Ctl_Sync_ctrl_reg__4__POS 4
#define SRAM_Ctl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SRAM_Ctl_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB05_CTL
#define SRAM_Ctl_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define SRAM_Ctl_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB05_CTL
#define SRAM_Ctl_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define SRAM_Ctl_Sync_ctrl_reg__MASK 0x1Fu
#define SRAM_Ctl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SRAM_Ctl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SRAM_Ctl_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB05_MSK

/* Clk_24MHz */
#define Clk_24MHz__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clk_24MHz__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clk_24MHz__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clk_24MHz__CFG2_SRC_SEL_MASK 0x07u
#define Clk_24MHz__INDEX 0x00u
#define Clk_24MHz__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clk_24MHz__PM_ACT_MSK 0x01u
#define Clk_24MHz__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clk_24MHz__PM_STBY_MSK 0x01u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 78857142U
#define BCLK__BUS_CLK__KHZ 78857U
#define BCLK__BUS_CLK__MHZ 78U
#define CY_PROJECT_NAME "DTR-1 v2 HW"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x2000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000803Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x6000
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
