// Seed: 3321007611
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = 1;
  wire id_5;
  xnor primCall (id_4, id_2, id_6, id_5);
  uwire id_6 = 1'd0;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_4
  );
  assign id_2 = 1'b0;
  always id_2 <= #1 1;
endmodule
module module_2 (
    output tri0 id_0,
    input supply1 id_1,
    output wor id_2,
    output wor id_3
);
endmodule
module module_3 (
    output uwire id_0,
    inout supply1 id_1,
    input wire id_2,
    input wire id_3,
    input wor id_4,
    input tri1 id_5,
    input supply0 id_6,
    output tri1 id_7
);
  wire id_9;
  module_2 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
  assign id_0 = id_5;
  wire id_10;
  wand id_11 = 1;
endmodule
