--aula de 22/09/2022
-- display de 7 segmentos com 4 entradas 

entity aula1dia22092022 is

port(
signal a, b, c, d : in bit;
signal sa, sb, sc, sd, se, sf, sg : out bit 

); 
end entity aula1dia22092022; 

architecture arquivo_aula1dia22092022 of aula1dia22092022 is


begin

sa<= a or c or(b and d) or (not b and not d);
sb<= not b or (not c and not d) or (c and d);
sc<= b or not c or d;
sd<= a or (not b and not d) or (not b and c) or (c and not d) or (b and not c and d);
se<=(not b and not d) or (c and not d);
sf<= a or (not c and not d) or (b and not c) or (b and not d);
sg<= a or (b and not c) or (not b and c) or (c and not d);
end architecture arquivo_aula1dia22092022;
