{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "pd1.qsys pd1.BAK.qsys " "Backing up file \"pd1.qsys\" to \"pd1.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1655811560529 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "pd1/synthesis/pd1.v pd1.BAK.v " "Backing up file \"pd1/synthesis/pd1.v\" to \"pd1.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1655811560590 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys pd1.qsys " "Started upgrading IP component Qsys with file \"pd1.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1655811560591 ""}
{ "Info" "" "" "2022.06.21.13:39:26 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2022.06.21.13:39:26 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1655811566702 ""}
{ "Info" "" "" "2022.06.21.13:39:26 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2022.06.21.13:39:26 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1655811566709 ""}
{ "Info" "pd1_generation.rpt" "" "2022.06.21.13:39:32 Info: Saving generation log to D:/intelFPGA_lite/SDUP_PROJ/pd1" {  } {  } 0 0 "2022.06.21.13:39:32 Info: Saving generation log to D:/intelFPGA_lite/SDUP_PROJ/pd1" 0 0 "Shell" 0 -1 1655811572446 ""}
{ "Info" "" "" "2022.06.21.13:39:32 Info: Starting: Create simulation model" {  } {  } 0 0 "2022.06.21.13:39:32 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1655811572446 ""}
{ "Info" "" "" "2022.06.21.13:39:32 Info: qsys-generate D:\\intelFPGA_lite\\SDUP_PROJ\\pd1.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\intelFPGA_lite\\SDUP_PROJ\\pd1\\simulation --family=\"Cyclone V\" --part=5CGXFC7C7F23C8" {  } {  } 0 0 "2022.06.21.13:39:32 Info: qsys-generate D:\\intelFPGA_lite\\SDUP_PROJ\\pd1.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\intelFPGA_lite\\SDUP_PROJ\\pd1\\simulation --family=\"Cyclone V\" --part=5CGXFC7C7F23C8" 0 0 "Shell" 0 -1 1655811572450 ""}
{ "Info" "pd1.qsys" "" "2022.06.21.13:39:32 Info: Loading SDUP_PROJ" {  } {  } 0 0 "2022.06.21.13:39:32 Info: Loading SDUP_PROJ" 0 0 "Shell" 0 -1 1655811572498 ""}
{ "Info" "" "" "2022.06.21.13:39:32 Info: Reading input file" {  } {  } 0 0 "2022.06.21.13:39:32 Info: Reading input file" 0 0 "Shell" 0 -1 1655811572847 ""}
{ "Info" "" "" "2022.06.21.13:39:32 Info: Adding clk_0 \[clock_source 21.1\]" {  } {  } 0 0 "2022.06.21.13:39:32 Info: Adding clk_0 \[clock_source 21.1\]" 0 0 "Shell" 0 -1 1655811572849 ""}
{ "Info" "" "" "2022.06.21.13:39:32 Info: Parameterizing module clk_0" {  } {  } 0 0 "2022.06.21.13:39:32 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1655811572850 ""}
{ "Info" "" "" "2022.06.21.13:39:32 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 21.1\]" {  } {  } 0 0 "2022.06.21.13:39:32 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 21.1\]" 0 0 "Shell" 0 -1 1655811572850 ""}
{ "Info" "" "" "2022.06.21.13:39:32 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2022.06.21.13:39:32 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1655811572851 ""}
{ "Info" "" "" "2022.06.21.13:39:32 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 21.1\]" {  } {  } 0 0 "2022.06.21.13:39:32 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 21.1\]" 0 0 "Shell" 0 -1 1655811572851 ""}
{ "Info" "" "" "2022.06.21.13:39:32 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2022.06.21.13:39:32 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1655811572852 ""}
{ "Info" "" "" "2022.06.21.13:39:32 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 21.1\]" {  } {  } 0 0 "2022.06.21.13:39:32 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 21.1\]" 0 0 "Shell" 0 -1 1655811572853 ""}
{ "Info" "" "" "2022.06.21.13:39:32 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2022.06.21.13:39:32 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1655811572854 ""}
{ "Info" "" "" "2022.06.21.13:39:32 Info: Building connections" {  } {  } 0 0 "2022.06.21.13:39:32 Info: Building connections" 0 0 "Shell" 0 -1 1655811572855 ""}
{ "Info" "" "" "2022.06.21.13:39:32 Info: Parameterizing connections" {  } {  } 0 0 "2022.06.21.13:39:32 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1655811572856 ""}
{ "Info" "" "" "2022.06.21.13:39:32 Info: Validating" {  } {  } 0 0 "2022.06.21.13:39:32 Info: Validating" 0 0 "Shell" 0 -1 1655811572857 ""}
{ "Info" "" "" "2022.06.21.13:39:33 Info: Done reading input file" {  } {  } 0 0 "2022.06.21.13:39:33 Info: Done reading input file" 0 0 "Shell" 0 -1 1655811573395 ""}
{ "Info" "" "" "2022.06.21.13:39:34 Info: pd1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2022.06.21.13:39:34 Info: pd1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1655811574224 ""}
{ "Warning" "" "" "2022.06.21.13:39:34 Warning: pd1.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver" {  } {  } 0 0 "2022.06.21.13:39:34 Warning: pd1.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1655811574225 ""}
{ "Info" "" "" "2022.06.21.13:39:34 Info: pd1: Generating pd1 \"pd1\" for SIM_VERILOG" {  } {  } 0 0 "2022.06.21.13:39:34 Info: pd1: Generating pd1 \"pd1\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1655811574464 ""}
{ "Info" "" "" "2022.06.21.13:39:38 Info: jtag_uart_0: Starting RTL generation for module 'pd1_jtag_uart_0'" {  } {  } 0 0 "2022.06.21.13:39:38 Info: jtag_uart_0: Starting RTL generation for module 'pd1_jtag_uart_0'" 0 0 "Shell" 0 -1 1655811578854 ""}
{ "Info" "  ]" "" "2022.06.21.13:39:38 Info: jtag_uart_0:   Generation command is \[exec D:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=pd1_jtag_uart_0 --dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0002_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0002_jtag_uart_0_gen//pd1_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0002_jtag_uart_0_gen" {  } {  } 0 0 "2022.06.21.13:39:38 Info: jtag_uart_0:   Generation command is \[exec D:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=pd1_jtag_uart_0 --dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0002_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0002_jtag_uart_0_gen//pd1_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0002_jtag_uart_0_gen" 0 0 "Shell" 0 -1 1655811578854 ""}
{ "Info" "" "" "2022.06.21.13:39:39 Info: jtag_uart_0: Done RTL generation for module 'pd1_jtag_uart_0'" {  } {  } 0 0 "2022.06.21.13:39:39 Info: jtag_uart_0: Done RTL generation for module 'pd1_jtag_uart_0'" 0 0 "Shell" 0 -1 1655811579548 ""}
{ "Info" "" "" "2022.06.21.13:39:39 Info: jtag_uart_0: \"pd1\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2022.06.21.13:39:39 Info: jtag_uart_0: \"pd1\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1655811579560 ""}
{ "Info" "" "" "2022.06.21.13:39:40 Info: nios2_gen2_0: \"pd1\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2022.06.21.13:39:40 Info: nios2_gen2_0: \"pd1\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1655811580274 ""}
{ "Info" "" "" "2022.06.21.13:39:40 Info: onchip_memory2_0: Starting RTL generation for module 'pd1_onchip_memory2_0'" {  } {  } 0 0 "2022.06.21.13:39:40 Info: onchip_memory2_0: Starting RTL generation for module 'pd1_onchip_memory2_0'" 0 0 "Shell" 0 -1 1655811580314 ""}
{ "Info" "  ]" "" "2022.06.21.13:39:40 Info: onchip_memory2_0:   Generation command is \[exec D:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pd1_onchip_memory2_0 --dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0003_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0003_onchip_memory2_0_gen//pd1_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0003_onchip_memory2_0_gen" {  } {  } 0 0 "2022.06.21.13:39:40 Info: onchip_memory2_0:   Generation command is \[exec D:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pd1_onchip_memory2_0 --dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0003_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0003_onchip_memory2_0_gen//pd1_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0003_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1655811580314 ""}
{ "Info" "" "" "2022.06.21.13:39:40 Info: onchip_memory2_0: Done RTL generation for module 'pd1_onchip_memory2_0'" {  } {  } 0 0 "2022.06.21.13:39:40 Info: onchip_memory2_0: Done RTL generation for module 'pd1_onchip_memory2_0'" 0 0 "Shell" 0 -1 1655811580570 ""}
{ "Info" "" "" "2022.06.21.13:39:40 Info: onchip_memory2_0: \"pd1\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2022.06.21.13:39:40 Info: onchip_memory2_0: \"pd1\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1655811580582 ""}
{ "Info" "" "" "2022.06.21.13:39:43 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.06.21.13:39:43 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1655811583421 ""}
{ "Info" "" "" "2022.06.21.13:39:43 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.06.21.13:39:43 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1655811583840 ""}
{ "Info" "" "" "2022.06.21.13:39:44 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.06.21.13:39:44 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1655811584263 ""}
{ "Info" "" "" "2022.06.21.13:39:45 Info: mm_interconnect_0: \"pd1\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2022.06.21.13:39:45 Info: mm_interconnect_0: \"pd1\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1655811585839 ""}
{ "Info" "" "" "2022.06.21.13:39:45 Info: irq_mapper: \"pd1\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2022.06.21.13:39:45 Info: irq_mapper: \"pd1\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1655811585862 ""}
{ "Info" "" "" "2022.06.21.13:39:45 Info: rst_controller: \"pd1\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2022.06.21.13:39:45 Info: rst_controller: \"pd1\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1655811585880 ""}
{ "Info" "" "" "2022.06.21.13:39:45 Info: cpu: Starting RTL generation for module 'pd1_nios2_gen2_0_cpu'" {  } {  } 0 0 "2022.06.21.13:39:45 Info: cpu: Starting RTL generation for module 'pd1_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1655811585895 ""}
{ "Info" "  ]" "" "2022.06.21.13:39:45 Info: cpu:   Generation command is \[exec D:/intelFPGA_lite/21.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/21.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=pd1_nios2_gen2_0_cpu --dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0006_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/21.1/quartus/bin64/ --verilog --config=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0006_cpu_gen//pd1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0006_cpu_gen" {  } {  } 0 0 "2022.06.21.13:39:45 Info: cpu:   Generation command is \[exec D:/intelFPGA_lite/21.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/21.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=pd1_nios2_gen2_0_cpu --dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0006_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/21.1/quartus/bin64/ --verilog --config=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0006_cpu_gen//pd1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0006_cpu_gen" 0 0 "Shell" 0 -1 1655811585895 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: cpu: # 2022.06.21 13:39:46 (*) Starting Nios II generation" {  } {  } 0 0 "2022.06.21.13:39:48 Info: cpu: # 2022.06.21 13:39:46 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1655811588008 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: cpu: # 2022.06.21 13:39:46 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2022.06.21.13:39:48 Info: cpu: # 2022.06.21 13:39:46 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1655811588008 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: cpu: # 2022.06.21 13:39:46 (*)   Creating all objects for CPU" {  } {  } 0 0 "2022.06.21.13:39:48 Info: cpu: # 2022.06.21 13:39:46 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1655811588008 ""}
{ "Info" "pd1_nios2_gen2_0_cpu_nios2_waves.do'" "" "2022.06.21.13:39:48 Info: cpu: # 2022.06.21 13:39:47 (*)   Creating 'C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0006_cpu_gen/" {  } {  } 0 0 "2022.06.21.13:39:48 Info: cpu: # 2022.06.21 13:39:47 (*)   Creating 'C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0006_cpu_gen/" 0 0 "Shell" 0 -1 1655811588009 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: cpu: # 2022.06.21 13:39:47 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2022.06.21.13:39:48 Info: cpu: # 2022.06.21 13:39:47 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1655811588009 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: cpu: # 2022.06.21 13:39:47 (*)   Creating plain-text RTL" {  } {  } 0 0 "2022.06.21.13:39:48 Info: cpu: # 2022.06.21 13:39:47 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1655811588009 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: cpu: # 2022.06.21 13:39:47 (*) Done Nios II generation" {  } {  } 0 0 "2022.06.21.13:39:48 Info: cpu: # 2022.06.21 13:39:47 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1655811588009 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: cpu: Done RTL generation for module 'pd1_nios2_gen2_0_cpu'" {  } {  } 0 0 "2022.06.21.13:39:48 Info: cpu: Done RTL generation for module 'pd1_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1655811588010 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2022.06.21.13:39:48 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1655811588073 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2022.06.21.13:39:48 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1655811588099 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2022.06.21.13:39:48 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1655811588103 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2022.06.21.13:39:48 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1655811588105 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2022.06.21.13:39:48 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1655811588108 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2022.06.21.13:39:48 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1655811588121 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.06.21.13:39:48 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1655811588131 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2022.06.21.13:39:48 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1655811588139 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2022.06.21.13:39:48 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1655811588147 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2022.06.21.13:39:48 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1655811588155 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.06.21.13:39:48 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1655811588161 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2022.06.21.13:39:48 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1655811588165 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.06.21.13:39:48 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1655811588190 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2022.06.21.13:39:48 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1655811588216 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.06.21.13:39:48 Info: Reusing file D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation/submodules" {  } {  } 0 0 "2022.06.21.13:39:48 Info: Reusing file D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation/submodules" 0 0 "Shell" 0 -1 1655811588217 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2022.06.21.13:39:48 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1655811588231 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.06.21.13:39:48 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1655811588258 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.06.21.13:39:48 Info: Reusing file D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation/submodules" {  } {  } 0 0 "2022.06.21.13:39:48 Info: Reusing file D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation/submodules" 0 0 "Shell" 0 -1 1655811588259 ""}
{ "Info" "" "" "2022.06.21.13:39:48 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2022.06.21.13:39:48 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1655811588278 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.06.21.13:39:48 Info: Reusing file D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation/submodules" {  } {  } 0 0 "2022.06.21.13:39:48 Info: Reusing file D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation/submodules" 0 0 "Shell" 0 -1 1655811588279 ""}
{ "Info" "" "" "2022.06.21.13:39:49 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2022.06.21.13:39:49 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1655811589121 ""}
{ "Info" "" "" "2022.06.21.13:39:49 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2022.06.21.13:39:49 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1655811589145 ""}
{ "Info" "" "" "2022.06.21.13:39:49 Info: pd1: Done \"pd1\" with 26 modules, 46 files" {  } {  } 0 0 "2022.06.21.13:39:49 Info: pd1: Done \"pd1\" with 26 modules, 46 files" 0 0 "Shell" 0 -1 1655811589145 ""}
{ "Info" "" "" "2022.06.21.13:39:49 Info: qsys-generate succeeded." {  } {  } 0 0 "2022.06.21.13:39:49 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1655811589199 ""}
{ "Info" "" "" "2022.06.21.13:39:49 Info: Finished: Create simulation model" {  } {  } 0 0 "2022.06.21.13:39:49 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1655811589199 ""}
{ "Info" "" "" "2022.06.21.13:39:49 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2022.06.21.13:39:49 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1655811589199 ""}
{ "Info" " --use-relative-paths=true" "" "2022.06.21.13:39:49 Info: sim-script-gen --spd=D:\\intelFPGA_lite\\SDUP_PROJ\\pd1\\pd1.spd --output-directory=D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation" {  } {  } 0 0 "2022.06.21.13:39:49 Info: sim-script-gen --spd=D:\\intelFPGA_lite\\SDUP_PROJ\\pd1\\pd1.spd --output-directory=D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation" 0 0 "Shell" 0 -1 1655811589200 ""}
{ "Info" " --use-relative-paths=true" "" "2022.06.21.13:39:49 Info: Doing: ip-make-simscript --spd=D:\\intelFPGA_lite\\SDUP_PROJ\\pd1\\pd1.spd --output-directory=D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation" {  } {  } 0 0 "2022.06.21.13:39:49 Info: Doing: ip-make-simscript --spd=D:\\intelFPGA_lite\\SDUP_PROJ\\pd1\\pd1.spd --output-directory=D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation" 0 0 "Shell" 0 -1 1655811589206 ""}
{ "Info" " directory:" "" "2022.06.21.13:39:50 Info: Generating the following file(s) for MODELSIM simulator in D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation" {  } {  } 0 0 "2022.06.21.13:39:50 Info: Generating the following file(s) for MODELSIM simulator in D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation" 0 0 "Shell" 0 -1 1655811590979 ""}
{ "Info" "msim_setup.tcl" "" "2022.06.21.13:39:50 Info:     mentor" {  } {  } 0 0 "2022.06.21.13:39:50 Info:     mentor" 0 0 "Shell" 0 -1 1655811590998 ""}
{ "Info" " directory:" "" "2022.06.21.13:39:51 Info: Generating the following file(s) for VCS simulator in D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation" {  } {  } 0 0 "2022.06.21.13:39:51 Info: Generating the following file(s) for VCS simulator in D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation" 0 0 "Shell" 0 -1 1655811591003 ""}
{ "Info" "vcs_setup.sh" "" "2022.06.21.13:39:51 Info:     synopsys/vcs" {  } {  } 0 0 "2022.06.21.13:39:51 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1655811591004 ""}
{ "Info" " directory:" "" "2022.06.21.13:39:51 Info: Generating the following file(s) for VCSMX simulator in D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation" {  } {  } 0 0 "2022.06.21.13:39:51 Info: Generating the following file(s) for VCSMX simulator in D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation" 0 0 "Shell" 0 -1 1655811591009 ""}
{ "Info" "synopsys_sim.setup" "" "2022.06.21.13:39:51 Info:     synopsys/vcsmx" {  } {  } 0 0 "2022.06.21.13:39:51 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1655811591011 ""}
{ "Info" "vcsmx_setup.sh" "" "2022.06.21.13:39:51 Info:     synopsys/vcsmx" {  } {  } 0 0 "2022.06.21.13:39:51 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1655811591011 ""}
{ "Info" " directory:" "" "2022.06.21.13:39:51 Info: Generating the following file(s) for NCSIM simulator in D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation" {  } {  } 0 0 "2022.06.21.13:39:51 Info: Generating the following file(s) for NCSIM simulator in D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation" 0 0 "Shell" 0 -1 1655811591034 ""}
{ "Info" "cds.lib" "" "2022.06.21.13:39:51 Info:     cadence" {  } {  } 0 0 "2022.06.21.13:39:51 Info:     cadence" 0 0 "Shell" 0 -1 1655811591035 ""}
{ "Info" "hdl.var" "" "2022.06.21.13:39:51 Info:     cadence" {  } {  } 0 0 "2022.06.21.13:39:51 Info:     cadence" 0 0 "Shell" 0 -1 1655811591046 ""}
{ "Info" "ncsim_setup.sh" "" "2022.06.21.13:39:51 Info:     cadence" {  } {  } 0 0 "2022.06.21.13:39:51 Info:     cadence" 0 0 "Shell" 0 -1 1655811591076 ""}
{ "Info" " directory" "" "2022.06.21.13:39:51 Info:     25 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2022.06.21.13:39:51 Info:     25 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1655811591076 ""}
{ "Info" " directory:" "" "2022.06.21.13:39:51 Info: Generating the following file(s) for RIVIERA simulator in D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation" {  } {  } 0 0 "2022.06.21.13:39:51 Info: Generating the following file(s) for RIVIERA simulator in D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation" 0 0 "Shell" 0 -1 1655811591079 ""}
{ "Info" "rivierapro_setup.tcl" "" "2022.06.21.13:39:51 Info:     aldec" {  } {  } 0 0 "2022.06.21.13:39:51 Info:     aldec" 0 0 "Shell" 0 -1 1655811591080 ""}
{ "Info" "." "" "2022.06.21.13:39:51 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation" {  } {  } 0 0 "2022.06.21.13:39:51 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation" 0 0 "Shell" 0 -1 1655811591080 ""}
{ "Info" "" "" "2022.06.21.13:39:51 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2022.06.21.13:39:51 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1655811591080 ""}
{ "Info" "" "" "2022.06.21.13:39:51 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2022.06.21.13:39:51 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1655811591081 ""}
{ "Info" "" "" "2022.06.21.13:39:51 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2022.06.21.13:39:51 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1655811591081 ""}
{ "Info" "" "" "2022.06.21.13:39:51 Info: qsys-generate D:\\intelFPGA_lite\\SDUP_PROJ\\pd1.qsys --block-symbol-file --output-directory=D:\\intelFPGA_lite\\SDUP_PROJ\\pd1 --family=\"Cyclone V\" --part=5CGXFC7C7F23C8" {  } {  } 0 0 "2022.06.21.13:39:51 Info: qsys-generate D:\\intelFPGA_lite\\SDUP_PROJ\\pd1.qsys --block-symbol-file --output-directory=D:\\intelFPGA_lite\\SDUP_PROJ\\pd1 --family=\"Cyclone V\" --part=5CGXFC7C7F23C8" 0 0 "Shell" 0 -1 1655811591081 ""}
{ "Info" "pd1.qsys" "" "2022.06.21.13:39:51 Info: Loading SDUP_PROJ" {  } {  } 0 0 "2022.06.21.13:39:51 Info: Loading SDUP_PROJ" 0 0 "Shell" 0 -1 1655811591083 ""}
{ "Info" "" "" "2022.06.21.13:39:51 Info: Reading input file" {  } {  } 0 0 "2022.06.21.13:39:51 Info: Reading input file" 0 0 "Shell" 0 -1 1655811591482 ""}
{ "Info" "" "" "2022.06.21.13:39:51 Info: Adding clk_0 \[clock_source 21.1\]" {  } {  } 0 0 "2022.06.21.13:39:51 Info: Adding clk_0 \[clock_source 21.1\]" 0 0 "Shell" 0 -1 1655811591484 ""}
{ "Info" "" "" "2022.06.21.13:39:51 Info: Parameterizing module clk_0" {  } {  } 0 0 "2022.06.21.13:39:51 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1655811591484 ""}
{ "Info" "" "" "2022.06.21.13:39:51 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 21.1\]" {  } {  } 0 0 "2022.06.21.13:39:51 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 21.1\]" 0 0 "Shell" 0 -1 1655811591484 ""}
{ "Info" "" "" "2022.06.21.13:39:51 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2022.06.21.13:39:51 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1655811591484 ""}
{ "Info" "" "" "2022.06.21.13:39:51 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 21.1\]" {  } {  } 0 0 "2022.06.21.13:39:51 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 21.1\]" 0 0 "Shell" 0 -1 1655811591485 ""}
{ "Info" "" "" "2022.06.21.13:39:51 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2022.06.21.13:39:51 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1655811591485 ""}
{ "Info" "" "" "2022.06.21.13:39:51 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 21.1\]" {  } {  } 0 0 "2022.06.21.13:39:51 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 21.1\]" 0 0 "Shell" 0 -1 1655811591486 ""}
{ "Info" "" "" "2022.06.21.13:39:51 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2022.06.21.13:39:51 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1655811591486 ""}
{ "Info" "" "" "2022.06.21.13:39:51 Info: Building connections" {  } {  } 0 0 "2022.06.21.13:39:51 Info: Building connections" 0 0 "Shell" 0 -1 1655811591486 ""}
{ "Info" "" "" "2022.06.21.13:39:51 Info: Parameterizing connections" {  } {  } 0 0 "2022.06.21.13:39:51 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1655811591488 ""}
{ "Info" "" "" "2022.06.21.13:39:51 Info: Validating" {  } {  } 0 0 "2022.06.21.13:39:51 Info: Validating" 0 0 "Shell" 0 -1 1655811591488 ""}
{ "Info" "" "" "2022.06.21.13:39:52 Info: Done reading input file" {  } {  } 0 0 "2022.06.21.13:39:52 Info: Done reading input file" 0 0 "Shell" 0 -1 1655811592004 ""}
{ "Info" "" "" "2022.06.21.13:39:52 Info: pd1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2022.06.21.13:39:52 Info: pd1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1655811592978 ""}
{ "Warning" "" "" "2022.06.21.13:39:52 Warning: pd1.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver" {  } {  } 0 0 "2022.06.21.13:39:52 Warning: pd1.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1655811592979 ""}
{ "Info" "" "" "2022.06.21.13:39:53 Info: qsys-generate succeeded." {  } {  } 0 0 "2022.06.21.13:39:53 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1655811593849 ""}
{ "Info" "" "" "2022.06.21.13:39:53 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2022.06.21.13:39:53 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1655811593849 ""}
{ "Info" "" "" "2022.06.21.13:39:53 Info:" {  } {  } 0 0 "2022.06.21.13:39:53 Info:" 0 0 "Shell" 0 -1 1655811593849 ""}
{ "Info" "" "" "2022.06.21.13:39:53 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2022.06.21.13:39:53 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1655811593849 ""}
{ "Info" "" "" "2022.06.21.13:39:53 Info: qsys-generate D:\\intelFPGA_lite\\SDUP_PROJ\\pd1.qsys --synthesis=VERILOG --output-directory=D:\\intelFPGA_lite\\SDUP_PROJ\\pd1\\synthesis --family=\"Cyclone V\" --part=5CGXFC7C7F23C8" {  } {  } 0 0 "2022.06.21.13:39:53 Info: qsys-generate D:\\intelFPGA_lite\\SDUP_PROJ\\pd1.qsys --synthesis=VERILOG --output-directory=D:\\intelFPGA_lite\\SDUP_PROJ\\pd1\\synthesis --family=\"Cyclone V\" --part=5CGXFC7C7F23C8" 0 0 "Shell" 0 -1 1655811593850 ""}
{ "Info" "pd1.qsys" "" "2022.06.21.13:39:53 Info: Loading SDUP_PROJ" {  } {  } 0 0 "2022.06.21.13:39:53 Info: Loading SDUP_PROJ" 0 0 "Shell" 0 -1 1655811593852 ""}
{ "Info" "" "" "2022.06.21.13:39:54 Info: Reading input file" {  } {  } 0 0 "2022.06.21.13:39:54 Info: Reading input file" 0 0 "Shell" 0 -1 1655811594476 ""}
{ "Info" "" "" "2022.06.21.13:39:54 Info: Adding clk_0 \[clock_source 21.1\]" {  } {  } 0 0 "2022.06.21.13:39:54 Info: Adding clk_0 \[clock_source 21.1\]" 0 0 "Shell" 0 -1 1655811594478 ""}
{ "Info" "" "" "2022.06.21.13:39:54 Info: Parameterizing module clk_0" {  } {  } 0 0 "2022.06.21.13:39:54 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1655811594479 ""}
{ "Info" "" "" "2022.06.21.13:39:54 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 21.1\]" {  } {  } 0 0 "2022.06.21.13:39:54 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 21.1\]" 0 0 "Shell" 0 -1 1655811594483 ""}
{ "Info" "" "" "2022.06.21.13:39:54 Info: Parameterizing module jtag_uart_0\n2022.06.21.13:39:54 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 21.1\]\n2022.06.21.13:39:54 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2022.06.21.13:39:54 Info: Parameterizing module jtag_uart_0\n2022.06.21.13:39:54 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 21.1\]\n2022.06.21.13:39:54 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1655811594483 ""}
{ "Info" "" "" "2022.06.21.13:39:54 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 21.1\]\n2022.06.21.13:39:54 Info: Parameterizing module onchip_memory2_0\n2022.06.21.13:39:54 Info: Building connections\n2022.06.21.13:39:54 Info: Parameterizing connections\n2022.06.21.13:39:54 Info: Validating" {  } {  } 0 0 "2022.06.21.13:39:54 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 21.1\]\n2022.06.21.13:39:54 Info: Parameterizing module onchip_memory2_0\n2022.06.21.13:39:54 Info: Building connections\n2022.06.21.13:39:54 Info: Parameterizing connections\n2022.06.21.13:39:54 Info: Validating" 0 0 "Shell" 0 -1 1655811594503 ""}
{ "Info" "" "" "2022.06.21.13:39:55 Info: Done reading input file" {  } {  } 0 0 "2022.06.21.13:39:55 Info: Done reading input file" 0 0 "Shell" 0 -1 1655811595113 ""}
{ "Info" "" "" "2022.06.21.13:39:56 Info: pd1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2022.06.21.13:39:56 Info: pd1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1655811596289 ""}
{ "Warning" "" "" "2022.06.21.13:39:56 Warning: pd1.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver" {  } {  } 0 0 "2022.06.21.13:39:56 Warning: pd1.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1655811596290 ""}
{ "Info" "" "" "2022.06.21.13:39:56 Info: pd1: Generating pd1 \"pd1\" for QUARTUS_SYNTH" {  } {  } 0 0 "2022.06.21.13:39:56 Info: pd1: Generating pd1 \"pd1\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1655811596581 ""}
{ "Info" "" "" "2022.06.21.13:40:00 Info: jtag_uart_0: Starting RTL generation for module 'pd1_jtag_uart_0'" {  } {  } 0 0 "2022.06.21.13:40:00 Info: jtag_uart_0: Starting RTL generation for module 'pd1_jtag_uart_0'" 0 0 "Shell" 0 -1 1655811600864 ""}
{ "Info" "pd1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]" "" "2022.06.21.13:40:00 Info: jtag_uart_0:   Generation command is \[exec D:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=pd1_jtag_uart_0 --dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0025_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0025_jtag_uart_0_gen/" {  } {  } 0 0 "2022.06.21.13:40:00 Info: jtag_uart_0:   Generation command is \[exec D:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=pd1_jtag_uart_0 --dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0025_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0025_jtag_uart_0_gen/" 0 0 "Shell" 0 -1 1655811600864 ""}
{ "Info" "" "" "2022.06.21.13:40:01 Info: jtag_uart_0: Done RTL generation for module 'pd1_jtag_uart_0'" {  } {  } 0 0 "2022.06.21.13:40:01 Info: jtag_uart_0: Done RTL generation for module 'pd1_jtag_uart_0'" 0 0 "Shell" 0 -1 1655811601195 ""}
{ "Info" "" "" "2022.06.21.13:40:01 Info: jtag_uart_0: \"pd1\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2022.06.21.13:40:01 Info: jtag_uart_0: \"pd1\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1655811601204 ""}
{ "Info" "" "" "2022.06.21.13:40:01 Info: nios2_gen2_0: \"pd1\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2022.06.21.13:40:01 Info: nios2_gen2_0: \"pd1\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1655811601967 ""}
{ "Info" "" "" "2022.06.21.13:40:01 Info: onchip_memory2_0: Starting RTL generation for module 'pd1_onchip_memory2_0'" {  } {  } 0 0 "2022.06.21.13:40:01 Info: onchip_memory2_0: Starting RTL generation for module 'pd1_onchip_memory2_0'" 0 0 "Shell" 0 -1 1655811601971 ""}
{ "Info" "pd1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2022.06.21.13:40:01 Info: onchip_memory2_0:   Generation command is \[exec D:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pd1_onchip_memory2_0 --dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0026_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0026_onchip_memory2_0_gen/" {  } {  } 0 0 "2022.06.21.13:40:01 Info: onchip_memory2_0:   Generation command is \[exec D:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pd1_onchip_memory2_0 --dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0026_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0026_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1655811601971 ""}
{ "Info" "" "" "2022.06.21.13:40:02 Info: onchip_memory2_0: Done RTL generation for module 'pd1_onchip_memory2_0'" {  } {  } 0 0 "2022.06.21.13:40:02 Info: onchip_memory2_0: Done RTL generation for module 'pd1_onchip_memory2_0'" 0 0 "Shell" 0 -1 1655811602214 ""}
{ "Info" "" "" "2022.06.21.13:40:02 Info: onchip_memory2_0: \"pd1\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2022.06.21.13:40:02 Info: onchip_memory2_0: \"pd1\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1655811602225 ""}
{ "Info" "" "" "2022.06.21.13:40:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.06.21.13:40:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1655811605028 ""}
{ "Info" "" "" "2022.06.21.13:40:05 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.06.21.13:40:05 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1655811605416 ""}
{ "Info" "" "" "2022.06.21.13:40:05 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.06.21.13:40:05 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1655811605835 ""}
{ "Info" "" "" "2022.06.21.13:40:07 Info: mm_interconnect_0: \"pd1\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2022.06.21.13:40:07 Info: mm_interconnect_0: \"pd1\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1655811607672 ""}
{ "Info" "" "" "2022.06.21.13:40:07 Info: irq_mapper: \"pd1\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2022.06.21.13:40:07 Info: irq_mapper: \"pd1\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1655811607677 ""}
{ "Info" "" "" "2022.06.21.13:40:07 Info: rst_controller: \"pd1\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2022.06.21.13:40:07 Info: rst_controller: \"pd1\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1655811607693 ""}
{ "Info" "" "" "2022.06.21.13:40:07 Info: cpu: Starting RTL generation for module 'pd1_nios2_gen2_0_cpu'" {  } {  } 0 0 "2022.06.21.13:40:07 Info: cpu: Starting RTL generation for module 'pd1_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1655811607703 ""}
{ "Info" "pd1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2022.06.21.13:40:07 Info: cpu:   Generation command is \[exec D:/intelFPGA_lite/21.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/21.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=pd1_nios2_gen2_0_cpu --dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0029_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/21.1/quartus/bin64/ --verilog --config=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0029_cpu_gen/" {  } {  } 0 0 "2022.06.21.13:40:07 Info: cpu:   Generation command is \[exec D:/intelFPGA_lite/21.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/21.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=pd1_nios2_gen2_0_cpu --dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0029_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/21.1/quartus/bin64/ --verilog --config=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0029_cpu_gen/" 0 0 "Shell" 0 -1 1655811607704 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: cpu: # 2022.06.21 13:40:08 (*) Starting Nios II generation" {  } {  } 0 0 "2022.06.21.13:40:09 Info: cpu: # 2022.06.21 13:40:08 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1655811609569 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: cpu: # 2022.06.21 13:40:08 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2022.06.21.13:40:09 Info: cpu: # 2022.06.21 13:40:08 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1655811609569 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: cpu: # 2022.06.21 13:40:08 (*)   Creating all objects for CPU" {  } {  } 0 0 "2022.06.21.13:40:09 Info: cpu: # 2022.06.21 13:40:08 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1655811609570 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: cpu: # 2022.06.21 13:40:09 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2022.06.21.13:40:09 Info: cpu: # 2022.06.21 13:40:09 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1655811609570 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: cpu: # 2022.06.21 13:40:09 (*)   Creating plain-text RTL" {  } {  } 0 0 "2022.06.21.13:40:09 Info: cpu: # 2022.06.21 13:40:09 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1655811609570 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: cpu: # 2022.06.21 13:40:09 (*) Done Nios II generation" {  } {  } 0 0 "2022.06.21.13:40:09 Info: cpu: # 2022.06.21 13:40:09 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1655811609570 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: cpu: Done RTL generation for module 'pd1_nios2_gen2_0_cpu'" {  } {  } 0 0 "2022.06.21.13:40:09 Info: cpu: Done RTL generation for module 'pd1_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1655811609571 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2022.06.21.13:40:09 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1655811609615 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2022.06.21.13:40:09 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1655811609618 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2022.06.21.13:40:09 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1655811609619 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2022.06.21.13:40:09 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1655811609621 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2022.06.21.13:40:09 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1655811609623 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2022.06.21.13:40:09 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1655811609625 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.06.21.13:40:09 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1655811609634 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2022.06.21.13:40:09 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1655811609646 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2022.06.21.13:40:09 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1655811609655 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2022.06.21.13:40:09 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1655811609664 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.06.21.13:40:09 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1655811609668 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2022.06.21.13:40:09 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1655811609674 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.06.21.13:40:09 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1655811609695 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2022.06.21.13:40:09 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1655811609713 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.06.21.13:40:09 Info: Reusing file D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules" {  } {  } 0 0 "2022.06.21.13:40:09 Info: Reusing file D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules" 0 0 "Shell" 0 -1 1655811609714 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2022.06.21.13:40:09 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1655811609718 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.06.21.13:40:09 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1655811609729 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.06.21.13:40:09 Info: Reusing file D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules" {  } {  } 0 0 "2022.06.21.13:40:09 Info: Reusing file D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules" 0 0 "Shell" 0 -1 1655811609730 ""}
{ "Info" "" "" "2022.06.21.13:40:09 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2022.06.21.13:40:09 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1655811609746 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.06.21.13:40:09 Info: Reusing file D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules" {  } {  } 0 0 "2022.06.21.13:40:09 Info: Reusing file D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules" 0 0 "Shell" 0 -1 1655811609748 ""}
{ "Info" "" "" "2022.06.21.13:40:10 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2022.06.21.13:40:10 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1655811610547 ""}
{ "Info" "" "" "2022.06.21.13:40:10 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2022.06.21.13:40:10 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1655811610550 ""}
{ "Info" "" "" "2022.06.21.13:40:10 Info: pd1: Done \"pd1\" with 26 modules, 39 files" {  } {  } 0 0 "2022.06.21.13:40:10 Info: pd1: Done \"pd1\" with 26 modules, 39 files" 0 0 "Shell" 0 -1 1655811610550 ""}
{ "Info" "" "" "2022.06.21.13:40:10 Info: qsys-generate succeeded." {  } {  } 0 0 "2022.06.21.13:40:10 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1655811610785 ""}
{ "Info" "" "" "2022.06.21.13:40:10 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2022.06.21.13:40:10 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1655811610785 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys pd1.qsys " "Completed upgrading IP component Qsys with file \"pd1.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1655811610994 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga_lite/21.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script d:/intelfpga_lite/21.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1655811611354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 3 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655811611354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 13:40:11 2022 " "Processing ended: Tue Jun 21 13:40:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655811611354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655811611354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655811611354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1655811611354 ""}
