Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu May  9 10:19:11 2019
| Host         : jacoboffersen running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.794        0.000                      0                20401        0.020        0.000                      0                20401        3.500        0.000                       0                  7218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.794        0.000                      0                20366        0.020        0.000                      0                20366        3.750        0.000                       0                  7202  
sys_clk_pin         4.987        0.000                      0                   35        0.226        0.000                      0                   35        3.500        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 0.419ns (6.697%)  route 5.837ns (93.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.672     2.980    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X17Y40         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=382, routed)         5.837     9.236    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/areset
    SLICE_X38Y22         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.561    12.753    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/aclk
    SLICE_X38Y22         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[2]/C
                         clock pessimism              0.130    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X38Y22         FDRE (Setup_fdre_C_R)       -0.699    12.030    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.030    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_active_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 0.419ns (6.714%)  route 5.821ns (93.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.672     2.980    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X17Y40         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=382, routed)         5.821     9.220    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/areset
    SLICE_X38Y18         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_active_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.565    12.757    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/aclk
    SLICE_X38Y18         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_active_reg/C
                         clock pessimism              0.130    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y18         FDRE (Setup_fdre_C_R)       -0.699    12.034    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_active_reg
  -------------------------------------------------------------------
                         required time                         12.034    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             3.013ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 1.040ns (16.139%)  route 5.404ns (83.861%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 12.755 - 10.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.711     3.019    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X0Y30          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.518     3.537 f  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/Q
                         net (fo=25, routed)          2.017     5.554    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/s_axi_rready
    SLICE_X18Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.678 f  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/mesg_reg[40]_i_2__1/O
                         net (fo=7, routed)           0.624     6.302    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_thread_loop[2].r_cmd_active_reg[2]
    SLICE_X22Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.426 f  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/mesg_reg[40]_i_1__1/O
                         net (fo=43, routed)          1.442     7.869    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/m_valid_i
    SLICE_X37Y20         LUT5 (Prop_lut5_I3_O)        0.124     7.993 f  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq[3]_i_1__2/O
                         net (fo=17, routed)          0.645     8.638    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq
    SLICE_X36Y21         LUT5 (Prop_lut5_I0_O)        0.150     8.788 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.state[1]_i_1__2/O
                         net (fo=1, routed)           0.675     9.463    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.state[1]_i_1__2_n_0
    SLICE_X36Y21         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.563    12.755    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/aclk
    SLICE_X36Y21         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]/C
                         clock pessimism              0.130    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X36Y21         FDRE (Setup_fdre_C_D)       -0.255    12.476    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  3.013    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 1.014ns (15.984%)  route 5.330ns (84.016%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.711     3.019    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X0Y30          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.518     3.537 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/Q
                         net (fo=25, routed)          2.017     5.554    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/s_axi_rready
    SLICE_X18Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.678 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/mesg_reg[40]_i_2__1/O
                         net (fo=7, routed)           0.624     6.302    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_thread_loop[2].r_cmd_active_reg[2]
    SLICE_X22Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.426 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/mesg_reg[40]_i_1__1/O
                         net (fo=43, routed)          1.442     7.869    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/m_valid_i
    SLICE_X37Y20         LUT5 (Prop_lut5_I3_O)        0.124     7.993 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq[3]_i_1__2/O
                         net (fo=17, routed)          0.505     8.498    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq
    SLICE_X38Y21         LUT4 (Prop_lut4_I0_O)        0.124     8.622 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg[11]_i_1__5/O
                         net (fo=8, routed)           0.741     9.363    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg
    SLICE_X35Y23         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.485    12.677    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/aclk
    SLICE_X35Y23         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[10]/C
                         clock pessimism              0.130    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X35Y23         FDRE (Setup_fdre_C_CE)      -0.205    12.448    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.448    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 1.014ns (15.984%)  route 5.330ns (84.016%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.711     3.019    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X0Y30          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.518     3.537 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/Q
                         net (fo=25, routed)          2.017     5.554    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/s_axi_rready
    SLICE_X18Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.678 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/mesg_reg[40]_i_2__1/O
                         net (fo=7, routed)           0.624     6.302    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_thread_loop[2].r_cmd_active_reg[2]
    SLICE_X22Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.426 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/mesg_reg[40]_i_1__1/O
                         net (fo=43, routed)          1.442     7.869    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/m_valid_i
    SLICE_X37Y20         LUT5 (Prop_lut5_I3_O)        0.124     7.993 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq[3]_i_1__2/O
                         net (fo=17, routed)          0.505     8.498    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq
    SLICE_X38Y21         LUT4 (Prop_lut4_I0_O)        0.124     8.622 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg[11]_i_1__5/O
                         net (fo=8, routed)           0.741     9.363    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg
    SLICE_X35Y23         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.485    12.677    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/aclk
    SLICE_X35Y23         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[11]/C
                         clock pessimism              0.130    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X35Y23         FDRE (Setup_fdre_C_CE)      -0.205    12.448    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.448    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 1.014ns (15.984%)  route 5.330ns (84.016%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.711     3.019    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X0Y30          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.518     3.537 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]/Q
                         net (fo=25, routed)          2.017     5.554    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/s_axi_rready
    SLICE_X18Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.678 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/mesg_reg[40]_i_2__1/O
                         net (fo=7, routed)           0.624     6.302    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_thread_loop[2].r_cmd_active_reg[2]
    SLICE_X22Y17         LUT5 (Prop_lut5_I0_O)        0.124     6.426 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/mesg_reg[40]_i_1__1/O
                         net (fo=43, routed)          1.442     7.869    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/m_valid_i
    SLICE_X37Y20         LUT5 (Prop_lut5_I3_O)        0.124     7.993 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq[3]_i_1__2/O
                         net (fo=17, routed)          0.505     8.498    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq
    SLICE_X38Y21         LUT4 (Prop_lut4_I0_O)        0.124     8.622 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg[11]_i_1__5/O
                         net (fo=8, routed)           0.741     9.363    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg
    SLICE_X35Y23         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.485    12.677    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/aclk
    SLICE_X35Y23         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[8]/C
                         clock pessimism              0.130    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X35Y23         FDRE (Setup_fdre_C_CE)      -0.205    12.448    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.448    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/beat_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 0.419ns (7.155%)  route 5.437ns (92.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.672     2.980    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X17Y40         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=382, routed)         5.437     8.836    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/areset
    SLICE_X32Y15         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/beat_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.494    12.686    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/aclk
    SLICE_X32Y15         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/beat_cnt_reg[6]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X32Y15         FDRE (Setup_fdre_C_R)       -0.699    11.963    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/beat_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         11.963    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  3.127    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/last_pop_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 0.419ns (7.015%)  route 5.554ns (92.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.672     2.980    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X17Y40         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=382, routed)         5.554     8.953    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/areset
    SLICE_X36Y20         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/last_pop_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.564    12.756    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/aclk
    SLICE_X36Y20         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/last_pop_reg[2]/C
                         clock pessimism              0.130    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X36Y20         FDRE (Setup_fdre_C_R)       -0.604    12.128    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/last_pop_reg[2]
  -------------------------------------------------------------------
                         required time                         12.128    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/last_pop_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 0.419ns (7.015%)  route 5.554ns (92.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.672     2.980    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X17Y40         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=382, routed)         5.554     8.953    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/areset
    SLICE_X36Y20         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/last_pop_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.564    12.756    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/aclk
    SLICE_X36Y20         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/last_pop_reg[3]/C
                         clock pessimism              0.130    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X36Y20         FDRE (Setup_fdre_C_R)       -0.604    12.128    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/last_pop_reg[3]
  -------------------------------------------------------------------
                         required time                         12.128    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/last_pop_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 0.419ns (7.015%)  route 5.554ns (92.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.672     2.980    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X17Y40         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=382, routed)         5.554     8.953    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/areset
    SLICE_X36Y20         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/last_pop_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        1.564    12.756    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/aclk
    SLICE_X36Y20         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/last_pop_reg[4]/C
                         clock pessimism              0.130    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X36Y20         FDRE (Setup_fdre_C_R)       -0.604    12.128    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/last_pop_reg[4]
  -------------------------------------------------------------------
                         required time                         12.128    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  3.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.177%)  route 0.192ns (50.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.559     0.900    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/aclk
    SLICE_X23Y51         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_reg/Q
                         net (fo=2, routed)           0.192     1.233    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_reg_n_0
    SLICE_X21Y52         LUT6 (Prop_lut6_I0_O)        0.045     1.278 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.278    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1_n_0
    SLICE_X21Y52         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.830     1.200    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/aclk
    SLICE_X21Y52         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state_reg[2]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y52         FDRE (Hold_fdre_C_D)         0.092     1.258    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1032]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.644%)  route 0.215ns (60.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.563     0.904    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X18Y43         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1032]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1032]/Q
                         net (fo=1, routed)           0.215     1.259    mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wdata[7]
    SLICE_X22Y40         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.827     1.197    mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X22Y40         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.076     1.239    mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.000%)  route 0.241ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.561     0.902    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X16Y53         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.148     1.050 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][36]/Q
                         net (fo=1, routed)           0.241     1.291    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/DIA0
    SLICE_X16Y47         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.832     1.202    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X16Y47         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.029     1.173    
    SLICE_X16Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.267    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.696%)  route 0.241ns (65.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.562     0.903    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X15Y50         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][51]/Q
                         net (fo=1, routed)           0.241     1.272    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIB1
    SLICE_X16Y45         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.831     1.201    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X16Y45         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB_D1/CLK
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.071     1.243    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/skid_buffer_reg[1057]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.087%)  route 0.201ns (51.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.552     0.893    mem_interface0/design_1_wrapper0/design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y67         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y67         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  mem_interface0/design_1_wrapper0/design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/Q
                         net (fo=3, routed)           0.201     1.234    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/m_axi_bresp[1]
    SLICE_X23Y65         LUT4 (Prop_lut4_I0_O)        0.045     1.279 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/skid_buffer[1057]_i_1/O
                         net (fo=1, routed)           0.000     1.279    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0
    SLICE_X23Y65         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/skid_buffer_reg[1057]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.821     1.191    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/aclk
    SLICE_X23Y65         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/skid_buffer_reg[1057]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X23Y65         FDRE (Hold_fdre_C_D)         0.092     1.249    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/skid_buffer_reg[1057]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1040]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.980%)  route 0.203ns (59.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.560     0.901    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X22Y45         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1040]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1040]/Q
                         net (fo=1, routed)           0.203     1.245    mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wdata[15]
    SLICE_X21Y42         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.829     1.199    mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X21Y42         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.047     1.212    mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.029%)  route 0.248ns (65.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.562     0.903    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X18Y52         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][33]/Q
                         net (fo=1, routed)           0.248     1.279    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIB1
    SLICE_X20Y47         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.831     1.201    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X20Y47         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1/CLK
                         clock pessimism             -0.029     1.172    
    SLICE_X20Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.071     1.243    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.590     0.931    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y43         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=39, routed)          0.218     1.290    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/ADDRD0
    SLICE_X38Y43         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.859     1.229    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X38Y43         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X38Y43         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.253    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.590     0.931    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y43         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=39, routed)          0.218     1.290    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/ADDRD0
    SLICE_X38Y43         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.859     1.229    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X38Y43         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X38Y43         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.253    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.590     0.931    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y43         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=39, routed)          0.218     1.290    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/ADDRD0
    SLICE_X38Y43         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7202, routed)        0.859     1.229    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X38Y43         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X38Y43         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.253    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      mem_interface0/design_1_wrapper0/design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7    mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6    mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y35   mem_interface0/design_1_wrapper0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y46   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[108]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y46   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[109]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y47   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y46   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[110]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y46   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[111]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y32   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y30   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y30   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y30   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y30   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y30   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y30   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y30   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y30   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y30   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 pwm_dual0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/dir_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.217%)  route 2.328ns (76.783%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.745     5.413    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y30         FDRE                                         r  pwm_dual0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     5.869 f  pwm_dual0/counter_reg[4]/Q
                         net (fo=10, routed)          1.521     7.391    pwm_dual0/counter_reg__0[4]
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.515 r  pwm_dual0/dir[1]_i_2/O
                         net (fo=2, routed)           0.807     8.322    pwm_dual0/dir[1]_i_2_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.446 r  pwm_dual0/dir[0]_i_1/O
                         net (fo=1, routed)           0.000     8.446    pwm_dual0/dir[0]_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  pwm_dual0/dir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.568    12.960    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X42Y30         FDRE                                         r  pwm_dual0/dir_reg[0]/C
                         clock pessimism              0.429    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.079    13.433    pwm_dual0/dir_reg[0]
  -------------------------------------------------------------------
                         required time                         13.433    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 pwm_dual0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/dir_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.934ns (32.012%)  route 1.984ns (67.988%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.746     5.414    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y31         FDRE                                         r  pwm_dual0/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  pwm_dual0/counter_reg[6]/Q
                         net (fo=10, routed)          1.162     7.033    pwm_dual0/counter_reg__0[6]
    SLICE_X42Y29         LUT5 (Prop_lut5_I0_O)        0.150     7.183 r  pwm_dual0/green_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.821     8.004    pwm_dual0/green_OBUF[4]_inst_i_2_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I3_O)        0.328     8.332 r  pwm_dual0/dir[1]_i_1/O
                         net (fo=1, routed)           0.000     8.332    pwm_dual0/dir[1]_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  pwm_dual0/dir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.568    12.960    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X42Y30         FDRE                                         r  pwm_dual0/dir_reg[1]/C
                         clock pessimism              0.429    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.081    13.435    pwm_dual0/dir_reg[1]
  -------------------------------------------------------------------
                         required time                         13.435    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 pwm_dual0/dir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.642ns (28.793%)  route 1.588ns (71.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.745     5.413    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X42Y30         FDRE                                         r  pwm_dual0/dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     5.931 r  pwm_dual0/dir_reg[1]/Q
                         net (fo=5, routed)           0.739     6.670    pwm_dual0/dir_reg_n_0_[1]
    SLICE_X42Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.794 r  pwm_dual0/counter[10]_i_1/O
                         net (fo=11, routed)          0.849     7.643    pwm_dual0/counter[10]_i_1_n_0
    SLICE_X42Y31         FDRE                                         r  pwm_dual0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.569    12.961    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X42Y31         FDRE                                         r  pwm_dual0/counter_reg[0]/C
                         clock pessimism              0.429    13.390    
                         clock uncertainty           -0.035    13.355    
    SLICE_X42Y31         FDRE (Setup_fdre_C_R)       -0.524    12.831    pwm_dual0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 pwm_dual0/dir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.668ns (29.998%)  route 1.559ns (70.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 12.963 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.745     5.413    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X42Y30         FDRE                                         r  pwm_dual0/dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     5.931 f  pwm_dual0/dir_reg[1]/Q
                         net (fo=5, routed)           0.739     6.670    pwm_dual0/dir_reg_n_0_[1]
    SLICE_X42Y30         LUT1 (Prop_lut1_I0_O)        0.150     6.820 r  pwm_dual0/counter[10]_i_2/O
                         net (fo=11, routed)          0.820     7.640    pwm_dual0/counter[10]_i_2_n_0
    SLICE_X41Y32         FDRE                                         r  pwm_dual0/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.571    12.963    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y32         FDRE                                         r  pwm_dual0/counter_reg[10]/C
                         clock pessimism              0.429    13.392    
                         clock uncertainty           -0.035    13.357    
    SLICE_X41Y32         FDRE (Setup_fdre_C_CE)      -0.436    12.921    pwm_dual0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 pwm_dual0/dir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.668ns (29.998%)  route 1.559ns (70.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 12.963 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.745     5.413    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X42Y30         FDRE                                         r  pwm_dual0/dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     5.931 f  pwm_dual0/dir_reg[1]/Q
                         net (fo=5, routed)           0.739     6.670    pwm_dual0/dir_reg_n_0_[1]
    SLICE_X42Y30         LUT1 (Prop_lut1_I0_O)        0.150     6.820 r  pwm_dual0/counter[10]_i_2/O
                         net (fo=11, routed)          0.820     7.640    pwm_dual0/counter[10]_i_2_n_0
    SLICE_X41Y32         FDRE                                         r  pwm_dual0/counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.571    12.963    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y32         FDRE                                         r  pwm_dual0/counter_reg[9]/C
                         clock pessimism              0.429    13.392    
                         clock uncertainty           -0.035    13.357    
    SLICE_X41Y32         FDRE (Setup_fdre_C_CE)      -0.436    12.921    pwm_dual0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 pwm_dual0/dir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.642ns (31.067%)  route 1.424ns (68.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 12.963 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.745     5.413    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X42Y30         FDRE                                         r  pwm_dual0/dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     5.931 r  pwm_dual0/dir_reg[1]/Q
                         net (fo=5, routed)           0.739     6.670    pwm_dual0/dir_reg_n_0_[1]
    SLICE_X42Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.794 r  pwm_dual0/counter[10]_i_1/O
                         net (fo=11, routed)          0.685     7.480    pwm_dual0/counter[10]_i_1_n_0
    SLICE_X41Y32         FDRE                                         r  pwm_dual0/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.571    12.963    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y32         FDRE                                         r  pwm_dual0/counter_reg[10]/C
                         clock pessimism              0.429    13.392    
                         clock uncertainty           -0.035    13.357    
    SLICE_X41Y32         FDRE (Setup_fdre_C_R)       -0.429    12.928    pwm_dual0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 pwm_dual0/dir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.642ns (31.067%)  route 1.424ns (68.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 12.963 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.745     5.413    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X42Y30         FDRE                                         r  pwm_dual0/dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     5.931 r  pwm_dual0/dir_reg[1]/Q
                         net (fo=5, routed)           0.739     6.670    pwm_dual0/dir_reg_n_0_[1]
    SLICE_X42Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.794 r  pwm_dual0/counter[10]_i_1/O
                         net (fo=11, routed)          0.685     7.480    pwm_dual0/counter[10]_i_1_n_0
    SLICE_X41Y32         FDRE                                         r  pwm_dual0/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.571    12.963    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y32         FDRE                                         r  pwm_dual0/counter_reg[9]/C
                         clock pessimism              0.429    13.392    
                         clock uncertainty           -0.035    13.357    
    SLICE_X41Y32         FDRE (Setup_fdre_C_R)       -0.429    12.928    pwm_dual0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 pwm_dual0/dir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.668ns (32.150%)  route 1.410ns (67.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.745     5.413    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X42Y30         FDRE                                         r  pwm_dual0/dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     5.931 f  pwm_dual0/dir_reg[1]/Q
                         net (fo=5, routed)           0.739     6.670    pwm_dual0/dir_reg_n_0_[1]
    SLICE_X42Y30         LUT1 (Prop_lut1_I0_O)        0.150     6.820 r  pwm_dual0/counter[10]_i_2/O
                         net (fo=11, routed)          0.671     7.491    pwm_dual0/counter[10]_i_2_n_0
    SLICE_X42Y31         FDRE                                         r  pwm_dual0/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.569    12.961    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X42Y31         FDRE                                         r  pwm_dual0/counter_reg[0]/C
                         clock pessimism              0.429    13.390    
                         clock uncertainty           -0.035    13.355    
    SLICE_X42Y31         FDRE (Setup_fdre_C_CE)      -0.400    12.955    pwm_dual0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 pwm_dual0/dir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.668ns (34.026%)  route 1.295ns (65.974%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.745     5.413    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X42Y30         FDRE                                         r  pwm_dual0/dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     5.931 f  pwm_dual0/dir_reg[1]/Q
                         net (fo=5, routed)           0.739     6.670    pwm_dual0/dir_reg_n_0_[1]
    SLICE_X42Y30         LUT1 (Prop_lut1_I0_O)        0.150     6.820 r  pwm_dual0/counter[10]_i_2/O
                         net (fo=11, routed)          0.556     7.377    pwm_dual0/counter[10]_i_2_n_0
    SLICE_X41Y31         FDRE                                         r  pwm_dual0/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.569    12.961    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y31         FDRE                                         r  pwm_dual0/counter_reg[5]/C
                         clock pessimism              0.429    13.390    
                         clock uncertainty           -0.035    13.355    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.436    12.919    pwm_dual0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 pwm_dual0/dir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.668ns (34.026%)  route 1.295ns (65.974%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.745     5.413    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X42Y30         FDRE                                         r  pwm_dual0/dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     5.931 f  pwm_dual0/dir_reg[1]/Q
                         net (fo=5, routed)           0.739     6.670    pwm_dual0/dir_reg_n_0_[1]
    SLICE_X42Y30         LUT1 (Prop_lut1_I0_O)        0.150     6.820 r  pwm_dual0/counter[10]_i_2/O
                         net (fo=11, routed)          0.556     7.377    pwm_dual0/counter[10]_i_2_n_0
    SLICE_X41Y31         FDRE                                         r  pwm_dual0/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.569    12.961    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y31         FDRE                                         r  pwm_dual0/counter_reg[6]/C
                         clock pessimism              0.429    13.390    
                         clock uncertainty           -0.035    13.355    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.436    12.919    pwm_dual0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  5.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 pwm_dual0/dir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/dir_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.220%)  route 0.138ns (39.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.586     1.498    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X42Y30         FDRE                                         r  pwm_dual0/dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  pwm_dual0/dir_reg[1]/Q
                         net (fo=5, routed)           0.138     1.800    pwm_dual0/dir_reg_n_0_[1]
    SLICE_X42Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.845 r  pwm_dual0/dir[1]_i_1/O
                         net (fo=1, routed)           0.000     1.845    pwm_dual0/dir[1]_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  pwm_dual0/dir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.853     2.012    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X42Y30         FDRE                                         r  pwm_dual0/dir_reg[1]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.121     1.619    pwm_dual0/dir_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 pwm_dual0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/dir_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.418%)  route 0.252ns (57.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.587     1.499    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y31         FDRE                                         r  pwm_dual0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141     1.640 f  pwm_dual0/counter_reg[5]/Q
                         net (fo=11, routed)          0.252     1.892    pwm_dual0/counter_reg__0[5]
    SLICE_X42Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.937 r  pwm_dual0/dir[0]_i_1/O
                         net (fo=1, routed)           0.000     1.937    pwm_dual0/dir[0]_i_1_n_0
    SLICE_X42Y30         FDRE                                         r  pwm_dual0/dir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.853     2.012    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X42Y30         FDRE                                         r  pwm_dual0/dir_reg[0]/C
                         clock pessimism             -0.500     1.512    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.121     1.633    pwm_dual0/dir_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 pwm_dual0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.311ns (69.953%)  route 0.134ns (30.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.587     1.499    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X42Y31         FDRE                                         r  pwm_dual0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  pwm_dual0/counter_reg[0]/Q
                         net (fo=8, routed)           0.134     1.796    pwm_dual0/counter_reg__0[0]
    SLICE_X41Y30         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.943 r  pwm_dual0/minusOp_carry/O[0]
                         net (fo=1, routed)           0.000     1.943    pwm_dual0/counter[1]
    SLICE_X41Y30         FDRE                                         r  pwm_dual0/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.853     2.012    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y30         FDRE                                         r  pwm_dual0/counter_reg[1]/C
                         clock pessimism             -0.500     1.512    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105     1.617    pwm_dual0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 pwm_dual0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.268ns (60.458%)  route 0.175ns (39.542%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.586     1.498    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y30         FDRE                                         r  pwm_dual0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  pwm_dual0/counter_reg[2]/Q
                         net (fo=11, routed)          0.175     1.814    pwm_dual0/counter_reg__0[2]
    SLICE_X41Y30         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.941 r  pwm_dual0/minusOp_carry/O[3]
                         net (fo=1, routed)           0.000     1.941    pwm_dual0/counter[4]
    SLICE_X41Y30         FDRE                                         r  pwm_dual0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.853     2.012    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y30         FDRE                                         r  pwm_dual0/counter_reg[4]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105     1.603    pwm_dual0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 pwm_dual0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.143%)  route 0.195ns (43.857%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.587     1.499    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y31         FDRE                                         r  pwm_dual0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  pwm_dual0/counter_reg[8]/Q
                         net (fo=7, routed)           0.195     1.834    pwm_dual0/counter_reg__0[8]
    SLICE_X41Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.879 r  pwm_dual0/minusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.879    pwm_dual0/minusOp_carry__0_i_1_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.942 r  pwm_dual0/minusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.942    pwm_dual0/counter[8]
    SLICE_X41Y31         FDRE                                         r  pwm_dual0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.854     2.013    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y31         FDRE                                         r  pwm_dual0/counter_reg[8]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.105     1.604    pwm_dual0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 pwm_dual0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.251ns (56.471%)  route 0.193ns (43.529%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.587     1.499    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y31         FDRE                                         r  pwm_dual0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  pwm_dual0/counter_reg[5]/Q
                         net (fo=11, routed)          0.193     1.833    pwm_dual0/counter_reg__0[5]
    SLICE_X41Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  pwm_dual0/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.878    pwm_dual0/minusOp_carry__0_i_3_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.943 r  pwm_dual0/minusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.943    pwm_dual0/counter[6]
    SLICE_X41Y31         FDRE                                         r  pwm_dual0/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.854     2.013    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y31         FDRE                                         r  pwm_dual0/counter_reg[6]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.105     1.604    pwm_dual0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 pwm_dual0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.251ns (56.463%)  route 0.194ns (43.537%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.588     1.500    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y32         FDRE                                         r  pwm_dual0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  pwm_dual0/counter_reg[9]/Q
                         net (fo=6, routed)           0.194     1.834    pwm_dual0/counter_reg__0[9]
    SLICE_X41Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.879 r  pwm_dual0/minusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.879    pwm_dual0/minusOp_carry__1_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.944 r  pwm_dual0/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.944    pwm_dual0/counter[10]
    SLICE_X41Y32         FDRE                                         r  pwm_dual0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.855     2.014    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y32         FDRE                                         r  pwm_dual0/counter_reg[10]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.105     1.605    pwm_dual0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 pwm_dual0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.256ns (57.210%)  route 0.191ns (42.790%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.587     1.499    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y31         FDRE                                         r  pwm_dual0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  pwm_dual0/counter_reg[5]/Q
                         net (fo=11, routed)          0.191     1.831    pwm_dual0/counter_reg__0[5]
    SLICE_X41Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.876 r  pwm_dual0/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.876    pwm_dual0/minusOp_carry__0_i_4_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.946 r  pwm_dual0/minusOp_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.946    pwm_dual0/counter[5]
    SLICE_X41Y31         FDRE                                         r  pwm_dual0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.854     2.013    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y31         FDRE                                         r  pwm_dual0/counter_reg[5]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.105     1.604    pwm_dual0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 pwm_dual0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.256ns (57.202%)  route 0.192ns (42.799%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.588     1.500    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y32         FDRE                                         r  pwm_dual0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  pwm_dual0/counter_reg[9]/Q
                         net (fo=6, routed)           0.192     1.832    pwm_dual0/counter_reg__0[9]
    SLICE_X41Y32         LUT2 (Prop_lut2_I1_O)        0.045     1.877 r  pwm_dual0/minusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.877    pwm_dual0/minusOp_carry__1_i_2_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.947 r  pwm_dual0/minusOp_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.947    pwm_dual0/counter[9]
    SLICE_X41Y32         FDRE                                         r  pwm_dual0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.855     2.014    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y32         FDRE                                         r  pwm_dual0/counter_reg[9]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.105     1.605    pwm_dual0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 pwm_dual0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.331ns (71.246%)  route 0.134ns (28.754%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.587     1.499    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X42Y31         FDRE                                         r  pwm_dual0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  pwm_dual0/counter_reg[0]/Q
                         net (fo=8, routed)           0.134     1.796    pwm_dual0/counter_reg__0[0]
    SLICE_X41Y30         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.963 r  pwm_dual0/minusOp_carry/O[2]
                         net (fo=1, routed)           0.000     1.963    pwm_dual0/counter[3]
    SLICE_X41Y30         FDRE                                         r  pwm_dual0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.853     2.012    pwm_dual0/BRAM_PORTB_0_clk
    SLICE_X41Y30         FDRE                                         r  pwm_dual0/counter_reg[3]/C
                         clock pessimism             -0.500     1.512    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105     1.617    pwm_dual0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.347    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y7     mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6     mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y31    pwm_dual0/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X41Y32    pwm_dual0/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X41Y30    pwm_dual0/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X41Y30    pwm_dual0/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X41Y30    pwm_dual0/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X41Y30    pwm_dual0/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X41Y31    pwm_dual0/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y31    pwm_dual0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y32    pwm_dual0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y30    pwm_dual0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y30    pwm_dual0/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y30    pwm_dual0/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y30    pwm_dual0/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y31    pwm_dual0/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y31    pwm_dual0/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y31    pwm_dual0/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y31    pwm_dual0/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y31    pwm_dual0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y31    pwm_dual0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y30    pwm_dual0/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y30    pwm_dual0/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y30    pwm_dual0/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y30    pwm_dual0/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y31    pwm_dual0/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y31    pwm_dual0/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y31    pwm_dual0/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y31    pwm_dual0/counter_reg[6]/C



