#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* SPI0_IntClock */
SPI0_IntClock__DIVIDER_MASK EQU 0x0000FFFF
SPI0_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
SPI0_IntClock__ENABLE_MASK EQU 0x80000000
SPI0_IntClock__MASK EQU 0x80000000
SPI0_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* ETH_MISO_1 */
ETH_MISO_1__0__DM__MASK EQU 0x38
ETH_MISO_1__0__DM__SHIFT EQU 3
ETH_MISO_1__0__DR EQU CYREG_PRT3_DR
ETH_MISO_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
ETH_MISO_1__0__HSIOM_MASK EQU 0x000000F0
ETH_MISO_1__0__HSIOM_SHIFT EQU 4
ETH_MISO_1__0__INTCFG EQU CYREG_PRT3_INTCFG
ETH_MISO_1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
ETH_MISO_1__0__MASK EQU 0x02
ETH_MISO_1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ETH_MISO_1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ETH_MISO_1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ETH_MISO_1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ETH_MISO_1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ETH_MISO_1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ETH_MISO_1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ETH_MISO_1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ETH_MISO_1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ETH_MISO_1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ETH_MISO_1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ETH_MISO_1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ETH_MISO_1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ETH_MISO_1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ETH_MISO_1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ETH_MISO_1__0__PC EQU CYREG_PRT3_PC
ETH_MISO_1__0__PC2 EQU CYREG_PRT3_PC2
ETH_MISO_1__0__PORT EQU 3
ETH_MISO_1__0__PS EQU CYREG_PRT3_PS
ETH_MISO_1__0__SHIFT EQU 1
ETH_MISO_1__DR EQU CYREG_PRT3_DR
ETH_MISO_1__INTCFG EQU CYREG_PRT3_INTCFG
ETH_MISO_1__INTSTAT EQU CYREG_PRT3_INTSTAT
ETH_MISO_1__MASK EQU 0x02
ETH_MISO_1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ETH_MISO_1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ETH_MISO_1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ETH_MISO_1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ETH_MISO_1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ETH_MISO_1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ETH_MISO_1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ETH_MISO_1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ETH_MISO_1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ETH_MISO_1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ETH_MISO_1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ETH_MISO_1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ETH_MISO_1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ETH_MISO_1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ETH_MISO_1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ETH_MISO_1__PC EQU CYREG_PRT3_PC
ETH_MISO_1__PC2 EQU CYREG_PRT3_PC2
ETH_MISO_1__PORT EQU 3
ETH_MISO_1__PS EQU CYREG_PRT3_PS
ETH_MISO_1__SHIFT EQU 1

/* ETH_MOSI_1 */
ETH_MOSI_1__0__DM__MASK EQU 0x07
ETH_MOSI_1__0__DM__SHIFT EQU 0
ETH_MOSI_1__0__DR EQU CYREG_PRT3_DR
ETH_MOSI_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
ETH_MOSI_1__0__HSIOM_MASK EQU 0x0000000F
ETH_MOSI_1__0__HSIOM_SHIFT EQU 0
ETH_MOSI_1__0__INTCFG EQU CYREG_PRT3_INTCFG
ETH_MOSI_1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
ETH_MOSI_1__0__MASK EQU 0x01
ETH_MOSI_1__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
ETH_MOSI_1__0__OUT_SEL_SHIFT EQU 0
ETH_MOSI_1__0__OUT_SEL_VAL EQU 0
ETH_MOSI_1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ETH_MOSI_1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ETH_MOSI_1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ETH_MOSI_1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ETH_MOSI_1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ETH_MOSI_1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ETH_MOSI_1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ETH_MOSI_1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ETH_MOSI_1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ETH_MOSI_1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ETH_MOSI_1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ETH_MOSI_1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ETH_MOSI_1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ETH_MOSI_1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ETH_MOSI_1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ETH_MOSI_1__0__PC EQU CYREG_PRT3_PC
ETH_MOSI_1__0__PC2 EQU CYREG_PRT3_PC2
ETH_MOSI_1__0__PORT EQU 3
ETH_MOSI_1__0__PS EQU CYREG_PRT3_PS
ETH_MOSI_1__0__SHIFT EQU 0
ETH_MOSI_1__DR EQU CYREG_PRT3_DR
ETH_MOSI_1__INTCFG EQU CYREG_PRT3_INTCFG
ETH_MOSI_1__INTSTAT EQU CYREG_PRT3_INTSTAT
ETH_MOSI_1__MASK EQU 0x01
ETH_MOSI_1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ETH_MOSI_1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ETH_MOSI_1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ETH_MOSI_1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ETH_MOSI_1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ETH_MOSI_1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ETH_MOSI_1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ETH_MOSI_1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ETH_MOSI_1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ETH_MOSI_1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ETH_MOSI_1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ETH_MOSI_1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ETH_MOSI_1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ETH_MOSI_1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ETH_MOSI_1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ETH_MOSI_1__PC EQU CYREG_PRT3_PC
ETH_MOSI_1__PC2 EQU CYREG_PRT3_PC2
ETH_MOSI_1__PORT EQU 3
ETH_MOSI_1__PS EQU CYREG_PRT3_PS
ETH_MOSI_1__SHIFT EQU 0

/* ETH_SCLK_1 */
ETH_SCLK_1__0__DM__MASK EQU 0x1C0000
ETH_SCLK_1__0__DM__SHIFT EQU 18
ETH_SCLK_1__0__DR EQU CYREG_PRT0_DR
ETH_SCLK_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ETH_SCLK_1__0__HSIOM_MASK EQU 0x0F000000
ETH_SCLK_1__0__HSIOM_SHIFT EQU 24
ETH_SCLK_1__0__INTCFG EQU CYREG_PRT0_INTCFG
ETH_SCLK_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
ETH_SCLK_1__0__MASK EQU 0x40
ETH_SCLK_1__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
ETH_SCLK_1__0__OUT_SEL_SHIFT EQU 12
ETH_SCLK_1__0__OUT_SEL_VAL EQU 1
ETH_SCLK_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ETH_SCLK_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ETH_SCLK_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ETH_SCLK_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ETH_SCLK_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ETH_SCLK_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ETH_SCLK_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ETH_SCLK_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ETH_SCLK_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ETH_SCLK_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ETH_SCLK_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ETH_SCLK_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ETH_SCLK_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ETH_SCLK_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ETH_SCLK_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ETH_SCLK_1__0__PC EQU CYREG_PRT0_PC
ETH_SCLK_1__0__PC2 EQU CYREG_PRT0_PC2
ETH_SCLK_1__0__PORT EQU 0
ETH_SCLK_1__0__PS EQU CYREG_PRT0_PS
ETH_SCLK_1__0__SHIFT EQU 6
ETH_SCLK_1__DR EQU CYREG_PRT0_DR
ETH_SCLK_1__INTCFG EQU CYREG_PRT0_INTCFG
ETH_SCLK_1__INTSTAT EQU CYREG_PRT0_INTSTAT
ETH_SCLK_1__MASK EQU 0x40
ETH_SCLK_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ETH_SCLK_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ETH_SCLK_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ETH_SCLK_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ETH_SCLK_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ETH_SCLK_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ETH_SCLK_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ETH_SCLK_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ETH_SCLK_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ETH_SCLK_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ETH_SCLK_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ETH_SCLK_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ETH_SCLK_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ETH_SCLK_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ETH_SCLK_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ETH_SCLK_1__PC EQU CYREG_PRT0_PC
ETH_SCLK_1__PC2 EQU CYREG_PRT0_PC2
ETH_SCLK_1__PORT EQU 0
ETH_SCLK_1__PS EQU CYREG_PRT0_PS
ETH_SCLK_1__SHIFT EQU 6

/* SPI0_BSPIM */
SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
SPI0_BSPIM_BitCounter_ST__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
SPI0_BSPIM_BitCounter_ST__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
SPI0_BSPIM_BitCounter_ST__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
SPI0_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_00
SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_00
SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_00
SPI0_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_00
SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
SPI0_BSPIM_BitCounter__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
SPI0_BSPIM_BitCounter__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
SPI0_BSPIM_BitCounter__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
SPI0_BSPIM_BitCounter__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
SPI0_BSPIM_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
SPI0_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
SPI0_BSPIM_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_00
SPI0_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
SPI0_BSPIM_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
SPI0_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI0_BSPIM_RxStsReg__4__POS EQU 4
SPI0_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI0_BSPIM_RxStsReg__5__POS EQU 5
SPI0_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI0_BSPIM_RxStsReg__6__POS EQU 6
SPI0_BSPIM_RxStsReg__MASK EQU 0x70
SPI0_BSPIM_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_02
SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
SPI0_BSPIM_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_02
SPI0_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI0_BSPIM_TxStsReg__0__POS EQU 0
SPI0_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI0_BSPIM_TxStsReg__1__POS EQU 1
SPI0_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI0_BSPIM_TxStsReg__2__POS EQU 2
SPI0_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI0_BSPIM_TxStsReg__3__POS EQU 3
SPI0_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI0_BSPIM_TxStsReg__4__POS EQU 4
SPI0_BSPIM_TxStsReg__MASK EQU 0x1F
SPI0_BSPIM_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_03
SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
SPI0_BSPIM_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_03
SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
SPI0_BSPIM_sR8_Dp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
SPI0_BSPIM_sR8_Dp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
SPI0_BSPIM_sR8_Dp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
SPI0_BSPIM_sR8_Dp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
SPI0_BSPIM_sR8_Dp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
SPI0_BSPIM_sR8_Dp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
SPI0_BSPIM_sR8_Dp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
SPI0_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
SPI0_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
SPI0_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
SPI0_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
SPI0_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
SPI0_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
SPI0_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
SPI0_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00

/* ETH_CSN_1 */
ETH_CSN_1__0__DM__MASK EQU 0x7000
ETH_CSN_1__0__DM__SHIFT EQU 12
ETH_CSN_1__0__DR EQU CYREG_PRT3_DR
ETH_CSN_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
ETH_CSN_1__0__HSIOM_MASK EQU 0x000F0000
ETH_CSN_1__0__HSIOM_SHIFT EQU 16
ETH_CSN_1__0__INTCFG EQU CYREG_PRT3_INTCFG
ETH_CSN_1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
ETH_CSN_1__0__MASK EQU 0x10
ETH_CSN_1__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
ETH_CSN_1__0__OUT_SEL_SHIFT EQU 8
ETH_CSN_1__0__OUT_SEL_VAL EQU 1
ETH_CSN_1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ETH_CSN_1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ETH_CSN_1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ETH_CSN_1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ETH_CSN_1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ETH_CSN_1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ETH_CSN_1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ETH_CSN_1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ETH_CSN_1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ETH_CSN_1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ETH_CSN_1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ETH_CSN_1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ETH_CSN_1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ETH_CSN_1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ETH_CSN_1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ETH_CSN_1__0__PC EQU CYREG_PRT3_PC
ETH_CSN_1__0__PC2 EQU CYREG_PRT3_PC2
ETH_CSN_1__0__PORT EQU 3
ETH_CSN_1__0__PS EQU CYREG_PRT3_PS
ETH_CSN_1__0__SHIFT EQU 4
ETH_CSN_1__DR EQU CYREG_PRT3_DR
ETH_CSN_1__INTCFG EQU CYREG_PRT3_INTCFG
ETH_CSN_1__INTSTAT EQU CYREG_PRT3_INTSTAT
ETH_CSN_1__MASK EQU 0x10
ETH_CSN_1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ETH_CSN_1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ETH_CSN_1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ETH_CSN_1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ETH_CSN_1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ETH_CSN_1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ETH_CSN_1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ETH_CSN_1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ETH_CSN_1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ETH_CSN_1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ETH_CSN_1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ETH_CSN_1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ETH_CSN_1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ETH_CSN_1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ETH_CSN_1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ETH_CSN_1__PC EQU CYREG_PRT3_PC
ETH_CSN_1__PC2 EQU CYREG_PRT3_PC2
ETH_CSN_1__PORT EQU 3
ETH_CSN_1__PS EQU CYREG_PRT3_PS
ETH_CSN_1__SHIFT EQU 4

/* GREEN */
GREEN__0__DM__MASK EQU 0x1C0
GREEN__0__DM__SHIFT EQU 6
GREEN__0__DR EQU CYREG_PRT0_DR
GREEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
GREEN__0__HSIOM_MASK EQU 0x00000F00
GREEN__0__HSIOM_SHIFT EQU 8
GREEN__0__INTCFG EQU CYREG_PRT0_INTCFG
GREEN__0__INTSTAT EQU CYREG_PRT0_INTSTAT
GREEN__0__MASK EQU 0x04
GREEN__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GREEN__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GREEN__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GREEN__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GREEN__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GREEN__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GREEN__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GREEN__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GREEN__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GREEN__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GREEN__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GREEN__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GREEN__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GREEN__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GREEN__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GREEN__0__PC EQU CYREG_PRT0_PC
GREEN__0__PC2 EQU CYREG_PRT0_PC2
GREEN__0__PORT EQU 0
GREEN__0__PS EQU CYREG_PRT0_PS
GREEN__0__SHIFT EQU 2
GREEN__DR EQU CYREG_PRT0_DR
GREEN__INTCFG EQU CYREG_PRT0_INTCFG
GREEN__INTSTAT EQU CYREG_PRT0_INTSTAT
GREEN__MASK EQU 0x04
GREEN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GREEN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GREEN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GREEN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GREEN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GREEN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GREEN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GREEN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GREEN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GREEN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GREEN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GREEN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GREEN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GREEN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GREEN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GREEN__PC EQU CYREG_PRT0_PC
GREEN__PC2 EQU CYREG_PRT0_PC2
GREEN__PORT EQU 0
GREEN__PS EQU CYREG_PRT0_PS
GREEN__SHIFT EQU 2

/* BLUE */
BLUE__0__DM__MASK EQU 0xE00
BLUE__0__DM__SHIFT EQU 9
BLUE__0__DR EQU CYREG_PRT0_DR
BLUE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
BLUE__0__HSIOM_MASK EQU 0x0000F000
BLUE__0__HSIOM_SHIFT EQU 12
BLUE__0__INTCFG EQU CYREG_PRT0_INTCFG
BLUE__0__INTSTAT EQU CYREG_PRT0_INTSTAT
BLUE__0__MASK EQU 0x08
BLUE__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BLUE__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BLUE__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BLUE__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BLUE__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BLUE__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BLUE__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BLUE__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BLUE__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BLUE__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BLUE__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BLUE__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BLUE__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BLUE__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BLUE__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BLUE__0__PC EQU CYREG_PRT0_PC
BLUE__0__PC2 EQU CYREG_PRT0_PC2
BLUE__0__PORT EQU 0
BLUE__0__PS EQU CYREG_PRT0_PS
BLUE__0__SHIFT EQU 3
BLUE__DR EQU CYREG_PRT0_DR
BLUE__INTCFG EQU CYREG_PRT0_INTCFG
BLUE__INTSTAT EQU CYREG_PRT0_INTSTAT
BLUE__MASK EQU 0x08
BLUE__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BLUE__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BLUE__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BLUE__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BLUE__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BLUE__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BLUE__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BLUE__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BLUE__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BLUE__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BLUE__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BLUE__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BLUE__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BLUE__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BLUE__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BLUE__PC EQU CYREG_PRT0_PC
BLUE__PC2 EQU CYREG_PRT0_PC2
BLUE__PORT EQU 0
BLUE__PS EQU CYREG_PRT0_PS
BLUE__SHIFT EQU 3

/* SDCS */
SDCS__0__DM__MASK EQU 0x07
SDCS__0__DM__SHIFT EQU 0
SDCS__0__DR EQU CYREG_PRT0_DR
SDCS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SDCS__0__HSIOM_MASK EQU 0x0000000F
SDCS__0__HSIOM_SHIFT EQU 0
SDCS__0__INTCFG EQU CYREG_PRT0_INTCFG
SDCS__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SDCS__0__MASK EQU 0x01
SDCS__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SDCS__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SDCS__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SDCS__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SDCS__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SDCS__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SDCS__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SDCS__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SDCS__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SDCS__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SDCS__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SDCS__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SDCS__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SDCS__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SDCS__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SDCS__0__PC EQU CYREG_PRT0_PC
SDCS__0__PC2 EQU CYREG_PRT0_PC2
SDCS__0__PORT EQU 0
SDCS__0__PS EQU CYREG_PRT0_PS
SDCS__0__SHIFT EQU 0
SDCS__DR EQU CYREG_PRT0_DR
SDCS__INTCFG EQU CYREG_PRT0_INTCFG
SDCS__INTSTAT EQU CYREG_PRT0_INTSTAT
SDCS__MASK EQU 0x01
SDCS__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SDCS__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SDCS__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SDCS__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SDCS__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SDCS__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SDCS__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SDCS__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SDCS__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SDCS__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SDCS__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SDCS__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SDCS__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SDCS__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SDCS__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SDCS__PC EQU CYREG_PRT0_PC
SDCS__PC2 EQU CYREG_PRT0_PC2
SDCS__PORT EQU 0
SDCS__PS EQU CYREG_PRT0_PS
SDCS__SHIFT EQU 0

/* RED */
RED__0__DM__MASK EQU 0x1C0000
RED__0__DM__SHIFT EQU 18
RED__0__DR EQU CYREG_PRT1_DR
RED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
RED__0__HSIOM_MASK EQU 0x0F000000
RED__0__HSIOM_SHIFT EQU 24
RED__0__INTCFG EQU CYREG_PRT1_INTCFG
RED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
RED__0__MASK EQU 0x40
RED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RED__0__PC EQU CYREG_PRT1_PC
RED__0__PC2 EQU CYREG_PRT1_PC2
RED__0__PORT EQU 1
RED__0__PS EQU CYREG_PRT1_PS
RED__0__SHIFT EQU 6
RED__DR EQU CYREG_PRT1_DR
RED__INTCFG EQU CYREG_PRT1_INTCFG
RED__INTSTAT EQU CYREG_PRT1_INTSTAT
RED__MASK EQU 0x40
RED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RED__PC EQU CYREG_PRT1_PC
RED__PC2 EQU CYREG_PRT1_PC2
RED__PORT EQU 1
RED__PS EQU CYREG_PRT1_PS
RED__SHIFT EQU 6

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC4A
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC4A_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
