<html>
<head>
<meta charset="UTF-8">
<title>Vl-final</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL____VL-FINAL">Click for Vl-final in the Full Manual</a></h3>

<p>Representation of a <span class="v">final</span> statement.</p><p>This is a product type introduced by <a href="FTY____DEFPROD.html">defprod</a>.</p> 
<h5>Fields</h5> 
<dl>
<dt>stmt  <a href="VL____VL-STMT.html">vl-stmt</a>
</dt> 
<dd>Represents the actual statement, e.g., <span class="v">$display("Goodbye");</span> 
          below.</dd> 
 
<dt>atts  <a href="VL____VL-ATTS.html">vl-atts</a>
</dt> 
<dd>Any attributes associated with this <span class="v">final</span> statement.</dd> 
 
<dt>loc  <a href="VL____VL-LOCATION.html">vl-location</a>
</dt> 
<dd>Where the final statemetn was found in the source code.</dd> 
 
</dl><p>SystemVerilog's <span class="v">final</span> statements are run at the end of 
simulation.  For instance,</p> 
 
<pre class="code">module mymod (a, b, ...) ;
  final $display("Goodbye");   &lt;-- final statement
endmodule</pre>
</body>
</html>
