\hypertarget{group___u_a_r_t___interrupt__definition}{}\doxysection{UART Interrupt Definitions}
\label{group___u_a_r_t___interrupt__definition}\index{UART Interrupt Definitions@{UART Interrupt Definitions}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga55f922ddcf513509710ade5d7c40a1db}\label{group___u_a_r_t___interrupt__definition_ga55f922ddcf513509710ade5d7c40a1db}} 
\#define {\bfseries UART\+\_\+\+IT\+\_\+\+PE}~((uint32\+\_\+t)(UART\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{USART\+\_\+\+CR1\+\_\+\+PEIE}}))
\item 
\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga552636e2af516d578856f5ee2ba71ed7}\label{group___u_a_r_t___interrupt__definition_ga552636e2af516d578856f5ee2ba71ed7}} 
\#define {\bfseries UART\+\_\+\+IT\+\_\+\+TXE}~((uint32\+\_\+t)(UART\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{USART\+\_\+\+CR1\+\_\+\+TXEIE}}))
\item 
\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_gab9a4dc4e8cea354fd60f4117513b2004}\label{group___u_a_r_t___interrupt__definition_gab9a4dc4e8cea354fd60f4117513b2004}} 
\#define {\bfseries UART\+\_\+\+IT\+\_\+\+TC}~((uint32\+\_\+t)(UART\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{USART\+\_\+\+CR1\+\_\+\+TCIE}}))
\item 
\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_gac1bedf7a65eb8c3f3c4b52bdb24b139d}\label{group___u_a_r_t___interrupt__definition_gac1bedf7a65eb8c3f3c4b52bdb24b139d}} 
\#define {\bfseries UART\+\_\+\+IT\+\_\+\+RXNE}~((uint32\+\_\+t)(UART\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{USART\+\_\+\+CR1\+\_\+\+RXNEIE}}))
\item 
\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga9781808d4f9999061fc2da36572191d9}\label{group___u_a_r_t___interrupt__definition_ga9781808d4f9999061fc2da36572191d9}} 
\#define {\bfseries UART\+\_\+\+IT\+\_\+\+IDLE}~((uint32\+\_\+t)(UART\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{USART\+\_\+\+CR1\+\_\+\+IDLEIE}}))
\item 
\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_gabca5e77508dc2dd9aa26fcb683d9b988}\label{group___u_a_r_t___interrupt__definition_gabca5e77508dc2dd9aa26fcb683d9b988}} 
\#define {\bfseries UART\+\_\+\+IT\+\_\+\+LBD}~((uint32\+\_\+t)(UART\+\_\+\+CR2\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{USART\+\_\+\+CR2\+\_\+\+LBDIE}}))
\item 
\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga986d271478550f9afa918262ca642333}\label{group___u_a_r_t___interrupt__definition_ga986d271478550f9afa918262ca642333}} 
\#define {\bfseries UART\+\_\+\+IT\+\_\+\+CTS}~((uint32\+\_\+t)(UART\+\_\+\+CR3\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{USART\+\_\+\+CR3\+\_\+\+CTSIE}}))
\item 
\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga8eb26d8edd9bf78ae8d3ad87dd51b618}\label{group___u_a_r_t___interrupt__definition_ga8eb26d8edd9bf78ae8d3ad87dd51b618}} 
\#define {\bfseries UART\+\_\+\+IT\+\_\+\+ERR}~((uint32\+\_\+t)(UART\+\_\+\+CR3\+\_\+\+REG\+\_\+\+INDEX $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{USART\+\_\+\+CR3\+\_\+\+EIE}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Elements values convention\+: 0x\+Y000\+XXXX
\begin{DoxyItemize}
\item XXXX \+: Interrupt mask (16 bits) in the Y register
\item Y \+: Interrupt source register (2bits)
\begin{DoxyItemize}
\item 0001\+: CR1 register
\item 0010\+: CR2 register
\item 0011\+: CR3 register 
\end{DoxyItemize}
\end{DoxyItemize}