# à¦¸à§à¦ªà¦¾à¦°à¦¸à§à¦•à§‡à¦²à¦¾à¦° à¦ªà§à¦°à¦¸à§‡à¦¸à¦°
## Chapter 21: Superscalar Processor

---

## ğŸ“Œ à¦¸à§à¦ªà¦¾à¦°à¦¸à§à¦•à§‡à¦²à¦¾à¦° à¦•à§€?

à¦¸à§à¦ªà¦¾à¦°à¦¸à§à¦•à§‡à¦²à¦¾à¦° à¦ªà§à¦°à¦¸à§‡à¦¸à¦° à¦¹à¦²à§‹ à¦à¦®à¦¨ CPU à¦¯à¦¾ à¦ªà§à¦°à¦¤à¦¿ clock cycle à¦ à¦à¦•à¦¾à¦§à¦¿à¦• instruction issue à¦“ execute à¦•à¦°à¦¤à§‡ à¦ªà¦¾à¦°à§‡à¥¤

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚               Scalar vs Superscalar                          â”‚
â”‚                                                              â”‚
â”‚  Scalar (1 instruction/cycle):                               â”‚
â”‚  â”Œâ”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”                               â”‚
â”‚  â”‚ I1 â”‚ â”‚ I2 â”‚ â”‚ I3 â”‚ â”‚ I4 â”‚  â†’ 4 cycles                   â”‚
â”‚  â””â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”˜                               â”‚
â”‚  Cycle: 1     2     3     4                                  â”‚
â”‚                                                              â”‚
â”‚  Superscalar (2 instructions/cycle):                         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”                                    â”‚
â”‚  â”‚ I1 â”‚ I2 â”‚ â”‚ I3 â”‚ I4 â”‚  â†’ 2 cycles                       â”‚
â”‚  â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜                                    â”‚
â”‚  Cycle:  1        2                                          â”‚
â”‚                                                              â”‚
â”‚  IPC (Instructions Per Cycle) = 2                           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ—ï¸ Superscalar Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    Superscalar Processor Pipeline                    â”‚
â”‚                                                                      â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚                      Instruction Fetch                          â”‚ â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚ â”‚
â”‚  â”‚  â”‚        Fetch 4-8 instructions per cycle                  â”‚   â”‚ â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                              â”‚                                       â”‚
â”‚                              â–¼                                       â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚                      Instruction Decode                         â”‚ â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”                          â”‚ â”‚
â”‚  â”‚  â”‚ Dec1 â”‚ â”‚ Dec2 â”‚ â”‚ Dec3 â”‚ â”‚ Dec4 â”‚  (Multiple decoders)     â”‚ â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”˜                          â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                              â”‚                                       â”‚
â”‚                              â–¼                                       â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚                  Register Renaming (RAT)                        â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                              â”‚                                       â”‚
â”‚                              â–¼                                       â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚              Instruction Queue / Reservation Stations          â”‚ â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚ â”‚
â”‚  â”‚  â”‚    Wait for operands, then issue to execution units     â”‚   â”‚ â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                              â”‚                                       â”‚
â”‚       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚
â”‚       â–¼                      â–¼                      â–¼               â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚
â”‚  â”‚   ALU   â”‚           â”‚   ALU   â”‚           â”‚  FPU    â”‚           â”‚
â”‚  â”‚   #1    â”‚           â”‚   #2    â”‚           â”‚         â”‚           â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚
â”‚       â”‚                      â”‚                      â”‚               â”‚
â”‚       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚
â”‚                              â–¼                                       â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚                   Reorder Buffer (ROB)                          â”‚ â”‚
â”‚  â”‚           Ensure in-order commit                                â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                              â”‚                                       â”‚
â”‚                              â–¼                                       â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚                        Commit                                   â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ”¢ Issue Width

### Modern Processor Issue Width

```
Processor          â”‚ Issue Width â”‚ Execution Units
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
Intel Skylake      â”‚     4       â”‚ 8 ports
Intel Alder Lake   â”‚     6       â”‚ 12 ports
AMD Zen 4          â”‚     6       â”‚ 10 ports
Apple M3           â”‚     8       â”‚ 13 ports
```

### Issue Limitations

```
Issue Width limited by:
1. Decode bandwidth
2. Dependency checking
3. Register file ports
4. Instruction mix
5. Branch mispredictions
```

---

## ğŸ“Š Instruction Level Parallelism (ILP)

### ILP Dependencies

```
1. True Dependency (RAW - Read After Write):
   I1: R1 = R2 + R3
   I2: R4 = R1 + R5    ; I2 needs R1 from I1
   
2. Anti-dependency (WAR - Write After Read):
   I1: R4 = R1 + R5
   I2: R1 = R2 + R3    ; I2 writes R1 that I1 reads
   
3. Output Dependency (WAW - Write After Write):
   I1: R1 = R2 + R3
   I2: R1 = R4 + R5    ; Both write R1
```

### Register Renaming

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                   Register Renaming                          â”‚
â”‚                                                              â”‚
â”‚  Original Code:         After Renaming:                      â”‚
â”‚  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€         â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                      â”‚
â”‚  R1 = R2 + R3           P1 = P2 + P3                        â”‚
â”‚  R4 = R1 + R5           P4 = P1 + P5                        â”‚
â”‚  R1 = R6 + R7           P6 = P7 + P8     â† No WAW!          â”‚
â”‚  R8 = R1 + R9           P9 = P6 + P10                       â”‚
â”‚                                                              â”‚
â”‚  RAT (Register Alias Table):                                â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                â”‚
â”‚  â”‚ Arch Reg â”‚ Physical Reg                 â”‚                â”‚
â”‚  â”‚   R1     â”‚   P6 (was P1)                â”‚                â”‚
â”‚  â”‚   R2     â”‚   P2                         â”‚                â”‚
â”‚  â”‚   R3     â”‚   P3                         â”‚                â”‚
â”‚  â”‚   R4     â”‚   P4                         â”‚                â”‚
â”‚  â”‚   ...    â”‚   ...                        â”‚                â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ”„ Reservation Stations

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                   Reservation Stations                       â”‚
â”‚                                                              â”‚
â”‚  Entry â”‚ Op  â”‚ Src1 â”‚ Ready1 â”‚ Src2 â”‚ Ready2 â”‚ Dest â”‚ FU   â”‚
â”‚  â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”‚
â”‚    0   â”‚ ADD â”‚  P1  â”‚   âœ“    â”‚  P2  â”‚   âœ“    â”‚  P5  â”‚ ALU1 â”‚
â”‚    1   â”‚ MUL â”‚  P3  â”‚   âœ“    â”‚  P4  â”‚   âœ—    â”‚  P6  â”‚ Wait â”‚
â”‚    2   â”‚ SUB â”‚  P5  â”‚   âœ—    â”‚  P7  â”‚   âœ“    â”‚  P8  â”‚ Wait â”‚
â”‚    3   â”‚ DIV â”‚  P9  â”‚   âœ“    â”‚  P10 â”‚   âœ“    â”‚  P11 â”‚ FPU  â”‚
â”‚                                                              â”‚
â”‚  When all sources ready â†’ Issue to execution unit            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“‹ Reorder Buffer (ROB)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                     Reorder Buffer                           â”‚
â”‚                                                              â”‚
â”‚  Head â”€â”€â”€â–¶ â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚
â”‚            â”‚ Idx â”‚   Inst   â”‚ State â”‚   Value  â”‚ Dest Reg â”‚â”‚
â”‚            â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤â”‚
â”‚            â”‚  0  â”‚ ADD R1.. â”‚ Commitâ”‚   42     â”‚    R1    â”‚â”‚
â”‚            â”‚  1  â”‚ MUL R2.. â”‚ Done  â”‚   100    â”‚    R2    â”‚â”‚
â”‚            â”‚  2  â”‚ LD R3..  â”‚ Exec  â”‚    -     â”‚    R3    â”‚â”‚
â”‚            â”‚  3  â”‚ BR ...   â”‚ Issue â”‚    -     â”‚    -     â”‚â”‚
â”‚  Tail â”€â”€â”€â–¶ â”‚  4  â”‚  Empty   â”‚   -   â”‚    -     â”‚    -     â”‚â”‚
â”‚            â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚
â”‚                                                              â”‚
â”‚  Purpose:                                                    â”‚
â”‚  - Maintain program order for commits                       â”‚
â”‚  - Enable precise exceptions                                 â”‚
â”‚  - Support speculative execution                            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ROB States

```
Issue  â†’ Instruction enters ROB
Execute â†’ Instruction executing
Done   â†’ Execution complete, waiting to commit
Commit â†’ Results written to architecture state
```

---

## âš¡ Execution Units

### Modern CPU Execution Ports

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              Intel Golden Cove Execution Ports               â”‚
â”‚                                                              â”‚
â”‚  Port 0: ALU, Vector, FMA, FADD, AES, Branch               â”‚
â”‚  Port 1: ALU, Vector, FMA, FMUL, AES                        â”‚
â”‚  Port 2: Load, Store Address                                 â”‚
â”‚  Port 3: Load, Store Address                                 â”‚
â”‚  Port 4: Store Data                                          â”‚
â”‚  Port 5: ALU, Vector, Shuffle                               â”‚
â”‚  Port 6: ALU, Branch                                         â”‚
â”‚  Port 7: Store Address                                       â”‚
â”‚  Port 8: Store Data                                          â”‚
â”‚  Port 9: Load                                                â”‚
â”‚  Port 10: ALU                                                â”‚
â”‚  Port 11: Load                                               â”‚
â”‚                                                              â”‚
â”‚  Total: 12 ports, can execute up to 12 Âµops/cycle           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“ˆ Performance Metrics

### IPC Analysis

```
Ideal IPC = Issue Width = 6 (for 6-wide superscalar)

Actual IPC limited by:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Factor                    â”‚  IPC Impact            â”‚
â”‚  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”‚
â”‚  Cache misses              â”‚  Major reduction       â”‚
â”‚  Branch mispredictions     â”‚  ~15-20 cycle penalty  â”‚
â”‚  Data dependencies         â”‚  Stalls                â”‚
â”‚  Memory latency            â”‚  Stalls                â”‚
â”‚  Instruction mix           â”‚  FU contention         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Real-world IPC: 1.5 - 3.5 (typically)
```

### Speedup Calculation

```
Speedup = Sequential Time / Parallel Time

Example:
- 1000 instructions
- Sequential: 1000 cycles (IPC = 1)
- Superscalar (IPC = 2.5): 400 cycles
- Speedup = 1000/400 = 2.5x
```

---

## ğŸ”§ Microarchitecture Examples

### Intel Alder Lake (P-core)

```
Front-end:
- 32 KB L1I cache
- 6-wide decode
- Âµop cache (4K entries)

Back-end:
- 512-entry ROB
- 12 execution ports
- 6-wide retire
```

### AMD Zen 4

```
Front-end:
- 32 KB L1I cache
- 4-wide decode
- Op cache (6.75K entries)

Back-end:
- 320-entry ROB
- 10 execution pipes
- 6-wide retire
```

---

## âœï¸ à¦…à¦¨à§à¦¶à§€à¦²à¦¨à§€

1. Superscalar à¦“ Scalar processor à¦à¦° à¦ªà¦¾à¦°à§à¦¥à¦•à§à¦¯ à¦²à¦¿à¦–à§à¦¨à¥¤
2. Register renaming à¦•à¦¿à¦­à¦¾à¦¬à§‡ ILP à¦¬à¦¾à¦¡à¦¼à¦¾à¦¯à¦¼?
3. Reorder Buffer à¦à¦° à¦•à¦¾à¦œ à¦¬à§à¦¯à¦¾à¦–à§à¦¯à¦¾ à¦•à¦°à§à¦¨à¥¤

---

## ğŸ“š à¦ªà¦°à¦¬à¦°à§à¦¤à§€ à¦…à¦§à§à¦¯à¦¾à¦¯à¦¼
[à¦†à¦‰à¦Ÿ-à¦…à¦«-à¦…à¦°à§à¦¡à¦¾à¦° à¦à¦•à§à¦¸à¦¿à¦•à¦¿à¦‰à¦¶à¦¨](./02-à¦†à¦‰à¦Ÿ-à¦…à¦«-à¦…à¦°à§à¦¡à¦¾à¦°-à¦à¦•à§à¦¸à¦¿à¦•à¦¿à¦‰à¦¶à¦¨.md)
