#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jul 16 22:06:54 2019
# Process ID: 904
# Current directory: E:/FPGA/SRM_FPGA/srm_open_loop_control_ila/srm_open_loop_control.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: E:/FPGA/SRM_FPGA/srm_open_loop_control_ila/srm_open_loop_control.runs/synth_1/top.vds
# Journal file: E:/FPGA/SRM_FPGA/srm_open_loop_control_ila/srm_open_loop_control.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
