

================================================================
== Vivado HLS Report for 'adder'
================================================================
* Date:           Mon Sep 28 20:30:30 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        adder
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     1.016|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  130|  130|  130|  130|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  128|  128|         3|          2|          2|    64|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     115|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     153|    -|
|Register         |        -|      -|     225|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     225|     268|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln12_fu_90_p2                 |     +    |      0|  0|  39|          32|          32|
    |i_fu_84_p2                        |     +    |      0|  0|  15|           7|           1|
    |a_0_load_A                        |    and   |      0|  0|   2|           1|           1|
    |a_0_load_B                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |b_0_load_A                        |    and   |      0|  0|   2|           1|           1|
    |b_0_load_B                        |    and   |      0|  0|   2|           1|           1|
    |c_1_load_A                        |    and   |      0|  0|   2|           1|           1|
    |c_1_load_B                        |    and   |      0|  0|   2|           1|           1|
    |a_0_state_cmp_full                |   icmp   |      0|  0|   8|           2|           1|
    |b_0_state_cmp_full                |   icmp   |      0|  0|   8|           2|           1|
    |c_1_state_cmp_full                |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln10_fu_78_p2                |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_state3_pp0_stage1_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 115|          65|          58|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |a_0_data_out                 |   9|          2|   32|         64|
    |a_0_state                    |  15|          3|    2|          6|
    |a_TDATA_blk_n                |   9|          2|    1|          2|
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_71_p4  |   9|          2|    7|         14|
    |b_0_data_out                 |   9|          2|   32|         64|
    |b_0_state                    |  15|          3|    2|          6|
    |b_TDATA_blk_n                |   9|          2|    1|          2|
    |c_1_data_out                 |   9|          2|   32|         64|
    |c_1_state                    |  15|          3|    2|          6|
    |c_TDATA_blk_n                |   9|          2|    1|          2|
    |i_0_reg_67                   |   9|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 153|         32|  121|        251|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_0_payload_A            |  32|   0|   32|          0|
    |a_0_payload_B            |  32|   0|   32|          0|
    |a_0_sel_rd               |   1|   0|    1|          0|
    |a_0_sel_wr               |   1|   0|    1|          0|
    |a_0_state                |   2|   0|    2|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |b_0_payload_A            |  32|   0|   32|          0|
    |b_0_payload_B            |  32|   0|   32|          0|
    |b_0_sel_rd               |   1|   0|    1|          0|
    |b_0_sel_wr               |   1|   0|    1|          0|
    |b_0_state                |   2|   0|    2|          0|
    |c_1_payload_A            |  32|   0|   32|          0|
    |c_1_payload_B            |  32|   0|   32|          0|
    |c_1_sel_rd               |   1|   0|    1|          0|
    |c_1_sel_wr               |   1|   0|    1|          0|
    |c_1_state                |   2|   0|    2|          0|
    |i_0_reg_67               |   7|   0|    7|          0|
    |i_reg_101                |   7|   0|    7|          0|
    |icmp_ln10_reg_97         |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 225|   0|  225|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |     adder    | return value |
|ap_rst_n  |  in |    1| ap_ctrl_hs |     adder    | return value |
|ap_start  |  in |    1| ap_ctrl_hs |     adder    | return value |
|ap_done   | out |    1| ap_ctrl_hs |     adder    | return value |
|ap_idle   | out |    1| ap_ctrl_hs |     adder    | return value |
|ap_ready  | out |    1| ap_ctrl_hs |     adder    | return value |
|a_TDATA   |  in |   32|    axis    |       a      |    pointer   |
|a_TVALID  |  in |    1|    axis    |       a      |    pointer   |
|a_TREADY  | out |    1|    axis    |       a      |    pointer   |
|b_TDATA   |  in |   32|    axis    |       b      |    pointer   |
|b_TVALID  |  in |    1|    axis    |       b      |    pointer   |
|b_TREADY  | out |    1|    axis    |       b      |    pointer   |
|c_TDATA   | out |   32|    axis    |       c      |    pointer   |
|c_TVALID  | out |    1|    axis    |       c      |    pointer   |
|c_TREADY  |  in |    1|    axis    |       c      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

