// Seed: 238590508
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
  module_2 modCall_1 ();
  wire id_9;
  initial begin : LABEL_0
    id_3 = (id_6);
  end
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2;
  assign id_1 = id_1;
  supply0 id_4 = 1'b0;
  wire id_5;
  integer id_6;
  wire id_7;
  wire id_8;
  id_9 :
  assert property (@(posedge id_2 & id_6) id_2)
  else $display(id_7);
  tri0 id_10 = 1'b0;
endmodule
