Analysis & Synthesis report for Ver2
Tue Aug 11 16:16:24 2009
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Source assignments for wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch
  6. Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated
  7. Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated
  8. Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_3nf1:auto_generated
  9. Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_4nf1:auto_generated
 10. Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated
 11. Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
 12. Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck
 13. Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk
 14. Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart
 15. Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 16. Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 17. Source assignments for wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_olb1:auto_generated
 18. Source assignments for wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram
 19. Source assignments for wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1
 20. Source assignments for sld_hub:sld_hub_inst
 21. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG
 22. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd
 23. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm
 24. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init
 25. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
 26. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
 27. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
 28. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
 29. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
 30. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
 31. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
 32. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
 33. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
 34. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 35. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
 36. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 37. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
 38. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
 39. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
 40. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
 41. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram
 42. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out
 43. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO
 44. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 45. Partition Status Summary
 46. Partition Dependent Files
 47. Partition for Top-Level Resource Utilization by Entity
 48. Multiplexer Restructuring Statistics (Restructuring Performed)
 49. Partition "sld_hub:sld_hub_inst" Resource Utilization by Entity
 50. scfifo Parameter Settings by Entity Instance
 51. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Aug 11 16:16:24 2009         ;
; Quartus II Version                 ; 8.0 Build 231 07/10/2008 SP 1 SJ Full Version ;
; Revision Name                      ; Ver2                                          ;
; Top-level Entity Name              ; Lab2                                          ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 0                                             ;
;     Total combinational functions  ; 0                                             ;
;     Dedicated logic registers      ; 0                                             ;
; Total registers                    ; N/A until Partition Merge                     ;
; Total pins                         ; N/A until Partition Merge                     ;
; Total virtual pins                 ; N/A until Partition Merge                     ;
; Total memory bits                  ; N/A until Partition Merge                     ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                     ;
; Total PLLs                         ; N/A until Partition Merge                     ;
+------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C35F672C6       ;                    ;
; Top-level entity name                                        ; Lab2               ; Ver2               ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation          ; 1                  ; 1                  ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Perform gate-level register retiming                         ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax       ; On                 ; On                 ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
+--------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                          ;
+------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+
; StudentDesign.bdf                        ; yes             ; User Block Diagram/Schematic File  ; D:/user/Lab2_2009_v1/Lab2/StudentDesign.bdf                           ;
; Lab2.bdf                                 ; yes             ; User Block Diagram/Schematic File  ; D:/user/Lab2_2009_v1/Lab2/Lab2.bdf                                    ;
; Krets_12.bdf                             ; yes             ; User Block Diagram/Schematic File  ; D:/user/Lab2_2009_v1/Lab2/Krets_12.bdf                                ;
; ABS.bdf                                  ; yes             ; User Block Diagram/Schematic File  ; D:/user/Lab2_2009_v1/Lab2/ABS.bdf                                     ;
; wb_hexTo7segAll.vhd                      ; yes             ; User VHDL File                     ; D:/user/Lab2_2009_v1/Lab2/wb_hexTo7segAll.vhd                         ;
; wb_hexTo7segOne.vhd                      ; yes             ; User VHDL File                     ; D:/user/Lab2_2009_v1/Lab2/wb_hexTo7segOne.vhd                         ;
; wb_NiosProcessor.vhd                     ; yes             ; Other                              ; D:/user/Lab2_2009_v1/Lab2/wb_NiosProcessor.vhd                        ;
; A_reg_pio.vhd                            ; yes             ; Other                              ; D:/user/Lab2_2009_v1/Lab2/A_reg_pio.vhd                               ;
; B_reg_pio.vhd                            ; yes             ; Other                              ; D:/user/Lab2_2009_v1/Lab2/B_reg_pio.vhd                               ;
; character_lcd.v                          ; yes             ; Other                              ; D:/user/Lab2_2009_v1/Lab2/character_lcd.v                             ;
; Altera_UP_Character_LCD_Communication.v  ; yes             ; Other                              ; D:/user/Lab2_2009_v1/Lab2/Altera_UP_Character_LCD_Communication.v     ;
; Altera_UP_Character_LCD_Initialization.v ; yes             ; Other                              ; D:/user/Lab2_2009_v1/Lab2/Altera_UP_Character_LCD_Initialization.v    ;
; cpu.vhd                                  ; yes             ; Encrypted File                     ; D:/user/Lab2_2009_v1/Lab2/cpu.vhd                                     ;
; cpu_test_bench.vhd                       ; yes             ; Other                              ; D:/user/Lab2_2009_v1/Lab2/cpu_test_bench.vhd                          ;
; altsyncram.tdf                           ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf           ;
; stratix_ram_block.inc                    ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/stratix_ram_block.inc    ;
; lpm_mux.inc                              ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/lpm_mux.inc              ;
; lpm_decode.inc                           ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/lpm_decode.inc           ;
; aglobal80.inc                            ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/aglobal80.inc            ;
; a_rdenreg.inc                            ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/a_rdenreg.inc            ;
; altrom.inc                               ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/altrom.inc               ;
; altram.inc                               ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/altram.inc               ;
; altdpram.inc                             ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/altdpram.inc             ;
; altqpram.inc                             ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/altqpram.inc             ;
; db/altsyncram_c9d1.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/altsyncram_c9d1.tdf                      ;
; db/altsyncram_0uf1.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/altsyncram_0uf1.tdf                      ;
; db/altsyncram_3nf1.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/altsyncram_3nf1.tdf                      ;
; db/altsyncram_4nf1.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/altsyncram_4nf1.tdf                      ;
; db/altsyncram_t072.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/altsyncram_t072.tdf                      ;
; db/altsyncram_e502.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/altsyncram_e502.tdf                      ;
; cpu_jtag_debug_module_wrapper.vhd        ; yes             ; Other                              ; D:/user/Lab2_2009_v1/Lab2/cpu_jtag_debug_module_wrapper.vhd           ;
; cpu_jtag_debug_module_tck.vhd            ; yes             ; Other                              ; D:/user/Lab2_2009_v1/Lab2/cpu_jtag_debug_module_tck.vhd               ;
; cpu_jtag_debug_module_sysclk.vhd         ; yes             ; Other                              ; D:/user/Lab2_2009_v1/Lab2/cpu_jtag_debug_module_sysclk.vhd            ;
; sld_virtual_jtag_basic.v                 ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v ;
; jtag_uart.vhd                            ; yes             ; Other                              ; D:/user/Lab2_2009_v1/Lab2/jtag_uart.vhd                               ;
; scfifo.tdf                               ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/scfifo.tdf               ;
; a_regfifo.inc                            ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/a_regfifo.inc            ;
; a_dpfifo.inc                             ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/a_dpfifo.inc             ;
; a_i2fifo.inc                             ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/a_i2fifo.inc             ;
; a_fffifo.inc                             ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/a_fffifo.inc             ;
; a_f2fifo.inc                             ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/a_f2fifo.inc             ;
; db/scfifo_1n21.tdf                       ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/scfifo_1n21.tdf                          ;
; db/a_dpfifo_8t21.tdf                     ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/a_dpfifo_8t21.tdf                        ;
; db/a_fefifo_7cf.tdf                      ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/a_fefifo_7cf.tdf                         ;
; db/cntr_rj7.tdf                          ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/cntr_rj7.tdf                             ;
; db/dpram_5h21.tdf                        ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/dpram_5h21.tdf                           ;
; db/altsyncram_9tl1.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/altsyncram_9tl1.tdf                      ;
; db/cntr_fjb.tdf                          ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/cntr_fjb.tdf                             ;
; alt_jtag_atlantic.v                      ; yes             ; Encrypted Megafunction             ; c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v      ;
; onchip_mem.vhd                           ; yes             ; Other                              ; D:/user/Lab2_2009_v1/Lab2/onchip_mem.vhd                              ;
; db/altsyncram_olb1.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/altsyncram_olb1.tdf                      ;
; db/decode_3oa.tdf                        ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/decode_3oa.tdf                           ;
; db/mux_0kb.tdf                           ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/mux_0kb.tdf                              ;
; ps2_keyboard.vhd                         ; yes             ; Other                              ; D:/user/Lab2_2009_v1/Lab2/ps2_keyboard.vhd                            ;
; Altera_UP_Avalon_PS2.v                   ; yes             ; Other                              ; D:/user/Lab2_2009_v1/Lab2/Altera_UP_Avalon_PS2.v                      ;
; Altera_UP_PS2.v                          ; yes             ; Other                              ; D:/user/Lab2_2009_v1/Lab2/Altera_UP_PS2.v                             ;
; Altera_UP_PS2_Data_In.v                  ; yes             ; Other                              ; D:/user/Lab2_2009_v1/Lab2/Altera_UP_PS2_Data_In.v                     ;
; Altera_UP_PS2_Command_Out.v              ; yes             ; Other                              ; D:/user/Lab2_2009_v1/Lab2/Altera_UP_PS2_Command_Out.v                 ;
; db/scfifo_tr31.tdf                       ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/scfifo_tr31.tdf                          ;
; db/a_dpfifo_gj31.tdf                     ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/a_dpfifo_gj31.tdf                        ;
; db/altsyncram_rqd1.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/altsyncram_rqd1.tdf                      ;
; db/altsyncram_mbj1.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/altsyncram_mbj1.tdf                      ;
; db/cntr_e5b.tdf                          ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/cntr_e5b.tdf                             ;
; db/cntr_r57.tdf                          ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/cntr_r57.tdf                             ;
; db/cntr_f5b.tdf                          ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/cntr_f5b.tdf                             ;
; sys_clk_timer.vhd                        ; yes             ; Other                              ; D:/user/Lab2_2009_v1/Lab2/sys_clk_timer.vhd                           ;
; sysid.vhd                                ; yes             ; Other                              ; D:/user/Lab2_2009_v1/Lab2/sysid.vhd                                   ;
; sld_hub.vhd                              ; yes             ; Encrypted Megafunction             ; c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd              ;
; lpm_shiftreg.tdf                         ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/lpm_shiftreg.tdf         ;
; lpm_constant.inc                         ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/lpm_constant.inc         ;
; dffeea.inc                               ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/dffeea.inc               ;
; lpm_decode.tdf                           ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/lpm_decode.tdf           ;
; declut.inc                               ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/declut.inc               ;
; altshift.inc                             ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/altshift.inc             ;
; lpm_compare.inc                          ; yes             ; Megafunction                       ; c:/altera/80/quartus/libraries/megafunctions/lpm_compare.inc          ;
; db/decode_aoi.tdf                        ; yes             ; Auto-Generated Megafunction        ; D:/user/Lab2_2009_v1/Lab2/db/decode_aoi.tdf                           ;
; sld_dffex.vhd                            ; yes             ; Encrypted Megafunction             ; c:/altera/80/quartus/libraries/megafunctions/sld_dffex.vhd            ;
; sld_rom_sr.vhd                           ; yes             ; Encrypted Megafunction             ; c:/altera/80/quartus/libraries/megafunctions/sld_rom_sr.vhd           ;
+------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                       ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                                                 ;
; CUT                       ; ON    ; *    ; data_in_d1                                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                                               ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                                            ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_3nf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_4nf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck ;
+---------------------------+----------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value          ; From ; To                                                                                                                                                           ;
+---------------------------+----------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize[0]                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103      ; -    ; debugack_sync1                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103      ; -    ; monitor_ready_sync1                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize[1]                                                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize[2]                                                                                                                                                    ;
+---------------------------+----------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk ;
+---------------------------+-----------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value     ; From ; To                                                                                                                                                                      ;
+---------------------------+-----------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[37]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[36]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[35]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[34]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[33]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[32]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[31]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[30]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[29]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[28]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[27]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[26]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[25]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[24]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[23]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[22]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[21]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[20]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[19]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[18]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[17]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[16]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[15]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[14]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[13]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[12]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[11]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[10]                                                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[9]                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[8]                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[7]                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[6]                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[5]                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[4]                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[3]                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[2]                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[1]                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[0]                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; uir_sync1                                                                                                                                                               ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; udr_sync1                                                                                                                                                               ;
+---------------------------+-----------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart ;
+---------------------------+---------------------+------+-------------+
; Assignment                ; Value               ; From ; To          ;
+---------------------------+---------------------+------+-------------+
; SUPPRESS_DA_RULE_INTERNAL ; R101,C106,D101,D103 ; -    ; -           ;
+---------------------------+---------------------+------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_olb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst              ;
+------------------------------+-------+------+------------+
; Assignment                   ; Value ; From ; To         ;
+------------------------------+-------+------+------------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -          ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; CLR_SIGNAL ;
; POWER_UP_LEVEL               ; LOW   ; -    ; CLR_SIGNAL ;
+------------------------------+-------+------+------------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; CURSOR_ON      ; 1     ; Unsigned Binary                                                           ;
; BLINKING_ON    ; 0     ; Unsigned Binary                                                           ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                      ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_IDLE_STATE      ; 1111111 ; Unsigned Binary                                                                                           ;
; NUM_BITS_FOR_IDLE_COUNTER        ; 7       ; Signed Integer                                                                                            ;
; IDLE_COUNTER_INCREMENT           ; 0000001 ; Unsigned Binary                                                                                           ;
; CLOCK_CYCLES_FOR_OPERATION_STATE ; 3       ; Signed Integer                                                                                            ;
; CLOCK_CYCLES_FOR_ENABLE_STATE    ; 15      ; Signed Integer                                                                                            ;
; CLOCK_CYCLES_FOR_HOLD_STATE      ; 1       ; Signed Integer                                                                                            ;
; NUM_BITS_FOR_STATES_COUNTER      ; 4       ; Signed Integer                                                                                            ;
; COUNTER_INCREMENT                ; 0001    ; Unsigned Binary                                                                                           ;
; LCD_STATE_4_IDLE                 ; 100     ; Unsigned Binary                                                                                           ;
; LCD_STATE_0_OPERATION            ; 000     ; Unsigned Binary                                                                                           ;
; LCD_STATE_1_ENABLE               ; 001     ; Unsigned Binary                                                                                           ;
; LCD_STATE_2_HOLD                 ; 010     ; Unsigned Binary                                                                                           ;
; LCD_STATE_3_END                  ; 011     ; Unsigned Binary                                                                                           ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init ;
+----------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value                ; Type                                                                                                ;
+----------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; CURSOR_ON                  ; 1                    ; Unsigned Binary                                                                                     ;
; BLINKING_ON                ; 0                    ; Unsigned Binary                                                                                     ;
; CLOCK_CYCLES_FOR_15MS      ; 750000               ; Signed Integer                                                                                      ;
; NUMBER_OF_BITS_FOR_15MS    ; 20                   ; Signed Integer                                                                                      ;
; COUNTER_INCREMENT_FOR_15MS ; 00000000000000000001 ; Unsigned Binary                                                                                     ;
; CLOCK_CYCLES_FOR_5MS       ; 250000               ; Signed Integer                                                                                      ;
; NUMBER_OF_BITS_FOR_5MS     ; 18                   ; Signed Integer                                                                                      ;
; COUNTER_INCREMENT_FOR_5MS  ; 000000000000000001   ; Unsigned Binary                                                                                     ;
+----------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_c9d1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag ;
+----------------+--------------------+-----------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                  ;
+----------------+--------------------+-----------------------------------------------------------------------+
; lpm_file       ; cpu_ic_tag_ram.mif ; String                                                                ;
+----------------+--------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 15                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 15                   ; Signed Integer                                                            ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                            ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; cpu_ic_tag_ram.mif   ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_0uf1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a ;
+----------------+------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                      ;
+----------------+------------------+-------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_a.mif ; String                                                                                    ;
+----------------+------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; cpu_rf_ram_a.mif     ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_3nf1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b ;
+----------------+------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                      ;
+----------------+------------------+-------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_b.mif ; String                                                                                    ;
+----------------+------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; cpu_rf_ram_b.mif     ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_4nf1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component ;
+----------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                                                                                         ;
+----------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ociram_default_contents.mif ; String                                                                                                                                                                       ;
+----------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                                                                                               ;
+------------------------------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                                                                                                                                            ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_A                          ; 8                               ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_A                         ; 256                             ; Signed Integer                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                            ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                                                                                                     ;
; WIDTHAD_B                          ; 8                               ; Signed Integer                                                                                                                                                                     ;
; NUMWORDS_B                         ; 256                             ; Signed Integer                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                            ;
; INIT_FILE                          ; cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_t072                 ; Untyped                                                                                                                                                                            ;
+------------------------------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                           ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; INIT_FILE                          ;                      ; Untyped                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_e502      ; Untyped                                                                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                         ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                               ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                               ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                               ;
; sld_instance_index      ; 1                      ; Signed Integer                                                                                                                                                               ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                       ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                               ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                               ;
; sld_sim_action          ;                        ; String                                                                                                                                                                       ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                               ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                       ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                       ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                      ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                            ;
; lpm_width               ; 8           ; Signed Integer                                                                                            ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                            ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                   ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                      ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                            ;
; lpm_width               ; 8           ; Signed Integer                                                                                            ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                            ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                   ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic ;
+-------------------------+----------------------------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                        ;
+-------------------------+----------------------------------+-----------------------------------------------------------------------------+
; INSTANCE_ID             ; 1                                ; Signed Integer                                                              ;
; SLD_NODE_INFO           ; 00001100000000000110111000000001 ; Unsigned Binary                                                             ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                      ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                              ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                              ;
; RESERVED                ; 0                                ; Signed Integer                                                              ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                              ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                              ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                              ;
+-------------------------+----------------------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 10240                ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; onchip_mem.hex       ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 10240                ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_olb1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                                                                                                             ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                                                                                                             ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                                                                                                            ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                                                                                                             ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                                                                                                             ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                                                                                                            ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                                                                                                             ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                                                                                                             ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                             ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                   ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                   ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                                   ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                                   ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_tr31 ; Untyped                                                                                                                          ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst                                         ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 3                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                       ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000100011001000100000100011000000001 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Partition Status Summary                                         ;
+-----------------------+-------------+----------------------------+
; Partition Name        ; Synthesized ; Reason                     ;
+-----------------------+-------------+----------------------------+
; Top                   ; yes         ; netlist type = Source File ;
; wb_NiosProcessor:inst ; no          ; No relevant changes        ;
; wb_hexTo7segAll:inst2 ; no          ; No relevant changes        ;
; StudentDesign:inst1   ; no          ; No relevant changes        ;
; wb_hexTo7segAll:inst3 ; no          ; No relevant changes        ;
+-----------------------+-------------+----------------------------+


+---------------------------+
; Partition Dependent Files ;
+---------------------------+
; Dependent Files:          ;
+---------------------------+
; Lab2.bdf                  ;
+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                      ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |Lab2                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2               ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Lab2|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Lab2|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0] ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |Lab2|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_hub:sld_hub_inst" Resource Utilization by Entity                                                                                                                                                                                                    ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                 ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; |Lab2                                             ; 104 (0)           ; 82 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2                                                                               ; work         ;
;    |sld_hub:sld_hub_inst|                         ; 104 (48)          ; 82 (7)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:sld_hub_inst                                                          ; work         ;
;       |lpm_decode:instruction_decoder|            ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder                           ; work         ;
;          |decode_aoi:auto_generated|              ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_aoi:auto_generated ; work         ;
;       |lpm_shiftreg:jtag_ir_register|             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register                            ; work         ;
;       |sld_dffex:BROADCAST|                       ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:sld_hub_inst|sld_dffex:BROADCAST                                      ; work         ;
;       |sld_dffex:IRF_ENA_0|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0                                      ; work         ;
;       |sld_dffex:IRF_ENA|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA                                        ; work         ;
;       |sld_dffex:IRSR|                            ; 6 (6)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:sld_hub_inst|sld_dffex:IRSR                                           ; work         ;
;       |sld_dffex:RESET|                           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:sld_hub_inst|sld_dffex:RESET                                          ; work         ;
;       |sld_dffex:\GEN_IRF:1:IRF|                  ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF                                 ; work         ;
;       |sld_dffex:\GEN_IRF:2:IRF|                  ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF                                 ; work         ;
;       |sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|         ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF                        ; work         ;
;       |sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|         ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF                        ; work         ;
;       |sld_jtag_state_machine:jtag_state_machine| ; 20 (20)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine                ; work         ;
;       |sld_rom_sr:HUB_INFO_REG|                   ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab2|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG                                  ; work         ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                           ;
; Entity Instance            ; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                        ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
; Entity Instance            ; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                        ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
; Entity Instance            ; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Aug 11 16:16:00 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Ver2
Info: Found 1 design units, including 1 entities, in source file StudentDesign.bdf
    Info: Found entity 1: StudentDesign
Info: Found 1 design units, including 1 entities, in source file Lab2.bdf
    Info: Found entity 1: Lab2
Info: Found 1 design units, including 1 entities, in source file Krets_12.bdf
    Info: Found entity 1: Krets_12
Info: Found 1 design units, including 1 entities, in source file ABS.bdf
    Info: Found entity 1: ABS
Info: Found 2 design units, including 1 entities, in source file wb_hexTo7segAll.vhd
    Info: Found design unit 1: wb_hexTo7segAll-behavior
    Info: Found entity 1: wb_hexTo7segAll
Info: Found 2 design units, including 1 entities, in source file wb_hexTo7segOne.vhd
    Info: Found design unit 1: wb_hexTo7segOne-behavior
    Info: Found entity 1: wb_hexTo7segOne
Info: Elaborating entity "Lab2" for the top level hierarchy
Warning: Not all bits are used
Warning: Not all bits are used
Warning: Using design file wb_NiosProcessor.vhd, which is not specified as a design file for the current project, but contains definitions for 26 design units and 13 entities in project
    Info: Found design unit 1: A_reg_pio_s1_arbitrator-europa
    Info: Found design unit 2: B_reg_pio_s1_arbitrator-europa
    Info: Found design unit 3: character_lcd_avalon_lcd_slave_arbitrator-europa
    Info: Found design unit 4: wb_NiosProcessor_reset_clk_domain_synch_module-europa
    Info: Found design unit 5: cpu_jtag_debug_module_arbitrator-europa
    Info: Found design unit 6: cpu_data_master_arbitrator-europa
    Info: Found design unit 7: cpu_instruction_master_arbitrator-europa
    Info: Found design unit 8: jtag_uart_avalon_jtag_slave_arbitrator-europa
    Info: Found design unit 9: onchip_mem_s1_arbitrator-europa
    Info: Found design unit 10: ps2_keyboard_avalon_PS2_slave_arbitrator-europa
    Info: Found design unit 11: sys_clk_timer_s1_arbitrator-europa
    Info: Found design unit 12: sysid_control_slave_arbitrator-europa
    Info: Found design unit 13: wb_NiosProcessor-europa
    Info: Found entity 1: A_reg_pio_s1_arbitrator
    Info: Found entity 2: B_reg_pio_s1_arbitrator
    Info: Found entity 3: character_lcd_avalon_lcd_slave_arbitrator
    Info: Found entity 4: wb_NiosProcessor_reset_clk_domain_synch_module
    Info: Found entity 5: cpu_jtag_debug_module_arbitrator
    Info: Found entity 6: cpu_data_master_arbitrator
    Info: Found entity 7: cpu_instruction_master_arbitrator
    Info: Found entity 8: jtag_uart_avalon_jtag_slave_arbitrator
    Info: Found entity 9: onchip_mem_s1_arbitrator
    Info: Found entity 10: ps2_keyboard_avalon_PS2_slave_arbitrator
    Info: Found entity 11: sys_clk_timer_s1_arbitrator
    Info: Found entity 12: sysid_control_slave_arbitrator
    Info: Found entity 13: wb_NiosProcessor
Info: Elaborating entity "wb_NiosProcessor" for hierarchy "wb_NiosProcessor:inst"
Info: Elaborating entity "A_reg_pio_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1"
Warning: Using design file A_reg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: A_reg_pio-europa
    Info: Found entity 1: A_reg_pio
Info: Elaborating entity "A_reg_pio" for hierarchy "wb_NiosProcessor:inst|A_reg_pio:the_A_reg_pio"
Info: Elaborating entity "B_reg_pio_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1"
Warning: Using design file B_reg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: B_reg_pio-europa
    Info: Found entity 1: B_reg_pio
Info: Elaborating entity "B_reg_pio" for hierarchy "wb_NiosProcessor:inst|B_reg_pio:the_B_reg_pio"
Info: Elaborating entity "character_lcd_avalon_lcd_slave_arbitrator" for hierarchy "wb_NiosProcessor:inst|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave"
Info: Elaborating entity "wb_NiosProcessor_reset_clk_domain_synch_module" for hierarchy "wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch"
Warning: Using design file character_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: character_lcd
Info: Elaborating entity "character_lcd" for hierarchy "wb_NiosProcessor:inst|character_lcd:the_character_lcd"
Warning: Using design file Altera_UP_Character_LCD_Communication.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Altera_UP_Character_LCD_Communication
Info: Elaborating entity "Altera_UP_Character_LCD_Communication" for hierarchy "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm"
Warning: Using design file Altera_UP_Character_LCD_Initialization.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Altera_UP_Character_LCD_Initialization
Info: Elaborating entity "Altera_UP_Character_LCD_Initialization" for hierarchy "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init"
Info: Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Info: Elaborating entity "cpu_data_master_arbitrator" for hierarchy "wb_NiosProcessor:inst|cpu_data_master_arbitrator:the_cpu_data_master"
Info: Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "wb_NiosProcessor:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Info: Found 52 design units, including 26 entities, in source file cpu.vhd
    Info: Found design unit 1: cpu_ic_data_module-europa
    Info: Found design unit 2: cpu_ic_tag_module-europa
    Info: Found design unit 3: cpu_register_bank_a_module-europa
    Info: Found design unit 4: cpu_register_bank_b_module-europa
    Info: Found design unit 5: cpu_nios2_oci_debug-europa
    Info: Found design unit 6: cpu_ociram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 7: cpu_nios2_ocimem-europa
    Info: Found design unit 8: cpu_nios2_avalon_reg-europa
    Info: Found design unit 9: cpu_nios2_oci_break-europa
    Info: Found design unit 10: cpu_nios2_oci_xbrk-europa
    Info: Found design unit 11: cpu_nios2_oci_match_paired-europa
    Info: Found design unit 12: cpu_nios2_oci_match_single-europa
    Info: Found design unit 13: cpu_nios2_oci_dbrk-europa
    Info: Found design unit 14: cpu_nios2_oci_itrace-europa
    Info: Found design unit 15: cpu_nios2_oci_td_mode-europa
    Info: Found design unit 16: cpu_nios2_oci_dtrace-europa
    Info: Found design unit 17: cpu_nios2_oci_compute_tm_count-europa
    Info: Found design unit 18: cpu_nios2_oci_fifowp_inc-europa
    Info: Found design unit 19: cpu_nios2_oci_fifocount_inc-europa
    Info: Found design unit 20: cpu_nios2_oci_fifo-europa
    Info: Found design unit 21: cpu_nios2_oci_pib-europa
    Info: Found design unit 22: cpu_traceram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 23: cpu_nios2_oci_im-europa
    Info: Found design unit 24: cpu_nios2_performance_monitors-europa
    Info: Found design unit 25: cpu_nios2_oci-europa
    Info: Found design unit 26: cpu-europa
    Info: Found entity 1: cpu_ic_data_module
    Info: Found entity 2: cpu_ic_tag_module
    Info: Found entity 3: cpu_register_bank_a_module
    Info: Found entity 4: cpu_register_bank_b_module
    Info: Found entity 5: cpu_nios2_oci_debug
    Info: Found entity 6: cpu_ociram_lpm_dram_bdp_component_module
    Info: Found entity 7: cpu_nios2_ocimem
    Info: Found entity 8: cpu_nios2_avalon_reg
    Info: Found entity 9: cpu_nios2_oci_break
    Info: Found entity 10: cpu_nios2_oci_xbrk
    Info: Found entity 11: cpu_nios2_oci_match_paired
    Info: Found entity 12: cpu_nios2_oci_match_single
    Info: Found entity 13: cpu_nios2_oci_dbrk
    Info: Found entity 14: cpu_nios2_oci_itrace
    Info: Found entity 15: cpu_nios2_oci_td_mode
    Info: Found entity 16: cpu_nios2_oci_dtrace
    Info: Found entity 17: cpu_nios2_oci_compute_tm_count
    Info: Found entity 18: cpu_nios2_oci_fifowp_inc
    Info: Found entity 19: cpu_nios2_oci_fifocount_inc
    Info: Found entity 20: cpu_nios2_oci_fifo
    Info: Found entity 21: cpu_nios2_oci_pib
    Info: Found entity 22: cpu_traceram_lpm_dram_bdp_component_module
    Info: Found entity 23: cpu_nios2_oci_im
    Info: Found entity 24: cpu_nios2_performance_monitors
    Info: Found entity 25: cpu_nios2_oci
    Info: Found entity 26: cpu
Info: Elaborating entity "cpu" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu"
Warning: Using design file cpu_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_test_bench-europa
    Info: Found entity 1: cpu_test_bench
Info: Elaborating entity "cpu_test_bench" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Info: Elaborating entity "cpu_ic_data_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data"
Info: Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "widthad_b" = "9"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c9d1.tdf
    Info: Found entity 1: altsyncram_c9d1
Info: Elaborating entity "altsyncram_c9d1" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated"
Info: Elaborating entity "cpu_ic_tag_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_ic_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "numwords_b" = "64"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "15"
    Info: Parameter "width_b" = "15"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "widthad_b" = "6"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0uf1.tdf
    Info: Found entity 1: altsyncram_0uf1
Info: Elaborating entity "altsyncram_0uf1" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_0uf1:auto_generated"
Info: Elaborating entity "cpu_register_bank_a_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3nf1.tdf
    Info: Found entity 1: altsyncram_3nf1
Info: Elaborating entity "altsyncram_3nf1" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_3nf1:auto_generated"
Info: Elaborating entity "cpu_register_bank_b_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4nf1.tdf
    Info: Found entity 1: altsyncram_4nf1
Info: Elaborating entity "altsyncram_4nf1" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_4nf1:auto_generated"
Info: Elaborating entity "cpu_nios2_oci" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info: Elaborating entity "cpu_nios2_oci_debug" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info: Elaborating entity "cpu_nios2_ocimem" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info: Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t072.tdf
    Info: Found entity 1: altsyncram_t072
Info: Elaborating entity "altsyncram_t072" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated"
Info: Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info: Elaborating entity "cpu_nios2_oci_break" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info: Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info: Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info: Elaborating entity "cpu_nios2_oci_match_paired" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired"
Info: Elaborating entity "cpu_nios2_oci_match_single" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single"
Info: Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info: Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info: Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info: Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Info: Elaborating entity "cpu_nios2_oci_pib" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info: Elaborating entity "cpu_nios2_oci_im" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info: Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = ""
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info: Found entity 1: altsyncram_e502
Info: Elaborating entity "altsyncram_e502" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Warning: Using design file cpu_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_jtag_debug_module_wrapper-europa
    Info: Found entity 1: cpu_jtag_debug_module_wrapper
Info: Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Warning (10296): VHDL warning at cpu_jtag_debug_module_wrapper.vhd(306): ignored assignment of value to null range
Warning: Using design file cpu_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_jtag_debug_module_tck-europa
    Info: Found entity 1: cpu_jtag_debug_module_tck
Info: Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck"
Warning: Using design file cpu_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_jtag_debug_module_sysclk-europa
    Info: Found entity 1: cpu_jtag_debug_module_sysclk
Info: Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "1"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "wb_NiosProcessor:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Warning: Using design file jtag_uart.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info: Found design unit 1: jtag_uart_log_module-europa
    Info: Found design unit 2: jtag_uart_sim_scfifo_w-europa
    Info: Found design unit 3: jtag_uart_scfifo_w-europa
    Info: Found design unit 4: jtag_uart_drom_module-europa
    Info: Found design unit 5: jtag_uart_sim_scfifo_r-europa
    Info: Found design unit 6: jtag_uart_scfifo_r-europa
    Info: Found design unit 7: jtag_uart-europa
    Info: Found entity 1: jtag_uart_log_module
    Info: Found entity 2: jtag_uart_sim_scfifo_w
    Info: Found entity 3: jtag_uart_scfifo_w
    Info: Found entity 4: jtag_uart_drom_module
    Info: Found entity 5: jtag_uart_sim_scfifo_r
    Info: Found entity 6: jtag_uart_scfifo_r
    Info: Found entity 7: jtag_uart
Info: Elaborating entity "jtag_uart" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart"
Info: Elaborating entity "jtag_uart_scfifo_w" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info: Found entity 1: scfifo_1n21
Info: Elaborating entity "scfifo_1n21" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info: Found entity 1: a_dpfifo_8t21
Info: Elaborating entity "a_dpfifo_8t21" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info: Found entity 1: cntr_rj7
Info: Elaborating entity "cntr_rj7" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info: Found entity 1: dpram_5h21
Info: Elaborating entity "dpram_5h21" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info: Found entity 1: altsyncram_9tl1
Info: Elaborating entity "altsyncram_9tl1" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info: Found entity 1: cntr_fjb
Info: Elaborating entity "cntr_fjb" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info: Elaborating entity "jtag_uart_scfifo_r" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Instantiated megafunction "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "1"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "onchip_mem_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1"
Warning: Using design file onchip_mem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: onchip_mem-europa
    Info: Found entity 1: onchip_mem
Info: Elaborating entity "onchip_mem" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem"
Info: Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram"
Info: Instantiated megafunction "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "init_file" = "onchip_mem.hex"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "maximum_depth" = "10240"
    Info: Parameter "numwords_a" = "10240"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "14"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_olb1.tdf
    Info: Found entity 1: altsyncram_olb1
Info: Elaborating entity "altsyncram_olb1" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_olb1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_3oa.tdf
    Info: Found entity 1: decode_3oa
Info: Elaborating entity "decode_3oa" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_olb1:auto_generated|decode_3oa:decode3"
Info: Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf
    Info: Found entity 1: mux_0kb
Info: Elaborating entity "mux_0kb" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_olb1:auto_generated|mux_0kb:mux2"
Info: Elaborating entity "ps2_keyboard_avalon_PS2_slave_arbitrator" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave"
Warning: Using design file ps2_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: ps2_keyboard-europa
    Info: Found entity 1: ps2_keyboard
Info: Elaborating entity "ps2_keyboard" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard"
Warning: Using design file Altera_UP_Avalon_PS2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Altera_UP_Avalon_PS2
Info: Elaborating entity "Altera_UP_Avalon_PS2" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2"
Warning: Using design file Altera_UP_PS2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Altera_UP_PS2
Info: Elaborating entity "Altera_UP_PS2" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port"
Warning: Using design file Altera_UP_PS2_Data_In.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Altera_UP_PS2_Data_In
Info: Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In"
Warning: Using design file Altera_UP_PS2_Command_Out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Altera_UP_PS2_Command_Out
Info: Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out"
Info: Elaborating entity "scfifo" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO"
Info: Elaborated megafunction instantiation "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO"
Info: Instantiated megafunction "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_tr31.tdf
    Info: Found entity 1: scfifo_tr31
Info: Elaborating entity "scfifo_tr31" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_gj31.tdf
    Info: Found entity 1: a_dpfifo_gj31
Info: Elaborating entity "a_dpfifo_gj31" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rqd1.tdf
    Info: Found entity 1: altsyncram_rqd1
Info: Elaborating entity "altsyncram_rqd1" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mbj1.tdf
    Info: Found entity 1: altsyncram_mbj1
Info: Elaborating entity "altsyncram_mbj1" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf
    Info: Found entity 1: cntr_e5b
Info: Elaborating entity "cntr_e5b" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_e5b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_r57.tdf
    Info: Found entity 1: cntr_r57
Info: Elaborating entity "cntr_r57" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_r57:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_f5b.tdf
    Info: Found entity 1: cntr_f5b
Info: Elaborating entity "cntr_f5b" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr"
Info: Elaborating entity "sys_clk_timer_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"
Warning: Using design file sys_clk_timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: sys_clk_timer-europa
    Info: Found entity 1: sys_clk_timer
Info: Elaborating entity "sys_clk_timer" for hierarchy "wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer"
Info: Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "wb_NiosProcessor:inst|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning: Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: sysid-europa
    Info: Found entity 1: sysid
Info: Elaborating entity "sysid" for hierarchy "wb_NiosProcessor:inst|sysid:the_sysid"
Info: Elaborating entity "wb_hexTo7segAll" for hierarchy "wb_hexTo7segAll:inst2"
Info: Elaborating entity "wb_hexTo7segOne" using architecture "A:behavior" for hierarchy "wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3"
Info: Elaborating entity "StudentDesign" for hierarchy "StudentDesign:inst1"
Warning: Pin "DVO" is missing source
Warning: Pin "RESULT_B[15..0]" is missing source
Warning: Pin "STATUS[7..0]" is missing source
Warning: Pin "CLK" not connected
Warning: Pin "RESET_N" not connected
Warning: Pin "DVI" not connected
Warning: Pin "B" not connected
Warning: Pin "D" not connected
Info: Elaborating entity "ABS" for hierarchy "StudentDesign:inst1|ABS:inst"
Info: Elaborating entity "Krets_12" for hierarchy "StudentDesign:inst1|ABS:inst|Krets_12:inst"
Warning (12030): Port "usedw" on the entity instantiation of "Incoming_Data_FIFO" is connected to a signal of width 16. The formal width of the signal in the module is 8.  Extra bits will be left dangling without any fanout logic.
Info: 1 design partition requires synthesis
    Info: Partition "Top" requires synthesis because its netlist type is Source
Info: 4 design partitions do not require synthesis
    Info: Partition "wb_NiosProcessor:inst" does not require synthesis because there were no relevant design changes
    Info: Partition "wb_hexTo7segAll:inst2" does not require synthesis because there were no relevant design changes
    Info: Partition "StudentDesign:inst1" does not require synthesis because there were no relevant design changes
    Info: Partition "wb_hexTo7segAll:inst3" does not require synthesis because there were no relevant design changes
Info: Starting High-Level Optimization for Top Partition
Info: Starting High-Level Optimization for Partition sld_hub:sld_hub_inst
Info: Starting High-Level Optimization for Top Partition
Info: Starting High-Level Optimization for Partition sld_hub:sld_hub_inst
Info: Starting Logic Optimization and Technology Mapping for Top Partition
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "PS2_CLK" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "PS2_DAT" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[7]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[6]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[5]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[4]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[3]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[2]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[1]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[0]" and its non-tri-state driver.
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "PS2_CLK~1"
    Warning: Node "PS2_DAT~1"
    Warning: Node "LCD_DATA~8"
    Warning: Node "LCD_DATA~9"
    Warning: Node "LCD_DATA~10"
    Warning: Node "LCD_DATA~11"
    Warning: Node "LCD_DATA~12"
    Warning: Node "LCD_DATA~13"
    Warning: Node "LCD_DATA~14"
    Warning: Node "LCD_DATA~15"
Info: Implemented 128 device resources after synthesis - the final resource count might be different
    Info: Implemented 23 input pins
    Info: Implemented 89 output pins
    Info: Implemented 10 bidirectional pins
    Info: Implemented 5 partitions
Info: Starting Logic Optimization and Technology Mapping for Partition sld_hub:sld_hub_inst
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Implemented 185 device resources after synthesis - the final resource count might be different
    Info: Implemented 22 input pins
    Info: Implemented 38 output pins
    Info: Implemented 125 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 224 megabytes
    Info: Processing ended: Tue Aug 11 16:16:26 2009
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:22


