$date
	Mon Apr 14 13:14:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comparator_tb $end
$var wire 1 ! a_ls_b $end
$var wire 1 " a_gt_b $end
$var wire 1 # a_eq_b $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module dut $end
$var wire 4 & a [3:0] $end
$var wire 1 # a_eq_b $end
$var wire 1 " a_gt_b $end
$var wire 1 ! a_ls_b $end
$var wire 4 ' b [3:0] $end
$var wire 1 ( l1 $end
$var wire 1 ) l2 $end
$var wire 1 * l3 $end
$var wire 1 + l4 $end
$var wire 1 , l5 $end
$var wire 1 - l6 $end
$var wire 1 . l7 $end
$var wire 1 / l8 $end
$var wire 1 0 w0 $end
$var wire 1 1 w1 $end
$var wire 1 2 w10 $end
$var wire 1 3 w11 $end
$var wire 1 4 w2 $end
$var wire 1 5 w3 $end
$var wire 1 6 w4 $end
$var wire 1 7 w5 $end
$var wire 1 8 w6 $end
$var wire 1 9 w7 $end
$var wire 1 : w8 $end
$var wire 1 ; w9 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0;
0:
19
18
17
16
15
14
03
02
11
10
1/
1.
1-
1,
0+
0*
0)
0(
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#10
1"
0#
13
09
0/
b1 $
b1 &
#20
0"
1!
1+
03
04
05
0.
1/
02
b11 %
b11 '
b10 $
b10 &
#30
0!
0+
1#
0"
01
14
19
0-
1.
0/
0;
b101 %
b101 '
b101 $
b101 &
#40
13
0#
1"
09
04
15
0.
02
b110 %
b110 '
b111 $
b111 &
#50
0"
1#
03
00
11
14
19
0,
1-
1.
1/
0:
b1000 %
b1000 '
b1000 $
b1000 &
#60
1!
0#
1+
0"
09
01
05
0-
0;
b1101 %
b1101 '
b1100 $
b1100 &
#70
0!
0+
1:
1"
06
07
10
11
08
19
0.
0/
02
b1 %
b1 '
b1111 $
b1111 &
#80
1!
0"
00
01
04
1(
09
1,
1-
1.
1/
0:
b1111 %
b1111 '
b0 $
b0 &
