EN comp_7segdecoder NULL C:/Users/Ben/Desktop/FPGAprojects/Components/Comp_7segDecoder/Comp_7segDecoder.vhd sub00/vhpl20 1239379620
EN gate_or NULL C:/Users/Ben/Desktop/FPGAprojects/Gates/Gate_Or/Gate_Or.vhd sub00/vhpl12 1239379612
AR comp_dflipflop behavioral C:/Users/Ben/Desktop/FPGAprojects/Components/Comp_Dflipflop/Comp_Dflipflop.vhd sub00/vhpl15 1239379615
AR comp_7segdecoder behavioral C:/Users/Ben/Desktop/FPGAprojects/Components/Comp_7segDecoder/Comp_7segDecoder.vhd sub00/vhpl21 1239379621
AR gate_or behavioral C:/Users/Ben/Desktop/FPGAprojects/Gates/Gate_Or/Gate_Or.vhd sub00/vhpl13 1239379613
AR gate_inv behavioral C:/Users/Ben/Desktop/FPGAprojects/Gates/Gate_Inv/Gate_Inv.vhd sub00/vhpl03 1239379603
AR gate_nand behavioral C:/Users/Ben/Desktop/FPGAprojects/Gates/Gate_Nand/Gate_Nand.vhd sub00/vhpl05 1239379605
AR comp_fulladder behavioral C:/Users/Ben/Desktop/FPGAprojects/Components/Comp_FullAdder/Comp_FullAdder.vhd sub00/vhpl19 1239379619
AR gate_xor behavioral C:/Users/Ben/Desktop/FPGAprojects/Gates/Gate_Xor/Gate_Xor.vhd sub00/vhpl09 1239379609
EN gate_and NULL C:/Users/Ben/Desktop/FPGAprojects/Gates/Gate_And/Gate_And.vhd sub00/vhpl10 1239379610
EN subsys_adder NULL C:/Users/Ben/Desktop/FPGAprojects/Subsystems/Subsys_Adder/Subsys_Adder.vhd sub00/vhpl00 1239379622
EN gate_xor NULL C:/Users/Ben/Desktop/FPGAprojects/Gates/Gate_Xor/Gate_Xor.vhd sub00/vhpl08 1239379608
EN comp_dflipflop NULL C:/Users/Ben/Desktop/FPGAprojects/Components/Comp_Dflipflop/Comp_Dflipflop.vhd sub00/vhpl14 1239379614
EN gate_inv NULL C:/Users/Ben/Desktop/FPGAprojects/Gates/Gate_Inv/Gate_Inv.vhd sub00/vhpl02 1239379602
EN gate_nand NULL C:/Users/Ben/Desktop/FPGAprojects/Gates/Gate_Nand/Gate_Nand.vhd sub00/vhpl04 1239379604
AR gate_buf behavioral C:/Users/Ben/Desktop/FPGAprojects/Gates/Gate_Buf/Gate_Buf.vhd sub00/vhpl07 1239379607
EN gate_buf NULL C:/Users/Ben/Desktop/FPGAprojects/Gates/Gate_Buf/Gate_Buf.vhd sub00/vhpl06 1239379606
EN comp_fulladder NULL C:/Users/Ben/Desktop/FPGAprojects/Components/Comp_FullAdder/Comp_FullAdder.vhd sub00/vhpl18 1239379618
AR gate_and behavioral C:/Users/Ben/Desktop/FPGAprojects/Gates/Gate_And/Gate_And.vhd sub00/vhpl11 1239379611
EN comp_4bitregister NULL C:/Users/Ben/Desktop/FPGAprojects/Components/Comp_4bitRegister/Comp_4bitRegister.vhd sub00/vhpl16 1239379616
AR subsys_adder behavioral C:/Users/Ben/Desktop/FPGAprojects/Subsystems/Subsys_Adder/Subsys_Adder.vhd sub00/vhpl01 1239379623
AR comp_4bitregister behavioral C:/Users/Ben/Desktop/FPGAprojects/Components/Comp_4bitRegister/Comp_4bitRegister.vhd sub00/vhpl17 1239379617
