
---------- Begin Simulation Statistics ----------
final_tick                                46282751500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47848                       # Simulator instruction rate (inst/s)
host_mem_usage                                 968596                       # Number of bytes of host memory used
host_op_rate                                    95305                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   208.99                       # Real time elapsed on the host
host_tick_rate                              221454613                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      19918153                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.046283                       # Number of seconds simulated
sim_ticks                                 46282751500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           7                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  47                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          7                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       7     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                   156                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       940792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1881296                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect         2297                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       954832                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      5641774                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       706012                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3464986                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2758974                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         6705672                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          418049                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       731137                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14888527                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8733057                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1039340                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2371468                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        921153                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1911                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     23304868                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       19918132                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39746278                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.501132                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.539313                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     34006522     85.56%     85.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1622873      4.08%     89.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       936815      2.36%     92.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1099107      2.77%     94.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       553368      1.39%     96.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       259764      0.65%     96.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       183940      0.46%     97.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       162736      0.41%     97.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       921153      2.32%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39746278                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             201513                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       162933                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          19687048                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2387785                       # Number of loads committed
system.switch_cpus.commit.membars                 980                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       103630      0.52%      0.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15775395     79.20%     79.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          311      0.00%     79.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         2239      0.01%     79.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         8689      0.04%     79.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          498      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd         3932      0.02%     79.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        26614      0.13%     79.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     79.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt        34946      0.18%     80.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        67097      0.34%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd           10      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt         1062      0.01%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            3      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            9      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2360976     11.85%     92.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1491722      7.49%     99.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        26809      0.13%     99.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        14190      0.07%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     19918132                       # Class of committed instruction
system.switch_cpus.commit.refs                3893697                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              19918132                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       9.256548                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 9.256548                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      11671790                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       50388006                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         23868696                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6754841                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1042846                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        563315                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4186274                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 81902                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2291480                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 11096                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             6705672                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3451082                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16618467                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        616873                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles        37710                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               27196424                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles       105894                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles          122                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles       542640                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         2085692                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.072442                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     25553811                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1124061                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.293807                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43901490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.265744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.788652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         35535351     80.94%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           448564      1.02%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           383439      0.87%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           450611      1.03%     83.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           348328      0.79%     84.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           408916      0.93%     85.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           366500      0.83%     86.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           314374      0.72%     87.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5645407     12.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43901490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads            460211                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           218218                       # number of floating regfile writes
system.switch_cpus.idleCycles                48663992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1306884                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3514600                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.373817                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6612696                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2291123                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         5838296                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5506920                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        29860                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        94022                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      3061667                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     43219079                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4321573                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1622931                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      34602585                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          52387                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        346593                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1042846                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        418513                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        53312                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       254618                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         3951                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4269                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3824                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3119135                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1555755                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         4269                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1281638                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        25246                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          35952774                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              33554633                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.662196                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          23807774                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.362496                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               33906617                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         44186069                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        27233654                       # number of integer regfile writes
system.switch_cpus.ipc                       0.108032                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.108032                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       599795      1.66%      1.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      28328080     78.20%     79.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          668      0.00%     79.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          2378      0.01%     79.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        25027      0.07%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        32315      0.09%     80.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     80.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     80.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     80.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     80.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     80.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         5707      0.02%     80.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     80.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        41527      0.11%     80.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     80.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        47747      0.13%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        76344      0.21%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           31      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         2177      0.01%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            3      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult           35      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4546177     12.55%     93.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2416498      6.67%     99.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        63215      0.17%     99.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        37792      0.10%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       36225516                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          364741                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       718755                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       324419                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       626683                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              522346                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014419                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          463044     88.65%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            15      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     88.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            625      0.12%     88.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     88.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           1407      0.27%     89.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            47      0.01%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     89.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          31388      6.01%     95.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         15850      3.03%     98.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         4647      0.89%     98.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         5323      1.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       35783326                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    116364041                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     33230214                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     65896945                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           43128732                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          36225516                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        90347                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     23300947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       207928                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        88436                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     29896017                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43901490                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.825155                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.763485                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     33130959     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2643986      6.02%     81.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1994623      4.54%     86.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1431309      3.26%     89.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1401616      3.19%     92.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1263688      2.88%     95.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1136585      2.59%     97.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       635849      1.45%     99.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       262875      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43901490                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.391350                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3542729                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                103729                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       252842                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       229150                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5506920                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      3061667                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        15801296                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            292                       # number of misc regfile writes
system.switch_cpus.numCycles                 92565482                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        10236152                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22211260                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         398775                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         24272569                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         155313                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        180277                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     114398420                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       47833742                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     51436024                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6817161                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         777196                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1042846                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1515353                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         29224764                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups       598240                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     66922708                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        17408                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          553                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           2046084                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          493                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             82044264                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            90646538                       # The number of ROB writes
system.switch_cpus.timesIdled                  701252                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         3575                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1287                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1742626                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       863257                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3485536                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         864544                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             891677                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        94717                       # Transaction distribution
system.membus.trans_dist::CleanEvict           845450                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              112                       # Transaction distribution
system.membus.trans_dist::ReadExReq             49340                       # Transaction distribution
system.membus.trans_dist::ReadExResp            49340                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        891677                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2822313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2822313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2822313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     66286976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     66286976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                66286976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            941129                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  941129    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              941129                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2526485000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5029518750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  46282751500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46282751500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46282751500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  46282751500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1638539                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       353825                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1088902                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1854816                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             190                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            190                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           104267                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          104266                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1089103                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       549436                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3266826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1961423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5228249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    139374272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     58419840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              197794112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1555285                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6079936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3297999                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.263618                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.441479                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2429875     73.68%     73.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 866837     26.28%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1287      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3297999                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3090776500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         981415459                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1634449401                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  46282751500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst       519762                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       281723                       # number of demand (read+write) hits
system.l2.demand_hits::total                   801485                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       519762                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       281723                       # number of overall hits
system.l2.overall_hits::total                  801485                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst       569057                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       371979                       # number of demand (read+write) misses
system.l2.demand_misses::total                 941039                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst       569057                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       371979                       # number of overall misses
system.l2.overall_misses::total                941039                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst  46906999000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  31005956500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      77912955500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst  46906999000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  31005956500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     77912955500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst      1088819                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       653702                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1742524                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      1088819                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       653702                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1742524                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.522637                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.569035                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.540044                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.522637                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.569035                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.540044                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82429.350663                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83354.050901                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82794.608406                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82429.350663                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83354.050901                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82794.608406                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               94717                       # number of writebacks
system.l2.writebacks::total                     94717                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  19                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 19                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst       569039                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       371978                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            941017                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst       569039                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       371978                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           941017                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst  41215480000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  27286162500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  68501642500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst  41215480000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  27286162500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  68501642500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.522620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.569033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.540031                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.522620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.569033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.540031                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72429.974044                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73354.237347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72795.329415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72429.974044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73354.237347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72795.329415                       # average overall mshr miss latency
system.l2.replacements                        1555003                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       259108                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           259108                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       259108                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       259108                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1088650                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1088650                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1088650                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1088650                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       248917                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        248917                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data           80                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   80                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data          110                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                110                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data       378500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       378500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data          190                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              190                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.578947                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.578947                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  3440.909091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3440.909091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data          110                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           110                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data      2159000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2159000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.578947                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.578947                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19627.272727                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19627.272727                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        54924                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 54924                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        49342                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               49343                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3587068000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3587068000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data       104266                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            104267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.473232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.473237                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 72698.066556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72696.593235                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        49342                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          49342                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3093658000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3093658000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.473232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.473227                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 62698.269223                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62698.269223                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       519762                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             519762                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst       569057                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           569059                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst  46906999000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  46906999000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      1088819                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1088821                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.522637                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.522638                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82429.350663                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82429.060959                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst       569039                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       569039                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst  41215480000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  41215480000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.522620                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.522619                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72429.974044                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72429.974044                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       226799                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            226799                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       322637                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          322637                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  27418888500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  27418888500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       549436                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        549436                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.587215                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.587215                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84983.707696                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84983.707696                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       322636                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       322636                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  24192504500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  24192504500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.587213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.587213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74983.896713                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74983.896713                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  46282751500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.973050                       # Cycle average of tags in use
system.l2.tags.total_refs                     3226089                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1555003                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.074651                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                       500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     127.994613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.001376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.001188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    72.515211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    55.460662                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.499979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.283263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.216643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999895                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29430363                       # Number of tag accesses
system.l2.tags.data_accesses                 29430363                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46282751500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst     36418496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     23806400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           60225088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     36418496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36418624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6061888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6061888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       569039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       371975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              941017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        94717                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94717                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              1383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    786869726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    514368728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1301242602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    786869726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        786872492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      130975100                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            130975100                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      130975100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             1383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    786869726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    514368728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1432217702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     81728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    569004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    328884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000661145750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4975                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4975                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1836497                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              76850                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      941014                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94717                       # Number of write requests accepted
system.mem_ctrls.readBursts                    941014                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94717                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  43126                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12989                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             42782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            107060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             98509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             59082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             63473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             50957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            84937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            50307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            43401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2465                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13304060500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4489440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30139460500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14817.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33567.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   598931                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63084                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                941014                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94717                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  498052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  281242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   91310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   22826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       317571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    197.414701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.384185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   205.328086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       139946     44.07%     44.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        93004     29.29%     73.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        35651     11.23%     84.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        18685      5.88%     90.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10982      3.46%     93.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6921      2.18%     96.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4520      1.42%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2444      0.77%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5418      1.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       317571                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     180.454874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    147.354421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    101.133169                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            654     13.15%     13.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          936     18.81%     31.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1230     24.72%     56.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         1115     22.41%     79.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          635     12.76%     91.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          270      5.43%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           73      1.47%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           29      0.58%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           19      0.38%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            6      0.12%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            3      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            2      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4975                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.423317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.402103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.859500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3922     78.83%     78.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              160      3.22%     82.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              750     15.08%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              126      2.53%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4975                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               57464832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2760064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5229184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                60224896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6061888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1241.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1301.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    130.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   46282603500                       # Total gap between requests
system.mem_ctrls.avgGap                      44685.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     36416256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     21048576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5229184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 786821328.027569890022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 454782296.164911508560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112983429.690864428878                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       569039                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       371975                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        94717                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  17783062750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  12356397750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1135917653500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31251.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33218.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11992753.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1021991040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            543182145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2662013340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          210830580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3653420160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20663756280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        371514720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        29126708265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        629.321017                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    792400250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1545440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43944900750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1245523020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            661999800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3748906980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          215674740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3653420160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20676879960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        360463200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        30562867860                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        660.351143                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    767282000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1545440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  43970019000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  46282751500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2188634                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2188642                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2188634                       # number of overall hits
system.cpu.icache.overall_hits::total         2188642                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      1262025                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1262027                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      1262025                       # number of overall misses
system.cpu.icache.overall_misses::total       1262027                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  63606741406                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  63606741406                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  63606741406                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  63606741406                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3450659                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3450669                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3450659                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3450669                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.365734                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.365734                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.365734                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.365734                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 50400.539931                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50400.460058                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 50400.539931                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50400.460058                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       516632                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             15715                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.875087                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1088902                       # number of writebacks
system.cpu.icache.writebacks::total           1088902                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst       172924                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       172924                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst       172924                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       172924                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      1089101                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1089101                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      1089101                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1089101                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  54151708124                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  54151708124                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  54151708124                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  54151708124                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.315621                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.315620                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.315621                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.315620                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 49721.474982                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49721.474982                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 49721.474982                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49721.474982                       # average overall mshr miss latency
system.cpu.icache.replacements                1088902                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2188634                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2188642                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      1262025                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1262027                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  63606741406                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  63606741406                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3450659                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3450669                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.365734                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.365734                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 50400.539931                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50400.460058                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst       172924                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       172924                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      1089101                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1089101                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  54151708124                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  54151708124                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.315621                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.315620                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 49721.474982                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49721.474982                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  46282751500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.992334                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3277379                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1089039                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.009423                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000202                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.992132                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999877                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999880                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7990441                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7990441                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46282751500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46282751500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46282751500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46282751500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46282751500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46282751500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46282751500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4384295                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4384301                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4384295                       # number of overall hits
system.cpu.dcache.overall_hits::total         4384301                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       936820                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         936821                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       936820                       # number of overall misses
system.cpu.dcache.overall_misses::total        936821                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  50860618341                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  50860618341                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  50860618341                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  50860618341                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5321115                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5321122                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5321115                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5321122                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.142857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.176057                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.176057                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.142857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.176057                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.176057                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 54290.705088                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54290.647136                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 54290.705088                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54290.647136                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2309222                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       243829                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             69081                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1739                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.427744                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   140.212191                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       259108                       # number of writebacks
system.cpu.dcache.writebacks::total            259108                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       282928                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       282928                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       282928                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       282928                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       653892                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       653892                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       653892                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       653892                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  35146374006                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35146374006                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  35146374006                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35146374006                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.122886                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.122886                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.122886                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.122886                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 53749.509102                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53749.509102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 53749.509102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53749.509102                       # average overall mshr miss latency
system.cpu.dcache.replacements                 653638                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2984865                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2984865                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       830289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        830289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  46299849500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46299849500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3815154                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3815154                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.217629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.217629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 55763.534745                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55763.534745                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       280580                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       280580                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       549709                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       549709                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  30770525500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30770525500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.144086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.144086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 55976.026407                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55976.026407                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            6                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1399430                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1399436                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       106531                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       106532                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   4560768841                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4560768841                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1505961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1505968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.142857                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.070740                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.070740                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 42811.658963                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42811.257096                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2348                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2348                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       104183                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       104183                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   4375848506                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4375848506                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.069180                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.069180                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 42001.559813                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42001.559813                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  46282751500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.996692                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5037544                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            653638                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.706933                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000133                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.996560                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999948                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11295946                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11295946                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46282751500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  46282741000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                97452482000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86109                       # Simulator instruction rate (inst/s)
host_mem_usage                                1017748                       # Number of bytes of host memory used
host_op_rate                                   171401                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   232.26                       # Real time elapsed on the host
host_tick_rate                              220309476                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_ops                                      39810108                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051170                       # Number of seconds simulated
sim_ticks                                 51169730500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    59                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1089272                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2176869                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect         3641                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1127060                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6423870                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       664756                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4144139                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3479383                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7664179                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          472123                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       867558                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15715975                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9054954                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1138689                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2389863                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        901313                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1286                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     28181130                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       19891955                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     43507873                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.457204                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.471524                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     37720721     86.70%     86.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1650092      3.79%     90.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       971288      2.23%     92.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1091889      2.51%     95.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       576931      1.33%     96.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       237697      0.55%     97.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       188687      0.43%     97.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       169255      0.39%     97.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       901313      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     43507873                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             127043                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       157763                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          19709948                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2406566                       # Number of loads committed
system.switch_cpus.commit.membars                 800                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        97625      0.49%      0.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15796367     79.41%     79.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          417      0.00%     79.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          108      0.00%     79.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         3668      0.02%     79.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           48      0.00%     79.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd         6272      0.03%     79.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        21624      0.11%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt        24740      0.12%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34812      0.18%     80.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     80.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     80.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           24      0.00%     80.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     80.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     80.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     80.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd           12      0.00%     80.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt         1682      0.01%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            4      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult           10      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2385213     11.99%     92.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1492453      7.50%     99.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        21353      0.11%     99.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite         5523      0.03%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     19891955                       # Class of committed instruction
system.switch_cpus.commit.refs                3904542                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              19891955                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      10.233946                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                10.233946                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      14206515                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       56684620                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         25012744                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7422014                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1142973                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        662696                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4617308                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                105246                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2484609                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 13767                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7664179                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3928268                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              19536716                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        725025                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles        47044                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               30852639                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles        31165                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        77596                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         2285946                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.074890                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     27611448                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1136879                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.301474                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     48446942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.305829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.825279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         38975803     80.45%     80.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           468195      0.97%     81.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           425917      0.88%     82.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           490007      1.01%     83.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           409554      0.85%     84.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           466068      0.96%     85.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           402046      0.83%     85.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           382281      0.79%     86.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6427071     13.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     48446942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads            371912                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           176075                       # number of floating regfile writes
system.switch_cpus.idleCycles                53892519                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1459501                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3823213                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.369321                       # Inst execution rate
system.switch_cpus.iew.exec_refs              7260528                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2484256                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7150774                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6198500                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        34230                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       113473                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      3396002                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     48063949                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4776272                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1939630                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      37796159                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          61391                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        273698                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1142973                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        359439                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        62589                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       278367                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         5028                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         5835                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3932                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3791931                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1898024                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         5835                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1429145                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        30356                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          38923813                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              36637360                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.668425                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          26017655                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.357998                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               36969096                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         47518799                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        29802034                       # number of integer regfile writes
system.switch_cpus.ipc                       0.097714                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.097714                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       596808      1.50%      1.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31143823     78.38%     79.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          887      0.00%     79.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           119      0.00%     79.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        22672      0.06%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        32813      0.08%     80.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     80.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     80.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     80.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     80.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     80.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         8616      0.02%     80.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     80.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        39388      0.10%     80.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     80.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        39432      0.10%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        45234      0.11%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift          126      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           17      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         3240      0.01%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            4      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult           10      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5061411     12.74%     93.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2641480      6.65%     99.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        62598      0.16%     99.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        37116      0.09%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       39735794                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          316967                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       620595                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       270454                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       616469                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              564964                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014218                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          497373     88.04%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             3      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            573      0.10%     88.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     88.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           1998      0.35%     88.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            83      0.01%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     88.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          36317      6.43%     94.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         16143      2.86%     97.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         5682      1.01%     98.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         6792      1.20%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       39386983                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    128115437                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     36366906                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     75624125                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           47959504                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          39735794                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       104445                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     28171947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       252543                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       103159                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     35692221                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     48446942                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.820192                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.767701                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     36757120     75.87%     75.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2809077      5.80%     81.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2149096      4.44%     86.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1546024      3.19%     89.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1536714      3.17%     92.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1377938      2.84%     95.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1243319      2.57%     97.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       727239      1.50%     99.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       300415      0.62%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     48446942                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.388274                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3940891                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                 27068                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       293754                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       241916                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6198500                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      3396002                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17601482                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             27                       # number of misc regfile writes
system.switch_cpus.numCycles                102339461                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12965373                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21938465                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         468209                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         25496863                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         137924                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        213057                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     127838236                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       53586895                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     57222786                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7486441                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         510590                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1142973                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1352582                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         35284236                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups       528082                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     74597714                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         2710                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          112                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           2434593                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           89                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             90677903                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           101139038                       # The number of ROB writes
system.switch_cpus.timesIdled                  762265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests        15889                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         4847                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1923552                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       996348                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3847496                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1001195                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            1036895                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       109990                       # Transaction distribution
system.membus.trans_dist::CleanEvict           977579                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              178                       # Transaction distribution
system.membus.trans_dist::ReadExReq             52227                       # Transaction distribution
system.membus.trans_dist::ReadExResp            52227                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1036895                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3265991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3265991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3265991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     76743168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     76743168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                76743168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1089300                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1089300    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1089300                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2921435000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5826055500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51169730500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51169730500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51169730500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  51169730500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1820321                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       380798                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1187485                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2134473                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             388                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            388                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           103379                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          103380                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1187780                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       632542                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3562479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2208541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5771020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    151980736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     64430720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              216411456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1779914                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7075520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3703438                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.275940                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.449905                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2686357     72.54%     72.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1012234     27.33%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   4847      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3703438                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3382041499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1105056537                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1782620093                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51169730500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst       546973                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       287022                       # number of demand (read+write) hits
system.l2.demand_hits::total                   833995                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       546973                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       287022                       # number of overall hits
system.l2.overall_hits::total                  833995                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst       640242                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       448899                       # number of demand (read+write) misses
system.l2.demand_misses::total                1089141                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst       640242                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       448899                       # number of overall misses
system.l2.overall_misses::total               1089141                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst  53136656000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  37710487000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      90847143000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst  53136656000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  37710487000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     90847143000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst      1187215                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       735921                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1923136                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      1187215                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       735921                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1923136                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.539281                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.609983                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.566336                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.539281                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.609983                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.566336                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82994.642651                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84006.618415                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83411.737323                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82994.642651                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84006.618415                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83411.737323                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              109990                       # number of writebacks
system.l2.writebacks::total                    109990                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  16                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 16                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst       640230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       448895                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1089125                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst       640230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       448895                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1089125                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst  46733720500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  33221340000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  79955060500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst  46733720500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  33221340000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  79955060500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.539270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.609977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.566328                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.539270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.609977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.566328                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72995.205629                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74006.928124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73412.198324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72995.205629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74006.928124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73412.198324                       # average overall mshr miss latency
system.l2.replacements                        1779349                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       270808                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           270808                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       270808                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       270808                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1186996                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1186996                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1186996                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1186996                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       306344                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        306344                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          214                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  214                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data          174                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                174                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data       859000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       859000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data          388                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              388                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.448454                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.448454                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  4936.781609                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4936.781609                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data          174                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           174                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data      3424000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3424000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.448454                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.448454                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19678.160920                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19678.160920                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        51148                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51148                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        52231                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               52231                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3819891500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3819891500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       103379                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            103379                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.505238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.505238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 73134.565679                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73134.565679                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        52230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          52230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3297531000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3297531000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.505228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.505228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 63134.807582                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63134.807582                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       546973                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             546973                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst       640242                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           640242                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst  53136656000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  53136656000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      1187215                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1187215                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.539281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.539281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82994.642651                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82994.642651                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst       640230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       640230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst  46733720500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  46733720500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.539270                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.539270                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72995.205629                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72995.205629                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       235874                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            235874                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       396668                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          396668                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  33890595500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  33890595500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       632542                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        632542                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.627101                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.627101                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85438.188863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85438.188863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       396665                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       396665                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  29923809000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  29923809000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.627097                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.627097                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75438.490918                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75438.490918                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51169730500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                     3547437                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1779605                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.993384                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     129.494587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    74.062591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    52.442823                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.505838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.289307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.204855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  32536757                       # Number of tag accesses
system.l2.tags.data_accesses                 32536757                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51169730500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.inst     40974720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     28729088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           69703808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     40974720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      40974720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7039360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7039360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       640230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       448892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1089122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       109990                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             109990                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst    800760911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    561446928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1362207839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    800760911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        800760911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      137568831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            137568831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      137568831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    800760911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    561446928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1499776670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     94608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    640188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    399412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000472648500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5773                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5773                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2119209                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              88965                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1089122                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     109990                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1089122                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   109990                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  49522                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15382                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             60754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            119613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            109763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            119919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             69751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             27742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             66794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             47060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             58693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            96207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            50198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            46248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            46769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            59624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4849                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  16040742500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5198000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             35533242500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15429.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34179.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   679663                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70393                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1089122                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               109990                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  559374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  331191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  113455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   29432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    5416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       384140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.957443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.929440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   197.096025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       174664     45.47%     45.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       113353     29.51%     74.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        42073     10.95%     85.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21031      5.47%     91.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12224      3.18%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7542      1.96%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4962      1.29%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2606      0.68%     98.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5685      1.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       384140                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5773                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     180.031526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    147.833338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     97.298239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            289      5.01%      5.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           472      8.18%     13.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           434      7.52%     20.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          535      9.27%     29.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          748     12.96%     42.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          802     13.89%     56.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          697     12.07%     68.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          630     10.91%     79.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          450      7.79%     87.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          276      4.78%     92.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          176      3.05%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          111      1.92%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           65      1.13%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           29      0.50%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           18      0.31%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           15      0.26%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           11      0.19%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            5      0.09%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5773                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.386454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.366770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.828170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4654     80.62%     80.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              167      2.89%     83.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              813     14.08%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              120      2.08%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.29%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5773                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               66534400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3169408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6054336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                69703808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7039360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1300.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       118.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1362.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    137.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   51169755000                       # Total gap between requests
system.mem_ctrls.avgGap                      42673.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     40972032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     25562368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6054336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 800708379.732427835464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 499560340.658819735050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 118318700.154185876250                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       640230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       448892                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       109990                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  20362961000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15170281500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1257557297750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31805.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33794.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11433378.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1204375200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            640140600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2985976560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          244932840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4038799440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22865392110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        394109280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        32373726030                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        632.673374                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    832795250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1708460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  48628475250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1538405820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            817670700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4436767440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          248873940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4038799440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23013211920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        269629440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34363358700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        671.556375                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    512321000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1708460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  48948949500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51169730500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4732516                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4732524                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4732516                       # number of overall hits
system.cpu.icache.overall_hits::total         4732524                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      2645944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2645946                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      2645944                       # number of overall misses
system.cpu.icache.overall_misses::total       2645946                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 135199867560                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 135199867560                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 135199867560                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 135199867560                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7378460                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7378470                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7378460                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7378470                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.358604                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.358604                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.358604                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.358604                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 51097.025319                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51096.986696                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 51097.025319                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51096.986696                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs      1146998                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          252                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             35639                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.183787                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          252                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      2276388                       # number of writebacks
system.cpu.icache.writebacks::total           2276388                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst       369063                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       369063                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst       369063                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       369063                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      2276881                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2276881                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      2276881                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2276881                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 114981560011                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 114981560011                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 114981560011                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 114981560011                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.308585                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.308584                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.308585                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.308584                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 50499.591332                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50499.591332                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 50499.591332                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50499.591332                       # average overall mshr miss latency
system.cpu.icache.replacements                2276388                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4732516                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4732524                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      2645944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2645946                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 135199867560                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 135199867560                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7378460                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7378470                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.358604                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.358604                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 51097.025319                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51096.986696                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst       369063                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       369063                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      2276881                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2276881                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 114981560011                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 114981560011                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.308585                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.308584                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 50499.591332                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50499.591332                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  97452482000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.991831                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7009406                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2276882                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.078511                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000096                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.991735                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999871                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999872                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17033822                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17033822                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  97452482000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  97452482000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  97452482000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  97452482000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  97452482000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  97452482000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  97452482000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9016699                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9016705                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9016699                       # number of overall hits
system.cpu.dcache.overall_hits::total         9016705                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1999808                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1999809                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1999808                       # number of overall misses
system.cpu.dcache.overall_misses::total       1999809                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 112186998045                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 112186998045                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 112186998045                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 112186998045                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     11016507                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     11016514                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     11016507                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     11016514                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.142857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.181528                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.181528                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.142857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.181528                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.181528                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 56098.884515                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56098.856463                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 56098.884515                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56098.856463                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5193327                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       519133                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            149841                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            3734                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.658918                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   139.028656                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       529916                       # number of writebacks
system.cpu.dcache.writebacks::total            529916                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       609607                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       609607                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       609607                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       609607                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1390201                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1390201                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1390201                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1390201                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  77164197473                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  77164197473                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  77164197473                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  77164197473                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.126193                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.126192                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.126193                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.126192                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 55505.784756                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55505.784756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 55505.784756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55505.784756                       # average overall mshr miss latency
system.cpu.dcache.replacements                1389560                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6224832                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6224832                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1787638                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1787638                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 102862061000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 102862061000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      8012470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8012470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.223107                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.223107                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 57540.766643                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57540.766643                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       605032                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       605032                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1182606                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1182606                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  68223100000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  68223100000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.147596                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.147596                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 57688.782232                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57688.782232                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            6                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2791867                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2791873                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       212170                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       212171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9324937045                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9324937045                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3004037                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3004044                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.142857                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.070628                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.070628                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 43950.308927                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43950.101781                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         4575                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4575                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       207595                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       207595                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8941097473                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8941097473                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.069105                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.069105                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 43069.907623                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43069.907623                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  97452482000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.998429                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10406974                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1389624                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.489057                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000063                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.998366                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999974                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          23422652                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         23422652                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  97452482000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  97452471500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
