-v			#<true|false>		#false		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />verbose operation							#verbose operation
-d			#<true|false>		#false		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />enable debug message							#enable debug message
-i			#<true|false>		#false		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />start in Dlite debugger						#start in Dlite debugger
-seed			#<int>			#1		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />random number generator seed (0 for timer seed)			#random number generator seed
-q			#<true|false>		#False		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />initialize and terminate immediately					#initialize and terminate immediately
-chkpt			#<string>		#<null>		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />restore EIO trace							#restore EIO trace
-nice			#<int>			#0		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />simulator scheduling priority						#simulator scheduling priority
-max:inst		#<uint>			#0		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />maximum number of inst's to execute					#maximum number of inst's to execute 
-fastfwd		#<int>			#0		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />number of insts skipped before timing starts				#number of insts skipped before timing starts
-ptrace			#<string list...>	#<null>		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />generate pipetrace, i.e., <fname|stdout|stderr> <range>		#generate pipetrace
-fetch:ifqsize		#<int>			#4		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />instruction fetch queue size (in insts)				#instruction fetch queue size
-fetch:mplat		#<int>			#3		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />extra branch mis-prediction latency					#extra branch mis-prediction latency
-fetch:speed		#<int>			#1		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />speed of front-end of machine relative to execution core		#speed of front-end relative to execution core
-bpred			#<string>		#bimod		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}		#branch predictor type
-bpred:bimod		#<int>			#2048		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />bimodal predictor config (<table size>)				#bimodal predictor config
-bpred:2lev		#<string list...>	#1 1024 8 0	#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />2-level predictor config (<l1size> <l2size> <hist_size> <xor>)		#2-level predictor config
-bpred:comb		#<int>			#1024		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />combining predictor config (<meta_table_size>)				#combining predictor config
-bpred:ras		#<int>			#8		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />return address stack size (0 for no return stack)			#return address stack size
-bpred:btb		#<string list...>	#512 4		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />BTB config (<num_sets> <associativity>)				#BTB config
-bpred:spec_update	#<string>		#<null>		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />speculative predictors update in {ID|WB} (default non-spec)		#speculative predictors update in
-decode:width		#<int>			#4		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />instruction decode B/W (insts/cycle)					#instruction decode B/W
-issue:width		#<int>			#4		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />instruction issue B/W (insts/cycle)					#instruction issue B/W
-issue:inorder		#<true|false>		#false		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />run pipeline with in-order issue					#run pipeline with in-order issue
-issue:wrongpath	#<true|false>		#true		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />issue instructions down wrong execution paths				#issue instructions down wrong execution paths
-commit:width		#<int>			#4		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />instruction commit B/W (insts/cycle)					#instruction commit B/W
-ruu:size		#<int>			#16		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />register update unit (RUU) size					#register update unit (RUU) size
-lsq:size		#<int>			#8		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />load/store queue (LSQ) size						#load/store queue (LSQ) size
-cache:dl1		#<string>		#dl1:128:32:4:l	#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />l1 data cache config, i.e., {<config>|none}				#l1 data cache config
-cache:dl1lat		#<int>			#1		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />l1 data cache hit latency (in cycles)					#l1 data cache hit latency
-cache:dl2		#<string>		#ul2:1024:64:4:l#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />l2 data cache config, i.e., {<config>|none}				#l2 data cache config
-cache:dl2lat		#<int>			#6		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />l2 data cache hit latency (in cycles)					#l2 data cache hit latency
-cache:il1		#<string>		#il1:512:32:1:l	#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />l1 inst cache config, i.e., {<config>|dl1|dl2|none}			#l1 inst cache config
-cache:il1lat		#<int>			#1		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />l1 instruction cache hit latency (in cycles)				#l1 instruction cache hit latency
-cache:il2		#<string>		#dl2		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />l2 instruction cache config, i.e., {<config>|dl2|none}			#l2 instruction cache config
-cache:il2lat		#<int>			#6		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />l2 instruction cache hit latency (in cycles)				#l2 instruction cache hit latency
-cache:flush		#<true|false>		#false		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />flush caches on system calls						#flush caches on system calls
-cache:icompress	#<true|false>		#false		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />convert 64-bit inst addresses to 32-bit inst equivalents		#convert 64-bit inst addresses to 32-bit equivalents
-mem:lat		#<int list...>		#18 2		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />memory access latency (<first_chunk> <inter_chunk>)			#memory access latency
-mem:width		#<int>			#8		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />memory access bus width (in bytes)					#memory access bus width
-tlb:itlb		#<string>		#itlb:16:4096:4:l#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />linstruction TLB config, i.e., {<config>|none}			#linstruction TLB config
-tlb:dtlb		#<string>		#dtlb:32:4096:4:l#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />ldata TLB config, i.e., {<config>|none}				#ldata TLB config
-tlb:lat		#<int>			#30		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />inst/data TLB miss latency (in cycles)					#inst/data TLB miss latency
-res:ialu		#<int>			#4		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />total number of integer ALU's available				#total number of integer ALU's available
-res:imult		#<int>			#1		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />total number of integer multiplier/dividers available			#total number of integer mul/divs available
-res:memport		#<int>			#2		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />total number of memory system ports available (to CPU)			#total number of memory system ports available
-res:fpalu		#<int>			#4		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />total number of floating point ALU's available				#total number of floating point ALU's available
-res:fpmult		#<int>			#1		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />total number of floating point multiplier/dividers available		#total number of floating point mul/divs available
-pcstat			#<string list...>	#<null>		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />profile stat(s) against text addr's (mult uses ok)			#profile stat(s) against text addr's 
-bugcompat		#<true|false>		#false		#parameter name: -v<br />type: <true|false><br /> default value: false<br /><br />operate in backward-compatible bugs mode (for testing only)		#operate in backward-compatible bugs mode