Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Sep 15 18:13:04 2023
| Host         : MBQD-WS-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree    1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin             1           
TIMING-16  Warning           Large setup violation                                 428         
TIMING-18  Warning           Missing input or output delay                         52          
XDCC-4     Warning           User Clock constraint overwritten with the same name  2           
XDCC-5     Warning           User Non-Timing constraint/property overwritten       4           
XDCC-8     Warning           User Clock constraint overwritten on the same source  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -33.386    -3243.802                    515                 9007        0.019        0.000                      0                 8979        1.845        0.000                       0                  4329  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
adc_clk                              {0.000 4.000}        8.000           125.000         
clk_fpga_0                           {0.000 10.000}       20.000          50.000          
rx_clk                               {0.000 2.000}        4.000           250.000         
system_i/ADC/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0        {1.750 3.750}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                  -33.386    -3243.802                    515                 9007        0.019        0.000                      0                 8979        3.020        0.000                       0                  4321  
system_i/ADC/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                          1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      adc_clk       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          515  Failing Endpoints,  Worst Slack      -33.386ns,  Total Violation    -3243.802ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -33.386ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        41.320ns  (logic 25.652ns (62.082%)  route 15.668ns (37.918%))
  Logic Levels:           107  (CARRY4=88 LUT1=2 LUT2=2 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.668     4.829    system_i/divider_0/inst/clk
    SLICE_X26Y14         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.456     5.285 f  system_i/divider_0/inst/data_a_shift_reg[2]/Q
                         net (fo=2, routed)           0.308     5.594    system_i/divider_0/inst/data_a_shift[2]
    SLICE_X27Y12         LUT1 (Prop_lut1_I0_O)        0.124     5.718 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.481     6.199    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.779 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.779    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.893    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.007    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.229 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.468     7.697    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X26Y15         LUT3 (Prop_lut3_I2_O)        0.299     7.996 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.996    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.528 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.528    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.642    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.756    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.870    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.141 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.980    10.121    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X24Y16         LUT5 (Prop_lut5_I0_O)        0.373    10.494 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000    10.494    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.027 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    11.027    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    11.261    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.378    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.535 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.821    12.356    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X23Y16         LUT5 (Prop_lut5_I1_O)        0.332    12.688 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.688    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.238 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    13.238    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.352 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    13.352    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.466 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.466    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.580 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.580    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.737 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.833    14.571    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X25Y17         LUT5 (Prop_lut5_I1_O)        0.329    14.900 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.900    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.450 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    15.450    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.564 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.564    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.678 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.678    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.792 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.792    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.949 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.940    16.889    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.329    17.218 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    17.218    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.768 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.768    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.882    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.996 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.996    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.110 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    18.110    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.267 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.872    19.139    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X31Y26         LUT5 (Prop_lut5_I1_O)        0.329    19.468 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    19.468    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.018 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    20.018    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.132 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    20.132    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.246 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    20.246    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    20.360    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.517 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          1.043    21.560    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.329    21.889 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    21.889    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.439 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    22.439    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.553 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    22.553    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.667 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    22.667    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.781 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.009    22.790    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.947 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          1.058    24.005    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X31Y16         LUT5 (Prop_lut5_I1_O)        0.329    24.334 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    24.334    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.884 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    24.884    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.998 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    24.998    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.112 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    25.112    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.226 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    25.226    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.383 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.804    26.187    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X30Y16         LUT5 (Prop_lut5_I1_O)        0.329    26.516 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    26.516    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.049 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    27.049    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.166 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    27.166    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.283 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    27.283    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.400 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    27.400    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.557 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.670    28.227    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.332    28.559 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    28.559    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.092 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    29.092    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.209 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    29.209    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.326 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    29.326    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.443 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.009    29.452    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.609 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.682    30.291    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.332    30.623 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    30.623    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.156 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.156    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    31.273    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    31.390    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    31.507    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.664 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.855    32.519    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X26Y25         LUT5 (Prop_lut5_I1_O)        0.332    32.851 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    32.851    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.401 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.401    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.515 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.515    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.629 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    33.629    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.743 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    33.743    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.900 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          1.014    34.914    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X24Y22         LUT5 (Prop_lut5_I1_O)        0.329    35.243 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    35.243    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.776 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.776    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.893 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.893    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.010 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    36.019    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.136 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.136    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.293 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.858    37.151    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X25Y22         LUT3 (Prop_lut3_I0_O)        0.332    37.483 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    37.483    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.033 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.033    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.147 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.147    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.261 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.009    38.271    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.385 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.385    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.542 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.997    39.539    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X28Y22         LUT2 (Prop_lut2_I1_O)        0.329    39.868 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    39.868    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.401 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.401    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.518 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.518    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.635 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.009    40.644    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.761 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.761    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.918 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.991    41.909    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X29Y21         LUT2 (Prop_lut2_I1_O)        0.332    42.241 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    42.241    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.773 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    42.773    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.887 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.887    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.001 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.001    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.115 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.009    43.124    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.395 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.317    43.711    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X29Y27         LUT1 (Prop_lut1_I0_O)        0.373    44.084 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.331    44.416    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    44.996 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.996    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.110 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.110    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.224 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.224    system_i/divider_0/inst/data_div_reg_reg[12]_i_2_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.558 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.288    45.846    system_i/divider_0/inst/data_div_reg1[14]
    SLICE_X31Y32         LUT6 (Prop_lut6_I3_O)        0.303    46.149 r  system_i/divider_0/inst/data_div_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    46.149    system_i/divider_0/inst/p_0_in[14]
    SLICE_X31Y32         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.491    12.403    system_i/divider_0/inst/clk
    SLICE_X31Y32         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[14]/C
                         clock pessimism              0.364    12.767    
                         clock uncertainty           -0.035    12.732    
    SLICE_X31Y32         FDRE (Setup_fdre_C_D)        0.031    12.763    system_i/divider_0/inst/data_div_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                         -46.149    
  -------------------------------------------------------------------
                         slack                                -33.386    

Slack (VIOLATED) :        -33.293ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        41.227ns  (logic 25.556ns (61.988%)  route 15.671ns (38.012%))
  Logic Levels:           107  (CARRY4=88 LUT1=2 LUT2=2 LUT3=2 LUT5=13)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.668     4.829    system_i/divider_0/inst/clk
    SLICE_X26Y14         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.456     5.285 f  system_i/divider_0/inst/data_a_shift_reg[2]/Q
                         net (fo=2, routed)           0.308     5.594    system_i/divider_0/inst/data_a_shift[2]
    SLICE_X27Y12         LUT1 (Prop_lut1_I0_O)        0.124     5.718 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.481     6.199    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.779 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.779    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.893    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.007    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.229 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.468     7.697    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X26Y15         LUT3 (Prop_lut3_I2_O)        0.299     7.996 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.996    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.528 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.528    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.642    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.756    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.870    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.141 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.980    10.121    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X24Y16         LUT5 (Prop_lut5_I0_O)        0.373    10.494 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000    10.494    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.027 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    11.027    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    11.261    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.378    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.535 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.821    12.356    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X23Y16         LUT5 (Prop_lut5_I1_O)        0.332    12.688 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.688    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.238 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    13.238    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.352 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    13.352    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.466 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.466    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.580 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.580    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.737 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.833    14.571    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X25Y17         LUT5 (Prop_lut5_I1_O)        0.329    14.900 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.900    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.450 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    15.450    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.564 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.564    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.678 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.678    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.792 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.792    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.949 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.940    16.889    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.329    17.218 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    17.218    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.768 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.768    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.882    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.996 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.996    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.110 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    18.110    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.267 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.872    19.139    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X31Y26         LUT5 (Prop_lut5_I1_O)        0.329    19.468 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    19.468    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.018 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    20.018    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.132 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    20.132    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.246 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    20.246    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    20.360    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.517 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          1.043    21.560    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.329    21.889 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    21.889    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.439 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    22.439    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.553 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    22.553    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.667 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    22.667    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.781 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.009    22.790    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.947 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          1.058    24.005    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X31Y16         LUT5 (Prop_lut5_I1_O)        0.329    24.334 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    24.334    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.884 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    24.884    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.998 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    24.998    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.112 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    25.112    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.226 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    25.226    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.383 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.804    26.187    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X30Y16         LUT5 (Prop_lut5_I1_O)        0.329    26.516 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    26.516    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.049 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    27.049    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.166 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    27.166    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.283 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    27.283    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.400 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    27.400    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.557 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.670    28.227    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.332    28.559 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    28.559    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.092 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    29.092    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.209 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    29.209    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.326 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    29.326    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.443 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.009    29.452    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.609 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.682    30.291    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.332    30.623 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    30.623    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.156 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.156    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    31.273    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    31.390    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    31.507    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.664 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.855    32.519    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X26Y25         LUT5 (Prop_lut5_I1_O)        0.332    32.851 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    32.851    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.401 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.401    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.515 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.515    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.629 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    33.629    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.743 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    33.743    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.900 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          1.014    34.914    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X24Y22         LUT5 (Prop_lut5_I1_O)        0.329    35.243 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    35.243    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.776 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.776    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.893 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.893    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.010 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    36.019    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.136 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.136    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.293 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.858    37.151    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X25Y22         LUT3 (Prop_lut3_I0_O)        0.332    37.483 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    37.483    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.033 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.033    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.147 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.147    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.261 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.009    38.271    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.385 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.385    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.542 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.997    39.539    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X28Y22         LUT2 (Prop_lut2_I1_O)        0.329    39.868 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    39.868    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.401 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.401    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.518 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.518    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.635 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.009    40.644    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.761 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.761    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.918 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.991    41.909    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X29Y21         LUT2 (Prop_lut2_I1_O)        0.332    42.241 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    42.241    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.773 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    42.773    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.887 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.887    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.001 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.001    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.115 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.009    43.124    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.395 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.317    43.711    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X29Y27         LUT1 (Prop_lut1_I0_O)        0.373    44.084 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.331    44.416    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    44.996 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.996    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.110 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.110    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.224 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.224    system_i/divider_0/inst/data_div_reg_reg[12]_i_2_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    45.463 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.292    45.754    system_i/divider_0/inst/data_div_reg1[15]
    SLICE_X31Y32         LUT5 (Prop_lut5_I2_O)        0.302    46.056 r  system_i/divider_0/inst/data_div_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    46.056    system_i/divider_0/inst/p_0_in[15]
    SLICE_X31Y32         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.491    12.403    system_i/divider_0/inst/clk
    SLICE_X31Y32         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[15]/C
                         clock pessimism              0.364    12.767    
                         clock uncertainty           -0.035    12.732    
    SLICE_X31Y32         FDRE (Setup_fdre_C_D)        0.032    12.764    system_i/divider_0/inst/data_div_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -46.056    
  -------------------------------------------------------------------
                         slack                                -33.293    

Slack (VIOLATED) :        -33.279ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        41.209ns  (logic 25.538ns (61.973%)  route 15.671ns (38.027%))
  Logic Levels:           106  (CARRY4=87 LUT1=2 LUT2=2 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.668     4.829    system_i/divider_0/inst/clk
    SLICE_X26Y14         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.456     5.285 f  system_i/divider_0/inst/data_a_shift_reg[2]/Q
                         net (fo=2, routed)           0.308     5.594    system_i/divider_0/inst/data_a_shift[2]
    SLICE_X27Y12         LUT1 (Prop_lut1_I0_O)        0.124     5.718 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.481     6.199    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.779 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.779    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.893    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.007    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.229 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.468     7.697    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X26Y15         LUT3 (Prop_lut3_I2_O)        0.299     7.996 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.996    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.528 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.528    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.642    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.756    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.870    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.141 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.980    10.121    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X24Y16         LUT5 (Prop_lut5_I0_O)        0.373    10.494 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000    10.494    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.027 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    11.027    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    11.261    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.378    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.535 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.821    12.356    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X23Y16         LUT5 (Prop_lut5_I1_O)        0.332    12.688 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.688    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.238 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    13.238    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.352 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    13.352    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.466 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.466    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.580 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.580    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.737 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.833    14.571    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X25Y17         LUT5 (Prop_lut5_I1_O)        0.329    14.900 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.900    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.450 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    15.450    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.564 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.564    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.678 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.678    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.792 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.792    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.949 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.940    16.889    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.329    17.218 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    17.218    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.768 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.768    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.882    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.996 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.996    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.110 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    18.110    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.267 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.872    19.139    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X31Y26         LUT5 (Prop_lut5_I1_O)        0.329    19.468 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    19.468    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.018 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    20.018    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.132 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    20.132    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.246 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    20.246    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    20.360    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.517 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          1.043    21.560    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.329    21.889 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    21.889    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.439 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    22.439    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.553 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    22.553    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.667 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    22.667    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.781 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.009    22.790    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.947 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          1.058    24.005    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X31Y16         LUT5 (Prop_lut5_I1_O)        0.329    24.334 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    24.334    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.884 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    24.884    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.998 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    24.998    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.112 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    25.112    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.226 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    25.226    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.383 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.804    26.187    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X30Y16         LUT5 (Prop_lut5_I1_O)        0.329    26.516 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    26.516    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.049 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    27.049    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.166 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    27.166    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.283 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    27.283    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.400 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    27.400    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.557 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.670    28.227    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.332    28.559 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    28.559    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.092 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    29.092    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.209 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    29.209    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.326 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    29.326    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.443 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.009    29.452    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.609 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.682    30.291    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.332    30.623 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    30.623    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.156 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.156    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    31.273    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    31.390    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    31.507    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.664 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.855    32.519    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X26Y25         LUT5 (Prop_lut5_I1_O)        0.332    32.851 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    32.851    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.401 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.401    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.515 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.515    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.629 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    33.629    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.743 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    33.743    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.900 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          1.014    34.914    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X24Y22         LUT5 (Prop_lut5_I1_O)        0.329    35.243 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    35.243    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.776 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.776    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.893 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.893    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.010 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    36.019    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.136 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.136    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.293 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.858    37.151    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X25Y22         LUT3 (Prop_lut3_I0_O)        0.332    37.483 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    37.483    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.033 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.033    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.147 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.147    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.261 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.009    38.271    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.385 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.385    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.542 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.997    39.539    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X28Y22         LUT2 (Prop_lut2_I1_O)        0.329    39.868 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    39.868    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.401 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.401    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.518 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.518    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.635 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.009    40.644    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.761 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.761    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.918 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.991    41.909    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X29Y21         LUT2 (Prop_lut2_I1_O)        0.332    42.241 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    42.241    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.773 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    42.773    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.887 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.887    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.001 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.001    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.115 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.009    43.124    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.395 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.317    43.711    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X29Y27         LUT1 (Prop_lut1_I0_O)        0.373    44.084 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.331    44.416    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    44.996 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.996    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.110 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.110    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.444 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.291    45.735    system_i/divider_0/inst/data_div_reg1[10]
    SLICE_X31Y31         LUT6 (Prop_lut6_I3_O)        0.303    46.038 r  system_i/divider_0/inst/data_div_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    46.038    system_i/divider_0/inst/p_0_in[10]
    SLICE_X31Y31         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.489    12.401    system_i/divider_0/inst/clk
    SLICE_X31Y31         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[10]/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)        0.029    12.759    system_i/divider_0/inst/data_div_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                         -46.038    
  -------------------------------------------------------------------
                         slack                                -33.279    

Slack (VIOLATED) :        -33.269ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        41.202ns  (logic 25.536ns (61.977%)  route 15.666ns (38.023%))
  Logic Levels:           107  (CARRY4=88 LUT1=2 LUT2=2 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.668     4.829    system_i/divider_0/inst/clk
    SLICE_X26Y14         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.456     5.285 f  system_i/divider_0/inst/data_a_shift_reg[2]/Q
                         net (fo=2, routed)           0.308     5.594    system_i/divider_0/inst/data_a_shift[2]
    SLICE_X27Y12         LUT1 (Prop_lut1_I0_O)        0.124     5.718 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.481     6.199    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.779 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.779    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.893    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.007    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.229 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.468     7.697    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X26Y15         LUT3 (Prop_lut3_I2_O)        0.299     7.996 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.996    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.528 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.528    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.642    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.756    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.870    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.141 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.980    10.121    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X24Y16         LUT5 (Prop_lut5_I0_O)        0.373    10.494 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000    10.494    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.027 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    11.027    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    11.261    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.378    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.535 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.821    12.356    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X23Y16         LUT5 (Prop_lut5_I1_O)        0.332    12.688 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.688    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.238 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    13.238    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.352 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    13.352    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.466 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.466    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.580 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.580    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.737 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.833    14.571    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X25Y17         LUT5 (Prop_lut5_I1_O)        0.329    14.900 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.900    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.450 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    15.450    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.564 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.564    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.678 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.678    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.792 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.792    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.949 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.940    16.889    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.329    17.218 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    17.218    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.768 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.768    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.882    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.996 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.996    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.110 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    18.110    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.267 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.872    19.139    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X31Y26         LUT5 (Prop_lut5_I1_O)        0.329    19.468 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    19.468    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.018 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    20.018    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.132 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    20.132    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.246 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    20.246    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    20.360    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.517 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          1.043    21.560    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.329    21.889 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    21.889    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.439 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    22.439    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.553 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    22.553    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.667 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    22.667    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.781 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.009    22.790    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.947 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          1.058    24.005    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X31Y16         LUT5 (Prop_lut5_I1_O)        0.329    24.334 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    24.334    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.884 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    24.884    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.998 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    24.998    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.112 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    25.112    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.226 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    25.226    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.383 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.804    26.187    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X30Y16         LUT5 (Prop_lut5_I1_O)        0.329    26.516 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    26.516    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.049 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    27.049    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.166 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    27.166    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.283 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    27.283    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.400 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    27.400    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.557 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.670    28.227    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.332    28.559 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    28.559    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.092 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    29.092    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.209 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    29.209    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.326 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    29.326    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.443 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.009    29.452    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.609 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.682    30.291    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.332    30.623 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    30.623    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.156 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.156    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    31.273    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    31.390    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    31.507    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.664 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.855    32.519    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X26Y25         LUT5 (Prop_lut5_I1_O)        0.332    32.851 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    32.851    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.401 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.401    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.515 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.515    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.629 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    33.629    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.743 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    33.743    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.900 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          1.014    34.914    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X24Y22         LUT5 (Prop_lut5_I1_O)        0.329    35.243 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    35.243    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.776 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.776    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.893 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.893    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.010 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    36.019    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.136 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.136    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.293 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.858    37.151    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X25Y22         LUT3 (Prop_lut3_I0_O)        0.332    37.483 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    37.483    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.033 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.033    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.147 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.147    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.261 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.009    38.271    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.385 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.385    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.542 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.997    39.539    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X28Y22         LUT2 (Prop_lut2_I1_O)        0.329    39.868 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    39.868    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.401 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.401    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.518 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.518    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.635 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.009    40.644    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.761 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.761    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.918 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.991    41.909    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X29Y21         LUT2 (Prop_lut2_I1_O)        0.332    42.241 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    42.241    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.773 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    42.773    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.887 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.887    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.001 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.001    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.115 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.009    43.124    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.395 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.317    43.711    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X29Y27         LUT1 (Prop_lut1_I0_O)        0.373    44.084 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.331    44.416    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    44.996 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.996    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.110 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.110    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.224 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.224    system_i/divider_0/inst/data_div_reg_reg[12]_i_2_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.446 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.287    45.733    system_i/divider_0/inst/data_div_reg1[13]
    SLICE_X31Y32         LUT6 (Prop_lut6_I3_O)        0.299    46.032 r  system_i/divider_0/inst/data_div_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    46.032    system_i/divider_0/inst/p_0_in[13]
    SLICE_X31Y32         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.491    12.403    system_i/divider_0/inst/clk
    SLICE_X31Y32         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[13]/C
                         clock pessimism              0.364    12.767    
                         clock uncertainty           -0.035    12.732    
    SLICE_X31Y32         FDRE (Setup_fdre_C_D)        0.031    12.763    system_i/divider_0/inst/data_div_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                         -46.032    
  -------------------------------------------------------------------
                         slack                                -33.269    

Slack (VIOLATED) :        -33.255ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        41.186ns  (logic 25.520ns (61.962%)  route 15.666ns (38.038%))
  Logic Levels:           106  (CARRY4=87 LUT1=2 LUT2=2 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.668     4.829    system_i/divider_0/inst/clk
    SLICE_X26Y14         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.456     5.285 f  system_i/divider_0/inst/data_a_shift_reg[2]/Q
                         net (fo=2, routed)           0.308     5.594    system_i/divider_0/inst/data_a_shift[2]
    SLICE_X27Y12         LUT1 (Prop_lut1_I0_O)        0.124     5.718 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.481     6.199    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.779 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.779    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.893    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.007    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.229 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.468     7.697    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X26Y15         LUT3 (Prop_lut3_I2_O)        0.299     7.996 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.996    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.528 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.528    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.642    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.756    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.870    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.141 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.980    10.121    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X24Y16         LUT5 (Prop_lut5_I0_O)        0.373    10.494 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000    10.494    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.027 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    11.027    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    11.261    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.378    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.535 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.821    12.356    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X23Y16         LUT5 (Prop_lut5_I1_O)        0.332    12.688 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.688    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.238 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    13.238    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.352 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    13.352    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.466 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.466    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.580 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.580    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.737 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.833    14.571    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X25Y17         LUT5 (Prop_lut5_I1_O)        0.329    14.900 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.900    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.450 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    15.450    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.564 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.564    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.678 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.678    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.792 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.792    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.949 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.940    16.889    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.329    17.218 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    17.218    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.768 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.768    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.882    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.996 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.996    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.110 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    18.110    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.267 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.872    19.139    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X31Y26         LUT5 (Prop_lut5_I1_O)        0.329    19.468 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    19.468    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.018 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    20.018    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.132 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    20.132    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.246 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    20.246    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    20.360    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.517 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          1.043    21.560    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.329    21.889 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    21.889    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.439 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    22.439    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.553 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    22.553    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.667 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    22.667    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.781 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.009    22.790    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.947 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          1.058    24.005    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X31Y16         LUT5 (Prop_lut5_I1_O)        0.329    24.334 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    24.334    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.884 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    24.884    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.998 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    24.998    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.112 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    25.112    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.226 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    25.226    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.383 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.804    26.187    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X30Y16         LUT5 (Prop_lut5_I1_O)        0.329    26.516 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    26.516    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.049 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    27.049    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.166 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    27.166    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.283 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    27.283    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.400 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    27.400    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.557 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.670    28.227    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.332    28.559 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    28.559    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.092 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    29.092    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.209 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    29.209    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.326 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    29.326    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.443 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.009    29.452    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.609 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.682    30.291    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.332    30.623 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    30.623    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.156 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.156    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    31.273    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    31.390    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    31.507    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.664 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.855    32.519    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X26Y25         LUT5 (Prop_lut5_I1_O)        0.332    32.851 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    32.851    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.401 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.401    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.515 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.515    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.629 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    33.629    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.743 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    33.743    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.900 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          1.014    34.914    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X24Y22         LUT5 (Prop_lut5_I1_O)        0.329    35.243 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    35.243    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.776 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.776    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.893 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.893    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.010 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    36.019    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.136 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.136    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.293 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.858    37.151    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X25Y22         LUT3 (Prop_lut3_I0_O)        0.332    37.483 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    37.483    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.033 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.033    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.147 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.147    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.261 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.009    38.271    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.385 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.385    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.542 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.997    39.539    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X28Y22         LUT2 (Prop_lut2_I1_O)        0.329    39.868 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    39.868    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.401 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.401    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.518 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.518    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.635 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.009    40.644    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.761 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.761    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.918 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.991    41.909    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X29Y21         LUT2 (Prop_lut2_I1_O)        0.332    42.241 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    42.241    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.773 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    42.773    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.887 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.887    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.001 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.001    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.115 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.009    43.124    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.395 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.317    43.711    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X29Y27         LUT1 (Prop_lut1_I0_O)        0.373    44.084 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.331    44.416    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    44.996 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.996    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.110 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.110    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    45.423 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.287    45.709    system_i/divider_0/inst/data_div_reg1[12]
    SLICE_X31Y31         LUT6 (Prop_lut6_I3_O)        0.306    46.015 r  system_i/divider_0/inst/data_div_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    46.015    system_i/divider_0/inst/p_0_in[12]
    SLICE_X31Y31         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.489    12.401    system_i/divider_0/inst/clk
    SLICE_X31Y31         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[12]/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)        0.031    12.761    system_i/divider_0/inst/data_div_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                         -46.015    
  -------------------------------------------------------------------
                         slack                                -33.255    

Slack (VIOLATED) :        -33.177ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        41.108ns  (logic 25.442ns (61.890%)  route 15.666ns (38.110%))
  Logic Levels:           106  (CARRY4=87 LUT1=2 LUT2=2 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.668     4.829    system_i/divider_0/inst/clk
    SLICE_X26Y14         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.456     5.285 f  system_i/divider_0/inst/data_a_shift_reg[2]/Q
                         net (fo=2, routed)           0.308     5.594    system_i/divider_0/inst/data_a_shift[2]
    SLICE_X27Y12         LUT1 (Prop_lut1_I0_O)        0.124     5.718 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.481     6.199    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.779 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.779    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.893    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.007    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.229 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.468     7.697    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X26Y15         LUT3 (Prop_lut3_I2_O)        0.299     7.996 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.996    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.528 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.528    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.642    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.756    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.870    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.141 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.980    10.121    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X24Y16         LUT5 (Prop_lut5_I0_O)        0.373    10.494 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000    10.494    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.027 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    11.027    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    11.261    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.378    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.535 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.821    12.356    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X23Y16         LUT5 (Prop_lut5_I1_O)        0.332    12.688 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.688    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.238 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    13.238    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.352 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    13.352    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.466 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.466    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.580 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.580    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.737 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.833    14.571    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X25Y17         LUT5 (Prop_lut5_I1_O)        0.329    14.900 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.900    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.450 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    15.450    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.564 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.564    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.678 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.678    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.792 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.792    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.949 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.940    16.889    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.329    17.218 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    17.218    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.768 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.768    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.882    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.996 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.996    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.110 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    18.110    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.267 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.872    19.139    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X31Y26         LUT5 (Prop_lut5_I1_O)        0.329    19.468 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    19.468    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.018 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    20.018    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.132 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    20.132    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.246 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    20.246    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    20.360    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.517 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          1.043    21.560    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.329    21.889 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    21.889    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.439 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    22.439    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.553 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    22.553    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.667 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    22.667    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.781 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.009    22.790    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.947 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          1.058    24.005    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X31Y16         LUT5 (Prop_lut5_I1_O)        0.329    24.334 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    24.334    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.884 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    24.884    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.998 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    24.998    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.112 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    25.112    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.226 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    25.226    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.383 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.804    26.187    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X30Y16         LUT5 (Prop_lut5_I1_O)        0.329    26.516 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    26.516    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.049 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    27.049    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.166 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    27.166    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.283 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    27.283    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.400 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    27.400    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.557 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.670    28.227    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.332    28.559 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    28.559    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.092 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    29.092    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.209 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    29.209    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.326 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    29.326    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.443 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.009    29.452    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.609 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.682    30.291    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.332    30.623 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    30.623    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.156 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.156    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    31.273    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    31.390    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    31.507    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.664 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.855    32.519    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X26Y25         LUT5 (Prop_lut5_I1_O)        0.332    32.851 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    32.851    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.401 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.401    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.515 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.515    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.629 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    33.629    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.743 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    33.743    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.900 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          1.014    34.914    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X24Y22         LUT5 (Prop_lut5_I1_O)        0.329    35.243 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    35.243    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.776 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.776    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.893 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.893    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.010 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    36.019    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.136 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.136    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.293 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.858    37.151    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X25Y22         LUT3 (Prop_lut3_I0_O)        0.332    37.483 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    37.483    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.033 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.033    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.147 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.147    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.261 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.009    38.271    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.385 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.385    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.542 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.997    39.539    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X28Y22         LUT2 (Prop_lut2_I1_O)        0.329    39.868 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    39.868    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.401 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.401    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.518 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.518    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.635 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.009    40.644    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.761 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.761    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.918 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.991    41.909    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X29Y21         LUT2 (Prop_lut2_I1_O)        0.332    42.241 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    42.241    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.773 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    42.773    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.887 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.887    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.001 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.001    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.115 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.009    43.124    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.395 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.317    43.711    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X29Y27         LUT1 (Prop_lut1_I0_O)        0.373    44.084 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.331    44.416    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    44.996 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.996    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.110 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.110    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    45.349 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.287    45.635    system_i/divider_0/inst/data_div_reg1[11]
    SLICE_X31Y31         LUT6 (Prop_lut6_I3_O)        0.302    45.937 r  system_i/divider_0/inst/data_div_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    45.937    system_i/divider_0/inst/p_0_in[11]
    SLICE_X31Y31         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.489    12.401    system_i/divider_0/inst/clk
    SLICE_X31Y31         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[11]/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)        0.031    12.761    system_i/divider_0/inst/data_div_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                         -45.937    
  -------------------------------------------------------------------
                         slack                                -33.177    

Slack (VIOLATED) :        -33.171ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        41.103ns  (logic 25.422ns (61.850%)  route 15.681ns (38.150%))
  Logic Levels:           106  (CARRY4=87 LUT1=2 LUT2=2 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.668     4.829    system_i/divider_0/inst/clk
    SLICE_X26Y14         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.456     5.285 f  system_i/divider_0/inst/data_a_shift_reg[2]/Q
                         net (fo=2, routed)           0.308     5.594    system_i/divider_0/inst/data_a_shift[2]
    SLICE_X27Y12         LUT1 (Prop_lut1_I0_O)        0.124     5.718 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.481     6.199    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.779 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.779    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.893    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.007    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.229 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.468     7.697    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X26Y15         LUT3 (Prop_lut3_I2_O)        0.299     7.996 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.996    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.528 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.528    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.642    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.756    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.870    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.141 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.980    10.121    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X24Y16         LUT5 (Prop_lut5_I0_O)        0.373    10.494 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000    10.494    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.027 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    11.027    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    11.261    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.378    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.535 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.821    12.356    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X23Y16         LUT5 (Prop_lut5_I1_O)        0.332    12.688 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.688    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.238 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    13.238    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.352 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    13.352    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.466 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.466    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.580 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.580    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.737 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.833    14.571    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X25Y17         LUT5 (Prop_lut5_I1_O)        0.329    14.900 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.900    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.450 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    15.450    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.564 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.564    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.678 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.678    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.792 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.792    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.949 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.940    16.889    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.329    17.218 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    17.218    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.768 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.768    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.882    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.996 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.996    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.110 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    18.110    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.267 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.872    19.139    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X31Y26         LUT5 (Prop_lut5_I1_O)        0.329    19.468 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    19.468    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.018 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    20.018    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.132 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    20.132    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.246 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    20.246    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    20.360    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.517 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          1.043    21.560    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.329    21.889 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    21.889    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.439 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    22.439    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.553 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    22.553    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.667 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    22.667    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.781 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.009    22.790    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.947 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          1.058    24.005    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X31Y16         LUT5 (Prop_lut5_I1_O)        0.329    24.334 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    24.334    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.884 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    24.884    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.998 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    24.998    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.112 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    25.112    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.226 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    25.226    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.383 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.804    26.187    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X30Y16         LUT5 (Prop_lut5_I1_O)        0.329    26.516 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    26.516    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.049 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    27.049    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.166 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    27.166    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.283 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    27.283    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.400 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    27.400    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.557 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.670    28.227    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.332    28.559 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    28.559    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.092 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    29.092    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.209 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    29.209    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.326 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    29.326    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.443 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.009    29.452    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.609 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.682    30.291    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.332    30.623 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    30.623    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.156 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.156    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    31.273    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    31.390    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    31.507    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.664 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.855    32.519    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X26Y25         LUT5 (Prop_lut5_I1_O)        0.332    32.851 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    32.851    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.401 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.401    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.515 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.515    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.629 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    33.629    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.743 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    33.743    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.900 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          1.014    34.914    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X24Y22         LUT5 (Prop_lut5_I1_O)        0.329    35.243 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    35.243    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.776 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.776    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.893 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.893    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.010 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    36.019    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.136 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.136    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.293 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.858    37.151    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X25Y22         LUT3 (Prop_lut3_I0_O)        0.332    37.483 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    37.483    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.033 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.033    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.147 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.147    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.261 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.009    38.271    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.385 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.385    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.542 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.997    39.539    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X28Y22         LUT2 (Prop_lut2_I1_O)        0.329    39.868 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    39.868    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.401 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.401    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.518 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.518    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.635 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.009    40.644    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.761 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.761    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.918 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.991    41.909    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X29Y21         LUT2 (Prop_lut2_I1_O)        0.332    42.241 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    42.241    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.773 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    42.773    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.887 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.887    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.001 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.001    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.115 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.009    43.124    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.395 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.317    43.711    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X29Y27         LUT1 (Prop_lut1_I0_O)        0.373    44.084 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.331    44.416    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    44.996 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.996    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.110 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.110    system_i/divider_0/inst/data_div_reg_reg[8]_i_2_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.332 r  system_i/divider_0/inst/data_div_reg_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.301    45.633    system_i/divider_0/inst/data_div_reg1[9]
    SLICE_X27Y31         LUT6 (Prop_lut6_I3_O)        0.299    45.932 r  system_i/divider_0/inst/data_div_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    45.932    system_i/divider_0/inst/p_0_in[9]
    SLICE_X27Y31         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.489    12.401    system_i/divider_0/inst/clk
    SLICE_X27Y31         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[9]/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X27Y31         FDRE (Setup_fdre_C_D)        0.031    12.761    system_i/divider_0/inst/data_div_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                         -45.932    
  -------------------------------------------------------------------
                         slack                                -33.171    

Slack (VIOLATED) :        -33.155ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        41.087ns  (logic 25.406ns (61.834%)  route 15.681ns (38.166%))
  Logic Levels:           105  (CARRY4=86 LUT1=2 LUT2=2 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.668     4.829    system_i/divider_0/inst/clk
    SLICE_X26Y14         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.456     5.285 f  system_i/divider_0/inst/data_a_shift_reg[2]/Q
                         net (fo=2, routed)           0.308     5.594    system_i/divider_0/inst/data_a_shift[2]
    SLICE_X27Y12         LUT1 (Prop_lut1_I0_O)        0.124     5.718 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.481     6.199    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.779 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.779    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.893    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.007    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.229 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.468     7.697    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X26Y15         LUT3 (Prop_lut3_I2_O)        0.299     7.996 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.996    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.528 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.528    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.642    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.756    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.870    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.141 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.980    10.121    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X24Y16         LUT5 (Prop_lut5_I0_O)        0.373    10.494 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000    10.494    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.027 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    11.027    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    11.261    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.378    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.535 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.821    12.356    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X23Y16         LUT5 (Prop_lut5_I1_O)        0.332    12.688 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.688    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.238 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    13.238    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.352 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    13.352    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.466 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.466    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.580 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.580    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.737 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.833    14.571    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X25Y17         LUT5 (Prop_lut5_I1_O)        0.329    14.900 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.900    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.450 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    15.450    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.564 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.564    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.678 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.678    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.792 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.792    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.949 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.940    16.889    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.329    17.218 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    17.218    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.768 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.768    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.882    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.996 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.996    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.110 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    18.110    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.267 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.872    19.139    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X31Y26         LUT5 (Prop_lut5_I1_O)        0.329    19.468 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    19.468    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.018 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    20.018    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.132 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    20.132    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.246 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    20.246    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    20.360    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.517 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          1.043    21.560    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.329    21.889 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    21.889    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.439 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    22.439    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.553 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    22.553    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.667 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    22.667    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.781 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.009    22.790    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.947 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          1.058    24.005    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X31Y16         LUT5 (Prop_lut5_I1_O)        0.329    24.334 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    24.334    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.884 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    24.884    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.998 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    24.998    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.112 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    25.112    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.226 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    25.226    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.383 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.804    26.187    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X30Y16         LUT5 (Prop_lut5_I1_O)        0.329    26.516 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    26.516    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.049 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    27.049    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.166 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    27.166    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.283 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    27.283    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.400 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    27.400    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.557 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.670    28.227    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.332    28.559 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    28.559    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.092 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    29.092    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.209 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    29.209    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.326 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    29.326    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.443 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.009    29.452    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.609 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.682    30.291    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.332    30.623 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    30.623    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.156 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.156    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    31.273    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    31.390    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    31.507    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.664 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.855    32.519    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X26Y25         LUT5 (Prop_lut5_I1_O)        0.332    32.851 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    32.851    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.401 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.401    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.515 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.515    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.629 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    33.629    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.743 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    33.743    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.900 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          1.014    34.914    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X24Y22         LUT5 (Prop_lut5_I1_O)        0.329    35.243 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    35.243    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.776 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.776    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.893 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.893    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.010 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    36.019    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.136 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.136    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.293 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.858    37.151    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X25Y22         LUT3 (Prop_lut3_I0_O)        0.332    37.483 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    37.483    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.033 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.033    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.147 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.147    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.261 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.009    38.271    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.385 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.385    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.542 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.997    39.539    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X28Y22         LUT2 (Prop_lut2_I1_O)        0.329    39.868 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    39.868    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.401 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.401    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.518 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.518    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.635 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.009    40.644    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.761 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.761    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.918 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.991    41.909    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X29Y21         LUT2 (Prop_lut2_I1_O)        0.332    42.241 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    42.241    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.773 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    42.773    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.887 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.887    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.001 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.001    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.115 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.009    43.124    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.395 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.317    43.711    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X29Y27         LUT1 (Prop_lut1_I0_O)        0.373    44.084 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.331    44.416    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    44.996 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.996    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    45.309 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.302    45.611    system_i/divider_0/inst/data_div_reg1[8]
    SLICE_X31Y31         LUT6 (Prop_lut6_I3_O)        0.306    45.917 r  system_i/divider_0/inst/data_div_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    45.917    system_i/divider_0/inst/p_0_in[8]
    SLICE_X31Y31         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.489    12.401    system_i/divider_0/inst/clk
    SLICE_X31Y31         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[8]/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)        0.032    12.762    system_i/divider_0/inst/data_div_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -45.917    
  -------------------------------------------------------------------
                         slack                                -33.155    

Slack (VIOLATED) :        -33.130ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        41.110ns  (logic 25.424ns (61.844%)  route 15.686ns (38.156%))
  Logic Levels:           105  (CARRY4=86 LUT1=2 LUT2=2 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.668     4.829    system_i/divider_0/inst/clk
    SLICE_X26Y14         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.456     5.285 f  system_i/divider_0/inst/data_a_shift_reg[2]/Q
                         net (fo=2, routed)           0.308     5.594    system_i/divider_0/inst/data_a_shift[2]
    SLICE_X27Y12         LUT1 (Prop_lut1_I0_O)        0.124     5.718 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.481     6.199    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.779 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.779    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.893    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.007    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.229 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.468     7.697    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X26Y15         LUT3 (Prop_lut3_I2_O)        0.299     7.996 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.996    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.528 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.528    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.642    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.756    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.870    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.141 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.980    10.121    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X24Y16         LUT5 (Prop_lut5_I0_O)        0.373    10.494 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000    10.494    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.027 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    11.027    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    11.261    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.378    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.535 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.821    12.356    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X23Y16         LUT5 (Prop_lut5_I1_O)        0.332    12.688 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.688    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.238 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    13.238    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.352 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    13.352    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.466 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.466    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.580 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.580    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.737 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.833    14.571    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X25Y17         LUT5 (Prop_lut5_I1_O)        0.329    14.900 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.900    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.450 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    15.450    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.564 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.564    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.678 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.678    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.792 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.792    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.949 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.940    16.889    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.329    17.218 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    17.218    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.768 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.768    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.882    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.996 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.996    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.110 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    18.110    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.267 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.872    19.139    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X31Y26         LUT5 (Prop_lut5_I1_O)        0.329    19.468 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    19.468    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.018 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    20.018    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.132 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    20.132    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.246 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    20.246    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    20.360    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.517 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          1.043    21.560    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.329    21.889 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    21.889    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.439 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    22.439    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.553 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    22.553    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.667 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    22.667    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.781 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.009    22.790    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.947 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          1.058    24.005    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X31Y16         LUT5 (Prop_lut5_I1_O)        0.329    24.334 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    24.334    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.884 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    24.884    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.998 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    24.998    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.112 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    25.112    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.226 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    25.226    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.383 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.804    26.187    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X30Y16         LUT5 (Prop_lut5_I1_O)        0.329    26.516 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    26.516    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.049 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    27.049    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.166 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    27.166    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.283 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    27.283    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.400 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    27.400    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.557 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.670    28.227    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.332    28.559 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    28.559    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.092 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    29.092    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.209 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    29.209    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.326 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    29.326    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.443 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.009    29.452    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.609 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.682    30.291    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.332    30.623 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    30.623    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.156 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.156    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    31.273    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    31.390    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    31.507    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.664 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.855    32.519    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X26Y25         LUT5 (Prop_lut5_I1_O)        0.332    32.851 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    32.851    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.401 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.401    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.515 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.515    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.629 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    33.629    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.743 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    33.743    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.900 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          1.014    34.914    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X24Y22         LUT5 (Prop_lut5_I1_O)        0.329    35.243 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    35.243    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.776 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.776    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.893 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.893    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.010 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    36.019    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.136 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.136    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.293 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.858    37.151    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X25Y22         LUT3 (Prop_lut3_I0_O)        0.332    37.483 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    37.483    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.033 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.033    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.147 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.147    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.261 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.009    38.271    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.385 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.385    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.542 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.997    39.539    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X28Y22         LUT2 (Prop_lut2_I1_O)        0.329    39.868 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    39.868    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.401 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.401    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.518 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.518    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.635 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.009    40.644    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.761 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.761    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.918 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.991    41.909    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X29Y21         LUT2 (Prop_lut2_I1_O)        0.332    42.241 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    42.241    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.773 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    42.773    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.887 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.887    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.001 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.001    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.115 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.009    43.124    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.395 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.317    43.711    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X29Y27         LUT1 (Prop_lut1_I0_O)        0.373    44.084 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.331    44.416    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    44.996 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.996    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.330 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.306    45.636    system_i/divider_0/inst/data_div_reg1[6]
    SLICE_X28Y31         LUT6 (Prop_lut6_I3_O)        0.303    45.939 r  system_i/divider_0/inst/data_div_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    45.939    system_i/divider_0/inst/p_0_in[6]
    SLICE_X28Y31         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.489    12.401    system_i/divider_0/inst/clk
    SLICE_X28Y31         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[6]/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)        0.079    12.809    system_i/divider_0/inst/data_div_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                         -45.939    
  -------------------------------------------------------------------
                         slack                                -33.130    

Slack (VIOLATED) :        -33.035ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/data_a_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/divider_0/inst/data_div_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        41.015ns  (logic 25.328ns (61.753%)  route 15.687ns (38.247%))
  Logic Levels:           105  (CARRY4=86 LUT1=2 LUT2=2 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.668     4.829    system_i/divider_0/inst/clk
    SLICE_X26Y14         FDRE                                         r  system_i/divider_0/inst/data_a_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.456     5.285 f  system_i/divider_0/inst/data_a_shift_reg[2]/Q
                         net (fo=2, routed)           0.308     5.594    system_i/divider_0/inst/data_a_shift[2]
    SLICE_X27Y12         LUT1 (Prop_lut1_I0_O)        0.124     5.718 r  system_i/divider_0/inst/i__i_7/O
                         net (fo=1, routed)           0.481     6.199    system_i/divider_0/inst/i__i_7_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.779 r  system_i/divider_0/inst/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     6.779    system_i/divider_0/inst/i__i_2_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  system_i/divider_0/inst/i__i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.893    system_i/divider_0/inst/i__i_2__0_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  system_i/divider_0/inst/i__i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.007    system_i/divider_0/inst/i__i_2__1_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.229 r  system_i/divider_0/inst/data_div_reg1_carry_i_9/O[0]
                         net (fo=1, routed)           0.468     7.697    system_i/divider_0/inst/data_div_reg3[15]
    SLICE_X26Y15         LUT3 (Prop_lut3_I2_O)        0.299     7.996 r  system_i/divider_0/inst/data_div_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.996    system_i/divider_0/inst/data_div_reg1_carry_i_8_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.528 r  system_i/divider_0/inst/data_div_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.528    system_i/divider_0/inst/data_div_reg1_carry_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  system_i/divider_0/inst/data_div_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.642    system_i/divider_0/inst/data_div_reg1_carry__0_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  system_i/divider_0/inst/data_div_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.756    system_i/divider_0/inst/data_div_reg1_carry__1_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.870 r  system_i/divider_0/inst/data_div_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.870    system_i/divider_0/inst/data_div_reg1_carry__2_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.141 r  system_i/divider_0/inst/data_div_reg_reg[15]_i_2/CO[0]
                         net (fo=22, routed)          0.980    10.121    system_i/divider_0/inst/data_div_reg10_in[15]
    SLICE_X24Y16         LUT5 (Prop_lut5_I0_O)        0.373    10.494 r  system_i/divider_0/inst/i__i_23__1/O
                         net (fo=1, routed)           0.000    10.494    system_i/divider_0/inst/i__i_23__1_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.027 r  system_i/divider_0/inst/i__i_15/CO[3]
                         net (fo=1, routed)           0.000    11.027    system_i/divider_0/inst/i__i_15_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  system_i/divider_0/inst/i__i_10__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    system_i/divider_0/inst/i__i_10__0_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  system_i/divider_0/inst/i__i_10__0__0/CO[3]
                         net (fo=1, routed)           0.000    11.261    system_i/divider_0/inst/i__i_10__0__0_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  system_i/divider_0/inst/i__i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.378    system_i/divider_0/inst/i__i_2__2_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.535 r  system_i/divider_0/inst/i__i_1/CO[1]
                         net (fo=22, routed)          0.821    12.356    system_i/divider_0/inst/data_div_reg10_in[14]
    SLICE_X23Y16         LUT5 (Prop_lut5_I1_O)        0.332    12.688 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___9/O
                         net (fo=1, routed)           0.000    12.688    system_i/divider_0/inst/data_div_reg2_inferred__0/i___9_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.238 r  system_i/divider_0/inst/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000    13.238    system_i/divider_0/inst/i__i_15__0_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.352 r  system_i/divider_0/inst/i__i_10__1/CO[3]
                         net (fo=1, routed)           0.000    13.352    system_i/divider_0/inst/i__i_10__1_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.466 r  system_i/divider_0/inst/i__i_5/CO[3]
                         net (fo=1, routed)           0.000    13.466    system_i/divider_0/inst/i__i_5_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.580 r  system_i/divider_0/inst/i__i_3/CO[3]
                         net (fo=1, routed)           0.000    13.580    system_i/divider_0/inst/i__i_3_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.737 r  system_i/divider_0/inst/i__i_1__0/CO[1]
                         net (fo=22, routed)          0.833    14.571    system_i/divider_0/inst/data_div_reg10_in[13]
    SLICE_X25Y17         LUT5 (Prop_lut5_I1_O)        0.329    14.900 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___8/O
                         net (fo=1, routed)           0.000    14.900    system_i/divider_0/inst/data_div_reg2_inferred__0/i___8_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.450 r  system_i/divider_0/inst/i__i_20/CO[3]
                         net (fo=1, routed)           0.000    15.450    system_i/divider_0/inst/i__i_20_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.564 r  system_i/divider_0/inst/i__i_10__2/CO[3]
                         net (fo=1, routed)           0.000    15.564    system_i/divider_0/inst/i__i_10__2_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.678 r  system_i/divider_0/inst/i__i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.678    system_i/divider_0/inst/i__i_5__0_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.792 r  system_i/divider_0/inst/i__i_2__3/CO[3]
                         net (fo=1, routed)           0.000    15.792    system_i/divider_0/inst/i__i_2__3_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.949 r  system_i/divider_0/inst/i__i_1__1/CO[1]
                         net (fo=22, routed)          0.940    16.889    system_i/divider_0/inst/data_div_reg10_in[12]
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.329    17.218 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___7/O
                         net (fo=1, routed)           0.000    17.218    system_i/divider_0/inst/data_div_reg2_inferred__0/i___7_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.768 r  system_i/divider_0/inst/i__i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.768    system_i/divider_0/inst/i__i_15__1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.882 r  system_i/divider_0/inst/i__i_15__2/CO[3]
                         net (fo=1, routed)           0.000    17.882    system_i/divider_0/inst/i__i_15__2_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.996 r  system_i/divider_0/inst/i__i_5__1/CO[3]
                         net (fo=1, routed)           0.000    17.996    system_i/divider_0/inst/i__i_5__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.110 r  system_i/divider_0/inst/i__i_2__4/CO[3]
                         net (fo=1, routed)           0.000    18.110    system_i/divider_0/inst/i__i_2__4_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.267 r  system_i/divider_0/inst/i__i_1__2/CO[1]
                         net (fo=22, routed)          0.872    19.139    system_i/divider_0/inst/data_div_reg10_in[11]
    SLICE_X31Y26         LUT5 (Prop_lut5_I1_O)        0.329    19.468 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___6/O
                         net (fo=1, routed)           0.000    19.468    system_i/divider_0/inst/data_div_reg2_inferred__0/i___6_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.018 r  system_i/divider_0/inst/i__i_15__3/CO[3]
                         net (fo=1, routed)           0.000    20.018    system_i/divider_0/inst/i__i_15__3_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.132 r  system_i/divider_0/inst/i__i_10__3/CO[3]
                         net (fo=1, routed)           0.000    20.132    system_i/divider_0/inst/i__i_10__3_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.246 r  system_i/divider_0/inst/i__i_10__4/CO[3]
                         net (fo=1, routed)           0.000    20.246    system_i/divider_0/inst/i__i_10__4_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.360 r  system_i/divider_0/inst/i__i_2__5/CO[3]
                         net (fo=1, routed)           0.000    20.360    system_i/divider_0/inst/i__i_2__5_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.517 r  system_i/divider_0/inst/i__i_1__3/CO[1]
                         net (fo=22, routed)          1.043    21.560    system_i/divider_0/inst/data_div_reg10_in[10]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.329    21.889 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___5/O
                         net (fo=1, routed)           0.000    21.889    system_i/divider_0/inst/data_div_reg2_inferred__0/i___5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.439 r  system_i/divider_0/inst/i__i_15__4/CO[3]
                         net (fo=1, routed)           0.000    22.439    system_i/divider_0/inst/i__i_15__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.553 r  system_i/divider_0/inst/i__i_10__5/CO[3]
                         net (fo=1, routed)           0.000    22.553    system_i/divider_0/inst/i__i_10__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.667 r  system_i/divider_0/inst/i__i_5__2/CO[3]
                         net (fo=1, routed)           0.000    22.667    system_i/divider_0/inst/i__i_5__2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.781 r  system_i/divider_0/inst/i__i_3__0/CO[3]
                         net (fo=1, routed)           0.009    22.790    system_i/divider_0/inst/i__i_3__0_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.947 r  system_i/divider_0/inst/i__i_1__4/CO[1]
                         net (fo=22, routed)          1.058    24.005    system_i/divider_0/inst/data_div_reg10_in[9]
    SLICE_X31Y16         LUT5 (Prop_lut5_I1_O)        0.329    24.334 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___4/O
                         net (fo=1, routed)           0.000    24.334    system_i/divider_0/inst/data_div_reg2_inferred__0/i___4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.884 r  system_i/divider_0/inst/i__i_48/CO[3]
                         net (fo=1, routed)           0.000    24.884    system_i/divider_0/inst/i__i_48_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.998 r  system_i/divider_0/inst/i__i_10__6/CO[3]
                         net (fo=1, routed)           0.000    24.998    system_i/divider_0/inst/i__i_10__6_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.112 r  system_i/divider_0/inst/i__i_5__3/CO[3]
                         net (fo=1, routed)           0.000    25.112    system_i/divider_0/inst/i__i_5__3_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.226 r  system_i/divider_0/inst/i__i_2__6/CO[3]
                         net (fo=1, routed)           0.000    25.226    system_i/divider_0/inst/i__i_2__6_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.383 r  system_i/divider_0/inst/i__i_1__5/CO[1]
                         net (fo=22, routed)          0.804    26.187    system_i/divider_0/inst/data_div_reg10_in[8]
    SLICE_X30Y16         LUT5 (Prop_lut5_I1_O)        0.329    26.516 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___3/O
                         net (fo=1, routed)           0.000    26.516    system_i/divider_0/inst/data_div_reg2_inferred__0/i___3_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.049 r  system_i/divider_0/inst/i__i_43/CO[3]
                         net (fo=1, routed)           0.000    27.049    system_i/divider_0/inst/i__i_43_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.166 r  system_i/divider_0/inst/i__i_33/CO[3]
                         net (fo=1, routed)           0.000    27.166    system_i/divider_0/inst/i__i_33_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.283 r  system_i/divider_0/inst/i__i_5__4/CO[3]
                         net (fo=1, routed)           0.000    27.283    system_i/divider_0/inst/i__i_5__4_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.400 r  system_i/divider_0/inst/i__i_2__7/CO[3]
                         net (fo=1, routed)           0.000    27.400    system_i/divider_0/inst/i__i_2__7_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.557 r  system_i/divider_0/inst/i__i_1__6/CO[1]
                         net (fo=22, routed)          0.670    28.227    system_i/divider_0/inst/data_div_reg10_in[7]
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.332    28.559 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___2/O
                         net (fo=1, routed)           0.000    28.559    system_i/divider_0/inst/data_div_reg2_inferred__0/i___2_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.092 r  system_i/divider_0/inst/i__i_38/CO[3]
                         net (fo=1, routed)           0.000    29.092    system_i/divider_0/inst/i__i_38_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.209 r  system_i/divider_0/inst/i__i_28/CO[3]
                         net (fo=1, routed)           0.000    29.209    system_i/divider_0/inst/i__i_28_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.326 r  system_i/divider_0/inst/i__i_18/CO[3]
                         net (fo=1, routed)           0.000    29.326    system_i/divider_0/inst/i__i_18_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.443 r  system_i/divider_0/inst/i__i_2__8/CO[3]
                         net (fo=1, routed)           0.009    29.452    system_i/divider_0/inst/i__i_2__8_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.609 r  system_i/divider_0/inst/i__i_1__7/CO[1]
                         net (fo=22, routed)          0.682    30.291    system_i/divider_0/inst/data_div_reg10_in[6]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.332    30.623 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___1/O
                         net (fo=1, routed)           0.000    30.623    system_i/divider_0/inst/data_div_reg2_inferred__0/i___1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.156 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.156    system_i/divider_0/inst/data_div_reg1__956_carry_i_35_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  system_i/divider_0/inst/i__i_23/CO[3]
                         net (fo=1, routed)           0.000    31.273    system_i/divider_0/inst/i__i_23_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  system_i/divider_0/inst/i__i_13/CO[3]
                         net (fo=1, routed)           0.000    31.390    system_i/divider_0/inst/i__i_13_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  system_i/divider_0/inst/i__i_4/CO[3]
                         net (fo=1, routed)           0.000    31.507    system_i/divider_0/inst/i__i_4_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.664 r  system_i/divider_0/inst/i__i_1__8/CO[1]
                         net (fo=22, routed)          0.855    32.519    system_i/divider_0/inst/data_div_reg10_in[5]
    SLICE_X26Y25         LUT5 (Prop_lut5_I1_O)        0.332    32.851 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i___0/O
                         net (fo=1, routed)           0.000    32.851    system_i/divider_0/inst/data_div_reg2_inferred__0/i___0_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.401 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.401    system_i/divider_0/inst/data_div_reg1__956_carry_i_31_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.515 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.515    system_i/divider_0/inst/data_div_reg1__956_carry_i_26_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.629 r  system_i/divider_0/inst/i__i_12/CO[3]
                         net (fo=1, routed)           0.000    33.629    system_i/divider_0/inst/i__i_12_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.743 r  system_i/divider_0/inst/i__i_3__1/CO[3]
                         net (fo=1, routed)           0.000    33.743    system_i/divider_0/inst/i__i_3__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.900 r  system_i/divider_0/inst/i__i_1__9/CO[1]
                         net (fo=22, routed)          1.014    34.914    system_i/divider_0/inst/data_div_reg10_in[4]
    SLICE_X24Y22         LUT5 (Prop_lut5_I1_O)        0.329    35.243 r  system_i/divider_0/inst/data_div_reg2_inferred__0/i_/O
                         net (fo=1, routed)           0.000    35.243    system_i/divider_0/inst/data_div_reg2_inferred__0/i__n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.776 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.776    system_i/divider_0/inst/data_div_reg1__956_carry_i_21_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.893 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.893    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_11_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.010 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    36.019    system_i/divider_0/inst/data_div_reg1__956_carry_i_16_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.136 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.136    system_i/divider_0/inst/data_div_reg_reg[3]_i_3_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.293 r  system_i/divider_0/inst/data_div_reg_reg[3]_i_2/CO[1]
                         net (fo=22, routed)          0.858    37.151    system_i/divider_0/inst/data_div_reg10_in[3]
    SLICE_X25Y22         LUT3 (Prop_lut3_I0_O)        0.332    37.483 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_25/O
                         net (fo=1, routed)           0.000    37.483    system_i/divider_0/inst/data_div_reg1__956_carry_i_25_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.033 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.033    system_i/divider_0/inst/data_div_reg1__956_carry_i_11_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.147 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.147    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_6_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.261 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.009    38.271    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_6_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.385 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.385    system_i/divider_0/inst/data_div_reg1__956_carry_i_8_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.542 r  system_i/divider_0/inst/data_div_reg_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.997    39.539    system_i/divider_0/inst/data_div_reg10_in[2]
    SLICE_X28Y22         LUT2 (Prop_lut2_I1_O)        0.329    39.868 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_15/O
                         net (fo=1, routed)           0.000    39.868    system_i/divider_0/inst/data_div_reg1__956_carry_i_15_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.401 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.401    system_i/divider_0/inst/data_div_reg1__956_carry_i_2_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.518 r  system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.518    system_i/divider_0/inst/data_div_reg1__956_carry__0_i_1_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.635 r  system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.009    40.644    system_i/divider_0/inst/data_div_reg1__956_carry__1_i_1_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.761 r  system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.761    system_i/divider_0/inst/data_div_reg1__956_carry__2_i_1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.918 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_1/CO[1]
                         net (fo=22, routed)          0.991    41.909    system_i/divider_0/inst/data_div_reg10_in[1]
    SLICE_X29Y21         LUT2 (Prop_lut2_I1_O)        0.332    42.241 r  system_i/divider_0/inst/data_div_reg1__956_carry_i_7/O
                         net (fo=1, routed)           0.000    42.241    system_i/divider_0/inst/data_div_reg1__956_carry_i_7_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.773 r  system_i/divider_0/inst/data_div_reg1__956_carry/CO[3]
                         net (fo=1, routed)           0.000    42.773    system_i/divider_0/inst/data_div_reg1__956_carry_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.887 r  system_i/divider_0/inst/data_div_reg1__956_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.887    system_i/divider_0/inst/data_div_reg1__956_carry__0_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.001 r  system_i/divider_0/inst/data_div_reg1__956_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.001    system_i/divider_0/inst/data_div_reg1__956_carry__1_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.115 r  system_i/divider_0/inst/data_div_reg1__956_carry__2/CO[3]
                         net (fo=1, routed)           0.009    43.124    system_i/divider_0/inst/data_div_reg1__956_carry__2_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.395 f  system_i/divider_0/inst/data_div_reg1__956_carry__3/CO[0]
                         net (fo=2, routed)           0.317    43.711    system_i/divider_0/inst/data_div_reg10_in[0]
    SLICE_X29Y27         LUT1 (Prop_lut1_I0_O)        0.373    44.084 r  system_i/divider_0/inst/data_div_reg[4]_i_3/O
                         net (fo=1, routed)           0.331    44.416    system_i/divider_0/inst/data_div_reg[4]_i_3_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    44.996 r  system_i/divider_0/inst/data_div_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.996    system_i/divider_0/inst/data_div_reg_reg[4]_i_2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    45.235 r  system_i/divider_0/inst/data_div_reg_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.308    45.542    system_i/divider_0/inst/data_div_reg1[7]
    SLICE_X28Y29         LUT6 (Prop_lut6_I3_O)        0.302    45.844 r  system_i/divider_0/inst/data_div_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    45.844    system_i/divider_0/inst/p_0_in[7]
    SLICE_X28Y29         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.488    12.400    system_i/divider_0/inst/clk
    SLICE_X28Y29         FDRE                                         r  system_i/divider_0/inst/data_div_reg_reg[7]/C
                         clock pessimism              0.364    12.764    
                         clock uncertainty           -0.035    12.729    
    SLICE_X28Y29         FDRE (Setup_fdre_C_D)        0.081    12.810    system_i/divider_0/inst/data_div_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                         -45.844    
  -------------------------------------------------------------------
                         slack                                -33.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/PI_ctrl_0/inst/setKd_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LED_Contoller_0/inst/LED_output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.130%)  route 0.200ns (48.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.564     1.619    system_i/PI_ctrl_0/inst/clk
    SLICE_X32Y49         FDRE                                         r  system_i/PI_ctrl_0/inst/setKd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.783 r  system_i/PI_ctrl_0/inst/setKd_reg/Q
                         net (fo=1, routed)           0.200     1.983    system_i/LED_Contoller_0/inst/PID_LED_Data[6]
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.045     2.028 r  system_i/LED_Contoller_0/inst/LED_output[6]_i_1/O
                         net (fo=1, routed)           0.000     2.028    system_i/LED_Contoller_0/inst/LED_output[6]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.832     1.978    system_i/LED_Contoller_0/inst/clk
    SLICE_X34Y50         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[6]/C
                         clock pessimism             -0.090     1.888    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.121     2.009    system_i/LED_Contoller_0/inst/LED_output_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.509%)  route 0.216ns (60.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.550     1.605    system_i/axi_gpio_5/U0/s_axi_aclk
    SLICE_X22Y22         FDRE                                         r  system_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  system_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[19]/Q
                         net (fo=1, routed)           0.216     1.962    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[12]
    SLICE_X21Y18         FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.821     1.967    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y18         FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X21Y18         FDRE (Hold_fdre_C_D)         0.070     1.942    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[17].reg1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.790%)  route 0.222ns (61.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.554     1.609    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y17         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.141     1.750 r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.222     1.973    system_i/axi_gpio_4/U0/gpio_core_1/gpio_io_o[0]
    SLICE_X22Y15         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[17].reg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.822     1.968    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y15         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[17].reg1_reg[31]/C
                         clock pessimism             -0.095     1.873    
    SLICE_X22Y15         FDRE (Hold_fdre_C_D)         0.070     1.943    system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[17].reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.825%)  route 0.204ns (59.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.559     1.614    system_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X22Y7          FDRE                                         r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y7          FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[18]/Q
                         net (fo=1, routed)           0.204     1.960    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[13]
    SLICE_X21Y8          FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.829     1.975    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y8          FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism             -0.095     1.880    
    SLICE_X21Y8          FDRE (Hold_fdre_C_D)         0.047     1.927    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[13].reg1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.216%)  route 0.228ns (61.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.556     1.611    system_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y13         FDRE                                         r  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=64, routed)          0.228     1.980    system_i/axi_gpio_3/U0/gpio_core_1/gpio_io_o[0]
    SLICE_X25Y12         FDRE                                         r  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[13].reg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.824     1.970    system_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y12         FDRE                                         r  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[13].reg1_reg[31]/C
                         clock pessimism             -0.095     1.875    
    SLICE_X25Y12         FDRE (Hold_fdre_C_D)         0.066     1.941    system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[13].reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[23].reg1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.366%)  route 0.227ns (61.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.560     1.615    system_i/axi_gpio_11/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y43         FDRE                                         r  system_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  system_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=12, routed)          0.227     1.983    system_i/axi_gpio_11/U0/gpio_core_1/gpio_io_o[8]
    SLICE_X24Y42         FDRE                                         r  system_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[23].reg1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.827     1.973    system_i/axi_gpio_11/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y42         FDRE                                         r  system_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[23].reg1_reg[23]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X24Y42         FDRE (Hold_fdre_C_D)         0.063     1.941    system_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[23].reg1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.719%)  route 0.233ns (62.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.550     1.605    system_i/axi_gpio_5/U0/s_axi_aclk
    SLICE_X22Y22         FDRE                                         r  system_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  system_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[24]/Q
                         net (fo=1, routed)           0.233     1.979    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[7]
    SLICE_X20Y20         FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.819     1.965    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y20         FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism             -0.095     1.870    
    SLICE_X20Y20         FDRE (Hold_fdre_C_D)         0.063     1.933    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (45.018%)  route 0.181ns (54.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.584     1.639    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.787 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.181     1.968    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[20]
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.853     1.999    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.090     1.909    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.012     1.921    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[20].reg1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.411%)  route 0.223ns (57.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.560     1.615    system_i/axi_gpio_11/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y43         FDRE                                         r  system_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.164     1.779 r  system_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=12, routed)          0.223     2.002    system_i/axi_gpio_11/U0/gpio_core_1/gpio_io_o[11]
    SLICE_X24Y42         FDRE                                         r  system_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[20].reg1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.827     1.973    system_i/axi_gpio_11/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y42         FDRE                                         r  system_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[20].reg1_reg[20]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X24Y42         FDRE (Hold_fdre_C_D)         0.076     1.954    system_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[20].reg1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.715%)  route 0.233ns (62.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.550     1.605    system_i/axi_gpio_5/U0/s_axi_aclk
    SLICE_X22Y21         FDRE                                         r  system_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  system_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[26]/Q
                         net (fo=1, routed)           0.233     1.979    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[5]
    SLICE_X20Y20         FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.819     1.965    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y20         FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.095     1.870    
    SLICE_X20Y20         FDRE (Hold_fdre_C_D)         0.059     1.929    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y30   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y32   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y14   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y13   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y36   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y29   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y34   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y37   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y37   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y34   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y34   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y34   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y34   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y37   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y37   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y37   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y37   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y34   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y34   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y34   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y34   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y37   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y37   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/ADC/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/ADC/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/ADC/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/ADC/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 1.750 3.750 }
Period(ns):         4.000
Sources:            { system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    system_i/ADC/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    system_i/ADC/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.427ns  (logic 0.124ns (5.109%)  route 2.303ns (94.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.303     2.303    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y23         LUT1 (Prop_lut1_I0_O)        0.124     2.427 r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.427    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y23         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.560     4.472    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y23         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.045ns (3.823%)  route 1.132ns (96.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.132     1.132    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.177 r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.177    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y23         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.844     1.990    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y23         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.134ns (71.142%)  route 0.460ns (28.858%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.828 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.828    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.594 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.594    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.139ns (71.272%)  route 0.459ns (28.728%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.825    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.598 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.598    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.143ns (71.279%)  route 0.460ns (28.721%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.849    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     0.754     1.603 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.603    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.151ns (71.382%)  route 0.461ns (28.618%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.461     0.850    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     0.852 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.852    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     0.760     1.612 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.612    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.172ns  (logic 4.571ns (55.939%)  route 3.601ns (44.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.664     4.825    system_i/LED_Contoller_0/inst/clk
    SLICE_X34Y50         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.478     5.303 r  system_i/LED_Contoller_0/inst/LED_output_reg[5]/Q
                         net (fo=2, routed)           3.601     8.904    led_o_OBUF[5]
    G14                  OBUF (Prop_obuf_I_O)         4.093    12.997 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.997    led_o[5]
    G14                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.826ns  (logic 4.469ns (57.104%)  route 3.357ns (42.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.675     4.836    system_i/LED_Contoller_0/inst/clk
    SLICE_X34Y49         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.354 r  system_i/LED_Contoller_0/inst/LED_output_reg[0]/Q
                         net (fo=3, routed)           3.357     8.711    led_o_OBUF[0]
    F16                  OBUF (Prop_obuf_I_O)         3.951    12.662 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.662    led_o[0]
    F16                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.759     8.921    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.759     8.921    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.755     8.917    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.755     8.917    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.751     8.913    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.751     8.913    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.574     1.629    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.574     1.629    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     3.750 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.677     5.427    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     1.889 f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.649    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.750 f  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     5.508    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     5.980 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     5.981    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     9.233 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.233    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     3.750 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.677     5.427    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     1.889 f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.649    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.750 f  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     5.508    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     5.980 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     5.981    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     9.227 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.227    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      1.750     1.750 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     1.750 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.546     2.296    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     1.242 r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.724    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.750 r  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     2.328    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     2.505 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     2.506    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     3.914 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.914    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      1.750     1.750 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     1.750 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.546     2.296    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     1.242 r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.724    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.750 r  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     2.328    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     2.505 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     2.506    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     3.921 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.921    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        1.677     5.677    system_i/ADC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/ADC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/ADC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/ADC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=4331, routed)        0.546     0.546    system_i/ADC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/ADC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/ADC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/ADC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





