
<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

    <title>Group example Documentation &#8212; sphinx-vhdl  documentation</title>
    <link rel="stylesheet" type="text/css" href="_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="_static/alabaster.css" />
    <script data-url_root="./" id="documentation_options" src="_static/documentation_options.js"></script>
    <script src="_static/jquery.js"></script>
    <script src="_static/underscore.js"></script>
    <script src="_static/_sphinx_javascript_frameworks_compat.js"></script>
    <script src="_static/doctools.js"></script>
    <script src="_static/sphinx_highlight.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="prev" title="Example Documentation" href="example_built.html" />
   
  <link rel="stylesheet" href="_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="group-example-documentation">
<span id="group-example-doc"></span><h1>Group example Documentation<a class="headerlink" href="#group-example-documentation" title="Permalink to this heading">¶</a></h1>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-asfifox">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">ASFIFOX</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-asfifox" title="Permalink to this definition">¶</a></dt>
<dd><p>A universal asynchronous (dual clock) FIFO, suitable both for Xilinx and Intel
(Altera) FPGA. Can be parametrically implemented in BRAM or LUTRAM (MLAB on
Intel FPGA = 32 items, distributed memory in Xilinx FPGA = 64 items).</p>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>=====</p></td>
<td><p>FIFO PARAMETERS</p></td>
<td><p>=====</p></td>
<td><p>Base parameters of ASFIFOX memory.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-asfifox-data_width"><td><p>DATA_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>512</p></td>
<td><p>Data word width in bits.</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-asfifox-items"><td><p>ITEMS</p></td>
<td><p>natural</p></td>
<td><p>512</p></td>
<td><p>FIFO depth in number of data words, must be a power of two!
Minimum value is 2.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-asfifox-ram_type"><td><p>RAM_TYPE</p></td>
<td><p>string</p></td>
<td><p>“BRAM”</p></td>
<td><p>Select memory implementation. Options:</p>
<ul class="simple">
<li><p>“LUT”  - effective for shallow FIFO (approx. ITEMS &lt;= 64),</p></li>
<li><p>“BRAM” - effective for deep FIFO (approx. ITEMS &gt; 64).</p></li>
</ul>
</td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-asfifox-fwft_mode"><td><p>FWFT_MODE</p></td>
<td><p>boolean</p></td>
<td><p>True</p></td>
<td><p>First Word Fall Through mode. If FWFT_MODE=True, valid data will be
ready at the ASFIFOX output without RD_EN requests.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-asfifox-output_reg"><td><p>OUTPUT_REG</p></td>
<td><p>boolean</p></td>
<td><p>True</p></td>
<td><p>Enabled output registers allow better timing for a few flip-flops.</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-asfifox-almost_full_offset"><td><p>ALMOST_FULL_OFFSET</p></td>
<td><p>natural</p></td>
<td><p>ITEMS/2</p></td>
<td><p>Determines how few data words must be left free for
<a class="reference internal" href="#vhdl-portsignal-asfifox-wr_afull"><code class="xref vhdl vhdl-portsignal docutils literal notranslate"><span class="pre">WR_AFULL</span></code></a> to be triggered.</p>
<p>(<code class="docutils literal notranslate"><span class="pre">currently_stored</span> <span class="pre">&gt;=</span> <span class="pre">(</span></code> <a class="reference internal" href="#vhdl-gengeneric-asfifox-items"><code class="xref vhdl vhdl-gengeneric docutils literal notranslate"><span class="pre">ITEMS</span></code></a> <code class="docutils literal notranslate"><span class="pre">-</span> <span class="pre">ALMOST_FULL_OFFSET)</span></code></p>
</td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-asfifox-almost_empty_offset"><td><p>ALMOST_EMPTY_OFFSET</p></td>
<td><p>natural</p></td>
<td><p>ITEMS/2</p></td>
<td><p>Determines how few data words must be stored for
<a class="reference internal" href="#vhdl-portsignal-asfifox-rd_aempty"><code class="xref vhdl vhdl-portsignal docutils literal notranslate"><span class="pre">RD_AEMPTY</span></code></a> to be triggered.</p>
<p>( <code class="docutils literal notranslate"><span class="pre">currently_stored</span> <span class="pre">&lt;=</span> <span class="pre">ALMOST_EMPTY_OFFSET</span></code> )</p>
</td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>DEVICE PARAMETERS</p></td>
<td><p>=====</p></td>
<td><p>The DEVICE parameter allows the correct selection of the RAM implementation according to the FPGA used.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-asfifox-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“ULTRASCALE”</p></td>
<td><p>Supported values are:</p>
<ul class="simple">
<li><p>“7SERIES”</p></li>
<li><p>“ULTRASCALE”</p></li>
<li><p>“STRATIX10”</p></li>
<li><p>“ARRIA10”</p></li>
<li><p>“AGILEX”</p></li>
</ul>
</td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>=====</p></td>
<td><p>WRITE INTERFACE</p></td>
<td><p>=====</p></td>
<td><p>(This interface) Processes write transactions.</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-asfifox-wr_clk"><td><p>WR_CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Clock for write interface</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-asfifox-wr_rst"><td><p>WR_RST</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Reset for write interface. Does not affect reset on read side</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-asfifox-wr_data"><td><p>WR_DATA</p></td>
<td><p>std_logic_vector(WR_DATA_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Data to be written; must be valid when <code class="docutils literal notranslate"><span class="pre">WR_EN</span> <span class="pre">=</span> <span class="pre">'1'</span></code></p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-asfifox-wr_en"><td><p>WR_EN</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Indicates the validity of <code class="docutils literal notranslate"><span class="pre">WR_DATA</span></code>. Can be connected as SRC_RDY.</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-asfifox-wr_full"><td><p>WR_FULL</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>Writing is accepted only when WR_FULL=0, otherwise it is ignored.
Can be connected as “not DST_RDY”.</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-asfifox-wr_afull"><td><p>WR_AFULL</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>Set to <code class="docutils literal notranslate"><span class="pre">'1'</span></code> when less than
<a class="reference internal" href="#vhdl-gengeneric-asfifox-almost_full_offset"><code class="xref vhdl vhdl-gengeneric docutils literal notranslate"><span class="pre">ALMOST_FULL_OFFSET</span></code></a>
space is left for writing items.</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-asfifox-wr_status"><td><p>WR_STATUS</p></td>
<td><p>std_logic_vector(log2(WR_ITEMS) downto 0)</p></td>
<td><p>out</p></td>
<td><p>Indicates the number of items currently stored in the FIFO</p></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>READ INTERFACE</p></td>
<td><p>=====</p></td>
<td><p>(This interface) Processes read transactions.</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-asfifox-rd_clk"><td><p>RD_CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Clock for read interface</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-asfifox-rd_rst"><td><p>RD_RST</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Reset for read interface. Does not affect reset on write side</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-asfifox-rd_data"><td><p>RD_DATA</p></td>
<td><p>std_logic_vector(RD_DATA_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Data available for reading; valid when <code class="docutils literal notranslate"><span class="pre">RD_EMPTY</span> <span class="pre">=</span> <span class="pre">'0'</span></code></p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-asfifox-rd_en"><td><p>RD_EN</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td><p>Set to <code class="docutils literal notranslate"><span class="pre">'1'</span></code> to request or accept valid data on RD_DATA.
Can be connected as DST_RDY.</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-asfifox-rd_empty"><td><p>RD_EMPTY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>When in <code class="docutils literal notranslate"><span class="pre">'0'</span></code> indicates valid data on <code class="docutils literal notranslate"><span class="pre">RD_DATA</span></code>.
Can be connected as “not SRC_RDY”.</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-asfifox-rd_aempty"><td><p>RD_AEMPTY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>Set to <code class="docutils literal notranslate"><span class="pre">'1'</span></code> when less than
<a class="reference internal" href="#vhdl-gengeneric-asfifox-almost_empty_offset"><code class="xref vhdl vhdl-gengeneric docutils literal notranslate"><span class="pre">ALMOST_EMPTY_OFFSET</span></code></a>
items are left for reading.</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-asfifox-rd_status"><td><p>RD_STATUS</p></td>
<td><p>std_logic_vector(log2(RD_ITEMS) downto 0)</p></td>
<td><p>out</p></td>
<td><p>Indicates the number of items currently stored in the FIFO. Items in
output registers are also included in the calculation. There may be
cases where <code class="docutils literal notranslate"><span class="pre">RD_STATUS</span> <span class="pre">&gt;</span> <span class="pre">0</span></code> and data are not yet available at the
output (<code class="docutils literal notranslate"><span class="pre">RD_EMPTY</span> <span class="pre">=</span> <span class="pre">'1'</span></code>).</p></td>
</tr>
</tbody>
</table>
</dd></dl>

<span class="sig-name descname">Constants</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Constant</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Value</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-genconstant-asfifox-mem_addr_width"><td><p>MEM_ADDR_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>log2(ITEMS)</p></td>
<td><p>Address width of memory</p></td>
</tr>
<tr class="row-odd" id="vhdl-genconstant-asfifox-addr_width"><td><p>ADDR_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>MEM_ADDR_WIDTH+1</p></td>
<td><p>Address width</p></td>
</tr>
<tr class="row-even" id="vhdl-genconstant-asfifox-afull_capacity"><td><p>AFULL_CAPACITY</p></td>
<td><p>natural</p></td>
<td><p>ITEMS - ALMOST_FULL_OFFSET</p></td>
<td><p>Value that says, when FIFO is almost full</p></td>
</tr>
</tbody>
</table>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="index.html">sphinx-vhdl</a></h1>








<h3>Navigation</h3>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="directives_detailed.html">Directives</a></li>
<li class="toctree-l1"><a class="reference internal" href="roles_detailed.html">Roles</a></li>
<li class="toctree-l1"><a class="reference internal" href="config.html">Configuration options</a></li>
<li class="toctree-l1"><a class="reference internal" href="autodoc.html">Autodoc Usage</a></li>
<li class="toctree-l1"><a class="reference internal" href="example_built.html">Example Documentation</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Group example Documentation</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="index.html">Documentation overview</a><ul>
      <li>Previous: <a href="example_built.html" title="previous chapter">Example Documentation</a></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2021, Cesnet z.s.p.o..
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 5.2.3</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="_sources/group_example_built.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>