<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>API Reference: drm/radeon_drm.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">API Reference
   &#160;<span id="projectnumber">2.0.1.95</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('radeon__drm_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">radeon_drm.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * This header was generated from the Linux kernel headers by update_headers.py,</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * to provide necessary information from kernel to userspace, such as constants,</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * structures, and macros, and thus, contains no copyrightable information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#ifndef __RADEON_DRM_H__</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#define __RADEON_DRM_H__</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &quot;drm.h&quot;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#if defined(__cplusplus)</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#ifndef __RADEON_SAREA_DEFINES__</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#define __RADEON_SAREA_DEFINES__</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define RADEON_UPLOAD_CONTEXT       0x00000001</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define RADEON_UPLOAD_VERTFMT       0x00000002</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define RADEON_UPLOAD_LINE      0x00000004</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define RADEON_UPLOAD_BUMPMAP       0x00000008</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define RADEON_UPLOAD_MASKS     0x00000010</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define RADEON_UPLOAD_VIEWPORT      0x00000020</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define RADEON_UPLOAD_SETUP     0x00000040</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define RADEON_UPLOAD_TCL       0x00000080</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define RADEON_UPLOAD_MISC      0x00000100</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#define RADEON_UPLOAD_TEX0      0x00000200</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define RADEON_UPLOAD_TEX1      0x00000400</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define RADEON_UPLOAD_TEX2      0x00000800</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define RADEON_UPLOAD_TEX0IMAGES    0x00001000</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define RADEON_UPLOAD_TEX1IMAGES    0x00002000</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define RADEON_UPLOAD_TEX2IMAGES    0x00004000</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define RADEON_UPLOAD_CLIPRECTS     0x00008000</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define RADEON_REQUIRE_QUIESCENCE   0x00010000</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define RADEON_UPLOAD_ZBIAS     0x00020000</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define RADEON_UPLOAD_ALL       0x003effff</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define RADEON_UPLOAD_CONTEXT_ALL       0x003e01ff</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define RADEON_EMIT_PP_MISC                         0</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define RADEON_EMIT_PP_CNTL                         1</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define RADEON_EMIT_RB3D_COLORPITCH                 2</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define RADEON_EMIT_RE_LINE_PATTERN                 3</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define RADEON_EMIT_SE_LINE_WIDTH                   4</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define RADEON_EMIT_PP_LUM_MATRIX                   5</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define RADEON_EMIT_PP_ROT_MATRIX_0                 6</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define RADEON_EMIT_RB3D_STENCILREFMASK             7</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define RADEON_EMIT_SE_VPORT_XSCALE                 8</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define RADEON_EMIT_SE_CNTL                         9</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define RADEON_EMIT_SE_CNTL_STATUS                  10</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define RADEON_EMIT_RE_MISC                         11</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define RADEON_EMIT_PP_TXFILTER_0                   12</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define RADEON_EMIT_PP_BORDER_COLOR_0               13</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define RADEON_EMIT_PP_TXFILTER_1                   14</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define RADEON_EMIT_PP_BORDER_COLOR_1               15</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define RADEON_EMIT_PP_TXFILTER_2                   16</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define RADEON_EMIT_PP_BORDER_COLOR_2               17</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define RADEON_EMIT_SE_ZBIAS_FACTOR                 18</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define RADEON_EMIT_SE_TCL_OUTPUT_VTX_FMT           19</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define RADEON_EMIT_SE_TCL_MATERIAL_EMMISSIVE_RED   20</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXCBLEND_0                     21</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXCBLEND_1                     22</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXCBLEND_2                     23</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXCBLEND_3                     24</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXCBLEND_4                     25</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXCBLEND_5                     26</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXCBLEND_6                     27</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXCBLEND_7                     28</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define R200_EMIT_TCL_LIGHT_MODEL_CTL_0             29</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define R200_EMIT_TFACTOR_0                         30</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define R200_EMIT_VTX_FMT_0                         31</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define R200_EMIT_VAP_CTL                           32</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define R200_EMIT_MATRIX_SELECT_0                   33</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define R200_EMIT_TEX_PROC_CTL_2                    34</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define R200_EMIT_TCL_UCP_VERT_BLEND_CTL            35</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXFILTER_0                     36</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXFILTER_1                     37</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXFILTER_2                     38</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXFILTER_3                     39</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXFILTER_4                     40</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXFILTER_5                     41</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXOFFSET_0                     42</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXOFFSET_1                     43</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXOFFSET_2                     44</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXOFFSET_3                     45</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXOFFSET_4                     46</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXOFFSET_5                     47</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define R200_EMIT_VTE_CNTL                          48</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define R200_EMIT_OUTPUT_VTX_COMP_SEL               49</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TAM_DEBUG3                     50</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_CNTL_X                         51</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define R200_EMIT_RB3D_DEPTHXY_OFFSET               52</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define R200_EMIT_RE_AUX_SCISSOR_CNTL               53</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define R200_EMIT_RE_SCISSOR_TL_0                   54</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define R200_EMIT_RE_SCISSOR_TL_1                   55</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define R200_EMIT_RE_SCISSOR_TL_2                   56</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define R200_EMIT_SE_VAP_CNTL_STATUS                57</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define R200_EMIT_SE_VTX_STATE_CNTL                 58</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define R200_EMIT_RE_POINTSIZE                      59</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define R200_EMIT_TCL_INPUT_VTX_VECTOR_ADDR_0       60</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_CUBIC_FACES_0                  61</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_CUBIC_OFFSETS_0                62</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_CUBIC_FACES_1                  63</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_CUBIC_OFFSETS_1                64</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_CUBIC_FACES_2                  65</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_CUBIC_OFFSETS_2                66</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_CUBIC_FACES_3                  67</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_CUBIC_OFFSETS_3                68</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_CUBIC_FACES_4                  69</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_CUBIC_OFFSETS_4                70</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_CUBIC_FACES_5                  71</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_CUBIC_OFFSETS_5                72</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define RADEON_EMIT_PP_TEX_SIZE_0                   73</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define RADEON_EMIT_PP_TEX_SIZE_1                   74</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define RADEON_EMIT_PP_TEX_SIZE_2                   75</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define R200_EMIT_RB3D_BLENDCOLOR                   76</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define R200_EMIT_TCL_POINT_SPRITE_CNTL             77</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define RADEON_EMIT_PP_CUBIC_FACES_0                78</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define RADEON_EMIT_PP_CUBIC_OFFSETS_T0             79</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define RADEON_EMIT_PP_CUBIC_FACES_1                80</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define RADEON_EMIT_PP_CUBIC_OFFSETS_T1             81</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define RADEON_EMIT_PP_CUBIC_FACES_2                82</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define RADEON_EMIT_PP_CUBIC_OFFSETS_T2             83</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TRI_PERF_CNTL                  84</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_AFS_0                          85</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_AFS_1                          86</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define R200_EMIT_ATF_TFACTOR                       87</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXCTLALL_0                     88</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXCTLALL_1                     89</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXCTLALL_2                     90</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXCTLALL_3                     91</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXCTLALL_4                     92</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define R200_EMIT_PP_TXCTLALL_5                     93</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define R200_EMIT_VAP_PVS_CNTL                      94</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define RADEON_MAX_STATE_PACKETS                    95</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define RADEON_CMD_PACKET      1</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define RADEON_CMD_SCALARS     2</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define RADEON_CMD_VECTORS     3</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define RADEON_CMD_DMA_DISCARD 4</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define RADEON_CMD_PACKET3     5</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define RADEON_CMD_PACKET3_CLIP 6</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define RADEON_CMD_SCALARS2     7</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define RADEON_CMD_WAIT         8</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define RADEON_CMD_VECLINEAR    9</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="uniondrm__radeon__cmd__header__t.html">  139</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keywordtype">int</span> i;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> cmd_type, pad0, pad1, pad2;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    } header;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> cmd_type, packet_id, pad0, pad1;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    } packet;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> cmd_type, offset, stride, count;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    } scalars;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> cmd_type, offset, stride, count;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    } vectors;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> cmd_type, addr_lo, addr_hi, count;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    } veclinear;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> cmd_type, buf_idx, pad0, pad1;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    } dma;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> cmd_type, flags, pad0, pad1;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    } wait;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;} <a class="code" href="uniondrm__radeon__cmd__header__t.html">drm_radeon_cmd_header_t</a>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define RADEON_WAIT_2D  0x1</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define RADEON_WAIT_3D  0x2</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define R300_CMD_PACKET3_CLEAR      0</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define R300_CMD_PACKET3_RAW        1</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define R300_CMD_PACKET0        1</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define R300_CMD_VPU            2</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define R300_CMD_PACKET3        3</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define R300_CMD_END3D          4</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define R300_CMD_CP_DELAY       5</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define R300_CMD_DMA_DISCARD        6</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define R300_CMD_WAIT           7</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#   define R300_WAIT_2D     0x1</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#   define R300_WAIT_3D     0x2</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#   define R300_WAIT_2D_CLEAN   0x3</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#   define R300_WAIT_3D_CLEAN   0x4</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#   define R300_NEW_WAIT_2D_3D  0x3</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#   define R300_NEW_WAIT_2D_2D_CLEAN    0x4</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#   define R300_NEW_WAIT_3D_3D_CLEAN    0x6</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#   define R300_NEW_WAIT_2D_2D_CLEAN_3D_3D_CLEAN    0x8</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define R300_CMD_SCRATCH        8</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define R300_CMD_R500FP                 9</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="uniondrm__r300__cmd__header__t.html">  184</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> u;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> cmd_type, pad0, pad1, pad2;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    } header;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> cmd_type, count, reglo, reghi;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    } packet0;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> cmd_type, count, adrlo, adrhi;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    } vpu;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> cmd_type, packet, pad0, pad1;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    } packet3;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> cmd_type, packet;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> count;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    } delay;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> cmd_type, buf_idx, pad0, pad1;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    } dma;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> cmd_type, flags, pad0, pad1;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    } wait;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> cmd_type, reg, n_bufs, flags;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    } scratch;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> cmd_type, count, adrlo, adrhi_flags;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    } r500fp;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;} <a class="code" href="uniondrm__r300__cmd__header__t.html">drm_r300_cmd_header_t</a>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define RADEON_FRONT            0x1</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define RADEON_BACK         0x2</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define RADEON_DEPTH            0x4</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define RADEON_STENCIL          0x8</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define RADEON_CLEAR_FASTZ      0x80000000</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define RADEON_USE_HIERZ        0x40000000</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define RADEON_USE_COMP_ZBUF        0x20000000</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define R500FP_CONSTANT_TYPE  (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define R500FP_CONSTANT_CLAMP (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define RADEON_POINTS           0x1</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define RADEON_LINES            0x2</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define RADEON_LINE_STRIP       0x3</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define RADEON_TRIANGLES        0x4</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define RADEON_TRIANGLE_FAN     0x5</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define RADEON_TRIANGLE_STRIP       0x6</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define RADEON_BUFFER_SIZE      65536</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define RADEON_INDEX_PRIM_OFFSET    20</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define RADEON_SCRATCH_REG_OFFSET   32</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define R600_SCRATCH_REG_OFFSET         256</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define RADEON_NR_SAREA_CLIPRECTS   12</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define RADEON_LOCAL_TEX_HEAP       0</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define RADEON_GART_TEX_HEAP        1</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define RADEON_NR_TEX_HEAPS     2</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define RADEON_NR_TEX_REGIONS       64</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define RADEON_LOG_TEX_GRANULARITY  16</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define RADEON_MAX_TEXTURE_LEVELS   12</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define RADEON_MAX_TEXTURE_UNITS    3</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define RADEON_MAX_SURFACES     8</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define RADEON_OFFSET_SHIFT             10</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define RADEON_OFFSET_ALIGN             (1 &lt;&lt; RADEON_OFFSET_SHIFT)</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define RADEON_OFFSET_MASK              (RADEON_OFFSET_ALIGN - 1)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="structradeon__color__regs__t.html">  247</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> red;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> green;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> blue;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> alpha;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;} <a class="code" href="structradeon__color__regs__t.html">radeon_color_regs_t</a>;</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="structdrm__radeon__context__regs__t.html">  253</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pp_misc;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pp_fog_color;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> re_solid_color;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rb3d_blendcntl;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rb3d_depthoffset;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rb3d_depthpitch;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rb3d_zstencilcntl;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pp_cntl;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rb3d_cntl;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rb3d_coloroffset;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> re_width_height;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rb3d_colorpitch;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> se_cntl;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> se_coord_fmt;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> re_line_pattern;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> re_line_state;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> se_line_width;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pp_lum_matrix;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pp_rot_matrix_0;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pp_rot_matrix_1;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rb3d_stencilrefmask;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rb3d_ropcntl;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rb3d_planemask;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> se_vport_xscale;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> se_vport_xoffset;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> se_vport_yscale;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> se_vport_yoffset;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> se_vport_zscale;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> se_vport_zoffset;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> se_cntl_status;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> re_top_left;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> re_misc;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;} <a class="code" href="structdrm__radeon__context__regs__t.html">drm_radeon_context_regs_t</a>;</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="structdrm__radeon__context2__regs__t.html">  295</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> se_zbias_factor;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> se_zbias_constant;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;} <a class="code" href="structdrm__radeon__context2__regs__t.html">drm_radeon_context2_regs_t</a>;</div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="structdrm__radeon__texture__regs__t.html">  300</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pp_txfilter;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pp_txformat;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pp_txoffset;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pp_txcblend;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pp_txablend;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pp_tfactor;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pp_border_color;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;} <a class="code" href="structdrm__radeon__texture__regs__t.html">drm_radeon_texture_regs_t</a>;</div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="structdrm__radeon__prim__t.html">  309</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> start;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> finish;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> prim:8;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> stateidx:8;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> numverts:16;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> vc_format;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;} <a class="code" href="structdrm__radeon__prim__t.html">drm_radeon_prim_t</a>;</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="structdrm__radeon__state__t.html">  317</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <a class="code" href="structdrm__radeon__context__regs__t.html">drm_radeon_context_regs_t</a> context;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <a class="code" href="structdrm__radeon__texture__regs__t.html">drm_radeon_texture_regs_t</a> tex[RADEON_MAX_TEXTURE_UNITS];</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <a class="code" href="structdrm__radeon__context2__regs__t.html">drm_radeon_context2_regs_t</a> context2;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> dirty;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;} <a class="code" href="structdrm__radeon__state__t.html">drm_radeon_state_t</a>;</div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="structdrm__radeon__sarea__t.html">  323</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <a class="code" href="structdrm__radeon__context__regs__t.html">drm_radeon_context_regs_t</a> context_state;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <a class="code" href="structdrm__radeon__texture__regs__t.html">drm_radeon_texture_regs_t</a> tex_state[RADEON_MAX_TEXTURE_UNITS];</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> dirty;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> vertsize;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> vc_format;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="keyword">struct </span><a class="code" href="structdrm__clip__rect.html">drm_clip_rect</a> boxes[RADEON_NR_SAREA_CLIPRECTS];</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> nbox;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> last_frame;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> last_dispatch;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> last_clear;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="keyword">struct </span><a class="code" href="structdrm__tex__region.html">drm_tex_region</a> tex_list[RADEON_NR_TEX_HEAPS][RADEON_NR_TEX_REGIONS +</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                               1];</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> tex_age[RADEON_NR_TEX_HEAPS];</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="keywordtype">int</span> ctx_owner;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="keywordtype">int</span> pfState;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="keywordtype">int</span> pfCurrentPage;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordtype">int</span> crtc2_base;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <span class="keywordtype">int</span> tiling_enabled;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;} <a class="code" href="structdrm__radeon__sarea__t.html">drm_radeon_sarea_t</a>;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define DRM_RADEON_CP_INIT    0x00</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define DRM_RADEON_CP_START   0x01</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define DRM_RADEON_CP_STOP    0x02</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define DRM_RADEON_CP_RESET   0x03</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define DRM_RADEON_CP_IDLE    0x04</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define DRM_RADEON_RESET      0x05</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define DRM_RADEON_FULLSCREEN 0x06</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define DRM_RADEON_SWAP       0x07</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define DRM_RADEON_CLEAR      0x08</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define DRM_RADEON_VERTEX     0x09</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define DRM_RADEON_INDICES    0x0A</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define DRM_RADEON_NOT_USED</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define DRM_RADEON_STIPPLE    0x0C</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define DRM_RADEON_INDIRECT   0x0D</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define DRM_RADEON_TEXTURE    0x0E</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define DRM_RADEON_VERTEX2    0x0F</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define DRM_RADEON_CMDBUF     0x10</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define DRM_RADEON_GETPARAM   0x11</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define DRM_RADEON_FLIP       0x12</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define DRM_RADEON_ALLOC      0x13</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define DRM_RADEON_FREE       0x14</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define DRM_RADEON_INIT_HEAP  0x15</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define DRM_RADEON_IRQ_EMIT   0x16</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define DRM_RADEON_IRQ_WAIT   0x17</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define DRM_RADEON_CP_RESUME  0x18</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define DRM_RADEON_SETPARAM   0x19</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define DRM_RADEON_SURF_ALLOC 0x1a</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define DRM_RADEON_SURF_FREE  0x1b</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define DRM_RADEON_GEM_INFO     0x1c</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define DRM_RADEON_GEM_CREATE       0x1d</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define DRM_RADEON_GEM_MMAP     0x1e</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define DRM_RADEON_GEM_PREAD        0x21</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define DRM_RADEON_GEM_PWRITE       0x22</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define DRM_RADEON_GEM_SET_DOMAIN   0x23</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define DRM_RADEON_GEM_WAIT_IDLE    0x24</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define DRM_RADEON_CS           0x26</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define DRM_RADEON_INFO         0x27</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define DRM_RADEON_GEM_SET_TILING   0x28</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define DRM_RADEON_GEM_GET_TILING   0x29</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define DRM_RADEON_GEM_BUSY     0x2a</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define DRM_RADEON_GEM_VA       0x2b</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define DRM_RADEON_GEM_OP       0x2c</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define DRM_RADEON_GEM_USERPTR      0x2d</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_CP_INIT    DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_CP_INIT, drm_radeon_init_t)</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_CP_START   DRM_IO(  DRM_COMMAND_BASE + DRM_RADEON_CP_START)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_CP_STOP    DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_CP_STOP, drm_radeon_cp_stop_t)</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_CP_RESET   DRM_IO(  DRM_COMMAND_BASE + DRM_RADEON_CP_RESET)</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_CP_IDLE    DRM_IO(  DRM_COMMAND_BASE + DRM_RADEON_CP_IDLE)</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_RESET      DRM_IO(  DRM_COMMAND_BASE + DRM_RADEON_RESET)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_FULLSCREEN DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_FULLSCREEN, drm_radeon_fullscreen_t)</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_SWAP       DRM_IO(  DRM_COMMAND_BASE + DRM_RADEON_SWAP)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_CLEAR      DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_CLEAR, drm_radeon_clear_t)</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_VERTEX     DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_VERTEX, drm_radeon_vertex_t)</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_INDICES    DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_INDICES, drm_radeon_indices_t)</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_STIPPLE    DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_STIPPLE, drm_radeon_stipple_t)</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_INDIRECT   DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_INDIRECT, drm_radeon_indirect_t)</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_TEXTURE    DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_TEXTURE, drm_radeon_texture_t)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_VERTEX2    DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_VERTEX2, drm_radeon_vertex2_t)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_CMDBUF     DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_CMDBUF, drm_radeon_cmd_buffer_t)</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_GETPARAM   DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GETPARAM, drm_radeon_getparam_t)</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_FLIP       DRM_IO(  DRM_COMMAND_BASE + DRM_RADEON_FLIP)</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_ALLOC      DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_ALLOC, drm_radeon_mem_alloc_t)</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_FREE       DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_FREE, drm_radeon_mem_free_t)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_INIT_HEAP  DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_INIT_HEAP, drm_radeon_mem_init_heap_t)</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_IRQ_EMIT   DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_IRQ_EMIT, drm_radeon_irq_emit_t)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_IRQ_WAIT   DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_IRQ_WAIT, drm_radeon_irq_wait_t)</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_CP_RESUME  DRM_IO(  DRM_COMMAND_BASE + DRM_RADEON_CP_RESUME)</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_SETPARAM   DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_SETPARAM, drm_radeon_setparam_t)</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_SURF_ALLOC DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_SURF_ALLOC, drm_radeon_surface_alloc_t)</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_SURF_FREE  DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_SURF_FREE, drm_radeon_surface_free_t)</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_GEM_INFO   DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_INFO, struct drm_radeon_gem_info)</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_GEM_CREATE DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_CREATE, struct drm_radeon_gem_create)</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_GEM_MMAP   DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_MMAP, struct drm_radeon_gem_mmap)</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_GEM_PREAD  DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_PREAD, struct drm_radeon_gem_pread)</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_GEM_PWRITE DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_PWRITE, struct drm_radeon_gem_pwrite)</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_GEM_SET_DOMAIN DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_SET_DOMAIN, struct drm_radeon_gem_set_domain)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_GEM_WAIT_IDLE  DRM_IOW(DRM_COMMAND_BASE + DRM_RADEON_GEM_WAIT_IDLE, struct drm_radeon_gem_wait_idle)</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_CS     DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_CS, struct drm_radeon_cs)</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_INFO       DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_INFO, struct drm_radeon_info)</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_GEM_SET_TILING DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_SET_TILING, struct drm_radeon_gem_set_tiling)</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_GEM_GET_TILING DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_GET_TILING, struct drm_radeon_gem_get_tiling)</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_GEM_BUSY   DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_BUSY, struct drm_radeon_gem_busy)</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_GEM_VA     DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_VA, struct drm_radeon_gem_va)</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_GEM_OP     DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_OP, struct drm_radeon_gem_op)</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define DRM_IOCTL_RADEON_GEM_USERPTR    DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GEM_USERPTR, struct drm_radeon_gem_userptr)</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="structdrm__radeon__init.html">  431</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdrm__radeon__init.html">drm_radeon_init</a> {</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="keyword">enum</span> {</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        RADEON_INIT_CP = 0x01,</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        RADEON_CLEANUP_CP = 0x02,</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        RADEON_INIT_R200_CP = 0x03,</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;        RADEON_INIT_R300_CP = 0x04,</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        RADEON_INIT_R600_CP = 0x05</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    } func;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> sarea_priv_offset;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <span class="keywordtype">int</span> is_pci;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="keywordtype">int</span> cp_mode;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="keywordtype">int</span> gart_size;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="keywordtype">int</span> ring_size;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="keywordtype">int</span> usec_timeout;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> fb_bpp;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> front_offset, front_pitch;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> back_offset, back_pitch;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> depth_bpp;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> depth_offset, depth_pitch;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> fb_offset;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> mmio_offset;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ring_offset;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ring_rptr_offset;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> buffers_offset;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> gart_textures_offset;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;} <a class="code" href="structdrm__radeon__init.html">drm_radeon_init_t</a>;</div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="structdrm__radeon__cp__stop.html">  457</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdrm__radeon__cp__stop.html">drm_radeon_cp_stop</a> {</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="keywordtype">int</span> flush;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="keywordtype">int</span> idle;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;} <a class="code" href="structdrm__radeon__cp__stop.html">drm_radeon_cp_stop_t</a>;</div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="structdrm__radeon__fullscreen.html">  461</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdrm__radeon__fullscreen.html">drm_radeon_fullscreen</a> {</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="keyword">enum</span> {</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        RADEON_INIT_FULLSCREEN = 0x01,</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        RADEON_CLEANUP_FULLSCREEN = 0x02</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    } func;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;} <a class="code" href="structdrm__radeon__fullscreen.html">drm_radeon_fullscreen_t</a>;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define CLEAR_X1    0</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define CLEAR_Y1    1</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define CLEAR_X2    2</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define CLEAR_Y2    3</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define CLEAR_DEPTH 4</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="uniondrm__radeon__clear__rect.html">  472</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="uniondrm__radeon__clear__rect.html">drm_radeon_clear_rect</a> {</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keywordtype">float</span> f[5];</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> ui[5];</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;} <a class="code" href="uniondrm__radeon__clear__rect.html">drm_radeon_clear_rect_t</a>;</div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="structdrm__radeon__clear.html">  476</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdrm__radeon__clear.html">drm_radeon_clear</a> {</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> flags;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> clear_color;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> clear_depth;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> color_mask;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> depth_mask;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <a class="code" href="uniondrm__radeon__clear__rect.html">drm_radeon_clear_rect_t</a> __user *depth_boxes;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;} <a class="code" href="structdrm__radeon__clear.html">drm_radeon_clear_t</a>;</div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="structdrm__radeon__vertex.html">  484</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdrm__radeon__vertex.html">drm_radeon_vertex</a> {</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="keywordtype">int</span> prim;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keywordtype">int</span> idx;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="keywordtype">int</span> count;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordtype">int</span> discard;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;} <a class="code" href="structdrm__radeon__vertex.html">drm_radeon_vertex_t</a>;</div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="structdrm__radeon__indices.html">  490</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdrm__radeon__indices.html">drm_radeon_indices</a> {</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <span class="keywordtype">int</span> prim;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="keywordtype">int</span> idx;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="keywordtype">int</span> start;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="keywordtype">int</span> end;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="keywordtype">int</span> discard;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;} <a class="code" href="structdrm__radeon__indices.html">drm_radeon_indices_t</a>;</div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="structdrm__radeon__vertex2.html">  497</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdrm__radeon__vertex2.html">drm_radeon_vertex2</a> {</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <span class="keywordtype">int</span> idx;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="keywordtype">int</span> discard;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <span class="keywordtype">int</span> nr_states;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <a class="code" href="structdrm__radeon__state__t.html">drm_radeon_state_t</a> __user *state;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="keywordtype">int</span> nr_prims;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <a class="code" href="structdrm__radeon__prim__t.html">drm_radeon_prim_t</a> __user *prim;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;} <a class="code" href="structdrm__radeon__vertex2.html">drm_radeon_vertex2_t</a>;</div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="structdrm__radeon__cmd__buffer.html">  505</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdrm__radeon__cmd__buffer.html">drm_radeon_cmd_buffer</a> {</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="keywordtype">int</span> bufsz;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="keywordtype">char</span> __user *buf;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <span class="keywordtype">int</span> nbox;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="keyword">struct </span><a class="code" href="structdrm__clip__rect.html">drm_clip_rect</a> __user *boxes;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;} <a class="code" href="structdrm__radeon__cmd__buffer.html">drm_radeon_cmd_buffer_t</a>;</div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="structdrm__radeon__tex__image.html">  511</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdrm__radeon__tex__image.html">drm_radeon_tex_image</a> {</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> x, y;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> width, height;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">void</span> __user *data;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;} <a class="code" href="structdrm__radeon__tex__image.html">drm_radeon_tex_image_t</a>;</div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="structdrm__radeon__texture.html">  516</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdrm__radeon__texture.html">drm_radeon_texture</a> {</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> offset;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <span class="keywordtype">int</span> pitch;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="keywordtype">int</span> format;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="keywordtype">int</span> width;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <span class="keywordtype">int</span> height;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <a class="code" href="structdrm__radeon__tex__image.html">drm_radeon_tex_image_t</a> __user *image;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;} <a class="code" href="structdrm__radeon__texture.html">drm_radeon_texture_t</a>;</div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="structdrm__radeon__stipple.html">  524</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdrm__radeon__stipple.html">drm_radeon_stipple</a> {</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> __user *mask;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;} <a class="code" href="structdrm__radeon__stipple.html">drm_radeon_stipple_t</a>;</div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="structdrm__radeon__indirect.html">  527</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdrm__radeon__indirect.html">drm_radeon_indirect</a> {</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="keywordtype">int</span> idx;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="keywordtype">int</span> start;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="keywordtype">int</span> end;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordtype">int</span> discard;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;} <a class="code" href="structdrm__radeon__indirect.html">drm_radeon_indirect_t</a>;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define RADEON_CARD_PCI 0</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define RADEON_CARD_AGP 1</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define RADEON_CARD_PCIE 2</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define RADEON_PARAM_GART_BUFFER_OFFSET    1</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define RADEON_PARAM_LAST_FRAME            2</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define RADEON_PARAM_LAST_DISPATCH         3</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define RADEON_PARAM_LAST_CLEAR            4</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define RADEON_PARAM_IRQ_NR                5</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define RADEON_PARAM_GART_BASE             6</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define RADEON_PARAM_REGISTER_HANDLE       7</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define RADEON_PARAM_STATUS_HANDLE         8</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define RADEON_PARAM_SAREA_HANDLE          9</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define RADEON_PARAM_GART_TEX_HANDLE       10</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define RADEON_PARAM_SCRATCH_OFFSET        11</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define RADEON_PARAM_CARD_TYPE             12</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define RADEON_PARAM_VBLANK_CRTC           13</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define RADEON_PARAM_FB_LOCATION           14</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define RADEON_PARAM_NUM_GB_PIPES          15</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define RADEON_PARAM_DEVICE_ID             16</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define RADEON_PARAM_NUM_Z_PIPES           17</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="structdrm__radeon__getparam.html">  553</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdrm__radeon__getparam.html">drm_radeon_getparam</a> {</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="keywordtype">int</span> param;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <span class="keywordtype">void</span> __user *value;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;} <a class="code" href="structdrm__radeon__getparam.html">drm_radeon_getparam_t</a>;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define RADEON_MEM_REGION_GART 1</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define RADEON_MEM_REGION_FB   2</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="structdrm__radeon__mem__alloc.html">  559</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdrm__radeon__mem__alloc.html">drm_radeon_mem_alloc</a> {</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="keywordtype">int</span> region;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="keywordtype">int</span> alignment;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="keywordtype">int</span> size;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="keywordtype">int</span> __user *region_offset;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;} <a class="code" href="structdrm__radeon__mem__alloc.html">drm_radeon_mem_alloc_t</a>;</div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="structdrm__radeon__mem__free.html">  565</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdrm__radeon__mem__free.html">drm_radeon_mem_free</a> {</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="keywordtype">int</span> region;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <span class="keywordtype">int</span> region_offset;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;} <a class="code" href="structdrm__radeon__mem__free.html">drm_radeon_mem_free_t</a>;</div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="structdrm__radeon__mem__init__heap.html">  569</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdrm__radeon__mem__init__heap.html">drm_radeon_mem_init_heap</a> {</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <span class="keywordtype">int</span> region;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keywordtype">int</span> size;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <span class="keywordtype">int</span> start;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;} <a class="code" href="structdrm__radeon__mem__init__heap.html">drm_radeon_mem_init_heap_t</a>;</div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="structdrm__radeon__irq__emit.html">  574</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdrm__radeon__irq__emit.html">drm_radeon_irq_emit</a> {</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <span class="keywordtype">int</span> __user *irq_seq;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;} <a class="code" href="structdrm__radeon__irq__emit.html">drm_radeon_irq_emit_t</a>;</div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="structdrm__radeon__irq__wait.html">  577</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdrm__radeon__irq__wait.html">drm_radeon_irq_wait</a> {</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <span class="keywordtype">int</span> irq_seq;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;} <a class="code" href="structdrm__radeon__irq__wait.html">drm_radeon_irq_wait_t</a>;</div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="structdrm__radeon__setparam.html">  580</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdrm__radeon__setparam.html">drm_radeon_setparam</a> {</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> param;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    __s64 value;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;} <a class="code" href="structdrm__radeon__setparam.html">drm_radeon_setparam_t</a>;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define RADEON_SETPARAM_FB_LOCATION    1</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define RADEON_SETPARAM_SWITCH_TILING  2</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define RADEON_SETPARAM_PCIGART_LOCATION 3</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define RADEON_SETPARAM_NEW_MEMMAP 4</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define RADEON_SETPARAM_PCIGART_TABLE_SIZE 5</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define RADEON_SETPARAM_VBLANK_CRTC 6</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="structdrm__radeon__surface__alloc.html">  590</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdrm__radeon__surface__alloc.html">drm_radeon_surface_alloc</a> {</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> address;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> size;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> flags;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;} <a class="code" href="structdrm__radeon__surface__alloc.html">drm_radeon_surface_alloc_t</a>;</div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="structdrm__radeon__surface__free.html">  595</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdrm__radeon__surface__free.html">drm_radeon_surface_free</a> {</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> address;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;} <a class="code" href="structdrm__radeon__surface__free.html">drm_radeon_surface_free_t</a>;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define DRM_RADEON_VBLANK_CRTC1     1</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define DRM_RADEON_VBLANK_CRTC2     2</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define RADEON_GEM_DOMAIN_CPU       0x1</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define RADEON_GEM_DOMAIN_GTT       0x2</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define RADEON_GEM_DOMAIN_VRAM      0x4</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="structdrm__radeon__gem__info.html">  603</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__radeon__gem__info.html">drm_radeon_gem_info</a> {</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    __u64   gart_size;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    __u64   vram_size;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    __u64   vram_visible;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;};</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define RADEON_GEM_NO_BACKING_STORE (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define RADEON_GEM_GTT_UC       (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define RADEON_GEM_GTT_WC       (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define RADEON_GEM_CPU_ACCESS       (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define RADEON_GEM_NO_CPU_ACCESS    (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="structdrm__radeon__gem__create.html">  613</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__radeon__gem__create.html">drm_radeon_gem_create</a> {</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    __u64   size;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    __u64   alignment;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    __u32   handle;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    __u32   initial_domain;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    __u32   flags;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;};</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define RADEON_GEM_USERPTR_READONLY (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define RADEON_GEM_USERPTR_ANONONLY (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define RADEON_GEM_USERPTR_VALIDATE (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define RADEON_GEM_USERPTR_REGISTER (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="structdrm__radeon__gem__userptr.html">  624</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__radeon__gem__userptr.html">drm_radeon_gem_userptr</a> {</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    __u64       addr;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    __u64       size;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    __u32       flags;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    __u32       handle;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;};</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define RADEON_TILING_MACRO             0x1</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define RADEON_TILING_MICRO             0x2</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define RADEON_TILING_SWAP_16BIT            0x4</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define RADEON_TILING_SWAP_32BIT            0x8</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define RADEON_TILING_SURFACE               0x10</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define RADEON_TILING_MICRO_SQUARE          0x20</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define RADEON_TILING_EG_BANKW_SHIFT            8</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define RADEON_TILING_EG_BANKW_MASK         0xf</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define RADEON_TILING_EG_BANKH_SHIFT            12</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define RADEON_TILING_EG_BANKH_MASK         0xf</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define RADEON_TILING_EG_MACRO_TILE_ASPECT_SHIFT    16</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define RADEON_TILING_EG_MACRO_TILE_ASPECT_MASK     0xf</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define RADEON_TILING_EG_TILE_SPLIT_SHIFT       24</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define RADEON_TILING_EG_TILE_SPLIT_MASK        0xf</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define RADEON_TILING_EG_STENCIL_TILE_SPLIT_SHIFT   28</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define RADEON_TILING_EG_STENCIL_TILE_SPLIT_MASK    0xf</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="structdrm__radeon__gem__set__tiling.html">  646</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__radeon__gem__set__tiling.html">drm_radeon_gem_set_tiling</a> {</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    __u32   handle;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    __u32   tiling_flags;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    __u32   pitch;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;};</div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="structdrm__radeon__gem__get__tiling.html">  651</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__radeon__gem__get__tiling.html">drm_radeon_gem_get_tiling</a> {</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    __u32   handle;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    __u32   tiling_flags;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    __u32   pitch;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;};</div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="structdrm__radeon__gem__mmap.html">  656</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__radeon__gem__mmap.html">drm_radeon_gem_mmap</a> {</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    __u32   handle;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    __u32   pad;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    __u64   offset;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    __u64   size;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    __u64   addr_ptr;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;};</div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="structdrm__radeon__gem__set__domain.html">  663</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__radeon__gem__set__domain.html">drm_radeon_gem_set_domain</a> {</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    __u32   handle;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    __u32   read_domains;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    __u32   write_domain;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;};</div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="structdrm__radeon__gem__wait__idle.html">  668</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__radeon__gem__wait__idle.html">drm_radeon_gem_wait_idle</a> {</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    __u32   handle;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    __u32   pad;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;};</div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="structdrm__radeon__gem__busy.html">  672</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__radeon__gem__busy.html">drm_radeon_gem_busy</a> {</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    __u32   handle;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    __u32        domain;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;};</div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="structdrm__radeon__gem__pread.html">  676</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__radeon__gem__pread.html">drm_radeon_gem_pread</a> {</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    __u32 handle;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    __u32 pad;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    __u64 offset;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    __u64 size;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    __u64 data_ptr;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;};</div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="structdrm__radeon__gem__pwrite.html">  688</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__radeon__gem__pwrite.html">drm_radeon_gem_pwrite</a> {</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    __u32 handle;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    __u32 pad;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    __u64 offset;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    __u64 size;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    __u64 data_ptr;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;};</div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="structdrm__radeon__gem__op.html">  700</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__radeon__gem__op.html">drm_radeon_gem_op</a> {</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    __u32   handle;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    __u32   op;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    __u64   value;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;};</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define RADEON_GEM_OP_GET_INITIAL_DOMAIN    0</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define RADEON_GEM_OP_SET_INITIAL_DOMAIN    1</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define RADEON_VA_MAP           1</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define RADEON_VA_UNMAP         2</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define RADEON_VA_RESULT_OK     0</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define RADEON_VA_RESULT_ERROR      1</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define RADEON_VA_RESULT_VA_EXIST   2</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define RADEON_VM_PAGE_VALID        (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define RADEON_VM_PAGE_READABLE     (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define RADEON_VM_PAGE_WRITEABLE    (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define RADEON_VM_PAGE_SYSTEM       (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define RADEON_VM_PAGE_SNOOPED      (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="structdrm__radeon__gem__va.html">  717</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__radeon__gem__va.html">drm_radeon_gem_va</a> {</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    __u32       handle;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    __u32       operation;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    __u32       vm_id;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    __u32       flags;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    __u64       offset;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;};</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define RADEON_CHUNK_ID_RELOCS  0x01</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define RADEON_CHUNK_ID_IB  0x02</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define RADEON_CHUNK_ID_FLAGS   0x03</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define RADEON_CHUNK_ID_CONST_IB    0x04</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define RADEON_CS_KEEP_TILING_FLAGS 0x01</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define RADEON_CS_USE_VM            0x02</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define RADEON_CS_END_OF_FRAME      0x04</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define RADEON_CS_RING_GFX          0</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define RADEON_CS_RING_COMPUTE      1</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define RADEON_CS_RING_DMA          2</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define RADEON_CS_RING_UVD          3</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define RADEON_CS_RING_VCE          4</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="structdrm__radeon__cs__chunk.html">  736</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__radeon__cs__chunk.html">drm_radeon_cs_chunk</a> {</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    __u32       chunk_id;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    __u32       length_dw;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    __u64       chunk_data;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;};</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define RADEON_RELOC_PRIO_MASK      (0xf &lt;&lt; 0)</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="structdrm__radeon__cs__reloc.html">  742</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__radeon__cs__reloc.html">drm_radeon_cs_reloc</a> {</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    __u32       handle;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    __u32       read_domains;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    __u32       write_domain;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    __u32       flags;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;};</div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="structdrm__radeon__cs.html">  748</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__radeon__cs.html">drm_radeon_cs</a> {</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    __u32       num_chunks;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    __u32       cs_id;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    __u64       chunks;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    __u64       gart_limit;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    __u64       vram_limit;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;};</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define RADEON_INFO_DEVICE_ID       0x00</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define RADEON_INFO_NUM_GB_PIPES    0x01</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define RADEON_INFO_NUM_Z_PIPES     0x02</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define RADEON_INFO_ACCEL_WORKING   0x03</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define RADEON_INFO_CRTC_FROM_ID    0x04</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define RADEON_INFO_ACCEL_WORKING2  0x05</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define RADEON_INFO_TILING_CONFIG   0x06</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define RADEON_INFO_WANT_HYPERZ     0x07</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define RADEON_INFO_WANT_CMASK      0x08</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define RADEON_INFO_CLOCK_CRYSTAL_FREQ  0x09</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define RADEON_INFO_NUM_BACKENDS    0x0a</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define RADEON_INFO_NUM_TILE_PIPES  0x0b</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define RADEON_INFO_FUSION_GART_WORKING 0x0c</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define RADEON_INFO_BACKEND_MAP     0x0d</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define RADEON_INFO_VA_START        0x0e</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define RADEON_INFO_IB_VM_MAX_SIZE  0x0f</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define RADEON_INFO_MAX_PIPES       0x10</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define RADEON_INFO_TIMESTAMP       0x11</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define RADEON_INFO_MAX_SE      0x12</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define RADEON_INFO_MAX_SH_PER_SE   0x13</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define RADEON_INFO_FASTFB_WORKING  0x14</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define RADEON_INFO_RING_WORKING    0x15</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define RADEON_INFO_SI_TILE_MODE_ARRAY  0x16</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define RADEON_INFO_SI_CP_DMA_COMPUTE   0x17</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define RADEON_INFO_CIK_MACROTILE_MODE_ARRAY    0x18</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define RADEON_INFO_SI_BACKEND_ENABLED_MASK 0x19</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define RADEON_INFO_MAX_SCLK        0x1a</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define RADEON_INFO_VCE_FW_VERSION  0x1b</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define RADEON_INFO_VCE_FB_VERSION  0x1c</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define RADEON_INFO_NUM_BYTES_MOVED 0x1d</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define RADEON_INFO_VRAM_USAGE      0x1e</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define RADEON_INFO_GTT_USAGE       0x1f</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define RADEON_INFO_ACTIVE_CU_COUNT 0x20</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define RADEON_INFO_CURRENT_GPU_TEMP    0x21</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define RADEON_INFO_CURRENT_GPU_SCLK    0x22</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define RADEON_INFO_CURRENT_GPU_MCLK    0x23</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define RADEON_INFO_READ_REG        0x24</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define RADEON_INFO_VA_UNMAP_WORKING    0x25</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define RADEON_INFO_GPU_RESET_COUNTER   0x26</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="structdrm__radeon__info.html">  796</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__radeon__info.html">drm_radeon_info</a> {</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    __u32       request;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    __u32       pad;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    __u64       value;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;};</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define SI_TILE_MODE_COLOR_LINEAR_ALIGNED   8</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define SI_TILE_MODE_COLOR_1D           13</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define SI_TILE_MODE_COLOR_1D_SCANOUT       9</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define SI_TILE_MODE_COLOR_2D_8BPP      14</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define SI_TILE_MODE_COLOR_2D_16BPP     15</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define SI_TILE_MODE_COLOR_2D_32BPP     16</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define SI_TILE_MODE_COLOR_2D_64BPP     17</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define SI_TILE_MODE_COLOR_2D_SCANOUT_16BPP 11</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define SI_TILE_MODE_COLOR_2D_SCANOUT_32BPP 12</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define SI_TILE_MODE_DEPTH_STENCIL_1D       4</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define SI_TILE_MODE_DEPTH_STENCIL_2D       0</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define SI_TILE_MODE_DEPTH_STENCIL_2D_2AA   3</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define SI_TILE_MODE_DEPTH_STENCIL_2D_4AA   3</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define SI_TILE_MODE_DEPTH_STENCIL_2D_8AA   2</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define CIK_TILE_MODE_DEPTH_STENCIL_1D      5</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#if defined(__cplusplus)</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;}</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="structdrm__radeon__gem__wait__idle_html"><div class="ttname"><a href="structdrm__radeon__gem__wait__idle.html">drm_radeon_gem_wait_idle</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00668">radeon_drm.h:668</a></div></div>
<div class="ttc" id="structdrm__radeon__gem__mmap_html"><div class="ttname"><a href="structdrm__radeon__gem__mmap.html">drm_radeon_gem_mmap</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00656">radeon_drm.h:656</a></div></div>
<div class="ttc" id="structdrm__radeon__setparam_html"><div class="ttname"><a href="structdrm__radeon__setparam.html">drm_radeon_setparam</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00580">radeon_drm.h:580</a></div></div>
<div class="ttc" id="structdrm__radeon__indices_html"><div class="ttname"><a href="structdrm__radeon__indices.html">drm_radeon_indices</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00490">radeon_drm.h:490</a></div></div>
<div class="ttc" id="structdrm__radeon__mem__alloc_html"><div class="ttname"><a href="structdrm__radeon__mem__alloc.html">drm_radeon_mem_alloc</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00559">radeon_drm.h:559</a></div></div>
<div class="ttc" id="structdrm__clip__rect_html"><div class="ttname"><a href="structdrm__clip__rect.html">drm_clip_rect</a></div><div class="ttdef"><b>Definition:</b> <a href="drm_8h_source.html#l00045">drm.h:45</a></div></div>
<div class="ttc" id="structdrm__radeon__cs_html"><div class="ttname"><a href="structdrm__radeon__cs.html">drm_radeon_cs</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00748">radeon_drm.h:748</a></div></div>
<div class="ttc" id="structdrm__radeon__gem__busy_html"><div class="ttname"><a href="structdrm__radeon__gem__busy.html">drm_radeon_gem_busy</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00672">radeon_drm.h:672</a></div></div>
<div class="ttc" id="structdrm__radeon__indirect_html"><div class="ttname"><a href="structdrm__radeon__indirect.html">drm_radeon_indirect</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00527">radeon_drm.h:527</a></div></div>
<div class="ttc" id="structdrm__radeon__getparam_html"><div class="ttname"><a href="structdrm__radeon__getparam.html">drm_radeon_getparam</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00553">radeon_drm.h:553</a></div></div>
<div class="ttc" id="structdrm__radeon__irq__emit_html"><div class="ttname"><a href="structdrm__radeon__irq__emit.html">drm_radeon_irq_emit</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00574">radeon_drm.h:574</a></div></div>
<div class="ttc" id="structradeon__color__regs__t_html"><div class="ttname"><a href="structradeon__color__regs__t.html">radeon_color_regs_t</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00247">radeon_drm.h:247</a></div></div>
<div class="ttc" id="structdrm__radeon__vertex_html"><div class="ttname"><a href="structdrm__radeon__vertex.html">drm_radeon_vertex</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00484">radeon_drm.h:484</a></div></div>
<div class="ttc" id="structdrm__radeon__prim__t_html"><div class="ttname"><a href="structdrm__radeon__prim__t.html">drm_radeon_prim_t</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00309">radeon_drm.h:309</a></div></div>
<div class="ttc" id="structdrm__radeon__surface__free_html"><div class="ttname"><a href="structdrm__radeon__surface__free.html">drm_radeon_surface_free</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00595">radeon_drm.h:595</a></div></div>
<div class="ttc" id="structdrm__radeon__gem__get__tiling_html"><div class="ttname"><a href="structdrm__radeon__gem__get__tiling.html">drm_radeon_gem_get_tiling</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00651">radeon_drm.h:651</a></div></div>
<div class="ttc" id="structdrm__radeon__gem__set__tiling_html"><div class="ttname"><a href="structdrm__radeon__gem__set__tiling.html">drm_radeon_gem_set_tiling</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00646">radeon_drm.h:646</a></div></div>
<div class="ttc" id="uniondrm__radeon__clear__rect_html"><div class="ttname"><a href="uniondrm__radeon__clear__rect.html">drm_radeon_clear_rect</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00472">radeon_drm.h:472</a></div></div>
<div class="ttc" id="structdrm__radeon__surface__alloc_html"><div class="ttname"><a href="structdrm__radeon__surface__alloc.html">drm_radeon_surface_alloc</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00590">radeon_drm.h:590</a></div></div>
<div class="ttc" id="structdrm__radeon__mem__init__heap_html"><div class="ttname"><a href="structdrm__radeon__mem__init__heap.html">drm_radeon_mem_init_heap</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00569">radeon_drm.h:569</a></div></div>
<div class="ttc" id="structdrm__radeon__texture__regs__t_html"><div class="ttname"><a href="structdrm__radeon__texture__regs__t.html">drm_radeon_texture_regs_t</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00300">radeon_drm.h:300</a></div></div>
<div class="ttc" id="structdrm__radeon__gem__userptr_html"><div class="ttname"><a href="structdrm__radeon__gem__userptr.html">drm_radeon_gem_userptr</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00624">radeon_drm.h:624</a></div></div>
<div class="ttc" id="structdrm__radeon__gem__va_html"><div class="ttname"><a href="structdrm__radeon__gem__va.html">drm_radeon_gem_va</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00717">radeon_drm.h:717</a></div></div>
<div class="ttc" id="structdrm__radeon__info_html"><div class="ttname"><a href="structdrm__radeon__info.html">drm_radeon_info</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00796">radeon_drm.h:796</a></div></div>
<div class="ttc" id="structdrm__radeon__tex__image_html"><div class="ttname"><a href="structdrm__radeon__tex__image.html">drm_radeon_tex_image</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00511">radeon_drm.h:511</a></div></div>
<div class="ttc" id="structdrm__radeon__cs__chunk_html"><div class="ttname"><a href="structdrm__radeon__cs__chunk.html">drm_radeon_cs_chunk</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00736">radeon_drm.h:736</a></div></div>
<div class="ttc" id="structdrm__radeon__stipple_html"><div class="ttname"><a href="structdrm__radeon__stipple.html">drm_radeon_stipple</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00524">radeon_drm.h:524</a></div></div>
<div class="ttc" id="structdrm__radeon__gem__set__domain_html"><div class="ttname"><a href="structdrm__radeon__gem__set__domain.html">drm_radeon_gem_set_domain</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00663">radeon_drm.h:663</a></div></div>
<div class="ttc" id="structdrm__radeon__sarea__t_html"><div class="ttname"><a href="structdrm__radeon__sarea__t.html">drm_radeon_sarea_t</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00323">radeon_drm.h:323</a></div></div>
<div class="ttc" id="uniondrm__radeon__cmd__header__t_html"><div class="ttname"><a href="uniondrm__radeon__cmd__header__t.html">drm_radeon_cmd_header_t</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00139">radeon_drm.h:139</a></div></div>
<div class="ttc" id="structdrm__radeon__fullscreen_html"><div class="ttname"><a href="structdrm__radeon__fullscreen.html">drm_radeon_fullscreen</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00461">radeon_drm.h:461</a></div></div>
<div class="ttc" id="structdrm__radeon__state__t_html"><div class="ttname"><a href="structdrm__radeon__state__t.html">drm_radeon_state_t</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00317">radeon_drm.h:317</a></div></div>
<div class="ttc" id="structdrm__radeon__init_html"><div class="ttname"><a href="structdrm__radeon__init.html">drm_radeon_init</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00431">radeon_drm.h:431</a></div></div>
<div class="ttc" id="structdrm__radeon__clear_html"><div class="ttname"><a href="structdrm__radeon__clear.html">drm_radeon_clear</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00476">radeon_drm.h:476</a></div></div>
<div class="ttc" id="structdrm__radeon__gem__pwrite_html"><div class="ttname"><a href="structdrm__radeon__gem__pwrite.html">drm_radeon_gem_pwrite</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00688">radeon_drm.h:688</a></div></div>
<div class="ttc" id="structdrm__radeon__irq__wait_html"><div class="ttname"><a href="structdrm__radeon__irq__wait.html">drm_radeon_irq_wait</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00577">radeon_drm.h:577</a></div></div>
<div class="ttc" id="structdrm__radeon__gem__op_html"><div class="ttname"><a href="structdrm__radeon__gem__op.html">drm_radeon_gem_op</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00700">radeon_drm.h:700</a></div></div>
<div class="ttc" id="structdrm__radeon__cs__reloc_html"><div class="ttname"><a href="structdrm__radeon__cs__reloc.html">drm_radeon_cs_reloc</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00742">radeon_drm.h:742</a></div></div>
<div class="ttc" id="structdrm__tex__region_html"><div class="ttname"><a href="structdrm__tex__region.html">drm_tex_region</a></div><div class="ttdef"><b>Definition:</b> <a href="drm_8h_source.html#l00055">drm.h:55</a></div></div>
<div class="ttc" id="structdrm__radeon__texture_html"><div class="ttname"><a href="structdrm__radeon__texture.html">drm_radeon_texture</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00516">radeon_drm.h:516</a></div></div>
<div class="ttc" id="structdrm__radeon__gem__create_html"><div class="ttname"><a href="structdrm__radeon__gem__create.html">drm_radeon_gem_create</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00613">radeon_drm.h:613</a></div></div>
<div class="ttc" id="structdrm__radeon__gem__pread_html"><div class="ttname"><a href="structdrm__radeon__gem__pread.html">drm_radeon_gem_pread</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00676">radeon_drm.h:676</a></div></div>
<div class="ttc" id="uniondrm__r300__cmd__header__t_html"><div class="ttname"><a href="uniondrm__r300__cmd__header__t.html">drm_r300_cmd_header_t</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00184">radeon_drm.h:184</a></div></div>
<div class="ttc" id="structdrm__radeon__mem__free_html"><div class="ttname"><a href="structdrm__radeon__mem__free.html">drm_radeon_mem_free</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00565">radeon_drm.h:565</a></div></div>
<div class="ttc" id="structdrm__radeon__vertex2_html"><div class="ttname"><a href="structdrm__radeon__vertex2.html">drm_radeon_vertex2</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00497">radeon_drm.h:497</a></div></div>
<div class="ttc" id="structdrm__radeon__context__regs__t_html"><div class="ttname"><a href="structdrm__radeon__context__regs__t.html">drm_radeon_context_regs_t</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00253">radeon_drm.h:253</a></div></div>
<div class="ttc" id="structdrm__radeon__cp__stop_html"><div class="ttname"><a href="structdrm__radeon__cp__stop.html">drm_radeon_cp_stop</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00457">radeon_drm.h:457</a></div></div>
<div class="ttc" id="structdrm__radeon__gem__info_html"><div class="ttname"><a href="structdrm__radeon__gem__info.html">drm_radeon_gem_info</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00603">radeon_drm.h:603</a></div></div>
<div class="ttc" id="structdrm__radeon__cmd__buffer_html"><div class="ttname"><a href="structdrm__radeon__cmd__buffer.html">drm_radeon_cmd_buffer</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00505">radeon_drm.h:505</a></div></div>
<div class="ttc" id="structdrm__radeon__context2__regs__t_html"><div class="ttname"><a href="structdrm__radeon__context2__regs__t.html">drm_radeon_context2_regs_t</a></div><div class="ttdef"><b>Definition:</b> <a href="radeon__drm_8h_source.html#l00295">radeon_drm.h:295</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d5a5f0949bbb5bab588a096d2da8e5bc.html">drm</a></li><li class="navelem"><b>radeon_drm.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
