Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Tue May  2 05:10:48 2023
| Host              : Gabriel running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file Karatsuba_1_timing_summary_routed.rpt -pb Karatsuba_1_timing_summary_routed.pb -rpx Karatsuba_1_timing_summary_routed.rpx -warn_on_violation
| Design            : Karatsuba_1
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  256         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (128)
6. checking no_output_delay (128)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (128)
--------------------------------
 There are 128 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (128)
---------------------------------
 There are 128 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.033        0.000                      0                  248        0.240        0.000                      0                  248        1.296        0.000                       0                   234  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.000}        3.571           280.034         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.033        0.000                      0                  248        0.240        0.000                      0                  248        1.296        0.000                       0                   234  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 c7/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            c_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (clk rise@3.571ns - clk rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 2.398ns (66.920%)  route 1.185ns (33.080%))
  Logic Levels:           19  (CARRY8=12 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.409ns = ( 5.980 - 3.571 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.863ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.785ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.783     3.012    c7/CLK
    DSP48E2_X0Y50        DSP_A_B_DATA                                 r  c7/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y50        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     3.224 r  c7/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.224    c7/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     3.297 r  c7/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.297    c7/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.906 f  c7/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.906    c7/DSP_MULTIPLIER.V<0>
    DSP48E2_X0Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.952 r  c7/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.952    c7/DSP_M_DATA.V_DATA<0>
    DSP48E2_X0Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     4.523 f  c7/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.523    c7/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.632 r  c7/DSP_OUTPUT_INST/P[1]
                         net (fo=4, routed)           0.451     5.082    c6__0[41]
    SLICE_X9Y125         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     5.204 r  c[48]_i_29/O
                         net (fo=1, routed)           0.025     5.229    c[48]_i_29_n_0
    SLICE_X9Y125         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     5.392 r  c_reg[48]_i_18/CO[7]
                         net (fo=1, routed)           0.026     5.418    c_reg[48]_i_18_n_0
    SLICE_X9Y126         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.433 r  c_reg[56]_i_18/CO[7]
                         net (fo=1, routed)           0.026     5.459    c_reg[56]_i_18_n_0
    SLICE_X9Y127         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.474 r  c_reg[64]_i_17/CO[7]
                         net (fo=1, routed)           0.026     5.500    c_reg[64]_i_17_n_0
    SLICE_X9Y128         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.576 r  c_reg[72]_i_19/O[1]
                         net (fo=5, routed)           0.242     5.818    c_reg[72]_i_19_n_14
    SLICE_X7Y127         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     5.868 r  c[72]_i_9/O
                         net (fo=1, routed)           0.183     6.051    c[72]_i_9_n_0
    SLICE_X8Y127         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     6.182 r  c_reg[72]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.208    c_reg[72]_i_1_n_0
    SLICE_X8Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.223 r  c_reg[80]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.249    c_reg[80]_i_1_n_0
    SLICE_X8Y129         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.264 r  c_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.290    c_reg[88]_i_1_n_0
    SLICE_X8Y130         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.305 r  c_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.331    c_reg[96]_i_1_n_0
    SLICE_X8Y131         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.346 r  c_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.372    c_reg[104]_i_1_n_0
    SLICE_X8Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.387 r  c_reg[112]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.413    c_reg[112]_i_1_n_0
    SLICE_X8Y133         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.428 r  c_reg[120]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.454    c_reg[120]_i_1_n_0
    SLICE_X8Y134         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     6.570 r  c_reg[127]_i_1/O[5]
                         net (fo=1, routed)           0.025     6.595    c_reg[127]_i_1_n_10
    SLICE_X8Y134         FDRE                                         r  c_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.571     3.571 r  
    AA14                                              0.000     3.571 r  clk (IN)
                         net (fo=0)                   0.000     3.571    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     4.061 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.061    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.061 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.230    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.254 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.727     5.980    clk_IBUF_BUFG
    SLICE_X8Y134         FDRE                                         r  c_reg[126]/C
                         clock pessimism              0.658     6.638    
                         clock uncertainty           -0.035     6.603    
    SLICE_X8Y134         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     6.628    c_reg[126]
  -------------------------------------------------------------------
                         required time                          6.628    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 c7/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            c_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (clk rise@3.571ns - clk rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 2.385ns (66.781%)  route 1.186ns (33.219%))
  Logic Levels:           19  (CARRY8=12 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.409ns = ( 5.980 - 3.571 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.863ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.785ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.783     3.012    c7/CLK
    DSP48E2_X0Y50        DSP_A_B_DATA                                 r  c7/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y50        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     3.224 r  c7/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.224    c7/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     3.297 r  c7/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.297    c7/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.906 f  c7/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.906    c7/DSP_MULTIPLIER.V<0>
    DSP48E2_X0Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.952 r  c7/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.952    c7/DSP_M_DATA.V_DATA<0>
    DSP48E2_X0Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     4.523 f  c7/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.523    c7/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.632 r  c7/DSP_OUTPUT_INST/P[1]
                         net (fo=4, routed)           0.451     5.082    c6__0[41]
    SLICE_X9Y125         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     5.204 r  c[48]_i_29/O
                         net (fo=1, routed)           0.025     5.229    c[48]_i_29_n_0
    SLICE_X9Y125         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     5.392 r  c_reg[48]_i_18/CO[7]
                         net (fo=1, routed)           0.026     5.418    c_reg[48]_i_18_n_0
    SLICE_X9Y126         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.433 r  c_reg[56]_i_18/CO[7]
                         net (fo=1, routed)           0.026     5.459    c_reg[56]_i_18_n_0
    SLICE_X9Y127         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.474 r  c_reg[64]_i_17/CO[7]
                         net (fo=1, routed)           0.026     5.500    c_reg[64]_i_17_n_0
    SLICE_X9Y128         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.576 r  c_reg[72]_i_19/O[1]
                         net (fo=5, routed)           0.242     5.818    c_reg[72]_i_19_n_14
    SLICE_X7Y127         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     5.868 r  c[72]_i_9/O
                         net (fo=1, routed)           0.183     6.051    c[72]_i_9_n_0
    SLICE_X8Y127         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     6.182 r  c_reg[72]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.208    c_reg[72]_i_1_n_0
    SLICE_X8Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.223 r  c_reg[80]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.249    c_reg[80]_i_1_n_0
    SLICE_X8Y129         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.264 r  c_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.290    c_reg[88]_i_1_n_0
    SLICE_X8Y130         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.305 r  c_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.331    c_reg[96]_i_1_n_0
    SLICE_X8Y131         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.346 r  c_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.372    c_reg[104]_i_1_n_0
    SLICE_X8Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.387 r  c_reg[112]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.413    c_reg[112]_i_1_n_0
    SLICE_X8Y133         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.428 r  c_reg[120]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.454    c_reg[120]_i_1_n_0
    SLICE_X8Y134         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     6.557 r  c_reg[127]_i_1/O[6]
                         net (fo=1, routed)           0.026     6.583    c_reg[127]_i_1_n_9
    SLICE_X8Y134         FDRE                                         r  c_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.571     3.571 r  
    AA14                                              0.000     3.571 r  clk (IN)
                         net (fo=0)                   0.000     3.571    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     4.061 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.061    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.061 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.230    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.254 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.727     5.980    clk_IBUF_BUFG
    SLICE_X8Y134         FDRE                                         r  c_reg[127]/C
                         clock pessimism              0.658     6.638    
                         clock uncertainty           -0.035     6.603    
    SLICE_X8Y134         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     6.628    c_reg[127]
  -------------------------------------------------------------------
                         required time                          6.628    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 c7/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            c_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (clk rise@3.571ns - clk rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 2.368ns (66.641%)  route 1.185ns (33.359%))
  Logic Levels:           19  (CARRY8=12 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.409ns = ( 5.980 - 3.571 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.863ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.785ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.783     3.012    c7/CLK
    DSP48E2_X0Y50        DSP_A_B_DATA                                 r  c7/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y50        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     3.224 r  c7/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.224    c7/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     3.297 r  c7/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.297    c7/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.906 f  c7/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.906    c7/DSP_MULTIPLIER.V<0>
    DSP48E2_X0Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.952 r  c7/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.952    c7/DSP_M_DATA.V_DATA<0>
    DSP48E2_X0Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     4.523 f  c7/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.523    c7/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.632 r  c7/DSP_OUTPUT_INST/P[1]
                         net (fo=4, routed)           0.451     5.082    c6__0[41]
    SLICE_X9Y125         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     5.204 r  c[48]_i_29/O
                         net (fo=1, routed)           0.025     5.229    c[48]_i_29_n_0
    SLICE_X9Y125         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     5.392 r  c_reg[48]_i_18/CO[7]
                         net (fo=1, routed)           0.026     5.418    c_reg[48]_i_18_n_0
    SLICE_X9Y126         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.433 r  c_reg[56]_i_18/CO[7]
                         net (fo=1, routed)           0.026     5.459    c_reg[56]_i_18_n_0
    SLICE_X9Y127         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.474 r  c_reg[64]_i_17/CO[7]
                         net (fo=1, routed)           0.026     5.500    c_reg[64]_i_17_n_0
    SLICE_X9Y128         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.576 r  c_reg[72]_i_19/O[1]
                         net (fo=5, routed)           0.242     5.818    c_reg[72]_i_19_n_14
    SLICE_X7Y127         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     5.868 r  c[72]_i_9/O
                         net (fo=1, routed)           0.183     6.051    c[72]_i_9_n_0
    SLICE_X8Y127         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     6.182 r  c_reg[72]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.208    c_reg[72]_i_1_n_0
    SLICE_X8Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.223 r  c_reg[80]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.249    c_reg[80]_i_1_n_0
    SLICE_X8Y129         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.264 r  c_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.290    c_reg[88]_i_1_n_0
    SLICE_X8Y130         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.305 r  c_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.331    c_reg[96]_i_1_n_0
    SLICE_X8Y131         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.346 r  c_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.372    c_reg[104]_i_1_n_0
    SLICE_X8Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.387 r  c_reg[112]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.413    c_reg[112]_i_1_n_0
    SLICE_X8Y133         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.428 r  c_reg[120]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.454    c_reg[120]_i_1_n_0
    SLICE_X8Y134         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     6.540 r  c_reg[127]_i_1/O[4]
                         net (fo=1, routed)           0.025     6.565    c_reg[127]_i_1_n_11
    SLICE_X8Y134         FDRE                                         r  c_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.571     3.571 r  
    AA14                                              0.000     3.571 r  clk (IN)
                         net (fo=0)                   0.000     3.571    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     4.061 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.061    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.061 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.230    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.254 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.727     5.980    clk_IBUF_BUFG
    SLICE_X8Y134         FDRE                                         r  c_reg[125]/C
                         clock pessimism              0.658     6.638    
                         clock uncertainty           -0.035     6.603    
    SLICE_X8Y134         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.628    c_reg[125]
  -------------------------------------------------------------------
                         required time                          6.628    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 c7/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            c_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (clk rise@3.571ns - clk rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 2.364ns (66.585%)  route 1.186ns (33.415%))
  Logic Levels:           19  (CARRY8=12 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 5.978 - 3.571 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.863ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.785ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.783     3.012    c7/CLK
    DSP48E2_X0Y50        DSP_A_B_DATA                                 r  c7/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y50        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     3.224 r  c7/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.224    c7/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     3.297 r  c7/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.297    c7/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.906 f  c7/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.906    c7/DSP_MULTIPLIER.V<0>
    DSP48E2_X0Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.952 r  c7/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.952    c7/DSP_M_DATA.V_DATA<0>
    DSP48E2_X0Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     4.523 f  c7/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.523    c7/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.632 r  c7/DSP_OUTPUT_INST/P[1]
                         net (fo=4, routed)           0.451     5.082    c6__0[41]
    SLICE_X9Y125         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     5.204 r  c[48]_i_29/O
                         net (fo=1, routed)           0.025     5.229    c[48]_i_29_n_0
    SLICE_X9Y125         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     5.392 r  c_reg[48]_i_18/CO[7]
                         net (fo=1, routed)           0.026     5.418    c_reg[48]_i_18_n_0
    SLICE_X9Y126         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.433 r  c_reg[56]_i_18/CO[7]
                         net (fo=1, routed)           0.026     5.459    c_reg[56]_i_18_n_0
    SLICE_X9Y127         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.474 r  c_reg[64]_i_17/CO[7]
                         net (fo=1, routed)           0.026     5.500    c_reg[64]_i_17_n_0
    SLICE_X9Y128         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.576 r  c_reg[72]_i_19/O[1]
                         net (fo=5, routed)           0.242     5.818    c_reg[72]_i_19_n_14
    SLICE_X7Y127         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     5.868 r  c[72]_i_9/O
                         net (fo=1, routed)           0.183     6.051    c[72]_i_9_n_0
    SLICE_X8Y127         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     6.182 r  c_reg[72]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.208    c_reg[72]_i_1_n_0
    SLICE_X8Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.223 r  c_reg[80]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.249    c_reg[80]_i_1_n_0
    SLICE_X8Y129         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.264 r  c_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.290    c_reg[88]_i_1_n_0
    SLICE_X8Y130         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.305 r  c_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.331    c_reg[96]_i_1_n_0
    SLICE_X8Y131         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.346 r  c_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.372    c_reg[104]_i_1_n_0
    SLICE_X8Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.387 r  c_reg[112]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.413    c_reg[112]_i_1_n_0
    SLICE_X8Y133         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.428 r  c_reg[120]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.454    c_reg[120]_i_1_n_0
    SLICE_X8Y134         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     6.536 r  c_reg[127]_i_1/O[3]
                         net (fo=1, routed)           0.026     6.562    c_reg[127]_i_1_n_12
    SLICE_X8Y134         FDRE                                         r  c_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.571     3.571 r  
    AA14                                              0.000     3.571 r  clk (IN)
                         net (fo=0)                   0.000     3.571    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     4.061 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.061    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.061 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.230    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.254 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.725     5.978    clk_IBUF_BUFG
    SLICE_X8Y134         FDRE                                         r  c_reg[124]/C
                         clock pessimism              0.658     6.636    
                         clock uncertainty           -0.035     6.601    
    SLICE_X8Y134         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.626    c_reg[124]
  -------------------------------------------------------------------
                         required time                          6.626    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 c7/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            c_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (clk rise@3.571ns - clk rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 2.358ns (66.547%)  route 1.185ns (33.453%))
  Logic Levels:           19  (CARRY8=12 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 5.978 - 3.571 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.863ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.785ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.783     3.012    c7/CLK
    DSP48E2_X0Y50        DSP_A_B_DATA                                 r  c7/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y50        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     3.224 r  c7/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.224    c7/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     3.297 r  c7/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.297    c7/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.906 f  c7/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.906    c7/DSP_MULTIPLIER.V<0>
    DSP48E2_X0Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.952 r  c7/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.952    c7/DSP_M_DATA.V_DATA<0>
    DSP48E2_X0Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     4.523 f  c7/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.523    c7/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.632 r  c7/DSP_OUTPUT_INST/P[1]
                         net (fo=4, routed)           0.451     5.082    c6__0[41]
    SLICE_X9Y125         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     5.204 r  c[48]_i_29/O
                         net (fo=1, routed)           0.025     5.229    c[48]_i_29_n_0
    SLICE_X9Y125         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     5.392 r  c_reg[48]_i_18/CO[7]
                         net (fo=1, routed)           0.026     5.418    c_reg[48]_i_18_n_0
    SLICE_X9Y126         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.433 r  c_reg[56]_i_18/CO[7]
                         net (fo=1, routed)           0.026     5.459    c_reg[56]_i_18_n_0
    SLICE_X9Y127         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.474 r  c_reg[64]_i_17/CO[7]
                         net (fo=1, routed)           0.026     5.500    c_reg[64]_i_17_n_0
    SLICE_X9Y128         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.576 r  c_reg[72]_i_19/O[1]
                         net (fo=5, routed)           0.242     5.818    c_reg[72]_i_19_n_14
    SLICE_X7Y127         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     5.868 r  c[72]_i_9/O
                         net (fo=1, routed)           0.183     6.051    c[72]_i_9_n_0
    SLICE_X8Y127         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     6.182 r  c_reg[72]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.208    c_reg[72]_i_1_n_0
    SLICE_X8Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.223 r  c_reg[80]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.249    c_reg[80]_i_1_n_0
    SLICE_X8Y129         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.264 r  c_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.290    c_reg[88]_i_1_n_0
    SLICE_X8Y130         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.305 r  c_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.331    c_reg[96]_i_1_n_0
    SLICE_X8Y131         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.346 r  c_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.372    c_reg[104]_i_1_n_0
    SLICE_X8Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.387 r  c_reg[112]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.413    c_reg[112]_i_1_n_0
    SLICE_X8Y133         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.428 r  c_reg[120]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.454    c_reg[120]_i_1_n_0
    SLICE_X8Y134         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.530 r  c_reg[127]_i_1/O[1]
                         net (fo=1, routed)           0.025     6.555    c_reg[127]_i_1_n_14
    SLICE_X8Y134         FDRE                                         r  c_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.571     3.571 r  
    AA14                                              0.000     3.571 r  clk (IN)
                         net (fo=0)                   0.000     3.571    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     4.061 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.061    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.061 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.230    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.254 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.725     5.978    clk_IBUF_BUFG
    SLICE_X8Y134         FDRE                                         r  c_reg[122]/C
                         clock pessimism              0.658     6.636    
                         clock uncertainty           -0.035     6.601    
    SLICE_X8Y134         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.626    c_reg[122]
  -------------------------------------------------------------------
                         required time                          6.626    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 c7/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            c_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (clk rise@3.571ns - clk rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 2.383ns (67.252%)  route 1.160ns (32.747%))
  Logic Levels:           18  (CARRY8=11 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.410ns = ( 5.981 - 3.571 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.863ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.785ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.783     3.012    c7/CLK
    DSP48E2_X0Y50        DSP_A_B_DATA                                 r  c7/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y50        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     3.224 r  c7/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.224    c7/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     3.297 r  c7/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.297    c7/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.906 f  c7/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.906    c7/DSP_MULTIPLIER.V<0>
    DSP48E2_X0Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.952 r  c7/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.952    c7/DSP_M_DATA.V_DATA<0>
    DSP48E2_X0Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     4.523 f  c7/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.523    c7/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.632 r  c7/DSP_OUTPUT_INST/P[1]
                         net (fo=4, routed)           0.451     5.082    c6__0[41]
    SLICE_X9Y125         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     5.204 r  c[48]_i_29/O
                         net (fo=1, routed)           0.025     5.229    c[48]_i_29_n_0
    SLICE_X9Y125         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     5.392 r  c_reg[48]_i_18/CO[7]
                         net (fo=1, routed)           0.026     5.418    c_reg[48]_i_18_n_0
    SLICE_X9Y126         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.433 r  c_reg[56]_i_18/CO[7]
                         net (fo=1, routed)           0.026     5.459    c_reg[56]_i_18_n_0
    SLICE_X9Y127         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.474 r  c_reg[64]_i_17/CO[7]
                         net (fo=1, routed)           0.026     5.500    c_reg[64]_i_17_n_0
    SLICE_X9Y128         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.576 r  c_reg[72]_i_19/O[1]
                         net (fo=5, routed)           0.242     5.818    c_reg[72]_i_19_n_14
    SLICE_X7Y127         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     5.868 r  c[72]_i_9/O
                         net (fo=1, routed)           0.183     6.051    c[72]_i_9_n_0
    SLICE_X8Y127         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     6.182 r  c_reg[72]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.208    c_reg[72]_i_1_n_0
    SLICE_X8Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.223 r  c_reg[80]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.249    c_reg[80]_i_1_n_0
    SLICE_X8Y129         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.264 r  c_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.290    c_reg[88]_i_1_n_0
    SLICE_X8Y130         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.305 r  c_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.331    c_reg[96]_i_1_n_0
    SLICE_X8Y131         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.346 r  c_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.372    c_reg[104]_i_1_n_0
    SLICE_X8Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.387 r  c_reg[112]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.413    c_reg[112]_i_1_n_0
    SLICE_X8Y133         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     6.529 r  c_reg[120]_i_1/O[7]
                         net (fo=1, routed)           0.026     6.555    c_reg[120]_i_1_n_8
    SLICE_X8Y133         FDRE                                         r  c_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.571     3.571 r  
    AA14                                              0.000     3.571 r  clk (IN)
                         net (fo=0)                   0.000     3.571    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     4.061 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.061    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.061 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.230    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.254 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.728     5.981    clk_IBUF_BUFG
    SLICE_X8Y133         FDRE                                         r  c_reg[120]/C
                         clock pessimism              0.658     6.639    
                         clock uncertainty           -0.035     6.604    
    SLICE_X8Y133         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.629    c_reg[120]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 c7/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            c_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (clk rise@3.571ns - clk rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 2.383ns (67.271%)  route 1.159ns (32.729%))
  Logic Levels:           18  (CARRY8=11 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.410ns = ( 5.981 - 3.571 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.863ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.785ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.783     3.012    c7/CLK
    DSP48E2_X0Y50        DSP_A_B_DATA                                 r  c7/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y50        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     3.224 r  c7/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.224    c7/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     3.297 r  c7/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.297    c7/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.906 f  c7/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.906    c7/DSP_MULTIPLIER.V<0>
    DSP48E2_X0Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.952 r  c7/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.952    c7/DSP_M_DATA.V_DATA<0>
    DSP48E2_X0Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     4.523 f  c7/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.523    c7/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.632 r  c7/DSP_OUTPUT_INST/P[1]
                         net (fo=4, routed)           0.451     5.082    c6__0[41]
    SLICE_X9Y125         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     5.204 r  c[48]_i_29/O
                         net (fo=1, routed)           0.025     5.229    c[48]_i_29_n_0
    SLICE_X9Y125         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     5.392 r  c_reg[48]_i_18/CO[7]
                         net (fo=1, routed)           0.026     5.418    c_reg[48]_i_18_n_0
    SLICE_X9Y126         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.433 r  c_reg[56]_i_18/CO[7]
                         net (fo=1, routed)           0.026     5.459    c_reg[56]_i_18_n_0
    SLICE_X9Y127         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.474 r  c_reg[64]_i_17/CO[7]
                         net (fo=1, routed)           0.026     5.500    c_reg[64]_i_17_n_0
    SLICE_X9Y128         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.576 r  c_reg[72]_i_19/O[1]
                         net (fo=5, routed)           0.242     5.818    c_reg[72]_i_19_n_14
    SLICE_X7Y127         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     5.868 r  c[72]_i_9/O
                         net (fo=1, routed)           0.183     6.051    c[72]_i_9_n_0
    SLICE_X8Y127         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     6.182 r  c_reg[72]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.208    c_reg[72]_i_1_n_0
    SLICE_X8Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.223 r  c_reg[80]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.249    c_reg[80]_i_1_n_0
    SLICE_X8Y129         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.264 r  c_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.290    c_reg[88]_i_1_n_0
    SLICE_X8Y130         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.305 r  c_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.331    c_reg[96]_i_1_n_0
    SLICE_X8Y131         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.346 r  c_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.372    c_reg[104]_i_1_n_0
    SLICE_X8Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.387 r  c_reg[112]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.413    c_reg[112]_i_1_n_0
    SLICE_X8Y133         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     6.529 r  c_reg[120]_i_1/O[5]
                         net (fo=1, routed)           0.025     6.554    c_reg[120]_i_1_n_10
    SLICE_X8Y133         FDRE                                         r  c_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.571     3.571 r  
    AA14                                              0.000     3.571 r  clk (IN)
                         net (fo=0)                   0.000     3.571    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     4.061 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.061    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.061 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.230    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.254 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.728     5.981    clk_IBUF_BUFG
    SLICE_X8Y133         FDRE                                         r  c_reg[118]/C
                         clock pessimism              0.658     6.639    
                         clock uncertainty           -0.035     6.604    
    SLICE_X8Y133         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     6.629    c_reg[118]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 c7/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            c_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (clk rise@3.571ns - clk rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 2.349ns (66.443%)  route 1.186ns (33.557%))
  Logic Levels:           19  (CARRY8=12 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 5.978 - 3.571 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.863ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.785ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.783     3.012    c7/CLK
    DSP48E2_X0Y50        DSP_A_B_DATA                                 r  c7/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y50        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     3.224 r  c7/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.224    c7/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     3.297 r  c7/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.297    c7/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.906 f  c7/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.906    c7/DSP_MULTIPLIER.V<0>
    DSP48E2_X0Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.952 r  c7/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.952    c7/DSP_M_DATA.V_DATA<0>
    DSP48E2_X0Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     4.523 f  c7/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.523    c7/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.632 r  c7/DSP_OUTPUT_INST/P[1]
                         net (fo=4, routed)           0.451     5.082    c6__0[41]
    SLICE_X9Y125         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     5.204 r  c[48]_i_29/O
                         net (fo=1, routed)           0.025     5.229    c[48]_i_29_n_0
    SLICE_X9Y125         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     5.392 r  c_reg[48]_i_18/CO[7]
                         net (fo=1, routed)           0.026     5.418    c_reg[48]_i_18_n_0
    SLICE_X9Y126         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.433 r  c_reg[56]_i_18/CO[7]
                         net (fo=1, routed)           0.026     5.459    c_reg[56]_i_18_n_0
    SLICE_X9Y127         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.474 r  c_reg[64]_i_17/CO[7]
                         net (fo=1, routed)           0.026     5.500    c_reg[64]_i_17_n_0
    SLICE_X9Y128         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.576 r  c_reg[72]_i_19/O[1]
                         net (fo=5, routed)           0.242     5.818    c_reg[72]_i_19_n_14
    SLICE_X7Y127         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     5.868 r  c[72]_i_9/O
                         net (fo=1, routed)           0.183     6.051    c[72]_i_9_n_0
    SLICE_X8Y127         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     6.182 r  c_reg[72]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.208    c_reg[72]_i_1_n_0
    SLICE_X8Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.223 r  c_reg[80]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.249    c_reg[80]_i_1_n_0
    SLICE_X8Y129         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.264 r  c_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.290    c_reg[88]_i_1_n_0
    SLICE_X8Y130         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.305 r  c_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.331    c_reg[96]_i_1_n_0
    SLICE_X8Y131         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.346 r  c_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.372    c_reg[104]_i_1_n_0
    SLICE_X8Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.387 r  c_reg[112]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.413    c_reg[112]_i_1_n_0
    SLICE_X8Y133         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.428 r  c_reg[120]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.454    c_reg[120]_i_1_n_0
    SLICE_X8Y134         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     6.521 r  c_reg[127]_i_1/O[2]
                         net (fo=1, routed)           0.026     6.547    c_reg[127]_i_1_n_13
    SLICE_X8Y134         FDRE                                         r  c_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.571     3.571 r  
    AA14                                              0.000     3.571 r  clk (IN)
                         net (fo=0)                   0.000     3.571    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     4.061 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.061    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.061 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.230    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.254 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.725     5.978    clk_IBUF_BUFG
    SLICE_X8Y134         FDRE                                         r  c_reg[123]/C
                         clock pessimism              0.658     6.636    
                         clock uncertainty           -0.035     6.601    
    SLICE_X8Y134         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.626    c_reg[123]
  -------------------------------------------------------------------
                         required time                          6.626    
                         arrival time                          -6.547    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 c7/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            c_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (clk rise@3.571ns - clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 2.370ns (67.132%)  route 1.160ns (32.868%))
  Logic Levels:           18  (CARRY8=11 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.410ns = ( 5.981 - 3.571 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.863ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.785ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.783     3.012    c7/CLK
    DSP48E2_X0Y50        DSP_A_B_DATA                                 r  c7/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y50        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     3.224 r  c7/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.224    c7/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     3.297 r  c7/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.297    c7/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.906 f  c7/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.906    c7/DSP_MULTIPLIER.V<0>
    DSP48E2_X0Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.952 r  c7/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.952    c7/DSP_M_DATA.V_DATA<0>
    DSP48E2_X0Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     4.523 f  c7/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.523    c7/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.632 r  c7/DSP_OUTPUT_INST/P[1]
                         net (fo=4, routed)           0.451     5.082    c6__0[41]
    SLICE_X9Y125         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     5.204 r  c[48]_i_29/O
                         net (fo=1, routed)           0.025     5.229    c[48]_i_29_n_0
    SLICE_X9Y125         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     5.392 r  c_reg[48]_i_18/CO[7]
                         net (fo=1, routed)           0.026     5.418    c_reg[48]_i_18_n_0
    SLICE_X9Y126         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.433 r  c_reg[56]_i_18/CO[7]
                         net (fo=1, routed)           0.026     5.459    c_reg[56]_i_18_n_0
    SLICE_X9Y127         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.474 r  c_reg[64]_i_17/CO[7]
                         net (fo=1, routed)           0.026     5.500    c_reg[64]_i_17_n_0
    SLICE_X9Y128         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.576 r  c_reg[72]_i_19/O[1]
                         net (fo=5, routed)           0.242     5.818    c_reg[72]_i_19_n_14
    SLICE_X7Y127         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     5.868 r  c[72]_i_9/O
                         net (fo=1, routed)           0.183     6.051    c[72]_i_9_n_0
    SLICE_X8Y127         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     6.182 r  c_reg[72]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.208    c_reg[72]_i_1_n_0
    SLICE_X8Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.223 r  c_reg[80]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.249    c_reg[80]_i_1_n_0
    SLICE_X8Y129         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.264 r  c_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.290    c_reg[88]_i_1_n_0
    SLICE_X8Y130         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.305 r  c_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.331    c_reg[96]_i_1_n_0
    SLICE_X8Y131         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.346 r  c_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.372    c_reg[104]_i_1_n_0
    SLICE_X8Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.387 r  c_reg[112]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.413    c_reg[112]_i_1_n_0
    SLICE_X8Y133         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     6.516 r  c_reg[120]_i_1/O[6]
                         net (fo=1, routed)           0.026     6.542    c_reg[120]_i_1_n_9
    SLICE_X8Y133         FDRE                                         r  c_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.571     3.571 r  
    AA14                                              0.000     3.571 r  clk (IN)
                         net (fo=0)                   0.000     3.571    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     4.061 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.061    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.061 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.230    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.254 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.728     5.981    clk_IBUF_BUFG
    SLICE_X8Y133         FDRE                                         r  c_reg[119]/C
                         clock pessimism              0.658     6.639    
                         clock uncertainty           -0.035     6.604    
    SLICE_X8Y133         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     6.629    c_reg[119]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 c7/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            c_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.571ns  (clk rise@3.571ns - clk rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 2.338ns (66.357%)  route 1.185ns (33.643%))
  Logic Levels:           19  (CARRY8=12 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 5.978 - 3.571 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.863ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.785ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.783     3.012    c7/CLK
    DSP48E2_X0Y50        DSP_A_B_DATA                                 r  c7/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y50        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     3.224 r  c7/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.224    c7/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     3.297 r  c7/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.297    c7/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.906 f  c7/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.906    c7/DSP_MULTIPLIER.V<0>
    DSP48E2_X0Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.952 r  c7/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.952    c7/DSP_M_DATA.V_DATA<0>
    DSP48E2_X0Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[1])
                                                      0.571     4.523 f  c7/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.523    c7/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.632 r  c7/DSP_OUTPUT_INST/P[1]
                         net (fo=4, routed)           0.451     5.082    c6__0[41]
    SLICE_X9Y125         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     5.204 r  c[48]_i_29/O
                         net (fo=1, routed)           0.025     5.229    c[48]_i_29_n_0
    SLICE_X9Y125         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     5.392 r  c_reg[48]_i_18/CO[7]
                         net (fo=1, routed)           0.026     5.418    c_reg[48]_i_18_n_0
    SLICE_X9Y126         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.433 r  c_reg[56]_i_18/CO[7]
                         net (fo=1, routed)           0.026     5.459    c_reg[56]_i_18_n_0
    SLICE_X9Y127         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.474 r  c_reg[64]_i_17/CO[7]
                         net (fo=1, routed)           0.026     5.500    c_reg[64]_i_17_n_0
    SLICE_X9Y128         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.576 r  c_reg[72]_i_19/O[1]
                         net (fo=5, routed)           0.242     5.818    c_reg[72]_i_19_n_14
    SLICE_X7Y127         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     5.868 r  c[72]_i_9/O
                         net (fo=1, routed)           0.183     6.051    c[72]_i_9_n_0
    SLICE_X8Y127         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     6.182 r  c_reg[72]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.208    c_reg[72]_i_1_n_0
    SLICE_X8Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.223 r  c_reg[80]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.249    c_reg[80]_i_1_n_0
    SLICE_X8Y129         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.264 r  c_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.290    c_reg[88]_i_1_n_0
    SLICE_X8Y130         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.305 r  c_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.331    c_reg[96]_i_1_n_0
    SLICE_X8Y131         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.346 r  c_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.372    c_reg[104]_i_1_n_0
    SLICE_X8Y132         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.387 r  c_reg[112]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.413    c_reg[112]_i_1_n_0
    SLICE_X8Y133         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.428 r  c_reg[120]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.454    c_reg[120]_i_1_n_0
    SLICE_X8Y134         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.510 r  c_reg[127]_i_1/O[0]
                         net (fo=1, routed)           0.025     6.535    c_reg[127]_i_1_n_15
    SLICE_X8Y134         FDRE                                         r  c_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.571     3.571 r  
    AA14                                              0.000     3.571 r  clk (IN)
                         net (fo=0)                   0.000     3.571    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     4.061 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.061    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.061 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.230    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.254 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.725     5.978    clk_IBUF_BUFG
    SLICE_X8Y134         FDRE                                         r  c_reg[121]/C
                         clock pessimism              0.658     6.636    
                         clock uncertainty           -0.035     6.601    
    SLICE_X8Y134         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.626    c_reg[121]
  -------------------------------------------------------------------
                         required time                          6.626    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  0.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 karatsubaProd_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            karatsubaProd_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.306ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.964ns (routing 0.474ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.530ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         0.964     1.403    karatsubaProd_reg/CLK
    DSP48E2_X1Y54        DSP_PREADD_DATA                              r  karatsubaProd_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[9])
                                                      0.073     1.476 r  karatsubaProd_reg/DSP_PREADD_DATA_INST/D_DATA[9]
                         net (fo=1, routed)           0.000     1.476    karatsubaProd_reg/DSP_PREADD_DATA.D_DATA<9>
    DSP48E2_X1Y54        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[9]_AD[9])
                                                      0.030     1.506 f  karatsubaProd_reg/DSP_PREADD_INST/AD[9]
                         net (fo=1, routed)           0.000     1.506    karatsubaProd_reg/DSP_PREADD.AD<9>
    DSP48E2_X1Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[9]_AD_DATA[9])
                                                      0.012     1.518 r  karatsubaProd_reg/DSP_PREADD_DATA_INST/AD_DATA[9]
                         net (fo=1, routed)           0.000     1.518    karatsubaProd_reg/DSP_PREADD_DATA.AD_DATA<9>
    DSP48E2_X1Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[9]_U[10])
                                                      0.066     1.584 f  karatsubaProd_reg/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     1.584    karatsubaProd_reg/DSP_MULTIPLIER.U<10>
    DSP48E2_X1Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.012     1.596 r  karatsubaProd_reg/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     1.596    karatsubaProd_reg/DSP_M_DATA.U_DATA<10>
    DSP48E2_X1Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.113     1.709 r  karatsubaProd_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.709    karatsubaProd_reg/DSP_ALU.ALU_OUT<10>
    DSP48E2_X1Y54        DSP_OUTPUT                                   r  karatsubaProd_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.111     1.862    karatsubaProd_reg/CLK
    DSP48E2_X1Y54        DSP_OUTPUT                                   r  karatsubaProd_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.448     1.414    
    DSP48E2_X1Y54        DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.055     1.469    karatsubaProd_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 karatsubaProd_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            karatsubaProd_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.306ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.964ns (routing 0.474ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.530ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         0.964     1.403    karatsubaProd_reg/CLK
    DSP48E2_X1Y54        DSP_PREADD_DATA                              r  karatsubaProd_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[10])
                                                      0.073     1.476 r  karatsubaProd_reg/DSP_PREADD_DATA_INST/D_DATA[10]
                         net (fo=1, routed)           0.000     1.476    karatsubaProd_reg/DSP_PREADD_DATA.D_DATA<10>
    DSP48E2_X1Y54        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[10]_AD[10])
                                                      0.030     1.506 f  karatsubaProd_reg/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     1.506    karatsubaProd_reg/DSP_PREADD.AD<10>
    DSP48E2_X1Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[10]_AD_DATA[10])
                                                      0.012     1.518 r  karatsubaProd_reg/DSP_PREADD_DATA_INST/AD_DATA[10]
                         net (fo=1, routed)           0.000     1.518    karatsubaProd_reg/DSP_PREADD_DATA.AD_DATA<10>
    DSP48E2_X1Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[10]_U[11])
                                                      0.066     1.584 f  karatsubaProd_reg/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     1.584    karatsubaProd_reg/DSP_MULTIPLIER.U<11>
    DSP48E2_X1Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.012     1.596 r  karatsubaProd_reg/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     1.596    karatsubaProd_reg/DSP_M_DATA.U_DATA<11>
    DSP48E2_X1Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.113     1.709 r  karatsubaProd_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.709    karatsubaProd_reg/DSP_ALU.ALU_OUT<11>
    DSP48E2_X1Y54        DSP_OUTPUT                                   r  karatsubaProd_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.111     1.862    karatsubaProd_reg/CLK
    DSP48E2_X1Y54        DSP_OUTPUT                                   r  karatsubaProd_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.448     1.414    
    DSP48E2_X1Y54        DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.055     1.469    karatsubaProd_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 karatsubaProd_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            karatsubaProd_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.306ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.964ns (routing 0.474ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.530ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         0.964     1.403    karatsubaProd_reg/CLK
    DSP48E2_X1Y54        DSP_PREADD_DATA                              r  karatsubaProd_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[11])
                                                      0.073     1.476 r  karatsubaProd_reg/DSP_PREADD_DATA_INST/D_DATA[11]
                         net (fo=1, routed)           0.000     1.476    karatsubaProd_reg/DSP_PREADD_DATA.D_DATA<11>
    DSP48E2_X1Y54        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[11]_AD[11])
                                                      0.030     1.506 f  karatsubaProd_reg/DSP_PREADD_INST/AD[11]
                         net (fo=1, routed)           0.000     1.506    karatsubaProd_reg/DSP_PREADD.AD<11>
    DSP48E2_X1Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[11]_AD_DATA[11])
                                                      0.012     1.518 r  karatsubaProd_reg/DSP_PREADD_DATA_INST/AD_DATA[11]
                         net (fo=1, routed)           0.000     1.518    karatsubaProd_reg/DSP_PREADD_DATA.AD_DATA<11>
    DSP48E2_X1Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[11]_U[12])
                                                      0.066     1.584 f  karatsubaProd_reg/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     1.584    karatsubaProd_reg/DSP_MULTIPLIER.U<12>
    DSP48E2_X1Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.012     1.596 r  karatsubaProd_reg/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     1.596    karatsubaProd_reg/DSP_M_DATA.U_DATA<12>
    DSP48E2_X1Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.113     1.709 r  karatsubaProd_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.709    karatsubaProd_reg/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y54        DSP_OUTPUT                                   r  karatsubaProd_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.111     1.862    karatsubaProd_reg/CLK
    DSP48E2_X1Y54        DSP_OUTPUT                                   r  karatsubaProd_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.448     1.414    
    DSP48E2_X1Y54        DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.055     1.469    karatsubaProd_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 karatsubaProd_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            karatsubaProd_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.306ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.964ns (routing 0.474ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.530ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         0.964     1.403    karatsubaProd_reg/CLK
    DSP48E2_X1Y54        DSP_PREADD_DATA                              r  karatsubaProd_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[12])
                                                      0.073     1.476 r  karatsubaProd_reg/DSP_PREADD_DATA_INST/D_DATA[12]
                         net (fo=1, routed)           0.000     1.476    karatsubaProd_reg/DSP_PREADD_DATA.D_DATA<12>
    DSP48E2_X1Y54        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[12]_AD[12])
                                                      0.030     1.506 f  karatsubaProd_reg/DSP_PREADD_INST/AD[12]
                         net (fo=1, routed)           0.000     1.506    karatsubaProd_reg/DSP_PREADD.AD<12>
    DSP48E2_X1Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[12]_AD_DATA[12])
                                                      0.012     1.518 r  karatsubaProd_reg/DSP_PREADD_DATA_INST/AD_DATA[12]
                         net (fo=1, routed)           0.000     1.518    karatsubaProd_reg/DSP_PREADD_DATA.AD_DATA<12>
    DSP48E2_X1Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[12]_U[13])
                                                      0.066     1.584 f  karatsubaProd_reg/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     1.584    karatsubaProd_reg/DSP_MULTIPLIER.U<13>
    DSP48E2_X1Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.012     1.596 r  karatsubaProd_reg/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     1.596    karatsubaProd_reg/DSP_M_DATA.U_DATA<13>
    DSP48E2_X1Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.113     1.709 r  karatsubaProd_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     1.709    karatsubaProd_reg/DSP_ALU.ALU_OUT<13>
    DSP48E2_X1Y54        DSP_OUTPUT                                   r  karatsubaProd_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.111     1.862    karatsubaProd_reg/CLK
    DSP48E2_X1Y54        DSP_OUTPUT                                   r  karatsubaProd_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.448     1.414    
    DSP48E2_X1Y54        DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.055     1.469    karatsubaProd_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 karatsubaProd_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            karatsubaProd_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.306ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.964ns (routing 0.474ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.530ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         0.964     1.403    karatsubaProd_reg/CLK
    DSP48E2_X1Y54        DSP_PREADD_DATA                              r  karatsubaProd_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[13])
                                                      0.073     1.476 r  karatsubaProd_reg/DSP_PREADD_DATA_INST/D_DATA[13]
                         net (fo=1, routed)           0.000     1.476    karatsubaProd_reg/DSP_PREADD_DATA.D_DATA<13>
    DSP48E2_X1Y54        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[13]_AD[13])
                                                      0.030     1.506 f  karatsubaProd_reg/DSP_PREADD_INST/AD[13]
                         net (fo=1, routed)           0.000     1.506    karatsubaProd_reg/DSP_PREADD.AD<13>
    DSP48E2_X1Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[13]_AD_DATA[13])
                                                      0.012     1.518 r  karatsubaProd_reg/DSP_PREADD_DATA_INST/AD_DATA[13]
                         net (fo=1, routed)           0.000     1.518    karatsubaProd_reg/DSP_PREADD_DATA.AD_DATA<13>
    DSP48E2_X1Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[13]_U[14])
                                                      0.066     1.584 f  karatsubaProd_reg/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     1.584    karatsubaProd_reg/DSP_MULTIPLIER.U<14>
    DSP48E2_X1Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.012     1.596 r  karatsubaProd_reg/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     1.596    karatsubaProd_reg/DSP_M_DATA.U_DATA<14>
    DSP48E2_X1Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.113     1.709 r  karatsubaProd_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     1.709    karatsubaProd_reg/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y54        DSP_OUTPUT                                   r  karatsubaProd_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.111     1.862    karatsubaProd_reg/CLK
    DSP48E2_X1Y54        DSP_OUTPUT                                   r  karatsubaProd_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.448     1.414    
    DSP48E2_X1Y54        DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.055     1.469    karatsubaProd_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 karatsubaProd_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            karatsubaProd_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.306ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.964ns (routing 0.474ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.530ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         0.964     1.403    karatsubaProd_reg/CLK
    DSP48E2_X1Y54        DSP_PREADD_DATA                              r  karatsubaProd_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[14])
                                                      0.073     1.476 r  karatsubaProd_reg/DSP_PREADD_DATA_INST/D_DATA[14]
                         net (fo=1, routed)           0.000     1.476    karatsubaProd_reg/DSP_PREADD_DATA.D_DATA<14>
    DSP48E2_X1Y54        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[14]_AD[14])
                                                      0.030     1.506 f  karatsubaProd_reg/DSP_PREADD_INST/AD[14]
                         net (fo=1, routed)           0.000     1.506    karatsubaProd_reg/DSP_PREADD.AD<14>
    DSP48E2_X1Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[14]_AD_DATA[14])
                                                      0.012     1.518 r  karatsubaProd_reg/DSP_PREADD_DATA_INST/AD_DATA[14]
                         net (fo=1, routed)           0.000     1.518    karatsubaProd_reg/DSP_PREADD_DATA.AD_DATA<14>
    DSP48E2_X1Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[14]_U[15])
                                                      0.066     1.584 f  karatsubaProd_reg/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     1.584    karatsubaProd_reg/DSP_MULTIPLIER.U<15>
    DSP48E2_X1Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.012     1.596 r  karatsubaProd_reg/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     1.596    karatsubaProd_reg/DSP_M_DATA.U_DATA<15>
    DSP48E2_X1Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.113     1.709 r  karatsubaProd_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.709    karatsubaProd_reg/DSP_ALU.ALU_OUT<15>
    DSP48E2_X1Y54        DSP_OUTPUT                                   r  karatsubaProd_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.111     1.862    karatsubaProd_reg/CLK
    DSP48E2_X1Y54        DSP_OUTPUT                                   r  karatsubaProd_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.448     1.414    
    DSP48E2_X1Y54        DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.055     1.469    karatsubaProd_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 karatsubaProd_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            karatsubaProd_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.306ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.964ns (routing 0.474ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.530ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         0.964     1.403    karatsubaProd_reg/CLK
    DSP48E2_X1Y54        DSP_PREADD_DATA                              r  karatsubaProd_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[15])
                                                      0.073     1.476 r  karatsubaProd_reg/DSP_PREADD_DATA_INST/D_DATA[15]
                         net (fo=1, routed)           0.000     1.476    karatsubaProd_reg/DSP_PREADD_DATA.D_DATA<15>
    DSP48E2_X1Y54        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[15]_AD[15])
                                                      0.030     1.506 f  karatsubaProd_reg/DSP_PREADD_INST/AD[15]
                         net (fo=1, routed)           0.000     1.506    karatsubaProd_reg/DSP_PREADD.AD<15>
    DSP48E2_X1Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[15]_AD_DATA[15])
                                                      0.012     1.518 r  karatsubaProd_reg/DSP_PREADD_DATA_INST/AD_DATA[15]
                         net (fo=1, routed)           0.000     1.518    karatsubaProd_reg/DSP_PREADD_DATA.AD_DATA<15>
    DSP48E2_X1Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[15]_U[16])
                                                      0.066     1.584 f  karatsubaProd_reg/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     1.584    karatsubaProd_reg/DSP_MULTIPLIER.U<16>
    DSP48E2_X1Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.012     1.596 r  karatsubaProd_reg/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     1.596    karatsubaProd_reg/DSP_M_DATA.U_DATA<16>
    DSP48E2_X1Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.113     1.709 r  karatsubaProd_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     1.709    karatsubaProd_reg/DSP_ALU.ALU_OUT<16>
    DSP48E2_X1Y54        DSP_OUTPUT                                   r  karatsubaProd_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.111     1.862    karatsubaProd_reg/CLK
    DSP48E2_X1Y54        DSP_OUTPUT                                   r  karatsubaProd_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.448     1.414    
    DSP48E2_X1Y54        DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.055     1.469    karatsubaProd_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 karatsubaProd_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            karatsubaProd_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.306ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.964ns (routing 0.474ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.530ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         0.964     1.403    karatsubaProd_reg/CLK
    DSP48E2_X1Y54        DSP_PREADD_DATA                              r  karatsubaProd_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[16])
                                                      0.073     1.476 r  karatsubaProd_reg/DSP_PREADD_DATA_INST/D_DATA[16]
                         net (fo=1, routed)           0.000     1.476    karatsubaProd_reg/DSP_PREADD_DATA.D_DATA<16>
    DSP48E2_X1Y54        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[16]_AD[16])
                                                      0.030     1.506 f  karatsubaProd_reg/DSP_PREADD_INST/AD[16]
                         net (fo=1, routed)           0.000     1.506    karatsubaProd_reg/DSP_PREADD.AD<16>
    DSP48E2_X1Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[16]_AD_DATA[16])
                                                      0.012     1.518 r  karatsubaProd_reg/DSP_PREADD_DATA_INST/AD_DATA[16]
                         net (fo=1, routed)           0.000     1.518    karatsubaProd_reg/DSP_PREADD_DATA.AD_DATA<16>
    DSP48E2_X1Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[16]_U[17])
                                                      0.066     1.584 f  karatsubaProd_reg/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     1.584    karatsubaProd_reg/DSP_MULTIPLIER.U<17>
    DSP48E2_X1Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.012     1.596 r  karatsubaProd_reg/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     1.596    karatsubaProd_reg/DSP_M_DATA.U_DATA<17>
    DSP48E2_X1Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.113     1.709 r  karatsubaProd_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     1.709    karatsubaProd_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X1Y54        DSP_OUTPUT                                   r  karatsubaProd_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.111     1.862    karatsubaProd_reg/CLK
    DSP48E2_X1Y54        DSP_OUTPUT                                   r  karatsubaProd_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.448     1.414    
    DSP48E2_X1Y54        DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.055     1.469    karatsubaProd_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 karatsubaProd_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            karatsubaProd_reg/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.306ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.964ns (routing 0.474ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.530ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         0.964     1.403    karatsubaProd_reg/CLK
    DSP48E2_X1Y54        DSP_PREADD_DATA                              r  karatsubaProd_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[17])
                                                      0.073     1.476 r  karatsubaProd_reg/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     1.476    karatsubaProd_reg/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X1Y54        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[17])
                                                      0.030     1.506 f  karatsubaProd_reg/DSP_PREADD_INST/AD[17]
                         net (fo=1, routed)           0.000     1.506    karatsubaProd_reg/DSP_PREADD.AD<17>
    DSP48E2_X1Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[17]_AD_DATA[17])
                                                      0.012     1.518 r  karatsubaProd_reg/DSP_PREADD_DATA_INST/AD_DATA[17]
                         net (fo=1, routed)           0.000     1.518    karatsubaProd_reg/DSP_PREADD_DATA.AD_DATA<17>
    DSP48E2_X1Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[17]_U[18])
                                                      0.066     1.584 f  karatsubaProd_reg/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     1.584    karatsubaProd_reg/DSP_MULTIPLIER.U<18>
    DSP48E2_X1Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.012     1.596 r  karatsubaProd_reg/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     1.596    karatsubaProd_reg/DSP_M_DATA.U_DATA<18>
    DSP48E2_X1Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.113     1.709 r  karatsubaProd_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     1.709    karatsubaProd_reg/DSP_ALU.ALU_OUT<18>
    DSP48E2_X1Y54        DSP_OUTPUT                                   r  karatsubaProd_reg/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.111     1.862    karatsubaProd_reg/CLK
    DSP48E2_X1Y54        DSP_OUTPUT                                   r  karatsubaProd_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.448     1.414    
    DSP48E2_X1Y54        DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.055     1.469    karatsubaProd_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 karatsubaProd_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            karatsubaProd_reg/DSP_OUTPUT_INST/ALU_OUT[19]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.306ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Net Delay (Source):      0.964ns (routing 0.474ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.530ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         0.964     1.403    karatsubaProd_reg/CLK
    DSP48E2_X1Y54        DSP_PREADD_DATA                              r  karatsubaProd_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[18])
                                                      0.073     1.476 r  karatsubaProd_reg/DSP_PREADD_DATA_INST/D_DATA[18]
                         net (fo=1, routed)           0.000     1.476    karatsubaProd_reg/DSP_PREADD_DATA.D_DATA<18>
    DSP48E2_X1Y54        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[18]_AD[18])
                                                      0.030     1.506 f  karatsubaProd_reg/DSP_PREADD_INST/AD[18]
                         net (fo=1, routed)           0.000     1.506    karatsubaProd_reg/DSP_PREADD.AD<18>
    DSP48E2_X1Y54        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[18]_AD_DATA[18])
                                                      0.012     1.518 r  karatsubaProd_reg/DSP_PREADD_DATA_INST/AD_DATA[18]
                         net (fo=1, routed)           0.000     1.518    karatsubaProd_reg/DSP_PREADD_DATA.AD_DATA<18>
    DSP48E2_X1Y54        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[18]_U[19])
                                                      0.066     1.584 f  karatsubaProd_reg/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     1.584    karatsubaProd_reg/DSP_MULTIPLIER.U<19>
    DSP48E2_X1Y54        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.012     1.596 r  karatsubaProd_reg/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     1.596    karatsubaProd_reg/DSP_M_DATA.U_DATA<19>
    DSP48E2_X1Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.113     1.709 r  karatsubaProd_reg/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     1.709    karatsubaProd_reg/DSP_ALU.ALU_OUT<19>
    DSP48E2_X1Y54        DSP_OUTPUT                                   r  karatsubaProd_reg/DSP_OUTPUT_INST/ALU_OUT[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.111     1.862    karatsubaProd_reg/CLK
    DSP48E2_X1Y54        DSP_OUTPUT                                   r  karatsubaProd_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.448     1.414    
    DSP48E2_X1Y54        DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[19])
                                                      0.055     1.469    karatsubaProd_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         3.571
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I        n/a            1.290         3.571       2.281      BUFGCE_HDIO_X1Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         3.571       2.921      DSP48E2_X1Y54     karatsubaProd_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         3.571       3.021      SLICE_X5Y132      b0_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         3.571       3.021      SLICE_X5Y132      b0_reg[10]/C
Min Period        n/a     FDRE/C          n/a            0.550         3.571       3.021      SLICE_X5Y128      b0_reg[11]/C
Min Period        n/a     FDRE/C          n/a            0.550         3.571       3.021      SLICE_X5Y132      b0_reg[12]/C
Min Period        n/a     FDRE/C          n/a            0.550         3.571       3.021      SLICE_X5Y132      b0_reg[13]/C
Min Period        n/a     FDRE/C          n/a            0.550         3.571       3.021      SLICE_X5Y132      b0_reg[14]/C
Min Period        n/a     FDRE/C          n/a            0.550         3.571       3.021      SLICE_X5Y132      b0_reg[15]/C
Min Period        n/a     FDRE/C          n/a            0.550         3.571       3.021      SLICE_X5Y132      b0_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.571       1.296      SLICE_X5Y132      b0_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.571       1.296      SLICE_X5Y132      b0_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.571       1.296      SLICE_X5Y132      b0_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.571       1.296      SLICE_X5Y132      b0_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.571       1.296      SLICE_X5Y128      b0_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.571       1.296      SLICE_X5Y128      b0_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.571       1.296      SLICE_X5Y132      b0_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.571       1.296      SLICE_X5Y132      b0_reg[12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.571       1.296      SLICE_X5Y132      b0_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.571       1.296      SLICE_X5Y132      b0_reg[13]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.000       1.725      SLICE_X5Y132      b0_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         2.000       1.725      SLICE_X5Y132      b0_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.000       1.725      SLICE_X5Y132      b0_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         2.000       1.725      SLICE_X5Y132      b0_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.000       1.725      SLICE_X5Y128      b0_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         2.000       1.725      SLICE_X5Y128      b0_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.000       1.725      SLICE_X5Y132      b0_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         2.000       1.725      SLICE_X5Y132      b0_reg[12]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         2.000       1.725      SLICE_X5Y132      b0_reg[13]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         2.000       1.725      SLICE_X5Y132      b0_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 partialProd_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            productC[119]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.634ns  (logic 1.805ns (32.034%)  route 3.829ns (67.966%))
  Logic Levels:           12  (CARRY8=9 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.863ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.976     3.204    clk_IBUF_BUFG
    SLICE_X7Y130         FDRE                                         r  partialProd_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.283 f  partialProd_reg[0][8]/Q
                         net (fo=2, routed)           0.442     3.725    partialProd_reg[0][8]
    SLICE_X11Y129        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.863 r  productC_OBUF[70]_inst_i_17/O
                         net (fo=2, routed)           0.584     4.447    productC_OBUF[70]_inst_i_17_n_0
    SLICE_X11Y129        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[7])
                                                      0.195     4.642 r  productC_OBUF[70]_inst_i_10/O[7]
                         net (fo=1, routed)           0.381     5.023    productC1[15]
    SLICE_X10Y128        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.173 r  productC_OBUF[70]_inst_i_9/O
                         net (fo=1, routed)           0.013     5.186    productC_OBUF[70]_inst_i_9_n_0
    SLICE_X10Y128        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.378 r  productC_OBUF[70]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.404    productC_OBUF[70]_inst_i_1_n_0
    SLICE_X10Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.419 r  productC_OBUF[78]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.445    productC_OBUF[78]_inst_i_1_n_0
    SLICE_X10Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.460 r  productC_OBUF[86]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.486    productC_OBUF[86]_inst_i_1_n_0
    SLICE_X10Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.501 r  productC_OBUF[94]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.527    productC_OBUF[94]_inst_i_1_n_0
    SLICE_X10Y132        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.542 r  productC_OBUF[102]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.568    productC_OBUF[102]_inst_i_1_n_0
    SLICE_X10Y133        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.583 r  productC_OBUF[110]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.609    productC_OBUF[110]_inst_i_1_n_0
    SLICE_X10Y134        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.624 r  productC_OBUF[118]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.650    productC_OBUF[118]_inst_i_1_n_0
    SLICE_X10Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.706 r  productC_OBUF[126]_inst_i_1/O[0]
                         net (fo=1, routed)           2.227     7.933    productC_OBUF[119]
    AF25                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.905     8.838 r  productC_OBUF[119]_inst/O
                         net (fo=0)                   0.000     8.838    productC[119]
    AF25                                                              r  productC[119] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partialProd_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            productC[127]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.628ns  (logic 1.819ns (32.321%)  route 3.809ns (67.679%))
  Logic Levels:           13  (CARRY8=10 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.863ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.976     3.204    clk_IBUF_BUFG
    SLICE_X7Y130         FDRE                                         r  partialProd_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.283 f  partialProd_reg[0][8]/Q
                         net (fo=2, routed)           0.442     3.725    partialProd_reg[0][8]
    SLICE_X11Y129        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.863 r  productC_OBUF[70]_inst_i_17/O
                         net (fo=2, routed)           0.584     4.447    productC_OBUF[70]_inst_i_17_n_0
    SLICE_X11Y129        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[7])
                                                      0.195     4.642 r  productC_OBUF[70]_inst_i_10/O[7]
                         net (fo=1, routed)           0.381     5.023    productC1[15]
    SLICE_X10Y128        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.173 r  productC_OBUF[70]_inst_i_9/O
                         net (fo=1, routed)           0.013     5.186    productC_OBUF[70]_inst_i_9_n_0
    SLICE_X10Y128        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.378 r  productC_OBUF[70]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.404    productC_OBUF[70]_inst_i_1_n_0
    SLICE_X10Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.419 r  productC_OBUF[78]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.445    productC_OBUF[78]_inst_i_1_n_0
    SLICE_X10Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.460 r  productC_OBUF[86]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.486    productC_OBUF[86]_inst_i_1_n_0
    SLICE_X10Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.501 r  productC_OBUF[94]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.527    productC_OBUF[94]_inst_i_1_n_0
    SLICE_X10Y132        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.542 r  productC_OBUF[102]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.568    productC_OBUF[102]_inst_i_1_n_0
    SLICE_X10Y133        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.583 r  productC_OBUF[110]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.609    productC_OBUF[110]_inst_i_1_n_0
    SLICE_X10Y134        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.624 r  productC_OBUF[118]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.650    productC_OBUF[118]_inst_i_1_n_0
    SLICE_X10Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.665 r  productC_OBUF[126]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.691    productC_OBUF[126]_inst_i_1_n_0
    SLICE_X10Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.747 r  productC_OBUF[127]_inst_i_1/O[0]
                         net (fo=1, routed)           2.181     7.928    productC_OBUF[127]
    AF23                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.904     8.833 r  productC_OBUF[127]_inst/O
                         net (fo=0)                   0.000     8.833    productC[127]
    AF23                                                              r  productC[127] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partialProd_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            productC[118]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.616ns  (logic 1.850ns (32.942%)  route 3.766ns (67.058%))
  Logic Levels:           11  (CARRY8=8 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.863ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.976     3.204    clk_IBUF_BUFG
    SLICE_X7Y130         FDRE                                         r  partialProd_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.283 f  partialProd_reg[0][8]/Q
                         net (fo=2, routed)           0.442     3.725    partialProd_reg[0][8]
    SLICE_X11Y129        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.863 r  productC_OBUF[70]_inst_i_17/O
                         net (fo=2, routed)           0.584     4.447    productC_OBUF[70]_inst_i_17_n_0
    SLICE_X11Y129        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[7])
                                                      0.195     4.642 r  productC_OBUF[70]_inst_i_10/O[7]
                         net (fo=1, routed)           0.381     5.023    productC1[15]
    SLICE_X10Y128        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.173 r  productC_OBUF[70]_inst_i_9/O
                         net (fo=1, routed)           0.013     5.186    productC_OBUF[70]_inst_i_9_n_0
    SLICE_X10Y128        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.378 r  productC_OBUF[70]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.404    productC_OBUF[70]_inst_i_1_n_0
    SLICE_X10Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.419 r  productC_OBUF[78]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.445    productC_OBUF[78]_inst_i_1_n_0
    SLICE_X10Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.460 r  productC_OBUF[86]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.486    productC_OBUF[86]_inst_i_1_n_0
    SLICE_X10Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.501 r  productC_OBUF[94]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.527    productC_OBUF[94]_inst_i_1_n_0
    SLICE_X10Y132        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.542 r  productC_OBUF[102]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.568    productC_OBUF[102]_inst_i_1_n_0
    SLICE_X10Y133        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.583 r  productC_OBUF[110]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.609    productC_OBUF[110]_inst_i_1_n_0
    SLICE_X10Y134        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     5.725 r  productC_OBUF[118]_inst_i_1/O[7]
                         net (fo=1, routed)           2.190     7.915    productC_OBUF[118]
    AF24                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.905     8.821 r  productC_OBUF[118]_inst/O
                         net (fo=0)                   0.000     8.821    productC[118]
    AF24                                                              r  productC[118] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partialProd_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            productC[115]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.612ns  (logic 1.810ns (32.252%)  route 3.802ns (67.748%))
  Logic Levels:           11  (CARRY8=8 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.863ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.976     3.204    clk_IBUF_BUFG
    SLICE_X7Y130         FDRE                                         r  partialProd_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.283 f  partialProd_reg[0][8]/Q
                         net (fo=2, routed)           0.442     3.725    partialProd_reg[0][8]
    SLICE_X11Y129        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.863 r  productC_OBUF[70]_inst_i_17/O
                         net (fo=2, routed)           0.584     4.447    productC_OBUF[70]_inst_i_17_n_0
    SLICE_X11Y129        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[7])
                                                      0.195     4.642 r  productC_OBUF[70]_inst_i_10/O[7]
                         net (fo=1, routed)           0.381     5.023    productC1[15]
    SLICE_X10Y128        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.173 r  productC_OBUF[70]_inst_i_9/O
                         net (fo=1, routed)           0.013     5.186    productC_OBUF[70]_inst_i_9_n_0
    SLICE_X10Y128        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.378 r  productC_OBUF[70]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.404    productC_OBUF[70]_inst_i_1_n_0
    SLICE_X10Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.419 r  productC_OBUF[78]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.445    productC_OBUF[78]_inst_i_1_n_0
    SLICE_X10Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.460 r  productC_OBUF[86]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.486    productC_OBUF[86]_inst_i_1_n_0
    SLICE_X10Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.501 r  productC_OBUF[94]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.527    productC_OBUF[94]_inst_i_1_n_0
    SLICE_X10Y132        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.542 r  productC_OBUF[102]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.568    productC_OBUF[102]_inst_i_1_n_0
    SLICE_X10Y133        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.583 r  productC_OBUF[110]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.609    productC_OBUF[110]_inst_i_1_n_0
    SLICE_X10Y134        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     5.695 r  productC_OBUF[118]_inst_i_1/O[4]
                         net (fo=1, routed)           2.226     7.921    productC_OBUF[115]
    AD25                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.895     8.816 r  productC_OBUF[115]_inst/O
                         net (fo=0)                   0.000     8.816    productC[115]
    AD25                                                              r  productC[115] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partialProd_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            productC[123]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.608ns  (logic 1.826ns (32.562%)  route 3.782ns (67.438%))
  Logic Levels:           12  (CARRY8=9 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.863ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.976     3.204    clk_IBUF_BUFG
    SLICE_X7Y130         FDRE                                         r  partialProd_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.283 f  partialProd_reg[0][8]/Q
                         net (fo=2, routed)           0.442     3.725    partialProd_reg[0][8]
    SLICE_X11Y129        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.863 r  productC_OBUF[70]_inst_i_17/O
                         net (fo=2, routed)           0.584     4.447    productC_OBUF[70]_inst_i_17_n_0
    SLICE_X11Y129        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[7])
                                                      0.195     4.642 r  productC_OBUF[70]_inst_i_10/O[7]
                         net (fo=1, routed)           0.381     5.023    productC1[15]
    SLICE_X10Y128        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.173 r  productC_OBUF[70]_inst_i_9/O
                         net (fo=1, routed)           0.013     5.186    productC_OBUF[70]_inst_i_9_n_0
    SLICE_X10Y128        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.378 r  productC_OBUF[70]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.404    productC_OBUF[70]_inst_i_1_n_0
    SLICE_X10Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.419 r  productC_OBUF[78]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.445    productC_OBUF[78]_inst_i_1_n_0
    SLICE_X10Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.460 r  productC_OBUF[86]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.486    productC_OBUF[86]_inst_i_1_n_0
    SLICE_X10Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.501 r  productC_OBUF[94]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.527    productC_OBUF[94]_inst_i_1_n_0
    SLICE_X10Y132        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.542 r  productC_OBUF[102]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.568    productC_OBUF[102]_inst_i_1_n_0
    SLICE_X10Y133        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.583 r  productC_OBUF[110]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.609    productC_OBUF[110]_inst_i_1_n_0
    SLICE_X10Y134        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.624 r  productC_OBUF[118]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.650    productC_OBUF[118]_inst_i_1_n_0
    SLICE_X10Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     5.736 r  productC_OBUF[126]_inst_i_1/O[4]
                         net (fo=1, routed)           2.180     7.916    productC_OBUF[123]
    AE26                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.896     8.813 r  productC_OBUF[123]_inst/O
                         net (fo=0)                   0.000     8.813    productC[123]
    AE26                                                              r  productC[123] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partialProd_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            productC[108]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.572ns  (logic 1.816ns (32.596%)  route 3.756ns (67.404%))
  Logic Levels:           10  (CARRY8=7 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.863ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.976     3.204    clk_IBUF_BUFG
    SLICE_X7Y130         FDRE                                         r  partialProd_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.283 f  partialProd_reg[0][8]/Q
                         net (fo=2, routed)           0.442     3.725    partialProd_reg[0][8]
    SLICE_X11Y129        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.863 r  productC_OBUF[70]_inst_i_17/O
                         net (fo=2, routed)           0.584     4.447    productC_OBUF[70]_inst_i_17_n_0
    SLICE_X11Y129        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[7])
                                                      0.195     4.642 r  productC_OBUF[70]_inst_i_10/O[7]
                         net (fo=1, routed)           0.381     5.023    productC1[15]
    SLICE_X10Y128        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.173 r  productC_OBUF[70]_inst_i_9/O
                         net (fo=1, routed)           0.013     5.186    productC_OBUF[70]_inst_i_9_n_0
    SLICE_X10Y128        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.378 r  productC_OBUF[70]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.404    productC_OBUF[70]_inst_i_1_n_0
    SLICE_X10Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.419 r  productC_OBUF[78]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.445    productC_OBUF[78]_inst_i_1_n_0
    SLICE_X10Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.460 r  productC_OBUF[86]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.486    productC_OBUF[86]_inst_i_1_n_0
    SLICE_X10Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.501 r  productC_OBUF[94]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.527    productC_OBUF[94]_inst_i_1_n_0
    SLICE_X10Y132        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.542 r  productC_OBUF[102]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.568    productC_OBUF[102]_inst_i_1_n_0
    SLICE_X10Y133        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     5.684 r  productC_OBUF[110]_inst_i_1/O[5]
                         net (fo=1, routed)           2.206     7.890    productC_OBUF[108]
    AD23                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.886     8.777 r  productC_OBUF[108]_inst/O
                         net (fo=0)                   0.000     8.777    productC[108]
    AD23                                                              r  productC[108] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partialProd_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            productC[116]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.569ns  (logic 1.846ns (33.160%)  route 3.722ns (66.840%))
  Logic Levels:           11  (CARRY8=8 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.863ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.976     3.204    clk_IBUF_BUFG
    SLICE_X7Y130         FDRE                                         r  partialProd_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.283 f  partialProd_reg[0][8]/Q
                         net (fo=2, routed)           0.442     3.725    partialProd_reg[0][8]
    SLICE_X11Y129        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.863 r  productC_OBUF[70]_inst_i_17/O
                         net (fo=2, routed)           0.584     4.447    productC_OBUF[70]_inst_i_17_n_0
    SLICE_X11Y129        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[7])
                                                      0.195     4.642 r  productC_OBUF[70]_inst_i_10/O[7]
                         net (fo=1, routed)           0.381     5.023    productC1[15]
    SLICE_X10Y128        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.173 r  productC_OBUF[70]_inst_i_9/O
                         net (fo=1, routed)           0.013     5.186    productC_OBUF[70]_inst_i_9_n_0
    SLICE_X10Y128        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.378 r  productC_OBUF[70]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.404    productC_OBUF[70]_inst_i_1_n_0
    SLICE_X10Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.419 r  productC_OBUF[78]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.445    productC_OBUF[78]_inst_i_1_n_0
    SLICE_X10Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.460 r  productC_OBUF[86]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.486    productC_OBUF[86]_inst_i_1_n_0
    SLICE_X10Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.501 r  productC_OBUF[94]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.527    productC_OBUF[94]_inst_i_1_n_0
    SLICE_X10Y132        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.542 r  productC_OBUF[102]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.568    productC_OBUF[102]_inst_i_1_n_0
    SLICE_X10Y133        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.583 r  productC_OBUF[110]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.609    productC_OBUF[110]_inst_i_1_n_0
    SLICE_X10Y134        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     5.725 r  productC_OBUF[118]_inst_i_1/O[5]
                         net (fo=1, routed)           2.146     7.871    productC_OBUF[116]
    AC26                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.901     8.773 r  productC_OBUF[116]_inst/O
                         net (fo=0)                   0.000     8.773    productC[116]
    AC26                                                              r  productC[116] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partialProd_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            productC[121]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.569ns  (logic 1.797ns (32.280%)  route 3.771ns (67.720%))
  Logic Levels:           12  (CARRY8=9 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.863ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.976     3.204    clk_IBUF_BUFG
    SLICE_X7Y130         FDRE                                         r  partialProd_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.283 f  partialProd_reg[0][8]/Q
                         net (fo=2, routed)           0.442     3.725    partialProd_reg[0][8]
    SLICE_X11Y129        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.863 r  productC_OBUF[70]_inst_i_17/O
                         net (fo=2, routed)           0.584     4.447    productC_OBUF[70]_inst_i_17_n_0
    SLICE_X11Y129        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[7])
                                                      0.195     4.642 r  productC_OBUF[70]_inst_i_10/O[7]
                         net (fo=1, routed)           0.381     5.023    productC1[15]
    SLICE_X10Y128        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.173 r  productC_OBUF[70]_inst_i_9/O
                         net (fo=1, routed)           0.013     5.186    productC_OBUF[70]_inst_i_9_n_0
    SLICE_X10Y128        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.378 r  productC_OBUF[70]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.404    productC_OBUF[70]_inst_i_1_n_0
    SLICE_X10Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.419 r  productC_OBUF[78]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.445    productC_OBUF[78]_inst_i_1_n_0
    SLICE_X10Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.460 r  productC_OBUF[86]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.486    productC_OBUF[86]_inst_i_1_n_0
    SLICE_X10Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.501 r  productC_OBUF[94]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.527    productC_OBUF[94]_inst_i_1_n_0
    SLICE_X10Y132        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.542 r  productC_OBUF[102]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.568    productC_OBUF[102]_inst_i_1_n_0
    SLICE_X10Y133        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.583 r  productC_OBUF[110]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.609    productC_OBUF[110]_inst_i_1_n_0
    SLICE_X10Y134        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.624 r  productC_OBUF[118]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.650    productC_OBUF[118]_inst_i_1_n_0
    SLICE_X10Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.717 r  productC_OBUF[126]_inst_i_1/O[2]
                         net (fo=1, routed)           2.169     7.886    productC_OBUF[121]
    AB26                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.886     8.773 r  productC_OBUF[121]_inst/O
                         net (fo=0)                   0.000     8.773    productC[121]
    AB26                                                              r  productC[121] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partialProd_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            productC[117]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.554ns  (logic 1.833ns (33.002%)  route 3.721ns (66.998%))
  Logic Levels:           11  (CARRY8=8 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.863ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.976     3.204    clk_IBUF_BUFG
    SLICE_X7Y130         FDRE                                         r  partialProd_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.283 f  partialProd_reg[0][8]/Q
                         net (fo=2, routed)           0.442     3.725    partialProd_reg[0][8]
    SLICE_X11Y129        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.863 r  productC_OBUF[70]_inst_i_17/O
                         net (fo=2, routed)           0.584     4.447    productC_OBUF[70]_inst_i_17_n_0
    SLICE_X11Y129        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[7])
                                                      0.195     4.642 r  productC_OBUF[70]_inst_i_10/O[7]
                         net (fo=1, routed)           0.381     5.023    productC1[15]
    SLICE_X10Y128        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.173 r  productC_OBUF[70]_inst_i_9/O
                         net (fo=1, routed)           0.013     5.186    productC_OBUF[70]_inst_i_9_n_0
    SLICE_X10Y128        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.378 r  productC_OBUF[70]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.404    productC_OBUF[70]_inst_i_1_n_0
    SLICE_X10Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.419 r  productC_OBUF[78]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.445    productC_OBUF[78]_inst_i_1_n_0
    SLICE_X10Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.460 r  productC_OBUF[86]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.486    productC_OBUF[86]_inst_i_1_n_0
    SLICE_X10Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.501 r  productC_OBUF[94]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.527    productC_OBUF[94]_inst_i_1_n_0
    SLICE_X10Y132        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.542 r  productC_OBUF[102]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.568    productC_OBUF[102]_inst_i_1_n_0
    SLICE_X10Y133        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.583 r  productC_OBUF[110]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.609    productC_OBUF[110]_inst_i_1_n_0
    SLICE_X10Y134        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     5.712 r  productC_OBUF[118]_inst_i_1/O[6]
                         net (fo=1, routed)           2.145     7.857    productC_OBUF[117]
    AD26                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.901     8.758 r  productC_OBUF[117]_inst/O
                         net (fo=0)                   0.000     8.758    productC[117]
    AD26                                                              r  productC[117] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partialProd_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            productC[122]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.554ns  (logic 1.822ns (32.801%)  route 3.732ns (67.199%))
  Logic Levels:           12  (CARRY8=9 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.863ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.976     3.204    clk_IBUF_BUFG
    SLICE_X7Y130         FDRE                                         r  partialProd_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.283 f  partialProd_reg[0][8]/Q
                         net (fo=2, routed)           0.442     3.725    partialProd_reg[0][8]
    SLICE_X11Y129        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.863 r  productC_OBUF[70]_inst_i_17/O
                         net (fo=2, routed)           0.584     4.447    productC_OBUF[70]_inst_i_17_n_0
    SLICE_X11Y129        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[7])
                                                      0.195     4.642 r  productC_OBUF[70]_inst_i_10/O[7]
                         net (fo=1, routed)           0.381     5.023    productC1[15]
    SLICE_X10Y128        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.173 r  productC_OBUF[70]_inst_i_9/O
                         net (fo=1, routed)           0.013     5.186    productC_OBUF[70]_inst_i_9_n_0
    SLICE_X10Y128        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.378 r  productC_OBUF[70]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.404    productC_OBUF[70]_inst_i_1_n_0
    SLICE_X10Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.419 r  productC_OBUF[78]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.445    productC_OBUF[78]_inst_i_1_n_0
    SLICE_X10Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.460 r  productC_OBUF[86]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.486    productC_OBUF[86]_inst_i_1_n_0
    SLICE_X10Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.501 r  productC_OBUF[94]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.527    productC_OBUF[94]_inst_i_1_n_0
    SLICE_X10Y132        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.542 r  productC_OBUF[102]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.568    productC_OBUF[102]_inst_i_1_n_0
    SLICE_X10Y133        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.583 r  productC_OBUF[110]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.609    productC_OBUF[110]_inst_i_1_n_0
    SLICE_X10Y134        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.624 r  productC_OBUF[118]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.650    productC_OBUF[118]_inst_i_1_n_0
    SLICE_X10Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     5.732 r  productC_OBUF[126]_inst_i_1/O[3]
                         net (fo=1, routed)           2.130     7.862    productC_OBUF[122]
    AE25                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.896     8.758 r  productC_OBUF[122]_inst/O
                         net (fo=0)                   0.000     8.758    productC[122]
    AE25                                                              r  productC[122] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 partialProd_reg[9][11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            productC[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.888ns  (logic 0.432ns (48.626%)  route 0.456ns (51.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.961ns (routing 0.474ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         0.961     1.400    clk_IBUF_BUFG
    SLICE_X2Y129         FDRE                                         r  partialProd_reg[9][11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.439 r  partialProd_reg[9][11]_lopt_replica/Q
                         net (fo=1, routed)           0.456     1.895    partialProd_reg[9][11]_lopt_replica_1
    J21                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.393     2.287 r  productC_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.287    productC[11]
    J21                                                               r  productC[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partialProd_reg[9][9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            productC[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.888ns  (logic 0.430ns (48.433%)  route 0.458ns (51.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.961ns (routing 0.474ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         0.961     1.400    clk_IBUF_BUFG
    SLICE_X2Y131         FDRE                                         r  partialProd_reg[9][9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.439 r  partialProd_reg[9][9]_lopt_replica/Q
                         net (fo=1, routed)           0.458     1.897    partialProd_reg[9][9]_lopt_replica_1
    K20                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.391     2.288 r  productC_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.288    productC[9]
    K20                                                               r  productC[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partialProd_reg[9][15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            productC[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.895ns  (logic 0.440ns (49.170%)  route 0.455ns (50.830%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.959ns (routing 0.474ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         0.959     1.398    clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  partialProd_reg[9][15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.438 r  partialProd_reg[9][15]_lopt_replica/Q
                         net (fo=1, routed)           0.455     1.893    partialProd_reg[9][15]_lopt_replica_1
    J20                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.400     2.293 r  productC_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.293    productC[15]
    J20                                                               r  productC[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partialProd_reg[9][8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            productC[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.913ns  (logic 0.432ns (47.302%)  route 0.481ns (52.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.961ns (routing 0.474ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         0.961     1.400    clk_IBUF_BUFG
    SLICE_X2Y129         FDRE                                         r  partialProd_reg[9][8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.440 r  partialProd_reg[9][8]_lopt_replica/Q
                         net (fo=1, routed)           0.481     1.921    partialProd_reg[9][8]_lopt_replica_1
    L20                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.392     2.312 r  productC_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.312    productC[8]
    L20                                                               r  productC[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partialProd_reg[9][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            productC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.941ns  (logic 0.404ns (42.948%)  route 0.537ns (57.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.959ns (routing 0.474ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         0.959     1.398    clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  partialProd_reg[9][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.437 r  partialProd_reg[9][0]_lopt_replica/Q
                         net (fo=1, routed)           0.537     1.974    partialProd_reg[9][0]_lopt_replica_1
    L24                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.365     2.339 r  productC_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.339    productC[0]
    L24                                                               r  productC[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partialProd_reg[9][6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            productC[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.942ns  (logic 0.392ns (41.636%)  route 0.550ns (58.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.959ns (routing 0.474ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         0.959     1.398    clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  partialProd_reg[9][6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.437 r  partialProd_reg[9][6]_lopt_replica/Q
                         net (fo=1, routed)           0.550     1.987    partialProd_reg[9][6]_lopt_replica_1
    L22                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.353     2.340 r  productC_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.340    productC[6]
    L22                                                               r  productC[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            productC[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.960ns  (logic 0.432ns (45.018%)  route 0.528ns (54.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.959ns (routing 0.474ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         0.959     1.397    clk_IBUF_BUFG
    SLICE_X9Y121         FDRE                                         r  c_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.438 r  c_reg[16]/Q
                         net (fo=1, routed)           0.528     1.966    productC_OBUF[16]
    M20                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.391     2.358 r  productC_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.358    productC[16]
    M20                                                               r  productC[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partialProd_reg[9][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            productC[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.404ns (41.710%)  route 0.564ns (58.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.954ns (routing 0.474ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         0.954     1.393    clk_IBUF_BUFG
    SLICE_X5Y135         FDRE                                         r  partialProd_reg[9][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.432 r  partialProd_reg[9][1]_lopt_replica/Q
                         net (fo=1, routed)           0.564     1.996    partialProd_reg[9][1]_lopt_replica_1
    L25                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.365     2.360 r  productC_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.360    productC[1]
    L25                                                               r  productC[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partialProd_reg[9][13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            productC[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.431ns (45.247%)  route 0.521ns (54.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.074ns (routing 0.474ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.074     1.513    clk_IBUF_BUFG
    SLICE_X7Y126         FDRE                                         r  partialProd_reg[9][13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.552 r  partialProd_reg[9][13]_lopt_replica/Q
                         net (fo=1, routed)           0.521     2.073    partialProd_reg[9][13]_lopt_replica_1
    L19                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.392     2.464 r  productC_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.464    productC[13]
    L19                                                               r  productC[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Destination:            productC[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.961ns  (logic 0.430ns (44.763%)  route 0.531ns (55.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.071ns (routing 0.474ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.071     1.509    clk_IBUF_BUFG
    SLICE_X8Y121         FDRE                                         r  c_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.548 r  c_reg[23]/Q
                         net (fo=1, routed)           0.531     2.079    productC_OBUF[23]
    M22                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.391     2.471 r  productC_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.471    productC[23]
    M22                                                               r  productC[23] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[51]
                            (input port)
  Destination:            b3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.196ns  (logic 0.493ns (22.458%)  route 1.703ns (77.542%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.541ns (routing 0.785ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W21                                               0.000     0.000 r  b[51] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[51]_inst/I
    W21                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.493     0.493 r  b_IBUF[51]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.493    b_IBUF[51]_inst/OUT
    W21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.493 r  b_IBUF[51]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.703     2.196    b_IBUF[51]
    SLICE_X4Y133         FDRE                                         r  b3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.541     2.223    clk_IBUF_BUFG
    SLICE_X4Y133         FDRE                                         r  b3_reg[3]/C

Slack:                    inf
  Source:                 b[63]
                            (input port)
  Destination:            b3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.113ns  (logic 0.493ns (23.304%)  route 1.621ns (76.696%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.527ns (routing 0.785ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K23                                               0.000     0.000 r  b[63] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[63]_inst/I
    K23                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.493     0.493 r  b_IBUF[63]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.493    b_IBUF[63]_inst/OUT
    K23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.493 r  b_IBUF[63]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.621     2.113    b_IBUF[63]
    SLICE_X6Y134         FDRE                                         r  b3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.527     2.210    clk_IBUF_BUFG
    SLICE_X6Y134         FDRE                                         r  b3_reg[15]/C

Slack:                    inf
  Source:                 b[9]
                            (input port)
  Destination:            b0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.108ns  (logic 0.490ns (23.248%)  route 1.618ns (76.752%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.534ns (routing 0.785ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  b[9] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[9]_inst/I
    P21                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.490     0.490 r  b_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    b_IBUF[9]_inst/OUT
    P21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.490 r  b_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.618     2.108    b_IBUF[9]
    SLICE_X5Y128         FDRE                                         r  b0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.534     2.217    clk_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  b0_reg[9]/C

Slack:                    inf
  Source:                 b[55]
                            (input port)
  Destination:            b3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.099ns  (logic 0.522ns (24.863%)  route 1.577ns (75.137%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.541ns (routing 0.785ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J26                                               0.000     0.000 r  b[55] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[55]_inst/I
    J26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.522     0.522 r  b_IBUF[55]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    b_IBUF[55]_inst/OUT
    J26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.522 r  b_IBUF[55]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.577     2.099    b_IBUF[55]
    SLICE_X4Y133         FDRE                                         r  b3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.541     2.223    clk_IBUF_BUFG
    SLICE_X4Y133         FDRE                                         r  b3_reg[7]/C

Slack:                    inf
  Source:                 b[50]
                            (input port)
  Destination:            b3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.041ns  (logic 0.505ns (24.770%)  route 1.535ns (75.230%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.541ns (routing 0.785ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA23                                              0.000     0.000 r  b[50] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[50]_inst/I
    AA23                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.505     0.505 r  b_IBUF[50]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.505    b_IBUF[50]_inst/OUT
    AA23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.505 r  b_IBUF[50]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.535     2.041    b_IBUF[50]
    SLICE_X4Y133         FDRE                                         r  b3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.541     2.223    clk_IBUF_BUFG
    SLICE_X4Y133         FDRE                                         r  b3_reg[2]/C

Slack:                    inf
  Source:                 b[62]
                            (input port)
  Destination:            b3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.034ns  (logic 0.493ns (24.256%)  route 1.541ns (75.744%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.527ns (routing 0.785ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K22                                               0.000     0.000 r  b[62] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[62]_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.493     0.493 r  b_IBUF[62]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.493    b_IBUF[62]_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  b_IBUF[62]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.541     2.034    b_IBUF[62]
    SLICE_X6Y134         FDRE                                         r  b3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.527     2.210    clk_IBUF_BUFG
    SLICE_X6Y134         FDRE                                         r  b3_reg[14]/C

Slack:                    inf
  Source:                 b[15]
                            (input port)
  Destination:            b0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.008ns  (logic 0.498ns (24.798%)  route 1.510ns (75.202%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.538ns (routing 0.785ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P26                                               0.000     0.000 r  b[15] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[15]_inst/I
    P26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.498     0.498 r  b_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    b_IBUF[15]_inst/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.498 r  b_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.510     2.008    b_IBUF[15]
    SLICE_X5Y132         FDRE                                         r  b0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.538     2.220    clk_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  b0_reg[15]/C

Slack:                    inf
  Source:                 b[11]
                            (input port)
  Destination:            b0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.002ns  (logic 0.491ns (24.533%)  route 1.511ns (75.467%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.534ns (routing 0.785ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  b[11] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[11]_inst/I
    R23                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.491     0.491 r  b_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    b_IBUF[11]_inst/OUT
    R23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.491 r  b_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.511     2.002    b_IBUF[11]
    SLICE_X5Y128         FDRE                                         r  b0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.534     2.217    clk_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  b0_reg[11]/C

Slack:                    inf
  Source:                 b[12]
                            (input port)
  Destination:            b0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.998ns  (logic 0.495ns (24.794%)  route 1.503ns (75.206%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.538ns (routing 0.785ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R25                                               0.000     0.000 r  b[12] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[12]_inst/I
    R25                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  b_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    b_IBUF[12]_inst/OUT
    R25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  b_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.503     1.998    b_IBUF[12]
    SLICE_X5Y132         FDRE                                         r  b0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.538     2.220    clk_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  b0_reg[12]/C

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            b0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.998ns  (logic 0.491ns (24.561%)  route 1.507ns (75.439%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.534ns (routing 0.785ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[2]_inst/I
    N19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.491     0.491 r  b_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.491    b_IBUF[2]_inst/OUT
    N19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.491 r  b_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.507     1.998    b_IBUF[2]
    SLICE_X5Y130         FDRE                                         r  b0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.534     2.217    clk_IBUF_BUFG
    SLICE_X5Y130         FDRE                                         r  b0_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[5]
                            (input port)
  Destination:            b0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.125ns (20.617%)  route 0.482ns (79.383%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.084ns (routing 0.530ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P23                                               0.000     0.000 r  b[5] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[5]_inst/I
    P23                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.125     0.125 r  b_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.125    b_IBUF[5]_inst/OUT
    P23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.125 r  b_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.482     0.607    b_IBUF[5]
    SLICE_X5Y130         FDRE                                         r  b0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.084     1.835    clk_IBUF_BUFG
    SLICE_X5Y130         FDRE                                         r  b0_reg[5]/C

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            b0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.125ns (19.509%)  route 0.516ns (80.491%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.088ns (routing 0.530ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[1]_inst/I
    N22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.125     0.125 r  b_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.125    b_IBUF[1]_inst/OUT
    N22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.125 r  b_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.516     0.641    b_IBUF[1]
    SLICE_X5Y132         FDRE                                         r  b0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.088     1.839    clk_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  b0_reg[1]/C

Slack:                    inf
  Source:                 b[61]
                            (input port)
  Destination:            b3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.127ns (19.399%)  route 0.526ns (80.601%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.086ns (routing 0.530ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J24                                               0.000     0.000 r  b[61] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[61]_inst/I
    J24                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.127     0.127 r  b_IBUF[61]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    b_IBUF[61]_inst/OUT
    J24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.127 r  b_IBUF[61]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.526     0.653    b_IBUF[61]
    SLICE_X4Y134         FDRE                                         r  b3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.086     1.837    clk_IBUF_BUFG
    SLICE_X4Y134         FDRE                                         r  b3_reg[13]/C

Slack:                    inf
  Source:                 b[10]
                            (input port)
  Destination:            b0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.127ns (19.157%)  route 0.535ns (80.843%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.088ns (routing 0.530ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R22                                               0.000     0.000 r  b[10] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[10]_inst/I
    R22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  b_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    b_IBUF[10]_inst/OUT
    R22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  b_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.535     0.662    b_IBUF[10]
    SLICE_X5Y132         FDRE                                         r  b0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.088     1.839    clk_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  b0_reg[10]/C

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            b0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.125ns (18.467%)  route 0.554ns (81.533%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.088ns (routing 0.530ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[4]_inst/I
    N23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.125     0.125 r  b_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.125    b_IBUF[4]_inst/OUT
    N23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.125 r  b_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.554     0.679    b_IBUF[4]
    SLICE_X5Y132         FDRE                                         r  b0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.088     1.839    clk_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  b0_reg[4]/C

Slack:                    inf
  Source:                 b[8]
                            (input port)
  Destination:            b0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.125ns (18.234%)  route 0.559ns (81.766%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.084ns (routing 0.530ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  b[8] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[8]_inst/I
    P20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.125     0.125 r  b_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.125    b_IBUF[8]_inst/OUT
    P20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.125 r  b_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.559     0.684    b_IBUF[8]
    SLICE_X5Y130         FDRE                                         r  b0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.084     1.835    clk_IBUF_BUFG
    SLICE_X5Y130         FDRE                                         r  b0_reg[8]/C

Slack:                    inf
  Source:                 b[49]
                            (input port)
  Destination:            b3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.131ns (19.044%)  route 0.557ns (80.956%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.089ns (routing 0.530ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N26                                               0.000     0.000 r  b[49] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[49]_inst/I
    N26                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.131     0.131 r  b_IBUF[49]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    b_IBUF[49]_inst/OUT
    N26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.131 r  b_IBUF[49]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.557     0.688    b_IBUF[49]
    SLICE_X5Y132         FDRE                                         r  b3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.089     1.840    clk_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  b3_reg[1]/C

Slack:                    inf
  Source:                 b[6]
                            (input port)
  Destination:            b0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.152ns (21.969%)  route 0.539ns (78.031%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.084ns (routing 0.530ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  b[6] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[6]_inst/I
    R20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.152     0.152 r  b_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.152    b_IBUF[6]_inst/OUT
    R20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.152 r  b_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.539     0.690    b_IBUF[6]
    SLICE_X5Y130         FDRE                                         r  b0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.084     1.835    clk_IBUF_BUFG
    SLICE_X5Y130         FDRE                                         r  b0_reg[6]/C

Slack:                    inf
  Source:                 b[60]
                            (input port)
  Destination:            b3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.127ns (18.417%)  route 0.564ns (81.583%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.086ns (routing 0.530ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J23                                               0.000     0.000 r  b[60] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[60]_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  b_IBUF[60]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    b_IBUF[60]_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  b_IBUF[60]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.564     0.691    b_IBUF[60]
    SLICE_X4Y134         FDRE                                         r  b3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.086     1.837    clk_IBUF_BUFG
    SLICE_X4Y134         FDRE                                         r  b3_reg[12]/C

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            b0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=3.571ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.126ns (18.229%)  route 0.566ns (81.771%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.088ns (routing 0.530ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[0]_inst/I
    N21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.126     0.126 r  b_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    b_IBUF[0]_inst/OUT
    N21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.126 r  b_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.566     0.692    b_IBUF[0]
    SLICE_X5Y132         FDRE                                         r  b0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=298, routed)         1.088     1.839    clk_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  b0_reg[0]/C





