<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GOLDi - Warehouse: SP_CONVERTER Entity Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="download.png"/></td>
  <td id="projectalign">
   <div id="projectname">GOLDi - Warehouse<span id="projectnumber">&#160;V2</span>
   </div>
   <div id="projectbrief">GOLDi FPGA Source Code</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('class_s_p___c_o_n_v_e_r_t_e_r.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle"><div class="title">SP_CONVERTER Entity Reference</div></div>
</div><!--header-->
<div class="contents">

<p>SPI slave Serial/Parallel converter for the custom GOLDi SPI interface.  
 <a href="class_s_p___c_o_n_v_e_r_t_e_r.html#details">More...</a></p>
<div class="dynheader">
Inheritance diagram for SP_CONVERTER:</div>
<div class="dyncontent">
 <div class="center">
  <img src="class_s_p___c_o_n_v_e_r_t_e_r.png" usemap="#SP_5FCONVERTER_map" alt=""/>
  <map id="SP_5FCONVERTER_map" name="SP_5FCONVERTER_map">
<area href="class_g_o_l_d_i___s_p_i___s_m_o_d_u_l_e.html" title="SPI to custom GOLDi BUS protocol." alt="GOLDI_SPI_SMODULE" shape="rect" coords="0,56,144,80"/>
<area href="class_t_o_p___l_e_v_e_l.html" title="Top Level of FPGA system for GOLDI Warehouse V2." alt="TOP_LEVEL" shape="rect" coords="0,112,144,136"/>
  </map>
</div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_p___c_o_n_v_e_r_t_e_r_1_1_r_t_l.html">RTL</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General architecture.  <a href="class_s_p___c_o_n_v_e_r_t_e_r_1_1_r_t_l.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Libraries" name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="memItemLeft" align="right" valign="top"><a id="ae4f03c286607f3181e16b9aa12d0c6d4" name="ae4f03c286607f3181e16b9aa12d0c6d4"></a>
<a class="el" href="class_s_p___c_o_n_v_e_r_t_e_r.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard library. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Use_20Clauses" name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a id="acd03516902501cd1c7296a98e22c6fcb" name="acd03516902501cd1c7296a98e22c6fcb"></a>
<a class="el" href="class_s_p___c_o_n_v_e_r_t_e_r.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a id="a2edc34402b573437d5f25fa90ba4013e" name="a2edc34402b573437d5f25fa90ba4013e"></a>
<a class="el" href="class_s_p___c_o_n_v_e_r_t_e_r.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Generics" name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:aaf53bafb9b39ad0786cf180774659d2e"><td class="memItemLeft" align="right" valign="top"><a id="aaf53bafb9b39ad0786cf180774659d2e" name="aaf53bafb9b39ad0786cf180774659d2e"></a>
<a class="el" href="class_s_p___c_o_n_v_e_r_t_e_r.html#aaf53bafb9b39ad0786cf180774659d2e">g_word_length</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:aaf53bafb9b39ad0786cf180774659d2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Length of shifted data word. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a id="Ports" name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a50da91b765765ac486df1b41692e962f"><td class="memItemLeft" align="right" valign="top"><a id="a50da91b765765ac486df1b41692e962f" name="a50da91b765765ac486df1b41692e962f"></a>
<a class="el" href="class_s_p___c_o_n_v_e_r_t_e_r.html#a50da91b765765ac486df1b41692e962f">clk</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a50da91b765765ac486df1b41692e962f"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock. <br /></td></tr>
<tr class="memitem:ae106f17a2b73445119c8eb039d3e102e"><td class="memItemLeft" align="right" valign="top"><a id="ae106f17a2b73445119c8eb039d3e102e" name="ae106f17a2b73445119c8eb039d3e102e"></a>
<a class="el" href="class_s_p___c_o_n_v_e_r_t_e_r.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae106f17a2b73445119c8eb039d3e102e"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Asynchronous reset. <br /></td></tr>
<tr class="memitem:a7e8cc6d205e22bcdd07ce1f38b366f46"><td class="memItemLeft" align="right" valign="top"><a id="a7e8cc6d205e22bcdd07ce1f38b366f46" name="a7e8cc6d205e22bcdd07ce1f38b366f46"></a>
<a class="el" href="class_s_p___c_o_n_v_e_r_t_e_r.html#a7e8cc6d205e22bcdd07ce1f38b366f46">p_spi_nce</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7e8cc6d205e22bcdd07ce1f38b366f46"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Chip enable signal - logic low. <br /></td></tr>
<tr class="memitem:a651212d8ddbe953a84fdea143c8d9ab8"><td class="memItemLeft" align="right" valign="top"><a id="a651212d8ddbe953a84fdea143c8d9ab8" name="a651212d8ddbe953a84fdea143c8d9ab8"></a>
<a class="el" href="class_s_p___c_o_n_v_e_r_t_e_r.html#a651212d8ddbe953a84fdea143c8d9ab8">p_spi_sclk</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a651212d8ddbe953a84fdea143c8d9ab8"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Serial clock input signal. <br /></td></tr>
<tr class="memitem:a22b20f7b696f3f54a4c2e95efe77c8da"><td class="memItemLeft" align="right" valign="top"><a id="a22b20f7b696f3f54a4c2e95efe77c8da" name="a22b20f7b696f3f54a4c2e95efe77c8da"></a>
<a class="el" href="class_s_p___c_o_n_v_e_r_t_e_r.html#a22b20f7b696f3f54a4c2e95efe77c8da">p_spi_mosi</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a22b20f7b696f3f54a4c2e95efe77c8da"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Master out / Slave in data. <br /></td></tr>
<tr class="memitem:a1fa329d1bff0186ea2fb617b95d658d5"><td class="memItemLeft" align="right" valign="top"><a id="a1fa329d1bff0186ea2fb617b95d658d5" name="a1fa329d1bff0186ea2fb617b95d658d5"></a>
<a class="el" href="class_s_p___c_o_n_v_e_r_t_e_r.html#a1fa329d1bff0186ea2fb617b95d658d5">p_spi_miso</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1fa329d1bff0186ea2fb617b95d658d5"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Mastter in / Slave out data. <br /></td></tr>
<tr class="memitem:a2cb24cfbc2ce41f943cc4ff9de3e52c0"><td class="memItemLeft" align="right" valign="top"><a id="a2cb24cfbc2ce41f943cc4ff9de3e52c0" name="a2cb24cfbc2ce41f943cc4ff9de3e52c0"></a>
<a class="el" href="class_s_p___c_o_n_v_e_r_t_e_r.html#a2cb24cfbc2ce41f943cc4ff9de3e52c0">p_word_val</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2cb24cfbc2ce41f943cc4ff9de3e52c0"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial to parallel conversion valid. <br /></td></tr>
<tr class="memitem:a1896e0db5ddb9c40933df30260444e16"><td class="memItemLeft" align="right" valign="top"><a id="a1896e0db5ddb9c40933df30260444e16" name="a1896e0db5ddb9c40933df30260444e16"></a>
<a class="el" href="class_s_p___c_o_n_v_e_r_t_e_r.html#a1896e0db5ddb9c40933df30260444e16">p_data_out</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_p___c_o_n_v_e_r_t_e_r.html#aaf53bafb9b39ad0786cf180774659d2e">g_word_length</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1896e0db5ddb9c40933df30260444e16"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Parallel incomming data word - "MOSI" data. <br /></td></tr>
<tr class="memitem:aa5f782e0370177f4c5a42583bb2d20b8"><td class="memItemLeft" align="right" valign="top"><a id="aa5f782e0370177f4c5a42583bb2d20b8" name="aa5f782e0370177f4c5a42583bb2d20b8"></a>
<a class="el" href="class_s_p___c_o_n_v_e_r_t_e_r.html#aa5f782e0370177f4c5a42583bb2d20b8">p_data_in</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_p___c_o_n_v_e_r_t_e_r.html#aaf53bafb9b39ad0786cf180774659d2e">g_word_length</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa5f782e0370177f4c5a42583bb2d20b8"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Parallel outgoing data word - "MISO" data. <br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >SPI slave Serial/Parallel converter for the custom GOLDi SPI interface. </p>
<p ><br  />
 A SPI slave interface for communication between the GOLDi Lattice FPGA driven control boards and the microcontroller driven control unit. The module contains the shift registers used to transform the incomming and outgoing data between serial und parallel formats. The module is enabled by a logic low presented in the "nCE" input. It registers the "MOSI" data after a rising edge in the "SCLK" input and shifts data to the "MISO" output when a logic low is presented in the "SCLK" input signal. The "SCLK" signal is expected to be in a high state when the SPI interface is idle. The data is shifted following the MSBF convention. The maximum "SCLK" frequency is half the "clk" frequency</p>
<p ><em><b>Latency: 1cyc</b></em> </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="class_s_p___c_o_n_v_e_r_t_e_r.html">SP_CONVERTER</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
