#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002225e89ba50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002225e89bbe0 .scope module, "tb" "tb" 3 61;
 .timescale 0 0;
v000002225e9b4e90_0 .var "clk", 0 0;
v000002225e9b4f30_0 .var "paddr", 31 0;
v000002225e9b5200_0 .var "pen", 0 0;
v000002225e9b5ca0_0 .net "prdata", 31 0, v000002225e9b4350_0;  1 drivers
v000002225e9b55c0_0 .net "pready", 0 0, v000002225e9b43f0_0;  1 drivers
v000002225e9b5d40_0 .var "psel", 0 0;
v000002225e9b5660_0 .net "pslverr", 0 0, v000002225e9b45d0_0;  1 drivers
v000002225e9b5160_0 .var "pwdata", 31 0;
v000002225e9b5de0_0 .var "pwrite", 31 0;
v000002225e9b5a20_0 .var "rst", 0 0;
S_000002225e959c10 .scope module, "dut" "apb_master" 3 73, 3 1 0, S_000002225e89bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "pen";
    .port_info 4 /INPUT 32 "paddr";
    .port_info 5 /INPUT 32 "pwdata";
    .port_info 6 /INPUT 32 "pwrite";
    .port_info 7 /OUTPUT 32 "prdata";
    .port_info 8 /OUTPUT 1 "pready";
    .port_info 9 /OUTPUT 1 "pslverr";
P_000002225e966ef0 .param/l "ACCESS" 0 3 16, C4<100>;
P_000002225e966f28 .param/l "IDLE" 0 3 14, C4<000>;
P_000002225e966f60 .param/l "SETUP" 0 3 15, C4<010>;
v000002225e959ee0_0 .net "clk", 0 0, v000002225e9b4e90_0;  1 drivers
v000002225e959f80 .array "memory", 0 31, 31 0;
v000002225e9b4170_0 .var "ns", 1 0;
v000002225e9b4210_0 .net "paddr", 31 0, v000002225e9b4f30_0;  1 drivers
v000002225e9b42b0_0 .net "pen", 0 0, v000002225e9b5200_0;  1 drivers
v000002225e9b4350_0 .var "prdata", 31 0;
v000002225e9b43f0_0 .var "pready", 0 0;
v000002225e9b4490_0 .var "ps", 1 0;
v000002225e9b4530_0 .net "psel", 0 0, v000002225e9b5d40_0;  1 drivers
v000002225e9b45d0_0 .var "pslverr", 0 0;
v000002225e9b4670_0 .net "pwdata", 31 0, v000002225e9b5160_0;  1 drivers
v000002225e9b4710_0 .net "pwrite", 31 0, v000002225e9b5de0_0;  1 drivers
v000002225e9b47b0_0 .net "rst", 0 0, v000002225e9b5a20_0;  1 drivers
E_000002225e945250/0 .event anyedge, v000002225e9b4490_0, v000002225e9b4530_0, v000002225e9b42b0_0, v000002225e9b4710_0;
v000002225e959f80_0 .array/port v000002225e959f80, 0;
v000002225e959f80_1 .array/port v000002225e959f80, 1;
E_000002225e945250/1 .event anyedge, v000002225e9b4670_0, v000002225e9b4210_0, v000002225e959f80_0, v000002225e959f80_1;
v000002225e959f80_2 .array/port v000002225e959f80, 2;
v000002225e959f80_3 .array/port v000002225e959f80, 3;
v000002225e959f80_4 .array/port v000002225e959f80, 4;
v000002225e959f80_5 .array/port v000002225e959f80, 5;
E_000002225e945250/2 .event anyedge, v000002225e959f80_2, v000002225e959f80_3, v000002225e959f80_4, v000002225e959f80_5;
v000002225e959f80_6 .array/port v000002225e959f80, 6;
v000002225e959f80_7 .array/port v000002225e959f80, 7;
v000002225e959f80_8 .array/port v000002225e959f80, 8;
v000002225e959f80_9 .array/port v000002225e959f80, 9;
E_000002225e945250/3 .event anyedge, v000002225e959f80_6, v000002225e959f80_7, v000002225e959f80_8, v000002225e959f80_9;
v000002225e959f80_10 .array/port v000002225e959f80, 10;
v000002225e959f80_11 .array/port v000002225e959f80, 11;
v000002225e959f80_12 .array/port v000002225e959f80, 12;
v000002225e959f80_13 .array/port v000002225e959f80, 13;
E_000002225e945250/4 .event anyedge, v000002225e959f80_10, v000002225e959f80_11, v000002225e959f80_12, v000002225e959f80_13;
v000002225e959f80_14 .array/port v000002225e959f80, 14;
v000002225e959f80_15 .array/port v000002225e959f80, 15;
v000002225e959f80_16 .array/port v000002225e959f80, 16;
v000002225e959f80_17 .array/port v000002225e959f80, 17;
E_000002225e945250/5 .event anyedge, v000002225e959f80_14, v000002225e959f80_15, v000002225e959f80_16, v000002225e959f80_17;
v000002225e959f80_18 .array/port v000002225e959f80, 18;
v000002225e959f80_19 .array/port v000002225e959f80, 19;
v000002225e959f80_20 .array/port v000002225e959f80, 20;
v000002225e959f80_21 .array/port v000002225e959f80, 21;
E_000002225e945250/6 .event anyedge, v000002225e959f80_18, v000002225e959f80_19, v000002225e959f80_20, v000002225e959f80_21;
v000002225e959f80_22 .array/port v000002225e959f80, 22;
v000002225e959f80_23 .array/port v000002225e959f80, 23;
v000002225e959f80_24 .array/port v000002225e959f80, 24;
v000002225e959f80_25 .array/port v000002225e959f80, 25;
E_000002225e945250/7 .event anyedge, v000002225e959f80_22, v000002225e959f80_23, v000002225e959f80_24, v000002225e959f80_25;
v000002225e959f80_26 .array/port v000002225e959f80, 26;
v000002225e959f80_27 .array/port v000002225e959f80, 27;
v000002225e959f80_28 .array/port v000002225e959f80, 28;
v000002225e959f80_29 .array/port v000002225e959f80, 29;
E_000002225e945250/8 .event anyedge, v000002225e959f80_26, v000002225e959f80_27, v000002225e959f80_28, v000002225e959f80_29;
v000002225e959f80_30 .array/port v000002225e959f80, 30;
v000002225e959f80_31 .array/port v000002225e959f80, 31;
E_000002225e945250/9 .event anyedge, v000002225e959f80_30, v000002225e959f80_31;
E_000002225e945250 .event/or E_000002225e945250/0, E_000002225e945250/1, E_000002225e945250/2, E_000002225e945250/3, E_000002225e945250/4, E_000002225e945250/5, E_000002225e945250/6, E_000002225e945250/7, E_000002225e945250/8, E_000002225e945250/9;
E_000002225e945290 .event posedge, v000002225e959ee0_0;
S_000002225e9b4850 .scope task, "initialize" "initialize" 3 77, 3 77 0, S_000002225e89bbe0;
 .timescale 0 0;
TD_tb.initialize ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002225e9b4e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002225e9b5a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002225e9b5d40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002225e9b4f30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002225e9b5200_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002225e9b5de0_0, 0, 32;
    %end;
S_000002225e9b49e0 .scope task, "read" "read" 3 110, 3 110 0, S_000002225e89bbe0;
 .timescale 0 0;
TD_tb.read ;
    %wait E_000002225e945290;
    %load/vec4 v000002225e9b4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v000002225e9b4f30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002225e9b5d40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002225e9b5de0_0, 0, 32;
    %wait E_000002225e945290;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002225e9b5200_0, 0, 1;
    %vpi_call/w 3 118 "$display", "data_out=%0d,addr=%0d", v000002225e9b5ca0_0, v000002225e9b4f30_0 {0 0 0};
    %wait E_000002225e945290;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002225e9b5200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002225e9b5d40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002225e9b5160_0, 0, 32;
    %end;
S_000002225e9b4b70 .scope task, "reset" "reset" 3 87, 3 87 0, S_000002225e89bbe0;
 .timescale 0 0;
TD_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002225e9b5a20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002225e9b5a20_0, 0, 1;
    %end;
S_000002225e9b4d00 .scope task, "write" "write" 3 93, 3 93 0, S_000002225e89bbe0;
 .timescale 0 0;
TD_tb.write ;
    %wait E_000002225e945290;
    %load/vec4 v000002225e9b4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v000002225e9b4f30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002225e9b5d40_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002225e9b5de0_0, 0, 32;
    %vpi_func 3 99 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %store/vec4 v000002225e9b5160_0, 0, 32;
    %vpi_call/w 3 100 "$display", "data_in=%0d,addr=%0d", v000002225e9b5160_0, v000002225e9b4f30_0 {0 0 0};
    %wait E_000002225e945290;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002225e9b5200_0, 0, 1;
    %wait E_000002225e945290;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002225e9b5200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002225e9b5d40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002225e9b5160_0, 0, 32;
    %end;
    .scope S_000002225e959c10;
T_4 ;
    %wait E_000002225e945290;
    %load/vec4 v000002225e9b47b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002225e9b4490_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002225e9b4170_0;
    %assign/vec4 v000002225e9b4490_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002225e959c10;
T_5 ;
    %wait E_000002225e945250;
    %load/vec4 v000002225e9b4490_0;
    %pad/u 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v000002225e9b4530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002225e9b4170_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002225e9b4170_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v000002225e9b4530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.8, 9;
    %load/vec4 v000002225e9b42b0_0;
    %and;
T_5.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002225e9b4170_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002225e9b43f0_0, 0, 1;
    %load/vec4 v000002225e9b4710_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %load/vec4 v000002225e9b4670_0;
    %ix/getv 3, v000002225e9b4210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002225e959f80, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002225e9b43f0_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %ix/getv 4, v000002225e9b4210_0;
    %load/vec4a v000002225e959f80, 4;
    %assign/vec4 v000002225e9b4350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002225e9b43f0_0, 0;
T_5.10 ;
T_5.6 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000002225e9b4530_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.13, 9;
    %load/vec4 v000002225e9b42b0_0;
    %nor/r;
    %and;
T_5.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002225e9b4170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002225e9b43f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002225e9b4350_0, 0;
T_5.11 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002225e89bbe0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002225e9b4e90_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_000002225e89bbe0;
T_7 ;
    %delay 5, 0;
    %load/vec4 v000002225e9b4e90_0;
    %inv;
    %store/vec4 v000002225e9b4e90_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000002225e89bbe0;
T_8 ;
    %fork TD_tb.initialize, S_000002225e9b4850;
    %join;
    %fork TD_tb.reset, S_000002225e9b4b70;
    %join;
    %fork TD_tb.write, S_000002225e9b4d00;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002225e9b4f30_0, 0, 32;
    %fork TD_tb.read, S_000002225e9b49e0;
    %join;
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "APB\apb_master_design.sv";
