#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Aug  8 17:17:55 2022
# Process ID: 2008
# Current directory: C:/Xilinx/Verification_Projects/Stuck_at_Fault_Detection/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3888 C:\Xilinx\Verification_Projects\Stuck_at_Fault_Detection\lab5\lab5.xpr
# Log file: C:/Xilinx/Verification_Projects/Stuck_at_Fault_Detection/lab5/vivado.log
# Journal file: C:/Xilinx/Verification_Projects/Stuck_at_Fault_Detection/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug  8 17:20:14 2022...
b5/lab5.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/HotBox/Desktop/cecs361/project5/lab5' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys-a7-100t:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Project 1-230] Project 'lab5.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 814.023 ; gain = 191.602
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Verification_Projects/Stuck_at_Fault_Detection/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Circuit_SA1_tb2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Verification_Projects/Stuck_at_Fault_Detection/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Circuit_SA1_tb2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Verification_Projects/Stuck_at_Fault_Detection/Design_Files/Circuit_SA1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Circuit_SA1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Verification_Projects/Stuck_at_Fault_Detection/Simulation_Files/Circuit_SA1_tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Circuit_SA1_tb2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Verification_Projects/Stuck_at_Fault_Detection/lab5/lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Verification_Projects/Stuck_at_Fault_Detection/lab5/lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa1d13c7954641c9be9a2fce18520022 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Circuit_SA1_tb2_behav xil_defaultlib.Circuit_SA1_tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Circuit_SA1
Compiling module xil_defaultlib.Circuit_SA1_tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot Circuit_SA1_tb2_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Verification_Projects/Stuck_at_Fault_Detection/lab5/lab5.sim/sim_1/behav/xsim/xsim.dir/Circuit_SA1_tb2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug  8 17:19:29 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 850.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/Verification_Projects/Stuck_at_Fault_Detection/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Circuit_SA1_tb2_behav -key {Behavioral:sim_1:Functional:Circuit_SA1_tb2} -tclbatch {Circuit_SA1_tb2.tcl} -view {C:/Xilinx/Verification_Projects/Stuck_at_Fault_Detection/lab5/Circuit_SA1_tb2_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Xilinx/Verification_Projects/Stuck_at_Fault_Detection/lab5/Circuit_SA1_tb2_behav1.wcfg
source Circuit_SA1_tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Circuit_SA1_tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 850.441 ; gain = 0.000
