{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "47ac2c06",
   "metadata": {},
   "source": [
    "#   [Py4Hw User Guide](../UserGuide.ipynb)> 6.3 Interactive Workbench\n",
    "###  [Next: 7. Verilog Synthesis / 7.1 RTL Generation](../s07/RTLGeneration.ipynb)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e591e859",
   "metadata": {},
   "source": [
    "The interactive workbench allows to visualize and simulate a circuit"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "1821ea54",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
