{
  "Top": "relu_conv_2d",
  "RtlTop": "relu_conv_2d",
  "RtlPrefix": "",
  "RtlSubPrefix": "relu_conv_2d_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "image": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "image_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "image_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "weights": {
      "index": "1",
      "direction": "inout",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weights_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weights_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "biases": {
      "index": "2",
      "direction": "inout",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "biases_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "biases_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "3",
      "direction": "inout",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3",
      "config_csim -code_analyzer=0",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "relu_conv_2d"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "364533",
    "Latency": "364532"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "relu_conv_2d",
    "Version": "1.0",
    "DisplayName": "Relu_conv_2d",
    "Revision": "2113747283",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_relu_conv_2d_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/CapsuleNetworkAccelerator\/ReLUConv1.cpp",
      "..\/..\/..\/CapsuleNetworkAccelerator\/ReLUConv1.h",
      "..\/..\/..\/CapsuleNetworkAccelerator\/constants.h"
    ],
    "TestBench": ["..\/..\/ReLUConv1TestBench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/relu_conv_2d_control_s_axi.vhd",
      "impl\/vhdl\/relu_conv_2d_conv_2d.vhd",
      "impl\/vhdl\/relu_conv_2d_conv_2d_biases_buffer_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/relu_conv_2d_conv_2d_image_to_convolve_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/relu_conv_2d_conv_2d_output_buffer_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/relu_conv_2d_conv_2d_Pipeline_1.vhd",
      "impl\/vhdl\/relu_conv_2d_conv_2d_Pipeline_2.vhd",
      "impl\/vhdl\/relu_conv_2d_conv_2d_Pipeline_3.vhd",
      "impl\/vhdl\/relu_conv_2d_conv_2d_Pipeline_5.vhd",
      "impl\/vhdl\/relu_conv_2d_conv_2d_Pipeline_VITIS_LOOP_102_3.vhd",
      "impl\/vhdl\/relu_conv_2d_conv_2d_weight_buffer_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/relu_conv_2d_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/relu_conv_2d_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/relu_conv_2d_gmem_m_axi.vhd",
      "impl\/vhdl\/relu_conv_2d_mul_8ns_10ns_17_1_1.vhd",
      "impl\/vhdl\/relu_conv_2d_mul_10ns_12ns_21_1_1.vhd",
      "impl\/vhdl\/relu_conv_2d_mul_32s_32s_48_1_1.vhd",
      "impl\/vhdl\/relu_conv_2d_sparsemux_41_5_32_1_1.vhd",
      "impl\/vhdl\/relu_conv_2d.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/relu_conv_2d_control_s_axi.v",
      "impl\/verilog\/relu_conv_2d_conv_2d.v",
      "impl\/verilog\/relu_conv_2d_conv_2d_biases_buffer_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/relu_conv_2d_conv_2d_image_to_convolve_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/relu_conv_2d_conv_2d_image_to_convolve_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/relu_conv_2d_conv_2d_output_buffer_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/relu_conv_2d_conv_2d_Pipeline_1.v",
      "impl\/verilog\/relu_conv_2d_conv_2d_Pipeline_2.v",
      "impl\/verilog\/relu_conv_2d_conv_2d_Pipeline_3.v",
      "impl\/verilog\/relu_conv_2d_conv_2d_Pipeline_5.v",
      "impl\/verilog\/relu_conv_2d_conv_2d_Pipeline_VITIS_LOOP_102_3.v",
      "impl\/verilog\/relu_conv_2d_conv_2d_weight_buffer_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/relu_conv_2d_conv_2d_weight_buffer_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/relu_conv_2d_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/relu_conv_2d_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/relu_conv_2d_gmem_m_axi.v",
      "impl\/verilog\/relu_conv_2d_mul_8ns_10ns_17_1_1.v",
      "impl\/verilog\/relu_conv_2d_mul_10ns_12ns_21_1_1.v",
      "impl\/verilog\/relu_conv_2d_mul_32s_32s_48_1_1.v",
      "impl\/verilog\/relu_conv_2d_sparsemux_41_5_32_1_1.v",
      "impl\/verilog\/relu_conv_2d.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/relu_conv_2d_v1_0\/data\/relu_conv_2d.mdd",
      "impl\/misc\/drivers\/relu_conv_2d_v1_0\/data\/relu_conv_2d.tcl",
      "impl\/misc\/drivers\/relu_conv_2d_v1_0\/data\/relu_conv_2d.yaml",
      "impl\/misc\/drivers\/relu_conv_2d_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/relu_conv_2d_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/relu_conv_2d_v1_0\/src\/xrelu_conv_2d.c",
      "impl\/misc\/drivers\/relu_conv_2d_v1_0\/src\/xrelu_conv_2d.h",
      "impl\/misc\/drivers\/relu_conv_2d_v1_0\/src\/xrelu_conv_2d_hw.h",
      "impl\/misc\/drivers\/relu_conv_2d_v1_0\/src\/xrelu_conv_2d_linux.c",
      "impl\/misc\/drivers\/relu_conv_2d_v1_0\/src\/xrelu_conv_2d_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/relu_conv_2d_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/relu_conv_2d.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [{
        "Name": "relu_conv_2d_dcmp_64ns_64ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name relu_conv_2d_dcmp_64ns_64ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "image_r_1",
          "access": "W",
          "description": "Data signal of image_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "image_r",
              "access": "W",
              "description": "Bit 31 to 0 of image_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "image_r_2",
          "access": "W",
          "description": "Data signal of image_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "image_r",
              "access": "W",
              "description": "Bit 63 to 32 of image_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "weights_1",
          "access": "W",
          "description": "Data signal of weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weights",
              "access": "W",
              "description": "Bit 31 to 0 of weights"
            }]
        },
        {
          "offset": "0x20",
          "name": "weights_2",
          "access": "W",
          "description": "Data signal of weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weights",
              "access": "W",
              "description": "Bit 63 to 32 of weights"
            }]
        },
        {
          "offset": "0x28",
          "name": "biases_1",
          "access": "W",
          "description": "Data signal of biases",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "biases",
              "access": "W",
              "description": "Bit 31 to 0 of biases"
            }]
        },
        {
          "offset": "0x2c",
          "name": "biases_2",
          "access": "W",
          "description": "Data signal of biases",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "biases",
              "access": "W",
              "description": "Bit 63 to 32 of biases"
            }]
        },
        {
          "offset": "0x34",
          "name": "output_r_1",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 31 to 0 of output_r"
            }]
        },
        {
          "offset": "0x38",
          "name": "output_r_2",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 63 to 32 of output_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "image"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "biases"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "output"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "image"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "512",
          "argName": "image"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "weights"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "512",
          "argName": "weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "biases"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "512",
          "argName": "biases"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "output"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "512",
          "argName": "output"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "relu_conv_2d",
      "BindInstances": "control_s_axi_U gmem_m_axi_U",
      "Instances": [{
          "ModuleName": "conv_2d",
          "InstanceName": "grp_conv_2d_fu_80",
          "BindInstances": "image_to_convolve_U image_to_convolve_1_U image_to_convolve_2_U image_to_convolve_3_U image_to_convolve_4_U image_to_convolve_5_U image_to_convolve_6_U image_to_convolve_7_U image_to_convolve_8_U image_to_convolve_9_U image_to_convolve_10_U image_to_convolve_11_U image_to_convolve_12_U image_to_convolve_13_U image_to_convolve_14_U image_to_convolve_15_U image_to_convolve_16_U image_to_convolve_17_U image_to_convolve_18_U image_to_convolve_19_U image_to_convolve_20_U image_to_convolve_21_U image_to_convolve_22_U image_to_convolve_23_U image_to_convolve_24_U image_to_convolve_25_U image_to_convolve_26_U image_to_convolve_27_U output_buffer_U weight_buffer_U weight_buffer_1_U weight_buffer_2_U weight_buffer_3_U weight_buffer_4_U weight_buffer_5_U weight_buffer_6_U weight_buffer_7_U weight_buffer_8_U biases_buffer_U add_ln93_1_fu_3698_p2 icmp_ln93_fu_3704_p2 add_ln93_fu_3710_p2 mul_8ns_10ns_17_1_1_U581 empty_72_fu_4029_p2 empty_73_fu_4044_p2 empty_74_fu_3765_p2 empty_75_fu_3795_p2 empty_76_fu_3825_p2 empty_77_fu_3855_p2 empty_78_fu_3885_p2 empty_79_fu_3915_p2 empty_80_fu_3945_p2 empty_81_fu_3975_p2 icmp_ln99_fu_4051_p2",
          "Instances": [
            {
              "ModuleName": "conv_2d_Pipeline_1",
              "InstanceName": "grp_conv_2d_Pipeline_1_fu_3274",
              "BindInstances": "exitcond538_fu_612_p2 empty_fu_618_p2 next_mul_fu_685_p2 empty_68_fu_632_p2 next_urem_fu_638_p2 empty_63_fu_644_p2 idx_urem_fu_650_p3"
            },
            {
              "ModuleName": "conv_2d_Pipeline_2",
              "InstanceName": "grp_conv_2d_Pipeline_2_fu_3309",
              "BindInstances": "exitcond527_fu_120_p2 empty_fu_126_p2 empty_62_fu_136_p2"
            },
            {
              "ModuleName": "conv_2d_Pipeline_3",
              "InstanceName": "grp_conv_2d_Pipeline_3_fu_3317",
              "BindInstances": "exitcond184_fu_292_p2 empty_fu_298_p2 empty_52_fu_308_p2 next_mul10679_fu_393_p2 empty_54_fu_330_p2 empty_56_fu_433_p2 next_urem10681_fu_350_p2 empty_51_fu_356_p2 idx_urem10682_fu_362_p3"
            },
            {
              "ModuleName": "conv_2d_Pipeline_VITIS_LOOP_102_3",
              "InstanceName": "grp_conv_2d_Pipeline_VITIS_LOOP_102_3_fu_3334",
              "BindInstances": "icmp_ln102_fu_15564_p2 add_ln102_fu_15570_p2 empty_39_fu_15592_p2 sparsemux_41_5_32_1_1_U128 mul_32s_32s_48_1_1_U47 add_ln115_fu_15691_p2 mul_10ns_12ns_21_1_1_U129 sparsemux_41_5_32_1_1_U201 mul_32s_32s_48_1_1_U48 add_ln116_fu_19146_p2 add_ln115_1_fu_16402_p2 mul_10ns_12ns_21_1_1_U147 sparsemux_41_5_32_1_1_U202 mul_32s_32s_48_1_1_U49 add_ln116_1_fu_19262_p2 add_ln115_2_fu_16451_p2 mul_10ns_12ns_21_1_1_U148 sparsemux_41_5_32_1_1_U203 mul_32s_32s_48_1_1_U50 add_ln116_2_fu_25373_p2 add_ln115_3_fu_16500_p2 mul_10ns_12ns_21_1_1_U149 sparsemux_41_5_32_1_1_U204 mul_32s_32s_48_1_1_U51 add_ln116_3_fu_25396_p2 add_ln115_4_fu_16549_p2 mul_10ns_12ns_21_1_1_U150 sparsemux_41_5_32_1_1_U205 mul_32s_32s_48_1_1_U52 add_ln116_4_fu_25419_p2 add_ln115_5_fu_16598_p2 mul_10ns_12ns_21_1_1_U151 sparsemux_41_5_32_1_1_U206 mul_32s_32s_48_1_1_U53 add_ln116_5_fu_25446_p2 add_ln115_6_fu_16647_p2 mul_10ns_12ns_21_1_1_U152 sparsemux_41_5_32_1_1_U207 mul_32s_32s_48_1_1_U54 add_ln116_6_fu_25474_p2 add_ln115_7_fu_15732_p2 mul_10ns_12ns_21_1_1_U130 sparsemux_41_5_32_1_1_U208 mul_32s_32s_48_1_1_U55 add_ln116_7_fu_25502_p2 tmp1_fu_15763_p2 empty_40_fu_15773_p2 sparsemux_41_5_32_1_1_U273 mul_32s_32s_48_1_1_U56 add_ln116_8_fu_25605_p2 add_ln115_8_fu_15779_p2 mul_10ns_12ns_21_1_1_U131 sparsemux_41_5_32_1_1_U209 mul_32s_32s_48_1_1_U57 add_ln116_9_fu_25628_p2 add_ln115_9_fu_16696_p2 mul_10ns_12ns_21_1_1_U153 sparsemux_41_5_32_1_1_U210 mul_32s_32s_48_1_1_U58 add_ln116_10_fu_25651_p2 add_ln115_10_fu_16745_p2 mul_10ns_12ns_21_1_1_U154 sparsemux_41_5_32_1_1_U211 mul_32s_32s_48_1_1_U59 add_ln116_11_fu_25678_p2 add_ln115_11_fu_16794_p2 mul_10ns_12ns_21_1_1_U155 sparsemux_41_5_32_1_1_U212 mul_32s_32s_48_1_1_U60 add_ln116_12_fu_25706_p2 add_ln115_12_fu_16843_p2 mul_10ns_12ns_21_1_1_U156 sparsemux_41_5_32_1_1_U213 mul_32s_32s_48_1_1_U61 add_ln116_13_fu_25734_p2 add_ln115_13_fu_16892_p2 mul_10ns_12ns_21_1_1_U157 sparsemux_41_5_32_1_1_U214 mul_32s_32s_48_1_1_U62 add_ln116_14_fu_25836_p2 add_ln115_14_fu_16941_p2 mul_10ns_12ns_21_1_1_U158 sparsemux_41_5_32_1_1_U215 mul_32s_32s_48_1_1_U63 add_ln116_15_fu_25859_p2 add_ln115_15_fu_15810_p2 mul_10ns_12ns_21_1_1_U132 sparsemux_41_5_32_1_1_U216 mul_32s_32s_48_1_1_U64 add_ln116_16_fu_25882_p2 tmp2_fu_15841_p2 empty_41_fu_15851_p2 sparsemux_41_5_32_1_1_U274 mul_32s_32s_48_1_1_U65 add_ln116_17_fu_25909_p2 add_ln115_16_fu_15857_p2 mul_10ns_12ns_21_1_1_U133 sparsemux_41_5_32_1_1_U217 mul_32s_32s_48_1_1_U66 add_ln116_18_fu_25937_p2 add_ln115_17_fu_16990_p2 mul_10ns_12ns_21_1_1_U159 sparsemux_41_5_32_1_1_U218 mul_32s_32s_48_1_1_U67 add_ln116_19_fu_25965_p2 add_ln115_18_fu_17039_p2 mul_10ns_12ns_21_1_1_U160 sparsemux_41_5_32_1_1_U219 mul_32s_32s_48_1_1_U68 add_ln116_20_fu_26000_p2 add_ln115_19_fu_17088_p2 mul_10ns_12ns_21_1_1_U161 sparsemux_41_5_32_1_1_U220 mul_32s_32s_48_1_1_U69 add_ln116_21_fu_26023_p2 add_ln115_20_fu_17137_p2 mul_10ns_12ns_21_1_1_U162 sparsemux_41_5_32_1_1_U221 mul_32s_32s_48_1_1_U70 add_ln116_22_fu_26046_p2 add_ln115_21_fu_17186_p2 mul_10ns_12ns_21_1_1_U163 sparsemux_41_5_32_1_1_U222 mul_32s_32s_48_1_1_U71 add_ln116_23_fu_26073_p2 add_ln115_22_fu_17235_p2 mul_10ns_12ns_21_1_1_U164 sparsemux_41_5_32_1_1_U223 mul_32s_32s_48_1_1_U72 add_ln116_24_fu_26101_p2 add_ln115_23_fu_15888_p2 mul_10ns_12ns_21_1_1_U134 sparsemux_41_5_32_1_1_U224 mul_32s_32s_48_1_1_U73 add_ln116_25_fu_26129_p2 tmp3_fu_15919_p2 empty_42_fu_15929_p2 sparsemux_41_5_32_1_1_U275 mul_32s_32s_48_1_1_U74 add_ln116_26_fu_26232_p2 add_ln115_24_fu_15935_p2 mul_10ns_12ns_21_1_1_U135 sparsemux_41_5_32_1_1_U225 mul_32s_32s_48_1_1_U75 add_ln116_27_fu_26255_p2 add_ln115_25_fu_17284_p2 mul_10ns_12ns_21_1_1_U165 sparsemux_41_5_32_1_1_U226 mul_32s_32s_48_1_1_U76 add_ln116_28_fu_26278_p2 add_ln115_26_fu_17333_p2 mul_10ns_12ns_21_1_1_U166 sparsemux_41_5_32_1_1_U227 mul_32s_32s_48_1_1_U77 add_ln116_29_fu_26305_p2 add_ln115_27_fu_17382_p2 mul_10ns_12ns_21_1_1_U167 sparsemux_41_5_32_1_1_U228 mul_32s_32s_48_1_1_U78 add_ln116_30_fu_26333_p2 add_ln115_28_fu_17431_p2 mul_10ns_12ns_21_1_1_U168 sparsemux_41_5_32_1_1_U229 mul_32s_32s_48_1_1_U79 add_ln116_31_fu_26361_p2 add_ln115_29_fu_17480_p2 mul_10ns_12ns_21_1_1_U169 sparsemux_41_5_32_1_1_U230 mul_32s_32s_48_1_1_U80 add_ln116_32_fu_26463_p2 add_ln115_30_fu_17529_p2 mul_10ns_12ns_21_1_1_U170 sparsemux_41_5_32_1_1_U231 mul_32s_32s_48_1_1_U81 add_ln116_33_fu_26486_p2 add_ln115_31_fu_15966_p2 mul_10ns_12ns_21_1_1_U136 sparsemux_41_5_32_1_1_U232 mul_32s_32s_48_1_1_U82 add_ln116_34_fu_26509_p2 tmp4_fu_15997_p2 empty_43_fu_16007_p2 sparsemux_41_5_32_1_1_U276 mul_32s_32s_48_1_1_U83 add_ln116_35_fu_26536_p2 add_ln115_32_fu_16013_p2 mul_10ns_12ns_21_1_1_U137 sparsemux_41_5_32_1_1_U233 mul_32s_32s_48_1_1_U84 add_ln116_36_fu_26564_p2 add_ln115_33_fu_17578_p2 mul_10ns_12ns_21_1_1_U171 sparsemux_41_5_32_1_1_U234 mul_32s_32s_48_1_1_U85 add_ln116_37_fu_26592_p2 add_ln115_34_fu_17627_p2 mul_10ns_12ns_21_1_1_U172 sparsemux_41_5_32_1_1_U235 mul_32s_32s_48_1_1_U86 add_ln116_38_fu_26627_p2 add_ln115_35_fu_17676_p2 mul_10ns_12ns_21_1_1_U173 sparsemux_41_5_32_1_1_U236 mul_32s_32s_48_1_1_U87 add_ln116_39_fu_26650_p2 add_ln115_36_fu_17725_p2 mul_10ns_12ns_21_1_1_U174 sparsemux_41_5_32_1_1_U237 mul_32s_32s_48_1_1_U88 add_ln116_40_fu_26673_p2 add_ln115_37_fu_17774_p2 mul_10ns_12ns_21_1_1_U175 sparsemux_41_5_32_1_1_U238 mul_32s_32s_48_1_1_U89 add_ln116_41_fu_26700_p2 add_ln115_38_fu_17823_p2 mul_10ns_12ns_21_1_1_U176 sparsemux_41_5_32_1_1_U239 mul_32s_32s_48_1_1_U90 add_ln116_42_fu_26728_p2 add_ln115_39_fu_16044_p2 mul_10ns_12ns_21_1_1_U138 sparsemux_41_5_32_1_1_U240 mul_32s_32s_48_1_1_U91 add_ln116_43_fu_26756_p2 tmp5_fu_16075_p2 empty_44_fu_16085_p2 sparsemux_41_5_32_1_1_U277 mul_32s_32s_48_1_1_U92 add_ln116_44_fu_26859_p2 add_ln115_40_fu_16091_p2 mul_10ns_12ns_21_1_1_U139 sparsemux_41_5_32_1_1_U241 mul_32s_32s_48_1_1_U93 add_ln116_45_fu_26882_p2 add_ln115_41_fu_17872_p2 mul_10ns_12ns_21_1_1_U177 sparsemux_41_5_32_1_1_U242 mul_32s_32s_48_1_1_U94 add_ln116_46_fu_26905_p2 add_ln115_42_fu_17921_p2 mul_10ns_12ns_21_1_1_U178 sparsemux_41_5_32_1_1_U243 mul_32s_32s_48_1_1_U95 add_ln116_47_fu_26932_p2 add_ln115_43_fu_17970_p2 mul_10ns_12ns_21_1_1_U179 sparsemux_41_5_32_1_1_U244 mul_32s_32s_48_1_1_U96 add_ln116_48_fu_26960_p2 add_ln115_44_fu_18019_p2 mul_10ns_12ns_21_1_1_U180 sparsemux_41_5_32_1_1_U245 mul_32s_32s_48_1_1_U97 add_ln116_49_fu_26988_p2 add_ln115_45_fu_18068_p2 mul_10ns_12ns_21_1_1_U181 sparsemux_41_5_32_1_1_U246 mul_32s_32s_48_1_1_U98 add_ln116_50_fu_27090_p2 add_ln115_46_fu_18117_p2 mul_10ns_12ns_21_1_1_U182 sparsemux_41_5_32_1_1_U247 mul_32s_32s_48_1_1_U99 add_ln116_51_fu_27113_p2 add_ln115_47_fu_16122_p2 mul_10ns_12ns_21_1_1_U140 sparsemux_41_5_32_1_1_U248 mul_32s_32s_48_1_1_U100 add_ln116_52_fu_27136_p2 tmp6_fu_16153_p2 empty_45_fu_16163_p2 sparsemux_41_5_32_1_1_U278 mul_32s_32s_48_1_1_U101 add_ln116_53_fu_27163_p2 add_ln115_48_fu_16169_p2 mul_10ns_12ns_21_1_1_U141 sparsemux_41_5_32_1_1_U249 mul_32s_32s_48_1_1_U102 add_ln116_54_fu_27191_p2 add_ln115_49_fu_18166_p2 mul_10ns_12ns_21_1_1_U183 sparsemux_41_5_32_1_1_U250 mul_32s_32s_48_1_1_U103 add_ln116_55_fu_27219_p2 add_ln115_50_fu_18215_p2 mul_10ns_12ns_21_1_1_U184 sparsemux_41_5_32_1_1_U251 mul_32s_32s_48_1_1_U104 add_ln116_56_fu_27254_p2 add_ln115_51_fu_18264_p2 mul_10ns_12ns_21_1_1_U185 sparsemux_41_5_32_1_1_U252 mul_32s_32s_48_1_1_U105 add_ln116_57_fu_27277_p2 add_ln115_52_fu_18313_p2 mul_10ns_12ns_21_1_1_U186 sparsemux_41_5_32_1_1_U253 mul_32s_32s_48_1_1_U106 add_ln116_58_fu_27300_p2 add_ln115_53_fu_18362_p2 mul_10ns_12ns_21_1_1_U187 sparsemux_41_5_32_1_1_U254 mul_32s_32s_48_1_1_U107 add_ln116_59_fu_27327_p2 add_ln115_54_fu_18411_p2 mul_10ns_12ns_21_1_1_U188 sparsemux_41_5_32_1_1_U255 mul_32s_32s_48_1_1_U108 add_ln116_60_fu_27355_p2 add_ln115_55_fu_16200_p2 mul_10ns_12ns_21_1_1_U142 sparsemux_41_5_32_1_1_U256 mul_32s_32s_48_1_1_U109 add_ln116_61_fu_27383_p2 tmp7_fu_16231_p2 empty_46_fu_16245_p2 sparsemux_41_5_32_1_1_U279 mul_32s_32s_48_1_1_U110 add_ln116_62_fu_27486_p2 add_ln115_56_fu_16251_p2 mul_10ns_12ns_21_1_1_U143 sparsemux_41_5_32_1_1_U257 mul_32s_32s_48_1_1_U111 add_ln116_63_fu_27509_p2 add_ln115_57_fu_18460_p2 mul_10ns_12ns_21_1_1_U189 sparsemux_41_5_32_1_1_U258 mul_32s_32s_48_1_1_U112 add_ln116_64_fu_27532_p2 add_ln115_58_fu_18509_p2 mul_10ns_12ns_21_1_1_U190 sparsemux_41_5_32_1_1_U259 mul_32s_32s_48_1_1_U113 add_ln116_65_fu_27559_p2 add_ln115_59_fu_18558_p2 mul_10ns_12ns_21_1_1_U191 sparsemux_41_5_32_1_1_U260 mul_32s_32s_48_1_1_U114 add_ln116_66_fu_27587_p2 add_ln115_60_fu_18607_p2 mul_10ns_12ns_21_1_1_U192 sparsemux_41_5_32_1_1_U261 mul_32s_32s_48_1_1_U115 add_ln116_67_fu_27615_p2 add_ln115_61_fu_18656_p2 mul_10ns_12ns_21_1_1_U193 sparsemux_41_5_32_1_1_U262 mul_32s_32s_48_1_1_U116 add_ln116_68_fu_27717_p2 add_ln115_62_fu_18705_p2 mul_10ns_12ns_21_1_1_U194 sparsemux_41_5_32_1_1_U263 mul_32s_32s_48_1_1_U117 add_ln116_69_fu_27740_p2 add_ln115_63_fu_16282_p2 mul_10ns_12ns_21_1_1_U144 sparsemux_41_5_32_1_1_U264 mul_32s_32s_48_1_1_U118 add_ln116_70_fu_27763_p2 empty_47_fu_16329_p2 sparsemux_41_5_32_1_1_U280 mul_32s_32s_48_1_1_U119 add_ln116_71_fu_27790_p2 add_ln115_64_fu_16335_p2 mul_10ns_12ns_21_1_1_U145 sparsemux_41_5_32_1_1_U265 mul_32s_32s_48_1_1_U120 add_ln116_72_fu_27818_p2 add_ln115_65_fu_18754_p2 mul_10ns_12ns_21_1_1_U195 sparsemux_41_5_32_1_1_U266 mul_32s_32s_48_1_1_U121 add_ln116_73_fu_27846_p2 add_ln115_66_fu_18803_p2 mul_10ns_12ns_21_1_1_U196 sparsemux_41_5_32_1_1_U267 mul_32s_32s_48_1_1_U122 add_ln116_74_fu_27881_p2 add_ln115_67_fu_18852_p2 mul_10ns_12ns_21_1_1_U197 sparsemux_41_5_32_1_1_U268 mul_32s_32s_48_1_1_U123 add_ln116_75_fu_27904_p2 add_ln115_68_fu_18901_p2 mul_10ns_12ns_21_1_1_U198 sparsemux_41_5_32_1_1_U269 mul_32s_32s_48_1_1_U124 add_ln116_76_fu_27927_p2 add_ln115_69_fu_18950_p2 mul_10ns_12ns_21_1_1_U199 sparsemux_41_5_32_1_1_U270 mul_32s_32s_48_1_1_U125 add_ln116_77_fu_27954_p2 add_ln115_70_fu_18999_p2 mul_10ns_12ns_21_1_1_U200 sparsemux_41_5_32_1_1_U271 mul_32s_32s_48_1_1_U126 add_ln116_78_fu_27982_p2 add_ln115_71_fu_16366_p2 mul_10ns_12ns_21_1_1_U146 sparsemux_41_5_32_1_1_U272 mul_32s_32s_48_1_1_U127 add_ln116_79_fu_28010_p2 add_ln121_fu_28026_p2 icmp_ln48_fu_28030_p2 sub_ln48_fu_28044_p2 select_ln48_fu_28050_p3 tmp_2_fu_28068_p3 sub_ln48_1_fu_28080_p2 add_ln48_fu_28086_p2 icmp_ln48_1_fu_28102_p2 sub_ln48_4_fu_28112_p2 lshr_ln48_2_fu_28122_p2 and_ln48_2_fu_28128_p2 icmp_ln48_2_fu_28134_p2 phi_ln48_fu_28140_p2 xor_ln48_fu_28154_p2 and_ln48_fu_28168_p2 or_ln48_fu_28174_p2 icmp_ln48_3_fu_28188_p2 add_ln48_1_fu_28194_p2 lshr_ln48_fu_28212_p2 sub_ln48_2_fu_28200_p2 shl_ln48_fu_28221_p2 cond46_i_i_i_fu_28227_p3 add_ln48_2_fu_28237_p2 select_ln48_1_fu_28265_p3 icmp_ln48_4_fu_28318_p2 icmp_ln48_5_fu_28324_p2 or_ln48_1_fu_28333_p2 dcmp_64ns_64ns_1_2_no_dsp_1_U46 and_ln48_1_fu_28337_p2 select_ln48_2_fu_28343_p3 phi_ln48_1_fu_28350_p3"
            },
            {
              "ModuleName": "conv_2d_Pipeline_5",
              "InstanceName": "grp_conv_2d_Pipeline_5_fu_3631",
              "BindInstances": "exitcond3_fu_118_p2 empty_fu_124_p2 empty_50_fu_139_p2 empty_48_fu_187_p3"
            }
          ]
        }]
    },
    "Info": {
      "conv_2d_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2d_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2d_Pipeline_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2d_Pipeline_VITIS_LOOP_102_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2d_Pipeline_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2d": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_conv_2d": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv_2d_Pipeline_1": {
        "Latency": {
          "LatencyBest": "787",
          "LatencyAvg": "787",
          "LatencyWorst": "787",
          "PipelineII": "785",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "784",
            "Latency": "785",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "1074",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "222",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv_2d_Pipeline_2": {
        "Latency": {
          "LatencyBest": "259",
          "LatencyAvg": "259",
          "LatencyWorst": "259",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "256",
            "Latency": "257",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "1028",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "121",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv_2d_Pipeline_3": {
        "Latency": {
          "LatencyBest": "155",
          "LatencyAvg": "155",
          "LatencyWorst": "155",
          "PipelineII": "82",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "81",
            "Latency": "153",
            "PipelineII": "1",
            "PipelineDepth": "74"
          }],
        "Area": {
          "FF": "884",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "2498",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv_2d_Pipeline_VITIS_LOOP_102_3": {
        "Latency": {
          "LatencyBest": "39",
          "LatencyAvg": "39",
          "LatencyWorst": "39",
          "PipelineII": "21",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.015"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_102_3",
            "TripCount": "20",
            "Latency": "37",
            "PipelineII": "1",
            "PipelineDepth": "19"
          }],
        "Area": {
          "DSP": "396",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "15",
          "FF": "13344",
          "AVAIL_FF": "548160",
          "UTIL_FF": "2",
          "LUT": "28068",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "10",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv_2d_Pipeline_5": {
        "Latency": {
          "LatencyBest": "102403",
          "LatencyAvg": "102403",
          "LatencyWorst": "102403",
          "PipelineII": "102401",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "102400",
            "Latency": "102401",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "536",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "593",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv_2d": {
        "Latency": {
          "LatencyBest": "364530",
          "LatencyAvg": "364530",
          "LatencyWorst": "364530",
          "PipelineII": "364530",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_93_1",
            "TripCount": "256",
            "Latency": "260864",
            "PipelineII": "",
            "PipelineDepth": "1019",
            "Loops": [{
                "Name": "VITIS_LOOP_99_2",
                "TripCount": "20",
                "Latency": "859",
                "PipelineII": "",
                "PipelineDepth": "43"
              }]
          }],
        "Area": {
          "BRAM_18K": "185",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "10",
          "DSP": "396",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "15",
          "FF": "36409",
          "AVAIL_FF": "548160",
          "UTIL_FF": "6",
          "LUT": "38530",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "14",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "relu_conv_2d": {
        "Latency": {
          "LatencyBest": "364532",
          "LatencyAvg": "364532",
          "LatencyWorst": "364532",
          "PipelineII": "364533",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "243",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "13",
          "DSP": "396",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "15",
          "FF": "38460",
          "AVAIL_FF": "548160",
          "UTIL_FF": "7",
          "LUT": "40845",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "14",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-09-23 10:23:36 NZST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
