TimeQuest Timing Analyzer report for AXI_PROJECT
Tue Nov 11 09:40:24 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'ACLK'
 12. Slow Model Setup: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 13. Slow Model Setup: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 14. Slow Model Setup: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'
 15. Slow Model Setup: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'
 16. Slow Model Hold: 'ACLK'
 17. Slow Model Hold: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'
 18. Slow Model Hold: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'
 19. Slow Model Hold: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 20. Slow Model Hold: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 21. Slow Model Minimum Pulse Width: 'ACLK'
 22. Slow Model Minimum Pulse Width: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'
 23. Slow Model Minimum Pulse Width: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 24. Slow Model Minimum Pulse Width: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'
 25. Slow Model Minimum Pulse Width: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Fast Model Setup Summary
 31. Fast Model Hold Summary
 32. Fast Model Recovery Summary
 33. Fast Model Removal Summary
 34. Fast Model Minimum Pulse Width Summary
 35. Fast Model Setup: 'ACLK'
 36. Fast Model Setup: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 37. Fast Model Setup: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 38. Fast Model Setup: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'
 39. Fast Model Setup: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'
 40. Fast Model Hold: 'ACLK'
 41. Fast Model Hold: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'
 42. Fast Model Hold: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 43. Fast Model Hold: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'
 44. Fast Model Hold: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 45. Fast Model Minimum Pulse Width: 'ACLK'
 46. Fast Model Minimum Pulse Width: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'
 47. Fast Model Minimum Pulse Width: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 48. Fast Model Minimum Pulse Width: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'
 49. Fast Model Minimum Pulse Width: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; AXI_PROJECT                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ACLK                                                                                                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ACLK }                                                                                                                                      ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] } ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR }                                                            ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT }                                                           ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR }                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                                            ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                                ; Note                    ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; INF MHz    ; 245.82 MHz      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; limit due to hold check ;
; 170.53 MHz ; 170.53 MHz      ; ACLK                                                                                                                                      ;                         ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                                                                                      ; -4.864 ; -938.483      ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; -2.085 ; -17.910       ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; -1.773 ; -8.423        ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -1.293 ; -8.679        ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; -0.309 ; -3.038        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                                                                                      ; -2.539 ; -127.948      ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -2.034 ; -14.340       ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; 0.283  ; 0.000         ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0.328  ; 0.000         ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0.589  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                                                                                      ; -1.627 ; -643.288      ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500  ; 0.000         ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0.500  ; 0.000         ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; 0.500  ; 0.000         ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0.500  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ACLK'                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.864 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[18]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]    ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 5.905      ;
; -4.854 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[23]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]    ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.892      ;
; -4.828 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[21]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]    ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.866      ;
; -4.816 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[0]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]    ; ACLK         ; ACLK        ; 1.000        ; -0.002     ; 5.850      ;
; -4.805 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[10]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]    ; ACLK         ; ACLK        ; 1.000        ; 0.007      ; 5.848      ;
; -4.785 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[1]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]    ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 5.826      ;
; -4.770 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[20]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]    ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.808      ;
; -4.769 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[8]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]    ; ACLK         ; ACLK        ; 1.000        ; 0.007      ; 5.812      ;
; -4.761 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[22]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]    ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.799      ;
; -4.757 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[18]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]    ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.795      ;
; -4.749 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[20]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3]    ; ACLK         ; ACLK        ; 1.000        ; -0.005     ; 5.780      ;
; -4.745 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[1]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]    ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.783      ;
; -4.740 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[22]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3]    ; ACLK         ; ACLK        ; 1.000        ; -0.005     ; 5.771      ;
; -4.716 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[20]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[2]    ; ACLK         ; ACLK        ; 1.000        ; -0.005     ; 5.747      ;
; -4.716 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[6]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]    ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 5.755      ;
; -4.715 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[12]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]    ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 5.756      ;
; -4.682 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[18]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[2]    ; ACLK         ; ACLK        ; 1.000        ; -0.005     ; 5.713      ;
; -4.662 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[19]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]    ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 5.701      ;
; -4.657 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[7]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6]    ; ACLK         ; ACLK        ; 1.000        ; -0.010     ; 5.683      ;
; -4.632 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[0]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]    ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.670      ;
; -4.631 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[1]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]    ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.669      ;
; -4.628 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[1]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]    ; ACLK         ; ACLK        ; 1.000        ; 0.001      ; 5.665      ;
; -4.613 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[1]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[2]    ; ACLK         ; ACLK        ; 1.000        ; -0.005     ; 5.644      ;
; -4.610 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[1]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3]    ; ACLK         ; ACLK        ; 1.000        ; -0.005     ; 5.641      ;
; -4.608 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[17]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]    ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 5.647      ;
; -4.598 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[16]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]    ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 5.639      ;
; -4.591 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[19]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]    ; ACLK         ; ACLK        ; 1.000        ; 0.007      ; 5.634      ;
; -4.574 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[12]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]    ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.612      ;
; -4.567 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[7]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]    ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.605      ;
; -4.552 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[18]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]    ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.590      ;
; -4.544 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[9]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]    ; ACLK         ; ACLK        ; 1.000        ; 0.007      ; 5.587      ;
; -4.542 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[21]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]    ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.580      ;
; -4.538 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[12]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]    ; ACLK         ; ACLK        ; 1.000        ; 0.001      ; 5.575      ;
; -4.537 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[17]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]    ; ACLK         ; ACLK        ; 1.000        ; 0.007      ; 5.580      ;
; -4.528 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[8]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]    ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 5.567      ;
; -4.524 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[21]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[2]    ; ACLK         ; ACLK        ; 1.000        ; -0.005     ; 5.555      ;
; -4.521 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[21]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3]    ; ACLK         ; ACLK        ; 1.000        ; -0.005     ; 5.552      ;
; -4.515 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[11]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]    ; ACLK         ; ACLK        ; 1.000        ; 0.007      ; 5.558      ;
; -4.505 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[20]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]    ; ACLK         ; ACLK        ; 1.000        ; 0.001      ; 5.542      ;
; -4.502 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[15]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]    ; ACLK         ; ACLK        ; 1.000        ; 0.004      ; 5.542      ;
; -4.501 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[20]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]    ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.539      ;
; -4.492 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[22]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]    ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.530      ;
; -4.491 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[16]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]    ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.529      ;
; -4.484 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[19]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]    ; ACLK         ; ACLK        ; 1.000        ; 0.004      ; 5.524      ;
; -4.471 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[18]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]    ; ACLK         ; ACLK        ; 1.000        ; 0.001      ; 5.508      ;
; -4.466 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[19]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]    ; ACLK         ; ACLK        ; 1.000        ; 0.004      ; 5.506      ;
; -4.464 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[7]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]    ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 5.505      ;
; -4.462 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[17]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]    ; ACLK         ; ACLK        ; 1.000        ; 0.004      ; 5.502      ;
; -4.452 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[10]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]    ; ACLK         ; ACLK        ; 1.000        ; 0.004      ; 5.492      ;
; -4.448 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[19]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[2]    ; ACLK         ; ACLK        ; 1.000        ; -0.003     ; 5.481      ;
; -4.445 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[19]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3]    ; ACLK         ; ACLK        ; 1.000        ; -0.003     ; 5.478      ;
; -4.431 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[7]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]    ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.469      ;
; -4.430 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[17]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]    ; ACLK         ; ACLK        ; 1.000        ; 0.004      ; 5.470      ;
; -4.425 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[4]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]    ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.463      ;
; -4.416 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[8]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]    ; ACLK         ; ACLK        ; 1.000        ; 0.004      ; 5.456      ;
; -4.410 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[23]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]    ; ACLK         ; ACLK        ; 1.000        ; 0.001      ; 5.447      ;
; -4.404 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[2]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]    ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.442      ;
; -4.402 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[5]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]    ; ACLK         ; ACLK        ; 1.000        ; -0.002     ; 5.436      ;
; -4.392 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[4]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.001     ; 5.427      ;
; -4.384 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[21]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]    ; ACLK         ; ACLK        ; 1.000        ; 0.001      ; 5.421      ;
; -4.373 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[7]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]    ; ACLK         ; ACLK        ; 1.000        ; 0.001      ; 5.410      ;
; -4.363 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[13]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]    ; ACLK         ; ACLK        ; 1.000        ; 0.004      ; 5.403      ;
; -4.359 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[8]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6]    ; ACLK         ; ACLK        ; 1.000        ; -0.008     ; 5.387      ;
; -4.348 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[7]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3]    ; ACLK         ; ACLK        ; 1.000        ; -0.005     ; 5.379      ;
; -4.345 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[9]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]    ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 5.384      ;
; -4.342 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[27]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.006     ; 5.372      ;
; -4.332 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[6]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]    ; ACLK         ; ACLK        ; 1.000        ; 0.007      ; 5.375      ;
; -4.328 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[11]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]    ; ACLK         ; ACLK        ; 1.000        ; 0.004      ; 5.368      ;
; -4.327 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[10]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]    ; ACLK         ; ACLK        ; 1.000        ; 0.004      ; 5.367      ;
; -4.316 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[11]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]    ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 5.355      ;
; -4.305 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[25]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.006     ; 5.335      ;
; -4.301 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[13]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3]    ; ACLK         ; ACLK        ; 1.000        ; -0.003     ; 5.334      ;
; -4.299 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[6]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]    ; ACLK         ; ACLK        ; 1.000        ; 0.004      ; 5.339      ;
; -4.298 ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave3 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[9]  ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 5.339      ;
; -4.298 ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave3 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[8]  ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 5.339      ;
; -4.298 ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave3 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[10] ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 5.339      ;
; -4.298 ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave3 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[17] ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 5.339      ;
; -4.298 ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave3 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[15] ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 5.339      ;
; -4.298 ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave3 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[11] ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 5.339      ;
; -4.298 ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave3 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[13] ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 5.339      ;
; -4.298 ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave3 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[19] ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 5.339      ;
; -4.298 ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave3 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[6]  ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 5.339      ;
; -4.294 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[1]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6]    ; ACLK         ; ACLK        ; 1.000        ; -0.010     ; 5.320      ;
; -4.291 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[8]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]    ; ACLK         ; ACLK        ; 1.000        ; 0.004      ; 5.331      ;
; -4.289 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[13]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]    ; ACLK         ; ACLK        ; 1.000        ; 0.007      ; 5.332      ;
; -4.289 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[23]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3]    ; ACLK         ; ACLK        ; 1.000        ; -0.005     ; 5.320      ;
; -4.286 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[16]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]    ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.324      ;
; -4.283 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[0]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.001     ; 5.318      ;
; -4.282 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[16]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]    ; ACLK         ; ACLK        ; 1.000        ; 0.001      ; 5.319      ;
; -4.279 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[0]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6]    ; ACLK         ; ACLK        ; 1.000        ; -0.013     ; 5.302      ;
; -4.272 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[22]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[2]    ; ACLK         ; ACLK        ; 1.000        ; -0.005     ; 5.303      ;
; -4.266 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[11]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3]    ; ACLK         ; ACLK        ; 1.000        ; -0.003     ; 5.299      ;
; -4.264 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[20]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6]    ; ACLK         ; ACLK        ; 1.000        ; -0.010     ; 5.290      ;
; -4.259 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[10]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]    ; ACLK         ; ACLK        ; 1.000        ; 0.003      ; 5.298      ;
; -4.253 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[9]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6]    ; ACLK         ; ACLK        ; 1.000        ; -0.008     ; 5.281      ;
; -4.248 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[14]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]    ; ACLK         ; ACLK        ; 1.000        ; 0.005      ; 5.289      ;
; -4.245 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[0]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[1]    ; ACLK         ; ACLK        ; 1.000        ; 0.007      ; 5.288      ;
; -4.244 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[12]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]    ; ACLK         ; ACLK        ; 1.000        ; 0.002      ; 5.282      ;
; -4.244 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand1[14]                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]    ; ACLK         ; ACLK        ; 1.000        ; 0.001      ; 5.281      ;
; -4.241 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|operand2[1]                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[1]    ; ACLK         ; ACLK        ; 1.000        ; 0.010      ; 5.287      ;
+--------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                            ; Launch Clock ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -2.085 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.931      ; 2.538      ;
; -1.950 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.797      ; 2.387      ;
; -1.918 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.797      ; 2.355      ;
; -1.907 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.797      ; 2.376      ;
; -1.871 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.797      ; 2.340      ;
; -1.851 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.828      ; 2.286      ;
; -1.806 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.922      ; 2.288      ;
; -1.784 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.931      ; 2.237      ;
; -1.779 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.807      ; 2.258      ;
; -1.778 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.828      ; 2.213      ;
; -1.749 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.808      ; 2.233      ;
; -1.748 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.922      ; 2.230      ;
; -1.743 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.807      ; 2.222      ;
; -1.731 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[2]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.420      ; 2.758      ;
; -1.660 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[6]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.389      ; 2.689      ;
; -1.651 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.808      ; 2.135      ;
; -1.647 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[5]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.389      ; 2.708      ;
; -1.622 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.826      ; 2.119      ;
; -1.603 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.794      ; 2.028      ;
; -1.559 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.826      ; 2.056      ;
; -1.558 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.795      ; 2.171      ;
; -1.558 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.794      ; 1.983      ;
; -1.516 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[9]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.399      ; 2.587      ;
; -1.515 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.795      ; 2.128      ;
; -1.511 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[7]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.514      ; 2.585      ;
; -1.508 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[4]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.523      ; 2.553      ;
; -1.484 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[3]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.418      ; 2.573      ;
; -1.368 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[8]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.400      ; 2.444      ;
; -1.315 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[31]                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.382      ; 2.328      ;
; -1.156 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[30]                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.383      ; 2.357      ;
; -0.611 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[2]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.425      ; 1.643      ;
; -0.474 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[2]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.425      ; 1.506      ;
; -0.463 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[6]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.406      ; 1.509      ;
; -0.452 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[6]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.406      ; 1.498      ;
; -0.433 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[3]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.423      ; 1.527      ;
; -0.421 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[5]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.406      ; 1.499      ;
; -0.407 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[5]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.406      ; 1.485      ;
; -0.388 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[3]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.423      ; 1.482      ;
; -0.340 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[4]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.546      ; 1.408      ;
; -0.321 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[7]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.531      ; 1.412      ;
; -0.306 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[4]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.546      ; 1.374      ;
; -0.283 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[7]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.531      ; 1.374      ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                           ; Launch Clock ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -1.773 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.596      ; 1.442      ;
; -1.673 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.595      ; 1.304      ;
; -1.645 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.595      ; 1.276      ;
; -1.610 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.596      ; 1.279      ;
; -1.598 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[3]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.192      ; 1.826      ;
; -1.381 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.598      ; 1.340      ;
; -1.329 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[2]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.195      ; 1.885      ;
; -1.321 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.598      ; 1.280      ;
; -1.305 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[3]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.192      ; 1.533      ;
; -1.299 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[4]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.193      ; 1.565      ;
; -1.227 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.597      ; 1.343      ;
; -1.186 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.597      ; 1.341      ;
; -1.183 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.598      ; 1.332      ;
; -1.170 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.597      ; 1.286      ;
; -1.124 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.598      ; 1.273      ;
; -1.123 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.597      ; 1.278      ;
; -1.083 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[6]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.194      ; 1.835      ;
; -1.016 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[4]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.193      ; 1.282      ;
; -1.011 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[2]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.195      ; 1.567      ;
; -0.877 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[5]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.194      ; 1.590      ;
; -0.851 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[5]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.194      ; 1.564      ;
; -0.835 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[7]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.195      ; 1.581      ;
; -0.814 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[6]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.194      ; 1.566      ;
; -0.805 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[7]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 1.195      ; 1.551      ;
+--------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                    ; Launch Clock                                                                                                                              ; Latch Clock                                                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.293 ; CPU_ALU_Master:u_master1|M_AXI_araddr[5]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.012      ; 1.826      ;
; -1.273 ; CPU_ALU_Master:u_master1|M_AXI_araddr[2]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.012      ; 1.835      ;
; -1.121 ; CPU_ALU_Master:u_master0|M_AXI_araddr[2]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.005      ; 1.676      ;
; -1.101 ; CPU_ALU_Master:u_master0|M_AXI_araddr[4]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.021      ; 1.678      ;
; -1.039 ; CPU_ALU_Master:u_master0|M_AXI_araddr[9]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.015      ; 1.572      ;
; -1.038 ; CPU_ALU_Master:u_master0|M_AXI_araddr[5]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.018      ; 1.577      ;
; -1.025 ; CPU_ALU_Master:u_master0|M_AXI_araddr[8]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.016      ; 1.560      ;
; -0.993 ; CPU_ALU_Master:u_master0|M_AXI_araddr[6]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.011      ; 1.555      ;
; -0.985 ; CPU_ALU_Master:u_master1|M_AXI_araddr[6]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.005      ; 1.541      ;
; -0.980 ; CPU_ALU_Master:u_master1|M_AXI_araddr[3]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.029      ; 1.567      ;
; -0.975 ; CPU_ALU_Master:u_master0|M_AXI_araddr[7]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.016      ; 1.538      ;
; -0.856 ; CPU_ALU_Master:u_master1|M_AXI_araddr[7]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.011      ; 1.414      ;
; -0.832 ; CPU_ALU_Master:u_master0|M_AXI_araddr[3]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.022      ; 1.412      ;
; -0.717 ; CPU_ALU_Master:u_master1|M_AXI_araddr[4]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.010      ; 1.283      ;
; 1.247  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 3.677      ; 2.198      ;
; 1.257  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 3.678      ; 2.190      ;
; 1.286  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 3.686      ; 2.171      ;
; 1.297  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 3.684      ; 2.184      ;
; 1.303  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 3.679      ; 2.177      ;
; 1.322  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 3.683      ; 2.167      ;
; 1.356  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 3.685      ; 2.129      ;
; 1.592  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 3.702      ; 1.918      ;
; 1.747  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 3.677      ; 2.198      ;
; 1.757  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 3.678      ; 2.190      ;
; 1.786  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 3.686      ; 2.171      ;
; 1.797  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 3.684      ; 2.184      ;
; 1.803  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 3.679      ; 2.177      ;
; 1.822  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 3.683      ; 2.167      ;
; 1.856  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 3.685      ; 2.129      ;
; 2.092  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 3.702      ; 1.918      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                            ; Launch Clock ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -0.309 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[4] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.875      ; 0.706      ;
; -0.304 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[6] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.882      ; 0.705      ;
; -0.297 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[0] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.887      ; 0.706      ;
; -0.286 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[3] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.881      ; 0.709      ;
; -0.285 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[2]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[2] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.880      ; 0.707      ;
; -0.285 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[1]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[1] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.864      ; 0.704      ;
; -0.282 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[5] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.876      ; 0.709      ;
; -0.266 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[7] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.888      ; 0.707      ;
; -0.147 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[4] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[4] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.787      ; 0.573      ;
; -0.145 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[7] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[7] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.788      ; 0.573      ;
; -0.113 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[2] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[2] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.789      ; 0.573      ;
; -0.112 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[5] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[5] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.789      ; 0.573      ;
; -0.104 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[6] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[6] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.788      ; 0.573      ;
; -0.103 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[3] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[3] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.790      ; 0.573      ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ACLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                               ; Launch Clock                                                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.539 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.680      ; 0.657      ;
; -2.534 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.675      ; 0.657      ;
; -2.532 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                        ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.673      ; 0.657      ;
; -2.524 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.665      ; 0.657      ;
; -2.100 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.DECODE                                                                             ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.675      ; 1.091      ;
; -2.039 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; -0.500       ; 2.680      ; 0.657      ;
; -2.034 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; -0.500       ; 2.675      ; 0.657      ;
; -2.032 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                        ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; -0.500       ; 2.673      ; 0.657      ;
; -2.024 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.665      ; 0.657      ;
; -1.953 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.DECODE                                                                             ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.673      ; 1.236      ;
; -1.887 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master1|M_AXI_arvalid                                                                                                                ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.665      ; 1.294      ;
; -1.882 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master0|M_AXI_arvalid                                                                                                                ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.665      ; 1.299      ;
; -1.698 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2.Slave3_2                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.666      ; 1.484      ;
; -1.600 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.DECODE                                                                             ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; -0.500       ; 2.675      ; 1.091      ;
; -1.521 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.IDLE                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.675      ; 1.670      ;
; -1.453 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.DECODE                                                                             ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; -0.500       ; 2.673      ; 1.236      ;
; -1.398 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|read_addr_sent                                                                                                               ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.673      ; 1.791      ;
; -1.389 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2.Slave2_2                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.666      ; 1.793      ;
; -1.387 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master1|M_AXI_arvalid                                                                                                                ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.665      ; 1.294      ;
; -1.382 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master0|M_AXI_arvalid                                                                                                                ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.665      ; 1.299      ;
; -1.379 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2.Slave0_2                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.666      ; 1.803      ;
; -1.379 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|S_AXI_arready                                                                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.665      ; 1.802      ;
; -1.361 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave1                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.666      ; 1.821      ;
; -1.356 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave3                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.666      ; 1.826      ;
; -1.288 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1                                                                          ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 3.277      ; 2.505      ;
; -1.283 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|write_addr_sent                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.655      ; 1.888      ;
; -1.277 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_wlast                                                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.655      ; 1.894      ;
; -1.276 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awvalid                                                                                                                ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.655      ; 1.895      ;
; -1.276 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_bready                                                                                                                 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.655      ; 1.895      ;
; -1.230 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master1|read_addr_sent                                                                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.673      ; 1.959      ;
; -1.216 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2.Slave1_2                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.666      ; 1.966      ;
; -1.215 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.665      ; 1.966      ;
; -1.200 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|M_AXI_arvalid                                                                                                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.665      ; 1.981      ;
; -1.198 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2.Slave3_2                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.666      ; 1.484      ;
; -1.196 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave0                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.666      ; 1.986      ;
; -1.190 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave2                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.666      ; 1.992      ;
; -1.147 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.IDLE                                                                               ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.673      ; 2.042      ;
; -1.133 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[7]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.681      ; 2.064      ;
; -1.133 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[6]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.681      ; 2.064      ;
; -1.133 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[5]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.681      ; 2.064      ;
; -1.133 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[4]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.681      ; 2.064      ;
; -1.133 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[3]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.681      ; 2.064      ;
; -1.133 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[2]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.681      ; 2.064      ;
; -1.132 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.675      ; 2.059      ;
; -1.124 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[10]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.671      ; 2.063      ;
; -1.124 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[19]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.671      ; 2.063      ;
; -1.124 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[11]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.671      ; 2.063      ;
; -1.124 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.IDLE                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.675      ; 2.067      ;
; -1.086 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[6]                                                                                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.680      ; 2.110      ;
; -1.086 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[5]                                                                                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.680      ; 2.110      ;
; -1.086 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[4]                                                                                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.680      ; 2.110      ;
; -1.086 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[2]                                                                                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.680      ; 2.110      ;
; -1.082 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[7]                                                                                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.679      ; 2.113      ;
; -1.082 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[3]                                                                                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.679      ; 2.113      ;
; -1.067 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[23]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.667      ; 2.116      ;
; -1.067 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[15]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.667      ; 2.116      ;
; -1.067 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[21]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.667      ; 2.116      ;
; -1.067 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[20]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.667      ; 2.116      ;
; -1.067 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[12]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.667      ; 2.116      ;
; -1.067 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[18]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.667      ; 2.116      ;
; -1.067 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[31]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.667      ; 2.116      ;
; -1.067 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[28]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.667      ; 2.116      ;
; -1.051 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[14]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.659      ; 2.124      ;
; -1.051 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[30]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.659      ; 2.124      ;
; -1.025 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[10]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.666      ; 2.157      ;
; -1.021 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.IDLE                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; -0.500       ; 2.675      ; 1.670      ;
; -0.960 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[18]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.680      ; 2.236      ;
; -0.925 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|M_AXI_araddr[7]                                                                                                              ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.673      ; 2.264      ;
; -0.925 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|M_AXI_araddr[4]                                                                                                              ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.673      ; 2.264      ;
; -0.925 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|M_AXI_araddr[2]                                                                                                              ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.673      ; 2.264      ;
; -0.925 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|M_AXI_araddr[3]                                                                                                              ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.673      ; 2.264      ;
; -0.898 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|read_addr_sent                                                                                                               ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; -0.500       ; 2.673      ; 1.791      ;
; -0.894 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_wdata[1]                                                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.683      ; 2.305      ;
; -0.889 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2.Slave2_2                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.666      ; 1.793      ;
; -0.879 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2.Slave0_2                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.666      ; 1.803      ;
; -0.879 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|S_AXI_arready                                                                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.665      ; 1.802      ;
; -0.870 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_wdata[0]                                                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.675      ; 2.321      ;
; -0.870 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_wdata[7]                                                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.675      ; 2.321      ;
; -0.861 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave1                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.666      ; 1.821      ;
; -0.860 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_wdata[4]                                                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.678      ; 2.334      ;
; -0.856 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave3                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.666      ; 1.826      ;
; -0.848 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[2]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.685      ; 2.353      ;
; -0.848 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[3]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.685      ; 2.353      ;
; -0.848 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[4]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.685      ; 2.353      ;
; -0.848 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[5]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.685      ; 2.353      ;
; -0.848 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[6]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.685      ; 2.353      ;
; -0.848 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[7]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.685      ; 2.353      ;
; -0.848 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[8]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.685      ; 2.353      ;
; -0.848 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[9]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.685      ; 2.353      ;
; -0.848 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[10]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.685      ; 2.353      ;
; -0.848 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[11]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.685      ; 2.353      ;
; -0.848 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[12]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.685      ; 2.353      ;
; -0.848 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[13]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.685      ; 2.353      ;
; -0.848 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[14]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.685      ; 2.353      ;
; -0.848 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[15]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.685      ; 2.353      ;
; -0.848 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[16]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 2.685      ; 2.353      ;
; -0.835 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[22]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.666      ; 2.347      ;
; -0.835 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[13]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.666      ; 2.347      ;
; -0.835 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[29]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 2.666      ; 2.347      ;
; -0.817 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|read_addr[7]                                                                                                             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.673      ; 2.372      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                    ; Launch Clock                                                                                                                              ; Latch Clock                                                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.034 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.702      ; 1.918      ;
; -1.806 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.685      ; 2.129      ;
; -1.766 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.683      ; 2.167      ;
; -1.765 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.686      ; 2.171      ;
; -1.752 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.679      ; 2.177      ;
; -1.750 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.684      ; 2.184      ;
; -1.738 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.678      ; 2.190      ;
; -1.729 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.677      ; 2.198      ;
; -1.534 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.702      ; 1.918      ;
; -1.306 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.685      ; 2.129      ;
; -1.266 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.683      ; 2.167      ;
; -1.265 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.686      ; 2.171      ;
; -1.252 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.679      ; 2.177      ;
; -1.250 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.684      ; 2.184      ;
; -1.238 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.678      ; 2.190      ;
; -1.229 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.677      ; 2.198      ;
; 0.773  ; CPU_ALU_Master:u_master1|M_AXI_araddr[4]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.010      ; 1.283      ;
; 0.890  ; CPU_ALU_Master:u_master0|M_AXI_araddr[3]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.022      ; 1.412      ;
; 0.903  ; CPU_ALU_Master:u_master1|M_AXI_araddr[7]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.011      ; 1.414      ;
; 1.022  ; CPU_ALU_Master:u_master0|M_AXI_araddr[7]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.016      ; 1.538      ;
; 1.036  ; CPU_ALU_Master:u_master1|M_AXI_araddr[6]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.005      ; 1.541      ;
; 1.038  ; CPU_ALU_Master:u_master1|M_AXI_araddr[3]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.029      ; 1.567      ;
; 1.044  ; CPU_ALU_Master:u_master0|M_AXI_araddr[8]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.016      ; 1.560      ;
; 1.044  ; CPU_ALU_Master:u_master0|M_AXI_araddr[6]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.011      ; 1.555      ;
; 1.057  ; CPU_ALU_Master:u_master0|M_AXI_araddr[9]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.015      ; 1.572      ;
; 1.059  ; CPU_ALU_Master:u_master0|M_AXI_araddr[5]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.018      ; 1.577      ;
; 1.157  ; CPU_ALU_Master:u_master0|M_AXI_araddr[4]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.021      ; 1.678      ;
; 1.171  ; CPU_ALU_Master:u_master0|M_AXI_araddr[2]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.005      ; 1.676      ;
; 1.314  ; CPU_ALU_Master:u_master1|M_AXI_araddr[5]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.012      ; 1.826      ;
; 1.323  ; CPU_ALU_Master:u_master1|M_AXI_araddr[2]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.012      ; 1.835      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                            ; Launch Clock ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.283 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[3] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[3] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.790      ; 0.573      ;
; 0.284 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[5] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[5] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.789      ; 0.573      ;
; 0.284 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[2] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[2] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.789      ; 0.573      ;
; 0.285 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[7] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[7] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.788      ; 0.573      ;
; 0.285 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[6] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[6] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.788      ; 0.573      ;
; 0.286 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[4] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[4] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.787      ; 0.573      ;
; 0.319 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[0] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.887      ; 0.706      ;
; 0.319 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[7] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.888      ; 0.707      ;
; 0.323 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[6] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.882      ; 0.705      ;
; 0.327 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[2]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[2] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.880      ; 0.707      ;
; 0.328 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[3] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.881      ; 0.709      ;
; 0.331 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[4] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.875      ; 0.706      ;
; 0.333 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[5] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.876      ; 0.709      ;
; 0.340 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[1]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[1] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.864      ; 0.704      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                            ; Launch Clock ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.328 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[4]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.546      ; 1.374      ;
; 0.343 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[7]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.531      ; 1.374      ;
; 0.362 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[4]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.546      ; 1.408      ;
; 0.381 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[7]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.531      ; 1.412      ;
; 0.559 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[3]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.423      ; 1.482      ;
; 0.579 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[5]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.406      ; 1.485      ;
; 0.581 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[2]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.425      ; 1.506      ;
; 0.592 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[6]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.406      ; 1.498      ;
; 0.593 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[5]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.406      ; 1.499      ;
; 0.603 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[6]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.406      ; 1.509      ;
; 0.604 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[3]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.423      ; 1.527      ;
; 0.718 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[2]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.425      ; 1.643      ;
; 1.271 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.826      ; 1.597      ;
; 1.304 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.922      ; 1.726      ;
; 1.446 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[31]                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.382      ; 2.328      ;
; 1.474 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[30]                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.383      ; 2.357      ;
; 1.530 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[4]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.523      ; 2.553      ;
; 1.544 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[8]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.400      ; 2.444      ;
; 1.549 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.797      ; 1.846      ;
; 1.551 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.797      ; 1.848      ;
; 1.571 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[7]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.514      ; 2.585      ;
; 1.593 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.931      ; 2.024      ;
; 1.602 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.828      ; 1.930      ;
; 1.655 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[3]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.418      ; 2.573      ;
; 1.688 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[9]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.399      ; 2.587      ;
; 1.689 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.794      ; 1.983      ;
; 1.730 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.826      ; 2.056      ;
; 1.734 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.794      ; 2.028      ;
; 1.800 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[6]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.389      ; 2.689      ;
; 1.819 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[5]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.389      ; 2.708      ;
; 1.827 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.808      ; 2.135      ;
; 1.833 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.795      ; 2.128      ;
; 1.838 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[2]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.420      ; 2.758      ;
; 1.866 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.922      ; 2.288      ;
; 1.876 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.795      ; 2.171      ;
; 1.885 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.828      ; 2.213      ;
; 1.915 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.807      ; 2.222      ;
; 1.925 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.808      ; 2.233      ;
; 1.951 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.807      ; 2.258      ;
; 2.079 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.797      ; 2.376      ;
; 2.090 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.797      ; 2.387      ;
; 2.107 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.931      ; 2.538      ;
+-------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                           ; Launch Clock ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.589 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[4]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.193      ; 1.282      ;
; 0.841 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[3]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.192      ; 1.533      ;
; 0.856 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[7]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.195      ; 1.551      ;
; 0.870 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[5]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.194      ; 1.564      ;
; 0.872 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[6]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.194      ; 1.566      ;
; 0.872 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[2]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.195      ; 1.567      ;
; 0.872 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[4]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.193      ; 1.565      ;
; 0.886 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[7]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.195      ; 1.581      ;
; 0.896 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[5]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.194      ; 1.590      ;
; 1.134 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[3]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.192      ; 1.826      ;
; 1.141 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[6]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.194      ; 1.835      ;
; 1.175 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.598      ; 1.273      ;
; 1.181 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.595      ; 1.276      ;
; 1.181 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.597      ; 1.278      ;
; 1.182 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.598      ; 1.280      ;
; 1.183 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.596      ; 1.279      ;
; 1.189 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.597      ; 1.286      ;
; 1.190 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[2]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 1.195      ; 1.885      ;
; 1.209 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.595      ; 1.304      ;
; 1.234 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.598      ; 1.332      ;
; 1.242 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.598      ; 1.340      ;
; 1.244 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.597      ; 1.341      ;
; 1.246 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.597      ; 1.343      ;
; 1.346 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.596      ; 1.442      ;
+-------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ACLK'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a20~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                     ; Clock Edge ; Target                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0clkctrl|inclk[0]                                                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0clkctrl|inclk[0]                                                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0clkctrl|outclk                                                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0clkctrl|outclk                                                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0|combout                                                                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0|combout                                                                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0|datad                                                                                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0|datad                                                                                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[2]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[2]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[3]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[3]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[4]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[4]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[5]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[5]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[6]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[6]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[7]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[7]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[8]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[8]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[9]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[9]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Arbiter|Selected_Master[0]|regout                                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Arbiter|Selected_Master[0]|regout                                                                        ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                          ; Clock Edge ; Target                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state.FETCH_INSTR|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state.FETCH_INSTR|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14clkctrl|inclk[0]            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14clkctrl|inclk[0]            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14clkctrl|outclk              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14clkctrl|outclk              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[2]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[2]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[30]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[30]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[31]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[31]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[3]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[3]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[4]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[4]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[5]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[5]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[6]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[6]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[7]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[7]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[8]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[8]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[9]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[9]|datad                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'                                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                           ; Clock Edge ; Target                                                             ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[2]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[2]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[3]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[3]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[4]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[4]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[5]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[5]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[6]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[6]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[7]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[7]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[0]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[0]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[1]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[1]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[2]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[2]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[3]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[3]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[4]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[4]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[5]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[5]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[6]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[6]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[7]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[7]|datac                         ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                           ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                          ; Clock Edge ; Target                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state.FETCH_INSTR|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state.FETCH_INSTR|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[2]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[2]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[3]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[3]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[4]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[4]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[5]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[5]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[6]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[6]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[7]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[7]|datac                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ARESETN       ; ACLK       ; 3.190 ; 3.190 ; Rise       ; ACLK            ;
; master0_start ; ACLK       ; 2.030 ; 2.030 ; Rise       ; ACLK            ;
; master1_start ; ACLK       ; 6.079 ; 6.079 ; Rise       ; ACLK            ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ARESETN       ; ACLK       ; 0.144  ; 0.144  ; Rise       ; ACLK            ;
; master0_start ; ACLK       ; -0.479 ; -0.479 ; Rise       ; ACLK            ;
; master1_start ; ACLK       ; -4.116 ; -4.116 ; Rise       ; ACLK            ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                         ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; master0_busy ; ACLK                                                                            ; 7.042 ; 7.042 ; Rise       ; ACLK                                                                            ;
; master0_done ; ACLK                                                                            ; 8.518 ; 8.518 ; Rise       ; ACLK                                                                            ;
; master1_busy ; ACLK                                                                            ; 6.989 ; 6.989 ; Rise       ; ACLK                                                                            ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 4.738 ;       ; Rise       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;       ; 4.738 ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                 ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; master0_busy ; ACLK                                                                            ; 7.042 ; 7.042 ; Rise       ; ACLK                                                                            ;
; master0_done ; ACLK                                                                            ; 8.337 ; 8.337 ; Rise       ; ACLK                                                                            ;
; master1_busy ; ACLK                                                                            ; 6.989 ; 6.989 ; Rise       ; ACLK                                                                            ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 4.738 ;       ; Rise       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;       ; 4.738 ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                                                                                      ; -1.734 ; -293.333      ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; -0.575 ; -4.879        ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; -0.571 ; -2.299        ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.455 ; -2.894        ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; 0.003  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                                                                                      ; -1.580 ; -125.186      ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -1.197 ; -8.726        ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0.538  ; 0.000         ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; 0.587  ; 0.000         ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0.702  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                                                                                      ; -1.627 ; -643.288      ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500  ; 0.000         ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0.500  ; 0.000         ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; 0.500  ; 0.000         ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0.500  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ACLK'                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.734 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.685      ;
; -1.734 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.685      ;
; -1.734 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.685      ;
; -1.734 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.685      ;
; -1.734 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.685      ;
; -1.734 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.685      ;
; -1.734 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.685      ;
; -1.734 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[22] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.685      ;
; -1.728 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[31] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.679      ;
; -1.728 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[31] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.679      ;
; -1.728 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[31] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.679      ;
; -1.728 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[31] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.679      ;
; -1.728 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[31] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.679      ;
; -1.728 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[31] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.679      ;
; -1.728 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[31] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.679      ;
; -1.728 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[31] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.679      ;
; -1.725 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.691      ;
; -1.725 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.691      ;
; -1.725 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.691      ;
; -1.725 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.691      ;
; -1.725 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.691      ;
; -1.725 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.691      ;
; -1.725 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.691      ;
; -1.725 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[24] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.691      ;
; -1.722 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; -0.092     ; 2.662      ;
; -1.722 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; -0.092     ; 2.662      ;
; -1.722 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; -0.092     ; 2.662      ;
; -1.722 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; -0.092     ; 2.662      ;
; -1.722 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; -0.092     ; 2.662      ;
; -1.722 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; -0.092     ; 2.662      ;
; -1.722 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; -0.092     ; 2.662      ;
; -1.722 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[23] ; ACLK         ; ACLK        ; 1.000        ; -0.092     ; 2.662      ;
; -1.721 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[26] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.687      ;
; -1.721 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[26] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.687      ;
; -1.721 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[26] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.687      ;
; -1.721 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[26] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.687      ;
; -1.721 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[26] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.687      ;
; -1.721 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[26] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.687      ;
; -1.721 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[26] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.687      ;
; -1.721 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[26] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.687      ;
; -1.715 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[0]  ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.681      ;
; -1.715 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[0]  ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.681      ;
; -1.715 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[0]  ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.681      ;
; -1.715 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[0]  ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.681      ;
; -1.715 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[0]  ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.681      ;
; -1.715 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[0]  ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.681      ;
; -1.715 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[0]  ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.681      ;
; -1.715 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[0]  ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.681      ;
; -1.714 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[25] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.680      ;
; -1.714 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[25] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.680      ;
; -1.714 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[25] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.680      ;
; -1.714 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[25] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.680      ;
; -1.714 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[25] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.680      ;
; -1.714 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[25] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.680      ;
; -1.714 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[25] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.680      ;
; -1.714 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[25] ; ACLK         ; ACLK        ; 1.000        ; -0.066     ; 2.680      ;
; -1.705 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[2]  ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.656      ;
; -1.705 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[2]  ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.656      ;
; -1.705 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[2]  ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.656      ;
; -1.705 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[2]  ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.656      ;
; -1.705 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[2]  ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.656      ;
; -1.705 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[2]  ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.656      ;
; -1.705 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[2]  ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.656      ;
; -1.705 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[2]  ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.656      ;
; -1.697 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[19] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.648      ;
; -1.697 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[19] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.648      ;
; -1.697 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[19] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.648      ;
; -1.697 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[19] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.648      ;
; -1.697 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[19] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.648      ;
; -1.697 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[19] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.648      ;
; -1.697 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[19] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.648      ;
; -1.697 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[19] ; ACLK         ; ACLK        ; 1.000        ; -0.081     ; 2.648      ;
; -1.691 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[8]  ; ACLK         ; ACLK        ; 1.000        ; -0.075     ; 2.648      ;
; -1.691 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[8]  ; ACLK         ; ACLK        ; 1.000        ; -0.075     ; 2.648      ;
; -1.691 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[8]  ; ACLK         ; ACLK        ; 1.000        ; -0.075     ; 2.648      ;
; -1.691 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[8]  ; ACLK         ; ACLK        ; 1.000        ; -0.075     ; 2.648      ;
; -1.691 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[8]  ; ACLK         ; ACLK        ; 1.000        ; -0.075     ; 2.648      ;
; -1.691 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[8]  ; ACLK         ; ACLK        ; 1.000        ; -0.075     ; 2.648      ;
; -1.691 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[8]  ; ACLK         ; ACLK        ; 1.000        ; -0.075     ; 2.648      ;
; -1.691 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[8]  ; ACLK         ; ACLK        ; 1.000        ; -0.075     ; 2.648      ;
; -1.655 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[29] ; ACLK         ; ACLK        ; 1.000        ; -0.092     ; 2.595      ;
; -1.655 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[29] ; ACLK         ; ACLK        ; 1.000        ; -0.092     ; 2.595      ;
; -1.655 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[29] ; ACLK         ; ACLK        ; 1.000        ; -0.092     ; 2.595      ;
; -1.655 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[29] ; ACLK         ; ACLK        ; 1.000        ; -0.092     ; 2.595      ;
; -1.655 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[29] ; ACLK         ; ACLK        ; 1.000        ; -0.092     ; 2.595      ;
; -1.655 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[29] ; ACLK         ; ACLK        ; 1.000        ; -0.092     ; 2.595      ;
; -1.655 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[29] ; ACLK         ; ACLK        ; 1.000        ; -0.092     ; 2.595      ;
; -1.655 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[29] ; ACLK         ; ACLK        ; 1.000        ; -0.092     ; 2.595      ;
; -1.644 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[18] ; ACLK         ; ACLK        ; 1.000        ; -0.086     ; 2.590      ;
; -1.644 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[18] ; ACLK         ; ACLK        ; 1.000        ; -0.086     ; 2.590      ;
; -1.644 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[18] ; ACLK         ; ACLK        ; 1.000        ; -0.086     ; 2.590      ;
; -1.644 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg3 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[18] ; ACLK         ; ACLK        ; 1.000        ; -0.086     ; 2.590      ;
; -1.644 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg4 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[18] ; ACLK         ; ACLK        ; 1.000        ; -0.086     ; 2.590      ;
; -1.644 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg5 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[18] ; ACLK         ; ACLK        ; 1.000        ; -0.086     ; 2.590      ;
; -1.644 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg6 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[18] ; ACLK         ; ACLK        ; 1.000        ; -0.086     ; 2.590      ;
; -1.644 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a7~portb_address_reg7 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[18] ; ACLK         ; ACLK        ; 1.000        ; -0.086     ; 2.590      ;
; -1.633 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[27] ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 2.581      ;
; -1.633 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg0 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[28] ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 2.581      ;
; -1.633 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg1 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[27] ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 2.581      ;
; -1.633 ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg2 ; Simple_Memory_Slave:u_slave0|S_AXI_rdata[27] ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 2.581      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                            ; Launch Clock ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -0.575 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.489      ; 1.162      ;
; -0.558 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[2]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.554      ; 1.241      ;
; -0.541 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[5]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.531      ; 1.227      ;
; -0.539 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[6]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.532      ; 1.215      ;
; -0.517 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[9]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.536      ; 1.207      ;
; -0.505 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.437      ; 1.086      ;
; -0.503 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.437      ; 1.084      ;
; -0.487 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.436      ; 1.078      ;
; -0.484 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[4]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.584      ; 1.166      ;
; -0.484 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.436      ; 1.075      ;
; -0.483 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[7]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.579      ; 1.174      ;
; -0.471 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.484      ; 1.067      ;
; -0.464 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.459      ; 1.052      ;
; -0.455 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.441      ; 1.050      ;
; -0.449 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.441      ; 1.044      ;
; -0.445 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.443      ; 1.045      ;
; -0.442 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.489      ; 1.029      ;
; -0.441 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[3]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.552      ; 1.147      ;
; -0.438 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.484      ; 1.034      ;
; -0.424 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[8]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.538      ; 1.119      ;
; -0.422 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[31]                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.525      ; 1.085      ;
; -0.412 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.459      ; 1.000      ;
; -0.374 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.443      ; 0.974      ;
; -0.373 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.434      ; 0.945      ;
; -0.358 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.434      ; 1.017      ;
; -0.358 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.434      ; 0.930      ;
; -0.351 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.457      ; 0.962      ;
; -0.344 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.434      ; 1.003      ;
; -0.341 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[30]                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.525      ; 1.091      ;
; -0.314 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.457      ; 0.925      ;
; -0.094 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[2]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.558      ; 0.781      ;
; -0.020 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[6]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.548      ; 0.712      ;
; -0.003 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[2]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.558      ; 0.690      ;
; -0.002 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[5]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.547      ; 0.704      ;
; 0.002  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[6]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.548      ; 0.690      ;
; 0.008  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[3]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.556      ; 0.702      ;
; 0.018  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[5]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.547      ; 0.684      ;
; 0.019  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[3]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.556      ; 0.691      ;
; 0.043  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[4]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.606      ; 0.661      ;
; 0.045  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[7]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.595      ; 0.662      ;
; 0.058  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[7]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.595      ; 0.649      ;
; 0.060  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[4]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.606      ; 0.644      ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                           ; Launch Clock ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -0.571 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[3]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.394      ; 0.839      ;
; -0.493 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.291      ; 0.680      ;
; -0.447 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[3]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.394      ; 0.715      ;
; -0.444 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[2]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.398      ; 0.865      ;
; -0.442 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.290      ; 0.606      ;
; -0.434 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[4]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.395      ; 0.725      ;
; -0.426 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.290      ; 0.590      ;
; -0.406 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.291      ; 0.593      ;
; -0.331 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[6]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.396      ; 0.837      ;
; -0.310 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.294      ; 0.627      ;
; -0.306 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[4]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.395      ; 0.597      ;
; -0.303 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[2]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.398      ; 0.724      ;
; -0.275 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.294      ; 0.592      ;
; -0.240 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.292      ; 0.628      ;
; -0.232 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[5]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.396      ; 0.724      ;
; -0.228 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[5]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.396      ; 0.720      ;
; -0.224 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.292      ; 0.626      ;
; -0.220 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.294      ; 0.623      ;
; -0.218 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[6]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.396      ; 0.724      ;
; -0.214 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[7]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.398      ; 0.721      ;
; -0.209 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.292      ; 0.597      ;
; -0.208 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[7]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.398      ; 0.715      ;
; -0.187 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.292      ; 0.589      ;
; -0.184 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; 0.500        ; 0.294      ; 0.587      ;
+--------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                    ; Launch Clock                                                                                                                              ; Latch Clock                                                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.455 ; CPU_ALU_Master:u_master1|M_AXI_araddr[2]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.289      ; 0.850      ;
; -0.454 ; CPU_ALU_Master:u_master1|M_AXI_araddr[5]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.290      ; 0.841      ;
; -0.385 ; CPU_ALU_Master:u_master0|M_AXI_araddr[2]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.283      ; 0.774      ;
; -0.365 ; CPU_ALU_Master:u_master0|M_AXI_araddr[4]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.299      ; 0.774      ;
; -0.337 ; CPU_ALU_Master:u_master0|M_AXI_araddr[9]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.294      ; 0.726      ;
; -0.336 ; CPU_ALU_Master:u_master0|M_AXI_araddr[5]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.296      ; 0.729      ;
; -0.328 ; CPU_ALU_Master:u_master1|M_AXI_araddr[6]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.284      ; 0.718      ;
; -0.326 ; CPU_ALU_Master:u_master0|M_AXI_araddr[8]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.295      ; 0.717      ;
; -0.323 ; CPU_ALU_Master:u_master0|M_AXI_araddr[6]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.290      ; 0.719      ;
; -0.318 ; CPU_ALU_Master:u_master0|M_AXI_araddr[7]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.294      ; 0.716      ;
; -0.311 ; CPU_ALU_Master:u_master1|M_AXI_araddr[3]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.300      ; 0.722      ;
; -0.256 ; CPU_ALU_Master:u_master1|M_AXI_araddr[7]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.288      ; 0.648      ;
; -0.242 ; CPU_ALU_Master:u_master0|M_AXI_araddr[3]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.294      ; 0.647      ;
; -0.200 ; CPU_ALU_Master:u_master1|M_AXI_araddr[4]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.287      ; 0.597      ;
; 1.161  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.931      ; 1.006      ;
; 1.168  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.933      ; 1.012      ;
; 1.169  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.932      ; 1.000      ;
; 1.181  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.939      ; 0.996      ;
; 1.186  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.936      ; 1.001      ;
; 1.188  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.937      ; 0.994      ;
; 1.190  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.938      ; 0.995      ;
; 1.308  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 1.949      ; 0.893      ;
; 1.661  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 1.931      ; 1.006      ;
; 1.668  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 1.933      ; 1.012      ;
; 1.669  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 1.932      ; 1.000      ;
; 1.681  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 1.939      ; 0.996      ;
; 1.686  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 1.936      ; 1.001      ;
; 1.688  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 1.937      ; 0.994      ;
; 1.690  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 1.938      ; 0.995      ;
; 1.808  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 1.949      ; 0.893      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                            ; Launch Clock ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.003 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[4] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.257      ; 0.351      ;
; 0.005 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[6] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.260      ; 0.351      ;
; 0.007 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[1]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[1] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.249      ; 0.351      ;
; 0.008 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[2]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[2] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.260      ; 0.353      ;
; 0.010 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[0] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.264      ; 0.351      ;
; 0.010 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[5] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.257      ; 0.354      ;
; 0.010 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[3] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.262      ; 0.354      ;
; 0.020 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[7] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.265      ; 0.353      ;
; 0.047 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[4] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[4] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.229      ; 0.325      ;
; 0.049 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[7] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[7] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.230      ; 0.325      ;
; 0.061 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[5] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[5] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.232      ; 0.325      ;
; 0.061 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[2] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[2] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.232      ; 0.325      ;
; 0.066 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[6] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[6] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.231      ; 0.325      ;
; 0.068 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[3] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[3] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 0.500        ; 0.233      ; 0.325      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ACLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                               ; Launch Clock                                                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.580 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.654      ; 0.367      ;
; -1.575 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                        ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.649      ; 0.367      ;
; -1.575 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.649      ; 0.367      ;
; -1.567 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.641      ; 0.367      ;
; -1.402 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.DECODE                                                                             ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.649      ; 0.540      ;
; -1.337 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.DECODE                                                                             ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.648      ; 0.604      ;
; -1.317 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master1|M_AXI_arvalid                                                                                                                ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.641      ; 0.617      ;
; -1.316 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master0|M_AXI_arvalid                                                                                                                ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.641      ; 0.618      ;
; -1.232 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2.Slave3_2                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.642      ; 0.703      ;
; -1.156 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.IDLE                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.649      ; 0.786      ;
; -1.126 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|read_addr_sent                                                                                                               ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.649      ; 0.816      ;
; -1.102 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2.Slave2_2                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.642      ; 0.833      ;
; -1.099 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2.Slave0_2                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.642      ; 0.836      ;
; -1.093 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave1                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.642      ; 0.842      ;
; -1.091 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave3                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.642      ; 0.844      ;
; -1.086 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|S_AXI_arready                                                                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.641      ; 0.848      ;
; -1.080 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                                       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; -0.500       ; 1.654      ; 0.367      ;
; -1.075 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                        ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; -0.500       ; 1.649      ; 0.367      ;
; -1.075 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; -0.500       ; 1.649      ; 0.367      ;
; -1.067 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.641      ; 0.367      ;
; -1.031 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|write_addr_sent                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.632      ; 0.894      ;
; -1.030 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|M_AXI_arvalid                                                                                                                ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.641      ; 0.904      ;
; -1.027 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave2.Slave1_2                                                            ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.642      ; 0.908      ;
; -1.025 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awvalid                                                                                                                ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.632      ; 0.900      ;
; -1.024 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master1|read_addr_sent                                                                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.649      ; 0.918      ;
; -1.024 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.641      ; 0.910      ;
; -1.020 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave2                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.642      ; 0.915      ;
; -1.019 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_wlast                                                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.632      ; 0.906      ;
; -1.018 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_bready                                                                                                                 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.632      ; 0.907      ;
; -1.018 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.IDLE                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.649      ; 0.924      ;
; -1.017 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.IDLE                                                                               ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.648      ; 0.924      ;
; -1.012 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Slave0                                                               ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.642      ; 0.923      ;
; -0.986 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                                        ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.649      ; 0.956      ;
; -0.916 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[7]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.655      ; 1.032      ;
; -0.916 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[6]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.655      ; 1.032      ;
; -0.916 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[5]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.655      ; 1.032      ;
; -0.916 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[4]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.655      ; 1.032      ;
; -0.916 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[3]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.655      ; 1.032      ;
; -0.916 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_awaddr[2]                                                                                                              ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.655      ; 1.032      ;
; -0.902 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.DECODE                                                                             ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; -0.500       ; 1.649      ; 0.540      ;
; -0.899 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[10]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.645      ; 1.039      ;
; -0.899 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[19]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.645      ; 1.039      ;
; -0.899 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[11]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.645      ; 1.039      ;
; -0.898 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1                                                                          ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.754      ; 1.149      ;
; -0.886 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[6]                                                                                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.654      ; 1.061      ;
; -0.886 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[5]                                                                                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.654      ; 1.061      ;
; -0.886 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[4]                                                                                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.654      ; 1.061      ;
; -0.886 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[2]                                                                                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.654      ; 1.061      ;
; -0.885 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[7]                                                                                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.653      ; 1.061      ;
; -0.885 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[3]                                                                                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.653      ; 1.061      ;
; -0.874 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[23]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.642      ; 1.061      ;
; -0.874 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[15]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.642      ; 1.061      ;
; -0.874 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[21]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.642      ; 1.061      ;
; -0.874 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[20]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.642      ; 1.061      ;
; -0.874 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[12]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.642      ; 1.061      ;
; -0.874 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[18]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.642      ; 1.061      ;
; -0.874 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[31]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.642      ; 1.061      ;
; -0.874 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[28]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.642      ; 1.061      ;
; -0.866 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[10]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.642      ; 1.069      ;
; -0.860 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[14]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.635      ; 1.068      ;
; -0.860 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[30]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.635      ; 1.068      ;
; -0.845 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|read_addr_received                                                                                                       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.641      ; 1.089      ;
; -0.840 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|read_addr[7]                                                                                                             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.648      ; 1.101      ;
; -0.840 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|read_addr[4]                                                                                                             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.648      ; 1.101      ;
; -0.840 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|M_AXI_arvalid                                                                                                                ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.641      ; 1.094      ;
; -0.838 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|instruction[18]                                                                                  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.655      ; 1.110      ;
; -0.837 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|read_addr[5]                                                                                                             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.650      ; 1.106      ;
; -0.837 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.DECODE                                                                             ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; -0.500       ; 1.648      ; 0.604      ;
; -0.833 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|read_addr[9]                                                                                                             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.644      ; 1.104      ;
; -0.833 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|read_addr[8]                                                                                                             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.644      ; 1.104      ;
; -0.833 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|read_addr[2]                                                                                                             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.650      ; 1.110      ;
; -0.832 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|M_AXI_araddr[7]                                                                                                              ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.649      ; 1.110      ;
; -0.832 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|M_AXI_araddr[4]                                                                                                              ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.649      ; 1.110      ;
; -0.832 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|M_AXI_araddr[2]                                                                                                              ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.649      ; 1.110      ;
; -0.832 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master1|M_AXI_araddr[3]                                                                                                              ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.649      ; 1.110      ;
; -0.831 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|read_addr[6]                                                                                                             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.644      ; 1.106      ;
; -0.831 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Simple_Memory_Slave:u_slave0|read_addr[3]                                                                                                             ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.654      ; 1.116      ;
; -0.829 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.641      ; 1.105      ;
; -0.817 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master1|M_AXI_arvalid                                                                                                                ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.641      ; 0.617      ;
; -0.816 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; CPU_ALU_Master:u_master0|M_AXI_arvalid                                                                                                                ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.641      ; 0.618      ;
; -0.807 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_wdata[1]                                                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.657      ; 1.143      ;
; -0.788 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[2]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.659      ; 1.164      ;
; -0.788 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[3]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.659      ; 1.164      ;
; -0.788 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[4]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.659      ; 1.164      ;
; -0.788 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[5]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.659      ; 1.164      ;
; -0.788 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[6]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.659      ; 1.164      ;
; -0.788 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[7]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.659      ; 1.164      ;
; -0.788 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[8]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.659      ; 1.164      ;
; -0.788 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[9]                                                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.659      ; 1.164      ;
; -0.788 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[10]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.659      ; 1.164      ;
; -0.788 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[11]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.659      ; 1.164      ;
; -0.788 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[12]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.659      ; 1.164      ;
; -0.788 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[13]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.659      ; 1.164      ;
; -0.788 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[14]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.659      ; 1.164      ;
; -0.788 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[15]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.659      ; 1.164      ;
; -0.788 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[16]                                                                                           ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.659      ; 1.164      ;
; -0.788 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_wdata[0]                                                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.649      ; 1.154      ;
; -0.788 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_wdata[7]                                                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.649      ; 1.154      ;
; -0.787 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; CPU_ALU_Master:u_master0|M_AXI_wdata[4]                                                                                                               ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK        ; 0.000        ; 1.652      ; 1.158      ;
; -0.771 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|instruction[22]                                                                                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK        ; 0.000        ; 1.641      ; 1.163      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                    ; Launch Clock                                                                                                                              ; Latch Clock                                                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.197 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.949      ; 0.893      ;
; -1.084 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.937      ; 0.994      ;
; -1.084 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.939      ; 0.996      ;
; -1.084 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.938      ; 0.995      ;
; -1.076 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.936      ; 1.001      ;
; -1.073 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.932      ; 1.000      ;
; -1.066 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.931      ; 1.006      ;
; -1.062 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.933      ; 1.012      ;
; -0.697 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.949      ; 0.893      ;
; -0.584 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.937      ; 0.994      ;
; -0.584 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.939      ; 0.996      ;
; -0.584 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.938      ; 0.995      ;
; -0.576 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.936      ; 1.001      ;
; -0.573 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.932      ; 1.000      ;
; -0.566 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.931      ; 1.006      ;
; -0.562 ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.933      ; 1.012      ;
; 0.810  ; CPU_ALU_Master:u_master1|M_AXI_araddr[4]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.287      ; 0.597      ;
; 0.853  ; CPU_ALU_Master:u_master0|M_AXI_araddr[3]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.294      ; 0.647      ;
; 0.860  ; CPU_ALU_Master:u_master1|M_AXI_araddr[7]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.288      ; 0.648      ;
; 0.922  ; CPU_ALU_Master:u_master0|M_AXI_araddr[8]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.295      ; 0.717      ;
; 0.922  ; CPU_ALU_Master:u_master1|M_AXI_araddr[3]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.300      ; 0.722      ;
; 0.922  ; CPU_ALU_Master:u_master0|M_AXI_araddr[7]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.294      ; 0.716      ;
; 0.929  ; CPU_ALU_Master:u_master0|M_AXI_araddr[6]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.290      ; 0.719      ;
; 0.932  ; CPU_ALU_Master:u_master0|M_AXI_araddr[9]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.294      ; 0.726      ;
; 0.933  ; CPU_ALU_Master:u_master0|M_AXI_araddr[5]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.296      ; 0.729      ;
; 0.934  ; CPU_ALU_Master:u_master1|M_AXI_araddr[6]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.284      ; 0.718      ;
; 0.975  ; CPU_ALU_Master:u_master0|M_AXI_araddr[4]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.299      ; 0.774      ;
; 0.991  ; CPU_ALU_Master:u_master0|M_AXI_araddr[2]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.283      ; 0.774      ;
; 1.051  ; CPU_ALU_Master:u_master1|M_AXI_araddr[5]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.290      ; 0.841      ;
; 1.061  ; CPU_ALU_Master:u_master1|M_AXI_araddr[2]                                                                                                  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 0.289      ; 0.850      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                            ; Launch Clock ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.538 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[4]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.606      ; 0.644      ;
; 0.554 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[7]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.595      ; 0.649      ;
; 0.555 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[4]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.606      ; 0.661      ;
; 0.567 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[7]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.595      ; 0.662      ;
; 0.632 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[2]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.558      ; 0.690      ;
; 0.635 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[3]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.556      ; 0.691      ;
; 0.637 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[5]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.547      ; 0.684      ;
; 0.642 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr2[6]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.548      ; 0.690      ;
; 0.646 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[3]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.556      ; 0.702      ;
; 0.657 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[5]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.547      ; 0.704      ;
; 0.664 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[6]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.548      ; 0.712      ;
; 0.723 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|src_addr1[2]            ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.558      ; 0.781      ;
; 0.773 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.457      ; 0.730      ;
; 0.817 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.484      ; 0.801      ;
; 0.912 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.437      ; 0.849      ;
; 0.914 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.436      ; 0.850      ;
; 0.925 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.459      ; 0.884      ;
; 0.947 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.489      ; 0.936      ;
; 0.968 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.457      ; 0.925      ;
; 0.996 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.434      ; 0.930      ;
; 1.011 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.434      ; 0.945      ;
; 1.031 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.443      ; 0.974      ;
; 1.041 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.459      ; 1.000      ;
; 1.060 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[31]                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.525      ; 1.085      ;
; 1.066 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[30]                  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.525      ; 1.091      ;
; 1.069 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.434      ; 1.003      ;
; 1.081 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[8]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.538      ; 1.119      ;
; 1.082 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[4]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.584      ; 1.166      ;
; 1.083 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.484      ; 1.067      ;
; 1.083 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.434      ; 1.017      ;
; 1.095 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[7]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.579      ; 1.174      ;
; 1.095 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[3]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.552      ; 1.147      ;
; 1.102 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.443      ; 1.045      ;
; 1.103 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.441      ; 1.044      ;
; 1.109 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.441      ; 1.050      ;
; 1.142 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.436      ; 1.078      ;
; 1.147 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.437      ; 1.084      ;
; 1.171 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[9]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.536      ; 1.207      ;
; 1.173 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.489      ; 1.162      ;
; 1.183 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[6]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.532      ; 1.215      ;
; 1.187 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[2]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.554      ; 1.241      ;
; 1.196 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|pc[5]                   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.531      ; 1.227      ;
+-------+------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                            ; Launch Clock ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.587 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[0]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[0] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.264      ; 0.351      ;
; 0.588 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[7]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[7] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.265      ; 0.353      ;
; 0.591 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[6]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[6] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.260      ; 0.351      ;
; 0.592 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[3] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[3] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.233      ; 0.325      ;
; 0.592 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[3]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[3] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.262      ; 0.354      ;
; 0.593 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[5] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[5] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.232      ; 0.325      ;
; 0.593 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[2] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[2] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.232      ; 0.325      ;
; 0.593 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[2]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[2] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.260      ; 0.353      ;
; 0.594 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[6] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[6] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.231      ; 0.325      ;
; 0.594 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[4]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[4] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.257      ; 0.351      ;
; 0.595 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[7] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[7] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.230      ; 0.325      ;
; 0.596 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|dst_addr[4] ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[4] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.229      ; 0.325      ;
; 0.597 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[5]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[5] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.257      ; 0.354      ;
; 0.602 ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|result[1]   ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[1] ; ACLK         ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; -0.500       ; 0.249      ; 0.351      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                           ; Launch Clock ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.702 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[4]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.395      ; 0.597      ;
; 0.793 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.294      ; 0.587      ;
; 0.797 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.292      ; 0.589      ;
; 0.798 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.294      ; 0.592      ;
; 0.800 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.290      ; 0.590      ;
; 0.802 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.291      ; 0.593      ;
; 0.805 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.292      ; 0.597      ;
; 0.816 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.290      ; 0.606      ;
; 0.817 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[7]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.398      ; 0.715      ;
; 0.821 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[3]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.394      ; 0.715      ;
; 0.823 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[7]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.398      ; 0.721      ;
; 0.824 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[5]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.396      ; 0.720      ;
; 0.826 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[2]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.398      ; 0.724      ;
; 0.828 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[6]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.396      ; 0.724      ;
; 0.828 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[5]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.396      ; 0.724      ;
; 0.829 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.294      ; 0.623      ;
; 0.830 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[4]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.395      ; 0.725      ;
; 0.833 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.294      ; 0.627      ;
; 0.834 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.292      ; 0.626      ;
; 0.836 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP1 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.292      ; 0.628      ;
; 0.889 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_OP2 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.291      ; 0.680      ;
; 0.941 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr1[6]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.396      ; 0.837      ;
; 0.945 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[3]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.394      ; 0.839      ;
; 0.967 ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|src_addr2[2]            ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ; ACLK         ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; -0.500       ; 0.398      ; 0.865      ;
+-------+------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ACLK'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; Simple_Memory_Slave:u_slave0|altsyncram:memory_rtl_0|altsyncram_uqp1:auto_generated|ram_block1a20~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                     ; Clock Edge ; Target                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0clkctrl|inclk[0]                                                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0clkctrl|inclk[0]                                                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0clkctrl|outclk                                                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0clkctrl|outclk                                                                                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0|combout                                                                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0|combout                                                                                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0|datad                                                                                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|Read_controller|LessThan6~0|datad                                                                                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[2]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[2]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[3]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[3]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[4]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[4]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[5]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[5]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[6]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[6]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[7]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[7]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[8]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[8]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[9]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Addr_Channel_Dec|M00_AXI_araddr[9]|datac                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Arbiter|Selected_Master[0]|regout                                                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; u_interconnect|u_AR_Channel_Controller_Top|u_Read_Arbiter|Selected_Master[0]|regout                                                                        ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                          ; Clock Edge ; Target                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[30] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[31] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[8]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|read_addr[9]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state.FETCH_INSTR|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state.FETCH_INSTR|regout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14clkctrl|inclk[0]            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14clkctrl|inclk[0]            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14clkctrl|outclk              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14clkctrl|outclk              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|current_state~14|dataa                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[2]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[2]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[30]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[30]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[31]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[31]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[3]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[3]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[4]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[4]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[5]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[5]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[6]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[6]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[7]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[7]|datac                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[8]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[8]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[9]|datad                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master0|u_controller|read_addr[9]|datad                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT'                                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                           ; Clock Edge ; Target                                                             ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_addr[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|write_data[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|current_state.STORE_RESULT~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[2]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[2]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[3]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[3]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[4]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[4]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[5]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[5]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[6]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[6]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[7]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_addr[7]|datad                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[0]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[0]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[1]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[1]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[2]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[2]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[3]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[3]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[4]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[4]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[5]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[5]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[6]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[6]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[7]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; Rise       ; u_master0|u_controller|write_data[7]|datac                         ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR'                                                                                                           ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                          ; Clock Edge ; Target                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Fall       ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|read_addr[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state.FETCH_INSTR|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state.FETCH_INSTR|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14clkctrl|inclk[0]           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14clkctrl|outclk             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14|combout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|current_state~14|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[2]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[2]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[3]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[3]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[4]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[4]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[5]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[5]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[6]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[6]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[7]|datac                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR ; Rise       ; u_master1|u_controller|read_addr[7]|datac                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ARESETN       ; ACLK       ; 1.337 ; 1.337 ; Rise       ; ACLK            ;
; master0_start ; ACLK       ; 0.594 ; 0.594 ; Rise       ; ACLK            ;
; master1_start ; ACLK       ; 3.006 ; 3.006 ; Rise       ; ACLK            ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ARESETN       ; ACLK       ; 0.262  ; 0.262  ; Rise       ; ACLK            ;
; master0_start ; ACLK       ; 0.132  ; 0.132  ; Rise       ; ACLK            ;
; master1_start ; ACLK       ; -2.289 ; -2.289 ; Rise       ; ACLK            ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                         ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; master0_busy ; ACLK                                                                            ; 3.972 ; 3.972 ; Rise       ; ACLK                                                                            ;
; master0_done ; ACLK                                                                            ; 4.635 ; 4.635 ; Rise       ; ACLK                                                                            ;
; master1_busy ; ACLK                                                                            ; 3.932 ; 3.932 ; Rise       ; ACLK                                                                            ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 2.444 ;       ; Rise       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;       ; 2.444 ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                 ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; master0_busy ; ACLK                                                                            ; 3.972 ; 3.972 ; Rise       ; ACLK                                                                            ;
; master0_done ; ACLK                                                                            ; 4.562 ; 4.562 ; Rise       ; ACLK                                                                            ;
; master1_busy ; ACLK                                                                            ; 3.932 ; 3.932 ; Rise       ; ACLK                                                                            ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 2.444 ;       ; Rise       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;       ; 2.444 ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+---------+---------------------+
; Clock                                                                                                                                      ; Setup    ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+---------+---------------------+
; Worst-case Slack                                                                                                                           ; -4.864   ; -2.539   ; N/A      ; N/A     ; -1.627              ;
;  ACLK                                                                                                                                      ; -4.864   ; -2.539   ; N/A      ; N/A     ; -1.627              ;
;  AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -1.293   ; -2.034   ; N/A      ; N/A     ; 0.500               ;
;  CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; -2.085   ; 0.328    ; N/A      ; N/A     ; 0.500               ;
;  CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; -0.309   ; 0.283    ; N/A      ; N/A     ; 0.500               ;
;  CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; -1.773   ; 0.589    ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                                                                                            ; -976.533 ; -142.288 ; 0.0      ; 0.0     ; -643.288            ;
;  ACLK                                                                                                                                      ; -938.483 ; -127.948 ; N/A      ; N/A     ; -643.288            ;
;  AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -8.679   ; -14.340  ; N/A      ; N/A     ; 0.000               ;
;  CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; -17.910  ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; -3.038   ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; -8.423   ; 0.000    ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ARESETN       ; ACLK       ; 3.190 ; 3.190 ; Rise       ; ACLK            ;
; master0_start ; ACLK       ; 2.030 ; 2.030 ; Rise       ; ACLK            ;
; master1_start ; ACLK       ; 6.079 ; 6.079 ; Rise       ; ACLK            ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ARESETN       ; ACLK       ; 0.262  ; 0.262  ; Rise       ; ACLK            ;
; master0_start ; ACLK       ; 0.132  ; 0.132  ; Rise       ; ACLK            ;
; master1_start ; ACLK       ; -2.289 ; -2.289 ; Rise       ; ACLK            ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                         ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; master0_busy ; ACLK                                                                            ; 7.042 ; 7.042 ; Rise       ; ACLK                                                                            ;
; master0_done ; ACLK                                                                            ; 8.518 ; 8.518 ; Rise       ; ACLK                                                                            ;
; master1_busy ; ACLK                                                                            ; 6.989 ; 6.989 ; Rise       ; ACLK                                                                            ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 4.738 ;       ; Rise       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;       ; 4.738 ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                 ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; master0_busy ; ACLK                                                                            ; 3.972 ; 3.972 ; Rise       ; ACLK                                                                            ;
; master0_done ; ACLK                                                                            ; 4.562 ; 4.562 ; Rise       ; ACLK                                                                            ;
; master1_busy ; ACLK                                                                            ; 3.932 ; 3.932 ; Rise       ; ACLK                                                                            ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ; 2.444 ;       ; Rise       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
; master0_done ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;       ; 2.444 ; Fall       ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT ;
+--------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                ; To Clock                                                                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ACLK                                                                                                                                      ; ACLK                                                                                                                                      ; 4637     ; 0        ; 0        ; 0        ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK                                                                                                                                      ; 122      ; 146      ; 0        ; 0        ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK                                                                                                                                      ; 38       ; 48       ; 0        ; 0        ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK                                                                                                                                      ; 56       ; 70       ; 0        ; 0        ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK                                                                                                                                      ; 28       ; 34       ; 0        ; 0        ;
; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0        ; 0        ; 14       ; 0        ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0        ; 0        ; 8        ; 8        ;
; ACLK                                                                                                                                      ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0        ; 0        ; 48       ; 0        ;
; ACLK                                                                                                                                      ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; 0        ; 0        ; 14       ; 0        ;
; ACLK                                                                                                                                      ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0        ; 0        ; 24       ; 0        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                ; To Clock                                                                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ACLK                                                                                                                                      ; ACLK                                                                                                                                      ; 4637     ; 0        ; 0        ; 0        ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK                                                                                                                                      ; 122      ; 146      ; 0        ; 0        ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK                                                                                                                                      ; 38       ; 48       ; 0        ; 0        ;
; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; ACLK                                                                                                                                      ; 56       ; 70       ; 0        ; 0        ;
; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; ACLK                                                                                                                                      ; 28       ; 34       ; 0        ; 0        ;
; ACLK                                                                                                                                      ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0        ; 0        ; 14       ; 0        ;
; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0        ; 0        ; 8        ; 8        ;
; ACLK                                                                                                                                      ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0        ; 0        ; 48       ; 0        ;
; ACLK                                                                                                                                      ; CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT                                                           ; 0        ; 0        ; 14       ; 0        ;
; ACLK                                                                                                                                      ; CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR                                                            ; 0        ; 0        ; 24       ; 0        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 324   ; 324  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 11 09:40:16 2025
Info: Command: quartus_sta AXI_PROJECT -c AXI_PROJECT
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 38 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AXI_PROJECT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ACLK ACLK
    Info (332105): create_clock -period 1.000 -name CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT
    Info (332105): create_clock -period 1.000 -name AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]
    Info (332105): create_clock -period 1.000 -name CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR
    Info (332105): create_clock -period 1.000 -name CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.864
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.864      -938.483 ACLK 
    Info (332119):    -2.085       -17.910 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR 
    Info (332119):    -1.773        -8.423 CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR 
    Info (332119):    -1.293        -8.679 AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] 
    Info (332119):    -0.309        -3.038 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT 
Info (332146): Worst-case hold slack is -2.539
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.539      -127.948 ACLK 
    Info (332119):    -2.034       -14.340 AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] 
    Info (332119):     0.283         0.000 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT 
    Info (332119):     0.328         0.000 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR 
    Info (332119):     0.589         0.000 CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -643.288 ACLK 
    Info (332119):     0.500         0.000 AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] 
    Info (332119):     0.500         0.000 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR 
    Info (332119):     0.500         0.000 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT 
    Info (332119):     0.500         0.000 CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.734
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.734      -293.333 ACLK 
    Info (332119):    -0.575        -4.879 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR 
    Info (332119):    -0.571        -2.299 CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR 
    Info (332119):    -0.455        -2.894 AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] 
    Info (332119):     0.003         0.000 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT 
Info (332146): Worst-case hold slack is -1.580
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.580      -125.186 ACLK 
    Info (332119):    -1.197        -8.726 AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] 
    Info (332119):     0.538         0.000 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR 
    Info (332119):     0.587         0.000 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT 
    Info (332119):     0.702         0.000 CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -643.288 ACLK 
    Info (332119):     0.500         0.000 AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] 
    Info (332119):     0.500         0.000 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.FETCH_INSTR 
    Info (332119):     0.500         0.000 CPU_ALU_Master:u_master0|CPU_Controller:u_controller|current_state.STORE_RESULT 
    Info (332119):     0.500         0.000 CPU_ALU_Master:u_master1|CPU_Controller:u_controller|current_state.FETCH_INSTR 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4641 megabytes
    Info: Processing ended: Tue Nov 11 09:40:24 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:02


