verilog work "ipcore_dir/clk_gen.v"
verilog work "TX_Module.v"
verilog work "RX_MODULE.v"
verilog work "LED_CTR.v"
verilog work "Input_Data.v"
verilog work "../../Rest Of sessions/uart_baud_gen/uart_baud_gen.v"
verilog work "../../Rest Of sessions/uart_baud_gen/meta_harden.v"
verilog work "TOP.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
