[2025-09-17 12:53:48] START suite=qualcomm_srv trace=srv612_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv612_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 3852300 heartbeat IPC: 2.596 cumulative IPC: 2.596 (Simulation time: 00 hr 00 min 52 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 7833395 heartbeat IPC: 2.512 cumulative IPC: 2.553 (Simulation time: 00 hr 01 min 47 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 7833395 cumulative IPC: 2.553 (Simulation time: 00 hr 01 min 47 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 7833395 cumulative IPC: 2.553 (Simulation time: 00 hr 01 min 47 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 21183938 heartbeat IPC: 0.749 cumulative IPC: 0.749 (Simulation time: 00 hr 03 min 12 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 36578735 heartbeat IPC: 0.6496 cumulative IPC: 0.6958 (Simulation time: 00 hr 04 min 52 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 56781915 heartbeat IPC: 0.495 cumulative IPC: 0.6129 (Simulation time: 00 hr 07 min 08 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 85429645 heartbeat IPC: 0.3491 cumulative IPC: 0.5155 (Simulation time: 00 hr 10 min 27 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 119952414 heartbeat IPC: 0.2897 cumulative IPC: 0.446 (Simulation time: 00 hr 14 min 51 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 147604078 heartbeat IPC: 0.3616 cumulative IPC: 0.4293 (Simulation time: 00 hr 18 min 18 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 171853076 heartbeat IPC: 0.4124 cumulative IPC: 0.4268 (Simulation time: 00 hr 21 min 29 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 192554786 heartbeat IPC: 0.4831 cumulative IPC: 0.4331 (Simulation time: 00 hr 24 min 19 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv612_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000020 cycles: 209859246 heartbeat IPC: 0.5779 cumulative IPC: 0.4455 (Simulation time: 00 hr 26 min 33 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 222211785 cumulative IPC: 0.45 (Simulation time: 00 hr 28 min 55 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 222211785 cumulative IPC: 0.45 (Simulation time: 00 hr 28 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv612_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.45 instructions: 100000000 cycles: 222211785
CPU 0 Branch Prediction Accuracy: 97.86% MPKI: 4.63 Average ROB Occupancy at Mispredict: 130.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.02063
BRANCH_INDIRECT: 0.05901
BRANCH_CONDITIONAL: 4.45
BRANCH_DIRECT_CALL: 0.03374
BRANCH_INDIRECT_CALL: 0.0318
BRANCH_RETURN: 0.03431


====Backend Stall Breakdown====
ROB_STALL: 16196728
LQ_STALL: 561723
SQ_STALL: 212272


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 132.95512
REPLAY_LOAD: 106.92518
NON_REPLAY_LOAD: 51.327164

== Total ==
ADDR_TRANS: 2216362
REPLAY_LOAD: 1970631
NON_REPLAY_LOAD: 12009735

== Counts ==
ADDR_TRANS: 16670
REPLAY_LOAD: 18430
NON_REPLAY_LOAD: 233984

cpu0->cpu0_STLB TOTAL        ACCESS:    2920269 HIT:    2681764 MISS:     238505 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2920269 HIT:    2681764 MISS:     238505 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 99.96 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4851300 HIT:    3018635 MISS:    1832665 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    4205121 HIT:    2597303 MISS:    1607818 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     121406 HIT:      36794 MISS:      84612 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     144589 HIT:     144437 MISS:        152 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     380184 HIT:     240101 MISS:     140083 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 77.94 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5797837 HIT:    5670875 MISS:     126962 MSHR_MERGE:      33597
cpu0->cpu0_L1I LOAD         ACCESS:    5797837 HIT:    5670875 MISS:     126962 MSHR_MERGE:      33597
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 47.12 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25048201 HIT:   18558625 MISS:    6489576 MSHR_MERGE:    1876210
cpu0->cpu0_L1D LOAD         ACCESS:   19062143 HIT:   13211399 MISS:    5850744 MSHR_MERGE:    1738987
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5504253 HIT:    5245923 MISS:     258330 MSHR_MERGE:     136905
cpu0->cpu0_L1D TRANSLATION  ACCESS:     481805 HIT:     101303 MISS:     380502 MSHR_MERGE:        318
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 40.21 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5109272 HIT:    5073278 MISS:      35994 MSHR_MERGE:      18753
cpu0->cpu0_ITLB LOAD         ACCESS:    5109272 HIT:    5073278 MISS:      35994 MSHR_MERGE:      18753
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 47.75 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24163669 HIT:   20411243 MISS:    3752426 MSHR_MERGE:     849398
cpu0->cpu0_DTLB LOAD         ACCESS:   24163669 HIT:   20411243 MISS:    3752426 MSHR_MERGE:     849398
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 12.72 cycles
cpu0->LLC TOTAL        ACCESS:    1935628 HIT:     748000 MISS:    1187628 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1607818 HIT:     590977 MISS:    1016841 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      84612 HIT:       4834 MISS:      79778 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     103115 HIT:     103013 MISS:        102 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     140083 HIT:      49176 MISS:      90907 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 89.38 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     108890
  ROW_BUFFER_MISS:    1078635
  AVG DBUS CONGESTED CYCLE: 9.246
Channel 0 WQ ROW_BUFFER_HIT:      26657
  ROW_BUFFER_MISS:      69985
  FULL:          0
Channel 0 REFRESHES ISSUED:      18518

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1183954      1215934       554436       394181
---------------------------------------------------------------
  STLB miss resolved @ L1D                0        34231         2461        11113        80155
  STLB miss resolved @ L2C                0         7816       104126         8293       137914
  STLB miss resolved @ LLC                0         1668         7836        12138        36675
  STLB miss resolved @ MEM                0          756         5228         5775        82640

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              12782          838        10280         2756         1865
---------------------------------------------------------------
  STLB miss resolved @ L1D               34           17           78          376          946
  STLB miss resolved @ L2C                7            4           74          180          278
  STLB miss resolved @ LLC               59           11          133          953          545
  STLB miss resolved @ MEM               99           32          243         1425         4477
[2025-09-17 13:22:44] END   suite=qualcomm_srv trace=srv612_ap (rc=0)
