11:16:54 DEBUG : Logs will be stored at 'C:/XilinxDev/SOC/Seppe-en-Kobe/VHDL/MotorControl/vitis/IDE.log'.
11:17:11 INFO  : Platform repository initialization has completed.
11:17:11 INFO  : Registering command handlers for Vitis TCF services
11:17:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\SOC\Seppe-en-Kobe\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
11:17:13 INFO  : XSCT server has started successfully.
11:17:13 INFO  : Successfully done setting XSCT server connection channel  
11:17:13 INFO  : plnx-install-location is set to ''
11:17:13 INFO  : Successfully done setting workspace for the tool. 
11:17:13 INFO  : Successfully done query RDI_DATADIR 
11:18:15 INFO  : Result from executing command 'getProjects': FinalCar
11:18:15 INFO  : Result from executing command 'getPlatforms': 
11:18:15 WARN  : An unexpected exception occurred in the module 'platform project logging'
11:18:15 INFO  : Platform 'FinalCar' is added to custom repositories.
11:18:18 ERROR : 
org.eclipse.core.runtime.CoreException: CDT Project already configured
	at org.eclipse.cdt.internal.core.settings.model.ExceptionFactory.createCoreException(ExceptionFactory.java:26) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	at org.eclipse.cdt.core.CCorePlugin.mapCProjectOwner(CCorePlugin.java:890) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	at org.eclipse.cdt.core.CCorePlugin$1.run(CCorePlugin.java:945) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.cdt.core.CCorePlugin.createCProject(CCorePlugin.java:930) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createCProject(AppCreationHandler.java:92) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:67) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
Caused by: org.eclipse.core.runtime.CoreException: CDT Project already configured
	at org.eclipse.cdt.internal.core.CConfigBasedDescriptorManager.configure(CConfigBasedDescriptorManager.java:160) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	at org.eclipse.cdt.core.CCorePlugin.mapCProjectOwner(CCorePlugin.java:885) ~[org.eclipse.cdt.core_6.4.0.201802261533.jar:?]
	... 20 more
11:18:18 ERROR : Failed to create application project
org.eclipse.core.runtime.CoreException: CDT Project already configured
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:150) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
11:19:36 DEBUG : Logs will be stored at 'C:/XilinxDev/SOC/Seppe-en-Kobe/VHDL/MotorControl/vitis/IDE.log'.
11:19:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\SOC\Seppe-en-Kobe\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
11:19:39 INFO  : Registering command handlers for Vitis TCF services
11:19:39 INFO  : Platform repository initialization has completed.
11:19:41 INFO  : XSCT server has started successfully.
11:19:41 INFO  : Successfully done setting XSCT server connection channel  
11:19:41 INFO  : plnx-install-location is set to ''
11:19:41 INFO  : Successfully done query RDI_DATADIR 
11:19:41 INFO  : Successfully done setting workspace for the tool. 
11:22:57 DEBUG : Logs will be stored at 'C:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/vitis/IDE.log'.
11:23:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\SOC\SeppeEnKobe\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
11:23:01 INFO  : Registering command handlers for Vitis TCF services
11:23:01 INFO  : Platform repository initialization has completed.
11:23:03 INFO  : XSCT server has started successfully.
11:23:03 INFO  : Successfully done setting XSCT server connection channel  
11:23:03 INFO  : plnx-install-location is set to ''
11:23:03 INFO  : Successfully done setting workspace for the tool. 
11:23:03 INFO  : Successfully done query RDI_DATADIR 
11:50:06 INFO  : Result from executing command 'getProjects': FinalCar
11:50:06 INFO  : Result from executing command 'getPlatforms': 
11:50:06 WARN  : An unexpected exception occurred in the module 'platform project logging'
11:50:06 INFO  : Platform 'FinalCar' is added to custom repositories.
11:50:13 INFO  : Platform 'FinalCar' is added to custom repositories.
18:48:22 DEBUG : Logs will be stored at 'C:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/vitis/IDE.log'.
18:48:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\SOC\SeppeEnKobe\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
18:48:27 INFO  : XSCT server has started successfully.
18:48:27 INFO  : plnx-install-location is set to ''
18:48:27 INFO  : Successfully done setting XSCT server connection channel  
18:48:27 INFO  : Successfully done setting workspace for the tool. 
18:48:29 INFO  : Platform repository initialization has completed.
18:48:29 INFO  : Registering command handlers for Vitis TCF services
18:48:32 INFO  : Successfully done query RDI_DATADIR 
20:13:43 INFO  : Result from executing command 'getProjects': FinalCar
20:13:43 INFO  : Result from executing command 'getPlatforms': FinalCar|C:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/vitis/FinalCar/export/FinalCar/FinalCar.xpfm
20:15:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:15:06 INFO  : 'jtag frequency' command is executed.
20:15:06 INFO  : Context for 'APU' is selected.
20:15:06 INFO  : System reset is completed.
20:15:09 INFO  : 'after 3000' command is executed.
20:15:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:15:12 INFO  : Device configured successfully with "C:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/vitis/Car/_ide/bitstream/FinalCar.bit"
20:15:12 INFO  : Context for 'APU' is selected.
20:15:12 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/vitis/FinalCar/export/FinalCar/hw/FinalCar.xsa'.
20:15:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:12 INFO  : Context for 'APU' is selected.
20:15:12 INFO  : Sourcing of 'C:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/vitis/Car/_ide/psinit/ps7_init.tcl' is done.
20:15:12 INFO  : 'ps7_init' command is executed.
20:15:12 INFO  : 'ps7_post_config' command is executed.
20:15:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/vitis/Car/_ide/bitstream/FinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/vitis/FinalCar/export/FinalCar/hw/FinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/vitis/Car/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:15:12 INFO  : Launch script is exported to file 'C:\XilinxDev\SOC\SeppeEnKobe\VHDL\MotorControl\vitis\Car_system\_ide\scripts\systemdebugger_car_system_standalone.tcl'
20:15:49 INFO  : Disconnected from the channel tcfchan#3.
20:16:22 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
20:17:02 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
20:19:50 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
20:23:45 INFO  : Result from executing command 'getProjects': FinalCar
20:23:45 INFO  : Result from executing command 'getPlatforms': FinalCar|C:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/vitis/FinalCar/export/FinalCar/FinalCar.xpfm
20:23:45 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
08:45:27 DEBUG : Logs will be stored at 'C:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/vitis/IDE.log'.
08:45:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\SOC\SeppeEnKobe\VHDL\MotorControl\vitis\temp_xsdb_launch_script.tcl
08:45:32 INFO  : Platform repository initialization has completed.
08:45:33 INFO  : Registering command handlers for Vitis TCF services
08:45:34 INFO  : XSCT server has started successfully.
08:45:34 INFO  : plnx-install-location is set to ''
08:45:40 INFO  : Successfully done setting XSCT server connection channel  
08:45:40 INFO  : Successfully done query RDI_DATADIR 
08:45:40 INFO  : Successfully done setting workspace for the tool. 
08:46:01 INFO  : Build configuration of 'Car_system' is updated to 'Release'
08:46:01 INFO  : Build configuration of system project is automatically updated to 'Release'.
08:47:43 INFO  : No changes in MSS file content so sources will not be generated.
08:48:23 INFO  : Build configuration of 'Car_system' is updated to 'Debug'
08:48:23 INFO  : Build configuration of system project is automatically updated to 'Debug'.
08:48:26 INFO  : Result from executing command 'getProjects': FinalCar
08:48:27 INFO  : Result from executing command 'getPlatforms': FinalCar|C:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/vitis/FinalCar/export/FinalCar/FinalCar.xpfm
08:48:27 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
08:49:24 INFO  : Result from executing command 'removePlatformRepo': 
08:49:44 INFO  : Result from executing command 'getProjects': FinalCar
08:49:44 INFO  : Result from executing command 'getPlatforms': 
08:49:44 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
08:50:23 INFO  : Result from executing command 'removePlatformRepo': 
08:50:42 INFO  : Result from executing command 'getProjects': FinalCar
08:50:42 INFO  : Result from executing command 'getPlatforms': 
08:50:53 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
08:57:30 DEBUG : Logs will be stored at 'C:/XilinxDev/FinalCar/IDE.log'.
08:57:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\FinalCar\temp_xsdb_launch_script.tcl
08:57:34 INFO  : XSCT server has started successfully.
08:57:34 INFO  : Successfully done setting XSCT server connection channel  
08:57:34 INFO  : plnx-install-location is set to ''
08:57:34 INFO  : Successfully done setting workspace for the tool. 
08:57:34 INFO  : Successfully done query RDI_DATADIR 
08:57:36 INFO  : Registering command handlers for Vitis TCF services
08:57:36 INFO  : Platform repository initialization has completed.
08:58:33 INFO  : Result from executing command 'getProjects': FinalCar
08:58:33 INFO  : Result from executing command 'getPlatforms': FinalCar|C:/XilinxDev/SOC/SeppeEnKobe/VHDL/MotorControl/vitis/FinalCar/export/FinalCar/FinalCar.xpfm
08:58:34 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
09:59:11 DEBUG : Logs will be stored at 'C:/XilinxDev/FinalCar/IDE.log'.
09:59:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\FinalCar\temp_xsdb_launch_script.tcl
09:59:16 INFO  : XSCT server has started successfully.
09:59:16 INFO  : Successfully done setting XSCT server connection channel  
09:59:16 INFO  : plnx-install-location is set to ''
09:59:16 INFO  : Successfully done setting workspace for the tool. 
09:59:17 INFO  : Registering command handlers for Vitis TCF services
09:59:17 INFO  : Platform repository initialization has completed.
09:59:18 INFO  : Successfully done query RDI_DATADIR 
09:59:27 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
09:59:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:00:03 INFO  : 'jtag frequency' command is executed.
10:00:03 INFO  : Context for 'APU' is selected.
10:00:03 INFO  : System reset is completed.
10:00:06 INFO  : 'after 3000' command is executed.
10:00:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:00:09 INFO  : Device configured successfully with "C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit"
10:00:09 INFO  : Context for 'APU' is selected.
10:00:09 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa'.
10:00:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:00:09 INFO  : Context for 'APU' is selected.
10:00:09 INFO  : Sourcing of 'C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl' is done.
10:00:09 INFO  : 'ps7_init' command is executed.
10:00:10 INFO  : 'ps7_post_config' command is executed.
10:00:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:10 INFO  : The application 'C:/XilinxDev/FinalCar/Car/Debug/Car.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:00:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:10 INFO  : 'configparams force-mem-access 0' command is executed.
10:00:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/FinalCar/Car/Debug/Car.elf
configparams force-mem-access 0
----------------End of Script----------------

10:00:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:10 INFO  : 'con' command is executed.
10:00:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:00:10 INFO  : Launch script is exported to file 'C:\XilinxDev\FinalCar\Car_system\_ide\scripts\debugger_car-default.tcl'
10:00:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:00:10 INFO  : 'jtag frequency' command is executed.
10:00:10 INFO  : Context for 'APU' is selected.
10:00:10 INFO  : System reset is completed.
10:00:13 INFO  : 'after 3000' command is executed.
10:00:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:00:16 INFO  : Device configured successfully with "C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit"
10:00:16 INFO  : Context for 'APU' is selected.
10:00:16 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa'.
10:00:16 INFO  : 'configparams force-mem-access 1' command is executed.
10:00:16 INFO  : Context for 'APU' is selected.
10:00:16 INFO  : Sourcing of 'C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl' is done.
10:00:16 INFO  : 'ps7_init' command is executed.
10:00:16 INFO  : 'ps7_post_config' command is executed.
10:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:16 INFO  : The application 'C:/XilinxDev/FinalCar/Car/Debug/Car.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:00:16 INFO  : 'configparams force-mem-access 0' command is executed.
10:00:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/FinalCar/Car/Debug/Car.elf
configparams force-mem-access 0
----------------End of Script----------------

10:00:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:00:17 INFO  : 'con' command is executed.
10:00:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:00:17 INFO  : Launch script is exported to file 'C:\XilinxDev\FinalCar\Car_system\_ide\scripts\debugger_car-default.tcl'
10:01:15 INFO  : Disconnected from the channel tcfchan#1.
10:01:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:01:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:01:16 INFO  : 'jtag frequency' command is executed.
10:01:16 INFO  : Context for 'APU' is selected.
10:01:16 INFO  : System reset is completed.
10:01:19 INFO  : 'after 3000' command is executed.
10:01:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:01:21 INFO  : Device configured successfully with "C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit"
10:01:21 INFO  : Context for 'APU' is selected.
10:01:25 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa'.
10:01:25 INFO  : 'configparams force-mem-access 1' command is executed.
10:01:25 INFO  : Context for 'APU' is selected.
10:01:25 INFO  : Sourcing of 'C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl' is done.
10:01:25 INFO  : 'ps7_init' command is executed.
10:01:25 INFO  : 'ps7_post_config' command is executed.
10:01:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:25 INFO  : The application 'C:/XilinxDev/FinalCar/Car/Debug/Car.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:01:25 INFO  : 'configparams force-mem-access 0' command is executed.
10:01:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/FinalCar/Car/Debug/Car.elf
configparams force-mem-access 0
----------------End of Script----------------

10:01:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:26 INFO  : 'con' command is executed.
10:01:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:01:26 INFO  : Launch script is exported to file 'C:\XilinxDev\FinalCar\Car_system\_ide\scripts\debugger_car-default.tcl'
10:02:17 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
10:02:38 INFO  : Disconnected from the channel tcfchan#2.
10:02:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:02:39 INFO  : 'jtag frequency' command is executed.
10:02:39 INFO  : Context for 'APU' is selected.
10:02:39 INFO  : System reset is completed.
10:02:42 INFO  : 'after 3000' command is executed.
10:02:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:02:44 INFO  : Device configured successfully with "C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit"
10:02:44 INFO  : Context for 'APU' is selected.
10:02:48 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa'.
10:02:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:02:48 INFO  : Context for 'APU' is selected.
10:02:48 INFO  : Sourcing of 'C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl' is done.
10:02:48 INFO  : 'ps7_init' command is executed.
10:02:48 INFO  : 'ps7_post_config' command is executed.
10:02:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:49 INFO  : The application 'C:/XilinxDev/FinalCar/Car/Debug/Car.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:02:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:02:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/FinalCar/Car/Debug/Car.elf
configparams force-mem-access 0
----------------End of Script----------------

10:02:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:49 INFO  : 'con' command is executed.
10:02:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:02:49 INFO  : Launch script is exported to file 'C:\XilinxDev\FinalCar\Car_system\_ide\scripts\debugger_car-default.tcl'
10:03:14 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
10:03:23 INFO  : Disconnected from the channel tcfchan#3.
10:03:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:03:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:03:24 INFO  : 'jtag frequency' command is executed.
10:03:24 INFO  : Context for 'APU' is selected.
10:03:24 INFO  : System reset is completed.
10:03:27 INFO  : 'after 3000' command is executed.
10:03:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:03:30 INFO  : Device configured successfully with "C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit"
10:03:30 INFO  : Context for 'APU' is selected.
10:03:33 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa'.
10:03:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:03:33 INFO  : Context for 'APU' is selected.
10:03:33 INFO  : Sourcing of 'C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl' is done.
10:03:34 INFO  : 'ps7_init' command is executed.
10:03:34 INFO  : 'ps7_post_config' command is executed.
10:03:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:34 INFO  : The application 'C:/XilinxDev/FinalCar/Car/Debug/Car.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:03:34 INFO  : 'configparams force-mem-access 0' command is executed.
10:03:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/FinalCar/Car/Debug/Car.elf
configparams force-mem-access 0
----------------End of Script----------------

10:03:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:34 INFO  : 'con' command is executed.
10:03:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:03:34 INFO  : Launch script is exported to file 'C:\XilinxDev\FinalCar\Car_system\_ide\scripts\debugger_car-default.tcl'
10:26:05 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
10:26:24 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
10:27:18 INFO  : Disconnected from the channel tcfchan#4.
10:27:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:27:20 INFO  : 'jtag frequency' command is executed.
10:27:20 INFO  : Context for 'APU' is selected.
10:27:20 INFO  : System reset is completed.
10:27:23 INFO  : 'after 3000' command is executed.
10:27:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:27:25 INFO  : Device configured successfully with "C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit"
10:27:25 INFO  : Context for 'APU' is selected.
10:27:29 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa'.
10:27:29 INFO  : 'configparams force-mem-access 1' command is executed.
10:27:29 INFO  : Context for 'APU' is selected.
10:27:29 INFO  : Sourcing of 'C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl' is done.
10:27:29 INFO  : 'ps7_init' command is executed.
10:27:29 INFO  : 'ps7_post_config' command is executed.
10:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:29 INFO  : The application 'C:/XilinxDev/FinalCar/Car/Debug/Car.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:27:29 INFO  : 'configparams force-mem-access 0' command is executed.
10:27:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/FinalCar/Car/Debug/Car.elf
configparams force-mem-access 0
----------------End of Script----------------

10:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:30 INFO  : 'con' command is executed.
10:27:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:27:30 INFO  : Launch script is exported to file 'C:\XilinxDev\FinalCar\Car_system\_ide\scripts\debugger_car-default.tcl'
10:28:17 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
10:28:24 INFO  : Disconnected from the channel tcfchan#5.
10:28:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:28:25 INFO  : 'jtag frequency' command is executed.
10:28:25 INFO  : Context for 'APU' is selected.
10:28:25 INFO  : System reset is completed.
10:28:28 INFO  : 'after 3000' command is executed.
10:28:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:28:31 INFO  : Device configured successfully with "C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit"
10:28:31 INFO  : Context for 'APU' is selected.
10:28:34 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa'.
10:28:34 INFO  : 'configparams force-mem-access 1' command is executed.
10:28:34 INFO  : Context for 'APU' is selected.
10:28:34 INFO  : Sourcing of 'C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl' is done.
10:28:35 INFO  : 'ps7_init' command is executed.
10:28:35 INFO  : 'ps7_post_config' command is executed.
10:28:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:35 INFO  : The application 'C:/XilinxDev/FinalCar/Car/Debug/Car.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:28:35 INFO  : 'configparams force-mem-access 0' command is executed.
10:28:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/FinalCar/Car/Debug/Car.elf
configparams force-mem-access 0
----------------End of Script----------------

10:28:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:35 INFO  : 'con' command is executed.
10:28:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:28:35 INFO  : Launch script is exported to file 'C:\XilinxDev\FinalCar\Car_system\_ide\scripts\debugger_car-default.tcl'
10:29:24 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
10:29:32 INFO  : Disconnected from the channel tcfchan#6.
10:29:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:29:34 INFO  : 'jtag frequency' command is executed.
10:29:34 INFO  : Context for 'APU' is selected.
10:29:34 INFO  : System reset is completed.
10:29:37 INFO  : 'after 3000' command is executed.
10:29:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:29:39 INFO  : Device configured successfully with "C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit"
10:29:39 INFO  : Context for 'APU' is selected.
10:29:42 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa'.
10:29:42 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:42 INFO  : Context for 'APU' is selected.
10:29:42 INFO  : Sourcing of 'C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl' is done.
10:29:43 INFO  : 'ps7_init' command is executed.
10:29:43 INFO  : 'ps7_post_config' command is executed.
10:29:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:43 INFO  : The application 'C:/XilinxDev/FinalCar/Car/Debug/Car.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:29:43 INFO  : 'configparams force-mem-access 0' command is executed.
10:29:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/FinalCar/Car/Debug/Car.elf
configparams force-mem-access 0
----------------End of Script----------------

10:29:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:43 INFO  : 'con' command is executed.
10:29:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:29:43 INFO  : Launch script is exported to file 'C:\XilinxDev\FinalCar\Car_system\_ide\scripts\debugger_car-default.tcl'
10:30:32 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
10:30:35 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
10:30:41 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
10:30:49 INFO  : Disconnected from the channel tcfchan#7.
10:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:30:50 INFO  : 'jtag frequency' command is executed.
10:30:50 INFO  : Context for 'APU' is selected.
10:30:50 INFO  : System reset is completed.
10:30:53 INFO  : 'after 3000' command is executed.
10:30:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:30:55 INFO  : Device configured successfully with "C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit"
10:30:55 INFO  : Context for 'APU' is selected.
10:30:59 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa'.
10:30:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:59 INFO  : Context for 'APU' is selected.
10:30:59 INFO  : Sourcing of 'C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl' is done.
10:31:00 INFO  : 'ps7_init' command is executed.
10:31:00 INFO  : 'ps7_post_config' command is executed.
10:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:00 INFO  : The application 'C:/XilinxDev/FinalCar/Car/Debug/Car.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:31:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/FinalCar/Car/Debug/Car.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:00 INFO  : 'con' command is executed.
10:31:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:31:00 INFO  : Launch script is exported to file 'C:\XilinxDev\FinalCar\Car_system\_ide\scripts\debugger_car-default.tcl'
10:32:33 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
10:32:42 INFO  : Disconnected from the channel tcfchan#8.
10:32:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:32:43 INFO  : 'jtag frequency' command is executed.
10:32:43 INFO  : Context for 'APU' is selected.
10:32:43 INFO  : System reset is completed.
10:32:46 INFO  : 'after 3000' command is executed.
10:32:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:32:49 INFO  : Device configured successfully with "C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit"
10:32:49 INFO  : Context for 'APU' is selected.
10:32:53 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa'.
10:32:53 INFO  : 'configparams force-mem-access 1' command is executed.
10:32:53 INFO  : Context for 'APU' is selected.
10:32:53 INFO  : Sourcing of 'C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl' is done.
10:32:53 INFO  : 'ps7_init' command is executed.
10:32:53 INFO  : 'ps7_post_config' command is executed.
10:32:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:53 INFO  : The application 'C:/XilinxDev/FinalCar/Car/Debug/Car.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:32:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:32:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/FinalCar/Car/Debug/Car.elf
configparams force-mem-access 0
----------------End of Script----------------

10:32:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:53 INFO  : 'con' command is executed.
10:32:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:32:53 INFO  : Launch script is exported to file 'C:\XilinxDev\FinalCar\Car_system\_ide\scripts\debugger_car-default.tcl'
10:34:59 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
10:35:07 INFO  : Disconnected from the channel tcfchan#9.
10:35:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:35:08 INFO  : 'jtag frequency' command is executed.
10:35:08 INFO  : Context for 'APU' is selected.
10:35:08 INFO  : System reset is completed.
10:35:11 INFO  : 'after 3000' command is executed.
10:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:35:13 INFO  : Device configured successfully with "C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit"
10:35:13 INFO  : Context for 'APU' is selected.
10:35:17 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa'.
10:35:17 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:17 INFO  : Context for 'APU' is selected.
10:35:17 INFO  : Sourcing of 'C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl' is done.
10:35:17 INFO  : 'ps7_init' command is executed.
10:35:17 INFO  : 'ps7_post_config' command is executed.
10:35:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:17 INFO  : The application 'C:/XilinxDev/FinalCar/Car/Debug/Car.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:17 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/FinalCar/Car/Debug/Car.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:17 INFO  : 'con' command is executed.
10:35:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:35:17 INFO  : Launch script is exported to file 'C:\XilinxDev\FinalCar\Car_system\_ide\scripts\debugger_car-default.tcl'
10:36:42 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
10:36:48 INFO  : Disconnected from the channel tcfchan#10.
10:36:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:36:50 INFO  : 'jtag frequency' command is executed.
10:36:50 INFO  : Context for 'APU' is selected.
10:36:50 INFO  : System reset is completed.
10:36:53 INFO  : 'after 3000' command is executed.
10:36:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:36:55 INFO  : Device configured successfully with "C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit"
10:36:55 INFO  : Context for 'APU' is selected.
10:36:59 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa'.
10:36:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:36:59 INFO  : Context for 'APU' is selected.
10:36:59 INFO  : Sourcing of 'C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl' is done.
10:36:59 INFO  : 'ps7_init' command is executed.
10:36:59 INFO  : 'ps7_post_config' command is executed.
10:36:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:59 INFO  : The application 'C:/XilinxDev/FinalCar/Car/Debug/Car.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:36:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:36:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/FinalCar/Car/Debug/Car.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:00 INFO  : 'con' command is executed.
10:37:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:37:00 INFO  : Launch script is exported to file 'C:\XilinxDev\FinalCar\Car_system\_ide\scripts\debugger_car-default.tcl'
10:48:38 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
10:49:19 INFO  : Checking for BSP changes to sync application flags for project 'Car'...
10:49:50 INFO  : Disconnected from the channel tcfchan#11.
10:49:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:49:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:49:51 INFO  : 'jtag frequency' command is executed.
10:49:51 INFO  : Context for 'APU' is selected.
10:49:52 INFO  : System reset is completed.
10:49:55 INFO  : 'after 3000' command is executed.
10:49:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:49:57 INFO  : Device configured successfully with "C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit"
10:49:57 INFO  : Context for 'APU' is selected.
10:50:00 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa'.
10:50:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:50:00 INFO  : Context for 'APU' is selected.
10:50:00 INFO  : Sourcing of 'C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl' is done.
10:50:01 INFO  : 'ps7_init' command is executed.
10:50:01 INFO  : 'ps7_post_config' command is executed.
10:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:01 INFO  : The application 'C:/XilinxDev/FinalCar/Car/Debug/Car.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:50:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:50:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/FinalCar/Car/_ide/bitstream/FinalCar.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/FinalCar/FinalCar/export/FinalCar/hw/FinalCar.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/FinalCar/Car/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/FinalCar/Car/Debug/Car.elf
configparams force-mem-access 0
----------------End of Script----------------

10:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:01 INFO  : 'con' command is executed.
10:50:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:50:01 INFO  : Launch script is exported to file 'C:\XilinxDev\FinalCar\Car_system\_ide\scripts\debugger_car-default.tcl'
10:57:40 INFO  : Disconnected from the channel tcfchan#12.
19:54:24 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/FinalCar/IDE.log'.
19:54:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\FinalCar\temp_xsdb_launch_script.tcl
19:54:34 INFO  : Registering command handlers for Vitis TCF services
19:54:34 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


19:54:34 INFO  : Platform repository initialization has completed.
19:54:36 INFO  : XSCT server has started successfully.
19:54:44 INFO  : plnx-install-location is set to ''
19:54:44 INFO  : Successfully done setting XSCT server connection channel  
19:54:44 INFO  : Successfully done query RDI_DATADIR 
19:54:44 INFO  : Successfully done setting workspace for the tool. 
09:11:08 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/MotorControl/FinalCar/IDE.log'.
09:11:09 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\MotorControl\FinalCar\temp_xsdb_launch_script.tcl
09:11:12 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


09:11:12 INFO  : Platform repository initialization has completed.
09:11:12 INFO  : Registering command handlers for Vitis TCF services
09:11:14 INFO  : XSCT server has started successfully.
09:11:14 INFO  : plnx-install-location is set to ''
09:11:19 INFO  : Successfully done setting XSCT server connection channel  
09:11:19 INFO  : Successfully done query RDI_DATADIR 
09:11:19 INFO  : Successfully done setting workspace for the tool. 
