

================================================================
== Vivado HLS Report for 'matrix_conv'
================================================================
* Date:           Thu Dec 19 04:49:51 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        final_project
* Solution:       testsol
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  841|  841|  841|  841|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- OUTPUT_ROW  |  840|  840|       105|          -|          -|     8|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 106
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_7), !map !7"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_6), !map !14"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_5), !map !20"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_4), !map !26"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_3), !map !32"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_2), !map !38"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_1), !map !44"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_0), !map !50"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_2), !map !56"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_1), !map !62"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_0), !map !67"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_9), !map !72"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_8), !map !79"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_7), !map !85"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_6), !map !90"   --->   Operation 121 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_5), !map !95"   --->   Operation 122 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_4), !map !100"   --->   Operation 123 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_3), !map !105"   --->   Operation 124 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_2), !map !110"   --->   Operation 125 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_1), !map !115"   --->   Operation 126 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_0), !map !120"   --->   Operation 127 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_conv_str) nounwind"   --->   Operation 128 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr [10 x i8]* %a_0, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 129 'getelementptr' 'a_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr [10 x i8]* %a_1, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 130 'getelementptr' 'a_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr [10 x i8]* %a_2, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 131 'getelementptr' 'a_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%a_3_addr = getelementptr [10 x i8]* %a_3, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 132 'getelementptr' 'a_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%a_4_addr = getelementptr [10 x i8]* %a_4, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 133 'getelementptr' 'a_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%a_5_addr = getelementptr [10 x i8]* %a_5, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 134 'getelementptr' 'a_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%a_6_addr = getelementptr [10 x i8]* %a_6, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 135 'getelementptr' 'a_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%a_7_addr = getelementptr [10 x i8]* %a_7, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 136 'getelementptr' 'a_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr [3 x i8]* %b_0, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 137 'getelementptr' 'b_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%a_0_addr_1 = getelementptr [10 x i8]* %a_0, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 138 'getelementptr' 'a_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%a_1_addr_1 = getelementptr [10 x i8]* %a_1, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 139 'getelementptr' 'a_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%a_2_addr_1 = getelementptr [10 x i8]* %a_2, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 140 'getelementptr' 'a_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%a_3_addr_1 = getelementptr [10 x i8]* %a_3, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 141 'getelementptr' 'a_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%a_4_addr_1 = getelementptr [10 x i8]* %a_4, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 142 'getelementptr' 'a_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%a_5_addr_1 = getelementptr [10 x i8]* %a_5, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 143 'getelementptr' 'a_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%a_6_addr_1 = getelementptr [10 x i8]* %a_6, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 144 'getelementptr' 'a_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%a_7_addr_1 = getelementptr [10 x i8]* %a_7, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 145 'getelementptr' 'a_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%b_0_addr_1 = getelementptr [3 x i8]* %b_0, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 146 'getelementptr' 'b_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%a_0_addr_2 = getelementptr [10 x i8]* %a_0, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 147 'getelementptr' 'a_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%a_1_addr_2 = getelementptr [10 x i8]* %a_1, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 148 'getelementptr' 'a_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%a_2_addr_2 = getelementptr [10 x i8]* %a_2, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 149 'getelementptr' 'a_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%a_3_addr_2 = getelementptr [10 x i8]* %a_3, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 150 'getelementptr' 'a_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%a_4_addr_2 = getelementptr [10 x i8]* %a_4, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 151 'getelementptr' 'a_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%a_5_addr_2 = getelementptr [10 x i8]* %a_5, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 152 'getelementptr' 'a_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%a_6_addr_2 = getelementptr [10 x i8]* %a_6, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 153 'getelementptr' 'a_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%a_7_addr_2 = getelementptr [10 x i8]* %a_7, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 154 'getelementptr' 'a_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%b_0_addr_2 = getelementptr [3 x i8]* %b_0, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 155 'getelementptr' 'b_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%a_8_addr = getelementptr [10 x i8]* %a_8, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 156 'getelementptr' 'a_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr [3 x i8]* %b_1, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 157 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%a_8_addr_1 = getelementptr [10 x i8]* %a_8, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 158 'getelementptr' 'a_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%b_1_addr_1 = getelementptr [3 x i8]* %b_1, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 159 'getelementptr' 'b_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%a_8_addr_2 = getelementptr [10 x i8]* %a_8, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 160 'getelementptr' 'a_8_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%b_1_addr_2 = getelementptr [3 x i8]* %b_1, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 161 'getelementptr' 'b_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%a_9_addr = getelementptr [10 x i8]* %a_9, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 162 'getelementptr' 'a_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr [3 x i8]* %b_2, i64 0, i64 0" [final_project/matrix_conv.cpp:30]   --->   Operation 163 'getelementptr' 'b_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%a_9_addr_1 = getelementptr [10 x i8]* %a_9, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 164 'getelementptr' 'a_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%b_2_addr_1 = getelementptr [3 x i8]* %b_2, i64 0, i64 1" [final_project/matrix_conv.cpp:30]   --->   Operation 165 'getelementptr' 'b_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%a_9_addr_2 = getelementptr [10 x i8]* %a_9, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 166 'getelementptr' 'a_9_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%b_2_addr_2 = getelementptr [3 x i8]* %b_2, i64 0, i64 2" [final_project/matrix_conv.cpp:30]   --->   Operation 167 'getelementptr' 'b_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%res_0_addr = getelementptr [8 x i16]* %res_0, i64 0, i64 0" [final_project/matrix_conv.cpp:33]   --->   Operation 168 'getelementptr' 'res_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%res_1_addr = getelementptr [8 x i16]* %res_1, i64 0, i64 0" [final_project/matrix_conv.cpp:33]   --->   Operation 169 'getelementptr' 'res_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%res_2_addr = getelementptr [8 x i16]* %res_2, i64 0, i64 0" [final_project/matrix_conv.cpp:33]   --->   Operation 170 'getelementptr' 'res_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%res_3_addr = getelementptr [8 x i16]* %res_3, i64 0, i64 0" [final_project/matrix_conv.cpp:33]   --->   Operation 171 'getelementptr' 'res_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%res_4_addr = getelementptr [8 x i16]* %res_4, i64 0, i64 0" [final_project/matrix_conv.cpp:33]   --->   Operation 172 'getelementptr' 'res_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%res_5_addr = getelementptr [8 x i16]* %res_5, i64 0, i64 0" [final_project/matrix_conv.cpp:33]   --->   Operation 173 'getelementptr' 'res_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%res_6_addr = getelementptr [8 x i16]* %res_6, i64 0, i64 0" [final_project/matrix_conv.cpp:33]   --->   Operation 174 'getelementptr' 'res_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%res_7_addr = getelementptr [8 x i16]* %res_7, i64 0, i64 0" [final_project/matrix_conv.cpp:33]   --->   Operation 175 'getelementptr' 'res_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%a_0_addr_3 = getelementptr [10 x i8]* %a_0, i64 0, i64 3" [final_project/matrix_conv.cpp:30]   --->   Operation 176 'getelementptr' 'a_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%a_1_addr_3 = getelementptr [10 x i8]* %a_1, i64 0, i64 3" [final_project/matrix_conv.cpp:30]   --->   Operation 177 'getelementptr' 'a_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%a_2_addr_3 = getelementptr [10 x i8]* %a_2, i64 0, i64 3" [final_project/matrix_conv.cpp:30]   --->   Operation 178 'getelementptr' 'a_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%a_3_addr_3 = getelementptr [10 x i8]* %a_3, i64 0, i64 3" [final_project/matrix_conv.cpp:30]   --->   Operation 179 'getelementptr' 'a_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%a_4_addr_3 = getelementptr [10 x i8]* %a_4, i64 0, i64 3" [final_project/matrix_conv.cpp:30]   --->   Operation 180 'getelementptr' 'a_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%a_5_addr_3 = getelementptr [10 x i8]* %a_5, i64 0, i64 3" [final_project/matrix_conv.cpp:30]   --->   Operation 181 'getelementptr' 'a_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%a_6_addr_3 = getelementptr [10 x i8]* %a_6, i64 0, i64 3" [final_project/matrix_conv.cpp:30]   --->   Operation 182 'getelementptr' 'a_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%a_7_addr_3 = getelementptr [10 x i8]* %a_7, i64 0, i64 3" [final_project/matrix_conv.cpp:30]   --->   Operation 183 'getelementptr' 'a_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%a_8_addr_3 = getelementptr [10 x i8]* %a_8, i64 0, i64 3" [final_project/matrix_conv.cpp:30]   --->   Operation 184 'getelementptr' 'a_8_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%a_9_addr_3 = getelementptr [10 x i8]* %a_9, i64 0, i64 3" [final_project/matrix_conv.cpp:30]   --->   Operation 185 'getelementptr' 'a_9_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%res_0_addr_1 = getelementptr [8 x i16]* %res_0, i64 0, i64 1" [final_project/matrix_conv.cpp:33]   --->   Operation 186 'getelementptr' 'res_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%res_1_addr_1 = getelementptr [8 x i16]* %res_1, i64 0, i64 1" [final_project/matrix_conv.cpp:33]   --->   Operation 187 'getelementptr' 'res_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%res_2_addr_1 = getelementptr [8 x i16]* %res_2, i64 0, i64 1" [final_project/matrix_conv.cpp:33]   --->   Operation 188 'getelementptr' 'res_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%res_3_addr_1 = getelementptr [8 x i16]* %res_3, i64 0, i64 1" [final_project/matrix_conv.cpp:33]   --->   Operation 189 'getelementptr' 'res_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%res_4_addr_1 = getelementptr [8 x i16]* %res_4, i64 0, i64 1" [final_project/matrix_conv.cpp:33]   --->   Operation 190 'getelementptr' 'res_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%res_5_addr_1 = getelementptr [8 x i16]* %res_5, i64 0, i64 1" [final_project/matrix_conv.cpp:33]   --->   Operation 191 'getelementptr' 'res_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%res_6_addr_1 = getelementptr [8 x i16]* %res_6, i64 0, i64 1" [final_project/matrix_conv.cpp:33]   --->   Operation 192 'getelementptr' 'res_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%res_7_addr_1 = getelementptr [8 x i16]* %res_7, i64 0, i64 1" [final_project/matrix_conv.cpp:33]   --->   Operation 193 'getelementptr' 'res_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%a_0_addr_4 = getelementptr [10 x i8]* %a_0, i64 0, i64 4" [final_project/matrix_conv.cpp:30]   --->   Operation 194 'getelementptr' 'a_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%a_1_addr_4 = getelementptr [10 x i8]* %a_1, i64 0, i64 4" [final_project/matrix_conv.cpp:30]   --->   Operation 195 'getelementptr' 'a_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%a_2_addr_4 = getelementptr [10 x i8]* %a_2, i64 0, i64 4" [final_project/matrix_conv.cpp:30]   --->   Operation 196 'getelementptr' 'a_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%a_3_addr_4 = getelementptr [10 x i8]* %a_3, i64 0, i64 4" [final_project/matrix_conv.cpp:30]   --->   Operation 197 'getelementptr' 'a_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%a_4_addr_4 = getelementptr [10 x i8]* %a_4, i64 0, i64 4" [final_project/matrix_conv.cpp:30]   --->   Operation 198 'getelementptr' 'a_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%a_5_addr_4 = getelementptr [10 x i8]* %a_5, i64 0, i64 4" [final_project/matrix_conv.cpp:30]   --->   Operation 199 'getelementptr' 'a_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%a_6_addr_4 = getelementptr [10 x i8]* %a_6, i64 0, i64 4" [final_project/matrix_conv.cpp:30]   --->   Operation 200 'getelementptr' 'a_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%a_7_addr_4 = getelementptr [10 x i8]* %a_7, i64 0, i64 4" [final_project/matrix_conv.cpp:30]   --->   Operation 201 'getelementptr' 'a_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%a_8_addr_4 = getelementptr [10 x i8]* %a_8, i64 0, i64 4" [final_project/matrix_conv.cpp:30]   --->   Operation 202 'getelementptr' 'a_8_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%a_9_addr_4 = getelementptr [10 x i8]* %a_9, i64 0, i64 4" [final_project/matrix_conv.cpp:30]   --->   Operation 203 'getelementptr' 'a_9_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%res_0_addr_2 = getelementptr [8 x i16]* %res_0, i64 0, i64 2" [final_project/matrix_conv.cpp:33]   --->   Operation 204 'getelementptr' 'res_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%res_1_addr_2 = getelementptr [8 x i16]* %res_1, i64 0, i64 2" [final_project/matrix_conv.cpp:33]   --->   Operation 205 'getelementptr' 'res_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%res_2_addr_2 = getelementptr [8 x i16]* %res_2, i64 0, i64 2" [final_project/matrix_conv.cpp:33]   --->   Operation 206 'getelementptr' 'res_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%res_3_addr_2 = getelementptr [8 x i16]* %res_3, i64 0, i64 2" [final_project/matrix_conv.cpp:33]   --->   Operation 207 'getelementptr' 'res_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%res_4_addr_2 = getelementptr [8 x i16]* %res_4, i64 0, i64 2" [final_project/matrix_conv.cpp:33]   --->   Operation 208 'getelementptr' 'res_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%res_5_addr_2 = getelementptr [8 x i16]* %res_5, i64 0, i64 2" [final_project/matrix_conv.cpp:33]   --->   Operation 209 'getelementptr' 'res_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%res_6_addr_2 = getelementptr [8 x i16]* %res_6, i64 0, i64 2" [final_project/matrix_conv.cpp:33]   --->   Operation 210 'getelementptr' 'res_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%res_7_addr_2 = getelementptr [8 x i16]* %res_7, i64 0, i64 2" [final_project/matrix_conv.cpp:33]   --->   Operation 211 'getelementptr' 'res_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%a_0_addr_5 = getelementptr [10 x i8]* %a_0, i64 0, i64 5" [final_project/matrix_conv.cpp:30]   --->   Operation 212 'getelementptr' 'a_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%a_1_addr_5 = getelementptr [10 x i8]* %a_1, i64 0, i64 5" [final_project/matrix_conv.cpp:30]   --->   Operation 213 'getelementptr' 'a_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%a_2_addr_5 = getelementptr [10 x i8]* %a_2, i64 0, i64 5" [final_project/matrix_conv.cpp:30]   --->   Operation 214 'getelementptr' 'a_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%a_3_addr_5 = getelementptr [10 x i8]* %a_3, i64 0, i64 5" [final_project/matrix_conv.cpp:30]   --->   Operation 215 'getelementptr' 'a_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%a_4_addr_5 = getelementptr [10 x i8]* %a_4, i64 0, i64 5" [final_project/matrix_conv.cpp:30]   --->   Operation 216 'getelementptr' 'a_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%a_5_addr_5 = getelementptr [10 x i8]* %a_5, i64 0, i64 5" [final_project/matrix_conv.cpp:30]   --->   Operation 217 'getelementptr' 'a_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%a_6_addr_5 = getelementptr [10 x i8]* %a_6, i64 0, i64 5" [final_project/matrix_conv.cpp:30]   --->   Operation 218 'getelementptr' 'a_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%a_7_addr_5 = getelementptr [10 x i8]* %a_7, i64 0, i64 5" [final_project/matrix_conv.cpp:30]   --->   Operation 219 'getelementptr' 'a_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%a_8_addr_5 = getelementptr [10 x i8]* %a_8, i64 0, i64 5" [final_project/matrix_conv.cpp:30]   --->   Operation 220 'getelementptr' 'a_8_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%a_9_addr_5 = getelementptr [10 x i8]* %a_9, i64 0, i64 5" [final_project/matrix_conv.cpp:30]   --->   Operation 221 'getelementptr' 'a_9_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%res_0_addr_3 = getelementptr [8 x i16]* %res_0, i64 0, i64 3" [final_project/matrix_conv.cpp:33]   --->   Operation 222 'getelementptr' 'res_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%res_1_addr_3 = getelementptr [8 x i16]* %res_1, i64 0, i64 3" [final_project/matrix_conv.cpp:33]   --->   Operation 223 'getelementptr' 'res_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%res_2_addr_3 = getelementptr [8 x i16]* %res_2, i64 0, i64 3" [final_project/matrix_conv.cpp:33]   --->   Operation 224 'getelementptr' 'res_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%res_3_addr_3 = getelementptr [8 x i16]* %res_3, i64 0, i64 3" [final_project/matrix_conv.cpp:33]   --->   Operation 225 'getelementptr' 'res_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%res_4_addr_3 = getelementptr [8 x i16]* %res_4, i64 0, i64 3" [final_project/matrix_conv.cpp:33]   --->   Operation 226 'getelementptr' 'res_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%res_5_addr_3 = getelementptr [8 x i16]* %res_5, i64 0, i64 3" [final_project/matrix_conv.cpp:33]   --->   Operation 227 'getelementptr' 'res_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%res_6_addr_3 = getelementptr [8 x i16]* %res_6, i64 0, i64 3" [final_project/matrix_conv.cpp:33]   --->   Operation 228 'getelementptr' 'res_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%res_7_addr_3 = getelementptr [8 x i16]* %res_7, i64 0, i64 3" [final_project/matrix_conv.cpp:33]   --->   Operation 229 'getelementptr' 'res_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%a_0_addr_6 = getelementptr [10 x i8]* %a_0, i64 0, i64 6" [final_project/matrix_conv.cpp:30]   --->   Operation 230 'getelementptr' 'a_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%a_1_addr_6 = getelementptr [10 x i8]* %a_1, i64 0, i64 6" [final_project/matrix_conv.cpp:30]   --->   Operation 231 'getelementptr' 'a_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%a_2_addr_6 = getelementptr [10 x i8]* %a_2, i64 0, i64 6" [final_project/matrix_conv.cpp:30]   --->   Operation 232 'getelementptr' 'a_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%a_3_addr_6 = getelementptr [10 x i8]* %a_3, i64 0, i64 6" [final_project/matrix_conv.cpp:30]   --->   Operation 233 'getelementptr' 'a_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%a_4_addr_6 = getelementptr [10 x i8]* %a_4, i64 0, i64 6" [final_project/matrix_conv.cpp:30]   --->   Operation 234 'getelementptr' 'a_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%a_5_addr_6 = getelementptr [10 x i8]* %a_5, i64 0, i64 6" [final_project/matrix_conv.cpp:30]   --->   Operation 235 'getelementptr' 'a_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%a_6_addr_6 = getelementptr [10 x i8]* %a_6, i64 0, i64 6" [final_project/matrix_conv.cpp:30]   --->   Operation 236 'getelementptr' 'a_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%a_7_addr_6 = getelementptr [10 x i8]* %a_7, i64 0, i64 6" [final_project/matrix_conv.cpp:30]   --->   Operation 237 'getelementptr' 'a_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%a_8_addr_6 = getelementptr [10 x i8]* %a_8, i64 0, i64 6" [final_project/matrix_conv.cpp:30]   --->   Operation 238 'getelementptr' 'a_8_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%a_9_addr_6 = getelementptr [10 x i8]* %a_9, i64 0, i64 6" [final_project/matrix_conv.cpp:30]   --->   Operation 239 'getelementptr' 'a_9_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%res_0_addr_4 = getelementptr [8 x i16]* %res_0, i64 0, i64 4" [final_project/matrix_conv.cpp:33]   --->   Operation 240 'getelementptr' 'res_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%res_1_addr_4 = getelementptr [8 x i16]* %res_1, i64 0, i64 4" [final_project/matrix_conv.cpp:33]   --->   Operation 241 'getelementptr' 'res_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%res_2_addr_4 = getelementptr [8 x i16]* %res_2, i64 0, i64 4" [final_project/matrix_conv.cpp:33]   --->   Operation 242 'getelementptr' 'res_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%res_3_addr_4 = getelementptr [8 x i16]* %res_3, i64 0, i64 4" [final_project/matrix_conv.cpp:33]   --->   Operation 243 'getelementptr' 'res_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%res_4_addr_4 = getelementptr [8 x i16]* %res_4, i64 0, i64 4" [final_project/matrix_conv.cpp:33]   --->   Operation 244 'getelementptr' 'res_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%res_5_addr_4 = getelementptr [8 x i16]* %res_5, i64 0, i64 4" [final_project/matrix_conv.cpp:33]   --->   Operation 245 'getelementptr' 'res_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%res_6_addr_4 = getelementptr [8 x i16]* %res_6, i64 0, i64 4" [final_project/matrix_conv.cpp:33]   --->   Operation 246 'getelementptr' 'res_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%res_7_addr_4 = getelementptr [8 x i16]* %res_7, i64 0, i64 4" [final_project/matrix_conv.cpp:33]   --->   Operation 247 'getelementptr' 'res_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%a_0_addr_7 = getelementptr [10 x i8]* %a_0, i64 0, i64 7" [final_project/matrix_conv.cpp:30]   --->   Operation 248 'getelementptr' 'a_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%a_1_addr_7 = getelementptr [10 x i8]* %a_1, i64 0, i64 7" [final_project/matrix_conv.cpp:30]   --->   Operation 249 'getelementptr' 'a_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%a_2_addr_7 = getelementptr [10 x i8]* %a_2, i64 0, i64 7" [final_project/matrix_conv.cpp:30]   --->   Operation 250 'getelementptr' 'a_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%a_3_addr_7 = getelementptr [10 x i8]* %a_3, i64 0, i64 7" [final_project/matrix_conv.cpp:30]   --->   Operation 251 'getelementptr' 'a_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%a_4_addr_7 = getelementptr [10 x i8]* %a_4, i64 0, i64 7" [final_project/matrix_conv.cpp:30]   --->   Operation 252 'getelementptr' 'a_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%a_5_addr_7 = getelementptr [10 x i8]* %a_5, i64 0, i64 7" [final_project/matrix_conv.cpp:30]   --->   Operation 253 'getelementptr' 'a_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%a_6_addr_7 = getelementptr [10 x i8]* %a_6, i64 0, i64 7" [final_project/matrix_conv.cpp:30]   --->   Operation 254 'getelementptr' 'a_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%a_7_addr_7 = getelementptr [10 x i8]* %a_7, i64 0, i64 7" [final_project/matrix_conv.cpp:30]   --->   Operation 255 'getelementptr' 'a_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%a_8_addr_7 = getelementptr [10 x i8]* %a_8, i64 0, i64 7" [final_project/matrix_conv.cpp:30]   --->   Operation 256 'getelementptr' 'a_8_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%a_9_addr_7 = getelementptr [10 x i8]* %a_9, i64 0, i64 7" [final_project/matrix_conv.cpp:30]   --->   Operation 257 'getelementptr' 'a_9_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%res_0_addr_5 = getelementptr [8 x i16]* %res_0, i64 0, i64 5" [final_project/matrix_conv.cpp:33]   --->   Operation 258 'getelementptr' 'res_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%res_1_addr_5 = getelementptr [8 x i16]* %res_1, i64 0, i64 5" [final_project/matrix_conv.cpp:33]   --->   Operation 259 'getelementptr' 'res_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%res_2_addr_5 = getelementptr [8 x i16]* %res_2, i64 0, i64 5" [final_project/matrix_conv.cpp:33]   --->   Operation 260 'getelementptr' 'res_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%res_3_addr_5 = getelementptr [8 x i16]* %res_3, i64 0, i64 5" [final_project/matrix_conv.cpp:33]   --->   Operation 261 'getelementptr' 'res_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%res_4_addr_5 = getelementptr [8 x i16]* %res_4, i64 0, i64 5" [final_project/matrix_conv.cpp:33]   --->   Operation 262 'getelementptr' 'res_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%res_5_addr_5 = getelementptr [8 x i16]* %res_5, i64 0, i64 5" [final_project/matrix_conv.cpp:33]   --->   Operation 263 'getelementptr' 'res_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%res_6_addr_5 = getelementptr [8 x i16]* %res_6, i64 0, i64 5" [final_project/matrix_conv.cpp:33]   --->   Operation 264 'getelementptr' 'res_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%res_7_addr_5 = getelementptr [8 x i16]* %res_7, i64 0, i64 5" [final_project/matrix_conv.cpp:33]   --->   Operation 265 'getelementptr' 'res_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%a_0_addr_8 = getelementptr [10 x i8]* %a_0, i64 0, i64 8" [final_project/matrix_conv.cpp:30]   --->   Operation 266 'getelementptr' 'a_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%a_1_addr_8 = getelementptr [10 x i8]* %a_1, i64 0, i64 8" [final_project/matrix_conv.cpp:30]   --->   Operation 267 'getelementptr' 'a_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%a_2_addr_8 = getelementptr [10 x i8]* %a_2, i64 0, i64 8" [final_project/matrix_conv.cpp:30]   --->   Operation 268 'getelementptr' 'a_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%a_3_addr_8 = getelementptr [10 x i8]* %a_3, i64 0, i64 8" [final_project/matrix_conv.cpp:30]   --->   Operation 269 'getelementptr' 'a_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%a_4_addr_8 = getelementptr [10 x i8]* %a_4, i64 0, i64 8" [final_project/matrix_conv.cpp:30]   --->   Operation 270 'getelementptr' 'a_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%a_5_addr_8 = getelementptr [10 x i8]* %a_5, i64 0, i64 8" [final_project/matrix_conv.cpp:30]   --->   Operation 271 'getelementptr' 'a_5_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%a_6_addr_8 = getelementptr [10 x i8]* %a_6, i64 0, i64 8" [final_project/matrix_conv.cpp:30]   --->   Operation 272 'getelementptr' 'a_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%a_7_addr_8 = getelementptr [10 x i8]* %a_7, i64 0, i64 8" [final_project/matrix_conv.cpp:30]   --->   Operation 273 'getelementptr' 'a_7_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%a_8_addr_8 = getelementptr [10 x i8]* %a_8, i64 0, i64 8" [final_project/matrix_conv.cpp:30]   --->   Operation 274 'getelementptr' 'a_8_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%a_9_addr_8 = getelementptr [10 x i8]* %a_9, i64 0, i64 8" [final_project/matrix_conv.cpp:30]   --->   Operation 275 'getelementptr' 'a_9_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%res_0_addr_6 = getelementptr [8 x i16]* %res_0, i64 0, i64 6" [final_project/matrix_conv.cpp:33]   --->   Operation 276 'getelementptr' 'res_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%res_1_addr_6 = getelementptr [8 x i16]* %res_1, i64 0, i64 6" [final_project/matrix_conv.cpp:33]   --->   Operation 277 'getelementptr' 'res_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%res_2_addr_6 = getelementptr [8 x i16]* %res_2, i64 0, i64 6" [final_project/matrix_conv.cpp:33]   --->   Operation 278 'getelementptr' 'res_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%res_3_addr_6 = getelementptr [8 x i16]* %res_3, i64 0, i64 6" [final_project/matrix_conv.cpp:33]   --->   Operation 279 'getelementptr' 'res_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%res_4_addr_6 = getelementptr [8 x i16]* %res_4, i64 0, i64 6" [final_project/matrix_conv.cpp:33]   --->   Operation 280 'getelementptr' 'res_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%res_5_addr_6 = getelementptr [8 x i16]* %res_5, i64 0, i64 6" [final_project/matrix_conv.cpp:33]   --->   Operation 281 'getelementptr' 'res_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%res_6_addr_6 = getelementptr [8 x i16]* %res_6, i64 0, i64 6" [final_project/matrix_conv.cpp:33]   --->   Operation 282 'getelementptr' 'res_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%res_7_addr_6 = getelementptr [8 x i16]* %res_7, i64 0, i64 6" [final_project/matrix_conv.cpp:33]   --->   Operation 283 'getelementptr' 'res_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%a_0_addr_9 = getelementptr [10 x i8]* %a_0, i64 0, i64 9" [final_project/matrix_conv.cpp:30]   --->   Operation 284 'getelementptr' 'a_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%a_1_addr_9 = getelementptr [10 x i8]* %a_1, i64 0, i64 9" [final_project/matrix_conv.cpp:30]   --->   Operation 285 'getelementptr' 'a_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%a_2_addr_9 = getelementptr [10 x i8]* %a_2, i64 0, i64 9" [final_project/matrix_conv.cpp:30]   --->   Operation 286 'getelementptr' 'a_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%a_3_addr_9 = getelementptr [10 x i8]* %a_3, i64 0, i64 9" [final_project/matrix_conv.cpp:30]   --->   Operation 287 'getelementptr' 'a_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%a_4_addr_9 = getelementptr [10 x i8]* %a_4, i64 0, i64 9" [final_project/matrix_conv.cpp:30]   --->   Operation 288 'getelementptr' 'a_4_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%a_5_addr_9 = getelementptr [10 x i8]* %a_5, i64 0, i64 9" [final_project/matrix_conv.cpp:30]   --->   Operation 289 'getelementptr' 'a_5_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%a_6_addr_9 = getelementptr [10 x i8]* %a_6, i64 0, i64 9" [final_project/matrix_conv.cpp:30]   --->   Operation 290 'getelementptr' 'a_6_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%a_7_addr_9 = getelementptr [10 x i8]* %a_7, i64 0, i64 9" [final_project/matrix_conv.cpp:30]   --->   Operation 291 'getelementptr' 'a_7_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%a_8_addr_9 = getelementptr [10 x i8]* %a_8, i64 0, i64 9" [final_project/matrix_conv.cpp:30]   --->   Operation 292 'getelementptr' 'a_8_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%a_9_addr_9 = getelementptr [10 x i8]* %a_9, i64 0, i64 9" [final_project/matrix_conv.cpp:30]   --->   Operation 293 'getelementptr' 'a_9_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%res_0_addr_7 = getelementptr [8 x i16]* %res_0, i64 0, i64 7" [final_project/matrix_conv.cpp:33]   --->   Operation 294 'getelementptr' 'res_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%res_1_addr_7 = getelementptr [8 x i16]* %res_1, i64 0, i64 7" [final_project/matrix_conv.cpp:33]   --->   Operation 295 'getelementptr' 'res_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%res_2_addr_7 = getelementptr [8 x i16]* %res_2, i64 0, i64 7" [final_project/matrix_conv.cpp:33]   --->   Operation 296 'getelementptr' 'res_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%res_3_addr_7 = getelementptr [8 x i16]* %res_3, i64 0, i64 7" [final_project/matrix_conv.cpp:33]   --->   Operation 297 'getelementptr' 'res_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%res_4_addr_7 = getelementptr [8 x i16]* %res_4, i64 0, i64 7" [final_project/matrix_conv.cpp:33]   --->   Operation 298 'getelementptr' 'res_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%res_5_addr_7 = getelementptr [8 x i16]* %res_5, i64 0, i64 7" [final_project/matrix_conv.cpp:33]   --->   Operation 299 'getelementptr' 'res_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%res_6_addr_7 = getelementptr [8 x i16]* %res_6, i64 0, i64 7" [final_project/matrix_conv.cpp:33]   --->   Operation 300 'getelementptr' 'res_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%res_7_addr_7 = getelementptr [8 x i16]* %res_7, i64 0, i64 7" [final_project/matrix_conv.cpp:33]   --->   Operation 301 'getelementptr' 'res_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (1.76ns)   --->   "br label %1" [final_project/matrix_conv.cpp:25]   --->   Operation 302 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_1, %82 ]"   --->   Operation 303 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (1.30ns)   --->   "%exitcond3 = icmp eq i4 %i, -8" [final_project/matrix_conv.cpp:25]   --->   Operation 304 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 305 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i, 1" [final_project/matrix_conv.cpp:30]   --->   Operation 306 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %83, label %2" [final_project/matrix_conv.cpp:25]   --->   Operation 307 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [final_project/matrix_conv.cpp:25]   --->   Operation 308 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch717 [
    i4 0, label %branch710
    i4 1, label %branch711
    i4 2, label %branch712
    i4 3, label %branch713
    i4 4, label %branch714
    i4 5, label %branch715
    i4 6, label %branch716
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 309 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_2 : Operation 310 [2/2] (2.32ns)   --->   "%a_6_load = load i8* %a_6_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 310 'load' 'a_6_load' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 311 [2/2] (2.32ns)   --->   "%a_5_load = load i8* %a_5_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 311 'load' 'a_5_load' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 312 [2/2] (2.32ns)   --->   "%a_4_load = load i8* %a_4_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 312 'load' 'a_4_load' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 313 [2/2] (2.32ns)   --->   "%a_3_load = load i8* %a_3_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 313 'load' 'a_3_load' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 314 [2/2] (2.32ns)   --->   "%a_2_load = load i8* %a_2_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 314 'load' 'a_2_load' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 315 [2/2] (2.32ns)   --->   "%a_1_load = load i8* %a_1_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 315 'load' 'a_1_load' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 316 [2/2] (2.32ns)   --->   "%a_0_load = load i8* %a_0_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 316 'load' 'a_0_load' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 317 [2/2] (2.32ns)   --->   "%a_7_load = load i8* %a_7_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 317 'load' 'a_7_load' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "ret void" [final_project/matrix_conv.cpp:37]   --->   Operation 318 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 319 [1/2] (2.32ns)   --->   "%a_6_load = load i8* %a_6_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 319 'load' 'a_6_load' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 320 [1/1] (2.00ns)   --->   "br label %3" [final_project/matrix_conv.cpp:30]   --->   Operation 320 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_3 : Operation 321 [1/2] (2.32ns)   --->   "%a_5_load = load i8* %a_5_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 321 'load' 'a_5_load' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 322 [1/1] (2.00ns)   --->   "br label %3" [final_project/matrix_conv.cpp:30]   --->   Operation 322 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_3 : Operation 323 [1/2] (2.32ns)   --->   "%a_4_load = load i8* %a_4_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 323 'load' 'a_4_load' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 324 [1/1] (2.00ns)   --->   "br label %3" [final_project/matrix_conv.cpp:30]   --->   Operation 324 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_3 : Operation 325 [1/2] (2.32ns)   --->   "%a_3_load = load i8* %a_3_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 325 'load' 'a_3_load' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 326 [1/1] (2.00ns)   --->   "br label %3" [final_project/matrix_conv.cpp:30]   --->   Operation 326 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_3 : Operation 327 [1/2] (2.32ns)   --->   "%a_2_load = load i8* %a_2_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 327 'load' 'a_2_load' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 328 [1/1] (2.00ns)   --->   "br label %3" [final_project/matrix_conv.cpp:30]   --->   Operation 328 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_3 : Operation 329 [1/2] (2.32ns)   --->   "%a_1_load = load i8* %a_1_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 329 'load' 'a_1_load' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 330 [1/1] (2.00ns)   --->   "br label %3" [final_project/matrix_conv.cpp:30]   --->   Operation 330 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_3 : Operation 331 [1/2] (2.32ns)   --->   "%a_0_load = load i8* %a_0_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 331 'load' 'a_0_load' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 332 [1/1] (2.00ns)   --->   "br label %3" [final_project/matrix_conv.cpp:30]   --->   Operation 332 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_3 : Operation 333 [1/2] (2.32ns)   --->   "%a_7_load = load i8* %a_7_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 333 'load' 'a_7_load' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 334 [1/1] (2.00ns)   --->   "br label %3" [final_project/matrix_conv.cpp:30]   --->   Operation 334 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_3 : Operation 335 [2/2] (2.32ns)   --->   "%b_0_load = load i8* %b_0_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 335 'load' 'b_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 6.49>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%a_load_0_0_0_phi = phi i8 [ %a_0_load, %branch710 ], [ %a_1_load, %branch711 ], [ %a_2_load, %branch712 ], [ %a_3_load, %branch713 ], [ %a_4_load, %branch714 ], [ %a_5_load, %branch715 ], [ %a_6_load, %branch716 ], [ %a_7_load, %branch717 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 336 'phi' 'a_load_0_0_0_phi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_s = sext i8 %a_load_0_0_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 337 'sext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 338 [1/2] (2.32ns)   --->   "%b_0_load = load i8* %b_0_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 338 'load' 'b_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_3 = sext i8 %b_0_load to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 339 'sext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (4.17ns)   --->   "%tmp_7 = mul i16 %tmp_s, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 340 'mul' 'tmp_7' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch707 [
    i4 0, label %branch700
    i4 1, label %branch701
    i4 2, label %branch702
    i4 3, label %branch703
    i4 4, label %branch704
    i4 5, label %branch705
    i4 6, label %branch706
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 341 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 342 [2/2] (2.32ns)   --->   "%a_6_load_1 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 342 'load' 'a_6_load_1' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 343 [2/2] (2.32ns)   --->   "%a_5_load_1 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 343 'load' 'a_5_load_1' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 344 [2/2] (2.32ns)   --->   "%a_4_load_1 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 344 'load' 'a_4_load_1' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 345 [2/2] (2.32ns)   --->   "%a_3_load_1 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 345 'load' 'a_3_load_1' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 346 [2/2] (2.32ns)   --->   "%a_2_load_1 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 346 'load' 'a_2_load_1' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 347 [2/2] (2.32ns)   --->   "%a_1_load_1 = load i8* %a_1_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 347 'load' 'a_1_load_1' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 348 [2/2] (2.32ns)   --->   "%a_0_load_1 = load i8* %a_0_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 348 'load' 'a_0_load_1' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 349 [2/2] (2.32ns)   --->   "%a_7_load_1 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 349 'load' 'a_7_load_1' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 350 [1/2] (2.32ns)   --->   "%a_6_load_1 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 350 'load' 'a_6_load_1' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 351 [1/1] (2.00ns)   --->   "br label %4" [final_project/matrix_conv.cpp:30]   --->   Operation 351 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_5 : Operation 352 [1/2] (2.32ns)   --->   "%a_5_load_1 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 352 'load' 'a_5_load_1' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 353 [1/1] (2.00ns)   --->   "br label %4" [final_project/matrix_conv.cpp:30]   --->   Operation 353 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_5 : Operation 354 [1/2] (2.32ns)   --->   "%a_4_load_1 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 354 'load' 'a_4_load_1' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 355 [1/1] (2.00ns)   --->   "br label %4" [final_project/matrix_conv.cpp:30]   --->   Operation 355 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_5 : Operation 356 [1/2] (2.32ns)   --->   "%a_3_load_1 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 356 'load' 'a_3_load_1' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 357 [1/1] (2.00ns)   --->   "br label %4" [final_project/matrix_conv.cpp:30]   --->   Operation 357 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_5 : Operation 358 [1/2] (2.32ns)   --->   "%a_2_load_1 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 358 'load' 'a_2_load_1' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 359 [1/1] (2.00ns)   --->   "br label %4" [final_project/matrix_conv.cpp:30]   --->   Operation 359 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_5 : Operation 360 [1/2] (2.32ns)   --->   "%a_1_load_1 = load i8* %a_1_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 360 'load' 'a_1_load_1' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 361 [1/1] (2.00ns)   --->   "br label %4" [final_project/matrix_conv.cpp:30]   --->   Operation 361 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_5 : Operation 362 [1/2] (2.32ns)   --->   "%a_0_load_1 = load i8* %a_0_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 362 'load' 'a_0_load_1' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 363 [1/1] (2.00ns)   --->   "br label %4" [final_project/matrix_conv.cpp:30]   --->   Operation 363 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_5 : Operation 364 [1/2] (2.32ns)   --->   "%a_7_load_1 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 364 'load' 'a_7_load_1' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 365 [1/1] (2.00ns)   --->   "br label %4" [final_project/matrix_conv.cpp:30]   --->   Operation 365 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_5 : Operation 366 [2/2] (2.32ns)   --->   "%b_0_load_1 = load i8* %b_0_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 366 'load' 'b_0_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 6.49>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%a_load_0_0_1_phi = phi i8 [ %a_0_load_1, %branch700 ], [ %a_1_load_1, %branch701 ], [ %a_2_load_1, %branch702 ], [ %a_3_load_1, %branch703 ], [ %a_4_load_1, %branch704 ], [ %a_5_load_1, %branch705 ], [ %a_6_load_1, %branch706 ], [ %a_7_load_1, %branch707 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 367 'phi' 'a_load_0_0_1_phi' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_0_0_1 = sext i8 %a_load_0_0_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 368 'sext' 'tmp_0_0_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 369 [1/2] (2.32ns)   --->   "%b_0_load_1 = load i8* %b_0_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 369 'load' 'b_0_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_3_0_0_1 = sext i8 %b_0_load_1 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 370 'sext' 'tmp_3_0_0_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (4.17ns)   --->   "%tmp_7_0_0_1 = mul i16 %tmp_0_0_1, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 371 'mul' 'tmp_7_0_0_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 372 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch687 [
    i4 0, label %branch680
    i4 1, label %branch681
    i4 2, label %branch682
    i4 3, label %branch683
    i4 4, label %branch684
    i4 5, label %branch685
    i4 6, label %branch686
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 372 'switch' <Predicate = true> <Delay = 1.36>
ST_6 : Operation 373 [2/2] (2.32ns)   --->   "%a_6_load_2 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 373 'load' 'a_6_load_2' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 374 [2/2] (2.32ns)   --->   "%a_5_load_2 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 374 'load' 'a_5_load_2' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 375 [2/2] (2.32ns)   --->   "%a_4_load_2 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 375 'load' 'a_4_load_2' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 376 [2/2] (2.32ns)   --->   "%a_3_load_2 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 376 'load' 'a_3_load_2' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 377 [2/2] (2.32ns)   --->   "%a_2_load_2 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 377 'load' 'a_2_load_2' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 378 [2/2] (2.32ns)   --->   "%a_1_load_2 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 378 'load' 'a_1_load_2' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 379 [2/2] (2.32ns)   --->   "%a_0_load_2 = load i8* %a_0_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 379 'load' 'a_0_load_2' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 380 [2/2] (2.32ns)   --->   "%a_7_load_2 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 380 'load' 'a_7_load_2' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 381 [1/2] (2.32ns)   --->   "%a_6_load_2 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 381 'load' 'a_6_load_2' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 382 [1/1] (2.00ns)   --->   "br label %5" [final_project/matrix_conv.cpp:30]   --->   Operation 382 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_7 : Operation 383 [1/2] (2.32ns)   --->   "%a_5_load_2 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 383 'load' 'a_5_load_2' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 384 [1/1] (2.00ns)   --->   "br label %5" [final_project/matrix_conv.cpp:30]   --->   Operation 384 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_7 : Operation 385 [1/2] (2.32ns)   --->   "%a_4_load_2 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 385 'load' 'a_4_load_2' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 386 [1/1] (2.00ns)   --->   "br label %5" [final_project/matrix_conv.cpp:30]   --->   Operation 386 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_7 : Operation 387 [1/2] (2.32ns)   --->   "%a_3_load_2 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 387 'load' 'a_3_load_2' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 388 [1/1] (2.00ns)   --->   "br label %5" [final_project/matrix_conv.cpp:30]   --->   Operation 388 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_7 : Operation 389 [1/2] (2.32ns)   --->   "%a_2_load_2 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 389 'load' 'a_2_load_2' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 390 [1/1] (2.00ns)   --->   "br label %5" [final_project/matrix_conv.cpp:30]   --->   Operation 390 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_7 : Operation 391 [1/2] (2.32ns)   --->   "%a_1_load_2 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 391 'load' 'a_1_load_2' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 392 [1/1] (2.00ns)   --->   "br label %5" [final_project/matrix_conv.cpp:30]   --->   Operation 392 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_7 : Operation 393 [1/2] (2.32ns)   --->   "%a_0_load_2 = load i8* %a_0_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 393 'load' 'a_0_load_2' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 394 [1/1] (2.00ns)   --->   "br label %5" [final_project/matrix_conv.cpp:30]   --->   Operation 394 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_7 : Operation 395 [1/2] (2.32ns)   --->   "%a_7_load_2 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 395 'load' 'a_7_load_2' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 396 [1/1] (2.00ns)   --->   "br label %5" [final_project/matrix_conv.cpp:30]   --->   Operation 396 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_7 : Operation 397 [2/2] (2.32ns)   --->   "%b_0_load_2 = load i8* %b_0_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 397 'load' 'b_0_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 6.49>
ST_8 : Operation 398 [1/1] (0.00ns)   --->   "%a_load_0_0_2_phi = phi i8 [ %a_0_load_2, %branch680 ], [ %a_1_load_2, %branch681 ], [ %a_2_load_2, %branch682 ], [ %a_3_load_2, %branch683 ], [ %a_4_load_2, %branch684 ], [ %a_5_load_2, %branch685 ], [ %a_6_load_2, %branch686 ], [ %a_7_load_2, %branch687 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 398 'phi' 'a_load_0_0_2_phi' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_0_0_2 = sext i8 %a_load_0_0_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 399 'sext' 'tmp_0_0_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 400 [1/2] (2.32ns)   --->   "%b_0_load_2 = load i8* %b_0_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 400 'load' 'b_0_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_3_0_0_2 = sext i8 %b_0_load_2 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 401 'sext' 'tmp_3_0_0_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 402 [1/1] (4.17ns)   --->   "%tmp_7_0_0_2 = mul i16 %tmp_3_0_0_2, %tmp_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 402 'mul' 'tmp_7_0_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 403 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch658 [
    i4 0, label %branch651
    i4 1, label %branch652
    i4 2, label %branch653
    i4 3, label %branch654
    i4 4, label %branch655
    i4 5, label %branch656
    i4 6, label %branch657
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 403 'switch' <Predicate = true> <Delay = 1.36>
ST_8 : Operation 404 [2/2] (2.32ns)   --->   "%a_7_load_3 = load i8* %a_7_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 404 'load' 'a_7_load_3' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 405 [2/2] (2.32ns)   --->   "%a_6_load_3 = load i8* %a_6_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 405 'load' 'a_6_load_3' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 406 [2/2] (2.32ns)   --->   "%a_5_load_3 = load i8* %a_5_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 406 'load' 'a_5_load_3' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 407 [2/2] (2.32ns)   --->   "%a_4_load_3 = load i8* %a_4_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 407 'load' 'a_4_load_3' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 408 [2/2] (2.32ns)   --->   "%a_3_load_3 = load i8* %a_3_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 408 'load' 'a_3_load_3' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 409 [2/2] (2.32ns)   --->   "%a_2_load_3 = load i8* %a_2_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 409 'load' 'a_2_load_3' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 410 [2/2] (2.32ns)   --->   "%a_1_load_3 = load i8* %a_1_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 410 'load' 'a_1_load_3' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 411 [2/2] (2.32ns)   --->   "%a_8_load = load i8* %a_8_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 411 'load' 'a_8_load' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 412 [1/2] (2.32ns)   --->   "%a_7_load_3 = load i8* %a_7_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 412 'load' 'a_7_load_3' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 413 [1/1] (2.00ns)   --->   "br label %6" [final_project/matrix_conv.cpp:30]   --->   Operation 413 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_9 : Operation 414 [1/2] (2.32ns)   --->   "%a_6_load_3 = load i8* %a_6_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 414 'load' 'a_6_load_3' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 415 [1/1] (2.00ns)   --->   "br label %6" [final_project/matrix_conv.cpp:30]   --->   Operation 415 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_9 : Operation 416 [1/2] (2.32ns)   --->   "%a_5_load_3 = load i8* %a_5_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 416 'load' 'a_5_load_3' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 417 [1/1] (2.00ns)   --->   "br label %6" [final_project/matrix_conv.cpp:30]   --->   Operation 417 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_9 : Operation 418 [1/2] (2.32ns)   --->   "%a_4_load_3 = load i8* %a_4_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 418 'load' 'a_4_load_3' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 419 [1/1] (2.00ns)   --->   "br label %6" [final_project/matrix_conv.cpp:30]   --->   Operation 419 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_9 : Operation 420 [1/2] (2.32ns)   --->   "%a_3_load_3 = load i8* %a_3_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 420 'load' 'a_3_load_3' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 421 [1/1] (2.00ns)   --->   "br label %6" [final_project/matrix_conv.cpp:30]   --->   Operation 421 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_9 : Operation 422 [1/2] (2.32ns)   --->   "%a_2_load_3 = load i8* %a_2_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 422 'load' 'a_2_load_3' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 423 [1/1] (2.00ns)   --->   "br label %6" [final_project/matrix_conv.cpp:30]   --->   Operation 423 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_9 : Operation 424 [1/2] (2.32ns)   --->   "%a_1_load_3 = load i8* %a_1_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 424 'load' 'a_1_load_3' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 425 [1/1] (2.00ns)   --->   "br label %6" [final_project/matrix_conv.cpp:30]   --->   Operation 425 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_9 : Operation 426 [1/2] (2.32ns)   --->   "%a_8_load = load i8* %a_8_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 426 'load' 'a_8_load' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 427 [1/1] (2.00ns)   --->   "br label %6" [final_project/matrix_conv.cpp:30]   --->   Operation 427 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_9 : Operation 428 [2/2] (2.32ns)   --->   "%b_1_load = load i8* %b_1_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 428 'load' 'b_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 6.49>
ST_10 : Operation 429 [1/1] (0.00ns)   --->   "%a_load_0_1_0_phi = phi i8 [ %a_1_load_3, %branch651 ], [ %a_2_load_3, %branch652 ], [ %a_3_load_3, %branch653 ], [ %a_4_load_3, %branch654 ], [ %a_5_load_3, %branch655 ], [ %a_6_load_3, %branch656 ], [ %a_7_load_3, %branch657 ], [ %a_8_load, %branch658 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 429 'phi' 'a_load_0_1_0_phi' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_0_1 = sext i8 %a_load_0_1_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 430 'sext' 'tmp_0_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 431 [1/2] (2.32ns)   --->   "%b_1_load = load i8* %b_1_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 431 'load' 'b_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_3_0_1 = sext i8 %b_1_load to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 432 'sext' 'tmp_3_0_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 433 [1/1] (4.17ns)   --->   "%tmp_7_0_1 = mul i16 %tmp_0_1, %tmp_3_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 433 'mul' 'tmp_7_0_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 434 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch648 [
    i4 0, label %branch641
    i4 1, label %branch642
    i4 2, label %branch643
    i4 3, label %branch644
    i4 4, label %branch645
    i4 5, label %branch646
    i4 6, label %branch647
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 434 'switch' <Predicate = true> <Delay = 1.36>
ST_10 : Operation 435 [2/2] (2.32ns)   --->   "%a_7_load_4 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 435 'load' 'a_7_load_4' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 436 [2/2] (2.32ns)   --->   "%a_6_load_4 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 436 'load' 'a_6_load_4' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 437 [2/2] (2.32ns)   --->   "%a_5_load_4 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 437 'load' 'a_5_load_4' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 438 [2/2] (2.32ns)   --->   "%a_4_load_4 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 438 'load' 'a_4_load_4' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 439 [2/2] (2.32ns)   --->   "%a_3_load_4 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 439 'load' 'a_3_load_4' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 440 [2/2] (2.32ns)   --->   "%a_2_load_4 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 440 'load' 'a_2_load_4' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 441 [2/2] (2.32ns)   --->   "%a_1_load_4 = load i8* %a_1_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 441 'load' 'a_1_load_4' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 442 [2/2] (2.32ns)   --->   "%a_8_load_1 = load i8* %a_8_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 442 'load' 'a_8_load_1' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 443 [1/2] (2.32ns)   --->   "%a_7_load_4 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 443 'load' 'a_7_load_4' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 444 [1/1] (2.00ns)   --->   "br label %7" [final_project/matrix_conv.cpp:30]   --->   Operation 444 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_11 : Operation 445 [1/2] (2.32ns)   --->   "%a_6_load_4 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 445 'load' 'a_6_load_4' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 446 [1/1] (2.00ns)   --->   "br label %7" [final_project/matrix_conv.cpp:30]   --->   Operation 446 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_11 : Operation 447 [1/2] (2.32ns)   --->   "%a_5_load_4 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 447 'load' 'a_5_load_4' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 448 [1/1] (2.00ns)   --->   "br label %7" [final_project/matrix_conv.cpp:30]   --->   Operation 448 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_11 : Operation 449 [1/2] (2.32ns)   --->   "%a_4_load_4 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 449 'load' 'a_4_load_4' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 450 [1/1] (2.00ns)   --->   "br label %7" [final_project/matrix_conv.cpp:30]   --->   Operation 450 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_11 : Operation 451 [1/2] (2.32ns)   --->   "%a_3_load_4 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 451 'load' 'a_3_load_4' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 452 [1/1] (2.00ns)   --->   "br label %7" [final_project/matrix_conv.cpp:30]   --->   Operation 452 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_11 : Operation 453 [1/2] (2.32ns)   --->   "%a_2_load_4 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 453 'load' 'a_2_load_4' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 454 [1/1] (2.00ns)   --->   "br label %7" [final_project/matrix_conv.cpp:30]   --->   Operation 454 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_11 : Operation 455 [1/2] (2.32ns)   --->   "%a_1_load_4 = load i8* %a_1_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 455 'load' 'a_1_load_4' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 456 [1/1] (2.00ns)   --->   "br label %7" [final_project/matrix_conv.cpp:30]   --->   Operation 456 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_11 : Operation 457 [1/2] (2.32ns)   --->   "%a_8_load_1 = load i8* %a_8_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 457 'load' 'a_8_load_1' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 458 [1/1] (2.00ns)   --->   "br label %7" [final_project/matrix_conv.cpp:30]   --->   Operation 458 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_11 : Operation 459 [2/2] (2.32ns)   --->   "%b_1_load_1 = load i8* %b_1_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 459 'load' 'b_1_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 12 <SV = 11> <Delay = 6.49>
ST_12 : Operation 460 [1/1] (0.00ns)   --->   "%a_load_0_1_1_phi = phi i8 [ %a_1_load_4, %branch641 ], [ %a_2_load_4, %branch642 ], [ %a_3_load_4, %branch643 ], [ %a_4_load_4, %branch644 ], [ %a_5_load_4, %branch645 ], [ %a_6_load_4, %branch646 ], [ %a_7_load_4, %branch647 ], [ %a_8_load_1, %branch648 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 460 'phi' 'a_load_0_1_1_phi' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_0_1_1 = sext i8 %a_load_0_1_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 461 'sext' 'tmp_0_1_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 462 [1/2] (2.32ns)   --->   "%b_1_load_1 = load i8* %b_1_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 462 'load' 'b_1_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_3_0_1_1 = sext i8 %b_1_load_1 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 463 'sext' 'tmp_3_0_1_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 464 [1/1] (4.17ns)   --->   "%tmp_7_0_1_1 = mul i16 %tmp_0_1_1, %tmp_3_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 464 'mul' 'tmp_7_0_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 465 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch628 [
    i4 0, label %branch621
    i4 1, label %branch622
    i4 2, label %branch623
    i4 3, label %branch624
    i4 4, label %branch625
    i4 5, label %branch626
    i4 6, label %branch627
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 465 'switch' <Predicate = true> <Delay = 1.36>
ST_12 : Operation 466 [2/2] (2.32ns)   --->   "%a_7_load_5 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 466 'load' 'a_7_load_5' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 467 [2/2] (2.32ns)   --->   "%a_6_load_5 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 467 'load' 'a_6_load_5' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 468 [2/2] (2.32ns)   --->   "%a_5_load_5 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 468 'load' 'a_5_load_5' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 469 [2/2] (2.32ns)   --->   "%a_4_load_5 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 469 'load' 'a_4_load_5' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 470 [2/2] (2.32ns)   --->   "%a_3_load_5 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 470 'load' 'a_3_load_5' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 471 [2/2] (2.32ns)   --->   "%a_2_load_5 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 471 'load' 'a_2_load_5' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 472 [2/2] (2.32ns)   --->   "%a_1_load_5 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 472 'load' 'a_1_load_5' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 473 [2/2] (2.32ns)   --->   "%a_8_load_2 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 473 'load' 'a_8_load_2' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 474 [1/2] (2.32ns)   --->   "%a_7_load_5 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 474 'load' 'a_7_load_5' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 475 [1/1] (2.00ns)   --->   "br label %8" [final_project/matrix_conv.cpp:30]   --->   Operation 475 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_13 : Operation 476 [1/2] (2.32ns)   --->   "%a_6_load_5 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 476 'load' 'a_6_load_5' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 477 [1/1] (2.00ns)   --->   "br label %8" [final_project/matrix_conv.cpp:30]   --->   Operation 477 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_13 : Operation 478 [1/2] (2.32ns)   --->   "%a_5_load_5 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 478 'load' 'a_5_load_5' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 479 [1/1] (2.00ns)   --->   "br label %8" [final_project/matrix_conv.cpp:30]   --->   Operation 479 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_13 : Operation 480 [1/2] (2.32ns)   --->   "%a_4_load_5 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 480 'load' 'a_4_load_5' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 481 [1/1] (2.00ns)   --->   "br label %8" [final_project/matrix_conv.cpp:30]   --->   Operation 481 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_13 : Operation 482 [1/2] (2.32ns)   --->   "%a_3_load_5 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 482 'load' 'a_3_load_5' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 483 [1/1] (2.00ns)   --->   "br label %8" [final_project/matrix_conv.cpp:30]   --->   Operation 483 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_13 : Operation 484 [1/2] (2.32ns)   --->   "%a_2_load_5 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 484 'load' 'a_2_load_5' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 485 [1/1] (2.00ns)   --->   "br label %8" [final_project/matrix_conv.cpp:30]   --->   Operation 485 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_13 : Operation 486 [1/2] (2.32ns)   --->   "%a_1_load_5 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 486 'load' 'a_1_load_5' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 487 [1/1] (2.00ns)   --->   "br label %8" [final_project/matrix_conv.cpp:30]   --->   Operation 487 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_13 : Operation 488 [1/2] (2.32ns)   --->   "%a_8_load_2 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 488 'load' 'a_8_load_2' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 489 [1/1] (2.00ns)   --->   "br label %8" [final_project/matrix_conv.cpp:30]   --->   Operation 489 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_13 : Operation 490 [2/2] (2.32ns)   --->   "%b_1_load_2 = load i8* %b_1_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 490 'load' 'b_1_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 14 <SV = 13> <Delay = 6.49>
ST_14 : Operation 491 [1/1] (0.00ns)   --->   "%a_load_0_1_2_phi = phi i8 [ %a_1_load_5, %branch621 ], [ %a_2_load_5, %branch622 ], [ %a_3_load_5, %branch623 ], [ %a_4_load_5, %branch624 ], [ %a_5_load_5, %branch625 ], [ %a_6_load_5, %branch626 ], [ %a_7_load_5, %branch627 ], [ %a_8_load_2, %branch628 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 491 'phi' 'a_load_0_1_2_phi' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_0_1_2 = sext i8 %a_load_0_1_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 492 'sext' 'tmp_0_1_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 493 [1/2] (2.32ns)   --->   "%b_1_load_2 = load i8* %b_1_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 493 'load' 'b_1_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_3_0_1_2 = sext i8 %b_1_load_2 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 494 'sext' 'tmp_3_0_1_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 495 [1/1] (4.17ns)   --->   "%tmp_7_0_1_2 = mul i16 %tmp_3_0_1_2, %tmp_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 495 'mul' 'tmp_7_0_1_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 496 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch599 [
    i4 0, label %branch592
    i4 1, label %branch593
    i4 2, label %branch594
    i4 3, label %branch595
    i4 4, label %branch596
    i4 5, label %branch597
    i4 6, label %branch598
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 496 'switch' <Predicate = true> <Delay = 1.36>
ST_14 : Operation 497 [2/2] (2.32ns)   --->   "%a_8_load_3 = load i8* %a_8_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 497 'load' 'a_8_load_3' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 498 [2/2] (2.32ns)   --->   "%a_7_load_6 = load i8* %a_7_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 498 'load' 'a_7_load_6' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 499 [2/2] (2.32ns)   --->   "%a_6_load_6 = load i8* %a_6_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 499 'load' 'a_6_load_6' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 500 [2/2] (2.32ns)   --->   "%a_5_load_6 = load i8* %a_5_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 500 'load' 'a_5_load_6' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 501 [2/2] (2.32ns)   --->   "%a_4_load_6 = load i8* %a_4_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 501 'load' 'a_4_load_6' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 502 [2/2] (2.32ns)   --->   "%a_3_load_6 = load i8* %a_3_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 502 'load' 'a_3_load_6' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 503 [2/2] (2.32ns)   --->   "%a_2_load_6 = load i8* %a_2_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 503 'load' 'a_2_load_6' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 504 [2/2] (2.32ns)   --->   "%a_9_load = load i8* %a_9_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 504 'load' 'a_9_load' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 505 [1/2] (2.32ns)   --->   "%a_8_load_3 = load i8* %a_8_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 505 'load' 'a_8_load_3' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 506 [1/1] (2.00ns)   --->   "br label %9" [final_project/matrix_conv.cpp:30]   --->   Operation 506 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_15 : Operation 507 [1/2] (2.32ns)   --->   "%a_7_load_6 = load i8* %a_7_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 507 'load' 'a_7_load_6' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 508 [1/1] (2.00ns)   --->   "br label %9" [final_project/matrix_conv.cpp:30]   --->   Operation 508 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_15 : Operation 509 [1/2] (2.32ns)   --->   "%a_6_load_6 = load i8* %a_6_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 509 'load' 'a_6_load_6' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 510 [1/1] (2.00ns)   --->   "br label %9" [final_project/matrix_conv.cpp:30]   --->   Operation 510 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_15 : Operation 511 [1/2] (2.32ns)   --->   "%a_5_load_6 = load i8* %a_5_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 511 'load' 'a_5_load_6' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 512 [1/1] (2.00ns)   --->   "br label %9" [final_project/matrix_conv.cpp:30]   --->   Operation 512 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_15 : Operation 513 [1/2] (2.32ns)   --->   "%a_4_load_6 = load i8* %a_4_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 513 'load' 'a_4_load_6' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 514 [1/1] (2.00ns)   --->   "br label %9" [final_project/matrix_conv.cpp:30]   --->   Operation 514 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_15 : Operation 515 [1/2] (2.32ns)   --->   "%a_3_load_6 = load i8* %a_3_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 515 'load' 'a_3_load_6' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 516 [1/1] (2.00ns)   --->   "br label %9" [final_project/matrix_conv.cpp:30]   --->   Operation 516 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_15 : Operation 517 [1/2] (2.32ns)   --->   "%a_2_load_6 = load i8* %a_2_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 517 'load' 'a_2_load_6' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 518 [1/1] (2.00ns)   --->   "br label %9" [final_project/matrix_conv.cpp:30]   --->   Operation 518 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_15 : Operation 519 [1/2] (2.32ns)   --->   "%a_9_load = load i8* %a_9_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 519 'load' 'a_9_load' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 520 [1/1] (2.00ns)   --->   "br label %9" [final_project/matrix_conv.cpp:30]   --->   Operation 520 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_15 : Operation 521 [2/2] (2.32ns)   --->   "%b_2_load = load i8* %b_2_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 521 'load' 'b_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 16 <SV = 15> <Delay = 6.49>
ST_16 : Operation 522 [1/1] (0.00ns)   --->   "%a_load_0_2_0_phi = phi i8 [ %a_2_load_6, %branch592 ], [ %a_3_load_6, %branch593 ], [ %a_4_load_6, %branch594 ], [ %a_5_load_6, %branch595 ], [ %a_6_load_6, %branch596 ], [ %a_7_load_6, %branch597 ], [ %a_8_load_3, %branch598 ], [ %a_9_load, %branch599 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 522 'phi' 'a_load_0_2_0_phi' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_0_2 = sext i8 %a_load_0_2_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 523 'sext' 'tmp_0_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 524 [1/2] (2.32ns)   --->   "%b_2_load = load i8* %b_2_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 524 'load' 'b_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_3_0_2 = sext i8 %b_2_load to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 525 'sext' 'tmp_3_0_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 526 [1/1] (4.17ns)   --->   "%tmp_7_0_2 = mul i16 %tmp_0_2, %tmp_3_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 526 'mul' 'tmp_7_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 527 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch589 [
    i4 0, label %branch582
    i4 1, label %branch583
    i4 2, label %branch584
    i4 3, label %branch585
    i4 4, label %branch586
    i4 5, label %branch587
    i4 6, label %branch588
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 527 'switch' <Predicate = true> <Delay = 1.36>
ST_16 : Operation 528 [2/2] (2.32ns)   --->   "%a_8_load_4 = load i8* %a_8_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 528 'load' 'a_8_load_4' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 529 [2/2] (2.32ns)   --->   "%a_7_load_7 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 529 'load' 'a_7_load_7' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 530 [2/2] (2.32ns)   --->   "%a_6_load_7 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 530 'load' 'a_6_load_7' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 531 [2/2] (2.32ns)   --->   "%a_5_load_7 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 531 'load' 'a_5_load_7' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 532 [2/2] (2.32ns)   --->   "%a_4_load_7 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 532 'load' 'a_4_load_7' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 533 [2/2] (2.32ns)   --->   "%a_3_load_7 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 533 'load' 'a_3_load_7' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 534 [2/2] (2.32ns)   --->   "%a_2_load_7 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 534 'load' 'a_2_load_7' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 535 [2/2] (2.32ns)   --->   "%a_9_load_1 = load i8* %a_9_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 535 'load' 'a_9_load_1' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 536 [1/2] (2.32ns)   --->   "%a_8_load_4 = load i8* %a_8_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 536 'load' 'a_8_load_4' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_17 : Operation 537 [1/1] (2.00ns)   --->   "br label %10" [final_project/matrix_conv.cpp:30]   --->   Operation 537 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_17 : Operation 538 [1/2] (2.32ns)   --->   "%a_7_load_7 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 538 'load' 'a_7_load_7' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_17 : Operation 539 [1/1] (2.00ns)   --->   "br label %10" [final_project/matrix_conv.cpp:30]   --->   Operation 539 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_17 : Operation 540 [1/2] (2.32ns)   --->   "%a_6_load_7 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 540 'load' 'a_6_load_7' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_17 : Operation 541 [1/1] (2.00ns)   --->   "br label %10" [final_project/matrix_conv.cpp:30]   --->   Operation 541 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_17 : Operation 542 [1/2] (2.32ns)   --->   "%a_5_load_7 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 542 'load' 'a_5_load_7' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_17 : Operation 543 [1/1] (2.00ns)   --->   "br label %10" [final_project/matrix_conv.cpp:30]   --->   Operation 543 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_17 : Operation 544 [1/2] (2.32ns)   --->   "%a_4_load_7 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 544 'load' 'a_4_load_7' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_17 : Operation 545 [1/1] (2.00ns)   --->   "br label %10" [final_project/matrix_conv.cpp:30]   --->   Operation 545 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_17 : Operation 546 [1/2] (2.32ns)   --->   "%a_3_load_7 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 546 'load' 'a_3_load_7' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_17 : Operation 547 [1/1] (2.00ns)   --->   "br label %10" [final_project/matrix_conv.cpp:30]   --->   Operation 547 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_17 : Operation 548 [1/2] (2.32ns)   --->   "%a_2_load_7 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 548 'load' 'a_2_load_7' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_17 : Operation 549 [1/1] (2.00ns)   --->   "br label %10" [final_project/matrix_conv.cpp:30]   --->   Operation 549 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_17 : Operation 550 [1/2] (2.32ns)   --->   "%a_9_load_1 = load i8* %a_9_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 550 'load' 'a_9_load_1' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_17 : Operation 551 [1/1] (2.00ns)   --->   "br label %10" [final_project/matrix_conv.cpp:30]   --->   Operation 551 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_17 : Operation 552 [2/2] (2.32ns)   --->   "%b_2_load_1 = load i8* %b_2_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 552 'load' 'b_2_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 18 <SV = 17> <Delay = 6.49>
ST_18 : Operation 553 [1/1] (0.00ns)   --->   "%a_load_0_2_1_phi = phi i8 [ %a_2_load_7, %branch582 ], [ %a_3_load_7, %branch583 ], [ %a_4_load_7, %branch584 ], [ %a_5_load_7, %branch585 ], [ %a_6_load_7, %branch586 ], [ %a_7_load_7, %branch587 ], [ %a_8_load_4, %branch588 ], [ %a_9_load_1, %branch589 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 553 'phi' 'a_load_0_2_1_phi' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_0_2_1 = sext i8 %a_load_0_2_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 554 'sext' 'tmp_0_2_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 555 [1/2] (2.32ns)   --->   "%b_2_load_1 = load i8* %b_2_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 555 'load' 'b_2_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_18 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_3_0_2_1 = sext i8 %b_2_load_1 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 556 'sext' 'tmp_3_0_2_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 557 [1/1] (4.17ns)   --->   "%tmp_7_0_2_1 = mul i16 %tmp_0_2_1, %tmp_3_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 557 'mul' 'tmp_7_0_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 558 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch569 [
    i4 0, label %branch562
    i4 1, label %branch563
    i4 2, label %branch564
    i4 3, label %branch565
    i4 4, label %branch566
    i4 5, label %branch567
    i4 6, label %branch568
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 558 'switch' <Predicate = true> <Delay = 1.36>
ST_18 : Operation 559 [2/2] (2.32ns)   --->   "%a_8_load_5 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 559 'load' 'a_8_load_5' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_18 : Operation 560 [2/2] (2.32ns)   --->   "%a_7_load_8 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 560 'load' 'a_7_load_8' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_18 : Operation 561 [2/2] (2.32ns)   --->   "%a_6_load_8 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 561 'load' 'a_6_load_8' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_18 : Operation 562 [2/2] (2.32ns)   --->   "%a_5_load_8 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 562 'load' 'a_5_load_8' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_18 : Operation 563 [2/2] (2.32ns)   --->   "%a_4_load_8 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 563 'load' 'a_4_load_8' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_18 : Operation 564 [2/2] (2.32ns)   --->   "%a_3_load_8 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 564 'load' 'a_3_load_8' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_18 : Operation 565 [2/2] (2.32ns)   --->   "%a_2_load_8 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 565 'load' 'a_2_load_8' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_18 : Operation 566 [2/2] (2.32ns)   --->   "%a_9_load_2 = load i8* %a_9_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 566 'load' 'a_9_load_2' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 567 [1/2] (2.32ns)   --->   "%a_8_load_5 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 567 'load' 'a_8_load_5' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_19 : Operation 568 [1/1] (2.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:30]   --->   Operation 568 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_19 : Operation 569 [1/2] (2.32ns)   --->   "%a_7_load_8 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 569 'load' 'a_7_load_8' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_19 : Operation 570 [1/1] (2.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:30]   --->   Operation 570 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_19 : Operation 571 [1/2] (2.32ns)   --->   "%a_6_load_8 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 571 'load' 'a_6_load_8' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_19 : Operation 572 [1/1] (2.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:30]   --->   Operation 572 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_19 : Operation 573 [1/2] (2.32ns)   --->   "%a_5_load_8 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 573 'load' 'a_5_load_8' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_19 : Operation 574 [1/1] (2.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:30]   --->   Operation 574 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_19 : Operation 575 [1/2] (2.32ns)   --->   "%a_4_load_8 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 575 'load' 'a_4_load_8' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_19 : Operation 576 [1/1] (2.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:30]   --->   Operation 576 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_19 : Operation 577 [1/2] (2.32ns)   --->   "%a_3_load_8 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 577 'load' 'a_3_load_8' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_19 : Operation 578 [1/1] (2.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:30]   --->   Operation 578 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_19 : Operation 579 [1/2] (2.32ns)   --->   "%a_2_load_8 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 579 'load' 'a_2_load_8' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_19 : Operation 580 [1/1] (2.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:30]   --->   Operation 580 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_19 : Operation 581 [1/2] (2.32ns)   --->   "%a_9_load_2 = load i8* %a_9_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 581 'load' 'a_9_load_2' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_19 : Operation 582 [1/1] (2.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:30]   --->   Operation 582 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_19 : Operation 583 [2/2] (2.32ns)   --->   "%b_2_load_2 = load i8* %b_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 583 'load' 'b_2_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_19 : Operation 584 [1/1] (2.07ns)   --->   "%tmp7 = add i16 %tmp_7_0_2, %tmp_7_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 584 'add' 'tmp7' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 585 [1/1] (2.07ns)   --->   "%tmp8 = add i16 %tmp_7_0_1_2, %tmp_7_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 585 'add' 'tmp8' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.70>
ST_20 : Operation 586 [1/1] (0.00ns)   --->   "%a_load_0_2_2_phi = phi i8 [ %a_2_load_8, %branch562 ], [ %a_3_load_8, %branch563 ], [ %a_4_load_8, %branch564 ], [ %a_5_load_8, %branch565 ], [ %a_6_load_8, %branch566 ], [ %a_7_load_8, %branch567 ], [ %a_8_load_5, %branch568 ], [ %a_9_load_2, %branch569 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 586 'phi' 'a_load_0_2_2_phi' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_0_2_2 = sext i8 %a_load_0_2_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 587 'sext' 'tmp_0_2_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 588 [1/2] (2.32ns)   --->   "%b_2_load_2 = load i8* %b_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 588 'load' 'b_2_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_20 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_3_0_2_2 = sext i8 %b_2_load_2 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 589 'sext' 'tmp_3_0_2_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 590 [1/1] (3.36ns) (grouped into DSP with root node tmp1)   --->   "%tmp_7_0_2_2 = mul i16 %tmp_0_2_2, %tmp_3_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 590 'mul' 'tmp_7_0_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 591 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp1 = add i16 %tmp_7_0_0_2, %tmp_7_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 591 'add' 'tmp1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 5.98>
ST_21 : Operation 592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i16 %tmp_7_0_0_1, %tmp_7" [final_project/matrix_conv.cpp:30]   --->   Operation 592 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 593 [1/1] (2.07ns)   --->   "%tmp2 = add i16 %tmp1, %tmp_7_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 593 'add' 'tmp2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 594 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp9 = add i16 %tmp2, %tmp" [final_project/matrix_conv.cpp:30]   --->   Operation 594 'add' 'tmp9' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 6.22>
ST_22 : Operation 595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i16 %tmp8, %tmp7" [final_project/matrix_conv.cpp:30]   --->   Operation 595 'add' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 596 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_0_2_2 = add i16 %tmp9, %tmp6" [final_project/matrix_conv.cpp:30]   --->   Operation 596 'add' 'sum_2_0_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i4 %i to i3" [final_project/matrix_conv.cpp:33]   --->   Operation 597 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 598 [1/1] (1.36ns)   --->   "switch i3 %tmp_1, label %branch63261 [
    i3 0, label %branch56254
    i3 1, label %branch57255
    i3 2, label %branch58256
    i3 3, label %branch59257
    i3 -4, label %branch60258
    i3 -3, label %branch61259
    i3 -2, label %branch62260
  ]" [final_project/matrix_conv.cpp:33]   --->   Operation 598 'switch' <Predicate = true> <Delay = 1.36>
ST_22 : Operation 599 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_2_2, i16* %res_6_addr, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 599 'store' <Predicate = (tmp_1 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_22 : Operation 600 [1/1] (0.00ns)   --->   "br label %12" [final_project/matrix_conv.cpp:33]   --->   Operation 600 'br' <Predicate = (tmp_1 == 6)> <Delay = 0.00>
ST_22 : Operation 601 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_2_2, i16* %res_5_addr, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 601 'store' <Predicate = (tmp_1 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_22 : Operation 602 [1/1] (0.00ns)   --->   "br label %12" [final_project/matrix_conv.cpp:33]   --->   Operation 602 'br' <Predicate = (tmp_1 == 5)> <Delay = 0.00>
ST_22 : Operation 603 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_2_2, i16* %res_4_addr, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 603 'store' <Predicate = (tmp_1 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_22 : Operation 604 [1/1] (0.00ns)   --->   "br label %12" [final_project/matrix_conv.cpp:33]   --->   Operation 604 'br' <Predicate = (tmp_1 == 4)> <Delay = 0.00>
ST_22 : Operation 605 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_2_2, i16* %res_3_addr, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 605 'store' <Predicate = (tmp_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_22 : Operation 606 [1/1] (0.00ns)   --->   "br label %12" [final_project/matrix_conv.cpp:33]   --->   Operation 606 'br' <Predicate = (tmp_1 == 3)> <Delay = 0.00>
ST_22 : Operation 607 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_2_2, i16* %res_2_addr, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 607 'store' <Predicate = (tmp_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_22 : Operation 608 [1/1] (0.00ns)   --->   "br label %12" [final_project/matrix_conv.cpp:33]   --->   Operation 608 'br' <Predicate = (tmp_1 == 2)> <Delay = 0.00>
ST_22 : Operation 609 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_2_2, i16* %res_1_addr, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 609 'store' <Predicate = (tmp_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_22 : Operation 610 [1/1] (0.00ns)   --->   "br label %12" [final_project/matrix_conv.cpp:33]   --->   Operation 610 'br' <Predicate = (tmp_1 == 1)> <Delay = 0.00>
ST_22 : Operation 611 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_2_2, i16* %res_0_addr, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 611 'store' <Predicate = (tmp_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_22 : Operation 612 [1/1] (0.00ns)   --->   "br label %12" [final_project/matrix_conv.cpp:33]   --->   Operation 612 'br' <Predicate = (tmp_1 == 0)> <Delay = 0.00>
ST_22 : Operation 613 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_2_2, i16* %res_7_addr, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 613 'store' <Predicate = (tmp_1 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_22 : Operation 614 [1/1] (0.00ns)   --->   "br label %12" [final_project/matrix_conv.cpp:33]   --->   Operation 614 'br' <Predicate = (tmp_1 == 7)> <Delay = 0.00>
ST_22 : Operation 615 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch697 [
    i4 0, label %branch690
    i4 1, label %branch691
    i4 2, label %branch692
    i4 3, label %branch693
    i4 4, label %branch694
    i4 5, label %branch695
    i4 6, label %branch696
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 615 'switch' <Predicate = true> <Delay = 1.36>
ST_22 : Operation 616 [2/2] (2.32ns)   --->   "%a_6_load_9 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 616 'load' 'a_6_load_9' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_22 : Operation 617 [2/2] (2.32ns)   --->   "%a_5_load_9 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 617 'load' 'a_5_load_9' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_22 : Operation 618 [2/2] (2.32ns)   --->   "%a_4_load_9 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 618 'load' 'a_4_load_9' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_22 : Operation 619 [2/2] (2.32ns)   --->   "%a_3_load_9 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 619 'load' 'a_3_load_9' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_22 : Operation 620 [2/2] (2.32ns)   --->   "%a_2_load_9 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 620 'load' 'a_2_load_9' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_22 : Operation 621 [2/2] (2.32ns)   --->   "%a_1_load_6 = load i8* %a_1_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 621 'load' 'a_1_load_6' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_22 : Operation 622 [2/2] (2.32ns)   --->   "%a_0_load_3 = load i8* %a_0_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 622 'load' 'a_0_load_3' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_22 : Operation 623 [2/2] (2.32ns)   --->   "%a_7_load_9 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 623 'load' 'a_7_load_9' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 23 <SV = 22> <Delay = 8.49>
ST_23 : Operation 624 [1/2] (2.32ns)   --->   "%a_6_load_9 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 624 'load' 'a_6_load_9' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_23 : Operation 625 [1/1] (2.00ns)   --->   "br label %13" [final_project/matrix_conv.cpp:30]   --->   Operation 625 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_23 : Operation 626 [1/2] (2.32ns)   --->   "%a_5_load_9 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 626 'load' 'a_5_load_9' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_23 : Operation 627 [1/1] (2.00ns)   --->   "br label %13" [final_project/matrix_conv.cpp:30]   --->   Operation 627 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_23 : Operation 628 [1/2] (2.32ns)   --->   "%a_4_load_9 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 628 'load' 'a_4_load_9' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_23 : Operation 629 [1/1] (2.00ns)   --->   "br label %13" [final_project/matrix_conv.cpp:30]   --->   Operation 629 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_23 : Operation 630 [1/2] (2.32ns)   --->   "%a_3_load_9 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 630 'load' 'a_3_load_9' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_23 : Operation 631 [1/1] (2.00ns)   --->   "br label %13" [final_project/matrix_conv.cpp:30]   --->   Operation 631 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_23 : Operation 632 [1/2] (2.32ns)   --->   "%a_2_load_9 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 632 'load' 'a_2_load_9' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_23 : Operation 633 [1/1] (2.00ns)   --->   "br label %13" [final_project/matrix_conv.cpp:30]   --->   Operation 633 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_23 : Operation 634 [1/2] (2.32ns)   --->   "%a_1_load_6 = load i8* %a_1_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 634 'load' 'a_1_load_6' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_23 : Operation 635 [1/1] (2.00ns)   --->   "br label %13" [final_project/matrix_conv.cpp:30]   --->   Operation 635 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_23 : Operation 636 [1/2] (2.32ns)   --->   "%a_0_load_3 = load i8* %a_0_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 636 'load' 'a_0_load_3' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_23 : Operation 637 [1/1] (2.00ns)   --->   "br label %13" [final_project/matrix_conv.cpp:30]   --->   Operation 637 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_23 : Operation 638 [1/2] (2.32ns)   --->   "%a_7_load_9 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 638 'load' 'a_7_load_9' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_23 : Operation 639 [1/1] (2.00ns)   --->   "br label %13" [final_project/matrix_conv.cpp:30]   --->   Operation 639 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_23 : Operation 640 [1/1] (0.00ns)   --->   "%a_load_1_0_0_phi = phi i8 [ %a_0_load_3, %branch690 ], [ %a_1_load_6, %branch691 ], [ %a_2_load_9, %branch692 ], [ %a_3_load_9, %branch693 ], [ %a_4_load_9, %branch694 ], [ %a_5_load_9, %branch695 ], [ %a_6_load_9, %branch696 ], [ %a_7_load_9, %branch697 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 640 'phi' 'a_load_1_0_0_phi' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_1_2 = sext i8 %a_load_1_0_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 641 'sext' 'tmp_1_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 642 [1/1] (4.17ns)   --->   "%tmp_7_1 = mul i16 %tmp_1_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 642 'mul' 'tmp_7_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 643 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch677 [
    i4 0, label %branch670
    i4 1, label %branch671
    i4 2, label %branch672
    i4 3, label %branch673
    i4 4, label %branch674
    i4 5, label %branch675
    i4 6, label %branch676
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 643 'switch' <Predicate = true> <Delay = 1.36>
ST_23 : Operation 644 [2/2] (2.32ns)   --->   "%a_6_load_10 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 644 'load' 'a_6_load_10' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_23 : Operation 645 [2/2] (2.32ns)   --->   "%a_5_load_10 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 645 'load' 'a_5_load_10' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_23 : Operation 646 [2/2] (2.32ns)   --->   "%a_4_load_10 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 646 'load' 'a_4_load_10' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_23 : Operation 647 [2/2] (2.32ns)   --->   "%a_3_load_10 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 647 'load' 'a_3_load_10' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_23 : Operation 648 [2/2] (2.32ns)   --->   "%a_2_load_10 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 648 'load' 'a_2_load_10' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_23 : Operation 649 [2/2] (2.32ns)   --->   "%a_1_load_7 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 649 'load' 'a_1_load_7' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_23 : Operation 650 [2/2] (2.32ns)   --->   "%a_0_load_4 = load i8* %a_0_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 650 'load' 'a_0_load_4' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_23 : Operation 651 [2/2] (2.32ns)   --->   "%a_7_load_10 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 651 'load' 'a_7_load_10' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 24 <SV = 23> <Delay = 8.49>
ST_24 : Operation 652 [1/2] (2.32ns)   --->   "%a_6_load_10 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 652 'load' 'a_6_load_10' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_24 : Operation 653 [1/1] (2.00ns)   --->   "br label %14" [final_project/matrix_conv.cpp:30]   --->   Operation 653 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_24 : Operation 654 [1/2] (2.32ns)   --->   "%a_5_load_10 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 654 'load' 'a_5_load_10' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_24 : Operation 655 [1/1] (2.00ns)   --->   "br label %14" [final_project/matrix_conv.cpp:30]   --->   Operation 655 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_24 : Operation 656 [1/2] (2.32ns)   --->   "%a_4_load_10 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 656 'load' 'a_4_load_10' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_24 : Operation 657 [1/1] (2.00ns)   --->   "br label %14" [final_project/matrix_conv.cpp:30]   --->   Operation 657 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_24 : Operation 658 [1/2] (2.32ns)   --->   "%a_3_load_10 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 658 'load' 'a_3_load_10' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_24 : Operation 659 [1/1] (2.00ns)   --->   "br label %14" [final_project/matrix_conv.cpp:30]   --->   Operation 659 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_24 : Operation 660 [1/2] (2.32ns)   --->   "%a_2_load_10 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 660 'load' 'a_2_load_10' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_24 : Operation 661 [1/1] (2.00ns)   --->   "br label %14" [final_project/matrix_conv.cpp:30]   --->   Operation 661 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_24 : Operation 662 [1/2] (2.32ns)   --->   "%a_1_load_7 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 662 'load' 'a_1_load_7' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_24 : Operation 663 [1/1] (2.00ns)   --->   "br label %14" [final_project/matrix_conv.cpp:30]   --->   Operation 663 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_24 : Operation 664 [1/2] (2.32ns)   --->   "%a_0_load_4 = load i8* %a_0_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 664 'load' 'a_0_load_4' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_24 : Operation 665 [1/1] (2.00ns)   --->   "br label %14" [final_project/matrix_conv.cpp:30]   --->   Operation 665 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_24 : Operation 666 [1/2] (2.32ns)   --->   "%a_7_load_10 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 666 'load' 'a_7_load_10' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_24 : Operation 667 [1/1] (2.00ns)   --->   "br label %14" [final_project/matrix_conv.cpp:30]   --->   Operation 667 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_24 : Operation 668 [1/1] (0.00ns)   --->   "%a_load_1_0_1_phi = phi i8 [ %a_0_load_4, %branch670 ], [ %a_1_load_7, %branch671 ], [ %a_2_load_10, %branch672 ], [ %a_3_load_10, %branch673 ], [ %a_4_load_10, %branch674 ], [ %a_5_load_10, %branch675 ], [ %a_6_load_10, %branch676 ], [ %a_7_load_10, %branch677 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 668 'phi' 'a_load_1_0_1_phi' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_1_0_1 = sext i8 %a_load_1_0_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 669 'sext' 'tmp_1_0_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 670 [1/1] (4.17ns)   --->   "%tmp_7_1_0_1 = mul i16 %tmp_1_0_1, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 670 'mul' 'tmp_7_1_0_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 671 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch537 [
    i4 0, label %branch530
    i4 1, label %branch531
    i4 2, label %branch532
    i4 3, label %branch533
    i4 4, label %branch534
    i4 5, label %branch535
    i4 6, label %branch536
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 671 'switch' <Predicate = true> <Delay = 1.36>
ST_24 : Operation 672 [2/2] (2.32ns)   --->   "%a_6_load_11 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 672 'load' 'a_6_load_11' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_24 : Operation 673 [2/2] (2.32ns)   --->   "%a_5_load_11 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 673 'load' 'a_5_load_11' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_24 : Operation 674 [2/2] (2.32ns)   --->   "%a_4_load_11 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 674 'load' 'a_4_load_11' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_24 : Operation 675 [2/2] (2.32ns)   --->   "%a_3_load_11 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 675 'load' 'a_3_load_11' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_24 : Operation 676 [2/2] (2.32ns)   --->   "%a_2_load_11 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 676 'load' 'a_2_load_11' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_24 : Operation 677 [2/2] (2.32ns)   --->   "%a_1_load_8 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 677 'load' 'a_1_load_8' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_24 : Operation 678 [2/2] (2.32ns)   --->   "%a_0_load_5 = load i8* %a_0_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 678 'load' 'a_0_load_5' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_24 : Operation 679 [2/2] (2.32ns)   --->   "%a_7_load_11 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 679 'load' 'a_7_load_11' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 25 <SV = 24> <Delay = 8.49>
ST_25 : Operation 680 [1/2] (2.32ns)   --->   "%a_6_load_11 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 680 'load' 'a_6_load_11' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_25 : Operation 681 [1/1] (2.00ns)   --->   "br label %15" [final_project/matrix_conv.cpp:30]   --->   Operation 681 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_25 : Operation 682 [1/2] (2.32ns)   --->   "%a_5_load_11 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 682 'load' 'a_5_load_11' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_25 : Operation 683 [1/1] (2.00ns)   --->   "br label %15" [final_project/matrix_conv.cpp:30]   --->   Operation 683 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_25 : Operation 684 [1/2] (2.32ns)   --->   "%a_4_load_11 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 684 'load' 'a_4_load_11' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_25 : Operation 685 [1/1] (2.00ns)   --->   "br label %15" [final_project/matrix_conv.cpp:30]   --->   Operation 685 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_25 : Operation 686 [1/2] (2.32ns)   --->   "%a_3_load_11 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 686 'load' 'a_3_load_11' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_25 : Operation 687 [1/1] (2.00ns)   --->   "br label %15" [final_project/matrix_conv.cpp:30]   --->   Operation 687 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_25 : Operation 688 [1/2] (2.32ns)   --->   "%a_2_load_11 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 688 'load' 'a_2_load_11' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_25 : Operation 689 [1/1] (2.00ns)   --->   "br label %15" [final_project/matrix_conv.cpp:30]   --->   Operation 689 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_25 : Operation 690 [1/2] (2.32ns)   --->   "%a_1_load_8 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 690 'load' 'a_1_load_8' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_25 : Operation 691 [1/1] (2.00ns)   --->   "br label %15" [final_project/matrix_conv.cpp:30]   --->   Operation 691 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_25 : Operation 692 [1/2] (2.32ns)   --->   "%a_0_load_5 = load i8* %a_0_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 692 'load' 'a_0_load_5' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_25 : Operation 693 [1/1] (2.00ns)   --->   "br label %15" [final_project/matrix_conv.cpp:30]   --->   Operation 693 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_25 : Operation 694 [1/2] (2.32ns)   --->   "%a_7_load_11 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 694 'load' 'a_7_load_11' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_25 : Operation 695 [1/1] (2.00ns)   --->   "br label %15" [final_project/matrix_conv.cpp:30]   --->   Operation 695 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_25 : Operation 696 [1/1] (0.00ns)   --->   "%a_load_1_0_2_phi = phi i8 [ %a_0_load_5, %branch530 ], [ %a_1_load_8, %branch531 ], [ %a_2_load_11, %branch532 ], [ %a_3_load_11, %branch533 ], [ %a_4_load_11, %branch534 ], [ %a_5_load_11, %branch535 ], [ %a_6_load_11, %branch536 ], [ %a_7_load_11, %branch537 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 696 'phi' 'a_load_1_0_2_phi' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_1_0_2 = sext i8 %a_load_1_0_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 697 'sext' 'tmp_1_0_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 698 [1/1] (4.17ns)   --->   "%tmp_7_1_0_2 = mul i16 %tmp_1_0_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 698 'mul' 'tmp_7_1_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 699 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch638 [
    i4 0, label %branch631
    i4 1, label %branch632
    i4 2, label %branch633
    i4 3, label %branch634
    i4 4, label %branch635
    i4 5, label %branch636
    i4 6, label %branch637
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 699 'switch' <Predicate = true> <Delay = 1.36>
ST_25 : Operation 700 [2/2] (2.32ns)   --->   "%a_7_load_12 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 700 'load' 'a_7_load_12' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_25 : Operation 701 [2/2] (2.32ns)   --->   "%a_6_load_12 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 701 'load' 'a_6_load_12' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_25 : Operation 702 [2/2] (2.32ns)   --->   "%a_5_load_12 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 702 'load' 'a_5_load_12' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_25 : Operation 703 [2/2] (2.32ns)   --->   "%a_4_load_12 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 703 'load' 'a_4_load_12' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_25 : Operation 704 [2/2] (2.32ns)   --->   "%a_3_load_12 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 704 'load' 'a_3_load_12' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_25 : Operation 705 [2/2] (2.32ns)   --->   "%a_2_load_12 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 705 'load' 'a_2_load_12' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_25 : Operation 706 [2/2] (2.32ns)   --->   "%a_1_load_9 = load i8* %a_1_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 706 'load' 'a_1_load_9' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_25 : Operation 707 [2/2] (2.32ns)   --->   "%a_8_load_6 = load i8* %a_8_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 707 'load' 'a_8_load_6' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 26 <SV = 25> <Delay = 8.49>
ST_26 : Operation 708 [1/2] (2.32ns)   --->   "%a_7_load_12 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 708 'load' 'a_7_load_12' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_26 : Operation 709 [1/1] (2.00ns)   --->   "br label %16" [final_project/matrix_conv.cpp:30]   --->   Operation 709 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_26 : Operation 710 [1/2] (2.32ns)   --->   "%a_6_load_12 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 710 'load' 'a_6_load_12' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_26 : Operation 711 [1/1] (2.00ns)   --->   "br label %16" [final_project/matrix_conv.cpp:30]   --->   Operation 711 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_26 : Operation 712 [1/2] (2.32ns)   --->   "%a_5_load_12 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 712 'load' 'a_5_load_12' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_26 : Operation 713 [1/1] (2.00ns)   --->   "br label %16" [final_project/matrix_conv.cpp:30]   --->   Operation 713 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_26 : Operation 714 [1/2] (2.32ns)   --->   "%a_4_load_12 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 714 'load' 'a_4_load_12' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_26 : Operation 715 [1/1] (2.00ns)   --->   "br label %16" [final_project/matrix_conv.cpp:30]   --->   Operation 715 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_26 : Operation 716 [1/2] (2.32ns)   --->   "%a_3_load_12 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 716 'load' 'a_3_load_12' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_26 : Operation 717 [1/1] (2.00ns)   --->   "br label %16" [final_project/matrix_conv.cpp:30]   --->   Operation 717 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_26 : Operation 718 [1/2] (2.32ns)   --->   "%a_2_load_12 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 718 'load' 'a_2_load_12' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_26 : Operation 719 [1/1] (2.00ns)   --->   "br label %16" [final_project/matrix_conv.cpp:30]   --->   Operation 719 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_26 : Operation 720 [1/2] (2.32ns)   --->   "%a_1_load_9 = load i8* %a_1_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 720 'load' 'a_1_load_9' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_26 : Operation 721 [1/1] (2.00ns)   --->   "br label %16" [final_project/matrix_conv.cpp:30]   --->   Operation 721 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_26 : Operation 722 [1/2] (2.32ns)   --->   "%a_8_load_6 = load i8* %a_8_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 722 'load' 'a_8_load_6' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_26 : Operation 723 [1/1] (2.00ns)   --->   "br label %16" [final_project/matrix_conv.cpp:30]   --->   Operation 723 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_26 : Operation 724 [1/1] (0.00ns)   --->   "%a_load_1_1_0_phi = phi i8 [ %a_1_load_9, %branch631 ], [ %a_2_load_12, %branch632 ], [ %a_3_load_12, %branch633 ], [ %a_4_load_12, %branch634 ], [ %a_5_load_12, %branch635 ], [ %a_6_load_12, %branch636 ], [ %a_7_load_12, %branch637 ], [ %a_8_load_6, %branch638 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 724 'phi' 'a_load_1_1_0_phi' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_1_1 = sext i8 %a_load_1_1_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 725 'sext' 'tmp_1_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 726 [1/1] (4.17ns)   --->   "%tmp_7_1_1 = mul i16 %tmp_1_1, %tmp_3_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 726 'mul' 'tmp_7_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 727 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch618 [
    i4 0, label %branch611
    i4 1, label %branch612
    i4 2, label %branch613
    i4 3, label %branch614
    i4 4, label %branch615
    i4 5, label %branch616
    i4 6, label %branch617
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 727 'switch' <Predicate = true> <Delay = 1.36>
ST_26 : Operation 728 [2/2] (2.32ns)   --->   "%a_7_load_13 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 728 'load' 'a_7_load_13' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_26 : Operation 729 [2/2] (2.32ns)   --->   "%a_6_load_13 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 729 'load' 'a_6_load_13' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_26 : Operation 730 [2/2] (2.32ns)   --->   "%a_5_load_13 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 730 'load' 'a_5_load_13' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_26 : Operation 731 [2/2] (2.32ns)   --->   "%a_4_load_13 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 731 'load' 'a_4_load_13' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_26 : Operation 732 [2/2] (2.32ns)   --->   "%a_3_load_13 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 732 'load' 'a_3_load_13' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_26 : Operation 733 [2/2] (2.32ns)   --->   "%a_2_load_13 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 733 'load' 'a_2_load_13' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_26 : Operation 734 [2/2] (2.32ns)   --->   "%a_1_load_10 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 734 'load' 'a_1_load_10' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_26 : Operation 735 [2/2] (2.32ns)   --->   "%a_8_load_7 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 735 'load' 'a_8_load_7' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 27 <SV = 26> <Delay = 8.49>
ST_27 : Operation 736 [1/2] (2.32ns)   --->   "%a_7_load_13 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 736 'load' 'a_7_load_13' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_27 : Operation 737 [1/1] (2.00ns)   --->   "br label %17" [final_project/matrix_conv.cpp:30]   --->   Operation 737 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_27 : Operation 738 [1/2] (2.32ns)   --->   "%a_6_load_13 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 738 'load' 'a_6_load_13' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_27 : Operation 739 [1/1] (2.00ns)   --->   "br label %17" [final_project/matrix_conv.cpp:30]   --->   Operation 739 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_27 : Operation 740 [1/2] (2.32ns)   --->   "%a_5_load_13 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 740 'load' 'a_5_load_13' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_27 : Operation 741 [1/1] (2.00ns)   --->   "br label %17" [final_project/matrix_conv.cpp:30]   --->   Operation 741 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_27 : Operation 742 [1/2] (2.32ns)   --->   "%a_4_load_13 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 742 'load' 'a_4_load_13' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_27 : Operation 743 [1/1] (2.00ns)   --->   "br label %17" [final_project/matrix_conv.cpp:30]   --->   Operation 743 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_27 : Operation 744 [1/2] (2.32ns)   --->   "%a_3_load_13 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 744 'load' 'a_3_load_13' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_27 : Operation 745 [1/1] (2.00ns)   --->   "br label %17" [final_project/matrix_conv.cpp:30]   --->   Operation 745 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_27 : Operation 746 [1/2] (2.32ns)   --->   "%a_2_load_13 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 746 'load' 'a_2_load_13' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_27 : Operation 747 [1/1] (2.00ns)   --->   "br label %17" [final_project/matrix_conv.cpp:30]   --->   Operation 747 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_27 : Operation 748 [1/2] (2.32ns)   --->   "%a_1_load_10 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 748 'load' 'a_1_load_10' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_27 : Operation 749 [1/1] (2.00ns)   --->   "br label %17" [final_project/matrix_conv.cpp:30]   --->   Operation 749 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_27 : Operation 750 [1/2] (2.32ns)   --->   "%a_8_load_7 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 750 'load' 'a_8_load_7' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_27 : Operation 751 [1/1] (2.00ns)   --->   "br label %17" [final_project/matrix_conv.cpp:30]   --->   Operation 751 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_27 : Operation 752 [1/1] (0.00ns)   --->   "%a_load_1_1_1_phi = phi i8 [ %a_1_load_10, %branch611 ], [ %a_2_load_13, %branch612 ], [ %a_3_load_13, %branch613 ], [ %a_4_load_13, %branch614 ], [ %a_5_load_13, %branch615 ], [ %a_6_load_13, %branch616 ], [ %a_7_load_13, %branch617 ], [ %a_8_load_7, %branch618 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 752 'phi' 'a_load_1_1_1_phi' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_1_1_1 = sext i8 %a_load_1_1_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 753 'sext' 'tmp_1_1_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 754 [1/1] (4.17ns)   --->   "%tmp_7_1_1_1 = mul i16 %tmp_1_1_1, %tmp_3_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 754 'mul' 'tmp_7_1_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 755 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch508 [
    i4 0, label %branch501
    i4 1, label %branch502
    i4 2, label %branch503
    i4 3, label %branch504
    i4 4, label %branch505
    i4 5, label %branch506
    i4 6, label %branch507
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 755 'switch' <Predicate = true> <Delay = 1.36>
ST_27 : Operation 756 [2/2] (2.32ns)   --->   "%a_7_load_14 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 756 'load' 'a_7_load_14' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_27 : Operation 757 [2/2] (2.32ns)   --->   "%a_6_load_14 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 757 'load' 'a_6_load_14' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_27 : Operation 758 [2/2] (2.32ns)   --->   "%a_5_load_14 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 758 'load' 'a_5_load_14' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_27 : Operation 759 [2/2] (2.32ns)   --->   "%a_4_load_14 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 759 'load' 'a_4_load_14' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_27 : Operation 760 [2/2] (2.32ns)   --->   "%a_3_load_14 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 760 'load' 'a_3_load_14' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_27 : Operation 761 [2/2] (2.32ns)   --->   "%a_2_load_14 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 761 'load' 'a_2_load_14' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_27 : Operation 762 [2/2] (2.32ns)   --->   "%a_1_load_11 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 762 'load' 'a_1_load_11' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_27 : Operation 763 [2/2] (2.32ns)   --->   "%a_8_load_8 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 763 'load' 'a_8_load_8' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 28 <SV = 27> <Delay = 8.49>
ST_28 : Operation 764 [1/2] (2.32ns)   --->   "%a_7_load_14 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 764 'load' 'a_7_load_14' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_28 : Operation 765 [1/1] (2.00ns)   --->   "br label %18" [final_project/matrix_conv.cpp:30]   --->   Operation 765 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_28 : Operation 766 [1/2] (2.32ns)   --->   "%a_6_load_14 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 766 'load' 'a_6_load_14' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_28 : Operation 767 [1/1] (2.00ns)   --->   "br label %18" [final_project/matrix_conv.cpp:30]   --->   Operation 767 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_28 : Operation 768 [1/2] (2.32ns)   --->   "%a_5_load_14 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 768 'load' 'a_5_load_14' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_28 : Operation 769 [1/1] (2.00ns)   --->   "br label %18" [final_project/matrix_conv.cpp:30]   --->   Operation 769 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_28 : Operation 770 [1/2] (2.32ns)   --->   "%a_4_load_14 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 770 'load' 'a_4_load_14' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_28 : Operation 771 [1/1] (2.00ns)   --->   "br label %18" [final_project/matrix_conv.cpp:30]   --->   Operation 771 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_28 : Operation 772 [1/2] (2.32ns)   --->   "%a_3_load_14 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 772 'load' 'a_3_load_14' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_28 : Operation 773 [1/1] (2.00ns)   --->   "br label %18" [final_project/matrix_conv.cpp:30]   --->   Operation 773 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_28 : Operation 774 [1/2] (2.32ns)   --->   "%a_2_load_14 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 774 'load' 'a_2_load_14' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_28 : Operation 775 [1/1] (2.00ns)   --->   "br label %18" [final_project/matrix_conv.cpp:30]   --->   Operation 775 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_28 : Operation 776 [1/2] (2.32ns)   --->   "%a_1_load_11 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 776 'load' 'a_1_load_11' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_28 : Operation 777 [1/1] (2.00ns)   --->   "br label %18" [final_project/matrix_conv.cpp:30]   --->   Operation 777 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_28 : Operation 778 [1/2] (2.32ns)   --->   "%a_8_load_8 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 778 'load' 'a_8_load_8' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_28 : Operation 779 [1/1] (2.00ns)   --->   "br label %18" [final_project/matrix_conv.cpp:30]   --->   Operation 779 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_28 : Operation 780 [1/1] (0.00ns)   --->   "%a_load_1_1_2_phi = phi i8 [ %a_1_load_11, %branch501 ], [ %a_2_load_14, %branch502 ], [ %a_3_load_14, %branch503 ], [ %a_4_load_14, %branch504 ], [ %a_5_load_14, %branch505 ], [ %a_6_load_14, %branch506 ], [ %a_7_load_14, %branch507 ], [ %a_8_load_8, %branch508 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 780 'phi' 'a_load_1_1_2_phi' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_1_1_2 = sext i8 %a_load_1_1_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 781 'sext' 'tmp_1_1_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 782 [1/1] (4.17ns)   --->   "%tmp_7_1_1_2 = mul i16 %tmp_1_1_2, %tmp_3_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 782 'mul' 'tmp_7_1_1_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 783 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch579 [
    i4 0, label %branch572
    i4 1, label %branch573
    i4 2, label %branch574
    i4 3, label %branch575
    i4 4, label %branch576
    i4 5, label %branch577
    i4 6, label %branch578
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 783 'switch' <Predicate = true> <Delay = 1.36>
ST_28 : Operation 784 [2/2] (2.32ns)   --->   "%a_8_load_9 = load i8* %a_8_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 784 'load' 'a_8_load_9' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_28 : Operation 785 [2/2] (2.32ns)   --->   "%a_7_load_15 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 785 'load' 'a_7_load_15' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_28 : Operation 786 [2/2] (2.32ns)   --->   "%a_6_load_15 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 786 'load' 'a_6_load_15' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_28 : Operation 787 [2/2] (2.32ns)   --->   "%a_5_load_15 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 787 'load' 'a_5_load_15' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_28 : Operation 788 [2/2] (2.32ns)   --->   "%a_4_load_15 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 788 'load' 'a_4_load_15' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_28 : Operation 789 [2/2] (2.32ns)   --->   "%a_3_load_15 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 789 'load' 'a_3_load_15' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_28 : Operation 790 [2/2] (2.32ns)   --->   "%a_2_load_15 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 790 'load' 'a_2_load_15' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_28 : Operation 791 [2/2] (2.32ns)   --->   "%a_9_load_3 = load i8* %a_9_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 791 'load' 'a_9_load_3' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 29 <SV = 28> <Delay = 8.49>
ST_29 : Operation 792 [1/2] (2.32ns)   --->   "%a_8_load_9 = load i8* %a_8_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 792 'load' 'a_8_load_9' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_29 : Operation 793 [1/1] (2.00ns)   --->   "br label %19" [final_project/matrix_conv.cpp:30]   --->   Operation 793 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_29 : Operation 794 [1/2] (2.32ns)   --->   "%a_7_load_15 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 794 'load' 'a_7_load_15' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_29 : Operation 795 [1/1] (2.00ns)   --->   "br label %19" [final_project/matrix_conv.cpp:30]   --->   Operation 795 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_29 : Operation 796 [1/2] (2.32ns)   --->   "%a_6_load_15 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 796 'load' 'a_6_load_15' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_29 : Operation 797 [1/1] (2.00ns)   --->   "br label %19" [final_project/matrix_conv.cpp:30]   --->   Operation 797 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_29 : Operation 798 [1/2] (2.32ns)   --->   "%a_5_load_15 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 798 'load' 'a_5_load_15' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_29 : Operation 799 [1/1] (2.00ns)   --->   "br label %19" [final_project/matrix_conv.cpp:30]   --->   Operation 799 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_29 : Operation 800 [1/2] (2.32ns)   --->   "%a_4_load_15 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 800 'load' 'a_4_load_15' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_29 : Operation 801 [1/1] (2.00ns)   --->   "br label %19" [final_project/matrix_conv.cpp:30]   --->   Operation 801 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_29 : Operation 802 [1/2] (2.32ns)   --->   "%a_3_load_15 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 802 'load' 'a_3_load_15' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_29 : Operation 803 [1/1] (2.00ns)   --->   "br label %19" [final_project/matrix_conv.cpp:30]   --->   Operation 803 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_29 : Operation 804 [1/2] (2.32ns)   --->   "%a_2_load_15 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 804 'load' 'a_2_load_15' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_29 : Operation 805 [1/1] (2.00ns)   --->   "br label %19" [final_project/matrix_conv.cpp:30]   --->   Operation 805 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_29 : Operation 806 [1/2] (2.32ns)   --->   "%a_9_load_3 = load i8* %a_9_addr_1, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 806 'load' 'a_9_load_3' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_29 : Operation 807 [1/1] (2.00ns)   --->   "br label %19" [final_project/matrix_conv.cpp:30]   --->   Operation 807 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_29 : Operation 808 [1/1] (0.00ns)   --->   "%a_load_1_2_0_phi = phi i8 [ %a_2_load_15, %branch572 ], [ %a_3_load_15, %branch573 ], [ %a_4_load_15, %branch574 ], [ %a_5_load_15, %branch575 ], [ %a_6_load_15, %branch576 ], [ %a_7_load_15, %branch577 ], [ %a_8_load_9, %branch578 ], [ %a_9_load_3, %branch579 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 808 'phi' 'a_load_1_2_0_phi' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_1_2_3 = sext i8 %a_load_1_2_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 809 'sext' 'tmp_1_2_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 810 [1/1] (4.17ns)   --->   "%tmp_7_1_2 = mul i16 %tmp_1_2_3, %tmp_3_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 810 'mul' 'tmp_7_1_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 811 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch559 [
    i4 0, label %branch552
    i4 1, label %branch553
    i4 2, label %branch554
    i4 3, label %branch555
    i4 4, label %branch556
    i4 5, label %branch557
    i4 6, label %branch558
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 811 'switch' <Predicate = true> <Delay = 1.36>
ST_29 : Operation 812 [2/2] (2.32ns)   --->   "%a_8_load_10 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 812 'load' 'a_8_load_10' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_29 : Operation 813 [2/2] (2.32ns)   --->   "%a_7_load_16 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 813 'load' 'a_7_load_16' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_29 : Operation 814 [2/2] (2.32ns)   --->   "%a_6_load_16 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 814 'load' 'a_6_load_16' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_29 : Operation 815 [2/2] (2.32ns)   --->   "%a_5_load_16 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 815 'load' 'a_5_load_16' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_29 : Operation 816 [2/2] (2.32ns)   --->   "%a_4_load_16 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 816 'load' 'a_4_load_16' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_29 : Operation 817 [2/2] (2.32ns)   --->   "%a_3_load_16 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 817 'load' 'a_3_load_16' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_29 : Operation 818 [2/2] (2.32ns)   --->   "%a_2_load_16 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 818 'load' 'a_2_load_16' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_29 : Operation 819 [2/2] (2.32ns)   --->   "%a_9_load_4 = load i8* %a_9_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 819 'load' 'a_9_load_4' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 30 <SV = 29> <Delay = 8.49>
ST_30 : Operation 820 [1/2] (2.32ns)   --->   "%a_8_load_10 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 820 'load' 'a_8_load_10' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 821 [1/1] (2.00ns)   --->   "br label %20" [final_project/matrix_conv.cpp:30]   --->   Operation 821 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_30 : Operation 822 [1/2] (2.32ns)   --->   "%a_7_load_16 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 822 'load' 'a_7_load_16' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 823 [1/1] (2.00ns)   --->   "br label %20" [final_project/matrix_conv.cpp:30]   --->   Operation 823 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_30 : Operation 824 [1/2] (2.32ns)   --->   "%a_6_load_16 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 824 'load' 'a_6_load_16' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 825 [1/1] (2.00ns)   --->   "br label %20" [final_project/matrix_conv.cpp:30]   --->   Operation 825 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_30 : Operation 826 [1/2] (2.32ns)   --->   "%a_5_load_16 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 826 'load' 'a_5_load_16' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 827 [1/1] (2.00ns)   --->   "br label %20" [final_project/matrix_conv.cpp:30]   --->   Operation 827 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_30 : Operation 828 [1/2] (2.32ns)   --->   "%a_4_load_16 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 828 'load' 'a_4_load_16' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 829 [1/1] (2.00ns)   --->   "br label %20" [final_project/matrix_conv.cpp:30]   --->   Operation 829 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_30 : Operation 830 [1/2] (2.32ns)   --->   "%a_3_load_16 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 830 'load' 'a_3_load_16' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 831 [1/1] (2.00ns)   --->   "br label %20" [final_project/matrix_conv.cpp:30]   --->   Operation 831 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_30 : Operation 832 [1/2] (2.32ns)   --->   "%a_2_load_16 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 832 'load' 'a_2_load_16' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 833 [1/1] (2.00ns)   --->   "br label %20" [final_project/matrix_conv.cpp:30]   --->   Operation 833 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_30 : Operation 834 [1/2] (2.32ns)   --->   "%a_9_load_4 = load i8* %a_9_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 834 'load' 'a_9_load_4' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 835 [1/1] (2.00ns)   --->   "br label %20" [final_project/matrix_conv.cpp:30]   --->   Operation 835 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_30 : Operation 836 [1/1] (0.00ns)   --->   "%a_load_1_2_1_phi = phi i8 [ %a_2_load_16, %branch552 ], [ %a_3_load_16, %branch553 ], [ %a_4_load_16, %branch554 ], [ %a_5_load_16, %branch555 ], [ %a_6_load_16, %branch556 ], [ %a_7_load_16, %branch557 ], [ %a_8_load_10, %branch558 ], [ %a_9_load_4, %branch559 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 836 'phi' 'a_load_1_2_1_phi' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_1_2_1 = sext i8 %a_load_1_2_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 837 'sext' 'tmp_1_2_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 838 [1/1] (4.17ns)   --->   "%tmp_7_1_2_1 = mul i16 %tmp_1_2_1, %tmp_3_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 838 'mul' 'tmp_7_1_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 839 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch479 [
    i4 0, label %branch472
    i4 1, label %branch473
    i4 2, label %branch474
    i4 3, label %branch475
    i4 4, label %branch476
    i4 5, label %branch477
    i4 6, label %branch478
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 839 'switch' <Predicate = true> <Delay = 1.36>
ST_30 : Operation 840 [2/2] (2.32ns)   --->   "%a_8_load_11 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 840 'load' 'a_8_load_11' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 841 [2/2] (2.32ns)   --->   "%a_7_load_17 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 841 'load' 'a_7_load_17' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 842 [2/2] (2.32ns)   --->   "%a_6_load_17 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 842 'load' 'a_6_load_17' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 843 [2/2] (2.32ns)   --->   "%a_5_load_17 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 843 'load' 'a_5_load_17' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 844 [2/2] (2.32ns)   --->   "%a_4_load_17 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 844 'load' 'a_4_load_17' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 845 [2/2] (2.32ns)   --->   "%a_3_load_17 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 845 'load' 'a_3_load_17' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 846 [2/2] (2.32ns)   --->   "%a_2_load_17 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 846 'load' 'a_2_load_17' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 847 [2/2] (2.32ns)   --->   "%a_9_load_5 = load i8* %a_9_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 847 'load' 'a_9_load_5' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 31 <SV = 30> <Delay = 2.32>
ST_31 : Operation 848 [1/2] (2.32ns)   --->   "%a_8_load_11 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 848 'load' 'a_8_load_11' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_31 : Operation 849 [1/1] (2.00ns)   --->   "br label %21" [final_project/matrix_conv.cpp:30]   --->   Operation 849 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_31 : Operation 850 [1/2] (2.32ns)   --->   "%a_7_load_17 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 850 'load' 'a_7_load_17' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_31 : Operation 851 [1/1] (2.00ns)   --->   "br label %21" [final_project/matrix_conv.cpp:30]   --->   Operation 851 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_31 : Operation 852 [1/2] (2.32ns)   --->   "%a_6_load_17 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 852 'load' 'a_6_load_17' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_31 : Operation 853 [1/1] (2.00ns)   --->   "br label %21" [final_project/matrix_conv.cpp:30]   --->   Operation 853 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_31 : Operation 854 [1/2] (2.32ns)   --->   "%a_5_load_17 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 854 'load' 'a_5_load_17' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_31 : Operation 855 [1/1] (2.00ns)   --->   "br label %21" [final_project/matrix_conv.cpp:30]   --->   Operation 855 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_31 : Operation 856 [1/2] (2.32ns)   --->   "%a_4_load_17 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 856 'load' 'a_4_load_17' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_31 : Operation 857 [1/1] (2.00ns)   --->   "br label %21" [final_project/matrix_conv.cpp:30]   --->   Operation 857 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_31 : Operation 858 [1/2] (2.32ns)   --->   "%a_3_load_17 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 858 'load' 'a_3_load_17' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_31 : Operation 859 [1/1] (2.00ns)   --->   "br label %21" [final_project/matrix_conv.cpp:30]   --->   Operation 859 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_31 : Operation 860 [1/2] (2.32ns)   --->   "%a_2_load_17 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 860 'load' 'a_2_load_17' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_31 : Operation 861 [1/1] (2.00ns)   --->   "br label %21" [final_project/matrix_conv.cpp:30]   --->   Operation 861 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_31 : Operation 862 [1/2] (2.32ns)   --->   "%a_9_load_5 = load i8* %a_9_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 862 'load' 'a_9_load_5' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_31 : Operation 863 [1/1] (2.00ns)   --->   "br label %21" [final_project/matrix_conv.cpp:30]   --->   Operation 863 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>

State 32 <SV = 31> <Delay = 8.45>
ST_32 : Operation 864 [1/1] (0.00ns)   --->   "%a_load_1_2_2_phi = phi i8 [ %a_2_load_17, %branch472 ], [ %a_3_load_17, %branch473 ], [ %a_4_load_17, %branch474 ], [ %a_5_load_17, %branch475 ], [ %a_6_load_17, %branch476 ], [ %a_7_load_17, %branch477 ], [ %a_8_load_11, %branch478 ], [ %a_9_load_5, %branch479 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 864 'phi' 'a_load_1_2_2_phi' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 865 [1/1] (0.00ns)   --->   "%tmp_1_2_2 = sext i8 %a_load_1_2_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 865 'sext' 'tmp_1_2_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 866 [1/1] (3.36ns) (grouped into DSP with root node tmp11)   --->   "%tmp_7_1_2_2 = mul i16 %tmp_1_2_2, %tmp_3_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 866 'mul' 'tmp_7_1_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 867 [1/1] (2.07ns)   --->   "%tmp3 = add i16 %tmp_7_1_2, %tmp_7_1_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 867 'add' 'tmp3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 868 [1/1] (2.07ns)   --->   "%tmp4 = add i16 %tmp_7_1_1_2, %tmp_7_1_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 868 'add' 'tmp4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 869 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp11 = add i16 %tmp_7_1_0_2, %tmp_7_1_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 869 'add' 'tmp11' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 870 [1/1] (2.07ns)   --->   "%tmp12 = add i16 %tmp11, %tmp_7_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 870 'add' 'tmp12' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.80>
ST_33 : Operation 871 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i16 %tmp4, %tmp3" [final_project/matrix_conv.cpp:30]   --->   Operation 871 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 872 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i16 %tmp_7_1_0_1, %tmp_7_1" [final_project/matrix_conv.cpp:30]   --->   Operation 872 'add' 'tmp10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 873 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp13 = add i16 %tmp12, %tmp10" [final_project/matrix_conv.cpp:30]   --->   Operation 873 'add' 'tmp13' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 874 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_1_2_2 = add i16 %tmp13, %tmp5" [final_project/matrix_conv.cpp:30]   --->   Operation 874 'add' 'sum_2_1_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 875 [1/1] (1.36ns)   --->   "switch i3 %tmp_1, label %branch55236 [
    i3 0, label %branch48229
    i3 1, label %branch49230
    i3 2, label %branch50231
    i3 3, label %branch51232
    i3 -4, label %branch52233
    i3 -3, label %branch53234
    i3 -2, label %branch54235
  ]" [final_project/matrix_conv.cpp:33]   --->   Operation 875 'switch' <Predicate = true> <Delay = 1.36>

State 34 <SV = 33> <Delay = 2.32>
ST_34 : Operation 876 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_2_2, i16* %res_6_addr_1, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 876 'store' <Predicate = (tmp_1 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_34 : Operation 877 [1/1] (0.00ns)   --->   "br label %22" [final_project/matrix_conv.cpp:33]   --->   Operation 877 'br' <Predicate = (tmp_1 == 6)> <Delay = 0.00>
ST_34 : Operation 878 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_2_2, i16* %res_5_addr_1, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 878 'store' <Predicate = (tmp_1 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_34 : Operation 879 [1/1] (0.00ns)   --->   "br label %22" [final_project/matrix_conv.cpp:33]   --->   Operation 879 'br' <Predicate = (tmp_1 == 5)> <Delay = 0.00>
ST_34 : Operation 880 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_2_2, i16* %res_4_addr_1, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 880 'store' <Predicate = (tmp_1 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_34 : Operation 881 [1/1] (0.00ns)   --->   "br label %22" [final_project/matrix_conv.cpp:33]   --->   Operation 881 'br' <Predicate = (tmp_1 == 4)> <Delay = 0.00>
ST_34 : Operation 882 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_2_2, i16* %res_3_addr_1, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 882 'store' <Predicate = (tmp_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_34 : Operation 883 [1/1] (0.00ns)   --->   "br label %22" [final_project/matrix_conv.cpp:33]   --->   Operation 883 'br' <Predicate = (tmp_1 == 3)> <Delay = 0.00>
ST_34 : Operation 884 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_2_2, i16* %res_2_addr_1, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 884 'store' <Predicate = (tmp_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_34 : Operation 885 [1/1] (0.00ns)   --->   "br label %22" [final_project/matrix_conv.cpp:33]   --->   Operation 885 'br' <Predicate = (tmp_1 == 2)> <Delay = 0.00>
ST_34 : Operation 886 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_2_2, i16* %res_1_addr_1, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 886 'store' <Predicate = (tmp_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_34 : Operation 887 [1/1] (0.00ns)   --->   "br label %22" [final_project/matrix_conv.cpp:33]   --->   Operation 887 'br' <Predicate = (tmp_1 == 1)> <Delay = 0.00>
ST_34 : Operation 888 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_2_2, i16* %res_0_addr_1, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 888 'store' <Predicate = (tmp_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_34 : Operation 889 [1/1] (0.00ns)   --->   "br label %22" [final_project/matrix_conv.cpp:33]   --->   Operation 889 'br' <Predicate = (tmp_1 == 0)> <Delay = 0.00>
ST_34 : Operation 890 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_2_2, i16* %res_7_addr_1, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 890 'store' <Predicate = (tmp_1 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_34 : Operation 891 [1/1] (0.00ns)   --->   "br label %22" [final_project/matrix_conv.cpp:33]   --->   Operation 891 'br' <Predicate = (tmp_1 == 7)> <Delay = 0.00>
ST_34 : Operation 892 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch667 [
    i4 0, label %branch660
    i4 1, label %branch661
    i4 2, label %branch662
    i4 3, label %branch663
    i4 4, label %branch664
    i4 5, label %branch665
    i4 6, label %branch666
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 892 'switch' <Predicate = true> <Delay = 1.36>
ST_34 : Operation 893 [2/2] (2.32ns)   --->   "%a_6_load_18 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 893 'load' 'a_6_load_18' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_34 : Operation 894 [2/2] (2.32ns)   --->   "%a_5_load_18 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 894 'load' 'a_5_load_18' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_34 : Operation 895 [2/2] (2.32ns)   --->   "%a_4_load_18 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 895 'load' 'a_4_load_18' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_34 : Operation 896 [2/2] (2.32ns)   --->   "%a_3_load_18 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 896 'load' 'a_3_load_18' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_34 : Operation 897 [2/2] (2.32ns)   --->   "%a_2_load_18 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 897 'load' 'a_2_load_18' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_34 : Operation 898 [2/2] (2.32ns)   --->   "%a_1_load_12 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 898 'load' 'a_1_load_12' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_34 : Operation 899 [2/2] (2.32ns)   --->   "%a_0_load_6 = load i8* %a_0_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 899 'load' 'a_0_load_6' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_34 : Operation 900 [2/2] (2.32ns)   --->   "%a_7_load_18 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 900 'load' 'a_7_load_18' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 35 <SV = 34> <Delay = 8.49>
ST_35 : Operation 901 [1/2] (2.32ns)   --->   "%a_6_load_18 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 901 'load' 'a_6_load_18' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_35 : Operation 902 [1/1] (2.00ns)   --->   "br label %23" [final_project/matrix_conv.cpp:30]   --->   Operation 902 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_35 : Operation 903 [1/2] (2.32ns)   --->   "%a_5_load_18 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 903 'load' 'a_5_load_18' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_35 : Operation 904 [1/1] (2.00ns)   --->   "br label %23" [final_project/matrix_conv.cpp:30]   --->   Operation 904 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_35 : Operation 905 [1/2] (2.32ns)   --->   "%a_4_load_18 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 905 'load' 'a_4_load_18' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_35 : Operation 906 [1/1] (2.00ns)   --->   "br label %23" [final_project/matrix_conv.cpp:30]   --->   Operation 906 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_35 : Operation 907 [1/2] (2.32ns)   --->   "%a_3_load_18 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 907 'load' 'a_3_load_18' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_35 : Operation 908 [1/1] (2.00ns)   --->   "br label %23" [final_project/matrix_conv.cpp:30]   --->   Operation 908 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_35 : Operation 909 [1/2] (2.32ns)   --->   "%a_2_load_18 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 909 'load' 'a_2_load_18' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_35 : Operation 910 [1/1] (2.00ns)   --->   "br label %23" [final_project/matrix_conv.cpp:30]   --->   Operation 910 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_35 : Operation 911 [1/2] (2.32ns)   --->   "%a_1_load_12 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 911 'load' 'a_1_load_12' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_35 : Operation 912 [1/1] (2.00ns)   --->   "br label %23" [final_project/matrix_conv.cpp:30]   --->   Operation 912 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_35 : Operation 913 [1/2] (2.32ns)   --->   "%a_0_load_6 = load i8* %a_0_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 913 'load' 'a_0_load_6' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_35 : Operation 914 [1/1] (2.00ns)   --->   "br label %23" [final_project/matrix_conv.cpp:30]   --->   Operation 914 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_35 : Operation 915 [1/2] (2.32ns)   --->   "%a_7_load_18 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 915 'load' 'a_7_load_18' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_35 : Operation 916 [1/1] (2.00ns)   --->   "br label %23" [final_project/matrix_conv.cpp:30]   --->   Operation 916 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_35 : Operation 917 [1/1] (0.00ns)   --->   "%a_load_2_0_0_phi = phi i8 [ %a_0_load_6, %branch660 ], [ %a_1_load_12, %branch661 ], [ %a_2_load_18, %branch662 ], [ %a_3_load_18, %branch663 ], [ %a_4_load_18, %branch664 ], [ %a_5_load_18, %branch665 ], [ %a_6_load_18, %branch666 ], [ %a_7_load_18, %branch667 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 917 'phi' 'a_load_2_0_0_phi' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_2 = sext i8 %a_load_2_0_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 918 'sext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 919 [1/1] (4.17ns)   --->   "%tmp_7_2 = mul i16 %tmp_2, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 919 'mul' 'tmp_7_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 920 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch527 [
    i4 0, label %branch520
    i4 1, label %branch521
    i4 2, label %branch522
    i4 3, label %branch523
    i4 4, label %branch524
    i4 5, label %branch525
    i4 6, label %branch526
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 920 'switch' <Predicate = true> <Delay = 1.36>
ST_35 : Operation 921 [2/2] (2.32ns)   --->   "%a_6_load_19 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 921 'load' 'a_6_load_19' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_35 : Operation 922 [2/2] (2.32ns)   --->   "%a_5_load_19 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 922 'load' 'a_5_load_19' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_35 : Operation 923 [2/2] (2.32ns)   --->   "%a_4_load_19 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 923 'load' 'a_4_load_19' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_35 : Operation 924 [2/2] (2.32ns)   --->   "%a_3_load_19 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 924 'load' 'a_3_load_19' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_35 : Operation 925 [2/2] (2.32ns)   --->   "%a_2_load_19 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 925 'load' 'a_2_load_19' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_35 : Operation 926 [2/2] (2.32ns)   --->   "%a_1_load_13 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 926 'load' 'a_1_load_13' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_35 : Operation 927 [2/2] (2.32ns)   --->   "%a_0_load_7 = load i8* %a_0_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 927 'load' 'a_0_load_7' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_35 : Operation 928 [2/2] (2.32ns)   --->   "%a_7_load_19 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 928 'load' 'a_7_load_19' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 36 <SV = 35> <Delay = 8.49>
ST_36 : Operation 929 [1/2] (2.32ns)   --->   "%a_6_load_19 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 929 'load' 'a_6_load_19' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_36 : Operation 930 [1/1] (2.00ns)   --->   "br label %24" [final_project/matrix_conv.cpp:30]   --->   Operation 930 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_36 : Operation 931 [1/2] (2.32ns)   --->   "%a_5_load_19 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 931 'load' 'a_5_load_19' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_36 : Operation 932 [1/1] (2.00ns)   --->   "br label %24" [final_project/matrix_conv.cpp:30]   --->   Operation 932 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_36 : Operation 933 [1/2] (2.32ns)   --->   "%a_4_load_19 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 933 'load' 'a_4_load_19' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_36 : Operation 934 [1/1] (2.00ns)   --->   "br label %24" [final_project/matrix_conv.cpp:30]   --->   Operation 934 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_36 : Operation 935 [1/2] (2.32ns)   --->   "%a_3_load_19 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 935 'load' 'a_3_load_19' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_36 : Operation 936 [1/1] (2.00ns)   --->   "br label %24" [final_project/matrix_conv.cpp:30]   --->   Operation 936 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_36 : Operation 937 [1/2] (2.32ns)   --->   "%a_2_load_19 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 937 'load' 'a_2_load_19' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_36 : Operation 938 [1/1] (2.00ns)   --->   "br label %24" [final_project/matrix_conv.cpp:30]   --->   Operation 938 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_36 : Operation 939 [1/2] (2.32ns)   --->   "%a_1_load_13 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 939 'load' 'a_1_load_13' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_36 : Operation 940 [1/1] (2.00ns)   --->   "br label %24" [final_project/matrix_conv.cpp:30]   --->   Operation 940 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_36 : Operation 941 [1/2] (2.32ns)   --->   "%a_0_load_7 = load i8* %a_0_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 941 'load' 'a_0_load_7' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_36 : Operation 942 [1/1] (2.00ns)   --->   "br label %24" [final_project/matrix_conv.cpp:30]   --->   Operation 942 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_36 : Operation 943 [1/2] (2.32ns)   --->   "%a_7_load_19 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 943 'load' 'a_7_load_19' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_36 : Operation 944 [1/1] (2.00ns)   --->   "br label %24" [final_project/matrix_conv.cpp:30]   --->   Operation 944 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_36 : Operation 945 [1/1] (0.00ns)   --->   "%a_load_2_0_1_phi = phi i8 [ %a_0_load_7, %branch520 ], [ %a_1_load_13, %branch521 ], [ %a_2_load_19, %branch522 ], [ %a_3_load_19, %branch523 ], [ %a_4_load_19, %branch524 ], [ %a_5_load_19, %branch525 ], [ %a_6_load_19, %branch526 ], [ %a_7_load_19, %branch527 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 945 'phi' 'a_load_2_0_1_phi' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_2_0_1 = sext i8 %a_load_2_0_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 946 'sext' 'tmp_2_0_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 947 [1/1] (4.17ns)   --->   "%tmp_7_2_0_1 = mul i16 %tmp_2_0_1, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 947 'mul' 'tmp_7_2_0_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 948 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch447 [
    i4 0, label %branch440
    i4 1, label %branch441
    i4 2, label %branch442
    i4 3, label %branch443
    i4 4, label %branch444
    i4 5, label %branch445
    i4 6, label %branch446
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 948 'switch' <Predicate = true> <Delay = 1.36>
ST_36 : Operation 949 [2/2] (2.32ns)   --->   "%a_6_load_20 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 949 'load' 'a_6_load_20' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_36 : Operation 950 [2/2] (2.32ns)   --->   "%a_5_load_20 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 950 'load' 'a_5_load_20' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_36 : Operation 951 [2/2] (2.32ns)   --->   "%a_4_load_20 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 951 'load' 'a_4_load_20' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_36 : Operation 952 [2/2] (2.32ns)   --->   "%a_3_load_20 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 952 'load' 'a_3_load_20' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_36 : Operation 953 [2/2] (2.32ns)   --->   "%a_2_load_20 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 953 'load' 'a_2_load_20' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_36 : Operation 954 [2/2] (2.32ns)   --->   "%a_1_load_14 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 954 'load' 'a_1_load_14' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_36 : Operation 955 [2/2] (2.32ns)   --->   "%a_0_load_8 = load i8* %a_0_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 955 'load' 'a_0_load_8' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_36 : Operation 956 [2/2] (2.32ns)   --->   "%a_7_load_20 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 956 'load' 'a_7_load_20' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 37 <SV = 36> <Delay = 8.49>
ST_37 : Operation 957 [1/2] (2.32ns)   --->   "%a_6_load_20 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 957 'load' 'a_6_load_20' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_37 : Operation 958 [1/1] (2.00ns)   --->   "br label %25" [final_project/matrix_conv.cpp:30]   --->   Operation 958 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_37 : Operation 959 [1/2] (2.32ns)   --->   "%a_5_load_20 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 959 'load' 'a_5_load_20' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_37 : Operation 960 [1/1] (2.00ns)   --->   "br label %25" [final_project/matrix_conv.cpp:30]   --->   Operation 960 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_37 : Operation 961 [1/2] (2.32ns)   --->   "%a_4_load_20 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 961 'load' 'a_4_load_20' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_37 : Operation 962 [1/1] (2.00ns)   --->   "br label %25" [final_project/matrix_conv.cpp:30]   --->   Operation 962 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_37 : Operation 963 [1/2] (2.32ns)   --->   "%a_3_load_20 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 963 'load' 'a_3_load_20' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_37 : Operation 964 [1/1] (2.00ns)   --->   "br label %25" [final_project/matrix_conv.cpp:30]   --->   Operation 964 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_37 : Operation 965 [1/2] (2.32ns)   --->   "%a_2_load_20 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 965 'load' 'a_2_load_20' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_37 : Operation 966 [1/1] (2.00ns)   --->   "br label %25" [final_project/matrix_conv.cpp:30]   --->   Operation 966 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_37 : Operation 967 [1/2] (2.32ns)   --->   "%a_1_load_14 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 967 'load' 'a_1_load_14' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_37 : Operation 968 [1/1] (2.00ns)   --->   "br label %25" [final_project/matrix_conv.cpp:30]   --->   Operation 968 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_37 : Operation 969 [1/2] (2.32ns)   --->   "%a_0_load_8 = load i8* %a_0_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 969 'load' 'a_0_load_8' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_37 : Operation 970 [1/1] (2.00ns)   --->   "br label %25" [final_project/matrix_conv.cpp:30]   --->   Operation 970 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_37 : Operation 971 [1/2] (2.32ns)   --->   "%a_7_load_20 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 971 'load' 'a_7_load_20' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_37 : Operation 972 [1/1] (2.00ns)   --->   "br label %25" [final_project/matrix_conv.cpp:30]   --->   Operation 972 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_37 : Operation 973 [1/1] (0.00ns)   --->   "%a_load_2_0_2_phi = phi i8 [ %a_0_load_8, %branch440 ], [ %a_1_load_14, %branch441 ], [ %a_2_load_20, %branch442 ], [ %a_3_load_20, %branch443 ], [ %a_4_load_20, %branch444 ], [ %a_5_load_20, %branch445 ], [ %a_6_load_20, %branch446 ], [ %a_7_load_20, %branch447 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 973 'phi' 'a_load_2_0_2_phi' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 974 [1/1] (0.00ns)   --->   "%tmp_2_0_2 = sext i8 %a_load_2_0_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 974 'sext' 'tmp_2_0_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 975 [1/1] (4.17ns)   --->   "%tmp_7_2_0_2 = mul i16 %tmp_2_0_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 975 'mul' 'tmp_7_2_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 976 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch608 [
    i4 0, label %branch601
    i4 1, label %branch602
    i4 2, label %branch603
    i4 3, label %branch604
    i4 4, label %branch605
    i4 5, label %branch606
    i4 6, label %branch607
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 976 'switch' <Predicate = true> <Delay = 1.36>
ST_37 : Operation 977 [2/2] (2.32ns)   --->   "%a_7_load_21 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 977 'load' 'a_7_load_21' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_37 : Operation 978 [2/2] (2.32ns)   --->   "%a_6_load_21 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 978 'load' 'a_6_load_21' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_37 : Operation 979 [2/2] (2.32ns)   --->   "%a_5_load_21 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 979 'load' 'a_5_load_21' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_37 : Operation 980 [2/2] (2.32ns)   --->   "%a_4_load_21 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 980 'load' 'a_4_load_21' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_37 : Operation 981 [2/2] (2.32ns)   --->   "%a_3_load_21 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 981 'load' 'a_3_load_21' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_37 : Operation 982 [2/2] (2.32ns)   --->   "%a_2_load_21 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 982 'load' 'a_2_load_21' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_37 : Operation 983 [2/2] (2.32ns)   --->   "%a_1_load_15 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 983 'load' 'a_1_load_15' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_37 : Operation 984 [2/2] (2.32ns)   --->   "%a_8_load_12 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 984 'load' 'a_8_load_12' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 38 <SV = 37> <Delay = 8.49>
ST_38 : Operation 985 [1/2] (2.32ns)   --->   "%a_7_load_21 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 985 'load' 'a_7_load_21' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_38 : Operation 986 [1/1] (2.00ns)   --->   "br label %26" [final_project/matrix_conv.cpp:30]   --->   Operation 986 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_38 : Operation 987 [1/2] (2.32ns)   --->   "%a_6_load_21 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 987 'load' 'a_6_load_21' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_38 : Operation 988 [1/1] (2.00ns)   --->   "br label %26" [final_project/matrix_conv.cpp:30]   --->   Operation 988 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_38 : Operation 989 [1/2] (2.32ns)   --->   "%a_5_load_21 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 989 'load' 'a_5_load_21' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_38 : Operation 990 [1/1] (2.00ns)   --->   "br label %26" [final_project/matrix_conv.cpp:30]   --->   Operation 990 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_38 : Operation 991 [1/2] (2.32ns)   --->   "%a_4_load_21 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 991 'load' 'a_4_load_21' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_38 : Operation 992 [1/1] (2.00ns)   --->   "br label %26" [final_project/matrix_conv.cpp:30]   --->   Operation 992 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_38 : Operation 993 [1/2] (2.32ns)   --->   "%a_3_load_21 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 993 'load' 'a_3_load_21' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_38 : Operation 994 [1/1] (2.00ns)   --->   "br label %26" [final_project/matrix_conv.cpp:30]   --->   Operation 994 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_38 : Operation 995 [1/2] (2.32ns)   --->   "%a_2_load_21 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 995 'load' 'a_2_load_21' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_38 : Operation 996 [1/1] (2.00ns)   --->   "br label %26" [final_project/matrix_conv.cpp:30]   --->   Operation 996 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_38 : Operation 997 [1/2] (2.32ns)   --->   "%a_1_load_15 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 997 'load' 'a_1_load_15' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_38 : Operation 998 [1/1] (2.00ns)   --->   "br label %26" [final_project/matrix_conv.cpp:30]   --->   Operation 998 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_38 : Operation 999 [1/2] (2.32ns)   --->   "%a_8_load_12 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 999 'load' 'a_8_load_12' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_38 : Operation 1000 [1/1] (2.00ns)   --->   "br label %26" [final_project/matrix_conv.cpp:30]   --->   Operation 1000 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_38 : Operation 1001 [1/1] (0.00ns)   --->   "%a_load_2_1_0_phi = phi i8 [ %a_1_load_15, %branch601 ], [ %a_2_load_21, %branch602 ], [ %a_3_load_21, %branch603 ], [ %a_4_load_21, %branch604 ], [ %a_5_load_21, %branch605 ], [ %a_6_load_21, %branch606 ], [ %a_7_load_21, %branch607 ], [ %a_8_load_12, %branch608 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1001 'phi' 'a_load_2_1_0_phi' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_2_1 = sext i8 %a_load_2_1_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1002 'sext' 'tmp_2_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1003 [1/1] (4.17ns)   --->   "%tmp_7_2_1 = mul i16 %tmp_2_1, %tmp_3_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1003 'mul' 'tmp_7_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1004 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch498 [
    i4 0, label %branch491
    i4 1, label %branch492
    i4 2, label %branch493
    i4 3, label %branch494
    i4 4, label %branch495
    i4 5, label %branch496
    i4 6, label %branch497
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1004 'switch' <Predicate = true> <Delay = 1.36>
ST_38 : Operation 1005 [2/2] (2.32ns)   --->   "%a_7_load_22 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1005 'load' 'a_7_load_22' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_38 : Operation 1006 [2/2] (2.32ns)   --->   "%a_6_load_22 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1006 'load' 'a_6_load_22' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_38 : Operation 1007 [2/2] (2.32ns)   --->   "%a_5_load_22 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1007 'load' 'a_5_load_22' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_38 : Operation 1008 [2/2] (2.32ns)   --->   "%a_4_load_22 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1008 'load' 'a_4_load_22' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_38 : Operation 1009 [2/2] (2.32ns)   --->   "%a_3_load_22 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1009 'load' 'a_3_load_22' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_38 : Operation 1010 [2/2] (2.32ns)   --->   "%a_2_load_22 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1010 'load' 'a_2_load_22' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_38 : Operation 1011 [2/2] (2.32ns)   --->   "%a_1_load_16 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1011 'load' 'a_1_load_16' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_38 : Operation 1012 [2/2] (2.32ns)   --->   "%a_8_load_13 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1012 'load' 'a_8_load_13' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 39 <SV = 38> <Delay = 8.49>
ST_39 : Operation 1013 [1/2] (2.32ns)   --->   "%a_7_load_22 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1013 'load' 'a_7_load_22' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_39 : Operation 1014 [1/1] (2.00ns)   --->   "br label %27" [final_project/matrix_conv.cpp:30]   --->   Operation 1014 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_39 : Operation 1015 [1/2] (2.32ns)   --->   "%a_6_load_22 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1015 'load' 'a_6_load_22' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_39 : Operation 1016 [1/1] (2.00ns)   --->   "br label %27" [final_project/matrix_conv.cpp:30]   --->   Operation 1016 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_39 : Operation 1017 [1/2] (2.32ns)   --->   "%a_5_load_22 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1017 'load' 'a_5_load_22' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_39 : Operation 1018 [1/1] (2.00ns)   --->   "br label %27" [final_project/matrix_conv.cpp:30]   --->   Operation 1018 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_39 : Operation 1019 [1/2] (2.32ns)   --->   "%a_4_load_22 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1019 'load' 'a_4_load_22' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_39 : Operation 1020 [1/1] (2.00ns)   --->   "br label %27" [final_project/matrix_conv.cpp:30]   --->   Operation 1020 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_39 : Operation 1021 [1/2] (2.32ns)   --->   "%a_3_load_22 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1021 'load' 'a_3_load_22' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_39 : Operation 1022 [1/1] (2.00ns)   --->   "br label %27" [final_project/matrix_conv.cpp:30]   --->   Operation 1022 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_39 : Operation 1023 [1/2] (2.32ns)   --->   "%a_2_load_22 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1023 'load' 'a_2_load_22' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_39 : Operation 1024 [1/1] (2.00ns)   --->   "br label %27" [final_project/matrix_conv.cpp:30]   --->   Operation 1024 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_39 : Operation 1025 [1/2] (2.32ns)   --->   "%a_1_load_16 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1025 'load' 'a_1_load_16' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_39 : Operation 1026 [1/1] (2.00ns)   --->   "br label %27" [final_project/matrix_conv.cpp:30]   --->   Operation 1026 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_39 : Operation 1027 [1/2] (2.32ns)   --->   "%a_8_load_13 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1027 'load' 'a_8_load_13' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_39 : Operation 1028 [1/1] (2.00ns)   --->   "br label %27" [final_project/matrix_conv.cpp:30]   --->   Operation 1028 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_39 : Operation 1029 [1/1] (0.00ns)   --->   "%a_load_2_1_1_phi = phi i8 [ %a_1_load_16, %branch491 ], [ %a_2_load_22, %branch492 ], [ %a_3_load_22, %branch493 ], [ %a_4_load_22, %branch494 ], [ %a_5_load_22, %branch495 ], [ %a_6_load_22, %branch496 ], [ %a_7_load_22, %branch497 ], [ %a_8_load_13, %branch498 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1029 'phi' 'a_load_2_1_1_phi' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp_2_1_1 = sext i8 %a_load_2_1_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1030 'sext' 'tmp_2_1_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1031 [1/1] (4.17ns)   --->   "%tmp_7_2_1_1 = mul i16 %tmp_2_1_1, %tmp_3_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1031 'mul' 'tmp_7_2_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1032 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch418 [
    i4 0, label %branch411
    i4 1, label %branch412
    i4 2, label %branch413
    i4 3, label %branch414
    i4 4, label %branch415
    i4 5, label %branch416
    i4 6, label %branch417
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1032 'switch' <Predicate = true> <Delay = 1.36>
ST_39 : Operation 1033 [2/2] (2.32ns)   --->   "%a_7_load_23 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1033 'load' 'a_7_load_23' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_39 : Operation 1034 [2/2] (2.32ns)   --->   "%a_6_load_23 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1034 'load' 'a_6_load_23' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_39 : Operation 1035 [2/2] (2.32ns)   --->   "%a_5_load_23 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1035 'load' 'a_5_load_23' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_39 : Operation 1036 [2/2] (2.32ns)   --->   "%a_4_load_23 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1036 'load' 'a_4_load_23' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_39 : Operation 1037 [2/2] (2.32ns)   --->   "%a_3_load_23 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1037 'load' 'a_3_load_23' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_39 : Operation 1038 [2/2] (2.32ns)   --->   "%a_2_load_23 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1038 'load' 'a_2_load_23' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_39 : Operation 1039 [2/2] (2.32ns)   --->   "%a_1_load_17 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1039 'load' 'a_1_load_17' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_39 : Operation 1040 [2/2] (2.32ns)   --->   "%a_8_load_14 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1040 'load' 'a_8_load_14' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 40 <SV = 39> <Delay = 8.49>
ST_40 : Operation 1041 [1/2] (2.32ns)   --->   "%a_7_load_23 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1041 'load' 'a_7_load_23' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_40 : Operation 1042 [1/1] (2.00ns)   --->   "br label %28" [final_project/matrix_conv.cpp:30]   --->   Operation 1042 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_40 : Operation 1043 [1/2] (2.32ns)   --->   "%a_6_load_23 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1043 'load' 'a_6_load_23' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_40 : Operation 1044 [1/1] (2.00ns)   --->   "br label %28" [final_project/matrix_conv.cpp:30]   --->   Operation 1044 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_40 : Operation 1045 [1/2] (2.32ns)   --->   "%a_5_load_23 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1045 'load' 'a_5_load_23' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_40 : Operation 1046 [1/1] (2.00ns)   --->   "br label %28" [final_project/matrix_conv.cpp:30]   --->   Operation 1046 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_40 : Operation 1047 [1/2] (2.32ns)   --->   "%a_4_load_23 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1047 'load' 'a_4_load_23' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_40 : Operation 1048 [1/1] (2.00ns)   --->   "br label %28" [final_project/matrix_conv.cpp:30]   --->   Operation 1048 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_40 : Operation 1049 [1/2] (2.32ns)   --->   "%a_3_load_23 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1049 'load' 'a_3_load_23' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_40 : Operation 1050 [1/1] (2.00ns)   --->   "br label %28" [final_project/matrix_conv.cpp:30]   --->   Operation 1050 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_40 : Operation 1051 [1/2] (2.32ns)   --->   "%a_2_load_23 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1051 'load' 'a_2_load_23' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_40 : Operation 1052 [1/1] (2.00ns)   --->   "br label %28" [final_project/matrix_conv.cpp:30]   --->   Operation 1052 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_40 : Operation 1053 [1/2] (2.32ns)   --->   "%a_1_load_17 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1053 'load' 'a_1_load_17' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_40 : Operation 1054 [1/1] (2.00ns)   --->   "br label %28" [final_project/matrix_conv.cpp:30]   --->   Operation 1054 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_40 : Operation 1055 [1/2] (2.32ns)   --->   "%a_8_load_14 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1055 'load' 'a_8_load_14' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_40 : Operation 1056 [1/1] (2.00ns)   --->   "br label %28" [final_project/matrix_conv.cpp:30]   --->   Operation 1056 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_40 : Operation 1057 [1/1] (0.00ns)   --->   "%a_load_2_1_2_phi = phi i8 [ %a_1_load_17, %branch411 ], [ %a_2_load_23, %branch412 ], [ %a_3_load_23, %branch413 ], [ %a_4_load_23, %branch414 ], [ %a_5_load_23, %branch415 ], [ %a_6_load_23, %branch416 ], [ %a_7_load_23, %branch417 ], [ %a_8_load_14, %branch418 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1057 'phi' 'a_load_2_1_2_phi' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp_2_1_2 = sext i8 %a_load_2_1_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1058 'sext' 'tmp_2_1_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1059 [1/1] (4.17ns)   --->   "%tmp_7_2_1_2 = mul i16 %tmp_2_1_2, %tmp_3_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1059 'mul' 'tmp_7_2_1_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1060 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch549 [
    i4 0, label %branch542
    i4 1, label %branch543
    i4 2, label %branch544
    i4 3, label %branch545
    i4 4, label %branch546
    i4 5, label %branch547
    i4 6, label %branch548
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1060 'switch' <Predicate = true> <Delay = 1.36>
ST_40 : Operation 1061 [2/2] (2.32ns)   --->   "%a_8_load_15 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1061 'load' 'a_8_load_15' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_40 : Operation 1062 [2/2] (2.32ns)   --->   "%a_7_load_24 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1062 'load' 'a_7_load_24' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_40 : Operation 1063 [2/2] (2.32ns)   --->   "%a_6_load_24 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1063 'load' 'a_6_load_24' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_40 : Operation 1064 [2/2] (2.32ns)   --->   "%a_5_load_24 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1064 'load' 'a_5_load_24' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_40 : Operation 1065 [2/2] (2.32ns)   --->   "%a_4_load_24 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1065 'load' 'a_4_load_24' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_40 : Operation 1066 [2/2] (2.32ns)   --->   "%a_3_load_24 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1066 'load' 'a_3_load_24' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_40 : Operation 1067 [2/2] (2.32ns)   --->   "%a_2_load_24 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1067 'load' 'a_2_load_24' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_40 : Operation 1068 [2/2] (2.32ns)   --->   "%a_9_load_6 = load i8* %a_9_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1068 'load' 'a_9_load_6' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 41 <SV = 40> <Delay = 8.49>
ST_41 : Operation 1069 [1/2] (2.32ns)   --->   "%a_8_load_15 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1069 'load' 'a_8_load_15' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_41 : Operation 1070 [1/1] (2.00ns)   --->   "br label %29" [final_project/matrix_conv.cpp:30]   --->   Operation 1070 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_41 : Operation 1071 [1/2] (2.32ns)   --->   "%a_7_load_24 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1071 'load' 'a_7_load_24' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_41 : Operation 1072 [1/1] (2.00ns)   --->   "br label %29" [final_project/matrix_conv.cpp:30]   --->   Operation 1072 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_41 : Operation 1073 [1/2] (2.32ns)   --->   "%a_6_load_24 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1073 'load' 'a_6_load_24' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_41 : Operation 1074 [1/1] (2.00ns)   --->   "br label %29" [final_project/matrix_conv.cpp:30]   --->   Operation 1074 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_41 : Operation 1075 [1/2] (2.32ns)   --->   "%a_5_load_24 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1075 'load' 'a_5_load_24' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_41 : Operation 1076 [1/1] (2.00ns)   --->   "br label %29" [final_project/matrix_conv.cpp:30]   --->   Operation 1076 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_41 : Operation 1077 [1/2] (2.32ns)   --->   "%a_4_load_24 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1077 'load' 'a_4_load_24' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_41 : Operation 1078 [1/1] (2.00ns)   --->   "br label %29" [final_project/matrix_conv.cpp:30]   --->   Operation 1078 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_41 : Operation 1079 [1/2] (2.32ns)   --->   "%a_3_load_24 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1079 'load' 'a_3_load_24' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_41 : Operation 1080 [1/1] (2.00ns)   --->   "br label %29" [final_project/matrix_conv.cpp:30]   --->   Operation 1080 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_41 : Operation 1081 [1/2] (2.32ns)   --->   "%a_2_load_24 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1081 'load' 'a_2_load_24' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_41 : Operation 1082 [1/1] (2.00ns)   --->   "br label %29" [final_project/matrix_conv.cpp:30]   --->   Operation 1082 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_41 : Operation 1083 [1/2] (2.32ns)   --->   "%a_9_load_6 = load i8* %a_9_addr_2, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1083 'load' 'a_9_load_6' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_41 : Operation 1084 [1/1] (2.00ns)   --->   "br label %29" [final_project/matrix_conv.cpp:30]   --->   Operation 1084 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_41 : Operation 1085 [1/1] (0.00ns)   --->   "%a_load_2_2_0_phi = phi i8 [ %a_2_load_24, %branch542 ], [ %a_3_load_24, %branch543 ], [ %a_4_load_24, %branch544 ], [ %a_5_load_24, %branch545 ], [ %a_6_load_24, %branch546 ], [ %a_7_load_24, %branch547 ], [ %a_8_load_15, %branch548 ], [ %a_9_load_6, %branch549 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1085 'phi' 'a_load_2_2_0_phi' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1086 [1/1] (0.00ns)   --->   "%tmp_2_2 = sext i8 %a_load_2_2_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1086 'sext' 'tmp_2_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1087 [1/1] (4.17ns)   --->   "%tmp_7_2_2 = mul i16 %tmp_2_2, %tmp_3_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1087 'mul' 'tmp_7_2_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1088 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch469 [
    i4 0, label %branch462
    i4 1, label %branch463
    i4 2, label %branch464
    i4 3, label %branch465
    i4 4, label %branch466
    i4 5, label %branch467
    i4 6, label %branch468
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1088 'switch' <Predicate = true> <Delay = 1.36>
ST_41 : Operation 1089 [2/2] (2.32ns)   --->   "%a_8_load_16 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1089 'load' 'a_8_load_16' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_41 : Operation 1090 [2/2] (2.32ns)   --->   "%a_7_load_25 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1090 'load' 'a_7_load_25' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_41 : Operation 1091 [2/2] (2.32ns)   --->   "%a_6_load_25 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1091 'load' 'a_6_load_25' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_41 : Operation 1092 [2/2] (2.32ns)   --->   "%a_5_load_25 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1092 'load' 'a_5_load_25' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_41 : Operation 1093 [2/2] (2.32ns)   --->   "%a_4_load_25 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1093 'load' 'a_4_load_25' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_41 : Operation 1094 [2/2] (2.32ns)   --->   "%a_3_load_25 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1094 'load' 'a_3_load_25' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_41 : Operation 1095 [2/2] (2.32ns)   --->   "%a_2_load_25 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1095 'load' 'a_2_load_25' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_41 : Operation 1096 [2/2] (2.32ns)   --->   "%a_9_load_7 = load i8* %a_9_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1096 'load' 'a_9_load_7' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 42 <SV = 41> <Delay = 8.49>
ST_42 : Operation 1097 [1/2] (2.32ns)   --->   "%a_8_load_16 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1097 'load' 'a_8_load_16' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_42 : Operation 1098 [1/1] (2.00ns)   --->   "br label %30" [final_project/matrix_conv.cpp:30]   --->   Operation 1098 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_42 : Operation 1099 [1/2] (2.32ns)   --->   "%a_7_load_25 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1099 'load' 'a_7_load_25' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_42 : Operation 1100 [1/1] (2.00ns)   --->   "br label %30" [final_project/matrix_conv.cpp:30]   --->   Operation 1100 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_42 : Operation 1101 [1/2] (2.32ns)   --->   "%a_6_load_25 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1101 'load' 'a_6_load_25' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_42 : Operation 1102 [1/1] (2.00ns)   --->   "br label %30" [final_project/matrix_conv.cpp:30]   --->   Operation 1102 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_42 : Operation 1103 [1/2] (2.32ns)   --->   "%a_5_load_25 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1103 'load' 'a_5_load_25' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_42 : Operation 1104 [1/1] (2.00ns)   --->   "br label %30" [final_project/matrix_conv.cpp:30]   --->   Operation 1104 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_42 : Operation 1105 [1/2] (2.32ns)   --->   "%a_4_load_25 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1105 'load' 'a_4_load_25' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_42 : Operation 1106 [1/1] (2.00ns)   --->   "br label %30" [final_project/matrix_conv.cpp:30]   --->   Operation 1106 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_42 : Operation 1107 [1/2] (2.32ns)   --->   "%a_3_load_25 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1107 'load' 'a_3_load_25' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_42 : Operation 1108 [1/1] (2.00ns)   --->   "br label %30" [final_project/matrix_conv.cpp:30]   --->   Operation 1108 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_42 : Operation 1109 [1/2] (2.32ns)   --->   "%a_2_load_25 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1109 'load' 'a_2_load_25' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_42 : Operation 1110 [1/1] (2.00ns)   --->   "br label %30" [final_project/matrix_conv.cpp:30]   --->   Operation 1110 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_42 : Operation 1111 [1/2] (2.32ns)   --->   "%a_9_load_7 = load i8* %a_9_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1111 'load' 'a_9_load_7' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_42 : Operation 1112 [1/1] (2.00ns)   --->   "br label %30" [final_project/matrix_conv.cpp:30]   --->   Operation 1112 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_42 : Operation 1113 [1/1] (0.00ns)   --->   "%a_load_2_2_1_phi = phi i8 [ %a_2_load_25, %branch462 ], [ %a_3_load_25, %branch463 ], [ %a_4_load_25, %branch464 ], [ %a_5_load_25, %branch465 ], [ %a_6_load_25, %branch466 ], [ %a_7_load_25, %branch467 ], [ %a_8_load_16, %branch468 ], [ %a_9_load_7, %branch469 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1113 'phi' 'a_load_2_2_1_phi' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_2_2_1 = sext i8 %a_load_2_2_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1114 'sext' 'tmp_2_2_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1115 [1/1] (4.17ns)   --->   "%tmp_7_2_2_1 = mul i16 %tmp_2_2_1, %tmp_3_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1115 'mul' 'tmp_7_2_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1116 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch389 [
    i4 0, label %branch382
    i4 1, label %branch383
    i4 2, label %branch384
    i4 3, label %branch385
    i4 4, label %branch386
    i4 5, label %branch387
    i4 6, label %branch388
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1116 'switch' <Predicate = true> <Delay = 1.36>
ST_42 : Operation 1117 [2/2] (2.32ns)   --->   "%a_8_load_17 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1117 'load' 'a_8_load_17' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_42 : Operation 1118 [2/2] (2.32ns)   --->   "%a_7_load_26 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1118 'load' 'a_7_load_26' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_42 : Operation 1119 [2/2] (2.32ns)   --->   "%a_6_load_26 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1119 'load' 'a_6_load_26' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_42 : Operation 1120 [2/2] (2.32ns)   --->   "%a_5_load_26 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1120 'load' 'a_5_load_26' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_42 : Operation 1121 [2/2] (2.32ns)   --->   "%a_4_load_26 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1121 'load' 'a_4_load_26' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_42 : Operation 1122 [2/2] (2.32ns)   --->   "%a_3_load_26 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1122 'load' 'a_3_load_26' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_42 : Operation 1123 [2/2] (2.32ns)   --->   "%a_2_load_26 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1123 'load' 'a_2_load_26' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_42 : Operation 1124 [2/2] (2.32ns)   --->   "%a_9_load_8 = load i8* %a_9_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1124 'load' 'a_9_load_8' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 43 <SV = 42> <Delay = 2.32>
ST_43 : Operation 1125 [1/2] (2.32ns)   --->   "%a_8_load_17 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1125 'load' 'a_8_load_17' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_43 : Operation 1126 [1/1] (2.00ns)   --->   "br label %31" [final_project/matrix_conv.cpp:30]   --->   Operation 1126 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_43 : Operation 1127 [1/2] (2.32ns)   --->   "%a_7_load_26 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1127 'load' 'a_7_load_26' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_43 : Operation 1128 [1/1] (2.00ns)   --->   "br label %31" [final_project/matrix_conv.cpp:30]   --->   Operation 1128 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_43 : Operation 1129 [1/2] (2.32ns)   --->   "%a_6_load_26 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1129 'load' 'a_6_load_26' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_43 : Operation 1130 [1/1] (2.00ns)   --->   "br label %31" [final_project/matrix_conv.cpp:30]   --->   Operation 1130 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_43 : Operation 1131 [1/2] (2.32ns)   --->   "%a_5_load_26 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1131 'load' 'a_5_load_26' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_43 : Operation 1132 [1/1] (2.00ns)   --->   "br label %31" [final_project/matrix_conv.cpp:30]   --->   Operation 1132 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_43 : Operation 1133 [1/2] (2.32ns)   --->   "%a_4_load_26 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1133 'load' 'a_4_load_26' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_43 : Operation 1134 [1/1] (2.00ns)   --->   "br label %31" [final_project/matrix_conv.cpp:30]   --->   Operation 1134 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_43 : Operation 1135 [1/2] (2.32ns)   --->   "%a_3_load_26 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1135 'load' 'a_3_load_26' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_43 : Operation 1136 [1/1] (2.00ns)   --->   "br label %31" [final_project/matrix_conv.cpp:30]   --->   Operation 1136 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_43 : Operation 1137 [1/2] (2.32ns)   --->   "%a_2_load_26 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1137 'load' 'a_2_load_26' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_43 : Operation 1138 [1/1] (2.00ns)   --->   "br label %31" [final_project/matrix_conv.cpp:30]   --->   Operation 1138 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_43 : Operation 1139 [1/2] (2.32ns)   --->   "%a_9_load_8 = load i8* %a_9_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1139 'load' 'a_9_load_8' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_43 : Operation 1140 [1/1] (2.00ns)   --->   "br label %31" [final_project/matrix_conv.cpp:30]   --->   Operation 1140 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>

State 44 <SV = 43> <Delay = 8.45>
ST_44 : Operation 1141 [1/1] (0.00ns)   --->   "%a_load_2_2_2_phi = phi i8 [ %a_2_load_26, %branch382 ], [ %a_3_load_26, %branch383 ], [ %a_4_load_26, %branch384 ], [ %a_5_load_26, %branch385 ], [ %a_6_load_26, %branch386 ], [ %a_7_load_26, %branch387 ], [ %a_8_load_17, %branch388 ], [ %a_9_load_8, %branch389 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1141 'phi' 'a_load_2_2_2_phi' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_2_2_2 = sext i8 %a_load_2_2_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1142 'sext' 'tmp_2_2_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1143 [1/1] (3.36ns) (grouped into DSP with root node tmp18)   --->   "%tmp_7_2_2_2 = mul i16 %tmp_2_2_2, %tmp_3_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1143 'mul' 'tmp_7_2_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1144 [1/1] (2.07ns)   --->   "%tmp14 = add i16 %tmp_7_2_2, %tmp_7_2_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1144 'add' 'tmp14' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1145 [1/1] (2.07ns)   --->   "%tmp15 = add i16 %tmp_7_2_1_2, %tmp_7_2_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1145 'add' 'tmp15' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1146 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp18 = add i16 %tmp_7_2_0_2, %tmp_7_2_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1146 'add' 'tmp18' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1147 [1/1] (2.07ns)   --->   "%tmp19 = add i16 %tmp18, %tmp_7_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1147 'add' 'tmp19' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.80>
ST_45 : Operation 1148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp16 = add i16 %tmp15, %tmp14" [final_project/matrix_conv.cpp:30]   --->   Operation 1148 'add' 'tmp16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp17 = add i16 %tmp_7_2_0_1, %tmp_7_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1149 'add' 'tmp17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1150 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp20 = add i16 %tmp19, %tmp17" [final_project/matrix_conv.cpp:30]   --->   Operation 1150 'add' 'tmp20' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1151 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_2_2_2 = add i16 %tmp20, %tmp16" [final_project/matrix_conv.cpp:30]   --->   Operation 1151 'add' 'sum_2_2_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1152 [1/1] (1.36ns)   --->   "switch i3 %tmp_1, label %branch47219 [
    i3 0, label %branch40212
    i3 1, label %branch41213
    i3 2, label %branch42214
    i3 3, label %branch43215
    i3 -4, label %branch44216
    i3 -3, label %branch45217
    i3 -2, label %branch46218
  ]" [final_project/matrix_conv.cpp:33]   --->   Operation 1152 'switch' <Predicate = true> <Delay = 1.36>

State 46 <SV = 45> <Delay = 2.32>
ST_46 : Operation 1153 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_2_2, i16* %res_6_addr_2, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1153 'store' <Predicate = (tmp_1 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_46 : Operation 1154 [1/1] (0.00ns)   --->   "br label %32" [final_project/matrix_conv.cpp:33]   --->   Operation 1154 'br' <Predicate = (tmp_1 == 6)> <Delay = 0.00>
ST_46 : Operation 1155 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_2_2, i16* %res_5_addr_2, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1155 'store' <Predicate = (tmp_1 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_46 : Operation 1156 [1/1] (0.00ns)   --->   "br label %32" [final_project/matrix_conv.cpp:33]   --->   Operation 1156 'br' <Predicate = (tmp_1 == 5)> <Delay = 0.00>
ST_46 : Operation 1157 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_2_2, i16* %res_4_addr_2, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1157 'store' <Predicate = (tmp_1 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_46 : Operation 1158 [1/1] (0.00ns)   --->   "br label %32" [final_project/matrix_conv.cpp:33]   --->   Operation 1158 'br' <Predicate = (tmp_1 == 4)> <Delay = 0.00>
ST_46 : Operation 1159 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_2_2, i16* %res_3_addr_2, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1159 'store' <Predicate = (tmp_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_46 : Operation 1160 [1/1] (0.00ns)   --->   "br label %32" [final_project/matrix_conv.cpp:33]   --->   Operation 1160 'br' <Predicate = (tmp_1 == 3)> <Delay = 0.00>
ST_46 : Operation 1161 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_2_2, i16* %res_2_addr_2, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1161 'store' <Predicate = (tmp_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_46 : Operation 1162 [1/1] (0.00ns)   --->   "br label %32" [final_project/matrix_conv.cpp:33]   --->   Operation 1162 'br' <Predicate = (tmp_1 == 2)> <Delay = 0.00>
ST_46 : Operation 1163 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_2_2, i16* %res_1_addr_2, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1163 'store' <Predicate = (tmp_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_46 : Operation 1164 [1/1] (0.00ns)   --->   "br label %32" [final_project/matrix_conv.cpp:33]   --->   Operation 1164 'br' <Predicate = (tmp_1 == 1)> <Delay = 0.00>
ST_46 : Operation 1165 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_2_2, i16* %res_0_addr_2, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1165 'store' <Predicate = (tmp_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_46 : Operation 1166 [1/1] (0.00ns)   --->   "br label %32" [final_project/matrix_conv.cpp:33]   --->   Operation 1166 'br' <Predicate = (tmp_1 == 0)> <Delay = 0.00>
ST_46 : Operation 1167 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_2_2, i16* %res_7_addr_2, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1167 'store' <Predicate = (tmp_1 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_46 : Operation 1168 [1/1] (0.00ns)   --->   "br label %32" [final_project/matrix_conv.cpp:33]   --->   Operation 1168 'br' <Predicate = (tmp_1 == 7)> <Delay = 0.00>
ST_46 : Operation 1169 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch517 [
    i4 0, label %branch510
    i4 1, label %branch511
    i4 2, label %branch512
    i4 3, label %branch513
    i4 4, label %branch514
    i4 5, label %branch515
    i4 6, label %branch516
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1169 'switch' <Predicate = true> <Delay = 1.36>
ST_46 : Operation 1170 [2/2] (2.32ns)   --->   "%a_6_load_27 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1170 'load' 'a_6_load_27' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_46 : Operation 1171 [2/2] (2.32ns)   --->   "%a_5_load_27 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1171 'load' 'a_5_load_27' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_46 : Operation 1172 [2/2] (2.32ns)   --->   "%a_4_load_27 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1172 'load' 'a_4_load_27' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_46 : Operation 1173 [2/2] (2.32ns)   --->   "%a_3_load_27 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1173 'load' 'a_3_load_27' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_46 : Operation 1174 [2/2] (2.32ns)   --->   "%a_2_load_27 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1174 'load' 'a_2_load_27' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_46 : Operation 1175 [2/2] (2.32ns)   --->   "%a_1_load_18 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1175 'load' 'a_1_load_18' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_46 : Operation 1176 [2/2] (2.32ns)   --->   "%a_0_load_9 = load i8* %a_0_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1176 'load' 'a_0_load_9' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_46 : Operation 1177 [2/2] (2.32ns)   --->   "%a_7_load_27 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1177 'load' 'a_7_load_27' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 47 <SV = 46> <Delay = 8.49>
ST_47 : Operation 1178 [1/2] (2.32ns)   --->   "%a_6_load_27 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1178 'load' 'a_6_load_27' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_47 : Operation 1179 [1/1] (2.00ns)   --->   "br label %33" [final_project/matrix_conv.cpp:30]   --->   Operation 1179 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_47 : Operation 1180 [1/2] (2.32ns)   --->   "%a_5_load_27 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1180 'load' 'a_5_load_27' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_47 : Operation 1181 [1/1] (2.00ns)   --->   "br label %33" [final_project/matrix_conv.cpp:30]   --->   Operation 1181 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_47 : Operation 1182 [1/2] (2.32ns)   --->   "%a_4_load_27 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1182 'load' 'a_4_load_27' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_47 : Operation 1183 [1/1] (2.00ns)   --->   "br label %33" [final_project/matrix_conv.cpp:30]   --->   Operation 1183 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_47 : Operation 1184 [1/2] (2.32ns)   --->   "%a_3_load_27 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1184 'load' 'a_3_load_27' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_47 : Operation 1185 [1/1] (2.00ns)   --->   "br label %33" [final_project/matrix_conv.cpp:30]   --->   Operation 1185 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_47 : Operation 1186 [1/2] (2.32ns)   --->   "%a_2_load_27 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1186 'load' 'a_2_load_27' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_47 : Operation 1187 [1/1] (2.00ns)   --->   "br label %33" [final_project/matrix_conv.cpp:30]   --->   Operation 1187 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_47 : Operation 1188 [1/2] (2.32ns)   --->   "%a_1_load_18 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1188 'load' 'a_1_load_18' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_47 : Operation 1189 [1/1] (2.00ns)   --->   "br label %33" [final_project/matrix_conv.cpp:30]   --->   Operation 1189 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_47 : Operation 1190 [1/2] (2.32ns)   --->   "%a_0_load_9 = load i8* %a_0_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1190 'load' 'a_0_load_9' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_47 : Operation 1191 [1/1] (2.00ns)   --->   "br label %33" [final_project/matrix_conv.cpp:30]   --->   Operation 1191 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_47 : Operation 1192 [1/2] (2.32ns)   --->   "%a_7_load_27 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1192 'load' 'a_7_load_27' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_47 : Operation 1193 [1/1] (2.00ns)   --->   "br label %33" [final_project/matrix_conv.cpp:30]   --->   Operation 1193 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_47 : Operation 1194 [1/1] (0.00ns)   --->   "%a_load_3_0_0_phi = phi i8 [ %a_0_load_9, %branch510 ], [ %a_1_load_18, %branch511 ], [ %a_2_load_27, %branch512 ], [ %a_3_load_27, %branch513 ], [ %a_4_load_27, %branch514 ], [ %a_5_load_27, %branch515 ], [ %a_6_load_27, %branch516 ], [ %a_7_load_27, %branch517 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1194 'phi' 'a_load_3_0_0_phi' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1195 [1/1] (0.00ns)   --->   "%tmp_3_4 = sext i8 %a_load_3_0_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1195 'sext' 'tmp_3_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1196 [1/1] (4.17ns)   --->   "%tmp_7_3 = mul i16 %tmp_3_4, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 1196 'mul' 'tmp_7_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1197 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch437 [
    i4 0, label %branch430
    i4 1, label %branch431
    i4 2, label %branch432
    i4 3, label %branch433
    i4 4, label %branch434
    i4 5, label %branch435
    i4 6, label %branch436
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1197 'switch' <Predicate = true> <Delay = 1.36>
ST_47 : Operation 1198 [2/2] (2.32ns)   --->   "%a_6_load_28 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1198 'load' 'a_6_load_28' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_47 : Operation 1199 [2/2] (2.32ns)   --->   "%a_5_load_28 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1199 'load' 'a_5_load_28' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_47 : Operation 1200 [2/2] (2.32ns)   --->   "%a_4_load_28 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1200 'load' 'a_4_load_28' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_47 : Operation 1201 [2/2] (2.32ns)   --->   "%a_3_load_28 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1201 'load' 'a_3_load_28' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_47 : Operation 1202 [2/2] (2.32ns)   --->   "%a_2_load_28 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1202 'load' 'a_2_load_28' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_47 : Operation 1203 [2/2] (2.32ns)   --->   "%a_1_load_19 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1203 'load' 'a_1_load_19' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_47 : Operation 1204 [2/2] (2.32ns)   --->   "%a_0_load_10 = load i8* %a_0_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1204 'load' 'a_0_load_10' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_47 : Operation 1205 [2/2] (2.32ns)   --->   "%a_7_load_28 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1205 'load' 'a_7_load_28' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 48 <SV = 47> <Delay = 8.49>
ST_48 : Operation 1206 [1/2] (2.32ns)   --->   "%a_6_load_28 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1206 'load' 'a_6_load_28' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 1207 [1/1] (2.00ns)   --->   "br label %34" [final_project/matrix_conv.cpp:30]   --->   Operation 1207 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_48 : Operation 1208 [1/2] (2.32ns)   --->   "%a_5_load_28 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1208 'load' 'a_5_load_28' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 1209 [1/1] (2.00ns)   --->   "br label %34" [final_project/matrix_conv.cpp:30]   --->   Operation 1209 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_48 : Operation 1210 [1/2] (2.32ns)   --->   "%a_4_load_28 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1210 'load' 'a_4_load_28' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 1211 [1/1] (2.00ns)   --->   "br label %34" [final_project/matrix_conv.cpp:30]   --->   Operation 1211 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_48 : Operation 1212 [1/2] (2.32ns)   --->   "%a_3_load_28 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1212 'load' 'a_3_load_28' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 1213 [1/1] (2.00ns)   --->   "br label %34" [final_project/matrix_conv.cpp:30]   --->   Operation 1213 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_48 : Operation 1214 [1/2] (2.32ns)   --->   "%a_2_load_28 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1214 'load' 'a_2_load_28' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 1215 [1/1] (2.00ns)   --->   "br label %34" [final_project/matrix_conv.cpp:30]   --->   Operation 1215 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_48 : Operation 1216 [1/2] (2.32ns)   --->   "%a_1_load_19 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1216 'load' 'a_1_load_19' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 1217 [1/1] (2.00ns)   --->   "br label %34" [final_project/matrix_conv.cpp:30]   --->   Operation 1217 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_48 : Operation 1218 [1/2] (2.32ns)   --->   "%a_0_load_10 = load i8* %a_0_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1218 'load' 'a_0_load_10' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 1219 [1/1] (2.00ns)   --->   "br label %34" [final_project/matrix_conv.cpp:30]   --->   Operation 1219 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_48 : Operation 1220 [1/2] (2.32ns)   --->   "%a_7_load_28 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1220 'load' 'a_7_load_28' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 1221 [1/1] (2.00ns)   --->   "br label %34" [final_project/matrix_conv.cpp:30]   --->   Operation 1221 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_48 : Operation 1222 [1/1] (0.00ns)   --->   "%a_load_3_0_1_phi = phi i8 [ %a_0_load_10, %branch430 ], [ %a_1_load_19, %branch431 ], [ %a_2_load_28, %branch432 ], [ %a_3_load_28, %branch433 ], [ %a_4_load_28, %branch434 ], [ %a_5_load_28, %branch435 ], [ %a_6_load_28, %branch436 ], [ %a_7_load_28, %branch437 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1222 'phi' 'a_load_3_0_1_phi' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp_3_0_1_5 = sext i8 %a_load_3_0_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1223 'sext' 'tmp_3_0_1_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1224 [1/1] (4.17ns)   --->   "%tmp_7_3_0_1 = mul i16 %tmp_3_0_1_5, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1224 'mul' 'tmp_7_3_0_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1225 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch357 [
    i4 0, label %branch350
    i4 1, label %branch351
    i4 2, label %branch352
    i4 3, label %branch353
    i4 4, label %branch354
    i4 5, label %branch355
    i4 6, label %branch356
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1225 'switch' <Predicate = true> <Delay = 1.36>
ST_48 : Operation 1226 [2/2] (2.32ns)   --->   "%a_6_load_29 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1226 'load' 'a_6_load_29' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 1227 [2/2] (2.32ns)   --->   "%a_5_load_29 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1227 'load' 'a_5_load_29' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 1228 [2/2] (2.32ns)   --->   "%a_4_load_29 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1228 'load' 'a_4_load_29' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 1229 [2/2] (2.32ns)   --->   "%a_3_load_29 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1229 'load' 'a_3_load_29' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 1230 [2/2] (2.32ns)   --->   "%a_2_load_29 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1230 'load' 'a_2_load_29' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 1231 [2/2] (2.32ns)   --->   "%a_1_load_20 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1231 'load' 'a_1_load_20' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 1232 [2/2] (2.32ns)   --->   "%a_0_load_11 = load i8* %a_0_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1232 'load' 'a_0_load_11' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_48 : Operation 1233 [2/2] (2.32ns)   --->   "%a_7_load_29 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1233 'load' 'a_7_load_29' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 49 <SV = 48> <Delay = 8.49>
ST_49 : Operation 1234 [1/2] (2.32ns)   --->   "%a_6_load_29 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1234 'load' 'a_6_load_29' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 1235 [1/1] (2.00ns)   --->   "br label %35" [final_project/matrix_conv.cpp:30]   --->   Operation 1235 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_49 : Operation 1236 [1/2] (2.32ns)   --->   "%a_5_load_29 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1236 'load' 'a_5_load_29' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 1237 [1/1] (2.00ns)   --->   "br label %35" [final_project/matrix_conv.cpp:30]   --->   Operation 1237 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_49 : Operation 1238 [1/2] (2.32ns)   --->   "%a_4_load_29 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1238 'load' 'a_4_load_29' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 1239 [1/1] (2.00ns)   --->   "br label %35" [final_project/matrix_conv.cpp:30]   --->   Operation 1239 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_49 : Operation 1240 [1/2] (2.32ns)   --->   "%a_3_load_29 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1240 'load' 'a_3_load_29' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 1241 [1/1] (2.00ns)   --->   "br label %35" [final_project/matrix_conv.cpp:30]   --->   Operation 1241 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_49 : Operation 1242 [1/2] (2.32ns)   --->   "%a_2_load_29 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1242 'load' 'a_2_load_29' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 1243 [1/1] (2.00ns)   --->   "br label %35" [final_project/matrix_conv.cpp:30]   --->   Operation 1243 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_49 : Operation 1244 [1/2] (2.32ns)   --->   "%a_1_load_20 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1244 'load' 'a_1_load_20' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 1245 [1/1] (2.00ns)   --->   "br label %35" [final_project/matrix_conv.cpp:30]   --->   Operation 1245 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_49 : Operation 1246 [1/2] (2.32ns)   --->   "%a_0_load_11 = load i8* %a_0_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1246 'load' 'a_0_load_11' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 1247 [1/1] (2.00ns)   --->   "br label %35" [final_project/matrix_conv.cpp:30]   --->   Operation 1247 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_49 : Operation 1248 [1/2] (2.32ns)   --->   "%a_7_load_29 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1248 'load' 'a_7_load_29' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 1249 [1/1] (2.00ns)   --->   "br label %35" [final_project/matrix_conv.cpp:30]   --->   Operation 1249 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_49 : Operation 1250 [1/1] (0.00ns)   --->   "%a_load_3_0_2_phi = phi i8 [ %a_0_load_11, %branch350 ], [ %a_1_load_20, %branch351 ], [ %a_2_load_29, %branch352 ], [ %a_3_load_29, %branch353 ], [ %a_4_load_29, %branch354 ], [ %a_5_load_29, %branch355 ], [ %a_6_load_29, %branch356 ], [ %a_7_load_29, %branch357 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1250 'phi' 'a_load_3_0_2_phi' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1251 [1/1] (0.00ns)   --->   "%tmp_3_0_2_6 = sext i8 %a_load_3_0_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1251 'sext' 'tmp_3_0_2_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1252 [1/1] (4.17ns)   --->   "%tmp_7_3_0_2 = mul i16 %tmp_3_0_2_6, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1252 'mul' 'tmp_7_3_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1253 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch488 [
    i4 0, label %branch481
    i4 1, label %branch482
    i4 2, label %branch483
    i4 3, label %branch484
    i4 4, label %branch485
    i4 5, label %branch486
    i4 6, label %branch487
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1253 'switch' <Predicate = true> <Delay = 1.36>
ST_49 : Operation 1254 [2/2] (2.32ns)   --->   "%a_7_load_30 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1254 'load' 'a_7_load_30' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 1255 [2/2] (2.32ns)   --->   "%a_6_load_30 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1255 'load' 'a_6_load_30' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 1256 [2/2] (2.32ns)   --->   "%a_5_load_30 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1256 'load' 'a_5_load_30' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 1257 [2/2] (2.32ns)   --->   "%a_4_load_30 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1257 'load' 'a_4_load_30' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 1258 [2/2] (2.32ns)   --->   "%a_3_load_30 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1258 'load' 'a_3_load_30' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 1259 [2/2] (2.32ns)   --->   "%a_2_load_30 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1259 'load' 'a_2_load_30' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 1260 [2/2] (2.32ns)   --->   "%a_1_load_21 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1260 'load' 'a_1_load_21' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_49 : Operation 1261 [2/2] (2.32ns)   --->   "%a_8_load_18 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1261 'load' 'a_8_load_18' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 50 <SV = 49> <Delay = 8.49>
ST_50 : Operation 1262 [1/2] (2.32ns)   --->   "%a_7_load_30 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1262 'load' 'a_7_load_30' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_50 : Operation 1263 [1/1] (2.00ns)   --->   "br label %36" [final_project/matrix_conv.cpp:30]   --->   Operation 1263 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_50 : Operation 1264 [1/2] (2.32ns)   --->   "%a_6_load_30 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1264 'load' 'a_6_load_30' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_50 : Operation 1265 [1/1] (2.00ns)   --->   "br label %36" [final_project/matrix_conv.cpp:30]   --->   Operation 1265 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_50 : Operation 1266 [1/2] (2.32ns)   --->   "%a_5_load_30 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1266 'load' 'a_5_load_30' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_50 : Operation 1267 [1/1] (2.00ns)   --->   "br label %36" [final_project/matrix_conv.cpp:30]   --->   Operation 1267 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_50 : Operation 1268 [1/2] (2.32ns)   --->   "%a_4_load_30 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1268 'load' 'a_4_load_30' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_50 : Operation 1269 [1/1] (2.00ns)   --->   "br label %36" [final_project/matrix_conv.cpp:30]   --->   Operation 1269 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_50 : Operation 1270 [1/2] (2.32ns)   --->   "%a_3_load_30 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1270 'load' 'a_3_load_30' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_50 : Operation 1271 [1/1] (2.00ns)   --->   "br label %36" [final_project/matrix_conv.cpp:30]   --->   Operation 1271 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_50 : Operation 1272 [1/2] (2.32ns)   --->   "%a_2_load_30 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1272 'load' 'a_2_load_30' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_50 : Operation 1273 [1/1] (2.00ns)   --->   "br label %36" [final_project/matrix_conv.cpp:30]   --->   Operation 1273 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_50 : Operation 1274 [1/2] (2.32ns)   --->   "%a_1_load_21 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1274 'load' 'a_1_load_21' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_50 : Operation 1275 [1/1] (2.00ns)   --->   "br label %36" [final_project/matrix_conv.cpp:30]   --->   Operation 1275 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_50 : Operation 1276 [1/2] (2.32ns)   --->   "%a_8_load_18 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1276 'load' 'a_8_load_18' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_50 : Operation 1277 [1/1] (2.00ns)   --->   "br label %36" [final_project/matrix_conv.cpp:30]   --->   Operation 1277 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_50 : Operation 1278 [1/1] (0.00ns)   --->   "%a_load_3_1_0_phi = phi i8 [ %a_1_load_21, %branch481 ], [ %a_2_load_30, %branch482 ], [ %a_3_load_30, %branch483 ], [ %a_4_load_30, %branch484 ], [ %a_5_load_30, %branch485 ], [ %a_6_load_30, %branch486 ], [ %a_7_load_30, %branch487 ], [ %a_8_load_18, %branch488 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1278 'phi' 'a_load_3_1_0_phi' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1279 [1/1] (0.00ns)   --->   "%tmp_3_1 = sext i8 %a_load_3_1_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1279 'sext' 'tmp_3_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1280 [1/1] (4.17ns)   --->   "%tmp_7_3_1 = mul i16 %tmp_3_1, %tmp_3_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1280 'mul' 'tmp_7_3_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1281 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch408 [
    i4 0, label %branch401
    i4 1, label %branch402
    i4 2, label %branch403
    i4 3, label %branch404
    i4 4, label %branch405
    i4 5, label %branch406
    i4 6, label %branch407
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1281 'switch' <Predicate = true> <Delay = 1.36>
ST_50 : Operation 1282 [2/2] (2.32ns)   --->   "%a_7_load_31 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1282 'load' 'a_7_load_31' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_50 : Operation 1283 [2/2] (2.32ns)   --->   "%a_6_load_31 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1283 'load' 'a_6_load_31' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_50 : Operation 1284 [2/2] (2.32ns)   --->   "%a_5_load_31 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1284 'load' 'a_5_load_31' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_50 : Operation 1285 [2/2] (2.32ns)   --->   "%a_4_load_31 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1285 'load' 'a_4_load_31' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_50 : Operation 1286 [2/2] (2.32ns)   --->   "%a_3_load_31 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1286 'load' 'a_3_load_31' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_50 : Operation 1287 [2/2] (2.32ns)   --->   "%a_2_load_31 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1287 'load' 'a_2_load_31' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_50 : Operation 1288 [2/2] (2.32ns)   --->   "%a_1_load_22 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1288 'load' 'a_1_load_22' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_50 : Operation 1289 [2/2] (2.32ns)   --->   "%a_8_load_19 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1289 'load' 'a_8_load_19' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 51 <SV = 50> <Delay = 8.49>
ST_51 : Operation 1290 [1/2] (2.32ns)   --->   "%a_7_load_31 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1290 'load' 'a_7_load_31' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_51 : Operation 1291 [1/1] (2.00ns)   --->   "br label %37" [final_project/matrix_conv.cpp:30]   --->   Operation 1291 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_51 : Operation 1292 [1/2] (2.32ns)   --->   "%a_6_load_31 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1292 'load' 'a_6_load_31' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_51 : Operation 1293 [1/1] (2.00ns)   --->   "br label %37" [final_project/matrix_conv.cpp:30]   --->   Operation 1293 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_51 : Operation 1294 [1/2] (2.32ns)   --->   "%a_5_load_31 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1294 'load' 'a_5_load_31' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_51 : Operation 1295 [1/1] (2.00ns)   --->   "br label %37" [final_project/matrix_conv.cpp:30]   --->   Operation 1295 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_51 : Operation 1296 [1/2] (2.32ns)   --->   "%a_4_load_31 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1296 'load' 'a_4_load_31' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_51 : Operation 1297 [1/1] (2.00ns)   --->   "br label %37" [final_project/matrix_conv.cpp:30]   --->   Operation 1297 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_51 : Operation 1298 [1/2] (2.32ns)   --->   "%a_3_load_31 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1298 'load' 'a_3_load_31' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_51 : Operation 1299 [1/1] (2.00ns)   --->   "br label %37" [final_project/matrix_conv.cpp:30]   --->   Operation 1299 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_51 : Operation 1300 [1/2] (2.32ns)   --->   "%a_2_load_31 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1300 'load' 'a_2_load_31' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_51 : Operation 1301 [1/1] (2.00ns)   --->   "br label %37" [final_project/matrix_conv.cpp:30]   --->   Operation 1301 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_51 : Operation 1302 [1/2] (2.32ns)   --->   "%a_1_load_22 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1302 'load' 'a_1_load_22' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_51 : Operation 1303 [1/1] (2.00ns)   --->   "br label %37" [final_project/matrix_conv.cpp:30]   --->   Operation 1303 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_51 : Operation 1304 [1/2] (2.32ns)   --->   "%a_8_load_19 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1304 'load' 'a_8_load_19' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_51 : Operation 1305 [1/1] (2.00ns)   --->   "br label %37" [final_project/matrix_conv.cpp:30]   --->   Operation 1305 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_51 : Operation 1306 [1/1] (0.00ns)   --->   "%a_load_3_1_1_phi = phi i8 [ %a_1_load_22, %branch401 ], [ %a_2_load_31, %branch402 ], [ %a_3_load_31, %branch403 ], [ %a_4_load_31, %branch404 ], [ %a_5_load_31, %branch405 ], [ %a_6_load_31, %branch406 ], [ %a_7_load_31, %branch407 ], [ %a_8_load_19, %branch408 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1306 'phi' 'a_load_3_1_1_phi' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1307 [1/1] (0.00ns)   --->   "%tmp_3_1_1 = sext i8 %a_load_3_1_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1307 'sext' 'tmp_3_1_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1308 [1/1] (4.17ns)   --->   "%tmp_7_3_1_1 = mul i16 %tmp_3_1_1, %tmp_3_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1308 'mul' 'tmp_7_3_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1309 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch328 [
    i4 0, label %branch321
    i4 1, label %branch322
    i4 2, label %branch323
    i4 3, label %branch324
    i4 4, label %branch325
    i4 5, label %branch326
    i4 6, label %branch327
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1309 'switch' <Predicate = true> <Delay = 1.36>
ST_51 : Operation 1310 [2/2] (2.32ns)   --->   "%a_7_load_32 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1310 'load' 'a_7_load_32' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_51 : Operation 1311 [2/2] (2.32ns)   --->   "%a_6_load_32 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1311 'load' 'a_6_load_32' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_51 : Operation 1312 [2/2] (2.32ns)   --->   "%a_5_load_32 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1312 'load' 'a_5_load_32' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_51 : Operation 1313 [2/2] (2.32ns)   --->   "%a_4_load_32 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1313 'load' 'a_4_load_32' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_51 : Operation 1314 [2/2] (2.32ns)   --->   "%a_3_load_32 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1314 'load' 'a_3_load_32' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_51 : Operation 1315 [2/2] (2.32ns)   --->   "%a_2_load_32 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1315 'load' 'a_2_load_32' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_51 : Operation 1316 [2/2] (2.32ns)   --->   "%a_1_load_23 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1316 'load' 'a_1_load_23' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_51 : Operation 1317 [2/2] (2.32ns)   --->   "%a_8_load_20 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1317 'load' 'a_8_load_20' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 52 <SV = 51> <Delay = 8.49>
ST_52 : Operation 1318 [1/2] (2.32ns)   --->   "%a_7_load_32 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1318 'load' 'a_7_load_32' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_52 : Operation 1319 [1/1] (2.00ns)   --->   "br label %38" [final_project/matrix_conv.cpp:30]   --->   Operation 1319 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_52 : Operation 1320 [1/2] (2.32ns)   --->   "%a_6_load_32 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1320 'load' 'a_6_load_32' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_52 : Operation 1321 [1/1] (2.00ns)   --->   "br label %38" [final_project/matrix_conv.cpp:30]   --->   Operation 1321 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_52 : Operation 1322 [1/2] (2.32ns)   --->   "%a_5_load_32 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1322 'load' 'a_5_load_32' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_52 : Operation 1323 [1/1] (2.00ns)   --->   "br label %38" [final_project/matrix_conv.cpp:30]   --->   Operation 1323 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_52 : Operation 1324 [1/2] (2.32ns)   --->   "%a_4_load_32 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1324 'load' 'a_4_load_32' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_52 : Operation 1325 [1/1] (2.00ns)   --->   "br label %38" [final_project/matrix_conv.cpp:30]   --->   Operation 1325 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_52 : Operation 1326 [1/2] (2.32ns)   --->   "%a_3_load_32 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1326 'load' 'a_3_load_32' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_52 : Operation 1327 [1/1] (2.00ns)   --->   "br label %38" [final_project/matrix_conv.cpp:30]   --->   Operation 1327 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_52 : Operation 1328 [1/2] (2.32ns)   --->   "%a_2_load_32 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1328 'load' 'a_2_load_32' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_52 : Operation 1329 [1/1] (2.00ns)   --->   "br label %38" [final_project/matrix_conv.cpp:30]   --->   Operation 1329 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_52 : Operation 1330 [1/2] (2.32ns)   --->   "%a_1_load_23 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1330 'load' 'a_1_load_23' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_52 : Operation 1331 [1/1] (2.00ns)   --->   "br label %38" [final_project/matrix_conv.cpp:30]   --->   Operation 1331 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_52 : Operation 1332 [1/2] (2.32ns)   --->   "%a_8_load_20 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1332 'load' 'a_8_load_20' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_52 : Operation 1333 [1/1] (2.00ns)   --->   "br label %38" [final_project/matrix_conv.cpp:30]   --->   Operation 1333 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_52 : Operation 1334 [1/1] (0.00ns)   --->   "%a_load_3_1_2_phi = phi i8 [ %a_1_load_23, %branch321 ], [ %a_2_load_32, %branch322 ], [ %a_3_load_32, %branch323 ], [ %a_4_load_32, %branch324 ], [ %a_5_load_32, %branch325 ], [ %a_6_load_32, %branch326 ], [ %a_7_load_32, %branch327 ], [ %a_8_load_20, %branch328 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1334 'phi' 'a_load_3_1_2_phi' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1335 [1/1] (0.00ns)   --->   "%tmp_3_1_2 = sext i8 %a_load_3_1_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1335 'sext' 'tmp_3_1_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1336 [1/1] (4.17ns)   --->   "%tmp_7_3_1_2 = mul i16 %tmp_3_1_2, %tmp_3_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1336 'mul' 'tmp_7_3_1_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1337 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch459 [
    i4 0, label %branch452
    i4 1, label %branch453
    i4 2, label %branch454
    i4 3, label %branch455
    i4 4, label %branch456
    i4 5, label %branch457
    i4 6, label %branch458
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1337 'switch' <Predicate = true> <Delay = 1.36>
ST_52 : Operation 1338 [2/2] (2.32ns)   --->   "%a_8_load_21 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1338 'load' 'a_8_load_21' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_52 : Operation 1339 [2/2] (2.32ns)   --->   "%a_7_load_33 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1339 'load' 'a_7_load_33' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_52 : Operation 1340 [2/2] (2.32ns)   --->   "%a_6_load_33 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1340 'load' 'a_6_load_33' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_52 : Operation 1341 [2/2] (2.32ns)   --->   "%a_5_load_33 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1341 'load' 'a_5_load_33' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_52 : Operation 1342 [2/2] (2.32ns)   --->   "%a_4_load_33 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1342 'load' 'a_4_load_33' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_52 : Operation 1343 [2/2] (2.32ns)   --->   "%a_3_load_33 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1343 'load' 'a_3_load_33' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_52 : Operation 1344 [2/2] (2.32ns)   --->   "%a_2_load_33 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1344 'load' 'a_2_load_33' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_52 : Operation 1345 [2/2] (2.32ns)   --->   "%a_9_load_9 = load i8* %a_9_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1345 'load' 'a_9_load_9' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 53 <SV = 52> <Delay = 8.49>
ST_53 : Operation 1346 [1/2] (2.32ns)   --->   "%a_8_load_21 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1346 'load' 'a_8_load_21' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 1347 [1/1] (2.00ns)   --->   "br label %39" [final_project/matrix_conv.cpp:30]   --->   Operation 1347 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_53 : Operation 1348 [1/2] (2.32ns)   --->   "%a_7_load_33 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1348 'load' 'a_7_load_33' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 1349 [1/1] (2.00ns)   --->   "br label %39" [final_project/matrix_conv.cpp:30]   --->   Operation 1349 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_53 : Operation 1350 [1/2] (2.32ns)   --->   "%a_6_load_33 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1350 'load' 'a_6_load_33' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 1351 [1/1] (2.00ns)   --->   "br label %39" [final_project/matrix_conv.cpp:30]   --->   Operation 1351 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_53 : Operation 1352 [1/2] (2.32ns)   --->   "%a_5_load_33 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1352 'load' 'a_5_load_33' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 1353 [1/1] (2.00ns)   --->   "br label %39" [final_project/matrix_conv.cpp:30]   --->   Operation 1353 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_53 : Operation 1354 [1/2] (2.32ns)   --->   "%a_4_load_33 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1354 'load' 'a_4_load_33' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 1355 [1/1] (2.00ns)   --->   "br label %39" [final_project/matrix_conv.cpp:30]   --->   Operation 1355 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_53 : Operation 1356 [1/2] (2.32ns)   --->   "%a_3_load_33 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1356 'load' 'a_3_load_33' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 1357 [1/1] (2.00ns)   --->   "br label %39" [final_project/matrix_conv.cpp:30]   --->   Operation 1357 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_53 : Operation 1358 [1/2] (2.32ns)   --->   "%a_2_load_33 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1358 'load' 'a_2_load_33' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 1359 [1/1] (2.00ns)   --->   "br label %39" [final_project/matrix_conv.cpp:30]   --->   Operation 1359 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_53 : Operation 1360 [1/2] (2.32ns)   --->   "%a_9_load_9 = load i8* %a_9_addr_3, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1360 'load' 'a_9_load_9' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 1361 [1/1] (2.00ns)   --->   "br label %39" [final_project/matrix_conv.cpp:30]   --->   Operation 1361 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_53 : Operation 1362 [1/1] (0.00ns)   --->   "%a_load_3_2_0_phi = phi i8 [ %a_2_load_33, %branch452 ], [ %a_3_load_33, %branch453 ], [ %a_4_load_33, %branch454 ], [ %a_5_load_33, %branch455 ], [ %a_6_load_33, %branch456 ], [ %a_7_load_33, %branch457 ], [ %a_8_load_21, %branch458 ], [ %a_9_load_9, %branch459 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1362 'phi' 'a_load_3_2_0_phi' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1363 [1/1] (0.00ns)   --->   "%tmp_3_2 = sext i8 %a_load_3_2_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1363 'sext' 'tmp_3_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1364 [1/1] (4.17ns)   --->   "%tmp_7_3_2 = mul i16 %tmp_3_2, %tmp_3_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1364 'mul' 'tmp_7_3_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1365 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch379 [
    i4 0, label %branch372
    i4 1, label %branch373
    i4 2, label %branch374
    i4 3, label %branch375
    i4 4, label %branch376
    i4 5, label %branch377
    i4 6, label %branch378
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1365 'switch' <Predicate = true> <Delay = 1.36>
ST_53 : Operation 1366 [2/2] (2.32ns)   --->   "%a_8_load_22 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1366 'load' 'a_8_load_22' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 1367 [2/2] (2.32ns)   --->   "%a_7_load_34 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1367 'load' 'a_7_load_34' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 1368 [2/2] (2.32ns)   --->   "%a_6_load_34 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1368 'load' 'a_6_load_34' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 1369 [2/2] (2.32ns)   --->   "%a_5_load_34 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1369 'load' 'a_5_load_34' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 1370 [2/2] (2.32ns)   --->   "%a_4_load_34 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1370 'load' 'a_4_load_34' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 1371 [2/2] (2.32ns)   --->   "%a_3_load_34 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1371 'load' 'a_3_load_34' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 1372 [2/2] (2.32ns)   --->   "%a_2_load_34 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1372 'load' 'a_2_load_34' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_53 : Operation 1373 [2/2] (2.32ns)   --->   "%a_9_load_10 = load i8* %a_9_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1373 'load' 'a_9_load_10' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 54 <SV = 53> <Delay = 8.49>
ST_54 : Operation 1374 [1/2] (2.32ns)   --->   "%a_8_load_22 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1374 'load' 'a_8_load_22' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_54 : Operation 1375 [1/1] (2.00ns)   --->   "br label %40" [final_project/matrix_conv.cpp:30]   --->   Operation 1375 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_54 : Operation 1376 [1/2] (2.32ns)   --->   "%a_7_load_34 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1376 'load' 'a_7_load_34' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_54 : Operation 1377 [1/1] (2.00ns)   --->   "br label %40" [final_project/matrix_conv.cpp:30]   --->   Operation 1377 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_54 : Operation 1378 [1/2] (2.32ns)   --->   "%a_6_load_34 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1378 'load' 'a_6_load_34' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_54 : Operation 1379 [1/1] (2.00ns)   --->   "br label %40" [final_project/matrix_conv.cpp:30]   --->   Operation 1379 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_54 : Operation 1380 [1/2] (2.32ns)   --->   "%a_5_load_34 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1380 'load' 'a_5_load_34' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_54 : Operation 1381 [1/1] (2.00ns)   --->   "br label %40" [final_project/matrix_conv.cpp:30]   --->   Operation 1381 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_54 : Operation 1382 [1/2] (2.32ns)   --->   "%a_4_load_34 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1382 'load' 'a_4_load_34' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_54 : Operation 1383 [1/1] (2.00ns)   --->   "br label %40" [final_project/matrix_conv.cpp:30]   --->   Operation 1383 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_54 : Operation 1384 [1/2] (2.32ns)   --->   "%a_3_load_34 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1384 'load' 'a_3_load_34' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_54 : Operation 1385 [1/1] (2.00ns)   --->   "br label %40" [final_project/matrix_conv.cpp:30]   --->   Operation 1385 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_54 : Operation 1386 [1/2] (2.32ns)   --->   "%a_2_load_34 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1386 'load' 'a_2_load_34' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_54 : Operation 1387 [1/1] (2.00ns)   --->   "br label %40" [final_project/matrix_conv.cpp:30]   --->   Operation 1387 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_54 : Operation 1388 [1/2] (2.32ns)   --->   "%a_9_load_10 = load i8* %a_9_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1388 'load' 'a_9_load_10' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_54 : Operation 1389 [1/1] (2.00ns)   --->   "br label %40" [final_project/matrix_conv.cpp:30]   --->   Operation 1389 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_54 : Operation 1390 [1/1] (0.00ns)   --->   "%a_load_3_2_1_phi = phi i8 [ %a_2_load_34, %branch372 ], [ %a_3_load_34, %branch373 ], [ %a_4_load_34, %branch374 ], [ %a_5_load_34, %branch375 ], [ %a_6_load_34, %branch376 ], [ %a_7_load_34, %branch377 ], [ %a_8_load_22, %branch378 ], [ %a_9_load_10, %branch379 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1390 'phi' 'a_load_3_2_1_phi' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1391 [1/1] (0.00ns)   --->   "%tmp_3_2_1 = sext i8 %a_load_3_2_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1391 'sext' 'tmp_3_2_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1392 [1/1] (4.17ns)   --->   "%tmp_7_3_2_1 = mul i16 %tmp_3_2_1, %tmp_3_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1392 'mul' 'tmp_7_3_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1393 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch299 [
    i4 0, label %branch292
    i4 1, label %branch293
    i4 2, label %branch294
    i4 3, label %branch295
    i4 4, label %branch296
    i4 5, label %branch297
    i4 6, label %branch298
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1393 'switch' <Predicate = true> <Delay = 1.36>
ST_54 : Operation 1394 [2/2] (2.32ns)   --->   "%a_8_load_23 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1394 'load' 'a_8_load_23' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_54 : Operation 1395 [2/2] (2.32ns)   --->   "%a_7_load_35 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1395 'load' 'a_7_load_35' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_54 : Operation 1396 [2/2] (2.32ns)   --->   "%a_6_load_35 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1396 'load' 'a_6_load_35' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_54 : Operation 1397 [2/2] (2.32ns)   --->   "%a_5_load_35 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1397 'load' 'a_5_load_35' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_54 : Operation 1398 [2/2] (2.32ns)   --->   "%a_4_load_35 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1398 'load' 'a_4_load_35' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_54 : Operation 1399 [2/2] (2.32ns)   --->   "%a_3_load_35 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1399 'load' 'a_3_load_35' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_54 : Operation 1400 [2/2] (2.32ns)   --->   "%a_2_load_35 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1400 'load' 'a_2_load_35' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_54 : Operation 1401 [2/2] (2.32ns)   --->   "%a_9_load_11 = load i8* %a_9_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1401 'load' 'a_9_load_11' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 55 <SV = 54> <Delay = 2.32>
ST_55 : Operation 1402 [1/2] (2.32ns)   --->   "%a_8_load_23 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1402 'load' 'a_8_load_23' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 1403 [1/1] (2.00ns)   --->   "br label %41" [final_project/matrix_conv.cpp:30]   --->   Operation 1403 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_55 : Operation 1404 [1/2] (2.32ns)   --->   "%a_7_load_35 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1404 'load' 'a_7_load_35' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 1405 [1/1] (2.00ns)   --->   "br label %41" [final_project/matrix_conv.cpp:30]   --->   Operation 1405 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_55 : Operation 1406 [1/2] (2.32ns)   --->   "%a_6_load_35 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1406 'load' 'a_6_load_35' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 1407 [1/1] (2.00ns)   --->   "br label %41" [final_project/matrix_conv.cpp:30]   --->   Operation 1407 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_55 : Operation 1408 [1/2] (2.32ns)   --->   "%a_5_load_35 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1408 'load' 'a_5_load_35' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 1409 [1/1] (2.00ns)   --->   "br label %41" [final_project/matrix_conv.cpp:30]   --->   Operation 1409 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_55 : Operation 1410 [1/2] (2.32ns)   --->   "%a_4_load_35 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1410 'load' 'a_4_load_35' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 1411 [1/1] (2.00ns)   --->   "br label %41" [final_project/matrix_conv.cpp:30]   --->   Operation 1411 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_55 : Operation 1412 [1/2] (2.32ns)   --->   "%a_3_load_35 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1412 'load' 'a_3_load_35' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 1413 [1/1] (2.00ns)   --->   "br label %41" [final_project/matrix_conv.cpp:30]   --->   Operation 1413 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_55 : Operation 1414 [1/2] (2.32ns)   --->   "%a_2_load_35 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1414 'load' 'a_2_load_35' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 1415 [1/1] (2.00ns)   --->   "br label %41" [final_project/matrix_conv.cpp:30]   --->   Operation 1415 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_55 : Operation 1416 [1/2] (2.32ns)   --->   "%a_9_load_11 = load i8* %a_9_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1416 'load' 'a_9_load_11' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_55 : Operation 1417 [1/1] (2.00ns)   --->   "br label %41" [final_project/matrix_conv.cpp:30]   --->   Operation 1417 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>

State 56 <SV = 55> <Delay = 8.45>
ST_56 : Operation 1418 [1/1] (0.00ns)   --->   "%a_load_3_2_2_phi = phi i8 [ %a_2_load_35, %branch292 ], [ %a_3_load_35, %branch293 ], [ %a_4_load_35, %branch294 ], [ %a_5_load_35, %branch295 ], [ %a_6_load_35, %branch296 ], [ %a_7_load_35, %branch297 ], [ %a_8_load_23, %branch298 ], [ %a_9_load_11, %branch299 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1418 'phi' 'a_load_3_2_2_phi' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1419 [1/1] (0.00ns)   --->   "%tmp_3_2_2 = sext i8 %a_load_3_2_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1419 'sext' 'tmp_3_2_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1420 [1/1] (3.36ns) (grouped into DSP with root node tmp25)   --->   "%tmp_7_3_2_2 = mul i16 %tmp_3_2_2, %tmp_3_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1420 'mul' 'tmp_7_3_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 1421 [1/1] (2.07ns)   --->   "%tmp21 = add i16 %tmp_7_3_2, %tmp_7_3_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1421 'add' 'tmp21' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1422 [1/1] (2.07ns)   --->   "%tmp22 = add i16 %tmp_7_3_1_2, %tmp_7_3_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1422 'add' 'tmp22' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1423 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp25 = add i16 %tmp_7_3_0_2, %tmp_7_3_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1423 'add' 'tmp25' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 1424 [1/1] (2.07ns)   --->   "%tmp26 = add i16 %tmp25, %tmp_7_3_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1424 'add' 'tmp26' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.80>
ST_57 : Operation 1425 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp23 = add i16 %tmp22, %tmp21" [final_project/matrix_conv.cpp:30]   --->   Operation 1425 'add' 'tmp23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp24 = add i16 %tmp_7_3_0_1, %tmp_7_3" [final_project/matrix_conv.cpp:30]   --->   Operation 1426 'add' 'tmp24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1427 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp27 = add i16 %tmp26, %tmp24" [final_project/matrix_conv.cpp:30]   --->   Operation 1427 'add' 'tmp27' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1428 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_3_2_2 = add i16 %tmp27, %tmp23" [final_project/matrix_conv.cpp:30]   --->   Operation 1428 'add' 'sum_2_3_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1429 [1/1] (1.36ns)   --->   "switch i3 %tmp_1, label %branch39192 [
    i3 0, label %branch32185
    i3 1, label %branch33186
    i3 2, label %branch34187
    i3 3, label %branch35188
    i3 -4, label %branch36189
    i3 -3, label %branch37190
    i3 -2, label %branch38191
  ]" [final_project/matrix_conv.cpp:33]   --->   Operation 1429 'switch' <Predicate = true> <Delay = 1.36>

State 58 <SV = 57> <Delay = 2.32>
ST_58 : Operation 1430 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_2_2, i16* %res_6_addr_3, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1430 'store' <Predicate = (tmp_1 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 1431 [1/1] (0.00ns)   --->   "br label %42" [final_project/matrix_conv.cpp:33]   --->   Operation 1431 'br' <Predicate = (tmp_1 == 6)> <Delay = 0.00>
ST_58 : Operation 1432 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_2_2, i16* %res_5_addr_3, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1432 'store' <Predicate = (tmp_1 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 1433 [1/1] (0.00ns)   --->   "br label %42" [final_project/matrix_conv.cpp:33]   --->   Operation 1433 'br' <Predicate = (tmp_1 == 5)> <Delay = 0.00>
ST_58 : Operation 1434 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_2_2, i16* %res_4_addr_3, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1434 'store' <Predicate = (tmp_1 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 1435 [1/1] (0.00ns)   --->   "br label %42" [final_project/matrix_conv.cpp:33]   --->   Operation 1435 'br' <Predicate = (tmp_1 == 4)> <Delay = 0.00>
ST_58 : Operation 1436 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_2_2, i16* %res_3_addr_3, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1436 'store' <Predicate = (tmp_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 1437 [1/1] (0.00ns)   --->   "br label %42" [final_project/matrix_conv.cpp:33]   --->   Operation 1437 'br' <Predicate = (tmp_1 == 3)> <Delay = 0.00>
ST_58 : Operation 1438 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_2_2, i16* %res_2_addr_3, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1438 'store' <Predicate = (tmp_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 1439 [1/1] (0.00ns)   --->   "br label %42" [final_project/matrix_conv.cpp:33]   --->   Operation 1439 'br' <Predicate = (tmp_1 == 2)> <Delay = 0.00>
ST_58 : Operation 1440 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_2_2, i16* %res_1_addr_3, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1440 'store' <Predicate = (tmp_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 1441 [1/1] (0.00ns)   --->   "br label %42" [final_project/matrix_conv.cpp:33]   --->   Operation 1441 'br' <Predicate = (tmp_1 == 1)> <Delay = 0.00>
ST_58 : Operation 1442 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_2_2, i16* %res_0_addr_3, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1442 'store' <Predicate = (tmp_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 1443 [1/1] (0.00ns)   --->   "br label %42" [final_project/matrix_conv.cpp:33]   --->   Operation 1443 'br' <Predicate = (tmp_1 == 0)> <Delay = 0.00>
ST_58 : Operation 1444 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_2_2, i16* %res_7_addr_3, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1444 'store' <Predicate = (tmp_1 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 1445 [1/1] (0.00ns)   --->   "br label %42" [final_project/matrix_conv.cpp:33]   --->   Operation 1445 'br' <Predicate = (tmp_1 == 7)> <Delay = 0.00>
ST_58 : Operation 1446 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch427 [
    i4 0, label %branch420
    i4 1, label %branch421
    i4 2, label %branch422
    i4 3, label %branch423
    i4 4, label %branch424
    i4 5, label %branch425
    i4 6, label %branch426
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1446 'switch' <Predicate = true> <Delay = 1.36>
ST_58 : Operation 1447 [2/2] (2.32ns)   --->   "%a_6_load_36 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1447 'load' 'a_6_load_36' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 1448 [2/2] (2.32ns)   --->   "%a_5_load_36 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1448 'load' 'a_5_load_36' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 1449 [2/2] (2.32ns)   --->   "%a_4_load_36 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1449 'load' 'a_4_load_36' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 1450 [2/2] (2.32ns)   --->   "%a_3_load_36 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1450 'load' 'a_3_load_36' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 1451 [2/2] (2.32ns)   --->   "%a_2_load_36 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1451 'load' 'a_2_load_36' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 1452 [2/2] (2.32ns)   --->   "%a_1_load_24 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1452 'load' 'a_1_load_24' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 1453 [2/2] (2.32ns)   --->   "%a_0_load_12 = load i8* %a_0_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1453 'load' 'a_0_load_12' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_58 : Operation 1454 [2/2] (2.32ns)   --->   "%a_7_load_36 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1454 'load' 'a_7_load_36' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 59 <SV = 58> <Delay = 8.49>
ST_59 : Operation 1455 [1/2] (2.32ns)   --->   "%a_6_load_36 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1455 'load' 'a_6_load_36' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 1456 [1/1] (2.00ns)   --->   "br label %43" [final_project/matrix_conv.cpp:30]   --->   Operation 1456 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_59 : Operation 1457 [1/2] (2.32ns)   --->   "%a_5_load_36 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1457 'load' 'a_5_load_36' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 1458 [1/1] (2.00ns)   --->   "br label %43" [final_project/matrix_conv.cpp:30]   --->   Operation 1458 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_59 : Operation 1459 [1/2] (2.32ns)   --->   "%a_4_load_36 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1459 'load' 'a_4_load_36' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 1460 [1/1] (2.00ns)   --->   "br label %43" [final_project/matrix_conv.cpp:30]   --->   Operation 1460 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_59 : Operation 1461 [1/2] (2.32ns)   --->   "%a_3_load_36 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1461 'load' 'a_3_load_36' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 1462 [1/1] (2.00ns)   --->   "br label %43" [final_project/matrix_conv.cpp:30]   --->   Operation 1462 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_59 : Operation 1463 [1/2] (2.32ns)   --->   "%a_2_load_36 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1463 'load' 'a_2_load_36' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 1464 [1/1] (2.00ns)   --->   "br label %43" [final_project/matrix_conv.cpp:30]   --->   Operation 1464 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_59 : Operation 1465 [1/2] (2.32ns)   --->   "%a_1_load_24 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1465 'load' 'a_1_load_24' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 1466 [1/1] (2.00ns)   --->   "br label %43" [final_project/matrix_conv.cpp:30]   --->   Operation 1466 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_59 : Operation 1467 [1/2] (2.32ns)   --->   "%a_0_load_12 = load i8* %a_0_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1467 'load' 'a_0_load_12' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 1468 [1/1] (2.00ns)   --->   "br label %43" [final_project/matrix_conv.cpp:30]   --->   Operation 1468 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_59 : Operation 1469 [1/2] (2.32ns)   --->   "%a_7_load_36 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1469 'load' 'a_7_load_36' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 1470 [1/1] (2.00ns)   --->   "br label %43" [final_project/matrix_conv.cpp:30]   --->   Operation 1470 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_59 : Operation 1471 [1/1] (0.00ns)   --->   "%a_load_4_0_0_phi = phi i8 [ %a_0_load_12, %branch420 ], [ %a_1_load_24, %branch421 ], [ %a_2_load_36, %branch422 ], [ %a_3_load_36, %branch423 ], [ %a_4_load_36, %branch424 ], [ %a_5_load_36, %branch425 ], [ %a_6_load_36, %branch426 ], [ %a_7_load_36, %branch427 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1471 'phi' 'a_load_4_0_0_phi' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1472 [1/1] (0.00ns)   --->   "%tmp_4 = sext i8 %a_load_4_0_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1472 'sext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1473 [1/1] (4.17ns)   --->   "%tmp_7_4 = mul i16 %tmp_4, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 1473 'mul' 'tmp_7_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1474 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch347 [
    i4 0, label %branch340
    i4 1, label %branch341
    i4 2, label %branch342
    i4 3, label %branch343
    i4 4, label %branch344
    i4 5, label %branch345
    i4 6, label %branch346
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1474 'switch' <Predicate = true> <Delay = 1.36>
ST_59 : Operation 1475 [2/2] (2.32ns)   --->   "%a_6_load_37 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1475 'load' 'a_6_load_37' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 1476 [2/2] (2.32ns)   --->   "%a_5_load_37 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1476 'load' 'a_5_load_37' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 1477 [2/2] (2.32ns)   --->   "%a_4_load_37 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1477 'load' 'a_4_load_37' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 1478 [2/2] (2.32ns)   --->   "%a_3_load_37 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1478 'load' 'a_3_load_37' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 1479 [2/2] (2.32ns)   --->   "%a_2_load_37 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1479 'load' 'a_2_load_37' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 1480 [2/2] (2.32ns)   --->   "%a_1_load_25 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1480 'load' 'a_1_load_25' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 1481 [2/2] (2.32ns)   --->   "%a_0_load_13 = load i8* %a_0_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1481 'load' 'a_0_load_13' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_59 : Operation 1482 [2/2] (2.32ns)   --->   "%a_7_load_37 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1482 'load' 'a_7_load_37' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 60 <SV = 59> <Delay = 8.49>
ST_60 : Operation 1483 [1/2] (2.32ns)   --->   "%a_6_load_37 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1483 'load' 'a_6_load_37' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 1484 [1/1] (2.00ns)   --->   "br label %44" [final_project/matrix_conv.cpp:30]   --->   Operation 1484 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_60 : Operation 1485 [1/2] (2.32ns)   --->   "%a_5_load_37 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1485 'load' 'a_5_load_37' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 1486 [1/1] (2.00ns)   --->   "br label %44" [final_project/matrix_conv.cpp:30]   --->   Operation 1486 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_60 : Operation 1487 [1/2] (2.32ns)   --->   "%a_4_load_37 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1487 'load' 'a_4_load_37' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 1488 [1/1] (2.00ns)   --->   "br label %44" [final_project/matrix_conv.cpp:30]   --->   Operation 1488 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_60 : Operation 1489 [1/2] (2.32ns)   --->   "%a_3_load_37 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1489 'load' 'a_3_load_37' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 1490 [1/1] (2.00ns)   --->   "br label %44" [final_project/matrix_conv.cpp:30]   --->   Operation 1490 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_60 : Operation 1491 [1/2] (2.32ns)   --->   "%a_2_load_37 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1491 'load' 'a_2_load_37' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 1492 [1/1] (2.00ns)   --->   "br label %44" [final_project/matrix_conv.cpp:30]   --->   Operation 1492 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_60 : Operation 1493 [1/2] (2.32ns)   --->   "%a_1_load_25 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1493 'load' 'a_1_load_25' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 1494 [1/1] (2.00ns)   --->   "br label %44" [final_project/matrix_conv.cpp:30]   --->   Operation 1494 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_60 : Operation 1495 [1/2] (2.32ns)   --->   "%a_0_load_13 = load i8* %a_0_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1495 'load' 'a_0_load_13' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 1496 [1/1] (2.00ns)   --->   "br label %44" [final_project/matrix_conv.cpp:30]   --->   Operation 1496 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_60 : Operation 1497 [1/2] (2.32ns)   --->   "%a_7_load_37 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1497 'load' 'a_7_load_37' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 1498 [1/1] (2.00ns)   --->   "br label %44" [final_project/matrix_conv.cpp:30]   --->   Operation 1498 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_60 : Operation 1499 [1/1] (0.00ns)   --->   "%a_load_4_0_1_phi = phi i8 [ %a_0_load_13, %branch340 ], [ %a_1_load_25, %branch341 ], [ %a_2_load_37, %branch342 ], [ %a_3_load_37, %branch343 ], [ %a_4_load_37, %branch344 ], [ %a_5_load_37, %branch345 ], [ %a_6_load_37, %branch346 ], [ %a_7_load_37, %branch347 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1499 'phi' 'a_load_4_0_1_phi' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1500 [1/1] (0.00ns)   --->   "%tmp_4_0_1 = sext i8 %a_load_4_0_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1500 'sext' 'tmp_4_0_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1501 [1/1] (4.17ns)   --->   "%tmp_7_4_0_1 = mul i16 %tmp_4_0_1, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1501 'mul' 'tmp_7_4_0_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1502 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch267 [
    i4 0, label %branch260
    i4 1, label %branch261
    i4 2, label %branch262
    i4 3, label %branch263
    i4 4, label %branch264
    i4 5, label %branch265
    i4 6, label %branch266
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1502 'switch' <Predicate = true> <Delay = 1.36>
ST_60 : Operation 1503 [2/2] (2.32ns)   --->   "%a_6_load_38 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1503 'load' 'a_6_load_38' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 1504 [2/2] (2.32ns)   --->   "%a_5_load_38 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1504 'load' 'a_5_load_38' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 1505 [2/2] (2.32ns)   --->   "%a_4_load_38 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1505 'load' 'a_4_load_38' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 1506 [2/2] (2.32ns)   --->   "%a_3_load_38 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1506 'load' 'a_3_load_38' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 1507 [2/2] (2.32ns)   --->   "%a_2_load_38 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1507 'load' 'a_2_load_38' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 1508 [2/2] (2.32ns)   --->   "%a_1_load_26 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1508 'load' 'a_1_load_26' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 1509 [2/2] (2.32ns)   --->   "%a_0_load_14 = load i8* %a_0_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1509 'load' 'a_0_load_14' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_60 : Operation 1510 [2/2] (2.32ns)   --->   "%a_7_load_38 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1510 'load' 'a_7_load_38' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 61 <SV = 60> <Delay = 8.49>
ST_61 : Operation 1511 [1/2] (2.32ns)   --->   "%a_6_load_38 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1511 'load' 'a_6_load_38' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 1512 [1/1] (2.00ns)   --->   "br label %45" [final_project/matrix_conv.cpp:30]   --->   Operation 1512 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_61 : Operation 1513 [1/2] (2.32ns)   --->   "%a_5_load_38 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1513 'load' 'a_5_load_38' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 1514 [1/1] (2.00ns)   --->   "br label %45" [final_project/matrix_conv.cpp:30]   --->   Operation 1514 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_61 : Operation 1515 [1/2] (2.32ns)   --->   "%a_4_load_38 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1515 'load' 'a_4_load_38' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 1516 [1/1] (2.00ns)   --->   "br label %45" [final_project/matrix_conv.cpp:30]   --->   Operation 1516 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_61 : Operation 1517 [1/2] (2.32ns)   --->   "%a_3_load_38 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1517 'load' 'a_3_load_38' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 1518 [1/1] (2.00ns)   --->   "br label %45" [final_project/matrix_conv.cpp:30]   --->   Operation 1518 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_61 : Operation 1519 [1/2] (2.32ns)   --->   "%a_2_load_38 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1519 'load' 'a_2_load_38' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 1520 [1/1] (2.00ns)   --->   "br label %45" [final_project/matrix_conv.cpp:30]   --->   Operation 1520 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_61 : Operation 1521 [1/2] (2.32ns)   --->   "%a_1_load_26 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1521 'load' 'a_1_load_26' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 1522 [1/1] (2.00ns)   --->   "br label %45" [final_project/matrix_conv.cpp:30]   --->   Operation 1522 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_61 : Operation 1523 [1/2] (2.32ns)   --->   "%a_0_load_14 = load i8* %a_0_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1523 'load' 'a_0_load_14' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 1524 [1/1] (2.00ns)   --->   "br label %45" [final_project/matrix_conv.cpp:30]   --->   Operation 1524 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_61 : Operation 1525 [1/2] (2.32ns)   --->   "%a_7_load_38 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1525 'load' 'a_7_load_38' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 1526 [1/1] (2.00ns)   --->   "br label %45" [final_project/matrix_conv.cpp:30]   --->   Operation 1526 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_61 : Operation 1527 [1/1] (0.00ns)   --->   "%a_load_4_0_2_phi = phi i8 [ %a_0_load_14, %branch260 ], [ %a_1_load_26, %branch261 ], [ %a_2_load_38, %branch262 ], [ %a_3_load_38, %branch263 ], [ %a_4_load_38, %branch264 ], [ %a_5_load_38, %branch265 ], [ %a_6_load_38, %branch266 ], [ %a_7_load_38, %branch267 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1527 'phi' 'a_load_4_0_2_phi' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1528 [1/1] (0.00ns)   --->   "%tmp_4_0_2 = sext i8 %a_load_4_0_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1528 'sext' 'tmp_4_0_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1529 [1/1] (4.17ns)   --->   "%tmp_7_4_0_2 = mul i16 %tmp_4_0_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1529 'mul' 'tmp_7_4_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1530 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch398 [
    i4 0, label %branch391
    i4 1, label %branch392
    i4 2, label %branch393
    i4 3, label %branch394
    i4 4, label %branch395
    i4 5, label %branch396
    i4 6, label %branch397
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1530 'switch' <Predicate = true> <Delay = 1.36>
ST_61 : Operation 1531 [2/2] (2.32ns)   --->   "%a_7_load_39 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1531 'load' 'a_7_load_39' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 1532 [2/2] (2.32ns)   --->   "%a_6_load_39 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1532 'load' 'a_6_load_39' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 1533 [2/2] (2.32ns)   --->   "%a_5_load_39 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1533 'load' 'a_5_load_39' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 1534 [2/2] (2.32ns)   --->   "%a_4_load_39 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1534 'load' 'a_4_load_39' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 1535 [2/2] (2.32ns)   --->   "%a_3_load_39 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1535 'load' 'a_3_load_39' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 1536 [2/2] (2.32ns)   --->   "%a_2_load_39 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1536 'load' 'a_2_load_39' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 1537 [2/2] (2.32ns)   --->   "%a_1_load_27 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1537 'load' 'a_1_load_27' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_61 : Operation 1538 [2/2] (2.32ns)   --->   "%a_8_load_24 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1538 'load' 'a_8_load_24' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 62 <SV = 61> <Delay = 8.49>
ST_62 : Operation 1539 [1/2] (2.32ns)   --->   "%a_7_load_39 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1539 'load' 'a_7_load_39' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_62 : Operation 1540 [1/1] (2.00ns)   --->   "br label %46" [final_project/matrix_conv.cpp:30]   --->   Operation 1540 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_62 : Operation 1541 [1/2] (2.32ns)   --->   "%a_6_load_39 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1541 'load' 'a_6_load_39' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_62 : Operation 1542 [1/1] (2.00ns)   --->   "br label %46" [final_project/matrix_conv.cpp:30]   --->   Operation 1542 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_62 : Operation 1543 [1/2] (2.32ns)   --->   "%a_5_load_39 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1543 'load' 'a_5_load_39' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_62 : Operation 1544 [1/1] (2.00ns)   --->   "br label %46" [final_project/matrix_conv.cpp:30]   --->   Operation 1544 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_62 : Operation 1545 [1/2] (2.32ns)   --->   "%a_4_load_39 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1545 'load' 'a_4_load_39' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_62 : Operation 1546 [1/1] (2.00ns)   --->   "br label %46" [final_project/matrix_conv.cpp:30]   --->   Operation 1546 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_62 : Operation 1547 [1/2] (2.32ns)   --->   "%a_3_load_39 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1547 'load' 'a_3_load_39' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_62 : Operation 1548 [1/1] (2.00ns)   --->   "br label %46" [final_project/matrix_conv.cpp:30]   --->   Operation 1548 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_62 : Operation 1549 [1/2] (2.32ns)   --->   "%a_2_load_39 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1549 'load' 'a_2_load_39' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_62 : Operation 1550 [1/1] (2.00ns)   --->   "br label %46" [final_project/matrix_conv.cpp:30]   --->   Operation 1550 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_62 : Operation 1551 [1/2] (2.32ns)   --->   "%a_1_load_27 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1551 'load' 'a_1_load_27' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_62 : Operation 1552 [1/1] (2.00ns)   --->   "br label %46" [final_project/matrix_conv.cpp:30]   --->   Operation 1552 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_62 : Operation 1553 [1/2] (2.32ns)   --->   "%a_8_load_24 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1553 'load' 'a_8_load_24' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_62 : Operation 1554 [1/1] (2.00ns)   --->   "br label %46" [final_project/matrix_conv.cpp:30]   --->   Operation 1554 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_62 : Operation 1555 [1/1] (0.00ns)   --->   "%a_load_4_1_0_phi = phi i8 [ %a_1_load_27, %branch391 ], [ %a_2_load_39, %branch392 ], [ %a_3_load_39, %branch393 ], [ %a_4_load_39, %branch394 ], [ %a_5_load_39, %branch395 ], [ %a_6_load_39, %branch396 ], [ %a_7_load_39, %branch397 ], [ %a_8_load_24, %branch398 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1555 'phi' 'a_load_4_1_0_phi' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1556 [1/1] (0.00ns)   --->   "%tmp_4_1 = sext i8 %a_load_4_1_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1556 'sext' 'tmp_4_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1557 [1/1] (4.17ns)   --->   "%tmp_7_4_1 = mul i16 %tmp_4_1, %tmp_3_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1557 'mul' 'tmp_7_4_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1558 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch318 [
    i4 0, label %branch311
    i4 1, label %branch312
    i4 2, label %branch313
    i4 3, label %branch314
    i4 4, label %branch315
    i4 5, label %branch316
    i4 6, label %branch317
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1558 'switch' <Predicate = true> <Delay = 1.36>
ST_62 : Operation 1559 [2/2] (2.32ns)   --->   "%a_7_load_40 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1559 'load' 'a_7_load_40' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_62 : Operation 1560 [2/2] (2.32ns)   --->   "%a_6_load_40 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1560 'load' 'a_6_load_40' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_62 : Operation 1561 [2/2] (2.32ns)   --->   "%a_5_load_40 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1561 'load' 'a_5_load_40' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_62 : Operation 1562 [2/2] (2.32ns)   --->   "%a_4_load_40 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1562 'load' 'a_4_load_40' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_62 : Operation 1563 [2/2] (2.32ns)   --->   "%a_3_load_40 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1563 'load' 'a_3_load_40' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_62 : Operation 1564 [2/2] (2.32ns)   --->   "%a_2_load_40 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1564 'load' 'a_2_load_40' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_62 : Operation 1565 [2/2] (2.32ns)   --->   "%a_1_load_28 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1565 'load' 'a_1_load_28' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_62 : Operation 1566 [2/2] (2.32ns)   --->   "%a_8_load_25 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1566 'load' 'a_8_load_25' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 63 <SV = 62> <Delay = 8.49>
ST_63 : Operation 1567 [1/2] (2.32ns)   --->   "%a_7_load_40 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1567 'load' 'a_7_load_40' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_63 : Operation 1568 [1/1] (2.00ns)   --->   "br label %47" [final_project/matrix_conv.cpp:30]   --->   Operation 1568 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_63 : Operation 1569 [1/2] (2.32ns)   --->   "%a_6_load_40 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1569 'load' 'a_6_load_40' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_63 : Operation 1570 [1/1] (2.00ns)   --->   "br label %47" [final_project/matrix_conv.cpp:30]   --->   Operation 1570 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_63 : Operation 1571 [1/2] (2.32ns)   --->   "%a_5_load_40 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1571 'load' 'a_5_load_40' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_63 : Operation 1572 [1/1] (2.00ns)   --->   "br label %47" [final_project/matrix_conv.cpp:30]   --->   Operation 1572 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_63 : Operation 1573 [1/2] (2.32ns)   --->   "%a_4_load_40 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1573 'load' 'a_4_load_40' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_63 : Operation 1574 [1/1] (2.00ns)   --->   "br label %47" [final_project/matrix_conv.cpp:30]   --->   Operation 1574 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_63 : Operation 1575 [1/2] (2.32ns)   --->   "%a_3_load_40 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1575 'load' 'a_3_load_40' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_63 : Operation 1576 [1/1] (2.00ns)   --->   "br label %47" [final_project/matrix_conv.cpp:30]   --->   Operation 1576 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_63 : Operation 1577 [1/2] (2.32ns)   --->   "%a_2_load_40 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1577 'load' 'a_2_load_40' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_63 : Operation 1578 [1/1] (2.00ns)   --->   "br label %47" [final_project/matrix_conv.cpp:30]   --->   Operation 1578 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_63 : Operation 1579 [1/2] (2.32ns)   --->   "%a_1_load_28 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1579 'load' 'a_1_load_28' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_63 : Operation 1580 [1/1] (2.00ns)   --->   "br label %47" [final_project/matrix_conv.cpp:30]   --->   Operation 1580 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_63 : Operation 1581 [1/2] (2.32ns)   --->   "%a_8_load_25 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1581 'load' 'a_8_load_25' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_63 : Operation 1582 [1/1] (2.00ns)   --->   "br label %47" [final_project/matrix_conv.cpp:30]   --->   Operation 1582 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_63 : Operation 1583 [1/1] (0.00ns)   --->   "%a_load_4_1_1_phi = phi i8 [ %a_1_load_28, %branch311 ], [ %a_2_load_40, %branch312 ], [ %a_3_load_40, %branch313 ], [ %a_4_load_40, %branch314 ], [ %a_5_load_40, %branch315 ], [ %a_6_load_40, %branch316 ], [ %a_7_load_40, %branch317 ], [ %a_8_load_25, %branch318 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1583 'phi' 'a_load_4_1_1_phi' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1584 [1/1] (0.00ns)   --->   "%tmp_4_1_1 = sext i8 %a_load_4_1_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1584 'sext' 'tmp_4_1_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1585 [1/1] (4.17ns)   --->   "%tmp_7_4_1_1 = mul i16 %tmp_4_1_1, %tmp_3_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1585 'mul' 'tmp_7_4_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1586 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch238 [
    i4 0, label %branch231
    i4 1, label %branch232
    i4 2, label %branch233
    i4 3, label %branch234
    i4 4, label %branch235
    i4 5, label %branch236
    i4 6, label %branch237
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1586 'switch' <Predicate = true> <Delay = 1.36>
ST_63 : Operation 1587 [2/2] (2.32ns)   --->   "%a_7_load_41 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1587 'load' 'a_7_load_41' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_63 : Operation 1588 [2/2] (2.32ns)   --->   "%a_6_load_41 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1588 'load' 'a_6_load_41' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_63 : Operation 1589 [2/2] (2.32ns)   --->   "%a_5_load_41 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1589 'load' 'a_5_load_41' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_63 : Operation 1590 [2/2] (2.32ns)   --->   "%a_4_load_41 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1590 'load' 'a_4_load_41' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_63 : Operation 1591 [2/2] (2.32ns)   --->   "%a_3_load_41 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1591 'load' 'a_3_load_41' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_63 : Operation 1592 [2/2] (2.32ns)   --->   "%a_2_load_41 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1592 'load' 'a_2_load_41' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_63 : Operation 1593 [2/2] (2.32ns)   --->   "%a_1_load_29 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1593 'load' 'a_1_load_29' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_63 : Operation 1594 [2/2] (2.32ns)   --->   "%a_8_load_26 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1594 'load' 'a_8_load_26' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 64 <SV = 63> <Delay = 8.49>
ST_64 : Operation 1595 [1/2] (2.32ns)   --->   "%a_7_load_41 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1595 'load' 'a_7_load_41' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_64 : Operation 1596 [1/1] (2.00ns)   --->   "br label %48" [final_project/matrix_conv.cpp:30]   --->   Operation 1596 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_64 : Operation 1597 [1/2] (2.32ns)   --->   "%a_6_load_41 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1597 'load' 'a_6_load_41' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_64 : Operation 1598 [1/1] (2.00ns)   --->   "br label %48" [final_project/matrix_conv.cpp:30]   --->   Operation 1598 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_64 : Operation 1599 [1/2] (2.32ns)   --->   "%a_5_load_41 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1599 'load' 'a_5_load_41' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_64 : Operation 1600 [1/1] (2.00ns)   --->   "br label %48" [final_project/matrix_conv.cpp:30]   --->   Operation 1600 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_64 : Operation 1601 [1/2] (2.32ns)   --->   "%a_4_load_41 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1601 'load' 'a_4_load_41' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_64 : Operation 1602 [1/1] (2.00ns)   --->   "br label %48" [final_project/matrix_conv.cpp:30]   --->   Operation 1602 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_64 : Operation 1603 [1/2] (2.32ns)   --->   "%a_3_load_41 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1603 'load' 'a_3_load_41' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_64 : Operation 1604 [1/1] (2.00ns)   --->   "br label %48" [final_project/matrix_conv.cpp:30]   --->   Operation 1604 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_64 : Operation 1605 [1/2] (2.32ns)   --->   "%a_2_load_41 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1605 'load' 'a_2_load_41' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_64 : Operation 1606 [1/1] (2.00ns)   --->   "br label %48" [final_project/matrix_conv.cpp:30]   --->   Operation 1606 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_64 : Operation 1607 [1/2] (2.32ns)   --->   "%a_1_load_29 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1607 'load' 'a_1_load_29' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_64 : Operation 1608 [1/1] (2.00ns)   --->   "br label %48" [final_project/matrix_conv.cpp:30]   --->   Operation 1608 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_64 : Operation 1609 [1/2] (2.32ns)   --->   "%a_8_load_26 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1609 'load' 'a_8_load_26' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_64 : Operation 1610 [1/1] (2.00ns)   --->   "br label %48" [final_project/matrix_conv.cpp:30]   --->   Operation 1610 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_64 : Operation 1611 [1/1] (0.00ns)   --->   "%a_load_4_1_2_phi = phi i8 [ %a_1_load_29, %branch231 ], [ %a_2_load_41, %branch232 ], [ %a_3_load_41, %branch233 ], [ %a_4_load_41, %branch234 ], [ %a_5_load_41, %branch235 ], [ %a_6_load_41, %branch236 ], [ %a_7_load_41, %branch237 ], [ %a_8_load_26, %branch238 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1611 'phi' 'a_load_4_1_2_phi' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1612 [1/1] (0.00ns)   --->   "%tmp_4_1_2 = sext i8 %a_load_4_1_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1612 'sext' 'tmp_4_1_2' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1613 [1/1] (4.17ns)   --->   "%tmp_7_4_1_2 = mul i16 %tmp_4_1_2, %tmp_3_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1613 'mul' 'tmp_7_4_1_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1614 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch369 [
    i4 0, label %branch362
    i4 1, label %branch363
    i4 2, label %branch364
    i4 3, label %branch365
    i4 4, label %branch366
    i4 5, label %branch367
    i4 6, label %branch368
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1614 'switch' <Predicate = true> <Delay = 1.36>
ST_64 : Operation 1615 [2/2] (2.32ns)   --->   "%a_8_load_27 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1615 'load' 'a_8_load_27' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_64 : Operation 1616 [2/2] (2.32ns)   --->   "%a_7_load_42 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1616 'load' 'a_7_load_42' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_64 : Operation 1617 [2/2] (2.32ns)   --->   "%a_6_load_42 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1617 'load' 'a_6_load_42' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_64 : Operation 1618 [2/2] (2.32ns)   --->   "%a_5_load_42 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1618 'load' 'a_5_load_42' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_64 : Operation 1619 [2/2] (2.32ns)   --->   "%a_4_load_42 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1619 'load' 'a_4_load_42' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_64 : Operation 1620 [2/2] (2.32ns)   --->   "%a_3_load_42 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1620 'load' 'a_3_load_42' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_64 : Operation 1621 [2/2] (2.32ns)   --->   "%a_2_load_42 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1621 'load' 'a_2_load_42' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_64 : Operation 1622 [2/2] (2.32ns)   --->   "%a_9_load_12 = load i8* %a_9_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1622 'load' 'a_9_load_12' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 65 <SV = 64> <Delay = 8.49>
ST_65 : Operation 1623 [1/2] (2.32ns)   --->   "%a_8_load_27 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1623 'load' 'a_8_load_27' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_65 : Operation 1624 [1/1] (2.00ns)   --->   "br label %49" [final_project/matrix_conv.cpp:30]   --->   Operation 1624 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_65 : Operation 1625 [1/2] (2.32ns)   --->   "%a_7_load_42 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1625 'load' 'a_7_load_42' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_65 : Operation 1626 [1/1] (2.00ns)   --->   "br label %49" [final_project/matrix_conv.cpp:30]   --->   Operation 1626 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_65 : Operation 1627 [1/2] (2.32ns)   --->   "%a_6_load_42 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1627 'load' 'a_6_load_42' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_65 : Operation 1628 [1/1] (2.00ns)   --->   "br label %49" [final_project/matrix_conv.cpp:30]   --->   Operation 1628 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_65 : Operation 1629 [1/2] (2.32ns)   --->   "%a_5_load_42 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1629 'load' 'a_5_load_42' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_65 : Operation 1630 [1/1] (2.00ns)   --->   "br label %49" [final_project/matrix_conv.cpp:30]   --->   Operation 1630 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_65 : Operation 1631 [1/2] (2.32ns)   --->   "%a_4_load_42 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1631 'load' 'a_4_load_42' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_65 : Operation 1632 [1/1] (2.00ns)   --->   "br label %49" [final_project/matrix_conv.cpp:30]   --->   Operation 1632 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_65 : Operation 1633 [1/2] (2.32ns)   --->   "%a_3_load_42 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1633 'load' 'a_3_load_42' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_65 : Operation 1634 [1/1] (2.00ns)   --->   "br label %49" [final_project/matrix_conv.cpp:30]   --->   Operation 1634 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_65 : Operation 1635 [1/2] (2.32ns)   --->   "%a_2_load_42 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1635 'load' 'a_2_load_42' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_65 : Operation 1636 [1/1] (2.00ns)   --->   "br label %49" [final_project/matrix_conv.cpp:30]   --->   Operation 1636 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_65 : Operation 1637 [1/2] (2.32ns)   --->   "%a_9_load_12 = load i8* %a_9_addr_4, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1637 'load' 'a_9_load_12' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_65 : Operation 1638 [1/1] (2.00ns)   --->   "br label %49" [final_project/matrix_conv.cpp:30]   --->   Operation 1638 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_65 : Operation 1639 [1/1] (0.00ns)   --->   "%a_load_4_2_0_phi = phi i8 [ %a_2_load_42, %branch362 ], [ %a_3_load_42, %branch363 ], [ %a_4_load_42, %branch364 ], [ %a_5_load_42, %branch365 ], [ %a_6_load_42, %branch366 ], [ %a_7_load_42, %branch367 ], [ %a_8_load_27, %branch368 ], [ %a_9_load_12, %branch369 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1639 'phi' 'a_load_4_2_0_phi' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1640 [1/1] (0.00ns)   --->   "%tmp_4_2 = sext i8 %a_load_4_2_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1640 'sext' 'tmp_4_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1641 [1/1] (4.17ns)   --->   "%tmp_7_4_2 = mul i16 %tmp_4_2, %tmp_3_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1641 'mul' 'tmp_7_4_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1642 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch289 [
    i4 0, label %branch282
    i4 1, label %branch283
    i4 2, label %branch284
    i4 3, label %branch285
    i4 4, label %branch286
    i4 5, label %branch287
    i4 6, label %branch288
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1642 'switch' <Predicate = true> <Delay = 1.36>
ST_65 : Operation 1643 [2/2] (2.32ns)   --->   "%a_8_load_28 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1643 'load' 'a_8_load_28' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_65 : Operation 1644 [2/2] (2.32ns)   --->   "%a_7_load_43 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1644 'load' 'a_7_load_43' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_65 : Operation 1645 [2/2] (2.32ns)   --->   "%a_6_load_43 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1645 'load' 'a_6_load_43' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_65 : Operation 1646 [2/2] (2.32ns)   --->   "%a_5_load_43 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1646 'load' 'a_5_load_43' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_65 : Operation 1647 [2/2] (2.32ns)   --->   "%a_4_load_43 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1647 'load' 'a_4_load_43' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_65 : Operation 1648 [2/2] (2.32ns)   --->   "%a_3_load_43 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1648 'load' 'a_3_load_43' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_65 : Operation 1649 [2/2] (2.32ns)   --->   "%a_2_load_43 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1649 'load' 'a_2_load_43' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_65 : Operation 1650 [2/2] (2.32ns)   --->   "%a_9_load_13 = load i8* %a_9_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1650 'load' 'a_9_load_13' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 66 <SV = 65> <Delay = 8.49>
ST_66 : Operation 1651 [1/2] (2.32ns)   --->   "%a_8_load_28 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1651 'load' 'a_8_load_28' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_66 : Operation 1652 [1/1] (2.00ns)   --->   "br label %50" [final_project/matrix_conv.cpp:30]   --->   Operation 1652 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_66 : Operation 1653 [1/2] (2.32ns)   --->   "%a_7_load_43 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1653 'load' 'a_7_load_43' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_66 : Operation 1654 [1/1] (2.00ns)   --->   "br label %50" [final_project/matrix_conv.cpp:30]   --->   Operation 1654 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_66 : Operation 1655 [1/2] (2.32ns)   --->   "%a_6_load_43 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1655 'load' 'a_6_load_43' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_66 : Operation 1656 [1/1] (2.00ns)   --->   "br label %50" [final_project/matrix_conv.cpp:30]   --->   Operation 1656 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_66 : Operation 1657 [1/2] (2.32ns)   --->   "%a_5_load_43 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1657 'load' 'a_5_load_43' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_66 : Operation 1658 [1/1] (2.00ns)   --->   "br label %50" [final_project/matrix_conv.cpp:30]   --->   Operation 1658 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_66 : Operation 1659 [1/2] (2.32ns)   --->   "%a_4_load_43 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1659 'load' 'a_4_load_43' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_66 : Operation 1660 [1/1] (2.00ns)   --->   "br label %50" [final_project/matrix_conv.cpp:30]   --->   Operation 1660 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_66 : Operation 1661 [1/2] (2.32ns)   --->   "%a_3_load_43 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1661 'load' 'a_3_load_43' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_66 : Operation 1662 [1/1] (2.00ns)   --->   "br label %50" [final_project/matrix_conv.cpp:30]   --->   Operation 1662 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_66 : Operation 1663 [1/2] (2.32ns)   --->   "%a_2_load_43 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1663 'load' 'a_2_load_43' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_66 : Operation 1664 [1/1] (2.00ns)   --->   "br label %50" [final_project/matrix_conv.cpp:30]   --->   Operation 1664 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_66 : Operation 1665 [1/2] (2.32ns)   --->   "%a_9_load_13 = load i8* %a_9_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1665 'load' 'a_9_load_13' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_66 : Operation 1666 [1/1] (2.00ns)   --->   "br label %50" [final_project/matrix_conv.cpp:30]   --->   Operation 1666 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_66 : Operation 1667 [1/1] (0.00ns)   --->   "%a_load_4_2_1_phi = phi i8 [ %a_2_load_43, %branch282 ], [ %a_3_load_43, %branch283 ], [ %a_4_load_43, %branch284 ], [ %a_5_load_43, %branch285 ], [ %a_6_load_43, %branch286 ], [ %a_7_load_43, %branch287 ], [ %a_8_load_28, %branch288 ], [ %a_9_load_13, %branch289 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1667 'phi' 'a_load_4_2_1_phi' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1668 [1/1] (0.00ns)   --->   "%tmp_4_2_1 = sext i8 %a_load_4_2_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1668 'sext' 'tmp_4_2_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1669 [1/1] (4.17ns)   --->   "%tmp_7_4_2_1 = mul i16 %tmp_4_2_1, %tmp_3_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1669 'mul' 'tmp_7_4_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1670 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch209 [
    i4 0, label %branch202
    i4 1, label %branch203
    i4 2, label %branch204
    i4 3, label %branch205
    i4 4, label %branch206
    i4 5, label %branch207
    i4 6, label %branch208
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1670 'switch' <Predicate = true> <Delay = 1.36>
ST_66 : Operation 1671 [2/2] (2.32ns)   --->   "%a_8_load_29 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1671 'load' 'a_8_load_29' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_66 : Operation 1672 [2/2] (2.32ns)   --->   "%a_7_load_44 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1672 'load' 'a_7_load_44' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_66 : Operation 1673 [2/2] (2.32ns)   --->   "%a_6_load_44 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1673 'load' 'a_6_load_44' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_66 : Operation 1674 [2/2] (2.32ns)   --->   "%a_5_load_44 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1674 'load' 'a_5_load_44' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_66 : Operation 1675 [2/2] (2.32ns)   --->   "%a_4_load_44 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1675 'load' 'a_4_load_44' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_66 : Operation 1676 [2/2] (2.32ns)   --->   "%a_3_load_44 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1676 'load' 'a_3_load_44' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_66 : Operation 1677 [2/2] (2.32ns)   --->   "%a_2_load_44 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1677 'load' 'a_2_load_44' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_66 : Operation 1678 [2/2] (2.32ns)   --->   "%a_9_load_14 = load i8* %a_9_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1678 'load' 'a_9_load_14' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 67 <SV = 66> <Delay = 2.32>
ST_67 : Operation 1679 [1/2] (2.32ns)   --->   "%a_8_load_29 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1679 'load' 'a_8_load_29' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_67 : Operation 1680 [1/1] (2.00ns)   --->   "br label %51" [final_project/matrix_conv.cpp:30]   --->   Operation 1680 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_67 : Operation 1681 [1/2] (2.32ns)   --->   "%a_7_load_44 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1681 'load' 'a_7_load_44' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_67 : Operation 1682 [1/1] (2.00ns)   --->   "br label %51" [final_project/matrix_conv.cpp:30]   --->   Operation 1682 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_67 : Operation 1683 [1/2] (2.32ns)   --->   "%a_6_load_44 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1683 'load' 'a_6_load_44' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_67 : Operation 1684 [1/1] (2.00ns)   --->   "br label %51" [final_project/matrix_conv.cpp:30]   --->   Operation 1684 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_67 : Operation 1685 [1/2] (2.32ns)   --->   "%a_5_load_44 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1685 'load' 'a_5_load_44' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_67 : Operation 1686 [1/1] (2.00ns)   --->   "br label %51" [final_project/matrix_conv.cpp:30]   --->   Operation 1686 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_67 : Operation 1687 [1/2] (2.32ns)   --->   "%a_4_load_44 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1687 'load' 'a_4_load_44' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_67 : Operation 1688 [1/1] (2.00ns)   --->   "br label %51" [final_project/matrix_conv.cpp:30]   --->   Operation 1688 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_67 : Operation 1689 [1/2] (2.32ns)   --->   "%a_3_load_44 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1689 'load' 'a_3_load_44' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_67 : Operation 1690 [1/1] (2.00ns)   --->   "br label %51" [final_project/matrix_conv.cpp:30]   --->   Operation 1690 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_67 : Operation 1691 [1/2] (2.32ns)   --->   "%a_2_load_44 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1691 'load' 'a_2_load_44' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_67 : Operation 1692 [1/1] (2.00ns)   --->   "br label %51" [final_project/matrix_conv.cpp:30]   --->   Operation 1692 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_67 : Operation 1693 [1/2] (2.32ns)   --->   "%a_9_load_14 = load i8* %a_9_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1693 'load' 'a_9_load_14' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_67 : Operation 1694 [1/1] (2.00ns)   --->   "br label %51" [final_project/matrix_conv.cpp:30]   --->   Operation 1694 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>

State 68 <SV = 67> <Delay = 8.45>
ST_68 : Operation 1695 [1/1] (0.00ns)   --->   "%a_load_4_2_2_phi = phi i8 [ %a_2_load_44, %branch202 ], [ %a_3_load_44, %branch203 ], [ %a_4_load_44, %branch204 ], [ %a_5_load_44, %branch205 ], [ %a_6_load_44, %branch206 ], [ %a_7_load_44, %branch207 ], [ %a_8_load_29, %branch208 ], [ %a_9_load_14, %branch209 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1695 'phi' 'a_load_4_2_2_phi' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1696 [1/1] (0.00ns)   --->   "%tmp_4_2_2 = sext i8 %a_load_4_2_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1696 'sext' 'tmp_4_2_2' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1697 [1/1] (3.36ns) (grouped into DSP with root node tmp32)   --->   "%tmp_7_4_2_2 = mul i16 %tmp_4_2_2, %tmp_3_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1697 'mul' 'tmp_7_4_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 1698 [1/1] (2.07ns)   --->   "%tmp28 = add i16 %tmp_7_4_2, %tmp_7_4_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1698 'add' 'tmp28' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1699 [1/1] (2.07ns)   --->   "%tmp29 = add i16 %tmp_7_4_1_2, %tmp_7_4_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1699 'add' 'tmp29' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1700 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp32 = add i16 %tmp_7_4_0_2, %tmp_7_4_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1700 'add' 'tmp32' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 1701 [1/1] (2.07ns)   --->   "%tmp33 = add i16 %tmp32, %tmp_7_4_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1701 'add' 'tmp33' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.80>
ST_69 : Operation 1702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp30 = add i16 %tmp29, %tmp28" [final_project/matrix_conv.cpp:30]   --->   Operation 1702 'add' 'tmp30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 1703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp31 = add i16 %tmp_7_4_0_1, %tmp_7_4" [final_project/matrix_conv.cpp:30]   --->   Operation 1703 'add' 'tmp31' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 1704 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp34 = add i16 %tmp33, %tmp31" [final_project/matrix_conv.cpp:30]   --->   Operation 1704 'add' 'tmp34' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 1705 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_4_2_2 = add i16 %tmp34, %tmp30" [final_project/matrix_conv.cpp:30]   --->   Operation 1705 'add' 'sum_2_4_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 1706 [1/1] (1.36ns)   --->   "switch i3 %tmp_1, label %branch31175 [
    i3 0, label %branch24168
    i3 1, label %branch25169
    i3 2, label %branch26170
    i3 3, label %branch27171
    i3 -4, label %branch28172
    i3 -3, label %branch29173
    i3 -2, label %branch30174
  ]" [final_project/matrix_conv.cpp:33]   --->   Operation 1706 'switch' <Predicate = true> <Delay = 1.36>

State 70 <SV = 69> <Delay = 2.32>
ST_70 : Operation 1707 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_2_2, i16* %res_6_addr_4, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1707 'store' <Predicate = (tmp_1 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_70 : Operation 1708 [1/1] (0.00ns)   --->   "br label %52" [final_project/matrix_conv.cpp:33]   --->   Operation 1708 'br' <Predicate = (tmp_1 == 6)> <Delay = 0.00>
ST_70 : Operation 1709 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_2_2, i16* %res_5_addr_4, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1709 'store' <Predicate = (tmp_1 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_70 : Operation 1710 [1/1] (0.00ns)   --->   "br label %52" [final_project/matrix_conv.cpp:33]   --->   Operation 1710 'br' <Predicate = (tmp_1 == 5)> <Delay = 0.00>
ST_70 : Operation 1711 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_2_2, i16* %res_4_addr_4, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1711 'store' <Predicate = (tmp_1 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_70 : Operation 1712 [1/1] (0.00ns)   --->   "br label %52" [final_project/matrix_conv.cpp:33]   --->   Operation 1712 'br' <Predicate = (tmp_1 == 4)> <Delay = 0.00>
ST_70 : Operation 1713 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_2_2, i16* %res_3_addr_4, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1713 'store' <Predicate = (tmp_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_70 : Operation 1714 [1/1] (0.00ns)   --->   "br label %52" [final_project/matrix_conv.cpp:33]   --->   Operation 1714 'br' <Predicate = (tmp_1 == 3)> <Delay = 0.00>
ST_70 : Operation 1715 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_2_2, i16* %res_2_addr_4, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1715 'store' <Predicate = (tmp_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_70 : Operation 1716 [1/1] (0.00ns)   --->   "br label %52" [final_project/matrix_conv.cpp:33]   --->   Operation 1716 'br' <Predicate = (tmp_1 == 2)> <Delay = 0.00>
ST_70 : Operation 1717 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_2_2, i16* %res_1_addr_4, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1717 'store' <Predicate = (tmp_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_70 : Operation 1718 [1/1] (0.00ns)   --->   "br label %52" [final_project/matrix_conv.cpp:33]   --->   Operation 1718 'br' <Predicate = (tmp_1 == 1)> <Delay = 0.00>
ST_70 : Operation 1719 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_2_2, i16* %res_0_addr_4, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1719 'store' <Predicate = (tmp_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_70 : Operation 1720 [1/1] (0.00ns)   --->   "br label %52" [final_project/matrix_conv.cpp:33]   --->   Operation 1720 'br' <Predicate = (tmp_1 == 0)> <Delay = 0.00>
ST_70 : Operation 1721 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_2_2, i16* %res_7_addr_4, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1721 'store' <Predicate = (tmp_1 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_70 : Operation 1722 [1/1] (0.00ns)   --->   "br label %52" [final_project/matrix_conv.cpp:33]   --->   Operation 1722 'br' <Predicate = (tmp_1 == 7)> <Delay = 0.00>
ST_70 : Operation 1723 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch337 [
    i4 0, label %branch330
    i4 1, label %branch331
    i4 2, label %branch332
    i4 3, label %branch333
    i4 4, label %branch334
    i4 5, label %branch335
    i4 6, label %branch336
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1723 'switch' <Predicate = true> <Delay = 1.36>
ST_70 : Operation 1724 [2/2] (2.32ns)   --->   "%a_6_load_45 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1724 'load' 'a_6_load_45' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_70 : Operation 1725 [2/2] (2.32ns)   --->   "%a_5_load_45 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1725 'load' 'a_5_load_45' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_70 : Operation 1726 [2/2] (2.32ns)   --->   "%a_4_load_45 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1726 'load' 'a_4_load_45' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_70 : Operation 1727 [2/2] (2.32ns)   --->   "%a_3_load_45 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1727 'load' 'a_3_load_45' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_70 : Operation 1728 [2/2] (2.32ns)   --->   "%a_2_load_45 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1728 'load' 'a_2_load_45' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_70 : Operation 1729 [2/2] (2.32ns)   --->   "%a_1_load_30 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1729 'load' 'a_1_load_30' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_70 : Operation 1730 [2/2] (2.32ns)   --->   "%a_0_load_15 = load i8* %a_0_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1730 'load' 'a_0_load_15' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_70 : Operation 1731 [2/2] (2.32ns)   --->   "%a_7_load_45 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1731 'load' 'a_7_load_45' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 71 <SV = 70> <Delay = 8.49>
ST_71 : Operation 1732 [1/2] (2.32ns)   --->   "%a_6_load_45 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1732 'load' 'a_6_load_45' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_71 : Operation 1733 [1/1] (2.00ns)   --->   "br label %53" [final_project/matrix_conv.cpp:30]   --->   Operation 1733 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_71 : Operation 1734 [1/2] (2.32ns)   --->   "%a_5_load_45 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1734 'load' 'a_5_load_45' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_71 : Operation 1735 [1/1] (2.00ns)   --->   "br label %53" [final_project/matrix_conv.cpp:30]   --->   Operation 1735 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_71 : Operation 1736 [1/2] (2.32ns)   --->   "%a_4_load_45 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1736 'load' 'a_4_load_45' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_71 : Operation 1737 [1/1] (2.00ns)   --->   "br label %53" [final_project/matrix_conv.cpp:30]   --->   Operation 1737 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_71 : Operation 1738 [1/2] (2.32ns)   --->   "%a_3_load_45 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1738 'load' 'a_3_load_45' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_71 : Operation 1739 [1/1] (2.00ns)   --->   "br label %53" [final_project/matrix_conv.cpp:30]   --->   Operation 1739 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_71 : Operation 1740 [1/2] (2.32ns)   --->   "%a_2_load_45 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1740 'load' 'a_2_load_45' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_71 : Operation 1741 [1/1] (2.00ns)   --->   "br label %53" [final_project/matrix_conv.cpp:30]   --->   Operation 1741 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_71 : Operation 1742 [1/2] (2.32ns)   --->   "%a_1_load_30 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1742 'load' 'a_1_load_30' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_71 : Operation 1743 [1/1] (2.00ns)   --->   "br label %53" [final_project/matrix_conv.cpp:30]   --->   Operation 1743 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_71 : Operation 1744 [1/2] (2.32ns)   --->   "%a_0_load_15 = load i8* %a_0_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1744 'load' 'a_0_load_15' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_71 : Operation 1745 [1/1] (2.00ns)   --->   "br label %53" [final_project/matrix_conv.cpp:30]   --->   Operation 1745 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_71 : Operation 1746 [1/2] (2.32ns)   --->   "%a_7_load_45 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1746 'load' 'a_7_load_45' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_71 : Operation 1747 [1/1] (2.00ns)   --->   "br label %53" [final_project/matrix_conv.cpp:30]   --->   Operation 1747 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_71 : Operation 1748 [1/1] (0.00ns)   --->   "%a_load_5_0_0_phi = phi i8 [ %a_0_load_15, %branch330 ], [ %a_1_load_30, %branch331 ], [ %a_2_load_45, %branch332 ], [ %a_3_load_45, %branch333 ], [ %a_4_load_45, %branch334 ], [ %a_5_load_45, %branch335 ], [ %a_6_load_45, %branch336 ], [ %a_7_load_45, %branch337 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1748 'phi' 'a_load_5_0_0_phi' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1749 [1/1] (0.00ns)   --->   "%tmp_5 = sext i8 %a_load_5_0_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1749 'sext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1750 [1/1] (4.17ns)   --->   "%tmp_7_5 = mul i16 %tmp_5, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 1750 'mul' 'tmp_7_5' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1751 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch257 [
    i4 0, label %branch250
    i4 1, label %branch251
    i4 2, label %branch252
    i4 3, label %branch253
    i4 4, label %branch254
    i4 5, label %branch255
    i4 6, label %branch256
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1751 'switch' <Predicate = true> <Delay = 1.36>
ST_71 : Operation 1752 [2/2] (2.32ns)   --->   "%a_6_load_46 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1752 'load' 'a_6_load_46' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_71 : Operation 1753 [2/2] (2.32ns)   --->   "%a_5_load_46 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1753 'load' 'a_5_load_46' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_71 : Operation 1754 [2/2] (2.32ns)   --->   "%a_4_load_46 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1754 'load' 'a_4_load_46' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_71 : Operation 1755 [2/2] (2.32ns)   --->   "%a_3_load_46 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1755 'load' 'a_3_load_46' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_71 : Operation 1756 [2/2] (2.32ns)   --->   "%a_2_load_46 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1756 'load' 'a_2_load_46' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_71 : Operation 1757 [2/2] (2.32ns)   --->   "%a_1_load_31 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1757 'load' 'a_1_load_31' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_71 : Operation 1758 [2/2] (2.32ns)   --->   "%a_0_load_16 = load i8* %a_0_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1758 'load' 'a_0_load_16' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_71 : Operation 1759 [2/2] (2.32ns)   --->   "%a_7_load_46 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1759 'load' 'a_7_load_46' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 72 <SV = 71> <Delay = 8.49>
ST_72 : Operation 1760 [1/2] (2.32ns)   --->   "%a_6_load_46 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1760 'load' 'a_6_load_46' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_72 : Operation 1761 [1/1] (2.00ns)   --->   "br label %54" [final_project/matrix_conv.cpp:30]   --->   Operation 1761 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_72 : Operation 1762 [1/2] (2.32ns)   --->   "%a_5_load_46 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1762 'load' 'a_5_load_46' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_72 : Operation 1763 [1/1] (2.00ns)   --->   "br label %54" [final_project/matrix_conv.cpp:30]   --->   Operation 1763 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_72 : Operation 1764 [1/2] (2.32ns)   --->   "%a_4_load_46 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1764 'load' 'a_4_load_46' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_72 : Operation 1765 [1/1] (2.00ns)   --->   "br label %54" [final_project/matrix_conv.cpp:30]   --->   Operation 1765 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_72 : Operation 1766 [1/2] (2.32ns)   --->   "%a_3_load_46 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1766 'load' 'a_3_load_46' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_72 : Operation 1767 [1/1] (2.00ns)   --->   "br label %54" [final_project/matrix_conv.cpp:30]   --->   Operation 1767 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_72 : Operation 1768 [1/2] (2.32ns)   --->   "%a_2_load_46 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1768 'load' 'a_2_load_46' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_72 : Operation 1769 [1/1] (2.00ns)   --->   "br label %54" [final_project/matrix_conv.cpp:30]   --->   Operation 1769 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_72 : Operation 1770 [1/2] (2.32ns)   --->   "%a_1_load_31 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1770 'load' 'a_1_load_31' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_72 : Operation 1771 [1/1] (2.00ns)   --->   "br label %54" [final_project/matrix_conv.cpp:30]   --->   Operation 1771 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_72 : Operation 1772 [1/2] (2.32ns)   --->   "%a_0_load_16 = load i8* %a_0_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1772 'load' 'a_0_load_16' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_72 : Operation 1773 [1/1] (2.00ns)   --->   "br label %54" [final_project/matrix_conv.cpp:30]   --->   Operation 1773 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_72 : Operation 1774 [1/2] (2.32ns)   --->   "%a_7_load_46 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1774 'load' 'a_7_load_46' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_72 : Operation 1775 [1/1] (2.00ns)   --->   "br label %54" [final_project/matrix_conv.cpp:30]   --->   Operation 1775 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_72 : Operation 1776 [1/1] (0.00ns)   --->   "%a_load_5_0_1_phi = phi i8 [ %a_0_load_16, %branch250 ], [ %a_1_load_31, %branch251 ], [ %a_2_load_46, %branch252 ], [ %a_3_load_46, %branch253 ], [ %a_4_load_46, %branch254 ], [ %a_5_load_46, %branch255 ], [ %a_6_load_46, %branch256 ], [ %a_7_load_46, %branch257 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1776 'phi' 'a_load_5_0_1_phi' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1777 [1/1] (0.00ns)   --->   "%tmp_5_0_1 = sext i8 %a_load_5_0_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1777 'sext' 'tmp_5_0_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1778 [1/1] (4.17ns)   --->   "%tmp_7_5_0_1 = mul i16 %tmp_5_0_1, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1778 'mul' 'tmp_7_5_0_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1779 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch177 [
    i4 0, label %branch170
    i4 1, label %branch171
    i4 2, label %branch172
    i4 3, label %branch173
    i4 4, label %branch174
    i4 5, label %branch175
    i4 6, label %branch176
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1779 'switch' <Predicate = true> <Delay = 1.36>
ST_72 : Operation 1780 [2/2] (2.32ns)   --->   "%a_6_load_47 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1780 'load' 'a_6_load_47' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_72 : Operation 1781 [2/2] (2.32ns)   --->   "%a_5_load_47 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1781 'load' 'a_5_load_47' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_72 : Operation 1782 [2/2] (2.32ns)   --->   "%a_4_load_47 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1782 'load' 'a_4_load_47' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_72 : Operation 1783 [2/2] (2.32ns)   --->   "%a_3_load_47 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1783 'load' 'a_3_load_47' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_72 : Operation 1784 [2/2] (2.32ns)   --->   "%a_2_load_47 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1784 'load' 'a_2_load_47' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_72 : Operation 1785 [2/2] (2.32ns)   --->   "%a_1_load_32 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1785 'load' 'a_1_load_32' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_72 : Operation 1786 [2/2] (2.32ns)   --->   "%a_0_load_17 = load i8* %a_0_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1786 'load' 'a_0_load_17' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_72 : Operation 1787 [2/2] (2.32ns)   --->   "%a_7_load_47 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1787 'load' 'a_7_load_47' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 73 <SV = 72> <Delay = 8.49>
ST_73 : Operation 1788 [1/2] (2.32ns)   --->   "%a_6_load_47 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1788 'load' 'a_6_load_47' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_73 : Operation 1789 [1/1] (2.00ns)   --->   "br label %55" [final_project/matrix_conv.cpp:30]   --->   Operation 1789 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_73 : Operation 1790 [1/2] (2.32ns)   --->   "%a_5_load_47 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1790 'load' 'a_5_load_47' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_73 : Operation 1791 [1/1] (2.00ns)   --->   "br label %55" [final_project/matrix_conv.cpp:30]   --->   Operation 1791 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_73 : Operation 1792 [1/2] (2.32ns)   --->   "%a_4_load_47 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1792 'load' 'a_4_load_47' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_73 : Operation 1793 [1/1] (2.00ns)   --->   "br label %55" [final_project/matrix_conv.cpp:30]   --->   Operation 1793 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_73 : Operation 1794 [1/2] (2.32ns)   --->   "%a_3_load_47 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1794 'load' 'a_3_load_47' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_73 : Operation 1795 [1/1] (2.00ns)   --->   "br label %55" [final_project/matrix_conv.cpp:30]   --->   Operation 1795 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_73 : Operation 1796 [1/2] (2.32ns)   --->   "%a_2_load_47 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1796 'load' 'a_2_load_47' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_73 : Operation 1797 [1/1] (2.00ns)   --->   "br label %55" [final_project/matrix_conv.cpp:30]   --->   Operation 1797 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_73 : Operation 1798 [1/2] (2.32ns)   --->   "%a_1_load_32 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1798 'load' 'a_1_load_32' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_73 : Operation 1799 [1/1] (2.00ns)   --->   "br label %55" [final_project/matrix_conv.cpp:30]   --->   Operation 1799 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_73 : Operation 1800 [1/2] (2.32ns)   --->   "%a_0_load_17 = load i8* %a_0_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1800 'load' 'a_0_load_17' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_73 : Operation 1801 [1/1] (2.00ns)   --->   "br label %55" [final_project/matrix_conv.cpp:30]   --->   Operation 1801 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_73 : Operation 1802 [1/2] (2.32ns)   --->   "%a_7_load_47 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1802 'load' 'a_7_load_47' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_73 : Operation 1803 [1/1] (2.00ns)   --->   "br label %55" [final_project/matrix_conv.cpp:30]   --->   Operation 1803 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_73 : Operation 1804 [1/1] (0.00ns)   --->   "%a_load_5_0_2_phi = phi i8 [ %a_0_load_17, %branch170 ], [ %a_1_load_32, %branch171 ], [ %a_2_load_47, %branch172 ], [ %a_3_load_47, %branch173 ], [ %a_4_load_47, %branch174 ], [ %a_5_load_47, %branch175 ], [ %a_6_load_47, %branch176 ], [ %a_7_load_47, %branch177 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1804 'phi' 'a_load_5_0_2_phi' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1805 [1/1] (0.00ns)   --->   "%tmp_5_0_2 = sext i8 %a_load_5_0_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1805 'sext' 'tmp_5_0_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1806 [1/1] (4.17ns)   --->   "%tmp_7_5_0_2 = mul i16 %tmp_5_0_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1806 'mul' 'tmp_7_5_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1807 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch308 [
    i4 0, label %branch301
    i4 1, label %branch302
    i4 2, label %branch303
    i4 3, label %branch304
    i4 4, label %branch305
    i4 5, label %branch306
    i4 6, label %branch307
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1807 'switch' <Predicate = true> <Delay = 1.36>
ST_73 : Operation 1808 [2/2] (2.32ns)   --->   "%a_7_load_48 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1808 'load' 'a_7_load_48' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_73 : Operation 1809 [2/2] (2.32ns)   --->   "%a_6_load_48 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1809 'load' 'a_6_load_48' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_73 : Operation 1810 [2/2] (2.32ns)   --->   "%a_5_load_48 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1810 'load' 'a_5_load_48' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_73 : Operation 1811 [2/2] (2.32ns)   --->   "%a_4_load_48 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1811 'load' 'a_4_load_48' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_73 : Operation 1812 [2/2] (2.32ns)   --->   "%a_3_load_48 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1812 'load' 'a_3_load_48' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_73 : Operation 1813 [2/2] (2.32ns)   --->   "%a_2_load_48 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1813 'load' 'a_2_load_48' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_73 : Operation 1814 [2/2] (2.32ns)   --->   "%a_1_load_33 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1814 'load' 'a_1_load_33' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_73 : Operation 1815 [2/2] (2.32ns)   --->   "%a_8_load_30 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1815 'load' 'a_8_load_30' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 74 <SV = 73> <Delay = 8.49>
ST_74 : Operation 1816 [1/2] (2.32ns)   --->   "%a_7_load_48 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1816 'load' 'a_7_load_48' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_74 : Operation 1817 [1/1] (2.00ns)   --->   "br label %56" [final_project/matrix_conv.cpp:30]   --->   Operation 1817 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_74 : Operation 1818 [1/2] (2.32ns)   --->   "%a_6_load_48 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1818 'load' 'a_6_load_48' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_74 : Operation 1819 [1/1] (2.00ns)   --->   "br label %56" [final_project/matrix_conv.cpp:30]   --->   Operation 1819 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_74 : Operation 1820 [1/2] (2.32ns)   --->   "%a_5_load_48 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1820 'load' 'a_5_load_48' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_74 : Operation 1821 [1/1] (2.00ns)   --->   "br label %56" [final_project/matrix_conv.cpp:30]   --->   Operation 1821 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_74 : Operation 1822 [1/2] (2.32ns)   --->   "%a_4_load_48 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1822 'load' 'a_4_load_48' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_74 : Operation 1823 [1/1] (2.00ns)   --->   "br label %56" [final_project/matrix_conv.cpp:30]   --->   Operation 1823 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_74 : Operation 1824 [1/2] (2.32ns)   --->   "%a_3_load_48 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1824 'load' 'a_3_load_48' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_74 : Operation 1825 [1/1] (2.00ns)   --->   "br label %56" [final_project/matrix_conv.cpp:30]   --->   Operation 1825 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_74 : Operation 1826 [1/2] (2.32ns)   --->   "%a_2_load_48 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1826 'load' 'a_2_load_48' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_74 : Operation 1827 [1/1] (2.00ns)   --->   "br label %56" [final_project/matrix_conv.cpp:30]   --->   Operation 1827 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_74 : Operation 1828 [1/2] (2.32ns)   --->   "%a_1_load_33 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1828 'load' 'a_1_load_33' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_74 : Operation 1829 [1/1] (2.00ns)   --->   "br label %56" [final_project/matrix_conv.cpp:30]   --->   Operation 1829 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_74 : Operation 1830 [1/2] (2.32ns)   --->   "%a_8_load_30 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1830 'load' 'a_8_load_30' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_74 : Operation 1831 [1/1] (2.00ns)   --->   "br label %56" [final_project/matrix_conv.cpp:30]   --->   Operation 1831 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_74 : Operation 1832 [1/1] (0.00ns)   --->   "%a_load_5_1_0_phi = phi i8 [ %a_1_load_33, %branch301 ], [ %a_2_load_48, %branch302 ], [ %a_3_load_48, %branch303 ], [ %a_4_load_48, %branch304 ], [ %a_5_load_48, %branch305 ], [ %a_6_load_48, %branch306 ], [ %a_7_load_48, %branch307 ], [ %a_8_load_30, %branch308 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1832 'phi' 'a_load_5_1_0_phi' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1833 [1/1] (0.00ns)   --->   "%tmp_5_1 = sext i8 %a_load_5_1_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1833 'sext' 'tmp_5_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1834 [1/1] (4.17ns)   --->   "%tmp_7_5_1 = mul i16 %tmp_5_1, %tmp_3_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1834 'mul' 'tmp_7_5_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1835 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch228 [
    i4 0, label %branch221
    i4 1, label %branch222
    i4 2, label %branch223
    i4 3, label %branch224
    i4 4, label %branch225
    i4 5, label %branch226
    i4 6, label %branch227
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1835 'switch' <Predicate = true> <Delay = 1.36>
ST_74 : Operation 1836 [2/2] (2.32ns)   --->   "%a_7_load_49 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1836 'load' 'a_7_load_49' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_74 : Operation 1837 [2/2] (2.32ns)   --->   "%a_6_load_49 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1837 'load' 'a_6_load_49' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_74 : Operation 1838 [2/2] (2.32ns)   --->   "%a_5_load_49 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1838 'load' 'a_5_load_49' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_74 : Operation 1839 [2/2] (2.32ns)   --->   "%a_4_load_49 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1839 'load' 'a_4_load_49' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_74 : Operation 1840 [2/2] (2.32ns)   --->   "%a_3_load_49 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1840 'load' 'a_3_load_49' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_74 : Operation 1841 [2/2] (2.32ns)   --->   "%a_2_load_49 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1841 'load' 'a_2_load_49' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_74 : Operation 1842 [2/2] (2.32ns)   --->   "%a_1_load_34 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1842 'load' 'a_1_load_34' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_74 : Operation 1843 [2/2] (2.32ns)   --->   "%a_8_load_31 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1843 'load' 'a_8_load_31' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 75 <SV = 74> <Delay = 8.49>
ST_75 : Operation 1844 [1/2] (2.32ns)   --->   "%a_7_load_49 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1844 'load' 'a_7_load_49' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_75 : Operation 1845 [1/1] (2.00ns)   --->   "br label %57" [final_project/matrix_conv.cpp:30]   --->   Operation 1845 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_75 : Operation 1846 [1/2] (2.32ns)   --->   "%a_6_load_49 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1846 'load' 'a_6_load_49' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_75 : Operation 1847 [1/1] (2.00ns)   --->   "br label %57" [final_project/matrix_conv.cpp:30]   --->   Operation 1847 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_75 : Operation 1848 [1/2] (2.32ns)   --->   "%a_5_load_49 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1848 'load' 'a_5_load_49' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_75 : Operation 1849 [1/1] (2.00ns)   --->   "br label %57" [final_project/matrix_conv.cpp:30]   --->   Operation 1849 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_75 : Operation 1850 [1/2] (2.32ns)   --->   "%a_4_load_49 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1850 'load' 'a_4_load_49' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_75 : Operation 1851 [1/1] (2.00ns)   --->   "br label %57" [final_project/matrix_conv.cpp:30]   --->   Operation 1851 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_75 : Operation 1852 [1/2] (2.32ns)   --->   "%a_3_load_49 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1852 'load' 'a_3_load_49' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_75 : Operation 1853 [1/1] (2.00ns)   --->   "br label %57" [final_project/matrix_conv.cpp:30]   --->   Operation 1853 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_75 : Operation 1854 [1/2] (2.32ns)   --->   "%a_2_load_49 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1854 'load' 'a_2_load_49' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_75 : Operation 1855 [1/1] (2.00ns)   --->   "br label %57" [final_project/matrix_conv.cpp:30]   --->   Operation 1855 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_75 : Operation 1856 [1/2] (2.32ns)   --->   "%a_1_load_34 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1856 'load' 'a_1_load_34' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_75 : Operation 1857 [1/1] (2.00ns)   --->   "br label %57" [final_project/matrix_conv.cpp:30]   --->   Operation 1857 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_75 : Operation 1858 [1/2] (2.32ns)   --->   "%a_8_load_31 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1858 'load' 'a_8_load_31' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_75 : Operation 1859 [1/1] (2.00ns)   --->   "br label %57" [final_project/matrix_conv.cpp:30]   --->   Operation 1859 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_75 : Operation 1860 [1/1] (0.00ns)   --->   "%a_load_5_1_1_phi = phi i8 [ %a_1_load_34, %branch221 ], [ %a_2_load_49, %branch222 ], [ %a_3_load_49, %branch223 ], [ %a_4_load_49, %branch224 ], [ %a_5_load_49, %branch225 ], [ %a_6_load_49, %branch226 ], [ %a_7_load_49, %branch227 ], [ %a_8_load_31, %branch228 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1860 'phi' 'a_load_5_1_1_phi' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1861 [1/1] (0.00ns)   --->   "%tmp_5_1_1 = sext i8 %a_load_5_1_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1861 'sext' 'tmp_5_1_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1862 [1/1] (4.17ns)   --->   "%tmp_7_5_1_1 = mul i16 %tmp_5_1_1, %tmp_3_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1862 'mul' 'tmp_7_5_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1863 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch148 [
    i4 0, label %branch141
    i4 1, label %branch142
    i4 2, label %branch143
    i4 3, label %branch144
    i4 4, label %branch145
    i4 5, label %branch146
    i4 6, label %branch147
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1863 'switch' <Predicate = true> <Delay = 1.36>
ST_75 : Operation 1864 [2/2] (2.32ns)   --->   "%a_7_load_50 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1864 'load' 'a_7_load_50' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_75 : Operation 1865 [2/2] (2.32ns)   --->   "%a_6_load_50 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1865 'load' 'a_6_load_50' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_75 : Operation 1866 [2/2] (2.32ns)   --->   "%a_5_load_50 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1866 'load' 'a_5_load_50' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_75 : Operation 1867 [2/2] (2.32ns)   --->   "%a_4_load_50 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1867 'load' 'a_4_load_50' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_75 : Operation 1868 [2/2] (2.32ns)   --->   "%a_3_load_50 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1868 'load' 'a_3_load_50' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_75 : Operation 1869 [2/2] (2.32ns)   --->   "%a_2_load_50 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1869 'load' 'a_2_load_50' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_75 : Operation 1870 [2/2] (2.32ns)   --->   "%a_1_load_35 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1870 'load' 'a_1_load_35' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_75 : Operation 1871 [2/2] (2.32ns)   --->   "%a_8_load_32 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1871 'load' 'a_8_load_32' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 76 <SV = 75> <Delay = 8.49>
ST_76 : Operation 1872 [1/2] (2.32ns)   --->   "%a_7_load_50 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1872 'load' 'a_7_load_50' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_76 : Operation 1873 [1/1] (2.00ns)   --->   "br label %58" [final_project/matrix_conv.cpp:30]   --->   Operation 1873 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_76 : Operation 1874 [1/2] (2.32ns)   --->   "%a_6_load_50 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1874 'load' 'a_6_load_50' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_76 : Operation 1875 [1/1] (2.00ns)   --->   "br label %58" [final_project/matrix_conv.cpp:30]   --->   Operation 1875 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_76 : Operation 1876 [1/2] (2.32ns)   --->   "%a_5_load_50 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1876 'load' 'a_5_load_50' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_76 : Operation 1877 [1/1] (2.00ns)   --->   "br label %58" [final_project/matrix_conv.cpp:30]   --->   Operation 1877 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_76 : Operation 1878 [1/2] (2.32ns)   --->   "%a_4_load_50 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1878 'load' 'a_4_load_50' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_76 : Operation 1879 [1/1] (2.00ns)   --->   "br label %58" [final_project/matrix_conv.cpp:30]   --->   Operation 1879 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_76 : Operation 1880 [1/2] (2.32ns)   --->   "%a_3_load_50 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1880 'load' 'a_3_load_50' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_76 : Operation 1881 [1/1] (2.00ns)   --->   "br label %58" [final_project/matrix_conv.cpp:30]   --->   Operation 1881 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_76 : Operation 1882 [1/2] (2.32ns)   --->   "%a_2_load_50 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1882 'load' 'a_2_load_50' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_76 : Operation 1883 [1/1] (2.00ns)   --->   "br label %58" [final_project/matrix_conv.cpp:30]   --->   Operation 1883 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_76 : Operation 1884 [1/2] (2.32ns)   --->   "%a_1_load_35 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1884 'load' 'a_1_load_35' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_76 : Operation 1885 [1/1] (2.00ns)   --->   "br label %58" [final_project/matrix_conv.cpp:30]   --->   Operation 1885 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_76 : Operation 1886 [1/2] (2.32ns)   --->   "%a_8_load_32 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1886 'load' 'a_8_load_32' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_76 : Operation 1887 [1/1] (2.00ns)   --->   "br label %58" [final_project/matrix_conv.cpp:30]   --->   Operation 1887 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_76 : Operation 1888 [1/1] (0.00ns)   --->   "%a_load_5_1_2_phi = phi i8 [ %a_1_load_35, %branch141 ], [ %a_2_load_50, %branch142 ], [ %a_3_load_50, %branch143 ], [ %a_4_load_50, %branch144 ], [ %a_5_load_50, %branch145 ], [ %a_6_load_50, %branch146 ], [ %a_7_load_50, %branch147 ], [ %a_8_load_32, %branch148 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1888 'phi' 'a_load_5_1_2_phi' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1889 [1/1] (0.00ns)   --->   "%tmp_5_1_2 = sext i8 %a_load_5_1_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1889 'sext' 'tmp_5_1_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1890 [1/1] (4.17ns)   --->   "%tmp_7_5_1_2 = mul i16 %tmp_5_1_2, %tmp_3_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1890 'mul' 'tmp_7_5_1_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1891 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch279 [
    i4 0, label %branch272
    i4 1, label %branch273
    i4 2, label %branch274
    i4 3, label %branch275
    i4 4, label %branch276
    i4 5, label %branch277
    i4 6, label %branch278
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1891 'switch' <Predicate = true> <Delay = 1.36>
ST_76 : Operation 1892 [2/2] (2.32ns)   --->   "%a_8_load_33 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1892 'load' 'a_8_load_33' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_76 : Operation 1893 [2/2] (2.32ns)   --->   "%a_7_load_51 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1893 'load' 'a_7_load_51' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_76 : Operation 1894 [2/2] (2.32ns)   --->   "%a_6_load_51 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1894 'load' 'a_6_load_51' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_76 : Operation 1895 [2/2] (2.32ns)   --->   "%a_5_load_51 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1895 'load' 'a_5_load_51' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_76 : Operation 1896 [2/2] (2.32ns)   --->   "%a_4_load_51 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1896 'load' 'a_4_load_51' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_76 : Operation 1897 [2/2] (2.32ns)   --->   "%a_3_load_51 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1897 'load' 'a_3_load_51' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_76 : Operation 1898 [2/2] (2.32ns)   --->   "%a_2_load_51 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1898 'load' 'a_2_load_51' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_76 : Operation 1899 [2/2] (2.32ns)   --->   "%a_9_load_15 = load i8* %a_9_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1899 'load' 'a_9_load_15' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 77 <SV = 76> <Delay = 8.49>
ST_77 : Operation 1900 [1/2] (2.32ns)   --->   "%a_8_load_33 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1900 'load' 'a_8_load_33' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_77 : Operation 1901 [1/1] (2.00ns)   --->   "br label %59" [final_project/matrix_conv.cpp:30]   --->   Operation 1901 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_77 : Operation 1902 [1/2] (2.32ns)   --->   "%a_7_load_51 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1902 'load' 'a_7_load_51' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_77 : Operation 1903 [1/1] (2.00ns)   --->   "br label %59" [final_project/matrix_conv.cpp:30]   --->   Operation 1903 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_77 : Operation 1904 [1/2] (2.32ns)   --->   "%a_6_load_51 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1904 'load' 'a_6_load_51' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_77 : Operation 1905 [1/1] (2.00ns)   --->   "br label %59" [final_project/matrix_conv.cpp:30]   --->   Operation 1905 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_77 : Operation 1906 [1/2] (2.32ns)   --->   "%a_5_load_51 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1906 'load' 'a_5_load_51' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_77 : Operation 1907 [1/1] (2.00ns)   --->   "br label %59" [final_project/matrix_conv.cpp:30]   --->   Operation 1907 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_77 : Operation 1908 [1/2] (2.32ns)   --->   "%a_4_load_51 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1908 'load' 'a_4_load_51' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_77 : Operation 1909 [1/1] (2.00ns)   --->   "br label %59" [final_project/matrix_conv.cpp:30]   --->   Operation 1909 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_77 : Operation 1910 [1/2] (2.32ns)   --->   "%a_3_load_51 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1910 'load' 'a_3_load_51' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_77 : Operation 1911 [1/1] (2.00ns)   --->   "br label %59" [final_project/matrix_conv.cpp:30]   --->   Operation 1911 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_77 : Operation 1912 [1/2] (2.32ns)   --->   "%a_2_load_51 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1912 'load' 'a_2_load_51' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_77 : Operation 1913 [1/1] (2.00ns)   --->   "br label %59" [final_project/matrix_conv.cpp:30]   --->   Operation 1913 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_77 : Operation 1914 [1/2] (2.32ns)   --->   "%a_9_load_15 = load i8* %a_9_addr_5, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1914 'load' 'a_9_load_15' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_77 : Operation 1915 [1/1] (2.00ns)   --->   "br label %59" [final_project/matrix_conv.cpp:30]   --->   Operation 1915 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_77 : Operation 1916 [1/1] (0.00ns)   --->   "%a_load_5_2_0_phi = phi i8 [ %a_2_load_51, %branch272 ], [ %a_3_load_51, %branch273 ], [ %a_4_load_51, %branch274 ], [ %a_5_load_51, %branch275 ], [ %a_6_load_51, %branch276 ], [ %a_7_load_51, %branch277 ], [ %a_8_load_33, %branch278 ], [ %a_9_load_15, %branch279 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1916 'phi' 'a_load_5_2_0_phi' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1917 [1/1] (0.00ns)   --->   "%tmp_5_2 = sext i8 %a_load_5_2_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1917 'sext' 'tmp_5_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1918 [1/1] (4.17ns)   --->   "%tmp_7_5_2 = mul i16 %tmp_5_2, %tmp_3_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1918 'mul' 'tmp_7_5_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1919 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch199 [
    i4 0, label %branch192
    i4 1, label %branch193
    i4 2, label %branch194
    i4 3, label %branch195
    i4 4, label %branch196
    i4 5, label %branch197
    i4 6, label %branch198
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1919 'switch' <Predicate = true> <Delay = 1.36>
ST_77 : Operation 1920 [2/2] (2.32ns)   --->   "%a_8_load_34 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1920 'load' 'a_8_load_34' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_77 : Operation 1921 [2/2] (2.32ns)   --->   "%a_7_load_52 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1921 'load' 'a_7_load_52' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_77 : Operation 1922 [2/2] (2.32ns)   --->   "%a_6_load_52 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1922 'load' 'a_6_load_52' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_77 : Operation 1923 [2/2] (2.32ns)   --->   "%a_5_load_52 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1923 'load' 'a_5_load_52' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_77 : Operation 1924 [2/2] (2.32ns)   --->   "%a_4_load_52 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1924 'load' 'a_4_load_52' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_77 : Operation 1925 [2/2] (2.32ns)   --->   "%a_3_load_52 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1925 'load' 'a_3_load_52' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_77 : Operation 1926 [2/2] (2.32ns)   --->   "%a_2_load_52 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1926 'load' 'a_2_load_52' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_77 : Operation 1927 [2/2] (2.32ns)   --->   "%a_9_load_16 = load i8* %a_9_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1927 'load' 'a_9_load_16' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 78 <SV = 77> <Delay = 8.49>
ST_78 : Operation 1928 [1/2] (2.32ns)   --->   "%a_8_load_34 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1928 'load' 'a_8_load_34' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_78 : Operation 1929 [1/1] (2.00ns)   --->   "br label %60" [final_project/matrix_conv.cpp:30]   --->   Operation 1929 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_78 : Operation 1930 [1/2] (2.32ns)   --->   "%a_7_load_52 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1930 'load' 'a_7_load_52' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_78 : Operation 1931 [1/1] (2.00ns)   --->   "br label %60" [final_project/matrix_conv.cpp:30]   --->   Operation 1931 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_78 : Operation 1932 [1/2] (2.32ns)   --->   "%a_6_load_52 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1932 'load' 'a_6_load_52' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_78 : Operation 1933 [1/1] (2.00ns)   --->   "br label %60" [final_project/matrix_conv.cpp:30]   --->   Operation 1933 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_78 : Operation 1934 [1/2] (2.32ns)   --->   "%a_5_load_52 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1934 'load' 'a_5_load_52' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_78 : Operation 1935 [1/1] (2.00ns)   --->   "br label %60" [final_project/matrix_conv.cpp:30]   --->   Operation 1935 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_78 : Operation 1936 [1/2] (2.32ns)   --->   "%a_4_load_52 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1936 'load' 'a_4_load_52' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_78 : Operation 1937 [1/1] (2.00ns)   --->   "br label %60" [final_project/matrix_conv.cpp:30]   --->   Operation 1937 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_78 : Operation 1938 [1/2] (2.32ns)   --->   "%a_3_load_52 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1938 'load' 'a_3_load_52' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_78 : Operation 1939 [1/1] (2.00ns)   --->   "br label %60" [final_project/matrix_conv.cpp:30]   --->   Operation 1939 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_78 : Operation 1940 [1/2] (2.32ns)   --->   "%a_2_load_52 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1940 'load' 'a_2_load_52' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_78 : Operation 1941 [1/1] (2.00ns)   --->   "br label %60" [final_project/matrix_conv.cpp:30]   --->   Operation 1941 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_78 : Operation 1942 [1/2] (2.32ns)   --->   "%a_9_load_16 = load i8* %a_9_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1942 'load' 'a_9_load_16' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_78 : Operation 1943 [1/1] (2.00ns)   --->   "br label %60" [final_project/matrix_conv.cpp:30]   --->   Operation 1943 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_78 : Operation 1944 [1/1] (0.00ns)   --->   "%a_load_5_2_1_phi = phi i8 [ %a_2_load_52, %branch192 ], [ %a_3_load_52, %branch193 ], [ %a_4_load_52, %branch194 ], [ %a_5_load_52, %branch195 ], [ %a_6_load_52, %branch196 ], [ %a_7_load_52, %branch197 ], [ %a_8_load_34, %branch198 ], [ %a_9_load_16, %branch199 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1944 'phi' 'a_load_5_2_1_phi' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1945 [1/1] (0.00ns)   --->   "%tmp_5_2_1 = sext i8 %a_load_5_2_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1945 'sext' 'tmp_5_2_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1946 [1/1] (4.17ns)   --->   "%tmp_7_5_2_1 = mul i16 %tmp_5_2_1, %tmp_3_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1946 'mul' 'tmp_7_5_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1947 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch119 [
    i4 0, label %branch112
    i4 1, label %branch113
    i4 2, label %branch114
    i4 3, label %branch115
    i4 4, label %branch116
    i4 5, label %branch117
    i4 6, label %branch118
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1947 'switch' <Predicate = true> <Delay = 1.36>
ST_78 : Operation 1948 [2/2] (2.32ns)   --->   "%a_8_load_35 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1948 'load' 'a_8_load_35' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_78 : Operation 1949 [2/2] (2.32ns)   --->   "%a_7_load_53 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1949 'load' 'a_7_load_53' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_78 : Operation 1950 [2/2] (2.32ns)   --->   "%a_6_load_53 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1950 'load' 'a_6_load_53' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_78 : Operation 1951 [2/2] (2.32ns)   --->   "%a_5_load_53 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1951 'load' 'a_5_load_53' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_78 : Operation 1952 [2/2] (2.32ns)   --->   "%a_4_load_53 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1952 'load' 'a_4_load_53' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_78 : Operation 1953 [2/2] (2.32ns)   --->   "%a_3_load_53 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1953 'load' 'a_3_load_53' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_78 : Operation 1954 [2/2] (2.32ns)   --->   "%a_2_load_53 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1954 'load' 'a_2_load_53' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_78 : Operation 1955 [2/2] (2.32ns)   --->   "%a_9_load_17 = load i8* %a_9_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1955 'load' 'a_9_load_17' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 79 <SV = 78> <Delay = 2.32>
ST_79 : Operation 1956 [1/2] (2.32ns)   --->   "%a_8_load_35 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1956 'load' 'a_8_load_35' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_79 : Operation 1957 [1/1] (2.00ns)   --->   "br label %61" [final_project/matrix_conv.cpp:30]   --->   Operation 1957 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_79 : Operation 1958 [1/2] (2.32ns)   --->   "%a_7_load_53 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1958 'load' 'a_7_load_53' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_79 : Operation 1959 [1/1] (2.00ns)   --->   "br label %61" [final_project/matrix_conv.cpp:30]   --->   Operation 1959 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_79 : Operation 1960 [1/2] (2.32ns)   --->   "%a_6_load_53 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1960 'load' 'a_6_load_53' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_79 : Operation 1961 [1/1] (2.00ns)   --->   "br label %61" [final_project/matrix_conv.cpp:30]   --->   Operation 1961 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_79 : Operation 1962 [1/2] (2.32ns)   --->   "%a_5_load_53 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1962 'load' 'a_5_load_53' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_79 : Operation 1963 [1/1] (2.00ns)   --->   "br label %61" [final_project/matrix_conv.cpp:30]   --->   Operation 1963 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_79 : Operation 1964 [1/2] (2.32ns)   --->   "%a_4_load_53 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1964 'load' 'a_4_load_53' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_79 : Operation 1965 [1/1] (2.00ns)   --->   "br label %61" [final_project/matrix_conv.cpp:30]   --->   Operation 1965 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_79 : Operation 1966 [1/2] (2.32ns)   --->   "%a_3_load_53 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1966 'load' 'a_3_load_53' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_79 : Operation 1967 [1/1] (2.00ns)   --->   "br label %61" [final_project/matrix_conv.cpp:30]   --->   Operation 1967 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_79 : Operation 1968 [1/2] (2.32ns)   --->   "%a_2_load_53 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1968 'load' 'a_2_load_53' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_79 : Operation 1969 [1/1] (2.00ns)   --->   "br label %61" [final_project/matrix_conv.cpp:30]   --->   Operation 1969 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_79 : Operation 1970 [1/2] (2.32ns)   --->   "%a_9_load_17 = load i8* %a_9_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 1970 'load' 'a_9_load_17' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_79 : Operation 1971 [1/1] (2.00ns)   --->   "br label %61" [final_project/matrix_conv.cpp:30]   --->   Operation 1971 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>

State 80 <SV = 79> <Delay = 8.45>
ST_80 : Operation 1972 [1/1] (0.00ns)   --->   "%a_load_5_2_2_phi = phi i8 [ %a_2_load_53, %branch112 ], [ %a_3_load_53, %branch113 ], [ %a_4_load_53, %branch114 ], [ %a_5_load_53, %branch115 ], [ %a_6_load_53, %branch116 ], [ %a_7_load_53, %branch117 ], [ %a_8_load_35, %branch118 ], [ %a_9_load_17, %branch119 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 1972 'phi' 'a_load_5_2_2_phi' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1973 [1/1] (0.00ns)   --->   "%tmp_5_2_2 = sext i8 %a_load_5_2_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 1973 'sext' 'tmp_5_2_2' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1974 [1/1] (3.36ns) (grouped into DSP with root node tmp39)   --->   "%tmp_7_5_2_2 = mul i16 %tmp_5_2_2, %tmp_3_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1974 'mul' 'tmp_7_5_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1975 [1/1] (2.07ns)   --->   "%tmp35 = add i16 %tmp_7_5_2, %tmp_7_5_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1975 'add' 'tmp35' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1976 [1/1] (2.07ns)   --->   "%tmp36 = add i16 %tmp_7_5_1_2, %tmp_7_5_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1976 'add' 'tmp36' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1977 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp39 = add i16 %tmp_7_5_0_2, %tmp_7_5_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 1977 'add' 'tmp39' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1978 [1/1] (2.07ns)   --->   "%tmp40 = add i16 %tmp39, %tmp_7_5_1" [final_project/matrix_conv.cpp:30]   --->   Operation 1978 'add' 'tmp40' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.80>
ST_81 : Operation 1979 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp37 = add i16 %tmp36, %tmp35" [final_project/matrix_conv.cpp:30]   --->   Operation 1979 'add' 'tmp37' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1980 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp38 = add i16 %tmp_7_5_0_1, %tmp_7_5" [final_project/matrix_conv.cpp:30]   --->   Operation 1980 'add' 'tmp38' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1981 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp41 = add i16 %tmp40, %tmp38" [final_project/matrix_conv.cpp:30]   --->   Operation 1981 'add' 'tmp41' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1982 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_5_2_2 = add i16 %tmp41, %tmp37" [final_project/matrix_conv.cpp:30]   --->   Operation 1982 'add' 'sum_2_5_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1983 [1/1] (1.36ns)   --->   "switch i3 %tmp_1, label %branch23148 [
    i3 0, label %branch16141
    i3 1, label %branch17142
    i3 2, label %branch18143
    i3 3, label %branch19144
    i3 -4, label %branch20145
    i3 -3, label %branch21146
    i3 -2, label %branch22147
  ]" [final_project/matrix_conv.cpp:33]   --->   Operation 1983 'switch' <Predicate = true> <Delay = 1.36>

State 82 <SV = 81> <Delay = 2.32>
ST_82 : Operation 1984 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_2_2, i16* %res_6_addr_5, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1984 'store' <Predicate = (tmp_1 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_82 : Operation 1985 [1/1] (0.00ns)   --->   "br label %62" [final_project/matrix_conv.cpp:33]   --->   Operation 1985 'br' <Predicate = (tmp_1 == 6)> <Delay = 0.00>
ST_82 : Operation 1986 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_2_2, i16* %res_5_addr_5, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1986 'store' <Predicate = (tmp_1 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_82 : Operation 1987 [1/1] (0.00ns)   --->   "br label %62" [final_project/matrix_conv.cpp:33]   --->   Operation 1987 'br' <Predicate = (tmp_1 == 5)> <Delay = 0.00>
ST_82 : Operation 1988 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_2_2, i16* %res_4_addr_5, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1988 'store' <Predicate = (tmp_1 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_82 : Operation 1989 [1/1] (0.00ns)   --->   "br label %62" [final_project/matrix_conv.cpp:33]   --->   Operation 1989 'br' <Predicate = (tmp_1 == 4)> <Delay = 0.00>
ST_82 : Operation 1990 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_2_2, i16* %res_3_addr_5, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1990 'store' <Predicate = (tmp_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_82 : Operation 1991 [1/1] (0.00ns)   --->   "br label %62" [final_project/matrix_conv.cpp:33]   --->   Operation 1991 'br' <Predicate = (tmp_1 == 3)> <Delay = 0.00>
ST_82 : Operation 1992 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_2_2, i16* %res_2_addr_5, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1992 'store' <Predicate = (tmp_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_82 : Operation 1993 [1/1] (0.00ns)   --->   "br label %62" [final_project/matrix_conv.cpp:33]   --->   Operation 1993 'br' <Predicate = (tmp_1 == 2)> <Delay = 0.00>
ST_82 : Operation 1994 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_2_2, i16* %res_1_addr_5, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1994 'store' <Predicate = (tmp_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_82 : Operation 1995 [1/1] (0.00ns)   --->   "br label %62" [final_project/matrix_conv.cpp:33]   --->   Operation 1995 'br' <Predicate = (tmp_1 == 1)> <Delay = 0.00>
ST_82 : Operation 1996 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_2_2, i16* %res_0_addr_5, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1996 'store' <Predicate = (tmp_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_82 : Operation 1997 [1/1] (0.00ns)   --->   "br label %62" [final_project/matrix_conv.cpp:33]   --->   Operation 1997 'br' <Predicate = (tmp_1 == 0)> <Delay = 0.00>
ST_82 : Operation 1998 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_2_2, i16* %res_7_addr_5, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 1998 'store' <Predicate = (tmp_1 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_82 : Operation 1999 [1/1] (0.00ns)   --->   "br label %62" [final_project/matrix_conv.cpp:33]   --->   Operation 1999 'br' <Predicate = (tmp_1 == 7)> <Delay = 0.00>
ST_82 : Operation 2000 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch247 [
    i4 0, label %branch240
    i4 1, label %branch241
    i4 2, label %branch242
    i4 3, label %branch243
    i4 4, label %branch244
    i4 5, label %branch245
    i4 6, label %branch246
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2000 'switch' <Predicate = true> <Delay = 1.36>
ST_82 : Operation 2001 [2/2] (2.32ns)   --->   "%a_6_load_54 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2001 'load' 'a_6_load_54' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_82 : Operation 2002 [2/2] (2.32ns)   --->   "%a_5_load_54 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2002 'load' 'a_5_load_54' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_82 : Operation 2003 [2/2] (2.32ns)   --->   "%a_4_load_54 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2003 'load' 'a_4_load_54' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_82 : Operation 2004 [2/2] (2.32ns)   --->   "%a_3_load_54 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2004 'load' 'a_3_load_54' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_82 : Operation 2005 [2/2] (2.32ns)   --->   "%a_2_load_54 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2005 'load' 'a_2_load_54' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_82 : Operation 2006 [2/2] (2.32ns)   --->   "%a_1_load_36 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2006 'load' 'a_1_load_36' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_82 : Operation 2007 [2/2] (2.32ns)   --->   "%a_0_load_18 = load i8* %a_0_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2007 'load' 'a_0_load_18' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_82 : Operation 2008 [2/2] (2.32ns)   --->   "%a_7_load_54 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2008 'load' 'a_7_load_54' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 83 <SV = 82> <Delay = 8.49>
ST_83 : Operation 2009 [1/2] (2.32ns)   --->   "%a_6_load_54 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2009 'load' 'a_6_load_54' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_83 : Operation 2010 [1/1] (2.00ns)   --->   "br label %63" [final_project/matrix_conv.cpp:30]   --->   Operation 2010 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_83 : Operation 2011 [1/2] (2.32ns)   --->   "%a_5_load_54 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2011 'load' 'a_5_load_54' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_83 : Operation 2012 [1/1] (2.00ns)   --->   "br label %63" [final_project/matrix_conv.cpp:30]   --->   Operation 2012 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_83 : Operation 2013 [1/2] (2.32ns)   --->   "%a_4_load_54 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2013 'load' 'a_4_load_54' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_83 : Operation 2014 [1/1] (2.00ns)   --->   "br label %63" [final_project/matrix_conv.cpp:30]   --->   Operation 2014 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_83 : Operation 2015 [1/2] (2.32ns)   --->   "%a_3_load_54 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2015 'load' 'a_3_load_54' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_83 : Operation 2016 [1/1] (2.00ns)   --->   "br label %63" [final_project/matrix_conv.cpp:30]   --->   Operation 2016 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_83 : Operation 2017 [1/2] (2.32ns)   --->   "%a_2_load_54 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2017 'load' 'a_2_load_54' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_83 : Operation 2018 [1/1] (2.00ns)   --->   "br label %63" [final_project/matrix_conv.cpp:30]   --->   Operation 2018 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_83 : Operation 2019 [1/2] (2.32ns)   --->   "%a_1_load_36 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2019 'load' 'a_1_load_36' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_83 : Operation 2020 [1/1] (2.00ns)   --->   "br label %63" [final_project/matrix_conv.cpp:30]   --->   Operation 2020 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_83 : Operation 2021 [1/2] (2.32ns)   --->   "%a_0_load_18 = load i8* %a_0_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2021 'load' 'a_0_load_18' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_83 : Operation 2022 [1/1] (2.00ns)   --->   "br label %63" [final_project/matrix_conv.cpp:30]   --->   Operation 2022 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_83 : Operation 2023 [1/2] (2.32ns)   --->   "%a_7_load_54 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2023 'load' 'a_7_load_54' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_83 : Operation 2024 [1/1] (2.00ns)   --->   "br label %63" [final_project/matrix_conv.cpp:30]   --->   Operation 2024 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_83 : Operation 2025 [1/1] (0.00ns)   --->   "%a_load_6_0_0_phi = phi i8 [ %a_0_load_18, %branch240 ], [ %a_1_load_36, %branch241 ], [ %a_2_load_54, %branch242 ], [ %a_3_load_54, %branch243 ], [ %a_4_load_54, %branch244 ], [ %a_5_load_54, %branch245 ], [ %a_6_load_54, %branch246 ], [ %a_7_load_54, %branch247 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2025 'phi' 'a_load_6_0_0_phi' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2026 [1/1] (0.00ns)   --->   "%tmp_6 = sext i8 %a_load_6_0_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 2026 'sext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2027 [1/1] (4.17ns)   --->   "%tmp_7_6 = mul i16 %tmp_6, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 2027 'mul' 'tmp_7_6' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2028 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch167 [
    i4 0, label %branch160
    i4 1, label %branch161
    i4 2, label %branch162
    i4 3, label %branch163
    i4 4, label %branch164
    i4 5, label %branch165
    i4 6, label %branch166
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2028 'switch' <Predicate = true> <Delay = 1.36>
ST_83 : Operation 2029 [2/2] (2.32ns)   --->   "%a_6_load_55 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2029 'load' 'a_6_load_55' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_83 : Operation 2030 [2/2] (2.32ns)   --->   "%a_5_load_55 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2030 'load' 'a_5_load_55' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_83 : Operation 2031 [2/2] (2.32ns)   --->   "%a_4_load_55 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2031 'load' 'a_4_load_55' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_83 : Operation 2032 [2/2] (2.32ns)   --->   "%a_3_load_55 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2032 'load' 'a_3_load_55' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_83 : Operation 2033 [2/2] (2.32ns)   --->   "%a_2_load_55 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2033 'load' 'a_2_load_55' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_83 : Operation 2034 [2/2] (2.32ns)   --->   "%a_1_load_37 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2034 'load' 'a_1_load_37' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_83 : Operation 2035 [2/2] (2.32ns)   --->   "%a_0_load_19 = load i8* %a_0_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2035 'load' 'a_0_load_19' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_83 : Operation 2036 [2/2] (2.32ns)   --->   "%a_7_load_55 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2036 'load' 'a_7_load_55' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 84 <SV = 83> <Delay = 8.49>
ST_84 : Operation 2037 [1/2] (2.32ns)   --->   "%a_6_load_55 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2037 'load' 'a_6_load_55' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_84 : Operation 2038 [1/1] (2.00ns)   --->   "br label %64" [final_project/matrix_conv.cpp:30]   --->   Operation 2038 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_84 : Operation 2039 [1/2] (2.32ns)   --->   "%a_5_load_55 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2039 'load' 'a_5_load_55' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_84 : Operation 2040 [1/1] (2.00ns)   --->   "br label %64" [final_project/matrix_conv.cpp:30]   --->   Operation 2040 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_84 : Operation 2041 [1/2] (2.32ns)   --->   "%a_4_load_55 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2041 'load' 'a_4_load_55' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_84 : Operation 2042 [1/1] (2.00ns)   --->   "br label %64" [final_project/matrix_conv.cpp:30]   --->   Operation 2042 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_84 : Operation 2043 [1/2] (2.32ns)   --->   "%a_3_load_55 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2043 'load' 'a_3_load_55' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_84 : Operation 2044 [1/1] (2.00ns)   --->   "br label %64" [final_project/matrix_conv.cpp:30]   --->   Operation 2044 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_84 : Operation 2045 [1/2] (2.32ns)   --->   "%a_2_load_55 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2045 'load' 'a_2_load_55' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_84 : Operation 2046 [1/1] (2.00ns)   --->   "br label %64" [final_project/matrix_conv.cpp:30]   --->   Operation 2046 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_84 : Operation 2047 [1/2] (2.32ns)   --->   "%a_1_load_37 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2047 'load' 'a_1_load_37' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_84 : Operation 2048 [1/1] (2.00ns)   --->   "br label %64" [final_project/matrix_conv.cpp:30]   --->   Operation 2048 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_84 : Operation 2049 [1/2] (2.32ns)   --->   "%a_0_load_19 = load i8* %a_0_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2049 'load' 'a_0_load_19' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_84 : Operation 2050 [1/1] (2.00ns)   --->   "br label %64" [final_project/matrix_conv.cpp:30]   --->   Operation 2050 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_84 : Operation 2051 [1/2] (2.32ns)   --->   "%a_7_load_55 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2051 'load' 'a_7_load_55' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_84 : Operation 2052 [1/1] (2.00ns)   --->   "br label %64" [final_project/matrix_conv.cpp:30]   --->   Operation 2052 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_84 : Operation 2053 [1/1] (0.00ns)   --->   "%a_load_6_0_1_phi = phi i8 [ %a_0_load_19, %branch160 ], [ %a_1_load_37, %branch161 ], [ %a_2_load_55, %branch162 ], [ %a_3_load_55, %branch163 ], [ %a_4_load_55, %branch164 ], [ %a_5_load_55, %branch165 ], [ %a_6_load_55, %branch166 ], [ %a_7_load_55, %branch167 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2053 'phi' 'a_load_6_0_1_phi' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2054 [1/1] (0.00ns)   --->   "%tmp_6_0_1 = sext i8 %a_load_6_0_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 2054 'sext' 'tmp_6_0_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2055 [1/1] (4.17ns)   --->   "%tmp_7_6_0_1 = mul i16 %tmp_6_0_1, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 2055 'mul' 'tmp_7_6_0_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2056 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch87 [
    i4 0, label %branch80
    i4 1, label %branch81
    i4 2, label %branch82
    i4 3, label %branch83
    i4 4, label %branch84
    i4 5, label %branch85
    i4 6, label %branch86
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2056 'switch' <Predicate = true> <Delay = 1.36>
ST_84 : Operation 2057 [2/2] (2.32ns)   --->   "%a_6_load_56 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2057 'load' 'a_6_load_56' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_84 : Operation 2058 [2/2] (2.32ns)   --->   "%a_5_load_56 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2058 'load' 'a_5_load_56' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_84 : Operation 2059 [2/2] (2.32ns)   --->   "%a_4_load_56 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2059 'load' 'a_4_load_56' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_84 : Operation 2060 [2/2] (2.32ns)   --->   "%a_3_load_56 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2060 'load' 'a_3_load_56' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_84 : Operation 2061 [2/2] (2.32ns)   --->   "%a_2_load_56 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2061 'load' 'a_2_load_56' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_84 : Operation 2062 [2/2] (2.32ns)   --->   "%a_1_load_38 = load i8* %a_1_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2062 'load' 'a_1_load_38' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_84 : Operation 2063 [2/2] (2.32ns)   --->   "%a_0_load_20 = load i8* %a_0_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2063 'load' 'a_0_load_20' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_84 : Operation 2064 [2/2] (2.32ns)   --->   "%a_7_load_56 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2064 'load' 'a_7_load_56' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 85 <SV = 84> <Delay = 8.49>
ST_85 : Operation 2065 [1/2] (2.32ns)   --->   "%a_6_load_56 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2065 'load' 'a_6_load_56' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_85 : Operation 2066 [1/1] (2.00ns)   --->   "br label %65" [final_project/matrix_conv.cpp:30]   --->   Operation 2066 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_85 : Operation 2067 [1/2] (2.32ns)   --->   "%a_5_load_56 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2067 'load' 'a_5_load_56' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_85 : Operation 2068 [1/1] (2.00ns)   --->   "br label %65" [final_project/matrix_conv.cpp:30]   --->   Operation 2068 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_85 : Operation 2069 [1/2] (2.32ns)   --->   "%a_4_load_56 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2069 'load' 'a_4_load_56' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_85 : Operation 2070 [1/1] (2.00ns)   --->   "br label %65" [final_project/matrix_conv.cpp:30]   --->   Operation 2070 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_85 : Operation 2071 [1/2] (2.32ns)   --->   "%a_3_load_56 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2071 'load' 'a_3_load_56' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_85 : Operation 2072 [1/1] (2.00ns)   --->   "br label %65" [final_project/matrix_conv.cpp:30]   --->   Operation 2072 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_85 : Operation 2073 [1/2] (2.32ns)   --->   "%a_2_load_56 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2073 'load' 'a_2_load_56' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_85 : Operation 2074 [1/1] (2.00ns)   --->   "br label %65" [final_project/matrix_conv.cpp:30]   --->   Operation 2074 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_85 : Operation 2075 [1/2] (2.32ns)   --->   "%a_1_load_38 = load i8* %a_1_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2075 'load' 'a_1_load_38' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_85 : Operation 2076 [1/1] (2.00ns)   --->   "br label %65" [final_project/matrix_conv.cpp:30]   --->   Operation 2076 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_85 : Operation 2077 [1/2] (2.32ns)   --->   "%a_0_load_20 = load i8* %a_0_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2077 'load' 'a_0_load_20' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_85 : Operation 2078 [1/1] (2.00ns)   --->   "br label %65" [final_project/matrix_conv.cpp:30]   --->   Operation 2078 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_85 : Operation 2079 [1/2] (2.32ns)   --->   "%a_7_load_56 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2079 'load' 'a_7_load_56' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_85 : Operation 2080 [1/1] (2.00ns)   --->   "br label %65" [final_project/matrix_conv.cpp:30]   --->   Operation 2080 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_85 : Operation 2081 [1/1] (0.00ns)   --->   "%a_load_6_0_2_phi = phi i8 [ %a_0_load_20, %branch80 ], [ %a_1_load_38, %branch81 ], [ %a_2_load_56, %branch82 ], [ %a_3_load_56, %branch83 ], [ %a_4_load_56, %branch84 ], [ %a_5_load_56, %branch85 ], [ %a_6_load_56, %branch86 ], [ %a_7_load_56, %branch87 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2081 'phi' 'a_load_6_0_2_phi' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2082 [1/1] (0.00ns)   --->   "%tmp_6_0_2 = sext i8 %a_load_6_0_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 2082 'sext' 'tmp_6_0_2' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2083 [1/1] (4.17ns)   --->   "%tmp_7_6_0_2 = mul i16 %tmp_6_0_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 2083 'mul' 'tmp_7_6_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2084 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch218 [
    i4 0, label %branch211
    i4 1, label %branch212
    i4 2, label %branch213
    i4 3, label %branch214
    i4 4, label %branch215
    i4 5, label %branch216
    i4 6, label %branch217
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2084 'switch' <Predicate = true> <Delay = 1.36>
ST_85 : Operation 2085 [2/2] (2.32ns)   --->   "%a_7_load_57 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2085 'load' 'a_7_load_57' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_85 : Operation 2086 [2/2] (2.32ns)   --->   "%a_6_load_57 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2086 'load' 'a_6_load_57' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_85 : Operation 2087 [2/2] (2.32ns)   --->   "%a_5_load_57 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2087 'load' 'a_5_load_57' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_85 : Operation 2088 [2/2] (2.32ns)   --->   "%a_4_load_57 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2088 'load' 'a_4_load_57' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_85 : Operation 2089 [2/2] (2.32ns)   --->   "%a_3_load_57 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2089 'load' 'a_3_load_57' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_85 : Operation 2090 [2/2] (2.32ns)   --->   "%a_2_load_57 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2090 'load' 'a_2_load_57' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_85 : Operation 2091 [2/2] (2.32ns)   --->   "%a_1_load_39 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2091 'load' 'a_1_load_39' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_85 : Operation 2092 [2/2] (2.32ns)   --->   "%a_8_load_36 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2092 'load' 'a_8_load_36' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 86 <SV = 85> <Delay = 8.49>
ST_86 : Operation 2093 [1/2] (2.32ns)   --->   "%a_7_load_57 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2093 'load' 'a_7_load_57' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_86 : Operation 2094 [1/1] (2.00ns)   --->   "br label %66" [final_project/matrix_conv.cpp:30]   --->   Operation 2094 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_86 : Operation 2095 [1/2] (2.32ns)   --->   "%a_6_load_57 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2095 'load' 'a_6_load_57' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_86 : Operation 2096 [1/1] (2.00ns)   --->   "br label %66" [final_project/matrix_conv.cpp:30]   --->   Operation 2096 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_86 : Operation 2097 [1/2] (2.32ns)   --->   "%a_5_load_57 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2097 'load' 'a_5_load_57' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_86 : Operation 2098 [1/1] (2.00ns)   --->   "br label %66" [final_project/matrix_conv.cpp:30]   --->   Operation 2098 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_86 : Operation 2099 [1/2] (2.32ns)   --->   "%a_4_load_57 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2099 'load' 'a_4_load_57' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_86 : Operation 2100 [1/1] (2.00ns)   --->   "br label %66" [final_project/matrix_conv.cpp:30]   --->   Operation 2100 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_86 : Operation 2101 [1/2] (2.32ns)   --->   "%a_3_load_57 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2101 'load' 'a_3_load_57' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_86 : Operation 2102 [1/1] (2.00ns)   --->   "br label %66" [final_project/matrix_conv.cpp:30]   --->   Operation 2102 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_86 : Operation 2103 [1/2] (2.32ns)   --->   "%a_2_load_57 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2103 'load' 'a_2_load_57' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_86 : Operation 2104 [1/1] (2.00ns)   --->   "br label %66" [final_project/matrix_conv.cpp:30]   --->   Operation 2104 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_86 : Operation 2105 [1/2] (2.32ns)   --->   "%a_1_load_39 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2105 'load' 'a_1_load_39' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_86 : Operation 2106 [1/1] (2.00ns)   --->   "br label %66" [final_project/matrix_conv.cpp:30]   --->   Operation 2106 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_86 : Operation 2107 [1/2] (2.32ns)   --->   "%a_8_load_36 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2107 'load' 'a_8_load_36' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_86 : Operation 2108 [1/1] (2.00ns)   --->   "br label %66" [final_project/matrix_conv.cpp:30]   --->   Operation 2108 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_86 : Operation 2109 [1/1] (0.00ns)   --->   "%a_load_6_1_0_phi = phi i8 [ %a_1_load_39, %branch211 ], [ %a_2_load_57, %branch212 ], [ %a_3_load_57, %branch213 ], [ %a_4_load_57, %branch214 ], [ %a_5_load_57, %branch215 ], [ %a_6_load_57, %branch216 ], [ %a_7_load_57, %branch217 ], [ %a_8_load_36, %branch218 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2109 'phi' 'a_load_6_1_0_phi' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2110 [1/1] (0.00ns)   --->   "%tmp_6_1 = sext i8 %a_load_6_1_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 2110 'sext' 'tmp_6_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2111 [1/1] (4.17ns)   --->   "%tmp_7_6_1 = mul i16 %tmp_6_1, %tmp_3_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 2111 'mul' 'tmp_7_6_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2112 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch138 [
    i4 0, label %branch131
    i4 1, label %branch132
    i4 2, label %branch133
    i4 3, label %branch134
    i4 4, label %branch135
    i4 5, label %branch136
    i4 6, label %branch137
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2112 'switch' <Predicate = true> <Delay = 1.36>
ST_86 : Operation 2113 [2/2] (2.32ns)   --->   "%a_7_load_58 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2113 'load' 'a_7_load_58' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_86 : Operation 2114 [2/2] (2.32ns)   --->   "%a_6_load_58 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2114 'load' 'a_6_load_58' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_86 : Operation 2115 [2/2] (2.32ns)   --->   "%a_5_load_58 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2115 'load' 'a_5_load_58' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_86 : Operation 2116 [2/2] (2.32ns)   --->   "%a_4_load_58 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2116 'load' 'a_4_load_58' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_86 : Operation 2117 [2/2] (2.32ns)   --->   "%a_3_load_58 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2117 'load' 'a_3_load_58' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_86 : Operation 2118 [2/2] (2.32ns)   --->   "%a_2_load_58 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2118 'load' 'a_2_load_58' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_86 : Operation 2119 [2/2] (2.32ns)   --->   "%a_1_load_40 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2119 'load' 'a_1_load_40' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_86 : Operation 2120 [2/2] (2.32ns)   --->   "%a_8_load_37 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2120 'load' 'a_8_load_37' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 87 <SV = 86> <Delay = 8.49>
ST_87 : Operation 2121 [1/2] (2.32ns)   --->   "%a_7_load_58 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2121 'load' 'a_7_load_58' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_87 : Operation 2122 [1/1] (2.00ns)   --->   "br label %67" [final_project/matrix_conv.cpp:30]   --->   Operation 2122 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_87 : Operation 2123 [1/2] (2.32ns)   --->   "%a_6_load_58 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2123 'load' 'a_6_load_58' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_87 : Operation 2124 [1/1] (2.00ns)   --->   "br label %67" [final_project/matrix_conv.cpp:30]   --->   Operation 2124 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_87 : Operation 2125 [1/2] (2.32ns)   --->   "%a_5_load_58 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2125 'load' 'a_5_load_58' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_87 : Operation 2126 [1/1] (2.00ns)   --->   "br label %67" [final_project/matrix_conv.cpp:30]   --->   Operation 2126 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_87 : Operation 2127 [1/2] (2.32ns)   --->   "%a_4_load_58 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2127 'load' 'a_4_load_58' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_87 : Operation 2128 [1/1] (2.00ns)   --->   "br label %67" [final_project/matrix_conv.cpp:30]   --->   Operation 2128 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_87 : Operation 2129 [1/2] (2.32ns)   --->   "%a_3_load_58 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2129 'load' 'a_3_load_58' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_87 : Operation 2130 [1/1] (2.00ns)   --->   "br label %67" [final_project/matrix_conv.cpp:30]   --->   Operation 2130 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_87 : Operation 2131 [1/2] (2.32ns)   --->   "%a_2_load_58 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2131 'load' 'a_2_load_58' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_87 : Operation 2132 [1/1] (2.00ns)   --->   "br label %67" [final_project/matrix_conv.cpp:30]   --->   Operation 2132 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_87 : Operation 2133 [1/2] (2.32ns)   --->   "%a_1_load_40 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2133 'load' 'a_1_load_40' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_87 : Operation 2134 [1/1] (2.00ns)   --->   "br label %67" [final_project/matrix_conv.cpp:30]   --->   Operation 2134 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_87 : Operation 2135 [1/2] (2.32ns)   --->   "%a_8_load_37 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2135 'load' 'a_8_load_37' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_87 : Operation 2136 [1/1] (2.00ns)   --->   "br label %67" [final_project/matrix_conv.cpp:30]   --->   Operation 2136 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_87 : Operation 2137 [1/1] (0.00ns)   --->   "%a_load_6_1_1_phi = phi i8 [ %a_1_load_40, %branch131 ], [ %a_2_load_58, %branch132 ], [ %a_3_load_58, %branch133 ], [ %a_4_load_58, %branch134 ], [ %a_5_load_58, %branch135 ], [ %a_6_load_58, %branch136 ], [ %a_7_load_58, %branch137 ], [ %a_8_load_37, %branch138 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2137 'phi' 'a_load_6_1_1_phi' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2138 [1/1] (0.00ns)   --->   "%tmp_6_1_1 = sext i8 %a_load_6_1_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 2138 'sext' 'tmp_6_1_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2139 [1/1] (4.17ns)   --->   "%tmp_7_6_1_1 = mul i16 %tmp_6_1_1, %tmp_3_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 2139 'mul' 'tmp_7_6_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2140 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch68 [
    i4 0, label %branch61
    i4 1, label %branch62
    i4 2, label %branch63
    i4 3, label %branch64
    i4 4, label %branch65
    i4 5, label %branch66
    i4 6, label %branch67
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2140 'switch' <Predicate = true> <Delay = 1.36>
ST_87 : Operation 2141 [2/2] (2.32ns)   --->   "%a_7_load_59 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2141 'load' 'a_7_load_59' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_87 : Operation 2142 [2/2] (2.32ns)   --->   "%a_6_load_59 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2142 'load' 'a_6_load_59' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_87 : Operation 2143 [2/2] (2.32ns)   --->   "%a_5_load_59 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2143 'load' 'a_5_load_59' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_87 : Operation 2144 [2/2] (2.32ns)   --->   "%a_4_load_59 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2144 'load' 'a_4_load_59' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_87 : Operation 2145 [2/2] (2.32ns)   --->   "%a_3_load_59 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2145 'load' 'a_3_load_59' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_87 : Operation 2146 [2/2] (2.32ns)   --->   "%a_2_load_59 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2146 'load' 'a_2_load_59' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_87 : Operation 2147 [2/2] (2.32ns)   --->   "%a_1_load_41 = load i8* %a_1_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2147 'load' 'a_1_load_41' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_87 : Operation 2148 [2/2] (2.32ns)   --->   "%a_8_load_38 = load i8* %a_8_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2148 'load' 'a_8_load_38' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 88 <SV = 87> <Delay = 8.49>
ST_88 : Operation 2149 [1/2] (2.32ns)   --->   "%a_7_load_59 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2149 'load' 'a_7_load_59' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_88 : Operation 2150 [1/1] (2.00ns)   --->   "br label %68" [final_project/matrix_conv.cpp:30]   --->   Operation 2150 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_88 : Operation 2151 [1/2] (2.32ns)   --->   "%a_6_load_59 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2151 'load' 'a_6_load_59' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_88 : Operation 2152 [1/1] (2.00ns)   --->   "br label %68" [final_project/matrix_conv.cpp:30]   --->   Operation 2152 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_88 : Operation 2153 [1/2] (2.32ns)   --->   "%a_5_load_59 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2153 'load' 'a_5_load_59' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_88 : Operation 2154 [1/1] (2.00ns)   --->   "br label %68" [final_project/matrix_conv.cpp:30]   --->   Operation 2154 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_88 : Operation 2155 [1/2] (2.32ns)   --->   "%a_4_load_59 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2155 'load' 'a_4_load_59' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_88 : Operation 2156 [1/1] (2.00ns)   --->   "br label %68" [final_project/matrix_conv.cpp:30]   --->   Operation 2156 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_88 : Operation 2157 [1/2] (2.32ns)   --->   "%a_3_load_59 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2157 'load' 'a_3_load_59' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_88 : Operation 2158 [1/1] (2.00ns)   --->   "br label %68" [final_project/matrix_conv.cpp:30]   --->   Operation 2158 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_88 : Operation 2159 [1/2] (2.32ns)   --->   "%a_2_load_59 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2159 'load' 'a_2_load_59' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_88 : Operation 2160 [1/1] (2.00ns)   --->   "br label %68" [final_project/matrix_conv.cpp:30]   --->   Operation 2160 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_88 : Operation 2161 [1/2] (2.32ns)   --->   "%a_1_load_41 = load i8* %a_1_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2161 'load' 'a_1_load_41' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_88 : Operation 2162 [1/1] (2.00ns)   --->   "br label %68" [final_project/matrix_conv.cpp:30]   --->   Operation 2162 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_88 : Operation 2163 [1/2] (2.32ns)   --->   "%a_8_load_38 = load i8* %a_8_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2163 'load' 'a_8_load_38' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_88 : Operation 2164 [1/1] (2.00ns)   --->   "br label %68" [final_project/matrix_conv.cpp:30]   --->   Operation 2164 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_88 : Operation 2165 [1/1] (0.00ns)   --->   "%a_load_6_1_2_phi = phi i8 [ %a_1_load_41, %branch61 ], [ %a_2_load_59, %branch62 ], [ %a_3_load_59, %branch63 ], [ %a_4_load_59, %branch64 ], [ %a_5_load_59, %branch65 ], [ %a_6_load_59, %branch66 ], [ %a_7_load_59, %branch67 ], [ %a_8_load_38, %branch68 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2165 'phi' 'a_load_6_1_2_phi' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2166 [1/1] (0.00ns)   --->   "%tmp_6_1_2 = sext i8 %a_load_6_1_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 2166 'sext' 'tmp_6_1_2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2167 [1/1] (4.17ns)   --->   "%tmp_7_6_1_2 = mul i16 %tmp_6_1_2, %tmp_3_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 2167 'mul' 'tmp_7_6_1_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2168 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch189 [
    i4 0, label %branch182
    i4 1, label %branch183
    i4 2, label %branch184
    i4 3, label %branch185
    i4 4, label %branch186
    i4 5, label %branch187
    i4 6, label %branch188
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2168 'switch' <Predicate = true> <Delay = 1.36>
ST_88 : Operation 2169 [2/2] (2.32ns)   --->   "%a_8_load_39 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2169 'load' 'a_8_load_39' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_88 : Operation 2170 [2/2] (2.32ns)   --->   "%a_7_load_60 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2170 'load' 'a_7_load_60' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_88 : Operation 2171 [2/2] (2.32ns)   --->   "%a_6_load_60 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2171 'load' 'a_6_load_60' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_88 : Operation 2172 [2/2] (2.32ns)   --->   "%a_5_load_60 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2172 'load' 'a_5_load_60' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_88 : Operation 2173 [2/2] (2.32ns)   --->   "%a_4_load_60 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2173 'load' 'a_4_load_60' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_88 : Operation 2174 [2/2] (2.32ns)   --->   "%a_3_load_60 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2174 'load' 'a_3_load_60' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_88 : Operation 2175 [2/2] (2.32ns)   --->   "%a_2_load_60 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2175 'load' 'a_2_load_60' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_88 : Operation 2176 [2/2] (2.32ns)   --->   "%a_9_load_18 = load i8* %a_9_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2176 'load' 'a_9_load_18' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 89 <SV = 88> <Delay = 8.49>
ST_89 : Operation 2177 [1/2] (2.32ns)   --->   "%a_8_load_39 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2177 'load' 'a_8_load_39' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_89 : Operation 2178 [1/1] (2.00ns)   --->   "br label %69" [final_project/matrix_conv.cpp:30]   --->   Operation 2178 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_89 : Operation 2179 [1/2] (2.32ns)   --->   "%a_7_load_60 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2179 'load' 'a_7_load_60' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_89 : Operation 2180 [1/1] (2.00ns)   --->   "br label %69" [final_project/matrix_conv.cpp:30]   --->   Operation 2180 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_89 : Operation 2181 [1/2] (2.32ns)   --->   "%a_6_load_60 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2181 'load' 'a_6_load_60' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_89 : Operation 2182 [1/1] (2.00ns)   --->   "br label %69" [final_project/matrix_conv.cpp:30]   --->   Operation 2182 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_89 : Operation 2183 [1/2] (2.32ns)   --->   "%a_5_load_60 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2183 'load' 'a_5_load_60' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_89 : Operation 2184 [1/1] (2.00ns)   --->   "br label %69" [final_project/matrix_conv.cpp:30]   --->   Operation 2184 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_89 : Operation 2185 [1/2] (2.32ns)   --->   "%a_4_load_60 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2185 'load' 'a_4_load_60' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_89 : Operation 2186 [1/1] (2.00ns)   --->   "br label %69" [final_project/matrix_conv.cpp:30]   --->   Operation 2186 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_89 : Operation 2187 [1/2] (2.32ns)   --->   "%a_3_load_60 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2187 'load' 'a_3_load_60' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_89 : Operation 2188 [1/1] (2.00ns)   --->   "br label %69" [final_project/matrix_conv.cpp:30]   --->   Operation 2188 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_89 : Operation 2189 [1/2] (2.32ns)   --->   "%a_2_load_60 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2189 'load' 'a_2_load_60' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_89 : Operation 2190 [1/1] (2.00ns)   --->   "br label %69" [final_project/matrix_conv.cpp:30]   --->   Operation 2190 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_89 : Operation 2191 [1/2] (2.32ns)   --->   "%a_9_load_18 = load i8* %a_9_addr_6, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2191 'load' 'a_9_load_18' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_89 : Operation 2192 [1/1] (2.00ns)   --->   "br label %69" [final_project/matrix_conv.cpp:30]   --->   Operation 2192 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_89 : Operation 2193 [1/1] (0.00ns)   --->   "%a_load_6_2_0_phi = phi i8 [ %a_2_load_60, %branch182 ], [ %a_3_load_60, %branch183 ], [ %a_4_load_60, %branch184 ], [ %a_5_load_60, %branch185 ], [ %a_6_load_60, %branch186 ], [ %a_7_load_60, %branch187 ], [ %a_8_load_39, %branch188 ], [ %a_9_load_18, %branch189 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2193 'phi' 'a_load_6_2_0_phi' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2194 [1/1] (0.00ns)   --->   "%tmp_6_2 = sext i8 %a_load_6_2_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 2194 'sext' 'tmp_6_2' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2195 [1/1] (4.17ns)   --->   "%tmp_7_6_2 = mul i16 %tmp_6_2, %tmp_3_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 2195 'mul' 'tmp_7_6_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2196 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch109 [
    i4 0, label %branch102
    i4 1, label %branch103
    i4 2, label %branch104
    i4 3, label %branch105
    i4 4, label %branch106
    i4 5, label %branch107
    i4 6, label %branch108
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2196 'switch' <Predicate = true> <Delay = 1.36>
ST_89 : Operation 2197 [2/2] (2.32ns)   --->   "%a_8_load_40 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2197 'load' 'a_8_load_40' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_89 : Operation 2198 [2/2] (2.32ns)   --->   "%a_7_load_61 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2198 'load' 'a_7_load_61' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_89 : Operation 2199 [2/2] (2.32ns)   --->   "%a_6_load_61 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2199 'load' 'a_6_load_61' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_89 : Operation 2200 [2/2] (2.32ns)   --->   "%a_5_load_61 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2200 'load' 'a_5_load_61' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_89 : Operation 2201 [2/2] (2.32ns)   --->   "%a_4_load_61 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2201 'load' 'a_4_load_61' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_89 : Operation 2202 [2/2] (2.32ns)   --->   "%a_3_load_61 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2202 'load' 'a_3_load_61' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_89 : Operation 2203 [2/2] (2.32ns)   --->   "%a_2_load_61 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2203 'load' 'a_2_load_61' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_89 : Operation 2204 [2/2] (2.32ns)   --->   "%a_9_load_19 = load i8* %a_9_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2204 'load' 'a_9_load_19' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 90 <SV = 89> <Delay = 8.49>
ST_90 : Operation 2205 [1/2] (2.32ns)   --->   "%a_8_load_40 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2205 'load' 'a_8_load_40' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_90 : Operation 2206 [1/1] (2.00ns)   --->   "br label %70" [final_project/matrix_conv.cpp:30]   --->   Operation 2206 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_90 : Operation 2207 [1/2] (2.32ns)   --->   "%a_7_load_61 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2207 'load' 'a_7_load_61' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_90 : Operation 2208 [1/1] (2.00ns)   --->   "br label %70" [final_project/matrix_conv.cpp:30]   --->   Operation 2208 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_90 : Operation 2209 [1/2] (2.32ns)   --->   "%a_6_load_61 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2209 'load' 'a_6_load_61' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_90 : Operation 2210 [1/1] (2.00ns)   --->   "br label %70" [final_project/matrix_conv.cpp:30]   --->   Operation 2210 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_90 : Operation 2211 [1/2] (2.32ns)   --->   "%a_5_load_61 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2211 'load' 'a_5_load_61' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_90 : Operation 2212 [1/1] (2.00ns)   --->   "br label %70" [final_project/matrix_conv.cpp:30]   --->   Operation 2212 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_90 : Operation 2213 [1/2] (2.32ns)   --->   "%a_4_load_61 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2213 'load' 'a_4_load_61' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_90 : Operation 2214 [1/1] (2.00ns)   --->   "br label %70" [final_project/matrix_conv.cpp:30]   --->   Operation 2214 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_90 : Operation 2215 [1/2] (2.32ns)   --->   "%a_3_load_61 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2215 'load' 'a_3_load_61' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_90 : Operation 2216 [1/1] (2.00ns)   --->   "br label %70" [final_project/matrix_conv.cpp:30]   --->   Operation 2216 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_90 : Operation 2217 [1/2] (2.32ns)   --->   "%a_2_load_61 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2217 'load' 'a_2_load_61' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_90 : Operation 2218 [1/1] (2.00ns)   --->   "br label %70" [final_project/matrix_conv.cpp:30]   --->   Operation 2218 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_90 : Operation 2219 [1/2] (2.32ns)   --->   "%a_9_load_19 = load i8* %a_9_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2219 'load' 'a_9_load_19' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_90 : Operation 2220 [1/1] (2.00ns)   --->   "br label %70" [final_project/matrix_conv.cpp:30]   --->   Operation 2220 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_90 : Operation 2221 [1/1] (0.00ns)   --->   "%a_load_6_2_1_phi = phi i8 [ %a_2_load_61, %branch102 ], [ %a_3_load_61, %branch103 ], [ %a_4_load_61, %branch104 ], [ %a_5_load_61, %branch105 ], [ %a_6_load_61, %branch106 ], [ %a_7_load_61, %branch107 ], [ %a_8_load_40, %branch108 ], [ %a_9_load_19, %branch109 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2221 'phi' 'a_load_6_2_1_phi' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2222 [1/1] (0.00ns)   --->   "%tmp_6_2_1 = sext i8 %a_load_6_2_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 2222 'sext' 'tmp_6_2_1' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2223 [1/1] (4.17ns)   --->   "%tmp_7_6_2_1 = mul i16 %tmp_6_2_1, %tmp_3_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 2223 'mul' 'tmp_7_6_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2224 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch49 [
    i4 0, label %branch42
    i4 1, label %branch43
    i4 2, label %branch44
    i4 3, label %branch45
    i4 4, label %branch46
    i4 5, label %branch47
    i4 6, label %branch48
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2224 'switch' <Predicate = true> <Delay = 1.36>
ST_90 : Operation 2225 [2/2] (2.32ns)   --->   "%a_8_load_41 = load i8* %a_8_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2225 'load' 'a_8_load_41' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_90 : Operation 2226 [2/2] (2.32ns)   --->   "%a_7_load_62 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2226 'load' 'a_7_load_62' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_90 : Operation 2227 [2/2] (2.32ns)   --->   "%a_6_load_62 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2227 'load' 'a_6_load_62' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_90 : Operation 2228 [2/2] (2.32ns)   --->   "%a_5_load_62 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2228 'load' 'a_5_load_62' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_90 : Operation 2229 [2/2] (2.32ns)   --->   "%a_4_load_62 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2229 'load' 'a_4_load_62' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_90 : Operation 2230 [2/2] (2.32ns)   --->   "%a_3_load_62 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2230 'load' 'a_3_load_62' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_90 : Operation 2231 [2/2] (2.32ns)   --->   "%a_2_load_62 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2231 'load' 'a_2_load_62' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_90 : Operation 2232 [2/2] (2.32ns)   --->   "%a_9_load_20 = load i8* %a_9_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2232 'load' 'a_9_load_20' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 91 <SV = 90> <Delay = 2.32>
ST_91 : Operation 2233 [1/2] (2.32ns)   --->   "%a_8_load_41 = load i8* %a_8_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2233 'load' 'a_8_load_41' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_91 : Operation 2234 [1/1] (2.00ns)   --->   "br label %71" [final_project/matrix_conv.cpp:30]   --->   Operation 2234 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_91 : Operation 2235 [1/2] (2.32ns)   --->   "%a_7_load_62 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2235 'load' 'a_7_load_62' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_91 : Operation 2236 [1/1] (2.00ns)   --->   "br label %71" [final_project/matrix_conv.cpp:30]   --->   Operation 2236 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_91 : Operation 2237 [1/2] (2.32ns)   --->   "%a_6_load_62 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2237 'load' 'a_6_load_62' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_91 : Operation 2238 [1/1] (2.00ns)   --->   "br label %71" [final_project/matrix_conv.cpp:30]   --->   Operation 2238 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_91 : Operation 2239 [1/2] (2.32ns)   --->   "%a_5_load_62 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2239 'load' 'a_5_load_62' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_91 : Operation 2240 [1/1] (2.00ns)   --->   "br label %71" [final_project/matrix_conv.cpp:30]   --->   Operation 2240 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_91 : Operation 2241 [1/2] (2.32ns)   --->   "%a_4_load_62 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2241 'load' 'a_4_load_62' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_91 : Operation 2242 [1/1] (2.00ns)   --->   "br label %71" [final_project/matrix_conv.cpp:30]   --->   Operation 2242 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_91 : Operation 2243 [1/2] (2.32ns)   --->   "%a_3_load_62 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2243 'load' 'a_3_load_62' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_91 : Operation 2244 [1/1] (2.00ns)   --->   "br label %71" [final_project/matrix_conv.cpp:30]   --->   Operation 2244 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_91 : Operation 2245 [1/2] (2.32ns)   --->   "%a_2_load_62 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2245 'load' 'a_2_load_62' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_91 : Operation 2246 [1/1] (2.00ns)   --->   "br label %71" [final_project/matrix_conv.cpp:30]   --->   Operation 2246 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_91 : Operation 2247 [1/2] (2.32ns)   --->   "%a_9_load_20 = load i8* %a_9_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2247 'load' 'a_9_load_20' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_91 : Operation 2248 [1/1] (2.00ns)   --->   "br label %71" [final_project/matrix_conv.cpp:30]   --->   Operation 2248 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>

State 92 <SV = 91> <Delay = 8.45>
ST_92 : Operation 2249 [1/1] (0.00ns)   --->   "%a_load_6_2_2_phi = phi i8 [ %a_2_load_62, %branch42 ], [ %a_3_load_62, %branch43 ], [ %a_4_load_62, %branch44 ], [ %a_5_load_62, %branch45 ], [ %a_6_load_62, %branch46 ], [ %a_7_load_62, %branch47 ], [ %a_8_load_41, %branch48 ], [ %a_9_load_20, %branch49 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2249 'phi' 'a_load_6_2_2_phi' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2250 [1/1] (0.00ns)   --->   "%tmp_6_2_2 = sext i8 %a_load_6_2_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 2250 'sext' 'tmp_6_2_2' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2251 [1/1] (3.36ns) (grouped into DSP with root node tmp46)   --->   "%tmp_7_6_2_2 = mul i16 %tmp_6_2_2, %tmp_3_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 2251 'mul' 'tmp_7_6_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2252 [1/1] (2.07ns)   --->   "%tmp42 = add i16 %tmp_7_6_2, %tmp_7_6_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 2252 'add' 'tmp42' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2253 [1/1] (2.07ns)   --->   "%tmp43 = add i16 %tmp_7_6_1_2, %tmp_7_6_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 2253 'add' 'tmp43' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2254 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp46 = add i16 %tmp_7_6_0_2, %tmp_7_6_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 2254 'add' 'tmp46' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 2255 [1/1] (2.07ns)   --->   "%tmp47 = add i16 %tmp46, %tmp_7_6_1" [final_project/matrix_conv.cpp:30]   --->   Operation 2255 'add' 'tmp47' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.80>
ST_93 : Operation 2256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp44 = add i16 %tmp43, %tmp42" [final_project/matrix_conv.cpp:30]   --->   Operation 2256 'add' 'tmp44' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp45 = add i16 %tmp_7_6_0_1, %tmp_7_6" [final_project/matrix_conv.cpp:30]   --->   Operation 2257 'add' 'tmp45' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2258 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp48 = add i16 %tmp47, %tmp45" [final_project/matrix_conv.cpp:30]   --->   Operation 2258 'add' 'tmp48' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2259 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_6_2_2 = add i16 %tmp48, %tmp44" [final_project/matrix_conv.cpp:30]   --->   Operation 2259 'add' 'sum_2_6_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2260 [1/1] (1.36ns)   --->   "switch i3 %tmp_1, label %branch15123 [
    i3 0, label %branch8116
    i3 1, label %branch9117
    i3 2, label %branch10118
    i3 3, label %branch11119
    i3 -4, label %branch12120
    i3 -3, label %branch13121
    i3 -2, label %branch14122
  ]" [final_project/matrix_conv.cpp:33]   --->   Operation 2260 'switch' <Predicate = true> <Delay = 1.36>

State 94 <SV = 93> <Delay = 2.32>
ST_94 : Operation 2261 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_2_2, i16* %res_6_addr_6, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 2261 'store' <Predicate = (tmp_1 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_94 : Operation 2262 [1/1] (0.00ns)   --->   "br label %72" [final_project/matrix_conv.cpp:33]   --->   Operation 2262 'br' <Predicate = (tmp_1 == 6)> <Delay = 0.00>
ST_94 : Operation 2263 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_2_2, i16* %res_5_addr_6, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 2263 'store' <Predicate = (tmp_1 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_94 : Operation 2264 [1/1] (0.00ns)   --->   "br label %72" [final_project/matrix_conv.cpp:33]   --->   Operation 2264 'br' <Predicate = (tmp_1 == 5)> <Delay = 0.00>
ST_94 : Operation 2265 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_2_2, i16* %res_4_addr_6, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 2265 'store' <Predicate = (tmp_1 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_94 : Operation 2266 [1/1] (0.00ns)   --->   "br label %72" [final_project/matrix_conv.cpp:33]   --->   Operation 2266 'br' <Predicate = (tmp_1 == 4)> <Delay = 0.00>
ST_94 : Operation 2267 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_2_2, i16* %res_3_addr_6, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 2267 'store' <Predicate = (tmp_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_94 : Operation 2268 [1/1] (0.00ns)   --->   "br label %72" [final_project/matrix_conv.cpp:33]   --->   Operation 2268 'br' <Predicate = (tmp_1 == 3)> <Delay = 0.00>
ST_94 : Operation 2269 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_2_2, i16* %res_2_addr_6, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 2269 'store' <Predicate = (tmp_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_94 : Operation 2270 [1/1] (0.00ns)   --->   "br label %72" [final_project/matrix_conv.cpp:33]   --->   Operation 2270 'br' <Predicate = (tmp_1 == 2)> <Delay = 0.00>
ST_94 : Operation 2271 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_2_2, i16* %res_1_addr_6, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 2271 'store' <Predicate = (tmp_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_94 : Operation 2272 [1/1] (0.00ns)   --->   "br label %72" [final_project/matrix_conv.cpp:33]   --->   Operation 2272 'br' <Predicate = (tmp_1 == 1)> <Delay = 0.00>
ST_94 : Operation 2273 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_2_2, i16* %res_0_addr_6, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 2273 'store' <Predicate = (tmp_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_94 : Operation 2274 [1/1] (0.00ns)   --->   "br label %72" [final_project/matrix_conv.cpp:33]   --->   Operation 2274 'br' <Predicate = (tmp_1 == 0)> <Delay = 0.00>
ST_94 : Operation 2275 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_2_2, i16* %res_7_addr_6, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 2275 'store' <Predicate = (tmp_1 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_94 : Operation 2276 [1/1] (0.00ns)   --->   "br label %72" [final_project/matrix_conv.cpp:33]   --->   Operation 2276 'br' <Predicate = (tmp_1 == 7)> <Delay = 0.00>
ST_94 : Operation 2277 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch157 [
    i4 0, label %branch150
    i4 1, label %branch151
    i4 2, label %branch152
    i4 3, label %branch153
    i4 4, label %branch154
    i4 5, label %branch155
    i4 6, label %branch156
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2277 'switch' <Predicate = true> <Delay = 1.36>
ST_94 : Operation 2278 [2/2] (2.32ns)   --->   "%a_6_load_63 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2278 'load' 'a_6_load_63' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_94 : Operation 2279 [2/2] (2.32ns)   --->   "%a_5_load_63 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2279 'load' 'a_5_load_63' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_94 : Operation 2280 [2/2] (2.32ns)   --->   "%a_4_load_63 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2280 'load' 'a_4_load_63' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_94 : Operation 2281 [2/2] (2.32ns)   --->   "%a_3_load_63 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2281 'load' 'a_3_load_63' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_94 : Operation 2282 [2/2] (2.32ns)   --->   "%a_2_load_63 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2282 'load' 'a_2_load_63' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_94 : Operation 2283 [2/2] (2.32ns)   --->   "%a_1_load_42 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2283 'load' 'a_1_load_42' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_94 : Operation 2284 [2/2] (2.32ns)   --->   "%a_0_load_21 = load i8* %a_0_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2284 'load' 'a_0_load_21' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_94 : Operation 2285 [2/2] (2.32ns)   --->   "%a_7_load_63 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2285 'load' 'a_7_load_63' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 95 <SV = 94> <Delay = 8.49>
ST_95 : Operation 2286 [1/2] (2.32ns)   --->   "%a_6_load_63 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2286 'load' 'a_6_load_63' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_95 : Operation 2287 [1/1] (2.00ns)   --->   "br label %73" [final_project/matrix_conv.cpp:30]   --->   Operation 2287 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_95 : Operation 2288 [1/2] (2.32ns)   --->   "%a_5_load_63 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2288 'load' 'a_5_load_63' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_95 : Operation 2289 [1/1] (2.00ns)   --->   "br label %73" [final_project/matrix_conv.cpp:30]   --->   Operation 2289 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_95 : Operation 2290 [1/2] (2.32ns)   --->   "%a_4_load_63 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2290 'load' 'a_4_load_63' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_95 : Operation 2291 [1/1] (2.00ns)   --->   "br label %73" [final_project/matrix_conv.cpp:30]   --->   Operation 2291 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_95 : Operation 2292 [1/2] (2.32ns)   --->   "%a_3_load_63 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2292 'load' 'a_3_load_63' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_95 : Operation 2293 [1/1] (2.00ns)   --->   "br label %73" [final_project/matrix_conv.cpp:30]   --->   Operation 2293 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_95 : Operation 2294 [1/2] (2.32ns)   --->   "%a_2_load_63 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2294 'load' 'a_2_load_63' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_95 : Operation 2295 [1/1] (2.00ns)   --->   "br label %73" [final_project/matrix_conv.cpp:30]   --->   Operation 2295 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_95 : Operation 2296 [1/2] (2.32ns)   --->   "%a_1_load_42 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2296 'load' 'a_1_load_42' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_95 : Operation 2297 [1/1] (2.00ns)   --->   "br label %73" [final_project/matrix_conv.cpp:30]   --->   Operation 2297 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_95 : Operation 2298 [1/2] (2.32ns)   --->   "%a_0_load_21 = load i8* %a_0_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2298 'load' 'a_0_load_21' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_95 : Operation 2299 [1/1] (2.00ns)   --->   "br label %73" [final_project/matrix_conv.cpp:30]   --->   Operation 2299 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_95 : Operation 2300 [1/2] (2.32ns)   --->   "%a_7_load_63 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2300 'load' 'a_7_load_63' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_95 : Operation 2301 [1/1] (2.00ns)   --->   "br label %73" [final_project/matrix_conv.cpp:30]   --->   Operation 2301 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_95 : Operation 2302 [1/1] (0.00ns)   --->   "%a_load_7_0_0_phi = phi i8 [ %a_0_load_21, %branch150 ], [ %a_1_load_42, %branch151 ], [ %a_2_load_63, %branch152 ], [ %a_3_load_63, %branch153 ], [ %a_4_load_63, %branch154 ], [ %a_5_load_63, %branch155 ], [ %a_6_load_63, %branch156 ], [ %a_7_load_63, %branch157 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2302 'phi' 'a_load_7_0_0_phi' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2303 [1/1] (0.00ns)   --->   "%tmp_7_7 = sext i8 %a_load_7_0_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 2303 'sext' 'tmp_7_7' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2304 [1/1] (4.17ns)   --->   "%tmp_7_7_8 = mul i16 %tmp_7_7, %tmp_3" [final_project/matrix_conv.cpp:30]   --->   Operation 2304 'mul' 'tmp_7_7_8' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2305 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch77 [
    i4 0, label %branch70
    i4 1, label %branch71
    i4 2, label %branch72
    i4 3, label %branch73
    i4 4, label %branch74
    i4 5, label %branch75
    i4 6, label %branch76
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2305 'switch' <Predicate = true> <Delay = 1.36>
ST_95 : Operation 2306 [2/2] (2.32ns)   --->   "%a_6_load_64 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2306 'load' 'a_6_load_64' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_95 : Operation 2307 [2/2] (2.32ns)   --->   "%a_5_load_64 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2307 'load' 'a_5_load_64' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_95 : Operation 2308 [2/2] (2.32ns)   --->   "%a_4_load_64 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2308 'load' 'a_4_load_64' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_95 : Operation 2309 [2/2] (2.32ns)   --->   "%a_3_load_64 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2309 'load' 'a_3_load_64' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_95 : Operation 2310 [2/2] (2.32ns)   --->   "%a_2_load_64 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2310 'load' 'a_2_load_64' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_95 : Operation 2311 [2/2] (2.32ns)   --->   "%a_1_load_43 = load i8* %a_1_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2311 'load' 'a_1_load_43' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_95 : Operation 2312 [2/2] (2.32ns)   --->   "%a_0_load_22 = load i8* %a_0_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2312 'load' 'a_0_load_22' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_95 : Operation 2313 [2/2] (2.32ns)   --->   "%a_7_load_64 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2313 'load' 'a_7_load_64' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 96 <SV = 95> <Delay = 8.49>
ST_96 : Operation 2314 [1/2] (2.32ns)   --->   "%a_6_load_64 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2314 'load' 'a_6_load_64' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_96 : Operation 2315 [1/1] (2.00ns)   --->   "br label %74" [final_project/matrix_conv.cpp:30]   --->   Operation 2315 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_96 : Operation 2316 [1/2] (2.32ns)   --->   "%a_5_load_64 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2316 'load' 'a_5_load_64' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_96 : Operation 2317 [1/1] (2.00ns)   --->   "br label %74" [final_project/matrix_conv.cpp:30]   --->   Operation 2317 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_96 : Operation 2318 [1/2] (2.32ns)   --->   "%a_4_load_64 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2318 'load' 'a_4_load_64' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_96 : Operation 2319 [1/1] (2.00ns)   --->   "br label %74" [final_project/matrix_conv.cpp:30]   --->   Operation 2319 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_96 : Operation 2320 [1/2] (2.32ns)   --->   "%a_3_load_64 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2320 'load' 'a_3_load_64' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_96 : Operation 2321 [1/1] (2.00ns)   --->   "br label %74" [final_project/matrix_conv.cpp:30]   --->   Operation 2321 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_96 : Operation 2322 [1/2] (2.32ns)   --->   "%a_2_load_64 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2322 'load' 'a_2_load_64' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_96 : Operation 2323 [1/1] (2.00ns)   --->   "br label %74" [final_project/matrix_conv.cpp:30]   --->   Operation 2323 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_96 : Operation 2324 [1/2] (2.32ns)   --->   "%a_1_load_43 = load i8* %a_1_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2324 'load' 'a_1_load_43' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_96 : Operation 2325 [1/1] (2.00ns)   --->   "br label %74" [final_project/matrix_conv.cpp:30]   --->   Operation 2325 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_96 : Operation 2326 [1/2] (2.32ns)   --->   "%a_0_load_22 = load i8* %a_0_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2326 'load' 'a_0_load_22' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_96 : Operation 2327 [1/1] (2.00ns)   --->   "br label %74" [final_project/matrix_conv.cpp:30]   --->   Operation 2327 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_96 : Operation 2328 [1/2] (2.32ns)   --->   "%a_7_load_64 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2328 'load' 'a_7_load_64' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_96 : Operation 2329 [1/1] (2.00ns)   --->   "br label %74" [final_project/matrix_conv.cpp:30]   --->   Operation 2329 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_96 : Operation 2330 [1/1] (0.00ns)   --->   "%a_load_7_0_1_phi = phi i8 [ %a_0_load_22, %branch70 ], [ %a_1_load_43, %branch71 ], [ %a_2_load_64, %branch72 ], [ %a_3_load_64, %branch73 ], [ %a_4_load_64, %branch74 ], [ %a_5_load_64, %branch75 ], [ %a_6_load_64, %branch76 ], [ %a_7_load_64, %branch77 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2330 'phi' 'a_load_7_0_1_phi' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2331 [1/1] (0.00ns)   --->   "%tmp_7_0_1_9 = sext i8 %a_load_7_0_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 2331 'sext' 'tmp_7_0_1_9' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2332 [1/1] (4.17ns)   --->   "%tmp_7_7_0_1 = mul i16 %tmp_7_0_1_9, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 2332 'mul' 'tmp_7_7_0_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2333 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch27 [
    i4 0, label %branch20
    i4 1, label %branch21
    i4 2, label %branch22
    i4 3, label %branch23
    i4 4, label %branch24
    i4 5, label %branch25
    i4 6, label %branch26
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2333 'switch' <Predicate = true> <Delay = 1.36>
ST_96 : Operation 2334 [2/2] (2.32ns)   --->   "%a_6_load_65 = load i8* %a_6_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2334 'load' 'a_6_load_65' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_96 : Operation 2335 [2/2] (2.32ns)   --->   "%a_5_load_65 = load i8* %a_5_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2335 'load' 'a_5_load_65' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_96 : Operation 2336 [2/2] (2.32ns)   --->   "%a_4_load_65 = load i8* %a_4_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2336 'load' 'a_4_load_65' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_96 : Operation 2337 [2/2] (2.32ns)   --->   "%a_3_load_65 = load i8* %a_3_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2337 'load' 'a_3_load_65' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_96 : Operation 2338 [2/2] (2.32ns)   --->   "%a_2_load_65 = load i8* %a_2_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2338 'load' 'a_2_load_65' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_96 : Operation 2339 [2/2] (2.32ns)   --->   "%a_1_load_44 = load i8* %a_1_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2339 'load' 'a_1_load_44' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_96 : Operation 2340 [2/2] (2.32ns)   --->   "%a_0_load_23 = load i8* %a_0_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2340 'load' 'a_0_load_23' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_96 : Operation 2341 [2/2] (2.32ns)   --->   "%a_7_load_65 = load i8* %a_7_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2341 'load' 'a_7_load_65' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 97 <SV = 96> <Delay = 8.49>
ST_97 : Operation 2342 [1/2] (2.32ns)   --->   "%a_6_load_65 = load i8* %a_6_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2342 'load' 'a_6_load_65' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_97 : Operation 2343 [1/1] (2.00ns)   --->   "br label %75" [final_project/matrix_conv.cpp:30]   --->   Operation 2343 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_97 : Operation 2344 [1/2] (2.32ns)   --->   "%a_5_load_65 = load i8* %a_5_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2344 'load' 'a_5_load_65' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_97 : Operation 2345 [1/1] (2.00ns)   --->   "br label %75" [final_project/matrix_conv.cpp:30]   --->   Operation 2345 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_97 : Operation 2346 [1/2] (2.32ns)   --->   "%a_4_load_65 = load i8* %a_4_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2346 'load' 'a_4_load_65' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_97 : Operation 2347 [1/1] (2.00ns)   --->   "br label %75" [final_project/matrix_conv.cpp:30]   --->   Operation 2347 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_97 : Operation 2348 [1/2] (2.32ns)   --->   "%a_3_load_65 = load i8* %a_3_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2348 'load' 'a_3_load_65' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_97 : Operation 2349 [1/1] (2.00ns)   --->   "br label %75" [final_project/matrix_conv.cpp:30]   --->   Operation 2349 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_97 : Operation 2350 [1/2] (2.32ns)   --->   "%a_2_load_65 = load i8* %a_2_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2350 'load' 'a_2_load_65' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_97 : Operation 2351 [1/1] (2.00ns)   --->   "br label %75" [final_project/matrix_conv.cpp:30]   --->   Operation 2351 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_97 : Operation 2352 [1/2] (2.32ns)   --->   "%a_1_load_44 = load i8* %a_1_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2352 'load' 'a_1_load_44' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_97 : Operation 2353 [1/1] (2.00ns)   --->   "br label %75" [final_project/matrix_conv.cpp:30]   --->   Operation 2353 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_97 : Operation 2354 [1/2] (2.32ns)   --->   "%a_0_load_23 = load i8* %a_0_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2354 'load' 'a_0_load_23' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_97 : Operation 2355 [1/1] (2.00ns)   --->   "br label %75" [final_project/matrix_conv.cpp:30]   --->   Operation 2355 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_97 : Operation 2356 [1/2] (2.32ns)   --->   "%a_7_load_65 = load i8* %a_7_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2356 'load' 'a_7_load_65' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_97 : Operation 2357 [1/1] (2.00ns)   --->   "br label %75" [final_project/matrix_conv.cpp:30]   --->   Operation 2357 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_97 : Operation 2358 [1/1] (0.00ns)   --->   "%a_load_7_0_2_phi = phi i8 [ %a_0_load_23, %branch20 ], [ %a_1_load_44, %branch21 ], [ %a_2_load_65, %branch22 ], [ %a_3_load_65, %branch23 ], [ %a_4_load_65, %branch24 ], [ %a_5_load_65, %branch25 ], [ %a_6_load_65, %branch26 ], [ %a_7_load_65, %branch27 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2358 'phi' 'a_load_7_0_2_phi' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2359 [1/1] (0.00ns)   --->   "%tmp_7_0_2_10 = sext i8 %a_load_7_0_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 2359 'sext' 'tmp_7_0_2_10' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2360 [1/1] (4.17ns)   --->   "%tmp_7_7_0_2 = mul i16 %tmp_7_0_2_10, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 2360 'mul' 'tmp_7_7_0_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2361 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch128 [
    i4 0, label %branch121
    i4 1, label %branch122
    i4 2, label %branch123
    i4 3, label %branch124
    i4 4, label %branch125
    i4 5, label %branch126
    i4 6, label %branch127
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2361 'switch' <Predicate = true> <Delay = 1.36>
ST_97 : Operation 2362 [2/2] (2.32ns)   --->   "%a_7_load_66 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2362 'load' 'a_7_load_66' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_97 : Operation 2363 [2/2] (2.32ns)   --->   "%a_6_load_66 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2363 'load' 'a_6_load_66' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_97 : Operation 2364 [2/2] (2.32ns)   --->   "%a_5_load_66 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2364 'load' 'a_5_load_66' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_97 : Operation 2365 [2/2] (2.32ns)   --->   "%a_4_load_66 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2365 'load' 'a_4_load_66' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_97 : Operation 2366 [2/2] (2.32ns)   --->   "%a_3_load_66 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2366 'load' 'a_3_load_66' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_97 : Operation 2367 [2/2] (2.32ns)   --->   "%a_2_load_66 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2367 'load' 'a_2_load_66' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_97 : Operation 2368 [2/2] (2.32ns)   --->   "%a_1_load_45 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2368 'load' 'a_1_load_45' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_97 : Operation 2369 [2/2] (2.32ns)   --->   "%a_8_load_42 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2369 'load' 'a_8_load_42' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 98 <SV = 97> <Delay = 8.49>
ST_98 : Operation 2370 [1/2] (2.32ns)   --->   "%a_7_load_66 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2370 'load' 'a_7_load_66' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_98 : Operation 2371 [1/1] (2.00ns)   --->   "br label %76" [final_project/matrix_conv.cpp:30]   --->   Operation 2371 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_98 : Operation 2372 [1/2] (2.32ns)   --->   "%a_6_load_66 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2372 'load' 'a_6_load_66' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_98 : Operation 2373 [1/1] (2.00ns)   --->   "br label %76" [final_project/matrix_conv.cpp:30]   --->   Operation 2373 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_98 : Operation 2374 [1/2] (2.32ns)   --->   "%a_5_load_66 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2374 'load' 'a_5_load_66' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_98 : Operation 2375 [1/1] (2.00ns)   --->   "br label %76" [final_project/matrix_conv.cpp:30]   --->   Operation 2375 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_98 : Operation 2376 [1/2] (2.32ns)   --->   "%a_4_load_66 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2376 'load' 'a_4_load_66' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_98 : Operation 2377 [1/1] (2.00ns)   --->   "br label %76" [final_project/matrix_conv.cpp:30]   --->   Operation 2377 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_98 : Operation 2378 [1/2] (2.32ns)   --->   "%a_3_load_66 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2378 'load' 'a_3_load_66' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_98 : Operation 2379 [1/1] (2.00ns)   --->   "br label %76" [final_project/matrix_conv.cpp:30]   --->   Operation 2379 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_98 : Operation 2380 [1/2] (2.32ns)   --->   "%a_2_load_66 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2380 'load' 'a_2_load_66' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_98 : Operation 2381 [1/1] (2.00ns)   --->   "br label %76" [final_project/matrix_conv.cpp:30]   --->   Operation 2381 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_98 : Operation 2382 [1/2] (2.32ns)   --->   "%a_1_load_45 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2382 'load' 'a_1_load_45' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_98 : Operation 2383 [1/1] (2.00ns)   --->   "br label %76" [final_project/matrix_conv.cpp:30]   --->   Operation 2383 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_98 : Operation 2384 [1/2] (2.32ns)   --->   "%a_8_load_42 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2384 'load' 'a_8_load_42' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_98 : Operation 2385 [1/1] (2.00ns)   --->   "br label %76" [final_project/matrix_conv.cpp:30]   --->   Operation 2385 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_98 : Operation 2386 [1/1] (0.00ns)   --->   "%a_load_7_1_0_phi = phi i8 [ %a_1_load_45, %branch121 ], [ %a_2_load_66, %branch122 ], [ %a_3_load_66, %branch123 ], [ %a_4_load_66, %branch124 ], [ %a_5_load_66, %branch125 ], [ %a_6_load_66, %branch126 ], [ %a_7_load_66, %branch127 ], [ %a_8_load_42, %branch128 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2386 'phi' 'a_load_7_1_0_phi' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2387 [1/1] (0.00ns)   --->   "%tmp_7_1_11 = sext i8 %a_load_7_1_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 2387 'sext' 'tmp_7_1_11' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2388 [1/1] (4.17ns)   --->   "%tmp_7_7_1 = mul i16 %tmp_7_1_11, %tmp_3_0_1" [final_project/matrix_conv.cpp:30]   --->   Operation 2388 'mul' 'tmp_7_7_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2389 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch58 [
    i4 0, label %branch51
    i4 1, label %branch52
    i4 2, label %branch53
    i4 3, label %branch54
    i4 4, label %branch55
    i4 5, label %branch56
    i4 6, label %branch57
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2389 'switch' <Predicate = true> <Delay = 1.36>
ST_98 : Operation 2390 [2/2] (2.32ns)   --->   "%a_7_load_67 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2390 'load' 'a_7_load_67' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_98 : Operation 2391 [2/2] (2.32ns)   --->   "%a_6_load_67 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2391 'load' 'a_6_load_67' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_98 : Operation 2392 [2/2] (2.32ns)   --->   "%a_5_load_67 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2392 'load' 'a_5_load_67' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_98 : Operation 2393 [2/2] (2.32ns)   --->   "%a_4_load_67 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2393 'load' 'a_4_load_67' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_98 : Operation 2394 [2/2] (2.32ns)   --->   "%a_3_load_67 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2394 'load' 'a_3_load_67' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_98 : Operation 2395 [2/2] (2.32ns)   --->   "%a_2_load_67 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2395 'load' 'a_2_load_67' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_98 : Operation 2396 [2/2] (2.32ns)   --->   "%a_1_load_46 = load i8* %a_1_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2396 'load' 'a_1_load_46' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_98 : Operation 2397 [2/2] (2.32ns)   --->   "%a_8_load_43 = load i8* %a_8_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2397 'load' 'a_8_load_43' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 99 <SV = 98> <Delay = 8.49>
ST_99 : Operation 2398 [1/2] (2.32ns)   --->   "%a_7_load_67 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2398 'load' 'a_7_load_67' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_99 : Operation 2399 [1/1] (2.00ns)   --->   "br label %77" [final_project/matrix_conv.cpp:30]   --->   Operation 2399 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_99 : Operation 2400 [1/2] (2.32ns)   --->   "%a_6_load_67 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2400 'load' 'a_6_load_67' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_99 : Operation 2401 [1/1] (2.00ns)   --->   "br label %77" [final_project/matrix_conv.cpp:30]   --->   Operation 2401 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_99 : Operation 2402 [1/2] (2.32ns)   --->   "%a_5_load_67 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2402 'load' 'a_5_load_67' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_99 : Operation 2403 [1/1] (2.00ns)   --->   "br label %77" [final_project/matrix_conv.cpp:30]   --->   Operation 2403 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_99 : Operation 2404 [1/2] (2.32ns)   --->   "%a_4_load_67 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2404 'load' 'a_4_load_67' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_99 : Operation 2405 [1/1] (2.00ns)   --->   "br label %77" [final_project/matrix_conv.cpp:30]   --->   Operation 2405 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_99 : Operation 2406 [1/2] (2.32ns)   --->   "%a_3_load_67 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2406 'load' 'a_3_load_67' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_99 : Operation 2407 [1/1] (2.00ns)   --->   "br label %77" [final_project/matrix_conv.cpp:30]   --->   Operation 2407 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_99 : Operation 2408 [1/2] (2.32ns)   --->   "%a_2_load_67 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2408 'load' 'a_2_load_67' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_99 : Operation 2409 [1/1] (2.00ns)   --->   "br label %77" [final_project/matrix_conv.cpp:30]   --->   Operation 2409 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_99 : Operation 2410 [1/2] (2.32ns)   --->   "%a_1_load_46 = load i8* %a_1_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2410 'load' 'a_1_load_46' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_99 : Operation 2411 [1/1] (2.00ns)   --->   "br label %77" [final_project/matrix_conv.cpp:30]   --->   Operation 2411 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_99 : Operation 2412 [1/2] (2.32ns)   --->   "%a_8_load_43 = load i8* %a_8_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2412 'load' 'a_8_load_43' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_99 : Operation 2413 [1/1] (2.00ns)   --->   "br label %77" [final_project/matrix_conv.cpp:30]   --->   Operation 2413 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_99 : Operation 2414 [1/1] (0.00ns)   --->   "%a_load_7_1_1_phi = phi i8 [ %a_1_load_46, %branch51 ], [ %a_2_load_67, %branch52 ], [ %a_3_load_67, %branch53 ], [ %a_4_load_67, %branch54 ], [ %a_5_load_67, %branch55 ], [ %a_6_load_67, %branch56 ], [ %a_7_load_67, %branch57 ], [ %a_8_load_43, %branch58 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2414 'phi' 'a_load_7_1_1_phi' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2415 [1/1] (0.00ns)   --->   "%tmp_7_1_1_12 = sext i8 %a_load_7_1_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 2415 'sext' 'tmp_7_1_1_12' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2416 [1/1] (4.17ns)   --->   "%tmp_7_7_1_1 = mul i16 %tmp_7_1_1_12, %tmp_3_0_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 2416 'mul' 'tmp_7_7_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2417 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch18 [
    i4 0, label %branch11
    i4 1, label %branch12
    i4 2, label %branch13
    i4 3, label %branch14
    i4 4, label %branch15
    i4 5, label %branch16
    i4 6, label %branch17
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2417 'switch' <Predicate = true> <Delay = 1.36>
ST_99 : Operation 2418 [2/2] (2.32ns)   --->   "%a_7_load_68 = load i8* %a_7_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2418 'load' 'a_7_load_68' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_99 : Operation 2419 [2/2] (2.32ns)   --->   "%a_6_load_68 = load i8* %a_6_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2419 'load' 'a_6_load_68' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_99 : Operation 2420 [2/2] (2.32ns)   --->   "%a_5_load_68 = load i8* %a_5_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2420 'load' 'a_5_load_68' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_99 : Operation 2421 [2/2] (2.32ns)   --->   "%a_4_load_68 = load i8* %a_4_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2421 'load' 'a_4_load_68' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_99 : Operation 2422 [2/2] (2.32ns)   --->   "%a_3_load_68 = load i8* %a_3_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2422 'load' 'a_3_load_68' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_99 : Operation 2423 [2/2] (2.32ns)   --->   "%a_2_load_68 = load i8* %a_2_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2423 'load' 'a_2_load_68' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_99 : Operation 2424 [2/2] (2.32ns)   --->   "%a_1_load_47 = load i8* %a_1_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2424 'load' 'a_1_load_47' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_99 : Operation 2425 [2/2] (2.32ns)   --->   "%a_8_load_44 = load i8* %a_8_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2425 'load' 'a_8_load_44' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 100 <SV = 99> <Delay = 8.49>
ST_100 : Operation 2426 [1/2] (2.32ns)   --->   "%a_7_load_68 = load i8* %a_7_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2426 'load' 'a_7_load_68' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_100 : Operation 2427 [1/1] (2.00ns)   --->   "br label %78" [final_project/matrix_conv.cpp:30]   --->   Operation 2427 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_100 : Operation 2428 [1/2] (2.32ns)   --->   "%a_6_load_68 = load i8* %a_6_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2428 'load' 'a_6_load_68' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_100 : Operation 2429 [1/1] (2.00ns)   --->   "br label %78" [final_project/matrix_conv.cpp:30]   --->   Operation 2429 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_100 : Operation 2430 [1/2] (2.32ns)   --->   "%a_5_load_68 = load i8* %a_5_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2430 'load' 'a_5_load_68' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_100 : Operation 2431 [1/1] (2.00ns)   --->   "br label %78" [final_project/matrix_conv.cpp:30]   --->   Operation 2431 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_100 : Operation 2432 [1/2] (2.32ns)   --->   "%a_4_load_68 = load i8* %a_4_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2432 'load' 'a_4_load_68' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_100 : Operation 2433 [1/1] (2.00ns)   --->   "br label %78" [final_project/matrix_conv.cpp:30]   --->   Operation 2433 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_100 : Operation 2434 [1/2] (2.32ns)   --->   "%a_3_load_68 = load i8* %a_3_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2434 'load' 'a_3_load_68' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_100 : Operation 2435 [1/1] (2.00ns)   --->   "br label %78" [final_project/matrix_conv.cpp:30]   --->   Operation 2435 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_100 : Operation 2436 [1/2] (2.32ns)   --->   "%a_2_load_68 = load i8* %a_2_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2436 'load' 'a_2_load_68' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_100 : Operation 2437 [1/1] (2.00ns)   --->   "br label %78" [final_project/matrix_conv.cpp:30]   --->   Operation 2437 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_100 : Operation 2438 [1/2] (2.32ns)   --->   "%a_1_load_47 = load i8* %a_1_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2438 'load' 'a_1_load_47' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_100 : Operation 2439 [1/1] (2.00ns)   --->   "br label %78" [final_project/matrix_conv.cpp:30]   --->   Operation 2439 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_100 : Operation 2440 [1/2] (2.32ns)   --->   "%a_8_load_44 = load i8* %a_8_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2440 'load' 'a_8_load_44' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_100 : Operation 2441 [1/1] (2.00ns)   --->   "br label %78" [final_project/matrix_conv.cpp:30]   --->   Operation 2441 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_100 : Operation 2442 [1/1] (0.00ns)   --->   "%a_load_7_1_2_phi = phi i8 [ %a_1_load_47, %branch11 ], [ %a_2_load_68, %branch12 ], [ %a_3_load_68, %branch13 ], [ %a_4_load_68, %branch14 ], [ %a_5_load_68, %branch15 ], [ %a_6_load_68, %branch16 ], [ %a_7_load_68, %branch17 ], [ %a_8_load_44, %branch18 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2442 'phi' 'a_load_7_1_2_phi' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2443 [1/1] (0.00ns)   --->   "%tmp_7_1_2_13 = sext i8 %a_load_7_1_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 2443 'sext' 'tmp_7_1_2_13' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2444 [1/1] (4.17ns)   --->   "%tmp_7_7_1_2 = mul i16 %tmp_7_1_2_13, %tmp_3_0_1_2" [final_project/matrix_conv.cpp:30]   --->   Operation 2444 'mul' 'tmp_7_7_1_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2445 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch99 [
    i4 0, label %branch92
    i4 1, label %branch93
    i4 2, label %branch94
    i4 3, label %branch95
    i4 4, label %branch96
    i4 5, label %branch97
    i4 6, label %branch98
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2445 'switch' <Predicate = true> <Delay = 1.36>
ST_100 : Operation 2446 [2/2] (2.32ns)   --->   "%a_8_load_45 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2446 'load' 'a_8_load_45' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_100 : Operation 2447 [2/2] (2.32ns)   --->   "%a_7_load_69 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2447 'load' 'a_7_load_69' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_100 : Operation 2448 [2/2] (2.32ns)   --->   "%a_6_load_69 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2448 'load' 'a_6_load_69' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_100 : Operation 2449 [2/2] (2.32ns)   --->   "%a_5_load_69 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2449 'load' 'a_5_load_69' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_100 : Operation 2450 [2/2] (2.32ns)   --->   "%a_4_load_69 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2450 'load' 'a_4_load_69' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_100 : Operation 2451 [2/2] (2.32ns)   --->   "%a_3_load_69 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2451 'load' 'a_3_load_69' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_100 : Operation 2452 [2/2] (2.32ns)   --->   "%a_2_load_69 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2452 'load' 'a_2_load_69' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_100 : Operation 2453 [2/2] (2.32ns)   --->   "%a_9_load_21 = load i8* %a_9_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2453 'load' 'a_9_load_21' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 101 <SV = 100> <Delay = 8.49>
ST_101 : Operation 2454 [1/2] (2.32ns)   --->   "%a_8_load_45 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2454 'load' 'a_8_load_45' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_101 : Operation 2455 [1/1] (2.00ns)   --->   "br label %79" [final_project/matrix_conv.cpp:30]   --->   Operation 2455 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_101 : Operation 2456 [1/2] (2.32ns)   --->   "%a_7_load_69 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2456 'load' 'a_7_load_69' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_101 : Operation 2457 [1/1] (2.00ns)   --->   "br label %79" [final_project/matrix_conv.cpp:30]   --->   Operation 2457 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_101 : Operation 2458 [1/2] (2.32ns)   --->   "%a_6_load_69 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2458 'load' 'a_6_load_69' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_101 : Operation 2459 [1/1] (2.00ns)   --->   "br label %79" [final_project/matrix_conv.cpp:30]   --->   Operation 2459 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_101 : Operation 2460 [1/2] (2.32ns)   --->   "%a_5_load_69 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2460 'load' 'a_5_load_69' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_101 : Operation 2461 [1/1] (2.00ns)   --->   "br label %79" [final_project/matrix_conv.cpp:30]   --->   Operation 2461 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_101 : Operation 2462 [1/2] (2.32ns)   --->   "%a_4_load_69 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2462 'load' 'a_4_load_69' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_101 : Operation 2463 [1/1] (2.00ns)   --->   "br label %79" [final_project/matrix_conv.cpp:30]   --->   Operation 2463 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_101 : Operation 2464 [1/2] (2.32ns)   --->   "%a_3_load_69 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2464 'load' 'a_3_load_69' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_101 : Operation 2465 [1/1] (2.00ns)   --->   "br label %79" [final_project/matrix_conv.cpp:30]   --->   Operation 2465 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_101 : Operation 2466 [1/2] (2.32ns)   --->   "%a_2_load_69 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2466 'load' 'a_2_load_69' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_101 : Operation 2467 [1/1] (2.00ns)   --->   "br label %79" [final_project/matrix_conv.cpp:30]   --->   Operation 2467 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_101 : Operation 2468 [1/2] (2.32ns)   --->   "%a_9_load_21 = load i8* %a_9_addr_7, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2468 'load' 'a_9_load_21' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_101 : Operation 2469 [1/1] (2.00ns)   --->   "br label %79" [final_project/matrix_conv.cpp:30]   --->   Operation 2469 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_101 : Operation 2470 [1/1] (0.00ns)   --->   "%a_load_7_2_0_phi = phi i8 [ %a_2_load_69, %branch92 ], [ %a_3_load_69, %branch93 ], [ %a_4_load_69, %branch94 ], [ %a_5_load_69, %branch95 ], [ %a_6_load_69, %branch96 ], [ %a_7_load_69, %branch97 ], [ %a_8_load_45, %branch98 ], [ %a_9_load_21, %branch99 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2470 'phi' 'a_load_7_2_0_phi' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2471 [1/1] (0.00ns)   --->   "%tmp_7_2_14 = sext i8 %a_load_7_2_0_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 2471 'sext' 'tmp_7_2_14' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2472 [1/1] (4.17ns)   --->   "%tmp_7_7_2 = mul i16 %tmp_7_2_14, %tmp_3_0_2" [final_project/matrix_conv.cpp:30]   --->   Operation 2472 'mul' 'tmp_7_7_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2473 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch39 [
    i4 0, label %branch32
    i4 1, label %branch33
    i4 2, label %branch34
    i4 3, label %branch35
    i4 4, label %branch36
    i4 5, label %branch37
    i4 6, label %branch38
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2473 'switch' <Predicate = true> <Delay = 1.36>
ST_101 : Operation 2474 [2/2] (2.32ns)   --->   "%a_8_load_46 = load i8* %a_8_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2474 'load' 'a_8_load_46' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_101 : Operation 2475 [2/2] (2.32ns)   --->   "%a_7_load_70 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2475 'load' 'a_7_load_70' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_101 : Operation 2476 [2/2] (2.32ns)   --->   "%a_6_load_70 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2476 'load' 'a_6_load_70' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_101 : Operation 2477 [2/2] (2.32ns)   --->   "%a_5_load_70 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2477 'load' 'a_5_load_70' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_101 : Operation 2478 [2/2] (2.32ns)   --->   "%a_4_load_70 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2478 'load' 'a_4_load_70' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_101 : Operation 2479 [2/2] (2.32ns)   --->   "%a_3_load_70 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2479 'load' 'a_3_load_70' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_101 : Operation 2480 [2/2] (2.32ns)   --->   "%a_2_load_70 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2480 'load' 'a_2_load_70' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_101 : Operation 2481 [2/2] (2.32ns)   --->   "%a_9_load_22 = load i8* %a_9_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2481 'load' 'a_9_load_22' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 102 <SV = 101> <Delay = 8.49>
ST_102 : Operation 2482 [1/2] (2.32ns)   --->   "%a_8_load_46 = load i8* %a_8_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2482 'load' 'a_8_load_46' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_102 : Operation 2483 [1/1] (2.00ns)   --->   "br label %80" [final_project/matrix_conv.cpp:30]   --->   Operation 2483 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_102 : Operation 2484 [1/2] (2.32ns)   --->   "%a_7_load_70 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2484 'load' 'a_7_load_70' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_102 : Operation 2485 [1/1] (2.00ns)   --->   "br label %80" [final_project/matrix_conv.cpp:30]   --->   Operation 2485 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_102 : Operation 2486 [1/2] (2.32ns)   --->   "%a_6_load_70 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2486 'load' 'a_6_load_70' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_102 : Operation 2487 [1/1] (2.00ns)   --->   "br label %80" [final_project/matrix_conv.cpp:30]   --->   Operation 2487 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_102 : Operation 2488 [1/2] (2.32ns)   --->   "%a_5_load_70 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2488 'load' 'a_5_load_70' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_102 : Operation 2489 [1/1] (2.00ns)   --->   "br label %80" [final_project/matrix_conv.cpp:30]   --->   Operation 2489 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_102 : Operation 2490 [1/2] (2.32ns)   --->   "%a_4_load_70 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2490 'load' 'a_4_load_70' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_102 : Operation 2491 [1/1] (2.00ns)   --->   "br label %80" [final_project/matrix_conv.cpp:30]   --->   Operation 2491 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_102 : Operation 2492 [1/2] (2.32ns)   --->   "%a_3_load_70 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2492 'load' 'a_3_load_70' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_102 : Operation 2493 [1/1] (2.00ns)   --->   "br label %80" [final_project/matrix_conv.cpp:30]   --->   Operation 2493 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_102 : Operation 2494 [1/2] (2.32ns)   --->   "%a_2_load_70 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2494 'load' 'a_2_load_70' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_102 : Operation 2495 [1/1] (2.00ns)   --->   "br label %80" [final_project/matrix_conv.cpp:30]   --->   Operation 2495 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_102 : Operation 2496 [1/2] (2.32ns)   --->   "%a_9_load_22 = load i8* %a_9_addr_8, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2496 'load' 'a_9_load_22' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_102 : Operation 2497 [1/1] (2.00ns)   --->   "br label %80" [final_project/matrix_conv.cpp:30]   --->   Operation 2497 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_102 : Operation 2498 [1/1] (0.00ns)   --->   "%a_load_7_2_1_phi = phi i8 [ %a_2_load_70, %branch32 ], [ %a_3_load_70, %branch33 ], [ %a_4_load_70, %branch34 ], [ %a_5_load_70, %branch35 ], [ %a_6_load_70, %branch36 ], [ %a_7_load_70, %branch37 ], [ %a_8_load_46, %branch38 ], [ %a_9_load_22, %branch39 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2498 'phi' 'a_load_7_2_1_phi' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2499 [1/1] (0.00ns)   --->   "%tmp_7_2_1_15 = sext i8 %a_load_7_2_1_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 2499 'sext' 'tmp_7_2_1_15' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2500 [1/1] (4.17ns)   --->   "%tmp_7_7_2_1 = mul i16 %tmp_7_2_1_15, %tmp_3_0_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 2500 'mul' 'tmp_7_7_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2501 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch9 [
    i4 0, label %branch2
    i4 1, label %branch3
    i4 2, label %branch4
    i4 3, label %branch5
    i4 4, label %branch6
    i4 5, label %branch7
    i4 6, label %branch8
  ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2501 'switch' <Predicate = true> <Delay = 1.36>
ST_102 : Operation 2502 [2/2] (2.32ns)   --->   "%a_8_load_47 = load i8* %a_8_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2502 'load' 'a_8_load_47' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_102 : Operation 2503 [2/2] (2.32ns)   --->   "%a_7_load_71 = load i8* %a_7_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2503 'load' 'a_7_load_71' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_102 : Operation 2504 [2/2] (2.32ns)   --->   "%a_6_load_71 = load i8* %a_6_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2504 'load' 'a_6_load_71' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_102 : Operation 2505 [2/2] (2.32ns)   --->   "%a_5_load_71 = load i8* %a_5_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2505 'load' 'a_5_load_71' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_102 : Operation 2506 [2/2] (2.32ns)   --->   "%a_4_load_71 = load i8* %a_4_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2506 'load' 'a_4_load_71' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_102 : Operation 2507 [2/2] (2.32ns)   --->   "%a_3_load_71 = load i8* %a_3_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2507 'load' 'a_3_load_71' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_102 : Operation 2508 [2/2] (2.32ns)   --->   "%a_2_load_71 = load i8* %a_2_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2508 'load' 'a_2_load_71' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_102 : Operation 2509 [2/2] (2.32ns)   --->   "%a_9_load_23 = load i8* %a_9_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2509 'load' 'a_9_load_23' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 103 <SV = 102> <Delay = 2.32>
ST_103 : Operation 2510 [1/2] (2.32ns)   --->   "%a_8_load_47 = load i8* %a_8_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2510 'load' 'a_8_load_47' <Predicate = (i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_103 : Operation 2511 [1/1] (2.00ns)   --->   "br label %81" [final_project/matrix_conv.cpp:30]   --->   Operation 2511 'br' <Predicate = (i == 6)> <Delay = 2.00>
ST_103 : Operation 2512 [1/2] (2.32ns)   --->   "%a_7_load_71 = load i8* %a_7_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2512 'load' 'a_7_load_71' <Predicate = (i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_103 : Operation 2513 [1/1] (2.00ns)   --->   "br label %81" [final_project/matrix_conv.cpp:30]   --->   Operation 2513 'br' <Predicate = (i == 5)> <Delay = 2.00>
ST_103 : Operation 2514 [1/2] (2.32ns)   --->   "%a_6_load_71 = load i8* %a_6_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2514 'load' 'a_6_load_71' <Predicate = (i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_103 : Operation 2515 [1/1] (2.00ns)   --->   "br label %81" [final_project/matrix_conv.cpp:30]   --->   Operation 2515 'br' <Predicate = (i == 4)> <Delay = 2.00>
ST_103 : Operation 2516 [1/2] (2.32ns)   --->   "%a_5_load_71 = load i8* %a_5_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2516 'load' 'a_5_load_71' <Predicate = (i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_103 : Operation 2517 [1/1] (2.00ns)   --->   "br label %81" [final_project/matrix_conv.cpp:30]   --->   Operation 2517 'br' <Predicate = (i == 3)> <Delay = 2.00>
ST_103 : Operation 2518 [1/2] (2.32ns)   --->   "%a_4_load_71 = load i8* %a_4_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2518 'load' 'a_4_load_71' <Predicate = (i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_103 : Operation 2519 [1/1] (2.00ns)   --->   "br label %81" [final_project/matrix_conv.cpp:30]   --->   Operation 2519 'br' <Predicate = (i == 2)> <Delay = 2.00>
ST_103 : Operation 2520 [1/2] (2.32ns)   --->   "%a_3_load_71 = load i8* %a_3_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2520 'load' 'a_3_load_71' <Predicate = (i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_103 : Operation 2521 [1/1] (2.00ns)   --->   "br label %81" [final_project/matrix_conv.cpp:30]   --->   Operation 2521 'br' <Predicate = (i == 1)> <Delay = 2.00>
ST_103 : Operation 2522 [1/2] (2.32ns)   --->   "%a_2_load_71 = load i8* %a_2_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2522 'load' 'a_2_load_71' <Predicate = (i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_103 : Operation 2523 [1/1] (2.00ns)   --->   "br label %81" [final_project/matrix_conv.cpp:30]   --->   Operation 2523 'br' <Predicate = (i == 0)> <Delay = 2.00>
ST_103 : Operation 2524 [1/2] (2.32ns)   --->   "%a_9_load_23 = load i8* %a_9_addr_9, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 2524 'load' 'a_9_load_23' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_103 : Operation 2525 [1/1] (2.00ns)   --->   "br label %81" [final_project/matrix_conv.cpp:30]   --->   Operation 2525 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>

State 104 <SV = 103> <Delay = 8.45>
ST_104 : Operation 2526 [1/1] (0.00ns)   --->   "%a_load_7_2_2_phi = phi i8 [ %a_2_load_71, %branch2 ], [ %a_3_load_71, %branch3 ], [ %a_4_load_71, %branch4 ], [ %a_5_load_71, %branch5 ], [ %a_6_load_71, %branch6 ], [ %a_7_load_71, %branch7 ], [ %a_8_load_47, %branch8 ], [ %a_9_load_23, %branch9 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 2526 'phi' 'a_load_7_2_2_phi' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2527 [1/1] (0.00ns)   --->   "%tmp_7_2_2_16 = sext i8 %a_load_7_2_2_phi to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 2527 'sext' 'tmp_7_2_2_16' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2528 [1/1] (3.36ns) (grouped into DSP with root node tmp53)   --->   "%tmp_7_7_2_2 = mul i16 %tmp_7_2_2_16, %tmp_3_0_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 2528 'mul' 'tmp_7_7_2_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 2529 [1/1] (2.07ns)   --->   "%tmp49 = add i16 %tmp_7_7_2, %tmp_7_7_2_1" [final_project/matrix_conv.cpp:30]   --->   Operation 2529 'add' 'tmp49' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2530 [1/1] (2.07ns)   --->   "%tmp50 = add i16 %tmp_7_7_1_2, %tmp_7_7_1_1" [final_project/matrix_conv.cpp:30]   --->   Operation 2530 'add' 'tmp50' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2531 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp53 = add i16 %tmp_7_7_0_2, %tmp_7_7_2_2" [final_project/matrix_conv.cpp:30]   --->   Operation 2531 'add' 'tmp53' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 2532 [1/1] (2.07ns)   --->   "%tmp54 = add i16 %tmp53, %tmp_7_7_1" [final_project/matrix_conv.cpp:30]   --->   Operation 2532 'add' 'tmp54' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.80>
ST_105 : Operation 2533 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp51 = add i16 %tmp50, %tmp49" [final_project/matrix_conv.cpp:30]   --->   Operation 2533 'add' 'tmp51' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 2534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp52 = add i16 %tmp_7_7_0_1, %tmp_7_7_8" [final_project/matrix_conv.cpp:30]   --->   Operation 2534 'add' 'tmp52' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 2535 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp55 = add i16 %tmp54, %tmp52" [final_project/matrix_conv.cpp:30]   --->   Operation 2535 'add' 'tmp55' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 2536 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_7_2_2 = add i16 %tmp55, %tmp51" [final_project/matrix_conv.cpp:30]   --->   Operation 2536 'add' 'sum_2_7_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 2537 [1/1] (1.36ns)   --->   "switch i3 %tmp_1, label %branch7106 [
    i3 0, label %branch084
    i3 1, label %branch1100
    i3 2, label %branch2101
    i3 3, label %branch3102
    i3 -4, label %branch4103
    i3 -3, label %branch5104
    i3 -2, label %branch6105
  ]" [final_project/matrix_conv.cpp:33]   --->   Operation 2537 'switch' <Predicate = true> <Delay = 1.36>

State 106 <SV = 105> <Delay = 2.32>
ST_106 : Operation 2538 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_2_2, i16* %res_6_addr_7, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 2538 'store' <Predicate = (tmp_1 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_106 : Operation 2539 [1/1] (0.00ns)   --->   "br label %82" [final_project/matrix_conv.cpp:33]   --->   Operation 2539 'br' <Predicate = (tmp_1 == 6)> <Delay = 0.00>
ST_106 : Operation 2540 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_2_2, i16* %res_5_addr_7, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 2540 'store' <Predicate = (tmp_1 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_106 : Operation 2541 [1/1] (0.00ns)   --->   "br label %82" [final_project/matrix_conv.cpp:33]   --->   Operation 2541 'br' <Predicate = (tmp_1 == 5)> <Delay = 0.00>
ST_106 : Operation 2542 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_2_2, i16* %res_4_addr_7, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 2542 'store' <Predicate = (tmp_1 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_106 : Operation 2543 [1/1] (0.00ns)   --->   "br label %82" [final_project/matrix_conv.cpp:33]   --->   Operation 2543 'br' <Predicate = (tmp_1 == 4)> <Delay = 0.00>
ST_106 : Operation 2544 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_2_2, i16* %res_3_addr_7, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 2544 'store' <Predicate = (tmp_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_106 : Operation 2545 [1/1] (0.00ns)   --->   "br label %82" [final_project/matrix_conv.cpp:33]   --->   Operation 2545 'br' <Predicate = (tmp_1 == 3)> <Delay = 0.00>
ST_106 : Operation 2546 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_2_2, i16* %res_2_addr_7, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 2546 'store' <Predicate = (tmp_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_106 : Operation 2547 [1/1] (0.00ns)   --->   "br label %82" [final_project/matrix_conv.cpp:33]   --->   Operation 2547 'br' <Predicate = (tmp_1 == 2)> <Delay = 0.00>
ST_106 : Operation 2548 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_2_2, i16* %res_1_addr_7, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 2548 'store' <Predicate = (tmp_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_106 : Operation 2549 [1/1] (0.00ns)   --->   "br label %82" [final_project/matrix_conv.cpp:33]   --->   Operation 2549 'br' <Predicate = (tmp_1 == 1)> <Delay = 0.00>
ST_106 : Operation 2550 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_2_2, i16* %res_0_addr_7, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 2550 'store' <Predicate = (tmp_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_106 : Operation 2551 [1/1] (0.00ns)   --->   "br label %82" [final_project/matrix_conv.cpp:33]   --->   Operation 2551 'br' <Predicate = (tmp_1 == 0)> <Delay = 0.00>
ST_106 : Operation 2552 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_2_2, i16* %res_7_addr_7, align 2" [final_project/matrix_conv.cpp:33]   --->   Operation 2552 'store' <Predicate = (tmp_1 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_106 : Operation 2553 [1/1] (0.00ns)   --->   "br label %82" [final_project/matrix_conv.cpp:33]   --->   Operation 2553 'br' <Predicate = (tmp_1 == 7)> <Delay = 0.00>
ST_106 : Operation 2554 [1/1] (0.00ns)   --->   "br label %1" [final_project/matrix_conv.cpp:25]   --->   Operation 2554 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', final_project/matrix_conv.cpp:30) [219]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_6_load', final_project/matrix_conv.cpp:30) on array 'a_6' [228]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_6_load', final_project/matrix_conv.cpp:30) on array 'a_6' [228]  (2.32 ns)

 <State 4>: 6.49ns
The critical path consists of the following:
	'load' operation ('b_0_load', final_project/matrix_conv.cpp:30) on array 'b_0' [254]  (2.32 ns)
	'mul' operation ('tmp_7', final_project/matrix_conv.cpp:30) [256]  (4.17 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_6_load_1', final_project/matrix_conv.cpp:30) on array 'a_6' [259]  (2.32 ns)

 <State 6>: 6.49ns
The critical path consists of the following:
	'load' operation ('b_0_load_1', final_project/matrix_conv.cpp:30) on array 'b_0' [285]  (2.32 ns)
	'mul' operation ('tmp_7_0_0_1', final_project/matrix_conv.cpp:30) [287]  (4.17 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_6_load_2', final_project/matrix_conv.cpp:30) on array 'a_6' [290]  (2.32 ns)

 <State 8>: 6.49ns
The critical path consists of the following:
	'load' operation ('b_0_load_2', final_project/matrix_conv.cpp:30) on array 'b_0' [316]  (2.32 ns)
	'mul' operation ('tmp_7_0_0_2', final_project/matrix_conv.cpp:30) [318]  (4.17 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_7_load_3', final_project/matrix_conv.cpp:30) on array 'a_7' [321]  (2.32 ns)

 <State 10>: 6.49ns
The critical path consists of the following:
	'load' operation ('b_1_load', final_project/matrix_conv.cpp:30) on array 'b_1' [347]  (2.32 ns)
	'mul' operation ('tmp_7_0_1', final_project/matrix_conv.cpp:30) [349]  (4.17 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_7_load_4', final_project/matrix_conv.cpp:30) on array 'a_7' [352]  (2.32 ns)

 <State 12>: 6.49ns
The critical path consists of the following:
	'load' operation ('b_1_load_1', final_project/matrix_conv.cpp:30) on array 'b_1' [378]  (2.32 ns)
	'mul' operation ('tmp_7_0_1_1', final_project/matrix_conv.cpp:30) [380]  (4.17 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_7_load_5', final_project/matrix_conv.cpp:30) on array 'a_7' [383]  (2.32 ns)

 <State 14>: 6.49ns
The critical path consists of the following:
	'load' operation ('b_1_load_2', final_project/matrix_conv.cpp:30) on array 'b_1' [409]  (2.32 ns)
	'mul' operation ('tmp_7_0_1_2', final_project/matrix_conv.cpp:30) [411]  (4.17 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_8_load_3', final_project/matrix_conv.cpp:30) on array 'a_8' [414]  (2.32 ns)

 <State 16>: 6.49ns
The critical path consists of the following:
	'load' operation ('b_2_load', final_project/matrix_conv.cpp:30) on array 'b_2' [440]  (2.32 ns)
	'mul' operation ('tmp_7_0_2', final_project/matrix_conv.cpp:30) [442]  (4.17 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_8_load_4', final_project/matrix_conv.cpp:30) on array 'a_8' [445]  (2.32 ns)

 <State 18>: 6.49ns
The critical path consists of the following:
	'load' operation ('b_2_load_1', final_project/matrix_conv.cpp:30) on array 'b_2' [471]  (2.32 ns)
	'mul' operation ('tmp_7_0_2_1', final_project/matrix_conv.cpp:30) [473]  (4.17 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_8_load_5', final_project/matrix_conv.cpp:30) on array 'a_8' [476]  (2.32 ns)

 <State 20>: 8.7ns
The critical path consists of the following:
	'load' operation ('b_2_load_2', final_project/matrix_conv.cpp:30) on array 'b_2' [502]  (2.32 ns)
	'mul' operation of DSP[509] ('tmp_7_0_2_2', final_project/matrix_conv.cpp:30) [504]  (3.36 ns)
	'add' operation of DSP[509] ('tmp1', final_project/matrix_conv.cpp:30) [509]  (3.02 ns)

 <State 21>: 5.98ns
The critical path consists of the following:
	'add' operation ('tmp2', final_project/matrix_conv.cpp:30) [510]  (2.08 ns)
	'add' operation ('tmp9', final_project/matrix_conv.cpp:30) [511]  (3.9 ns)

 <State 22>: 6.22ns
The critical path consists of the following:
	'add' operation ('tmp6', final_project/matrix_conv.cpp:30) [507]  (0 ns)
	'add' operation ('sum_2_0_2_2', final_project/matrix_conv.cpp:30) [512]  (3.9 ns)
	'store' operation (final_project/matrix_conv.cpp:33) of variable 'sum_2_0_2_2', final_project/matrix_conv.cpp:30 on array 'res_5' [519]  (2.32 ns)

 <State 23>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_9', final_project/matrix_conv.cpp:30) on array 'a_6' [542]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_1_0_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_9', final_project/matrix_conv.cpp:30) ('a_5_load_9', final_project/matrix_conv.cpp:30) ('a_4_load_9', final_project/matrix_conv.cpp:30) ('a_3_load_9', final_project/matrix_conv.cpp:30) ('a_2_load_9', final_project/matrix_conv.cpp:30) ('a_1_load_6', final_project/matrix_conv.cpp:30) ('a_0_load_3', final_project/matrix_conv.cpp:30) ('a_7_load_9', final_project/matrix_conv.cpp:30) [566]  (2 ns)
	'phi' operation ('a_load_1_0_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_9', final_project/matrix_conv.cpp:30) ('a_5_load_9', final_project/matrix_conv.cpp:30) ('a_4_load_9', final_project/matrix_conv.cpp:30) ('a_3_load_9', final_project/matrix_conv.cpp:30) ('a_2_load_9', final_project/matrix_conv.cpp:30) ('a_1_load_6', final_project/matrix_conv.cpp:30) ('a_0_load_3', final_project/matrix_conv.cpp:30) ('a_7_load_9', final_project/matrix_conv.cpp:30) [566]  (0 ns)
	'mul' operation ('tmp_7_1', final_project/matrix_conv.cpp:30) [568]  (4.17 ns)

 <State 24>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_10', final_project/matrix_conv.cpp:30) on array 'a_6' [571]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_1_0_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_10', final_project/matrix_conv.cpp:30) ('a_5_load_10', final_project/matrix_conv.cpp:30) ('a_4_load_10', final_project/matrix_conv.cpp:30) ('a_3_load_10', final_project/matrix_conv.cpp:30) ('a_2_load_10', final_project/matrix_conv.cpp:30) ('a_1_load_7', final_project/matrix_conv.cpp:30) ('a_0_load_4', final_project/matrix_conv.cpp:30) ('a_7_load_10', final_project/matrix_conv.cpp:30) [595]  (2 ns)
	'phi' operation ('a_load_1_0_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_10', final_project/matrix_conv.cpp:30) ('a_5_load_10', final_project/matrix_conv.cpp:30) ('a_4_load_10', final_project/matrix_conv.cpp:30) ('a_3_load_10', final_project/matrix_conv.cpp:30) ('a_2_load_10', final_project/matrix_conv.cpp:30) ('a_1_load_7', final_project/matrix_conv.cpp:30) ('a_0_load_4', final_project/matrix_conv.cpp:30) ('a_7_load_10', final_project/matrix_conv.cpp:30) [595]  (0 ns)
	'mul' operation ('tmp_7_1_0_1', final_project/matrix_conv.cpp:30) [597]  (4.17 ns)

 <State 25>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_11', final_project/matrix_conv.cpp:30) on array 'a_6' [600]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_1_0_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_11', final_project/matrix_conv.cpp:30) ('a_5_load_11', final_project/matrix_conv.cpp:30) ('a_4_load_11', final_project/matrix_conv.cpp:30) ('a_3_load_11', final_project/matrix_conv.cpp:30) ('a_2_load_11', final_project/matrix_conv.cpp:30) ('a_1_load_8', final_project/matrix_conv.cpp:30) ('a_0_load_5', final_project/matrix_conv.cpp:30) ('a_7_load_11', final_project/matrix_conv.cpp:30) [624]  (2 ns)
	'phi' operation ('a_load_1_0_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_11', final_project/matrix_conv.cpp:30) ('a_5_load_11', final_project/matrix_conv.cpp:30) ('a_4_load_11', final_project/matrix_conv.cpp:30) ('a_3_load_11', final_project/matrix_conv.cpp:30) ('a_2_load_11', final_project/matrix_conv.cpp:30) ('a_1_load_8', final_project/matrix_conv.cpp:30) ('a_0_load_5', final_project/matrix_conv.cpp:30) ('a_7_load_11', final_project/matrix_conv.cpp:30) [624]  (0 ns)
	'mul' operation ('tmp_7_1_0_2', final_project/matrix_conv.cpp:30) [626]  (4.17 ns)

 <State 26>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_7_load_12', final_project/matrix_conv.cpp:30) on array 'a_7' [629]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_1_1_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_12', final_project/matrix_conv.cpp:30) ('a_6_load_12', final_project/matrix_conv.cpp:30) ('a_5_load_12', final_project/matrix_conv.cpp:30) ('a_4_load_12', final_project/matrix_conv.cpp:30) ('a_3_load_12', final_project/matrix_conv.cpp:30) ('a_2_load_12', final_project/matrix_conv.cpp:30) ('a_1_load_9', final_project/matrix_conv.cpp:30) ('a_8_load_6', final_project/matrix_conv.cpp:30) [653]  (2 ns)
	'phi' operation ('a_load_1_1_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_12', final_project/matrix_conv.cpp:30) ('a_6_load_12', final_project/matrix_conv.cpp:30) ('a_5_load_12', final_project/matrix_conv.cpp:30) ('a_4_load_12', final_project/matrix_conv.cpp:30) ('a_3_load_12', final_project/matrix_conv.cpp:30) ('a_2_load_12', final_project/matrix_conv.cpp:30) ('a_1_load_9', final_project/matrix_conv.cpp:30) ('a_8_load_6', final_project/matrix_conv.cpp:30) [653]  (0 ns)
	'mul' operation ('tmp_7_1_1', final_project/matrix_conv.cpp:30) [655]  (4.17 ns)

 <State 27>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_7_load_13', final_project/matrix_conv.cpp:30) on array 'a_7' [658]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_1_1_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_13', final_project/matrix_conv.cpp:30) ('a_6_load_13', final_project/matrix_conv.cpp:30) ('a_5_load_13', final_project/matrix_conv.cpp:30) ('a_4_load_13', final_project/matrix_conv.cpp:30) ('a_3_load_13', final_project/matrix_conv.cpp:30) ('a_2_load_13', final_project/matrix_conv.cpp:30) ('a_1_load_10', final_project/matrix_conv.cpp:30) ('a_8_load_7', final_project/matrix_conv.cpp:30) [682]  (2 ns)
	'phi' operation ('a_load_1_1_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_13', final_project/matrix_conv.cpp:30) ('a_6_load_13', final_project/matrix_conv.cpp:30) ('a_5_load_13', final_project/matrix_conv.cpp:30) ('a_4_load_13', final_project/matrix_conv.cpp:30) ('a_3_load_13', final_project/matrix_conv.cpp:30) ('a_2_load_13', final_project/matrix_conv.cpp:30) ('a_1_load_10', final_project/matrix_conv.cpp:30) ('a_8_load_7', final_project/matrix_conv.cpp:30) [682]  (0 ns)
	'mul' operation ('tmp_7_1_1_1', final_project/matrix_conv.cpp:30) [684]  (4.17 ns)

 <State 28>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_7_load_14', final_project/matrix_conv.cpp:30) on array 'a_7' [687]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_1_1_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_14', final_project/matrix_conv.cpp:30) ('a_6_load_14', final_project/matrix_conv.cpp:30) ('a_5_load_14', final_project/matrix_conv.cpp:30) ('a_4_load_14', final_project/matrix_conv.cpp:30) ('a_3_load_14', final_project/matrix_conv.cpp:30) ('a_2_load_14', final_project/matrix_conv.cpp:30) ('a_1_load_11', final_project/matrix_conv.cpp:30) ('a_8_load_8', final_project/matrix_conv.cpp:30) [711]  (2 ns)
	'phi' operation ('a_load_1_1_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_14', final_project/matrix_conv.cpp:30) ('a_6_load_14', final_project/matrix_conv.cpp:30) ('a_5_load_14', final_project/matrix_conv.cpp:30) ('a_4_load_14', final_project/matrix_conv.cpp:30) ('a_3_load_14', final_project/matrix_conv.cpp:30) ('a_2_load_14', final_project/matrix_conv.cpp:30) ('a_1_load_11', final_project/matrix_conv.cpp:30) ('a_8_load_8', final_project/matrix_conv.cpp:30) [711]  (0 ns)
	'mul' operation ('tmp_7_1_1_2', final_project/matrix_conv.cpp:30) [713]  (4.17 ns)

 <State 29>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_8_load_9', final_project/matrix_conv.cpp:30) on array 'a_8' [716]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_1_2_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_9', final_project/matrix_conv.cpp:30) ('a_7_load_15', final_project/matrix_conv.cpp:30) ('a_6_load_15', final_project/matrix_conv.cpp:30) ('a_5_load_15', final_project/matrix_conv.cpp:30) ('a_4_load_15', final_project/matrix_conv.cpp:30) ('a_3_load_15', final_project/matrix_conv.cpp:30) ('a_2_load_15', final_project/matrix_conv.cpp:30) ('a_9_load_3', final_project/matrix_conv.cpp:30) [740]  (2 ns)
	'phi' operation ('a_load_1_2_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_9', final_project/matrix_conv.cpp:30) ('a_7_load_15', final_project/matrix_conv.cpp:30) ('a_6_load_15', final_project/matrix_conv.cpp:30) ('a_5_load_15', final_project/matrix_conv.cpp:30) ('a_4_load_15', final_project/matrix_conv.cpp:30) ('a_3_load_15', final_project/matrix_conv.cpp:30) ('a_2_load_15', final_project/matrix_conv.cpp:30) ('a_9_load_3', final_project/matrix_conv.cpp:30) [740]  (0 ns)
	'mul' operation ('tmp_7_1_2', final_project/matrix_conv.cpp:30) [742]  (4.17 ns)

 <State 30>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_8_load_10', final_project/matrix_conv.cpp:30) on array 'a_8' [745]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_1_2_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_10', final_project/matrix_conv.cpp:30) ('a_7_load_16', final_project/matrix_conv.cpp:30) ('a_6_load_16', final_project/matrix_conv.cpp:30) ('a_5_load_16', final_project/matrix_conv.cpp:30) ('a_4_load_16', final_project/matrix_conv.cpp:30) ('a_3_load_16', final_project/matrix_conv.cpp:30) ('a_2_load_16', final_project/matrix_conv.cpp:30) ('a_9_load_4', final_project/matrix_conv.cpp:30) [769]  (2 ns)
	'phi' operation ('a_load_1_2_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_10', final_project/matrix_conv.cpp:30) ('a_7_load_16', final_project/matrix_conv.cpp:30) ('a_6_load_16', final_project/matrix_conv.cpp:30) ('a_5_load_16', final_project/matrix_conv.cpp:30) ('a_4_load_16', final_project/matrix_conv.cpp:30) ('a_3_load_16', final_project/matrix_conv.cpp:30) ('a_2_load_16', final_project/matrix_conv.cpp:30) ('a_9_load_4', final_project/matrix_conv.cpp:30) [769]  (0 ns)
	'mul' operation ('tmp_7_1_2_1', final_project/matrix_conv.cpp:30) [771]  (4.17 ns)

 <State 31>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_8_load_11', final_project/matrix_conv.cpp:30) on array 'a_8' [774]  (2.32 ns)

 <State 32>: 8.46ns
The critical path consists of the following:
	'phi' operation ('a_load_1_2_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_11', final_project/matrix_conv.cpp:30) ('a_7_load_17', final_project/matrix_conv.cpp:30) ('a_6_load_17', final_project/matrix_conv.cpp:30) ('a_5_load_17', final_project/matrix_conv.cpp:30) ('a_4_load_17', final_project/matrix_conv.cpp:30) ('a_3_load_17', final_project/matrix_conv.cpp:30) ('a_2_load_17', final_project/matrix_conv.cpp:30) ('a_9_load_5', final_project/matrix_conv.cpp:30) [798]  (0 ns)
	'mul' operation of DSP[805] ('tmp_7_1_2_2', final_project/matrix_conv.cpp:30) [800]  (3.36 ns)
	'add' operation of DSP[805] ('tmp11', final_project/matrix_conv.cpp:30) [805]  (3.02 ns)
	'add' operation ('tmp12', final_project/matrix_conv.cpp:30) [806]  (2.08 ns)

 <State 33>: 7.81ns
The critical path consists of the following:
	'add' operation ('tmp10', final_project/matrix_conv.cpp:30) [804]  (0 ns)
	'add' operation ('tmp13', final_project/matrix_conv.cpp:30) [807]  (3.9 ns)
	'add' operation ('sum_2_1_2_2', final_project/matrix_conv.cpp:30) [808]  (3.9 ns)

 <State 34>: 2.32ns
The critical path consists of the following:
	'store' operation (final_project/matrix_conv.cpp:33) of variable 'sum_2_1_2_2', final_project/matrix_conv.cpp:30 on array 'res_6' [811]  (2.32 ns)

 <State 35>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_18', final_project/matrix_conv.cpp:30) on array 'a_6' [837]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_2_0_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_18', final_project/matrix_conv.cpp:30) ('a_5_load_18', final_project/matrix_conv.cpp:30) ('a_4_load_18', final_project/matrix_conv.cpp:30) ('a_3_load_18', final_project/matrix_conv.cpp:30) ('a_2_load_18', final_project/matrix_conv.cpp:30) ('a_1_load_12', final_project/matrix_conv.cpp:30) ('a_0_load_6', final_project/matrix_conv.cpp:30) ('a_7_load_18', final_project/matrix_conv.cpp:30) [861]  (2 ns)
	'phi' operation ('a_load_2_0_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_18', final_project/matrix_conv.cpp:30) ('a_5_load_18', final_project/matrix_conv.cpp:30) ('a_4_load_18', final_project/matrix_conv.cpp:30) ('a_3_load_18', final_project/matrix_conv.cpp:30) ('a_2_load_18', final_project/matrix_conv.cpp:30) ('a_1_load_12', final_project/matrix_conv.cpp:30) ('a_0_load_6', final_project/matrix_conv.cpp:30) ('a_7_load_18', final_project/matrix_conv.cpp:30) [861]  (0 ns)
	'mul' operation ('tmp_7_2', final_project/matrix_conv.cpp:30) [863]  (4.17 ns)

 <State 36>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_19', final_project/matrix_conv.cpp:30) on array 'a_6' [866]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_2_0_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_19', final_project/matrix_conv.cpp:30) ('a_5_load_19', final_project/matrix_conv.cpp:30) ('a_4_load_19', final_project/matrix_conv.cpp:30) ('a_3_load_19', final_project/matrix_conv.cpp:30) ('a_2_load_19', final_project/matrix_conv.cpp:30) ('a_1_load_13', final_project/matrix_conv.cpp:30) ('a_0_load_7', final_project/matrix_conv.cpp:30) ('a_7_load_19', final_project/matrix_conv.cpp:30) [890]  (2 ns)
	'phi' operation ('a_load_2_0_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_19', final_project/matrix_conv.cpp:30) ('a_5_load_19', final_project/matrix_conv.cpp:30) ('a_4_load_19', final_project/matrix_conv.cpp:30) ('a_3_load_19', final_project/matrix_conv.cpp:30) ('a_2_load_19', final_project/matrix_conv.cpp:30) ('a_1_load_13', final_project/matrix_conv.cpp:30) ('a_0_load_7', final_project/matrix_conv.cpp:30) ('a_7_load_19', final_project/matrix_conv.cpp:30) [890]  (0 ns)
	'mul' operation ('tmp_7_2_0_1', final_project/matrix_conv.cpp:30) [892]  (4.17 ns)

 <State 37>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_20', final_project/matrix_conv.cpp:30) on array 'a_6' [895]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_2_0_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_20', final_project/matrix_conv.cpp:30) ('a_5_load_20', final_project/matrix_conv.cpp:30) ('a_4_load_20', final_project/matrix_conv.cpp:30) ('a_3_load_20', final_project/matrix_conv.cpp:30) ('a_2_load_20', final_project/matrix_conv.cpp:30) ('a_1_load_14', final_project/matrix_conv.cpp:30) ('a_0_load_8', final_project/matrix_conv.cpp:30) ('a_7_load_20', final_project/matrix_conv.cpp:30) [919]  (2 ns)
	'phi' operation ('a_load_2_0_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_20', final_project/matrix_conv.cpp:30) ('a_5_load_20', final_project/matrix_conv.cpp:30) ('a_4_load_20', final_project/matrix_conv.cpp:30) ('a_3_load_20', final_project/matrix_conv.cpp:30) ('a_2_load_20', final_project/matrix_conv.cpp:30) ('a_1_load_14', final_project/matrix_conv.cpp:30) ('a_0_load_8', final_project/matrix_conv.cpp:30) ('a_7_load_20', final_project/matrix_conv.cpp:30) [919]  (0 ns)
	'mul' operation ('tmp_7_2_0_2', final_project/matrix_conv.cpp:30) [921]  (4.17 ns)

 <State 38>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_7_load_21', final_project/matrix_conv.cpp:30) on array 'a_7' [924]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_2_1_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_21', final_project/matrix_conv.cpp:30) ('a_6_load_21', final_project/matrix_conv.cpp:30) ('a_5_load_21', final_project/matrix_conv.cpp:30) ('a_4_load_21', final_project/matrix_conv.cpp:30) ('a_3_load_21', final_project/matrix_conv.cpp:30) ('a_2_load_21', final_project/matrix_conv.cpp:30) ('a_1_load_15', final_project/matrix_conv.cpp:30) ('a_8_load_12', final_project/matrix_conv.cpp:30) [948]  (2 ns)
	'phi' operation ('a_load_2_1_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_21', final_project/matrix_conv.cpp:30) ('a_6_load_21', final_project/matrix_conv.cpp:30) ('a_5_load_21', final_project/matrix_conv.cpp:30) ('a_4_load_21', final_project/matrix_conv.cpp:30) ('a_3_load_21', final_project/matrix_conv.cpp:30) ('a_2_load_21', final_project/matrix_conv.cpp:30) ('a_1_load_15', final_project/matrix_conv.cpp:30) ('a_8_load_12', final_project/matrix_conv.cpp:30) [948]  (0 ns)
	'mul' operation ('tmp_7_2_1', final_project/matrix_conv.cpp:30) [950]  (4.17 ns)

 <State 39>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_7_load_22', final_project/matrix_conv.cpp:30) on array 'a_7' [953]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_2_1_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_22', final_project/matrix_conv.cpp:30) ('a_6_load_22', final_project/matrix_conv.cpp:30) ('a_5_load_22', final_project/matrix_conv.cpp:30) ('a_4_load_22', final_project/matrix_conv.cpp:30) ('a_3_load_22', final_project/matrix_conv.cpp:30) ('a_2_load_22', final_project/matrix_conv.cpp:30) ('a_1_load_16', final_project/matrix_conv.cpp:30) ('a_8_load_13', final_project/matrix_conv.cpp:30) [977]  (2 ns)
	'phi' operation ('a_load_2_1_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_22', final_project/matrix_conv.cpp:30) ('a_6_load_22', final_project/matrix_conv.cpp:30) ('a_5_load_22', final_project/matrix_conv.cpp:30) ('a_4_load_22', final_project/matrix_conv.cpp:30) ('a_3_load_22', final_project/matrix_conv.cpp:30) ('a_2_load_22', final_project/matrix_conv.cpp:30) ('a_1_load_16', final_project/matrix_conv.cpp:30) ('a_8_load_13', final_project/matrix_conv.cpp:30) [977]  (0 ns)
	'mul' operation ('tmp_7_2_1_1', final_project/matrix_conv.cpp:30) [979]  (4.17 ns)

 <State 40>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_7_load_23', final_project/matrix_conv.cpp:30) on array 'a_7' [982]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_2_1_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_23', final_project/matrix_conv.cpp:30) ('a_6_load_23', final_project/matrix_conv.cpp:30) ('a_5_load_23', final_project/matrix_conv.cpp:30) ('a_4_load_23', final_project/matrix_conv.cpp:30) ('a_3_load_23', final_project/matrix_conv.cpp:30) ('a_2_load_23', final_project/matrix_conv.cpp:30) ('a_1_load_17', final_project/matrix_conv.cpp:30) ('a_8_load_14', final_project/matrix_conv.cpp:30) [1006]  (2 ns)
	'phi' operation ('a_load_2_1_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_23', final_project/matrix_conv.cpp:30) ('a_6_load_23', final_project/matrix_conv.cpp:30) ('a_5_load_23', final_project/matrix_conv.cpp:30) ('a_4_load_23', final_project/matrix_conv.cpp:30) ('a_3_load_23', final_project/matrix_conv.cpp:30) ('a_2_load_23', final_project/matrix_conv.cpp:30) ('a_1_load_17', final_project/matrix_conv.cpp:30) ('a_8_load_14', final_project/matrix_conv.cpp:30) [1006]  (0 ns)
	'mul' operation ('tmp_7_2_1_2', final_project/matrix_conv.cpp:30) [1008]  (4.17 ns)

 <State 41>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_8_load_15', final_project/matrix_conv.cpp:30) on array 'a_8' [1011]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_2_2_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_15', final_project/matrix_conv.cpp:30) ('a_7_load_24', final_project/matrix_conv.cpp:30) ('a_6_load_24', final_project/matrix_conv.cpp:30) ('a_5_load_24', final_project/matrix_conv.cpp:30) ('a_4_load_24', final_project/matrix_conv.cpp:30) ('a_3_load_24', final_project/matrix_conv.cpp:30) ('a_2_load_24', final_project/matrix_conv.cpp:30) ('a_9_load_6', final_project/matrix_conv.cpp:30) [1035]  (2 ns)
	'phi' operation ('a_load_2_2_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_15', final_project/matrix_conv.cpp:30) ('a_7_load_24', final_project/matrix_conv.cpp:30) ('a_6_load_24', final_project/matrix_conv.cpp:30) ('a_5_load_24', final_project/matrix_conv.cpp:30) ('a_4_load_24', final_project/matrix_conv.cpp:30) ('a_3_load_24', final_project/matrix_conv.cpp:30) ('a_2_load_24', final_project/matrix_conv.cpp:30) ('a_9_load_6', final_project/matrix_conv.cpp:30) [1035]  (0 ns)
	'mul' operation ('tmp_7_2_2', final_project/matrix_conv.cpp:30) [1037]  (4.17 ns)

 <State 42>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_8_load_16', final_project/matrix_conv.cpp:30) on array 'a_8' [1040]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_2_2_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_16', final_project/matrix_conv.cpp:30) ('a_7_load_25', final_project/matrix_conv.cpp:30) ('a_6_load_25', final_project/matrix_conv.cpp:30) ('a_5_load_25', final_project/matrix_conv.cpp:30) ('a_4_load_25', final_project/matrix_conv.cpp:30) ('a_3_load_25', final_project/matrix_conv.cpp:30) ('a_2_load_25', final_project/matrix_conv.cpp:30) ('a_9_load_7', final_project/matrix_conv.cpp:30) [1064]  (2 ns)
	'phi' operation ('a_load_2_2_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_16', final_project/matrix_conv.cpp:30) ('a_7_load_25', final_project/matrix_conv.cpp:30) ('a_6_load_25', final_project/matrix_conv.cpp:30) ('a_5_load_25', final_project/matrix_conv.cpp:30) ('a_4_load_25', final_project/matrix_conv.cpp:30) ('a_3_load_25', final_project/matrix_conv.cpp:30) ('a_2_load_25', final_project/matrix_conv.cpp:30) ('a_9_load_7', final_project/matrix_conv.cpp:30) [1064]  (0 ns)
	'mul' operation ('tmp_7_2_2_1', final_project/matrix_conv.cpp:30) [1066]  (4.17 ns)

 <State 43>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_8_load_17', final_project/matrix_conv.cpp:30) on array 'a_8' [1069]  (2.32 ns)

 <State 44>: 8.46ns
The critical path consists of the following:
	'phi' operation ('a_load_2_2_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_17', final_project/matrix_conv.cpp:30) ('a_7_load_26', final_project/matrix_conv.cpp:30) ('a_6_load_26', final_project/matrix_conv.cpp:30) ('a_5_load_26', final_project/matrix_conv.cpp:30) ('a_4_load_26', final_project/matrix_conv.cpp:30) ('a_3_load_26', final_project/matrix_conv.cpp:30) ('a_2_load_26', final_project/matrix_conv.cpp:30) ('a_9_load_8', final_project/matrix_conv.cpp:30) [1093]  (0 ns)
	'mul' operation of DSP[1100] ('tmp_7_2_2_2', final_project/matrix_conv.cpp:30) [1095]  (3.36 ns)
	'add' operation of DSP[1100] ('tmp18', final_project/matrix_conv.cpp:30) [1100]  (3.02 ns)
	'add' operation ('tmp19', final_project/matrix_conv.cpp:30) [1101]  (2.08 ns)

 <State 45>: 7.81ns
The critical path consists of the following:
	'add' operation ('tmp17', final_project/matrix_conv.cpp:30) [1099]  (0 ns)
	'add' operation ('tmp20', final_project/matrix_conv.cpp:30) [1102]  (3.9 ns)
	'add' operation ('sum_2_2_2_2', final_project/matrix_conv.cpp:30) [1103]  (3.9 ns)

 <State 46>: 2.32ns
The critical path consists of the following:
	'store' operation (final_project/matrix_conv.cpp:33) of variable 'sum_2_2_2_2', final_project/matrix_conv.cpp:30 on array 'res_6' [1106]  (2.32 ns)

 <State 47>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_27', final_project/matrix_conv.cpp:30) on array 'a_6' [1132]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_3_0_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_27', final_project/matrix_conv.cpp:30) ('a_5_load_27', final_project/matrix_conv.cpp:30) ('a_4_load_27', final_project/matrix_conv.cpp:30) ('a_3_load_27', final_project/matrix_conv.cpp:30) ('a_2_load_27', final_project/matrix_conv.cpp:30) ('a_1_load_18', final_project/matrix_conv.cpp:30) ('a_0_load_9', final_project/matrix_conv.cpp:30) ('a_7_load_27', final_project/matrix_conv.cpp:30) [1156]  (2 ns)
	'phi' operation ('a_load_3_0_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_27', final_project/matrix_conv.cpp:30) ('a_5_load_27', final_project/matrix_conv.cpp:30) ('a_4_load_27', final_project/matrix_conv.cpp:30) ('a_3_load_27', final_project/matrix_conv.cpp:30) ('a_2_load_27', final_project/matrix_conv.cpp:30) ('a_1_load_18', final_project/matrix_conv.cpp:30) ('a_0_load_9', final_project/matrix_conv.cpp:30) ('a_7_load_27', final_project/matrix_conv.cpp:30) [1156]  (0 ns)
	'mul' operation ('tmp_7_3', final_project/matrix_conv.cpp:30) [1158]  (4.17 ns)

 <State 48>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_28', final_project/matrix_conv.cpp:30) on array 'a_6' [1161]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_3_0_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_28', final_project/matrix_conv.cpp:30) ('a_5_load_28', final_project/matrix_conv.cpp:30) ('a_4_load_28', final_project/matrix_conv.cpp:30) ('a_3_load_28', final_project/matrix_conv.cpp:30) ('a_2_load_28', final_project/matrix_conv.cpp:30) ('a_1_load_19', final_project/matrix_conv.cpp:30) ('a_0_load_10', final_project/matrix_conv.cpp:30) ('a_7_load_28', final_project/matrix_conv.cpp:30) [1185]  (2 ns)
	'phi' operation ('a_load_3_0_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_28', final_project/matrix_conv.cpp:30) ('a_5_load_28', final_project/matrix_conv.cpp:30) ('a_4_load_28', final_project/matrix_conv.cpp:30) ('a_3_load_28', final_project/matrix_conv.cpp:30) ('a_2_load_28', final_project/matrix_conv.cpp:30) ('a_1_load_19', final_project/matrix_conv.cpp:30) ('a_0_load_10', final_project/matrix_conv.cpp:30) ('a_7_load_28', final_project/matrix_conv.cpp:30) [1185]  (0 ns)
	'mul' operation ('tmp_7_3_0_1', final_project/matrix_conv.cpp:30) [1187]  (4.17 ns)

 <State 49>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_29', final_project/matrix_conv.cpp:30) on array 'a_6' [1190]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_3_0_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_29', final_project/matrix_conv.cpp:30) ('a_5_load_29', final_project/matrix_conv.cpp:30) ('a_4_load_29', final_project/matrix_conv.cpp:30) ('a_3_load_29', final_project/matrix_conv.cpp:30) ('a_2_load_29', final_project/matrix_conv.cpp:30) ('a_1_load_20', final_project/matrix_conv.cpp:30) ('a_0_load_11', final_project/matrix_conv.cpp:30) ('a_7_load_29', final_project/matrix_conv.cpp:30) [1214]  (2 ns)
	'phi' operation ('a_load_3_0_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_29', final_project/matrix_conv.cpp:30) ('a_5_load_29', final_project/matrix_conv.cpp:30) ('a_4_load_29', final_project/matrix_conv.cpp:30) ('a_3_load_29', final_project/matrix_conv.cpp:30) ('a_2_load_29', final_project/matrix_conv.cpp:30) ('a_1_load_20', final_project/matrix_conv.cpp:30) ('a_0_load_11', final_project/matrix_conv.cpp:30) ('a_7_load_29', final_project/matrix_conv.cpp:30) [1214]  (0 ns)
	'mul' operation ('tmp_7_3_0_2', final_project/matrix_conv.cpp:30) [1216]  (4.17 ns)

 <State 50>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_7_load_30', final_project/matrix_conv.cpp:30) on array 'a_7' [1219]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_3_1_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_30', final_project/matrix_conv.cpp:30) ('a_6_load_30', final_project/matrix_conv.cpp:30) ('a_5_load_30', final_project/matrix_conv.cpp:30) ('a_4_load_30', final_project/matrix_conv.cpp:30) ('a_3_load_30', final_project/matrix_conv.cpp:30) ('a_2_load_30', final_project/matrix_conv.cpp:30) ('a_1_load_21', final_project/matrix_conv.cpp:30) ('a_8_load_18', final_project/matrix_conv.cpp:30) [1243]  (2 ns)
	'phi' operation ('a_load_3_1_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_30', final_project/matrix_conv.cpp:30) ('a_6_load_30', final_project/matrix_conv.cpp:30) ('a_5_load_30', final_project/matrix_conv.cpp:30) ('a_4_load_30', final_project/matrix_conv.cpp:30) ('a_3_load_30', final_project/matrix_conv.cpp:30) ('a_2_load_30', final_project/matrix_conv.cpp:30) ('a_1_load_21', final_project/matrix_conv.cpp:30) ('a_8_load_18', final_project/matrix_conv.cpp:30) [1243]  (0 ns)
	'mul' operation ('tmp_7_3_1', final_project/matrix_conv.cpp:30) [1245]  (4.17 ns)

 <State 51>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_7_load_31', final_project/matrix_conv.cpp:30) on array 'a_7' [1248]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_3_1_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_31', final_project/matrix_conv.cpp:30) ('a_6_load_31', final_project/matrix_conv.cpp:30) ('a_5_load_31', final_project/matrix_conv.cpp:30) ('a_4_load_31', final_project/matrix_conv.cpp:30) ('a_3_load_31', final_project/matrix_conv.cpp:30) ('a_2_load_31', final_project/matrix_conv.cpp:30) ('a_1_load_22', final_project/matrix_conv.cpp:30) ('a_8_load_19', final_project/matrix_conv.cpp:30) [1272]  (2 ns)
	'phi' operation ('a_load_3_1_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_31', final_project/matrix_conv.cpp:30) ('a_6_load_31', final_project/matrix_conv.cpp:30) ('a_5_load_31', final_project/matrix_conv.cpp:30) ('a_4_load_31', final_project/matrix_conv.cpp:30) ('a_3_load_31', final_project/matrix_conv.cpp:30) ('a_2_load_31', final_project/matrix_conv.cpp:30) ('a_1_load_22', final_project/matrix_conv.cpp:30) ('a_8_load_19', final_project/matrix_conv.cpp:30) [1272]  (0 ns)
	'mul' operation ('tmp_7_3_1_1', final_project/matrix_conv.cpp:30) [1274]  (4.17 ns)

 <State 52>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_7_load_32', final_project/matrix_conv.cpp:30) on array 'a_7' [1277]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_3_1_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_32', final_project/matrix_conv.cpp:30) ('a_6_load_32', final_project/matrix_conv.cpp:30) ('a_5_load_32', final_project/matrix_conv.cpp:30) ('a_4_load_32', final_project/matrix_conv.cpp:30) ('a_3_load_32', final_project/matrix_conv.cpp:30) ('a_2_load_32', final_project/matrix_conv.cpp:30) ('a_1_load_23', final_project/matrix_conv.cpp:30) ('a_8_load_20', final_project/matrix_conv.cpp:30) [1301]  (2 ns)
	'phi' operation ('a_load_3_1_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_32', final_project/matrix_conv.cpp:30) ('a_6_load_32', final_project/matrix_conv.cpp:30) ('a_5_load_32', final_project/matrix_conv.cpp:30) ('a_4_load_32', final_project/matrix_conv.cpp:30) ('a_3_load_32', final_project/matrix_conv.cpp:30) ('a_2_load_32', final_project/matrix_conv.cpp:30) ('a_1_load_23', final_project/matrix_conv.cpp:30) ('a_8_load_20', final_project/matrix_conv.cpp:30) [1301]  (0 ns)
	'mul' operation ('tmp_7_3_1_2', final_project/matrix_conv.cpp:30) [1303]  (4.17 ns)

 <State 53>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_8_load_21', final_project/matrix_conv.cpp:30) on array 'a_8' [1306]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_3_2_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_21', final_project/matrix_conv.cpp:30) ('a_7_load_33', final_project/matrix_conv.cpp:30) ('a_6_load_33', final_project/matrix_conv.cpp:30) ('a_5_load_33', final_project/matrix_conv.cpp:30) ('a_4_load_33', final_project/matrix_conv.cpp:30) ('a_3_load_33', final_project/matrix_conv.cpp:30) ('a_2_load_33', final_project/matrix_conv.cpp:30) ('a_9_load_9', final_project/matrix_conv.cpp:30) [1330]  (2 ns)
	'phi' operation ('a_load_3_2_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_21', final_project/matrix_conv.cpp:30) ('a_7_load_33', final_project/matrix_conv.cpp:30) ('a_6_load_33', final_project/matrix_conv.cpp:30) ('a_5_load_33', final_project/matrix_conv.cpp:30) ('a_4_load_33', final_project/matrix_conv.cpp:30) ('a_3_load_33', final_project/matrix_conv.cpp:30) ('a_2_load_33', final_project/matrix_conv.cpp:30) ('a_9_load_9', final_project/matrix_conv.cpp:30) [1330]  (0 ns)
	'mul' operation ('tmp_7_3_2', final_project/matrix_conv.cpp:30) [1332]  (4.17 ns)

 <State 54>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_8_load_22', final_project/matrix_conv.cpp:30) on array 'a_8' [1335]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_3_2_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_22', final_project/matrix_conv.cpp:30) ('a_7_load_34', final_project/matrix_conv.cpp:30) ('a_6_load_34', final_project/matrix_conv.cpp:30) ('a_5_load_34', final_project/matrix_conv.cpp:30) ('a_4_load_34', final_project/matrix_conv.cpp:30) ('a_3_load_34', final_project/matrix_conv.cpp:30) ('a_2_load_34', final_project/matrix_conv.cpp:30) ('a_9_load_10', final_project/matrix_conv.cpp:30) [1359]  (2 ns)
	'phi' operation ('a_load_3_2_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_22', final_project/matrix_conv.cpp:30) ('a_7_load_34', final_project/matrix_conv.cpp:30) ('a_6_load_34', final_project/matrix_conv.cpp:30) ('a_5_load_34', final_project/matrix_conv.cpp:30) ('a_4_load_34', final_project/matrix_conv.cpp:30) ('a_3_load_34', final_project/matrix_conv.cpp:30) ('a_2_load_34', final_project/matrix_conv.cpp:30) ('a_9_load_10', final_project/matrix_conv.cpp:30) [1359]  (0 ns)
	'mul' operation ('tmp_7_3_2_1', final_project/matrix_conv.cpp:30) [1361]  (4.17 ns)

 <State 55>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_8_load_23', final_project/matrix_conv.cpp:30) on array 'a_8' [1364]  (2.32 ns)

 <State 56>: 8.46ns
The critical path consists of the following:
	'phi' operation ('a_load_3_2_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_23', final_project/matrix_conv.cpp:30) ('a_7_load_35', final_project/matrix_conv.cpp:30) ('a_6_load_35', final_project/matrix_conv.cpp:30) ('a_5_load_35', final_project/matrix_conv.cpp:30) ('a_4_load_35', final_project/matrix_conv.cpp:30) ('a_3_load_35', final_project/matrix_conv.cpp:30) ('a_2_load_35', final_project/matrix_conv.cpp:30) ('a_9_load_11', final_project/matrix_conv.cpp:30) [1388]  (0 ns)
	'mul' operation of DSP[1395] ('tmp_7_3_2_2', final_project/matrix_conv.cpp:30) [1390]  (3.36 ns)
	'add' operation of DSP[1395] ('tmp25', final_project/matrix_conv.cpp:30) [1395]  (3.02 ns)
	'add' operation ('tmp26', final_project/matrix_conv.cpp:30) [1396]  (2.08 ns)

 <State 57>: 7.81ns
The critical path consists of the following:
	'add' operation ('tmp24', final_project/matrix_conv.cpp:30) [1394]  (0 ns)
	'add' operation ('tmp27', final_project/matrix_conv.cpp:30) [1397]  (3.9 ns)
	'add' operation ('sum_2_3_2_2', final_project/matrix_conv.cpp:30) [1398]  (3.9 ns)

 <State 58>: 2.32ns
The critical path consists of the following:
	'store' operation (final_project/matrix_conv.cpp:33) of variable 'sum_2_3_2_2', final_project/matrix_conv.cpp:30 on array 'res_6' [1401]  (2.32 ns)

 <State 59>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_36', final_project/matrix_conv.cpp:30) on array 'a_6' [1427]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_4_0_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_36', final_project/matrix_conv.cpp:30) ('a_5_load_36', final_project/matrix_conv.cpp:30) ('a_4_load_36', final_project/matrix_conv.cpp:30) ('a_3_load_36', final_project/matrix_conv.cpp:30) ('a_2_load_36', final_project/matrix_conv.cpp:30) ('a_1_load_24', final_project/matrix_conv.cpp:30) ('a_0_load_12', final_project/matrix_conv.cpp:30) ('a_7_load_36', final_project/matrix_conv.cpp:30) [1451]  (2 ns)
	'phi' operation ('a_load_4_0_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_36', final_project/matrix_conv.cpp:30) ('a_5_load_36', final_project/matrix_conv.cpp:30) ('a_4_load_36', final_project/matrix_conv.cpp:30) ('a_3_load_36', final_project/matrix_conv.cpp:30) ('a_2_load_36', final_project/matrix_conv.cpp:30) ('a_1_load_24', final_project/matrix_conv.cpp:30) ('a_0_load_12', final_project/matrix_conv.cpp:30) ('a_7_load_36', final_project/matrix_conv.cpp:30) [1451]  (0 ns)
	'mul' operation ('tmp_7_4', final_project/matrix_conv.cpp:30) [1453]  (4.17 ns)

 <State 60>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_37', final_project/matrix_conv.cpp:30) on array 'a_6' [1456]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_4_0_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_37', final_project/matrix_conv.cpp:30) ('a_5_load_37', final_project/matrix_conv.cpp:30) ('a_4_load_37', final_project/matrix_conv.cpp:30) ('a_3_load_37', final_project/matrix_conv.cpp:30) ('a_2_load_37', final_project/matrix_conv.cpp:30) ('a_1_load_25', final_project/matrix_conv.cpp:30) ('a_0_load_13', final_project/matrix_conv.cpp:30) ('a_7_load_37', final_project/matrix_conv.cpp:30) [1480]  (2 ns)
	'phi' operation ('a_load_4_0_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_37', final_project/matrix_conv.cpp:30) ('a_5_load_37', final_project/matrix_conv.cpp:30) ('a_4_load_37', final_project/matrix_conv.cpp:30) ('a_3_load_37', final_project/matrix_conv.cpp:30) ('a_2_load_37', final_project/matrix_conv.cpp:30) ('a_1_load_25', final_project/matrix_conv.cpp:30) ('a_0_load_13', final_project/matrix_conv.cpp:30) ('a_7_load_37', final_project/matrix_conv.cpp:30) [1480]  (0 ns)
	'mul' operation ('tmp_7_4_0_1', final_project/matrix_conv.cpp:30) [1482]  (4.17 ns)

 <State 61>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_38', final_project/matrix_conv.cpp:30) on array 'a_6' [1485]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_4_0_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_38', final_project/matrix_conv.cpp:30) ('a_5_load_38', final_project/matrix_conv.cpp:30) ('a_4_load_38', final_project/matrix_conv.cpp:30) ('a_3_load_38', final_project/matrix_conv.cpp:30) ('a_2_load_38', final_project/matrix_conv.cpp:30) ('a_1_load_26', final_project/matrix_conv.cpp:30) ('a_0_load_14', final_project/matrix_conv.cpp:30) ('a_7_load_38', final_project/matrix_conv.cpp:30) [1509]  (2 ns)
	'phi' operation ('a_load_4_0_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_38', final_project/matrix_conv.cpp:30) ('a_5_load_38', final_project/matrix_conv.cpp:30) ('a_4_load_38', final_project/matrix_conv.cpp:30) ('a_3_load_38', final_project/matrix_conv.cpp:30) ('a_2_load_38', final_project/matrix_conv.cpp:30) ('a_1_load_26', final_project/matrix_conv.cpp:30) ('a_0_load_14', final_project/matrix_conv.cpp:30) ('a_7_load_38', final_project/matrix_conv.cpp:30) [1509]  (0 ns)
	'mul' operation ('tmp_7_4_0_2', final_project/matrix_conv.cpp:30) [1511]  (4.17 ns)

 <State 62>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_7_load_39', final_project/matrix_conv.cpp:30) on array 'a_7' [1514]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_4_1_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_39', final_project/matrix_conv.cpp:30) ('a_6_load_39', final_project/matrix_conv.cpp:30) ('a_5_load_39', final_project/matrix_conv.cpp:30) ('a_4_load_39', final_project/matrix_conv.cpp:30) ('a_3_load_39', final_project/matrix_conv.cpp:30) ('a_2_load_39', final_project/matrix_conv.cpp:30) ('a_1_load_27', final_project/matrix_conv.cpp:30) ('a_8_load_24', final_project/matrix_conv.cpp:30) [1538]  (2 ns)
	'phi' operation ('a_load_4_1_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_39', final_project/matrix_conv.cpp:30) ('a_6_load_39', final_project/matrix_conv.cpp:30) ('a_5_load_39', final_project/matrix_conv.cpp:30) ('a_4_load_39', final_project/matrix_conv.cpp:30) ('a_3_load_39', final_project/matrix_conv.cpp:30) ('a_2_load_39', final_project/matrix_conv.cpp:30) ('a_1_load_27', final_project/matrix_conv.cpp:30) ('a_8_load_24', final_project/matrix_conv.cpp:30) [1538]  (0 ns)
	'mul' operation ('tmp_7_4_1', final_project/matrix_conv.cpp:30) [1540]  (4.17 ns)

 <State 63>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_7_load_40', final_project/matrix_conv.cpp:30) on array 'a_7' [1543]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_4_1_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_40', final_project/matrix_conv.cpp:30) ('a_6_load_40', final_project/matrix_conv.cpp:30) ('a_5_load_40', final_project/matrix_conv.cpp:30) ('a_4_load_40', final_project/matrix_conv.cpp:30) ('a_3_load_40', final_project/matrix_conv.cpp:30) ('a_2_load_40', final_project/matrix_conv.cpp:30) ('a_1_load_28', final_project/matrix_conv.cpp:30) ('a_8_load_25', final_project/matrix_conv.cpp:30) [1567]  (2 ns)
	'phi' operation ('a_load_4_1_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_40', final_project/matrix_conv.cpp:30) ('a_6_load_40', final_project/matrix_conv.cpp:30) ('a_5_load_40', final_project/matrix_conv.cpp:30) ('a_4_load_40', final_project/matrix_conv.cpp:30) ('a_3_load_40', final_project/matrix_conv.cpp:30) ('a_2_load_40', final_project/matrix_conv.cpp:30) ('a_1_load_28', final_project/matrix_conv.cpp:30) ('a_8_load_25', final_project/matrix_conv.cpp:30) [1567]  (0 ns)
	'mul' operation ('tmp_7_4_1_1', final_project/matrix_conv.cpp:30) [1569]  (4.17 ns)

 <State 64>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_7_load_41', final_project/matrix_conv.cpp:30) on array 'a_7' [1572]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_4_1_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_41', final_project/matrix_conv.cpp:30) ('a_6_load_41', final_project/matrix_conv.cpp:30) ('a_5_load_41', final_project/matrix_conv.cpp:30) ('a_4_load_41', final_project/matrix_conv.cpp:30) ('a_3_load_41', final_project/matrix_conv.cpp:30) ('a_2_load_41', final_project/matrix_conv.cpp:30) ('a_1_load_29', final_project/matrix_conv.cpp:30) ('a_8_load_26', final_project/matrix_conv.cpp:30) [1596]  (2 ns)
	'phi' operation ('a_load_4_1_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_41', final_project/matrix_conv.cpp:30) ('a_6_load_41', final_project/matrix_conv.cpp:30) ('a_5_load_41', final_project/matrix_conv.cpp:30) ('a_4_load_41', final_project/matrix_conv.cpp:30) ('a_3_load_41', final_project/matrix_conv.cpp:30) ('a_2_load_41', final_project/matrix_conv.cpp:30) ('a_1_load_29', final_project/matrix_conv.cpp:30) ('a_8_load_26', final_project/matrix_conv.cpp:30) [1596]  (0 ns)
	'mul' operation ('tmp_7_4_1_2', final_project/matrix_conv.cpp:30) [1598]  (4.17 ns)

 <State 65>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_8_load_27', final_project/matrix_conv.cpp:30) on array 'a_8' [1601]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_4_2_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_27', final_project/matrix_conv.cpp:30) ('a_7_load_42', final_project/matrix_conv.cpp:30) ('a_6_load_42', final_project/matrix_conv.cpp:30) ('a_5_load_42', final_project/matrix_conv.cpp:30) ('a_4_load_42', final_project/matrix_conv.cpp:30) ('a_3_load_42', final_project/matrix_conv.cpp:30) ('a_2_load_42', final_project/matrix_conv.cpp:30) ('a_9_load_12', final_project/matrix_conv.cpp:30) [1625]  (2 ns)
	'phi' operation ('a_load_4_2_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_27', final_project/matrix_conv.cpp:30) ('a_7_load_42', final_project/matrix_conv.cpp:30) ('a_6_load_42', final_project/matrix_conv.cpp:30) ('a_5_load_42', final_project/matrix_conv.cpp:30) ('a_4_load_42', final_project/matrix_conv.cpp:30) ('a_3_load_42', final_project/matrix_conv.cpp:30) ('a_2_load_42', final_project/matrix_conv.cpp:30) ('a_9_load_12', final_project/matrix_conv.cpp:30) [1625]  (0 ns)
	'mul' operation ('tmp_7_4_2', final_project/matrix_conv.cpp:30) [1627]  (4.17 ns)

 <State 66>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_8_load_28', final_project/matrix_conv.cpp:30) on array 'a_8' [1630]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_4_2_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_28', final_project/matrix_conv.cpp:30) ('a_7_load_43', final_project/matrix_conv.cpp:30) ('a_6_load_43', final_project/matrix_conv.cpp:30) ('a_5_load_43', final_project/matrix_conv.cpp:30) ('a_4_load_43', final_project/matrix_conv.cpp:30) ('a_3_load_43', final_project/matrix_conv.cpp:30) ('a_2_load_43', final_project/matrix_conv.cpp:30) ('a_9_load_13', final_project/matrix_conv.cpp:30) [1654]  (2 ns)
	'phi' operation ('a_load_4_2_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_28', final_project/matrix_conv.cpp:30) ('a_7_load_43', final_project/matrix_conv.cpp:30) ('a_6_load_43', final_project/matrix_conv.cpp:30) ('a_5_load_43', final_project/matrix_conv.cpp:30) ('a_4_load_43', final_project/matrix_conv.cpp:30) ('a_3_load_43', final_project/matrix_conv.cpp:30) ('a_2_load_43', final_project/matrix_conv.cpp:30) ('a_9_load_13', final_project/matrix_conv.cpp:30) [1654]  (0 ns)
	'mul' operation ('tmp_7_4_2_1', final_project/matrix_conv.cpp:30) [1656]  (4.17 ns)

 <State 67>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_8_load_29', final_project/matrix_conv.cpp:30) on array 'a_8' [1659]  (2.32 ns)

 <State 68>: 8.46ns
The critical path consists of the following:
	'phi' operation ('a_load_4_2_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_29', final_project/matrix_conv.cpp:30) ('a_7_load_44', final_project/matrix_conv.cpp:30) ('a_6_load_44', final_project/matrix_conv.cpp:30) ('a_5_load_44', final_project/matrix_conv.cpp:30) ('a_4_load_44', final_project/matrix_conv.cpp:30) ('a_3_load_44', final_project/matrix_conv.cpp:30) ('a_2_load_44', final_project/matrix_conv.cpp:30) ('a_9_load_14', final_project/matrix_conv.cpp:30) [1683]  (0 ns)
	'mul' operation of DSP[1690] ('tmp_7_4_2_2', final_project/matrix_conv.cpp:30) [1685]  (3.36 ns)
	'add' operation of DSP[1690] ('tmp32', final_project/matrix_conv.cpp:30) [1690]  (3.02 ns)
	'add' operation ('tmp33', final_project/matrix_conv.cpp:30) [1691]  (2.08 ns)

 <State 69>: 7.81ns
The critical path consists of the following:
	'add' operation ('tmp31', final_project/matrix_conv.cpp:30) [1689]  (0 ns)
	'add' operation ('tmp34', final_project/matrix_conv.cpp:30) [1692]  (3.9 ns)
	'add' operation ('sum_2_4_2_2', final_project/matrix_conv.cpp:30) [1693]  (3.9 ns)

 <State 70>: 2.32ns
The critical path consists of the following:
	'store' operation (final_project/matrix_conv.cpp:33) of variable 'sum_2_4_2_2', final_project/matrix_conv.cpp:30 on array 'res_6' [1696]  (2.32 ns)

 <State 71>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_45', final_project/matrix_conv.cpp:30) on array 'a_6' [1722]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_5_0_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_45', final_project/matrix_conv.cpp:30) ('a_5_load_45', final_project/matrix_conv.cpp:30) ('a_4_load_45', final_project/matrix_conv.cpp:30) ('a_3_load_45', final_project/matrix_conv.cpp:30) ('a_2_load_45', final_project/matrix_conv.cpp:30) ('a_1_load_30', final_project/matrix_conv.cpp:30) ('a_0_load_15', final_project/matrix_conv.cpp:30) ('a_7_load_45', final_project/matrix_conv.cpp:30) [1746]  (2 ns)
	'phi' operation ('a_load_5_0_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_45', final_project/matrix_conv.cpp:30) ('a_5_load_45', final_project/matrix_conv.cpp:30) ('a_4_load_45', final_project/matrix_conv.cpp:30) ('a_3_load_45', final_project/matrix_conv.cpp:30) ('a_2_load_45', final_project/matrix_conv.cpp:30) ('a_1_load_30', final_project/matrix_conv.cpp:30) ('a_0_load_15', final_project/matrix_conv.cpp:30) ('a_7_load_45', final_project/matrix_conv.cpp:30) [1746]  (0 ns)
	'mul' operation ('tmp_7_5', final_project/matrix_conv.cpp:30) [1748]  (4.17 ns)

 <State 72>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_46', final_project/matrix_conv.cpp:30) on array 'a_6' [1751]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_5_0_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_46', final_project/matrix_conv.cpp:30) ('a_5_load_46', final_project/matrix_conv.cpp:30) ('a_4_load_46', final_project/matrix_conv.cpp:30) ('a_3_load_46', final_project/matrix_conv.cpp:30) ('a_2_load_46', final_project/matrix_conv.cpp:30) ('a_1_load_31', final_project/matrix_conv.cpp:30) ('a_0_load_16', final_project/matrix_conv.cpp:30) ('a_7_load_46', final_project/matrix_conv.cpp:30) [1775]  (2 ns)
	'phi' operation ('a_load_5_0_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_46', final_project/matrix_conv.cpp:30) ('a_5_load_46', final_project/matrix_conv.cpp:30) ('a_4_load_46', final_project/matrix_conv.cpp:30) ('a_3_load_46', final_project/matrix_conv.cpp:30) ('a_2_load_46', final_project/matrix_conv.cpp:30) ('a_1_load_31', final_project/matrix_conv.cpp:30) ('a_0_load_16', final_project/matrix_conv.cpp:30) ('a_7_load_46', final_project/matrix_conv.cpp:30) [1775]  (0 ns)
	'mul' operation ('tmp_7_5_0_1', final_project/matrix_conv.cpp:30) [1777]  (4.17 ns)

 <State 73>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_47', final_project/matrix_conv.cpp:30) on array 'a_6' [1780]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_5_0_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_47', final_project/matrix_conv.cpp:30) ('a_5_load_47', final_project/matrix_conv.cpp:30) ('a_4_load_47', final_project/matrix_conv.cpp:30) ('a_3_load_47', final_project/matrix_conv.cpp:30) ('a_2_load_47', final_project/matrix_conv.cpp:30) ('a_1_load_32', final_project/matrix_conv.cpp:30) ('a_0_load_17', final_project/matrix_conv.cpp:30) ('a_7_load_47', final_project/matrix_conv.cpp:30) [1804]  (2 ns)
	'phi' operation ('a_load_5_0_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_47', final_project/matrix_conv.cpp:30) ('a_5_load_47', final_project/matrix_conv.cpp:30) ('a_4_load_47', final_project/matrix_conv.cpp:30) ('a_3_load_47', final_project/matrix_conv.cpp:30) ('a_2_load_47', final_project/matrix_conv.cpp:30) ('a_1_load_32', final_project/matrix_conv.cpp:30) ('a_0_load_17', final_project/matrix_conv.cpp:30) ('a_7_load_47', final_project/matrix_conv.cpp:30) [1804]  (0 ns)
	'mul' operation ('tmp_7_5_0_2', final_project/matrix_conv.cpp:30) [1806]  (4.17 ns)

 <State 74>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_7_load_48', final_project/matrix_conv.cpp:30) on array 'a_7' [1809]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_5_1_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_48', final_project/matrix_conv.cpp:30) ('a_6_load_48', final_project/matrix_conv.cpp:30) ('a_5_load_48', final_project/matrix_conv.cpp:30) ('a_4_load_48', final_project/matrix_conv.cpp:30) ('a_3_load_48', final_project/matrix_conv.cpp:30) ('a_2_load_48', final_project/matrix_conv.cpp:30) ('a_1_load_33', final_project/matrix_conv.cpp:30) ('a_8_load_30', final_project/matrix_conv.cpp:30) [1833]  (2 ns)
	'phi' operation ('a_load_5_1_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_48', final_project/matrix_conv.cpp:30) ('a_6_load_48', final_project/matrix_conv.cpp:30) ('a_5_load_48', final_project/matrix_conv.cpp:30) ('a_4_load_48', final_project/matrix_conv.cpp:30) ('a_3_load_48', final_project/matrix_conv.cpp:30) ('a_2_load_48', final_project/matrix_conv.cpp:30) ('a_1_load_33', final_project/matrix_conv.cpp:30) ('a_8_load_30', final_project/matrix_conv.cpp:30) [1833]  (0 ns)
	'mul' operation ('tmp_7_5_1', final_project/matrix_conv.cpp:30) [1835]  (4.17 ns)

 <State 75>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_7_load_49', final_project/matrix_conv.cpp:30) on array 'a_7' [1838]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_5_1_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_49', final_project/matrix_conv.cpp:30) ('a_6_load_49', final_project/matrix_conv.cpp:30) ('a_5_load_49', final_project/matrix_conv.cpp:30) ('a_4_load_49', final_project/matrix_conv.cpp:30) ('a_3_load_49', final_project/matrix_conv.cpp:30) ('a_2_load_49', final_project/matrix_conv.cpp:30) ('a_1_load_34', final_project/matrix_conv.cpp:30) ('a_8_load_31', final_project/matrix_conv.cpp:30) [1862]  (2 ns)
	'phi' operation ('a_load_5_1_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_49', final_project/matrix_conv.cpp:30) ('a_6_load_49', final_project/matrix_conv.cpp:30) ('a_5_load_49', final_project/matrix_conv.cpp:30) ('a_4_load_49', final_project/matrix_conv.cpp:30) ('a_3_load_49', final_project/matrix_conv.cpp:30) ('a_2_load_49', final_project/matrix_conv.cpp:30) ('a_1_load_34', final_project/matrix_conv.cpp:30) ('a_8_load_31', final_project/matrix_conv.cpp:30) [1862]  (0 ns)
	'mul' operation ('tmp_7_5_1_1', final_project/matrix_conv.cpp:30) [1864]  (4.17 ns)

 <State 76>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_7_load_50', final_project/matrix_conv.cpp:30) on array 'a_7' [1867]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_5_1_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_50', final_project/matrix_conv.cpp:30) ('a_6_load_50', final_project/matrix_conv.cpp:30) ('a_5_load_50', final_project/matrix_conv.cpp:30) ('a_4_load_50', final_project/matrix_conv.cpp:30) ('a_3_load_50', final_project/matrix_conv.cpp:30) ('a_2_load_50', final_project/matrix_conv.cpp:30) ('a_1_load_35', final_project/matrix_conv.cpp:30) ('a_8_load_32', final_project/matrix_conv.cpp:30) [1891]  (2 ns)
	'phi' operation ('a_load_5_1_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_50', final_project/matrix_conv.cpp:30) ('a_6_load_50', final_project/matrix_conv.cpp:30) ('a_5_load_50', final_project/matrix_conv.cpp:30) ('a_4_load_50', final_project/matrix_conv.cpp:30) ('a_3_load_50', final_project/matrix_conv.cpp:30) ('a_2_load_50', final_project/matrix_conv.cpp:30) ('a_1_load_35', final_project/matrix_conv.cpp:30) ('a_8_load_32', final_project/matrix_conv.cpp:30) [1891]  (0 ns)
	'mul' operation ('tmp_7_5_1_2', final_project/matrix_conv.cpp:30) [1893]  (4.17 ns)

 <State 77>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_8_load_33', final_project/matrix_conv.cpp:30) on array 'a_8' [1896]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_5_2_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_33', final_project/matrix_conv.cpp:30) ('a_7_load_51', final_project/matrix_conv.cpp:30) ('a_6_load_51', final_project/matrix_conv.cpp:30) ('a_5_load_51', final_project/matrix_conv.cpp:30) ('a_4_load_51', final_project/matrix_conv.cpp:30) ('a_3_load_51', final_project/matrix_conv.cpp:30) ('a_2_load_51', final_project/matrix_conv.cpp:30) ('a_9_load_15', final_project/matrix_conv.cpp:30) [1920]  (2 ns)
	'phi' operation ('a_load_5_2_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_33', final_project/matrix_conv.cpp:30) ('a_7_load_51', final_project/matrix_conv.cpp:30) ('a_6_load_51', final_project/matrix_conv.cpp:30) ('a_5_load_51', final_project/matrix_conv.cpp:30) ('a_4_load_51', final_project/matrix_conv.cpp:30) ('a_3_load_51', final_project/matrix_conv.cpp:30) ('a_2_load_51', final_project/matrix_conv.cpp:30) ('a_9_load_15', final_project/matrix_conv.cpp:30) [1920]  (0 ns)
	'mul' operation ('tmp_7_5_2', final_project/matrix_conv.cpp:30) [1922]  (4.17 ns)

 <State 78>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_8_load_34', final_project/matrix_conv.cpp:30) on array 'a_8' [1925]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_5_2_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_34', final_project/matrix_conv.cpp:30) ('a_7_load_52', final_project/matrix_conv.cpp:30) ('a_6_load_52', final_project/matrix_conv.cpp:30) ('a_5_load_52', final_project/matrix_conv.cpp:30) ('a_4_load_52', final_project/matrix_conv.cpp:30) ('a_3_load_52', final_project/matrix_conv.cpp:30) ('a_2_load_52', final_project/matrix_conv.cpp:30) ('a_9_load_16', final_project/matrix_conv.cpp:30) [1949]  (2 ns)
	'phi' operation ('a_load_5_2_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_34', final_project/matrix_conv.cpp:30) ('a_7_load_52', final_project/matrix_conv.cpp:30) ('a_6_load_52', final_project/matrix_conv.cpp:30) ('a_5_load_52', final_project/matrix_conv.cpp:30) ('a_4_load_52', final_project/matrix_conv.cpp:30) ('a_3_load_52', final_project/matrix_conv.cpp:30) ('a_2_load_52', final_project/matrix_conv.cpp:30) ('a_9_load_16', final_project/matrix_conv.cpp:30) [1949]  (0 ns)
	'mul' operation ('tmp_7_5_2_1', final_project/matrix_conv.cpp:30) [1951]  (4.17 ns)

 <State 79>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_8_load_35', final_project/matrix_conv.cpp:30) on array 'a_8' [1954]  (2.32 ns)

 <State 80>: 8.46ns
The critical path consists of the following:
	'phi' operation ('a_load_5_2_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_35', final_project/matrix_conv.cpp:30) ('a_7_load_53', final_project/matrix_conv.cpp:30) ('a_6_load_53', final_project/matrix_conv.cpp:30) ('a_5_load_53', final_project/matrix_conv.cpp:30) ('a_4_load_53', final_project/matrix_conv.cpp:30) ('a_3_load_53', final_project/matrix_conv.cpp:30) ('a_2_load_53', final_project/matrix_conv.cpp:30) ('a_9_load_17', final_project/matrix_conv.cpp:30) [1978]  (0 ns)
	'mul' operation of DSP[1985] ('tmp_7_5_2_2', final_project/matrix_conv.cpp:30) [1980]  (3.36 ns)
	'add' operation of DSP[1985] ('tmp39', final_project/matrix_conv.cpp:30) [1985]  (3.02 ns)
	'add' operation ('tmp40', final_project/matrix_conv.cpp:30) [1986]  (2.08 ns)

 <State 81>: 7.81ns
The critical path consists of the following:
	'add' operation ('tmp38', final_project/matrix_conv.cpp:30) [1984]  (0 ns)
	'add' operation ('tmp41', final_project/matrix_conv.cpp:30) [1987]  (3.9 ns)
	'add' operation ('sum_2_5_2_2', final_project/matrix_conv.cpp:30) [1988]  (3.9 ns)

 <State 82>: 2.32ns
The critical path consists of the following:
	'store' operation (final_project/matrix_conv.cpp:33) of variable 'sum_2_5_2_2', final_project/matrix_conv.cpp:30 on array 'res_6' [1991]  (2.32 ns)

 <State 83>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_54', final_project/matrix_conv.cpp:30) on array 'a_6' [2017]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_6_0_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_54', final_project/matrix_conv.cpp:30) ('a_5_load_54', final_project/matrix_conv.cpp:30) ('a_4_load_54', final_project/matrix_conv.cpp:30) ('a_3_load_54', final_project/matrix_conv.cpp:30) ('a_2_load_54', final_project/matrix_conv.cpp:30) ('a_1_load_36', final_project/matrix_conv.cpp:30) ('a_0_load_18', final_project/matrix_conv.cpp:30) ('a_7_load_54', final_project/matrix_conv.cpp:30) [2041]  (2 ns)
	'phi' operation ('a_load_6_0_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_54', final_project/matrix_conv.cpp:30) ('a_5_load_54', final_project/matrix_conv.cpp:30) ('a_4_load_54', final_project/matrix_conv.cpp:30) ('a_3_load_54', final_project/matrix_conv.cpp:30) ('a_2_load_54', final_project/matrix_conv.cpp:30) ('a_1_load_36', final_project/matrix_conv.cpp:30) ('a_0_load_18', final_project/matrix_conv.cpp:30) ('a_7_load_54', final_project/matrix_conv.cpp:30) [2041]  (0 ns)
	'mul' operation ('tmp_7_6', final_project/matrix_conv.cpp:30) [2043]  (4.17 ns)

 <State 84>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_55', final_project/matrix_conv.cpp:30) on array 'a_6' [2046]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_6_0_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_55', final_project/matrix_conv.cpp:30) ('a_5_load_55', final_project/matrix_conv.cpp:30) ('a_4_load_55', final_project/matrix_conv.cpp:30) ('a_3_load_55', final_project/matrix_conv.cpp:30) ('a_2_load_55', final_project/matrix_conv.cpp:30) ('a_1_load_37', final_project/matrix_conv.cpp:30) ('a_0_load_19', final_project/matrix_conv.cpp:30) ('a_7_load_55', final_project/matrix_conv.cpp:30) [2070]  (2 ns)
	'phi' operation ('a_load_6_0_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_55', final_project/matrix_conv.cpp:30) ('a_5_load_55', final_project/matrix_conv.cpp:30) ('a_4_load_55', final_project/matrix_conv.cpp:30) ('a_3_load_55', final_project/matrix_conv.cpp:30) ('a_2_load_55', final_project/matrix_conv.cpp:30) ('a_1_load_37', final_project/matrix_conv.cpp:30) ('a_0_load_19', final_project/matrix_conv.cpp:30) ('a_7_load_55', final_project/matrix_conv.cpp:30) [2070]  (0 ns)
	'mul' operation ('tmp_7_6_0_1', final_project/matrix_conv.cpp:30) [2072]  (4.17 ns)

 <State 85>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_56', final_project/matrix_conv.cpp:30) on array 'a_6' [2075]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_6_0_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_56', final_project/matrix_conv.cpp:30) ('a_5_load_56', final_project/matrix_conv.cpp:30) ('a_4_load_56', final_project/matrix_conv.cpp:30) ('a_3_load_56', final_project/matrix_conv.cpp:30) ('a_2_load_56', final_project/matrix_conv.cpp:30) ('a_1_load_38', final_project/matrix_conv.cpp:30) ('a_0_load_20', final_project/matrix_conv.cpp:30) ('a_7_load_56', final_project/matrix_conv.cpp:30) [2099]  (2 ns)
	'phi' operation ('a_load_6_0_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_56', final_project/matrix_conv.cpp:30) ('a_5_load_56', final_project/matrix_conv.cpp:30) ('a_4_load_56', final_project/matrix_conv.cpp:30) ('a_3_load_56', final_project/matrix_conv.cpp:30) ('a_2_load_56', final_project/matrix_conv.cpp:30) ('a_1_load_38', final_project/matrix_conv.cpp:30) ('a_0_load_20', final_project/matrix_conv.cpp:30) ('a_7_load_56', final_project/matrix_conv.cpp:30) [2099]  (0 ns)
	'mul' operation ('tmp_7_6_0_2', final_project/matrix_conv.cpp:30) [2101]  (4.17 ns)

 <State 86>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_7_load_57', final_project/matrix_conv.cpp:30) on array 'a_7' [2104]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_6_1_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_57', final_project/matrix_conv.cpp:30) ('a_6_load_57', final_project/matrix_conv.cpp:30) ('a_5_load_57', final_project/matrix_conv.cpp:30) ('a_4_load_57', final_project/matrix_conv.cpp:30) ('a_3_load_57', final_project/matrix_conv.cpp:30) ('a_2_load_57', final_project/matrix_conv.cpp:30) ('a_1_load_39', final_project/matrix_conv.cpp:30) ('a_8_load_36', final_project/matrix_conv.cpp:30) [2128]  (2 ns)
	'phi' operation ('a_load_6_1_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_57', final_project/matrix_conv.cpp:30) ('a_6_load_57', final_project/matrix_conv.cpp:30) ('a_5_load_57', final_project/matrix_conv.cpp:30) ('a_4_load_57', final_project/matrix_conv.cpp:30) ('a_3_load_57', final_project/matrix_conv.cpp:30) ('a_2_load_57', final_project/matrix_conv.cpp:30) ('a_1_load_39', final_project/matrix_conv.cpp:30) ('a_8_load_36', final_project/matrix_conv.cpp:30) [2128]  (0 ns)
	'mul' operation ('tmp_7_6_1', final_project/matrix_conv.cpp:30) [2130]  (4.17 ns)

 <State 87>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_7_load_58', final_project/matrix_conv.cpp:30) on array 'a_7' [2133]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_6_1_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_58', final_project/matrix_conv.cpp:30) ('a_6_load_58', final_project/matrix_conv.cpp:30) ('a_5_load_58', final_project/matrix_conv.cpp:30) ('a_4_load_58', final_project/matrix_conv.cpp:30) ('a_3_load_58', final_project/matrix_conv.cpp:30) ('a_2_load_58', final_project/matrix_conv.cpp:30) ('a_1_load_40', final_project/matrix_conv.cpp:30) ('a_8_load_37', final_project/matrix_conv.cpp:30) [2157]  (2 ns)
	'phi' operation ('a_load_6_1_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_58', final_project/matrix_conv.cpp:30) ('a_6_load_58', final_project/matrix_conv.cpp:30) ('a_5_load_58', final_project/matrix_conv.cpp:30) ('a_4_load_58', final_project/matrix_conv.cpp:30) ('a_3_load_58', final_project/matrix_conv.cpp:30) ('a_2_load_58', final_project/matrix_conv.cpp:30) ('a_1_load_40', final_project/matrix_conv.cpp:30) ('a_8_load_37', final_project/matrix_conv.cpp:30) [2157]  (0 ns)
	'mul' operation ('tmp_7_6_1_1', final_project/matrix_conv.cpp:30) [2159]  (4.17 ns)

 <State 88>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_7_load_59', final_project/matrix_conv.cpp:30) on array 'a_7' [2162]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_6_1_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_59', final_project/matrix_conv.cpp:30) ('a_6_load_59', final_project/matrix_conv.cpp:30) ('a_5_load_59', final_project/matrix_conv.cpp:30) ('a_4_load_59', final_project/matrix_conv.cpp:30) ('a_3_load_59', final_project/matrix_conv.cpp:30) ('a_2_load_59', final_project/matrix_conv.cpp:30) ('a_1_load_41', final_project/matrix_conv.cpp:30) ('a_8_load_38', final_project/matrix_conv.cpp:30) [2186]  (2 ns)
	'phi' operation ('a_load_6_1_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_59', final_project/matrix_conv.cpp:30) ('a_6_load_59', final_project/matrix_conv.cpp:30) ('a_5_load_59', final_project/matrix_conv.cpp:30) ('a_4_load_59', final_project/matrix_conv.cpp:30) ('a_3_load_59', final_project/matrix_conv.cpp:30) ('a_2_load_59', final_project/matrix_conv.cpp:30) ('a_1_load_41', final_project/matrix_conv.cpp:30) ('a_8_load_38', final_project/matrix_conv.cpp:30) [2186]  (0 ns)
	'mul' operation ('tmp_7_6_1_2', final_project/matrix_conv.cpp:30) [2188]  (4.17 ns)

 <State 89>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_8_load_39', final_project/matrix_conv.cpp:30) on array 'a_8' [2191]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_6_2_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_39', final_project/matrix_conv.cpp:30) ('a_7_load_60', final_project/matrix_conv.cpp:30) ('a_6_load_60', final_project/matrix_conv.cpp:30) ('a_5_load_60', final_project/matrix_conv.cpp:30) ('a_4_load_60', final_project/matrix_conv.cpp:30) ('a_3_load_60', final_project/matrix_conv.cpp:30) ('a_2_load_60', final_project/matrix_conv.cpp:30) ('a_9_load_18', final_project/matrix_conv.cpp:30) [2215]  (2 ns)
	'phi' operation ('a_load_6_2_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_39', final_project/matrix_conv.cpp:30) ('a_7_load_60', final_project/matrix_conv.cpp:30) ('a_6_load_60', final_project/matrix_conv.cpp:30) ('a_5_load_60', final_project/matrix_conv.cpp:30) ('a_4_load_60', final_project/matrix_conv.cpp:30) ('a_3_load_60', final_project/matrix_conv.cpp:30) ('a_2_load_60', final_project/matrix_conv.cpp:30) ('a_9_load_18', final_project/matrix_conv.cpp:30) [2215]  (0 ns)
	'mul' operation ('tmp_7_6_2', final_project/matrix_conv.cpp:30) [2217]  (4.17 ns)

 <State 90>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_8_load_40', final_project/matrix_conv.cpp:30) on array 'a_8' [2220]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_6_2_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_40', final_project/matrix_conv.cpp:30) ('a_7_load_61', final_project/matrix_conv.cpp:30) ('a_6_load_61', final_project/matrix_conv.cpp:30) ('a_5_load_61', final_project/matrix_conv.cpp:30) ('a_4_load_61', final_project/matrix_conv.cpp:30) ('a_3_load_61', final_project/matrix_conv.cpp:30) ('a_2_load_61', final_project/matrix_conv.cpp:30) ('a_9_load_19', final_project/matrix_conv.cpp:30) [2244]  (2 ns)
	'phi' operation ('a_load_6_2_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_40', final_project/matrix_conv.cpp:30) ('a_7_load_61', final_project/matrix_conv.cpp:30) ('a_6_load_61', final_project/matrix_conv.cpp:30) ('a_5_load_61', final_project/matrix_conv.cpp:30) ('a_4_load_61', final_project/matrix_conv.cpp:30) ('a_3_load_61', final_project/matrix_conv.cpp:30) ('a_2_load_61', final_project/matrix_conv.cpp:30) ('a_9_load_19', final_project/matrix_conv.cpp:30) [2244]  (0 ns)
	'mul' operation ('tmp_7_6_2_1', final_project/matrix_conv.cpp:30) [2246]  (4.17 ns)

 <State 91>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_8_load_41', final_project/matrix_conv.cpp:30) on array 'a_8' [2249]  (2.32 ns)

 <State 92>: 8.46ns
The critical path consists of the following:
	'phi' operation ('a_load_6_2_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_41', final_project/matrix_conv.cpp:30) ('a_7_load_62', final_project/matrix_conv.cpp:30) ('a_6_load_62', final_project/matrix_conv.cpp:30) ('a_5_load_62', final_project/matrix_conv.cpp:30) ('a_4_load_62', final_project/matrix_conv.cpp:30) ('a_3_load_62', final_project/matrix_conv.cpp:30) ('a_2_load_62', final_project/matrix_conv.cpp:30) ('a_9_load_20', final_project/matrix_conv.cpp:30) [2273]  (0 ns)
	'mul' operation of DSP[2280] ('tmp_7_6_2_2', final_project/matrix_conv.cpp:30) [2275]  (3.36 ns)
	'add' operation of DSP[2280] ('tmp46', final_project/matrix_conv.cpp:30) [2280]  (3.02 ns)
	'add' operation ('tmp47', final_project/matrix_conv.cpp:30) [2281]  (2.08 ns)

 <State 93>: 7.81ns
The critical path consists of the following:
	'add' operation ('tmp45', final_project/matrix_conv.cpp:30) [2279]  (0 ns)
	'add' operation ('tmp48', final_project/matrix_conv.cpp:30) [2282]  (3.9 ns)
	'add' operation ('sum_2_6_2_2', final_project/matrix_conv.cpp:30) [2283]  (3.9 ns)

 <State 94>: 2.32ns
The critical path consists of the following:
	'store' operation (final_project/matrix_conv.cpp:33) of variable 'sum_2_6_2_2', final_project/matrix_conv.cpp:30 on array 'res_6' [2286]  (2.32 ns)

 <State 95>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_63', final_project/matrix_conv.cpp:30) on array 'a_6' [2312]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_7_0_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_63', final_project/matrix_conv.cpp:30) ('a_5_load_63', final_project/matrix_conv.cpp:30) ('a_4_load_63', final_project/matrix_conv.cpp:30) ('a_3_load_63', final_project/matrix_conv.cpp:30) ('a_2_load_63', final_project/matrix_conv.cpp:30) ('a_1_load_42', final_project/matrix_conv.cpp:30) ('a_0_load_21', final_project/matrix_conv.cpp:30) ('a_7_load_63', final_project/matrix_conv.cpp:30) [2336]  (2 ns)
	'phi' operation ('a_load_7_0_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_63', final_project/matrix_conv.cpp:30) ('a_5_load_63', final_project/matrix_conv.cpp:30) ('a_4_load_63', final_project/matrix_conv.cpp:30) ('a_3_load_63', final_project/matrix_conv.cpp:30) ('a_2_load_63', final_project/matrix_conv.cpp:30) ('a_1_load_42', final_project/matrix_conv.cpp:30) ('a_0_load_21', final_project/matrix_conv.cpp:30) ('a_7_load_63', final_project/matrix_conv.cpp:30) [2336]  (0 ns)
	'mul' operation ('tmp_7_7_8', final_project/matrix_conv.cpp:30) [2338]  (4.17 ns)

 <State 96>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_64', final_project/matrix_conv.cpp:30) on array 'a_6' [2341]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_7_0_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_64', final_project/matrix_conv.cpp:30) ('a_5_load_64', final_project/matrix_conv.cpp:30) ('a_4_load_64', final_project/matrix_conv.cpp:30) ('a_3_load_64', final_project/matrix_conv.cpp:30) ('a_2_load_64', final_project/matrix_conv.cpp:30) ('a_1_load_43', final_project/matrix_conv.cpp:30) ('a_0_load_22', final_project/matrix_conv.cpp:30) ('a_7_load_64', final_project/matrix_conv.cpp:30) [2365]  (2 ns)
	'phi' operation ('a_load_7_0_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_64', final_project/matrix_conv.cpp:30) ('a_5_load_64', final_project/matrix_conv.cpp:30) ('a_4_load_64', final_project/matrix_conv.cpp:30) ('a_3_load_64', final_project/matrix_conv.cpp:30) ('a_2_load_64', final_project/matrix_conv.cpp:30) ('a_1_load_43', final_project/matrix_conv.cpp:30) ('a_0_load_22', final_project/matrix_conv.cpp:30) ('a_7_load_64', final_project/matrix_conv.cpp:30) [2365]  (0 ns)
	'mul' operation ('tmp_7_7_0_1', final_project/matrix_conv.cpp:30) [2367]  (4.17 ns)

 <State 97>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_65', final_project/matrix_conv.cpp:30) on array 'a_6' [2370]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_7_0_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_65', final_project/matrix_conv.cpp:30) ('a_5_load_65', final_project/matrix_conv.cpp:30) ('a_4_load_65', final_project/matrix_conv.cpp:30) ('a_3_load_65', final_project/matrix_conv.cpp:30) ('a_2_load_65', final_project/matrix_conv.cpp:30) ('a_1_load_44', final_project/matrix_conv.cpp:30) ('a_0_load_23', final_project/matrix_conv.cpp:30) ('a_7_load_65', final_project/matrix_conv.cpp:30) [2394]  (2 ns)
	'phi' operation ('a_load_7_0_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_6_load_65', final_project/matrix_conv.cpp:30) ('a_5_load_65', final_project/matrix_conv.cpp:30) ('a_4_load_65', final_project/matrix_conv.cpp:30) ('a_3_load_65', final_project/matrix_conv.cpp:30) ('a_2_load_65', final_project/matrix_conv.cpp:30) ('a_1_load_44', final_project/matrix_conv.cpp:30) ('a_0_load_23', final_project/matrix_conv.cpp:30) ('a_7_load_65', final_project/matrix_conv.cpp:30) [2394]  (0 ns)
	'mul' operation ('tmp_7_7_0_2', final_project/matrix_conv.cpp:30) [2396]  (4.17 ns)

 <State 98>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_7_load_66', final_project/matrix_conv.cpp:30) on array 'a_7' [2399]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_7_1_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_66', final_project/matrix_conv.cpp:30) ('a_6_load_66', final_project/matrix_conv.cpp:30) ('a_5_load_66', final_project/matrix_conv.cpp:30) ('a_4_load_66', final_project/matrix_conv.cpp:30) ('a_3_load_66', final_project/matrix_conv.cpp:30) ('a_2_load_66', final_project/matrix_conv.cpp:30) ('a_1_load_45', final_project/matrix_conv.cpp:30) ('a_8_load_42', final_project/matrix_conv.cpp:30) [2423]  (2 ns)
	'phi' operation ('a_load_7_1_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_66', final_project/matrix_conv.cpp:30) ('a_6_load_66', final_project/matrix_conv.cpp:30) ('a_5_load_66', final_project/matrix_conv.cpp:30) ('a_4_load_66', final_project/matrix_conv.cpp:30) ('a_3_load_66', final_project/matrix_conv.cpp:30) ('a_2_load_66', final_project/matrix_conv.cpp:30) ('a_1_load_45', final_project/matrix_conv.cpp:30) ('a_8_load_42', final_project/matrix_conv.cpp:30) [2423]  (0 ns)
	'mul' operation ('tmp_7_7_1', final_project/matrix_conv.cpp:30) [2425]  (4.17 ns)

 <State 99>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_7_load_67', final_project/matrix_conv.cpp:30) on array 'a_7' [2428]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_7_1_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_67', final_project/matrix_conv.cpp:30) ('a_6_load_67', final_project/matrix_conv.cpp:30) ('a_5_load_67', final_project/matrix_conv.cpp:30) ('a_4_load_67', final_project/matrix_conv.cpp:30) ('a_3_load_67', final_project/matrix_conv.cpp:30) ('a_2_load_67', final_project/matrix_conv.cpp:30) ('a_1_load_46', final_project/matrix_conv.cpp:30) ('a_8_load_43', final_project/matrix_conv.cpp:30) [2452]  (2 ns)
	'phi' operation ('a_load_7_1_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_67', final_project/matrix_conv.cpp:30) ('a_6_load_67', final_project/matrix_conv.cpp:30) ('a_5_load_67', final_project/matrix_conv.cpp:30) ('a_4_load_67', final_project/matrix_conv.cpp:30) ('a_3_load_67', final_project/matrix_conv.cpp:30) ('a_2_load_67', final_project/matrix_conv.cpp:30) ('a_1_load_46', final_project/matrix_conv.cpp:30) ('a_8_load_43', final_project/matrix_conv.cpp:30) [2452]  (0 ns)
	'mul' operation ('tmp_7_7_1_1', final_project/matrix_conv.cpp:30) [2454]  (4.17 ns)

 <State 100>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_7_load_68', final_project/matrix_conv.cpp:30) on array 'a_7' [2457]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_7_1_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_68', final_project/matrix_conv.cpp:30) ('a_6_load_68', final_project/matrix_conv.cpp:30) ('a_5_load_68', final_project/matrix_conv.cpp:30) ('a_4_load_68', final_project/matrix_conv.cpp:30) ('a_3_load_68', final_project/matrix_conv.cpp:30) ('a_2_load_68', final_project/matrix_conv.cpp:30) ('a_1_load_47', final_project/matrix_conv.cpp:30) ('a_8_load_44', final_project/matrix_conv.cpp:30) [2481]  (2 ns)
	'phi' operation ('a_load_7_1_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_7_load_68', final_project/matrix_conv.cpp:30) ('a_6_load_68', final_project/matrix_conv.cpp:30) ('a_5_load_68', final_project/matrix_conv.cpp:30) ('a_4_load_68', final_project/matrix_conv.cpp:30) ('a_3_load_68', final_project/matrix_conv.cpp:30) ('a_2_load_68', final_project/matrix_conv.cpp:30) ('a_1_load_47', final_project/matrix_conv.cpp:30) ('a_8_load_44', final_project/matrix_conv.cpp:30) [2481]  (0 ns)
	'mul' operation ('tmp_7_7_1_2', final_project/matrix_conv.cpp:30) [2483]  (4.17 ns)

 <State 101>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_8_load_45', final_project/matrix_conv.cpp:30) on array 'a_8' [2486]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_7_2_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_45', final_project/matrix_conv.cpp:30) ('a_7_load_69', final_project/matrix_conv.cpp:30) ('a_6_load_69', final_project/matrix_conv.cpp:30) ('a_5_load_69', final_project/matrix_conv.cpp:30) ('a_4_load_69', final_project/matrix_conv.cpp:30) ('a_3_load_69', final_project/matrix_conv.cpp:30) ('a_2_load_69', final_project/matrix_conv.cpp:30) ('a_9_load_21', final_project/matrix_conv.cpp:30) [2510]  (2 ns)
	'phi' operation ('a_load_7_2_0_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_45', final_project/matrix_conv.cpp:30) ('a_7_load_69', final_project/matrix_conv.cpp:30) ('a_6_load_69', final_project/matrix_conv.cpp:30) ('a_5_load_69', final_project/matrix_conv.cpp:30) ('a_4_load_69', final_project/matrix_conv.cpp:30) ('a_3_load_69', final_project/matrix_conv.cpp:30) ('a_2_load_69', final_project/matrix_conv.cpp:30) ('a_9_load_21', final_project/matrix_conv.cpp:30) [2510]  (0 ns)
	'mul' operation ('tmp_7_7_2', final_project/matrix_conv.cpp:30) [2512]  (4.17 ns)

 <State 102>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_8_load_46', final_project/matrix_conv.cpp:30) on array 'a_8' [2515]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_7_2_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_46', final_project/matrix_conv.cpp:30) ('a_7_load_70', final_project/matrix_conv.cpp:30) ('a_6_load_70', final_project/matrix_conv.cpp:30) ('a_5_load_70', final_project/matrix_conv.cpp:30) ('a_4_load_70', final_project/matrix_conv.cpp:30) ('a_3_load_70', final_project/matrix_conv.cpp:30) ('a_2_load_70', final_project/matrix_conv.cpp:30) ('a_9_load_22', final_project/matrix_conv.cpp:30) [2539]  (2 ns)
	'phi' operation ('a_load_7_2_1_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_46', final_project/matrix_conv.cpp:30) ('a_7_load_70', final_project/matrix_conv.cpp:30) ('a_6_load_70', final_project/matrix_conv.cpp:30) ('a_5_load_70', final_project/matrix_conv.cpp:30) ('a_4_load_70', final_project/matrix_conv.cpp:30) ('a_3_load_70', final_project/matrix_conv.cpp:30) ('a_2_load_70', final_project/matrix_conv.cpp:30) ('a_9_load_22', final_project/matrix_conv.cpp:30) [2539]  (0 ns)
	'mul' operation ('tmp_7_7_2_1', final_project/matrix_conv.cpp:30) [2541]  (4.17 ns)

 <State 103>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_8_load_47', final_project/matrix_conv.cpp:30) on array 'a_8' [2544]  (2.32 ns)

 <State 104>: 8.46ns
The critical path consists of the following:
	'phi' operation ('a_load_7_2_2_phi', final_project/matrix_conv.cpp:30) with incoming values : ('a_8_load_47', final_project/matrix_conv.cpp:30) ('a_7_load_71', final_project/matrix_conv.cpp:30) ('a_6_load_71', final_project/matrix_conv.cpp:30) ('a_5_load_71', final_project/matrix_conv.cpp:30) ('a_4_load_71', final_project/matrix_conv.cpp:30) ('a_3_load_71', final_project/matrix_conv.cpp:30) ('a_2_load_71', final_project/matrix_conv.cpp:30) ('a_9_load_23', final_project/matrix_conv.cpp:30) [2568]  (0 ns)
	'mul' operation of DSP[2575] ('tmp_7_7_2_2', final_project/matrix_conv.cpp:30) [2570]  (3.36 ns)
	'add' operation of DSP[2575] ('tmp53', final_project/matrix_conv.cpp:30) [2575]  (3.02 ns)
	'add' operation ('tmp54', final_project/matrix_conv.cpp:30) [2576]  (2.08 ns)

 <State 105>: 7.81ns
The critical path consists of the following:
	'add' operation ('tmp52', final_project/matrix_conv.cpp:30) [2574]  (0 ns)
	'add' operation ('tmp55', final_project/matrix_conv.cpp:30) [2577]  (3.9 ns)
	'add' operation ('sum_2_7_2_2', final_project/matrix_conv.cpp:30) [2578]  (3.9 ns)

 <State 106>: 2.32ns
The critical path consists of the following:
	'store' operation (final_project/matrix_conv.cpp:33) of variable 'sum_2_7_2_2', final_project/matrix_conv.cpp:30 on array 'res_6' [2581]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
