{"files":[{"patch":"@@ -912,0 +912,10 @@\n+\/\/ class for vector register v6\n+reg_class v6_reg(\n+    V6, V6_H, V6_J, V6_K\n+);\n+\n+\/\/ class for vector register v7\n+reg_class v7_reg(\n+    V7, V7_H, V7_J, V7_K\n+);\n+\n@@ -3695,0 +3705,20 @@\n+operand vReg_V6()\n+%{\n+  constraint(ALLOC_IN_RC(v6_reg));\n+  match(VecA);\n+  match(vReg);\n+  op_cost(0);\n+  format %{ %}\n+  interface(REG_INTER);\n+%}\n+\n+operand vReg_V7()\n+%{\n+  constraint(ALLOC_IN_RC(v7_reg));\n+  match(VecA);\n+  match(vReg);\n+  op_cost(0);\n+  format %{ %}\n+  interface(REG_INTER);\n+%}\n+\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":30,"deletions":0,"binary":false,"changes":30,"status":"modified"},{"patch":"@@ -2263,1 +2263,2 @@\n-                           iRegI_R10 result, vReg_V1 v1, vReg_V2 v2, vReg_V3 v3, vReg_V4 v4, vReg_V5 v5,\n+                           iRegI_R10 result, vReg_V1 v1, vReg_V2 v2, vReg_V3 v3, vReg_V4 v4,\n+                           vReg_V5 v5, vReg_V6 v6, vReg_V7 v7,\n@@ -2269,1 +2270,1 @@\n-         TEMP v1, TEMP v2, TEMP v3, TEMP v4, TEMP v5, TEMP v0);\n+         TEMP v1, TEMP v2, TEMP v3, TEMP v4, TEMP v5, TEMP v6, TEMP v7, TEMP v0);\n@@ -2281,1 +2282,2 @@\n-                           iRegI_R10 result, vReg_V1 v1, vReg_V2 v2, vReg_V3 v3, vReg_V4 v4, vReg_V5 v5,\n+                           iRegI_R10 result, vReg_V1 v1, vReg_V2 v2, vReg_V3 v3, vReg_V4 v4,\n+                           vReg_V5 v5, vReg_V6 v6, vReg_V7 v7,\n@@ -2287,1 +2289,1 @@\n-         TEMP v1, TEMP v2, TEMP v3, TEMP v4, TEMP v5, TEMP v0);\n+         TEMP v1, TEMP v2, TEMP v3, TEMP v4, TEMP v5, TEMP v6, TEMP v7, TEMP v0);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad","additions":6,"deletions":4,"binary":false,"changes":10,"status":"modified"}]}