# DIGITAL-FILTER-DESIGN
COMPANY: CODTECH IT SOLUTIONS

NAME: GUNTAKA NITHIN 

INTERN ID: 44BE880CCAD6CD3E

DOMAIN: VLSI

DURATION: 4 WEEEKS

MENTOR: NEELA SANTOSH

ðŸ”¹ TASKâ€“4: DIGITAL FILTER DESIGN (FIR FILTER)

Description:
In this task, a Finite Impulse Response (FIR) digital filter is designed and simulated using Verilog. The FIR filter processes digital input signals using a fixed set of coefficients to produce a filtered output. A multi-tap FIR structure is implemented using shift registers and adders. The filterâ€™s functionality is verified through simulation by applying sample input signals and observing the filtered output, demonstrating noise reduction and signal smoothing characteristics.

output:
<img width="713" height="406" alt="Image" src="https://github.com/user-attachments/assets/0efbe672-b2d1-41f3-80f7-e29c74143547" />
