<module name="VPAC_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_CAUSE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CAUSE_cause" acronym="DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CAUSE_cause" offset="0x0" width="64" description="">
		<bitfield id="R_ERR15" width="1" begin="63" end="63" resetval="0x0" description="Masked error bit for Tx channel n+15" range="63" rwaccess="R"/> 
		<bitfield id="R_PEND15" width="1" begin="62" end="62" resetval="0x0" description="Masked completion ring pending bit for Rx channel n+15" range="62" rwaccess="R"/> 
		<bitfield id="T_ERR15" width="1" begin="61" end="61" resetval="0x0" description="Masked error bit for Tx channel n+15" range="61" rwaccess="R"/> 
		<bitfield id="T_PEND15" width="1" begin="60" end="60" resetval="0x0" description="Masked completion ring pending bit for Tx channel n+15" range="60" rwaccess="R"/> 
		<bitfield id="R_ERR14" width="1" begin="59" end="59" resetval="0x0" description="Masked error bit for Tx channel n+14" range="59" rwaccess="R"/> 
		<bitfield id="R_PEND14" width="1" begin="58" end="58" resetval="0x0" description="Masked completion ring pending bit for Rx channel n+14" range="58" rwaccess="R"/> 
		<bitfield id="T_ERR14" width="1" begin="57" end="57" resetval="0x0" description="Masked error bit for Tx channel n+14" range="57" rwaccess="R"/> 
		<bitfield id="T_PEND14" width="1" begin="56" end="56" resetval="0x0" description="Masked completion ring pending bit for Tx channel n+14" range="56" rwaccess="R"/> 
		<bitfield id="R_ERR13" width="1" begin="55" end="55" resetval="0x0" description="Masked error bit for Tx channel n+13" range="55" rwaccess="R"/> 
		<bitfield id="R_PEND13" width="1" begin="54" end="54" resetval="0x0" description="Masked completion ring pending bit for Rx channel n+13" range="54" rwaccess="R"/> 
		<bitfield id="T_ERR13" width="1" begin="53" end="53" resetval="0x0" description="Masked error bit for Tx channel n+13" range="53" rwaccess="R"/> 
		<bitfield id="T_PEND13" width="1" begin="52" end="52" resetval="0x0" description="Masked completion ring pending bit for Tx channel n+13" range="52" rwaccess="R"/> 
		<bitfield id="R_ERR12" width="1" begin="51" end="51" resetval="0x0" description="Masked error bit for Tx channel n+12" range="51" rwaccess="R"/> 
		<bitfield id="R_PEND12" width="1" begin="50" end="50" resetval="0x0" description="Masked completion ring pending bit for Rx channel n+12" range="50" rwaccess="R"/> 
		<bitfield id="T_ERR12" width="1" begin="49" end="49" resetval="0x0" description="Masked error bit for Tx channel n+12" range="49" rwaccess="R"/> 
		<bitfield id="T_PEND12" width="1" begin="48" end="48" resetval="0x0" description="Masked completion ring pending bit for Tx channel n+12" range="48" rwaccess="R"/> 
		<bitfield id="R_ERR11" width="1" begin="47" end="47" resetval="0x0" description="Masked error bit for Tx channel n+11" range="47" rwaccess="R"/> 
		<bitfield id="R_PEND11" width="1" begin="46" end="46" resetval="0x0" description="Masked completion ring pending bit for Rx channel n+11" range="46" rwaccess="R"/> 
		<bitfield id="T_ERR11" width="1" begin="45" end="45" resetval="0x0" description="Masked error bit for Tx channel n+11" range="45" rwaccess="R"/> 
		<bitfield id="T_PEND11" width="1" begin="44" end="44" resetval="0x0" description="Masked completion ring pending bit for Tx channel n+11" range="44" rwaccess="R"/> 
		<bitfield id="R_ERR10" width="1" begin="43" end="43" resetval="0x0" description="Masked error bit for Tx channel n+10" range="43" rwaccess="R"/> 
		<bitfield id="R_PEND10" width="1" begin="42" end="42" resetval="0x0" description="Masked completion ring pending bit for Rx channel n+10" range="42" rwaccess="R"/> 
		<bitfield id="T_ERR10" width="1" begin="41" end="41" resetval="0x0" description="Masked error bit for Tx channel n+10" range="41" rwaccess="R"/> 
		<bitfield id="T_PEND10" width="1" begin="40" end="40" resetval="0x0" description="Masked completion ring pending bit for Tx channel n+10" range="40" rwaccess="R"/> 
		<bitfield id="R_ERR9" width="1" begin="39" end="39" resetval="0x0" description="Masked error bit for Tx channel n+9" range="39" rwaccess="R"/> 
		<bitfield id="R_PEND9" width="1" begin="38" end="38" resetval="0x0" description="Masked completion ring pending bit for Rx channel n+9" range="38" rwaccess="R"/> 
		<bitfield id="T_ERR9" width="1" begin="37" end="37" resetval="0x0" description="Masked error bit for Tx channel n+9" range="37" rwaccess="R"/> 
		<bitfield id="T_PEND9" width="1" begin="36" end="36" resetval="0x0" description="Masked completion ring pending bit for Tx channel n+9" range="36" rwaccess="R"/> 
		<bitfield id="R_ERR8" width="1" begin="35" end="35" resetval="0x0" description="Masked error bit for Tx channel n+8" range="35" rwaccess="R"/> 
		<bitfield id="R_PEND8" width="1" begin="34" end="34" resetval="0x0" description="Masked completion ring pending bit for Rx channel n+8" range="34" rwaccess="R"/> 
		<bitfield id="T_ERR8" width="1" begin="33" end="33" resetval="0x0" description="Masked error bit for Tx channel n+8" range="33" rwaccess="R"/> 
		<bitfield id="T_PEND8" width="1" begin="32" end="32" resetval="0x0" description="Masked completion ring pending bit for Tx channel n+8" range="32" rwaccess="R"/> 
		<bitfield id="R_ERR7" width="1" begin="31" end="31" resetval="0x0" description="Masked error bit for Tx channel n+7" range="31" rwaccess="R"/> 
		<bitfield id="R_PEND7" width="1" begin="30" end="30" resetval="0x0" description="Masked completion ring pending bit for Rx channel n+7" range="30" rwaccess="R"/> 
		<bitfield id="T_ERR7" width="1" begin="29" end="29" resetval="0x0" description="Masked error bit for Tx channel n+7" range="29" rwaccess="R"/> 
		<bitfield id="T_PEND7" width="1" begin="28" end="28" resetval="0x0" description="Masked completion ring pending bit for Tx channel n+7" range="28" rwaccess="R"/> 
		<bitfield id="R_ERR6" width="1" begin="27" end="27" resetval="0x0" description="Masked error bit for Tx channel n+6" range="27" rwaccess="R"/> 
		<bitfield id="R_PEND6" width="1" begin="26" end="26" resetval="0x0" description="Masked completion ring pending bit for Rx channel n+6" range="26" rwaccess="R"/> 
		<bitfield id="T_ERR6" width="1" begin="25" end="25" resetval="0x0" description="Masked error bit for Tx channel n+6" range="25" rwaccess="R"/> 
		<bitfield id="T_PEND6" width="1" begin="24" end="24" resetval="0x0" description="Masked completion ring pending bit for Tx channel n+6" range="24" rwaccess="R"/> 
		<bitfield id="R_ERR5" width="1" begin="23" end="23" resetval="0x0" description="Masked error bit for Tx channel n+5" range="23" rwaccess="R"/> 
		<bitfield id="R_PEND5" width="1" begin="22" end="22" resetval="0x0" description="Masked completion ring pending bit for Rx channel n+5" range="22" rwaccess="R"/> 
		<bitfield id="T_ERR5" width="1" begin="21" end="21" resetval="0x0" description="Masked error bit for Tx channel n+5" range="21" rwaccess="R"/> 
		<bitfield id="T_PEND5" width="1" begin="20" end="20" resetval="0x0" description="Masked completion ring pending bit for Tx channel n+5" range="20" rwaccess="R"/> 
		<bitfield id="R_ERR4" width="1" begin="19" end="19" resetval="0x0" description="Masked error bit for Tx channel n+4" range="19" rwaccess="R"/> 
		<bitfield id="R_PEND4" width="1" begin="18" end="18" resetval="0x0" description="Masked completion ring pending bit for Rx channel n+4" range="18" rwaccess="R"/> 
		<bitfield id="T_ERR4" width="1" begin="17" end="17" resetval="0x0" description="Masked error bit for Tx channel n+4" range="17" rwaccess="R"/> 
		<bitfield id="T_PEND4" width="1" begin="16" end="16" resetval="0x0" description="Masked completion ring pending bit for Tx channel n+4" range="16" rwaccess="R"/> 
		<bitfield id="R_ERR3" width="1" begin="15" end="15" resetval="0x0" description="Masked error bit for Tx channel n+3" range="15" rwaccess="R"/> 
		<bitfield id="R_PEND3" width="1" begin="14" end="14" resetval="0x0" description="Masked completion ring pending bit for Rx channel n+3" range="14" rwaccess="R"/> 
		<bitfield id="T_ERR3" width="1" begin="13" end="13" resetval="0x0" description="Masked error bit for Tx channel n+3" range="13" rwaccess="R"/> 
		<bitfield id="T_PEND3" width="1" begin="12" end="12" resetval="0x0" description="Masked completion ring pending bit for Tx channel n+3" range="12" rwaccess="R"/> 
		<bitfield id="R_ERR2" width="1" begin="11" end="11" resetval="0x0" description="Masked error bit for Tx channel n+2" range="11" rwaccess="R"/> 
		<bitfield id="R_PEND2" width="1" begin="10" end="10" resetval="0x0" description="Masked completion ring pending bit for Rx channel n+2" range="10" rwaccess="R"/> 
		<bitfield id="T_ERR2" width="1" begin="9" end="9" resetval="0x0" description="Masked error bit for Tx channel n+2" range="9" rwaccess="R"/> 
		<bitfield id="T_PEND2" width="1" begin="8" end="8" resetval="0x0" description="Masked completion ring pending bit for Tx channel n+2" range="8" rwaccess="R"/> 
		<bitfield id="R_ERR1" width="1" begin="7" end="7" resetval="0x0" description="Masked error bit for Tx channel n+1" range="7" rwaccess="R"/> 
		<bitfield id="R_PEND1" width="1" begin="6" end="6" resetval="0x0" description="Masked completion ring pending bit for Rx channel n+1" range="6" rwaccess="R"/> 
		<bitfield id="T_ERR1" width="1" begin="5" end="5" resetval="0x0" description="Masked error bit for Tx channel n+1" range="5" rwaccess="R"/> 
		<bitfield id="T_PEND1" width="1" begin="4" end="4" resetval="0x0" description="Masked completion ring pending bit for Tx channel n+1" range="4" rwaccess="R"/> 
		<bitfield id="R_ERR0" width="1" begin="3" end="3" resetval="0x0" description="Masked error bit for Tx channel n" range="3" rwaccess="R"/> 
		<bitfield id="R_PEND0" width="1" begin="2" end="2" resetval="0x0" description="Masked completion ring pending bit for Rx channel n" range="2" rwaccess="R"/> 
		<bitfield id="T_ERR0" width="1" begin="1" end="1" resetval="0x0" description="Masked error bit for Tx channel n" range="1" rwaccess="R"/> 
		<bitfield id="T_PEND0" width="1" begin="0" end="0" resetval="0x0" description="Masked completion ring pending bit for Tx channel n" range="0" rwaccess="R"/>
	</register>
</module>