#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Feb  3 15:17:45 2022
# Process ID: 4808
# Current directory: /thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.runs/impl_1
# Command line: vivado -log module4_hw_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source module4_hw_wrapper.tcl -notrace
# Log file: /thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.runs/impl_1/module4_hw_wrapper.vdi
# Journal file: /thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.runs/impl_1/vivado.jou
# Running On: m210-linux-30, OS: Linux, CPU Frequency: 1775.854 MHz, CPU Physical cores: 4, Host memory: 16560 MB
#-----------------------------------------------------------
source module4_hw_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2746.531 ; gain = 2.016 ; free physical = 7894 ; free virtual = 23820
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/thayerfs/apps/xilinx/Vivado/current/data/ip'.
Command: link_design -top module4_hw_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_axi_gpio_0_0/module4_hw_axi_gpio_0_0.dcp' for cell 'module4_hw_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_axi_gpio_1_0/module4_hw_axi_gpio_1_0.dcp' for cell 'module4_hw_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_axi_gpio_2_0/module4_hw_axi_gpio_2_0.dcp' for cell 'module4_hw_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_axi_timer_0_0/module4_hw_axi_timer_0_0.dcp' for cell 'module4_hw_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_processing_system7_0_0/module4_hw_processing_system7_0_0.dcp' for cell 'module4_hw_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_rst_ps7_0_50M_0/module4_hw_rst_ps7_0_50M_0.dcp' for cell 'module4_hw_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_xadc_wiz_0_0/module4_hw_xadc_wiz_0_0.dcp' for cell 'module4_hw_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_xbar_0/module4_hw_xbar_0.dcp' for cell 'module4_hw_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_auto_pc_0/module4_hw_auto_pc_0.dcp' for cell 'module4_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2750.977 ; gain = 0.000 ; free physical = 7549 ; free virtual = 23492
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_processing_system7_0_0/module4_hw_processing_system7_0_0.xdc] for cell 'module4_hw_i/processing_system7_0/inst'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_processing_system7_0_0/module4_hw_processing_system7_0_0.xdc] for cell 'module4_hw_i/processing_system7_0/inst'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_axi_timer_0_0/module4_hw_axi_timer_0_0.xdc] for cell 'module4_hw_i/axi_timer_0/U0'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_axi_timer_0_0/module4_hw_axi_timer_0_0.xdc] for cell 'module4_hw_i/axi_timer_0/U0'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_rst_ps7_0_50M_0/module4_hw_rst_ps7_0_50M_0_board.xdc] for cell 'module4_hw_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_rst_ps7_0_50M_0/module4_hw_rst_ps7_0_50M_0_board.xdc] for cell 'module4_hw_i/rst_ps7_0_50M/U0'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_rst_ps7_0_50M_0/module4_hw_rst_ps7_0_50M_0.xdc] for cell 'module4_hw_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_rst_ps7_0_50M_0/module4_hw_rst_ps7_0_50M_0.xdc] for cell 'module4_hw_i/rst_ps7_0_50M/U0'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_axi_gpio_0_0/module4_hw_axi_gpio_0_0_board.xdc] for cell 'module4_hw_i/axi_gpio_0/U0'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_axi_gpio_0_0/module4_hw_axi_gpio_0_0_board.xdc] for cell 'module4_hw_i/axi_gpio_0/U0'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_axi_gpio_0_0/module4_hw_axi_gpio_0_0.xdc] for cell 'module4_hw_i/axi_gpio_0/U0'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_axi_gpio_0_0/module4_hw_axi_gpio_0_0.xdc] for cell 'module4_hw_i/axi_gpio_0/U0'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_axi_gpio_1_0/module4_hw_axi_gpio_1_0_board.xdc] for cell 'module4_hw_i/axi_gpio_1/U0'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_axi_gpio_1_0/module4_hw_axi_gpio_1_0_board.xdc] for cell 'module4_hw_i/axi_gpio_1/U0'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_axi_gpio_1_0/module4_hw_axi_gpio_1_0.xdc] for cell 'module4_hw_i/axi_gpio_1/U0'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_axi_gpio_1_0/module4_hw_axi_gpio_1_0.xdc] for cell 'module4_hw_i/axi_gpio_1/U0'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_axi_gpio_2_0/module4_hw_axi_gpio_2_0_board.xdc] for cell 'module4_hw_i/axi_gpio_2/U0'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_axi_gpio_2_0/module4_hw_axi_gpio_2_0_board.xdc] for cell 'module4_hw_i/axi_gpio_2/U0'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_axi_gpio_2_0/module4_hw_axi_gpio_2_0.xdc] for cell 'module4_hw_i/axi_gpio_2/U0'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_axi_gpio_2_0/module4_hw_axi_gpio_2_0.xdc] for cell 'module4_hw_i/axi_gpio_2/U0'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_xadc_wiz_0_0/module4_hw_xadc_wiz_0_0.xdc] for cell 'module4_hw_i/xadc_wiz_0/inst'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.gen/sources_1/bd/module4_hw/ip/module4_hw_xadc_wiz_0_0/module4_hw_xadc_wiz_0_0.xdc] for cell 'module4_hw_i/xadc_wiz_0/inst'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2958.762 ; gain = 0.000 ; free physical = 7439 ; free virtual = 23383
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 2958.762 ; gain = 212.230 ; free physical = 7439 ; free virtual = 23383
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2958.762 ; gain = 0.000 ; free physical = 7428 ; free virtual = 23373

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17805b3a6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3008.531 ; gain = 49.770 ; free physical = 7042 ; free virtual = 23005

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ac8aa814

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 6805 ; free virtual = 22768
INFO: [Opt 31-389] Phase Retarget created 48 cells and removed 103 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17f1369f9

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 6805 ; free virtual = 22768
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f75d0dbf

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 6805 ; free virtual = 22768
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 94 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f75d0dbf

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 6805 ; free virtual = 22768
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f75d0dbf

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 6805 ; free virtual = 22768
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ed156bda

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 6805 ; free virtual = 22768
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              48  |             103  |                                              8  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               4  |              94  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 6805 ; free virtual = 22768
Ending Logic Optimization Task | Checksum: 1102575e5

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 6805 ; free virtual = 22768

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1102575e5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 6804 ; free virtual = 22768

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1102575e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 6804 ; free virtual = 22768

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 6804 ; free virtual = 22768
Ending Netlist Obfuscation Task | Checksum: 1102575e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 6804 ; free virtual = 22768
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3258.547 ; gain = 299.785 ; free physical = 6804 ; free virtual = 22768
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3298.566 ; gain = 0.000 ; free physical = 6797 ; free virtual = 22763
INFO: [Common 17-1381] The checkpoint '/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.runs/impl_1/module4_hw_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file module4_hw_wrapper_drc_opted.rpt -pb module4_hw_wrapper_drc_opted.pb -rpx module4_hw_wrapper_drc_opted.rpx
Command: report_drc -file module4_hw_wrapper_drc_opted.rpt -pb module4_hw_wrapper_drc_opted.pb -rpx module4_hw_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.runs/impl_1/module4_hw_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6734 ; free virtual = 22701
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 91907e39

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6734 ; free virtual = 22701
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6734 ; free virtual = 22701

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 108c80e4f

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.40 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6763 ; free virtual = 22730

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17c45e29c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6776 ; free virtual = 22743

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17c45e29c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6776 ; free virtual = 22743
Phase 1 Placer Initialization | Checksum: 17c45e29c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6776 ; free virtual = 22743

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10141583b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6773 ; free virtual = 22739

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 108315e94

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6771 ; free virtual = 22738

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 108315e94

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6771 ; free virtual = 22738

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 65 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 22 nets or LUTs. Breaked 0 LUT, combined 22 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6757 ; free virtual = 22724

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             22  |                    22  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             22  |                    22  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 14016eb9e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6757 ; free virtual = 22724
Phase 2.4 Global Placement Core | Checksum: 1003d9124

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6759 ; free virtual = 22726
Phase 2 Global Placement | Checksum: 1003d9124

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6760 ; free virtual = 22726

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1410b8468

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6759 ; free virtual = 22726

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27b27e8ec

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6759 ; free virtual = 22726

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25cfcc623

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6759 ; free virtual = 22726

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1992c615e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6759 ; free virtual = 22726

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1189519e6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6757 ; free virtual = 22724

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 164a7a17a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6758 ; free virtual = 22725

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 25097ec43

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6758 ; free virtual = 22725
Phase 3 Detail Placement | Checksum: 25097ec43

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6758 ; free virtual = 22725

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cbb35fe0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.781 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 182173f8f

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6755 ; free virtual = 22722
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d070b9cf

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6755 ; free virtual = 22722
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cbb35fe0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6755 ; free virtual = 22722

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.781. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 19deece5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6755 ; free virtual = 22722

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6755 ; free virtual = 22722
Phase 4.1 Post Commit Optimization | Checksum: 19deece5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6755 ; free virtual = 22722

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19deece5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6755 ; free virtual = 22722

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19deece5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6755 ; free virtual = 22722
Phase 4.3 Placer Reporting | Checksum: 19deece5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6755 ; free virtual = 22722

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6755 ; free virtual = 22722

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6755 ; free virtual = 22722
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bbcd966f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6755 ; free virtual = 22722
Ending Placer Task | Checksum: 16fba8a36

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6755 ; free virtual = 22722
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6749 ; free virtual = 22722
INFO: [Common 17-1381] The checkpoint '/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.runs/impl_1/module4_hw_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file module4_hw_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6744 ; free virtual = 22713
INFO: [runtcl-4] Executing : report_utilization -file module4_hw_wrapper_utilization_placed.rpt -pb module4_hw_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file module4_hw_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6754 ; free virtual = 22723
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6711 ; free virtual = 22686
INFO: [Common 17-1381] The checkpoint '/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.runs/impl_1/module4_hw_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c83117fd ConstDB: 0 ShapeSum: a7897239 RouteDB: 0
Post Restoration Checksum: NetGraph: 8233784 NumContArr: 842ee54b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 8c521ccf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6651 ; free virtual = 22622

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8c521ccf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3407.082 ; gain = 0.000 ; free physical = 6652 ; free virtual = 22623

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8c521ccf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3408.938 ; gain = 1.855 ; free physical = 6619 ; free virtual = 22591

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8c521ccf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3408.938 ; gain = 1.855 ; free physical = 6619 ; free virtual = 22591
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d797fc45

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3420.938 ; gain = 13.855 ; free physical = 6611 ; free virtual = 22583
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.867 | TNS=0.000  | WHS=-0.169 | THS=-30.563|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2473
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2473
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f17bdc95

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3422.938 ; gain = 15.855 ; free physical = 6610 ; free virtual = 22582

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f17bdc95

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3422.938 ; gain = 15.855 ; free physical = 6610 ; free virtual = 22582
Phase 3 Initial Routing | Checksum: eb366ce7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3454.953 ; gain = 47.871 ; free physical = 6610 ; free virtual = 22582

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.386 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ae487a98

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3454.953 ; gain = 47.871 ; free physical = 6608 ; free virtual = 22580

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.386 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 822e6afc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3454.953 ; gain = 47.871 ; free physical = 6608 ; free virtual = 22580
Phase 4 Rip-up And Reroute | Checksum: 822e6afc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3454.953 ; gain = 47.871 ; free physical = 6608 ; free virtual = 22580

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 822e6afc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3454.953 ; gain = 47.871 ; free physical = 6608 ; free virtual = 22580

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 822e6afc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3454.953 ; gain = 47.871 ; free physical = 6608 ; free virtual = 22580
Phase 5 Delay and Skew Optimization | Checksum: 822e6afc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3454.953 ; gain = 47.871 ; free physical = 6608 ; free virtual = 22580

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14ab59283

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3454.953 ; gain = 47.871 ; free physical = 6608 ; free virtual = 22580
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.501 | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 8a836637

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3454.953 ; gain = 47.871 ; free physical = 6608 ; free virtual = 22580
Phase 6 Post Hold Fix | Checksum: 8a836637

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3454.953 ; gain = 47.871 ; free physical = 6608 ; free virtual = 22580

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.11965 %
  Global Horizontal Routing Utilization  = 1.30722 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1122c9f6f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3454.953 ; gain = 47.871 ; free physical = 6608 ; free virtual = 22580

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1122c9f6f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3454.953 ; gain = 47.871 ; free physical = 6607 ; free virtual = 22579

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15ed64871

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3502.977 ; gain = 95.895 ; free physical = 6606 ; free virtual = 22578

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.501 | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 15ed64871

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3502.977 ; gain = 95.895 ; free physical = 6607 ; free virtual = 22579
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3502.977 ; gain = 95.895 ; free physical = 6639 ; free virtual = 22611

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3502.977 ; gain = 95.895 ; free physical = 6639 ; free virtual = 22611
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3502.977 ; gain = 0.000 ; free physical = 6626 ; free virtual = 22604
INFO: [Common 17-1381] The checkpoint '/thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.runs/impl_1/module4_hw_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file module4_hw_wrapper_drc_routed.rpt -pb module4_hw_wrapper_drc_routed.pb -rpx module4_hw_wrapper_drc_routed.rpx
Command: report_drc -file module4_hw_wrapper_drc_routed.rpt -pb module4_hw_wrapper_drc_routed.pb -rpx module4_hw_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.runs/impl_1/module4_hw_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file module4_hw_wrapper_methodology_drc_routed.rpt -pb module4_hw_wrapper_methodology_drc_routed.pb -rpx module4_hw_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file module4_hw_wrapper_methodology_drc_routed.rpt -pb module4_hw_wrapper_methodology_drc_routed.pb -rpx module4_hw_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /thayerfs/home/f003j8y/ENGS62/Module4/workspace/module4/module4.runs/impl_1/module4_hw_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file module4_hw_wrapper_power_routed.rpt -pb module4_hw_wrapper_power_summary_routed.pb -rpx module4_hw_wrapper_power_routed.rpx
Command: report_power -file module4_hw_wrapper_power_routed.rpt -pb module4_hw_wrapper_power_summary_routed.pb -rpx module4_hw_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
108 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file module4_hw_wrapper_route_status.rpt -pb module4_hw_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file module4_hw_wrapper_timing_summary_routed.rpt -pb module4_hw_wrapper_timing_summary_routed.pb -rpx module4_hw_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file module4_hw_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file module4_hw_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file module4_hw_wrapper_bus_skew_routed.rpt -pb module4_hw_wrapper_bus_skew_routed.pb -rpx module4_hw_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force module4_hw_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./module4_hw_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3769.984 ; gain = 208.355 ; free physical = 6597 ; free virtual = 22580
INFO: [Common 17-206] Exiting Vivado at Thu Feb  3 15:19:55 2022...
