#! /home/tmsouto/cad/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-554-g25a84d5cf)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/tmsouto/cad/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/tmsouto/cad/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/tmsouto/cad/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/tmsouto/cad/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/tmsouto/cad/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/home/tmsouto/cad/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x555556aedf70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555556aedbb0 .scope module, "osiris_i_tb" "osiris_i_tb" 3 3;
 .timescale -9 -12;
P_0x555556c68220 .param/l "ADDR_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_0x555556c68260 .param/real "BAUD_RATE" 0 3 18, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x555556c682a0 .param/real "BIT_PERIOD" 1 3 27, Cr<m4000000000000000gfc2>; value=1.00000
P_0x555556c682e0 .param/real "CLK_PERIOD" 0 3 20, Cr<m6666666666666800gfbe>; value=0.100000
P_0x555556c68320 .param/real "CLOCK_FREQ" 0 3 19, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
P_0x555556c68360 .param/l "CMD_READ" 1 3 23, C4<01110111>;
P_0x555556c683a0 .param/l "CMD_WRITE" 1 3 24, C4<10101010>;
P_0x555556c683e0 .param/l "DATA_MEM_ADDR_BITS" 1 3 14, +C4<00000000000000000000000000001010>;
P_0x555556c68420 .param/l "DATA_MEM_SIZE" 0 3 9, +C4<00000000000000000000000000000100>;
P_0x555556c68460 .param/l "DATA_MEM_WORDS" 1 3 12, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000>;
P_0x555556c684a0 .param/l "DATA_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
P_0x555556c684e0 .param/l "INST_MEM_ADDR_BITS" 1 3 13, +C4<00000000000000000000000000001010>;
P_0x555556c68520 .param/l "INST_MEM_DEPTH" 1 3 41, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000>;
P_0x555556c68560 .param/l "INST_MEM_SIZE" 0 3 8, +C4<00000000000000000000000000000100>;
P_0x555556c685a0 .param/l "INST_MEM_WORDS" 1 3 11, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000>;
P_0x555556c685e0 .param/l "STATE_IDLE" 1 3 33, C4<000>;
P_0x555556c68620 .param/l "STATE_READ_ADDR" 1 3 34, C4<010>;
P_0x555556c68660 .param/l "STATE_READ_DATA" 1 3 35, C4<011>;
P_0x555556c686a0 .param/l "STATE_SEND_DATA" 1 3 38, C4<110>;
P_0x555556c686e0 .param/l "STATE_WB_READ" 1 3 37, C4<101>;
P_0x555556c68720 .param/l "STATE_WB_WRITE" 1 3 36, C4<100>;
P_0x555556c68760 .param/l "WAIT_BETWEEN_STEPS" 1 3 30, +C4<00000000000000000000000011001000>;
P_0x555556c687a0 .param/real "WAIT_BETWEEN_UART_SEND_BYTE" 1 3 28, Cr<m5000000000000000gfc5>; value=10.0000
P_0x555556c687e0 .param/l "WAIT_BETWEEN_UART_SEND_CMD" 1 3 29, +C4<00000000000000000000000000110010>;
v0x555556caf120_0 .var "clk", 0 0;
v0x555556caf1e0 .array "expected_addresses", 255 0, 31 0;
v0x555556caf2a0 .array "expected_data_array", 255 0, 31 0;
v0x555556caf370_0 .var/i "expected_result_count", 31 0;
v0x555556caf450_0 .var/i "i", 31 0;
v0x555556caf580_0 .var "i_select_mem", 0 0;
v0x555556caf620_0 .var "i_start_rx", 0 0;
v0x555556caf6c0_0 .var "i_uart_rx", 0 0;
v0x555556caf760 .array "instruction_addresses", 255 0, 31 0;
v0x555556caf890 .array "instruction_mem", 255 0, 31 0;
v0x555556caf950_0 .var/i "it", 31 0;
v0x555556cafa30 .array "mem_prev", 15 0, 31 0;
v0x555556cafaf0_0 .var/i "num_instructions", 31 0;
v0x555556cafbd0_0 .net "o_uart_tx", 0 0, v0x555556ca5a00_0;  1 drivers
v0x555556cafc70_0 .var/i "output_file", 31 0;
v0x555556cafd50_0 .var "read_data", 31 0;
v0x555556cafe30_0 .var "rst_core", 0 0;
v0x555556cafed0_0 .var "rst_mem_uart", 0 0;
v0x555556caff70_0 .var/i "step", 31 0;
v0x555556cb0050 .array "tb_mem", 1023 0, 31 0;
v0x555556cb0110_0 .var "test_passed", 0 0;
v0x555556c99090_15 .array/port v0x555556c99090, 15;
v0x555556c99090_14 .array/port v0x555556c99090, 14;
v0x555556c99090_12 .array/port v0x555556c99090, 12;
v0x555556c99090_11 .array/port v0x555556c99090, 11;
E_0x555556bbcf90/0 .event anyedge, v0x555556c99090_15, v0x555556c99090_14, v0x555556c99090_12, v0x555556c99090_11;
v0x555556c99090_10 .array/port v0x555556c99090, 10;
v0x555556c99090_9 .array/port v0x555556c99090, 9;
v0x555556c99090_8 .array/port v0x555556c99090, 8;
v0x555556c99090_7 .array/port v0x555556c99090, 7;
E_0x555556bbcf90/1 .event anyedge, v0x555556c99090_10, v0x555556c99090_9, v0x555556c99090_8, v0x555556c99090_7;
v0x555556c99090_6 .array/port v0x555556c99090, 6;
v0x555556c99090_5 .array/port v0x555556c99090, 5;
v0x555556c99090_4 .array/port v0x555556c99090, 4;
v0x555556c99090_3 .array/port v0x555556c99090, 3;
E_0x555556bbcf90/2 .event anyedge, v0x555556c99090_6, v0x555556c99090_5, v0x555556c99090_4, v0x555556c99090_3;
v0x555556c99090_2 .array/port v0x555556c99090, 2;
v0x555556c99090_1 .array/port v0x555556c99090, 1;
v0x555556c99090_0 .array/port v0x555556c99090, 0;
E_0x555556bbcf90/3 .event anyedge, v0x555556c99090_2, v0x555556c99090_1, v0x555556c99090_0;
E_0x555556bbcf90 .event/or E_0x555556bbcf90/0, E_0x555556bbcf90/1, E_0x555556bbcf90/2, E_0x555556bbcf90/3;
S_0x555556aeb2f0 .scope task, "compare_memory_data" "compare_memory_data" 3 669, 3 669 0, S_0x555556aedbb0;
 .timescale -9 -12;
v0x555556a5a530_0 .var "address", 31 0;
v0x555556a76740_0 .var "expected_value", 31 0;
v0x555556a74330_0 .var "read_data", 31 0;
TD_osiris_i_tb.compare_memory_data ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556a76740_0, 0, 32;
    %delay 1000, 0;
    %ix/getv 4, v0x555556a5a530_0;
    %load/vec4a v0x555556cb0050, 4;
    %store/vec4 v0x555556a76740_0, 0, 32;
    %load/vec4 v0x555556caf580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x555556a5a530_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x555556cb0050, 4;
    %store/vec4 v0x555556a76740_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555556a5a530_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x555556cb0050, 4;
    %store/vec4 v0x555556a76740_0, 0, 32;
T_0.1 ;
    %load/vec4 v0x555556a74330_0;
    %load/vec4 v0x555556a76740_0;
    %cmp/ne;
    %jmp/0xz  T_0.2, 6;
    %vpi_call/w 3 688 "$display", "ERROR: Memory Data Mismatch at address 0x%08X! Expected 0x%08X, Got 0x%08X", v0x555556a5a530_0, v0x555556a76740_0, v0x555556a74330_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556cb0110_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call/w 3 693 "$display", "OK Data at address 0x%08X verified: 0x%08X", v0x555556a5a530_0, v0x555556a74330_0 {0 0 0};
T_0.3 ;
    %end;
S_0x555556aee100 .scope module, "dut" "osiris_i" 3 93, 4 1 0, S_0x555556aedbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_core";
    .port_info 2 /INPUT 1 "rst_mem_uart";
    .port_info 3 /INPUT 1 "i_uart_rx";
    .port_info 4 /INPUT 1 "i_select_mem";
    .port_info 5 /INPUT 1 "i_start_rx";
    .port_info 6 /OUTPUT 1 "o_uart_tx";
P_0x555556c63190 .param/l "ADDR_WIDTH" 0 4 3, +C4<00000000000000000000000000100000>;
P_0x555556c631d0 .param/real "BAUD_RATE" 0 4 6, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x555556c63210 .param/real "CLOCK_FREQ" 0 4 7, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
P_0x555556c63250 .param/l "CMD_READ" 0 4 8, C4<01110111>;
P_0x555556c63290 .param/l "CMD_WRITE" 0 4 9, C4<10101010>;
P_0x555556c632d0 .param/l "DATA_MEM_SIZE" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x555556c63310 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x555556c63350 .param/l "INST_MEM_SIZE" 0 4 4, +C4<00000000000000000000000000000100>;
L_0x7b2f017b9100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555556cd5650 .functor XNOR 1, v0x555556caf580_0, L_0x7b2f017b9100, C4<0>, C4<0>;
L_0x555556cd5710 .functor AND 1, L_0x555556cd5650, v0x555556ca6fe0_0, C4<1>, C4<1>;
L_0x555556cd5b90 .functor BUFZ 32, v0x555556ca6f00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7b2f017b9148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555556cd5ca0 .functor XNOR 1, v0x555556caf580_0, L_0x7b2f017b9148, C4<0>, C4<0>;
L_0x555556cd5d60 .functor AND 1, L_0x555556cd5ca0, v0x555556ca6fe0_0, C4<1>, C4<1>;
L_0x7b2f017b91d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555556cd6000 .functor XNOR 1, v0x555556caf580_0, L_0x7b2f017b91d8, C4<0>, C4<0>;
L_0x555556cd60b0 .functor AND 1, L_0x555556cd6000, v0x555556ca6fe0_0, C4<1>, C4<1>;
L_0x7b2f017b9268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555556cd6340 .functor XNOR 1, v0x555556caf580_0, L_0x7b2f017b9268, C4<0>, C4<0>;
L_0x555556cd6450 .functor AND 1, L_0x555556cd6340, v0x555556ca6d80_0, C4<1>, C4<1>;
L_0x555556cd6730 .functor BUFZ 32, L_0x555556ce89c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7b2f017b92f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555556cd6890 .functor XNOR 1, v0x555556caf580_0, L_0x7b2f017b92f8, C4<0>, C4<0>;
L_0x555556cd6900 .functor AND 1, L_0x555556cd6890, v0x555556ca6fe0_0, C4<1>, C4<1>;
L_0x7b2f017b9340 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555556cd6de0 .functor XNOR 1, v0x555556caf580_0, L_0x7b2f017b9340, C4<0>, C4<0>;
L_0x555556cd6ea0 .functor AND 1, L_0x555556cd6de0, v0x555556ca6fe0_0, C4<1>, C4<1>;
L_0x7b2f017b9388 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555556cd69c0 .functor XNOR 1, v0x555556caf580_0, L_0x7b2f017b9388, C4<0>, C4<0>;
L_0x555556cd7110 .functor AND 1, L_0x555556cd69c0, v0x555556ca6fe0_0, C4<1>, C4<1>;
L_0x7b2f017b93d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555556cd73a0 .functor XNOR 1, v0x555556caf580_0, L_0x7b2f017b93d0, C4<0>, C4<0>;
L_0x555556cd7410 .functor AND 1, L_0x555556cd73a0, v0x555556ca6fe0_0, C4<1>, C4<1>;
L_0x7b2f017b9460 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555556cd7f10 .functor XNOR 1, v0x555556caf580_0, L_0x7b2f017b9460, C4<0>, C4<0>;
L_0x555556cd7fd0 .functor AND 1, L_0x555556cd7f10, v0x555556ca6d80_0, C4<1>, C4<1>;
L_0x555556cd81e0 .functor BUFZ 32, L_0x555556ce8f00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7b2f017b94f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555556cd8250 .functor XNOR 1, v0x555556caf580_0, L_0x7b2f017b94f0, C4<0>, C4<0>;
L_0x7b2f017b9658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555556ce9090 .functor XNOR 1, v0x555556caf580_0, L_0x7b2f017b9658, C4<0>, C4<0>;
L_0x7b2f017b96a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555556ce9150 .functor XNOR 1, v0x555556caf580_0, L_0x7b2f017b96a0, C4<0>, C4<0>;
v0x555556ca7350_0 .net/2u *"_ivl_0", 0 0, L_0x7b2f017b9100;  1 drivers
v0x555556ca7450_0 .net/2u *"_ivl_102", 0 0, L_0x7b2f017b9658;  1 drivers
v0x555556ca7530_0 .net *"_ivl_104", 0 0, L_0x555556ce9090;  1 drivers
v0x555556ca7600_0 .net/2u *"_ivl_106", 0 0, L_0x7b2f017b96a0;  1 drivers
v0x555556ca76e0_0 .net *"_ivl_108", 0 0, L_0x555556ce9150;  1 drivers
L_0x7b2f017b96e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556ca77a0_0 .net/2u *"_ivl_110", 31 0, L_0x7b2f017b96e8;  1 drivers
v0x555556ca7880_0 .net *"_ivl_112", 31 0, L_0x555556ce92e0;  1 drivers
v0x555556ca7960_0 .net/2u *"_ivl_14", 0 0, L_0x7b2f017b9148;  1 drivers
v0x555556ca7a40_0 .net *"_ivl_16", 0 0, L_0x555556cd5ca0;  1 drivers
v0x555556ca7b00_0 .net *"_ivl_19", 0 0, L_0x555556cd5d60;  1 drivers
v0x555556ca7bc0_0 .net *"_ivl_2", 0 0, L_0x555556cd5650;  1 drivers
L_0x7b2f017b9190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556ca7c80_0 .net/2u *"_ivl_20", 0 0, L_0x7b2f017b9190;  1 drivers
v0x555556ca7d60_0 .net/2u *"_ivl_24", 0 0, L_0x7b2f017b91d8;  1 drivers
v0x555556ca7e40_0 .net *"_ivl_26", 0 0, L_0x555556cd6000;  1 drivers
v0x555556ca7f00_0 .net *"_ivl_29", 0 0, L_0x555556cd60b0;  1 drivers
L_0x7b2f017b9220 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556ca7fc0_0 .net/2u *"_ivl_30", 0 0, L_0x7b2f017b9220;  1 drivers
v0x555556ca80a0_0 .net/2u *"_ivl_34", 0 0, L_0x7b2f017b9268;  1 drivers
v0x555556ca8290_0 .net *"_ivl_36", 0 0, L_0x555556cd6340;  1 drivers
v0x555556ca8350_0 .net *"_ivl_39", 0 0, L_0x555556cd6450;  1 drivers
L_0x7b2f017b92b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556ca8410_0 .net/2u *"_ivl_40", 0 0, L_0x7b2f017b92b0;  1 drivers
v0x555556ca84f0_0 .net/2u *"_ivl_46", 0 0, L_0x7b2f017b92f8;  1 drivers
v0x555556ca85d0_0 .net *"_ivl_48", 0 0, L_0x555556cd6890;  1 drivers
v0x555556ca8690_0 .net *"_ivl_5", 0 0, L_0x555556cd5710;  1 drivers
v0x555556ca8750_0 .net *"_ivl_51", 0 0, L_0x555556cd6900;  1 drivers
v0x555556ca8810_0 .net *"_ivl_53", 9 0, L_0x555556cd6a30;  1 drivers
v0x555556ca88f0_0 .net *"_ivl_55", 9 0, L_0x555556cd6ad0;  1 drivers
v0x555556ca89d0_0 .net/2u *"_ivl_58", 0 0, L_0x7b2f017b9340;  1 drivers
v0x555556ca8ab0_0 .net *"_ivl_60", 0 0, L_0x555556cd6de0;  1 drivers
v0x555556ca8b70_0 .net *"_ivl_63", 0 0, L_0x555556cd6ea0;  1 drivers
v0x555556ca8c30_0 .net/2u *"_ivl_66", 0 0, L_0x7b2f017b9388;  1 drivers
v0x555556ca8d10_0 .net *"_ivl_68", 0 0, L_0x555556cd69c0;  1 drivers
v0x555556ca8dd0_0 .net *"_ivl_7", 9 0, L_0x555556cd5820;  1 drivers
v0x555556ca8eb0_0 .net *"_ivl_71", 0 0, L_0x555556cd7110;  1 drivers
v0x555556ca8f70_0 .net/2u *"_ivl_74", 0 0, L_0x7b2f017b93d0;  1 drivers
v0x555556ca9050_0 .net *"_ivl_76", 0 0, L_0x555556cd73a0;  1 drivers
v0x555556ca9110_0 .net *"_ivl_79", 0 0, L_0x555556cd7410;  1 drivers
L_0x7b2f017b9418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556ca91d0_0 .net/2u *"_ivl_80", 0 0, L_0x7b2f017b9418;  1 drivers
v0x555556ca92b0_0 .net/2u *"_ivl_84", 0 0, L_0x7b2f017b9460;  1 drivers
v0x555556ca9390_0 .net *"_ivl_86", 0 0, L_0x555556cd7f10;  1 drivers
v0x555556ca9450_0 .net *"_ivl_89", 0 0, L_0x555556cd7fd0;  1 drivers
v0x555556ca9510_0 .net *"_ivl_9", 9 0, L_0x555556cd5910;  1 drivers
L_0x7b2f017b94a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556ca95f0_0 .net/2u *"_ivl_90", 0 0, L_0x7b2f017b94a8;  1 drivers
v0x555556ca96d0_0 .net/2u *"_ivl_96", 0 0, L_0x7b2f017b94f0;  1 drivers
v0x555556ca97b0_0 .net *"_ivl_98", 0 0, L_0x555556cd8250;  1 drivers
v0x555556ca9870_0 .net "clk", 0 0, v0x555556caf120_0;  1 drivers
v0x555556ca9910_0 .net "core_data_addr_M", 31 0, L_0x555556cd4b20;  1 drivers
v0x555556ca99d0_0 .net "core_instr_ID", 31 0, L_0x555556cd6730;  1 drivers
v0x555556ca9a90_0 .net "core_mem_write_M", 0 0, L_0x555556cd4c00;  1 drivers
v0x555556ca9b30_0 .net "core_pc_IF", 31 0, v0x555556c8fc40_0;  1 drivers
v0x555556ca9bf0_0 .net "core_read_data_M", 31 0, L_0x555556cd81e0;  1 drivers
v0x555556ca9cb0_0 .net "core_write_data_M", 31 0, L_0x555556cd4b90;  1 drivers
v0x555556ca9dc0_0 .net "data_mem_ack_o", 0 0, v0x555556c97de0_0;  1 drivers
v0x555556ca9e60_0 .net "data_mem_adr_i", 9 0, L_0x555556cd6c50;  1 drivers
v0x555556ca9f00_0 .net "data_mem_cyc_i", 0 0, L_0x555556cd74d0;  1 drivers
v0x555556ca9fa0_0 .net "data_mem_dat_i", 31 0, L_0x555556cd6fe0;  1 drivers
v0x555556caa040_0 .net "data_mem_dat_o", 31 0, L_0x555556ce8f00;  1 drivers
v0x555556caa110_0 .net "data_mem_stb_i", 0 0, L_0x555556cd7d80;  1 drivers
v0x555556caa1e0_0 .net "data_mem_we_i", 0 0, L_0x555556cd7260;  1 drivers
v0x555556caa2b0_0 .net "i_select_mem", 0 0, v0x555556caf580_0;  1 drivers
v0x555556caa350_0 .net "i_start_rx", 0 0, v0x555556caf620_0;  1 drivers
v0x555556caa440_0 .net "i_uart_rx", 0 0, v0x555556caf6c0_0;  1 drivers
v0x555556caa530_0 .net "inst_mem_ack_o", 0 0, v0x555556ca3200_0;  1 drivers
v0x555556caa5d0_0 .net "inst_mem_adr_i", 9 0, L_0x555556cd59b0;  1 drivers
v0x555556caa670_0 .net "inst_mem_cyc_i", 0 0, L_0x555556cd6560;  1 drivers
v0x555556caa740_0 .net "inst_mem_dat_i", 31 0, L_0x555556cd5b90;  1 drivers
v0x555556caac20_0 .net "inst_mem_dat_o", 31 0, L_0x555556ce89c0;  1 drivers
v0x555556caacf0_0 .net "inst_mem_stb_i", 0 0, L_0x555556cd6200;  1 drivers
v0x555556caadc0_0 .net "inst_mem_we_i", 0 0, L_0x555556cd5e20;  1 drivers
v0x555556caae90_0 .net "o_uart_tx", 0 0, v0x555556ca5a00_0;  alias, 1 drivers
v0x555556caaf80_0 .net "rst_core", 0 0, v0x555556cafe30_0;  1 drivers
v0x555556cab020_0 .net "rst_mem_uart", 0 0, v0x555556cafed0_0;  1 drivers
v0x555556cab0c0_0 .net "uart_wb_ack_i", 0 0, L_0x555556cd83d0;  1 drivers
v0x555556cab160_0 .net "uart_wb_adr_o", 31 0, v0x555556ca6bd0_0;  1 drivers
v0x555556cab230_0 .net "uart_wb_cyc_o", 0 0, v0x555556ca6d80_0;  1 drivers
v0x555556cab300_0 .net "uart_wb_dat_i", 31 0, L_0x555556ce94b0;  1 drivers
v0x555556cab3d0_0 .net "uart_wb_dat_o", 31 0, v0x555556ca6f00_0;  1 drivers
v0x555556cab4a0_0 .net "uart_wb_stb_o", 0 0, v0x555556ca6fe0_0;  1 drivers
v0x555556cab570_0 .net "uart_wb_we_o", 0 0, v0x555556ca70a0_0;  1 drivers
L_0x555556cd5820 .part v0x555556ca6bd0_0, 0, 10;
L_0x555556cd5910 .part v0x555556c8fc40_0, 0, 10;
L_0x555556cd59b0 .functor MUXZ 10, L_0x555556cd5910, L_0x555556cd5820, L_0x555556cd5710, C4<>;
L_0x555556cd5e20 .functor MUXZ 1, L_0x7b2f017b9190, v0x555556ca70a0_0, L_0x555556cd5d60, C4<>;
L_0x555556cd6200 .functor MUXZ 1, L_0x7b2f017b9220, v0x555556ca6fe0_0, L_0x555556cd60b0, C4<>;
L_0x555556cd6560 .functor MUXZ 1, L_0x7b2f017b92b0, v0x555556ca6d80_0, L_0x555556cd6450, C4<>;
L_0x555556cd6a30 .part v0x555556ca6bd0_0, 0, 10;
L_0x555556cd6ad0 .part L_0x555556cd4b20, 0, 10;
L_0x555556cd6c50 .functor MUXZ 10, L_0x555556cd6ad0, L_0x555556cd6a30, L_0x555556cd6900, C4<>;
L_0x555556cd6fe0 .functor MUXZ 32, L_0x555556cd4b90, v0x555556ca6f00_0, L_0x555556cd6ea0, C4<>;
L_0x555556cd7260 .functor MUXZ 1, L_0x555556cd4c00, v0x555556ca70a0_0, L_0x555556cd7110, C4<>;
L_0x555556cd7d80 .functor MUXZ 1, L_0x7b2f017b9418, v0x555556ca6fe0_0, L_0x555556cd7410, C4<>;
L_0x555556cd74d0 .functor MUXZ 1, L_0x7b2f017b94a8, v0x555556ca6d80_0, L_0x555556cd7fd0, C4<>;
L_0x555556cd83d0 .functor MUXZ 1, v0x555556ca3200_0, v0x555556c97de0_0, L_0x555556cd8250, C4<>;
L_0x555556ce92e0 .functor MUXZ 32, L_0x7b2f017b96e8, L_0x555556ce89c0, L_0x555556ce9150, C4<>;
L_0x555556ce94b0 .functor MUXZ 32, L_0x555556ce92e0, L_0x555556ce8f00, L_0x555556ce9090, C4<>;
S_0x555556aedd40 .scope module, "U_CORE" "core" 4 72, 5 20 0, S_0x555556aee100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "i_instr_ID";
    .port_info 3 /INPUT 32 "i_read_data_M";
    .port_info 4 /OUTPUT 32 "o_pc_IF";
    .port_info 5 /OUTPUT 1 "o_mem_write_M";
    .port_info 6 /OUTPUT 32 "o_data_addr_M";
    .port_info 7 /OUTPUT 32 "o_write_data_M";
P_0x555556a5b070 .param/l "DATA_WIDTH" 0 5 20, +C4<00000000000000000000000000100000>;
v0x555556c959b0_0 .net "clk", 0 0, v0x555556caf120_0;  alias, 1 drivers
v0x555556c95a70_0 .net "i_instr_ID", 31 0, L_0x555556cd6730;  alias, 1 drivers
v0x555556c95b30_0 .net "i_pc_src_EX", 0 0, L_0x555556cbd230;  1 drivers
v0x555556c95bd0_0 .net "i_read_data_M", 31 0, L_0x555556cd81e0;  alias, 1 drivers
v0x555556c95cc0_0 .net "o_addr_src_ID", 0 0, L_0x555556cb6e60;  1 drivers
v0x555556c95db0_0 .net "o_alu_ctrl_ID", 4 0, L_0x555556cbce40;  1 drivers
v0x555556c95f00_0 .net "o_alu_src_ID", 0 0, L_0x555556cb3a70;  1 drivers
v0x555556c96030_0 .net "o_branch_EX", 0 0, v0x555556a0eaa0_0;  1 drivers
v0x555556c960d0_0 .net "o_branch_ID", 0 0, L_0x555556cb0600;  1 drivers
v0x555556c96290_0 .net "o_data_addr_M", 31 0, L_0x555556cd4b20;  alias, 1 drivers
v0x555556c96350_0 .net "o_fence_ID", 0 0, L_0x555556cb7650;  1 drivers
v0x555556c963f0_0 .net "o_funct3", 2 0, L_0x555556cbd790;  1 drivers
v0x555556c96490_0 .net "o_funct_7_5", 0 0, L_0x555556cbd830;  1 drivers
v0x555556c96530_0 .net "o_imm_src_ID", 2 0, L_0x555556cb4c90;  1 drivers
v0x555556c965f0_0 .net "o_jump_EX", 0 0, v0x555556a0ebe0_0;  1 drivers
v0x555556c96690_0 .net "o_jump_ID", 0 0, L_0x555556cb0330;  1 drivers
v0x555556c967c0_0 .net "o_mem_write_ID", 0 0, L_0x555556cb2200;  1 drivers
v0x555556c96860_0 .net "o_mem_write_M", 0 0, L_0x555556cd4c00;  alias, 1 drivers
v0x555556c96900_0 .net "o_op", 4 0, L_0x555556cbd6f0;  1 drivers
v0x555556c96a30_0 .net "o_pc_IF", 31 0, v0x555556c8fc40_0;  alias, 1 drivers
v0x555556c96b80_0 .net "o_reg_write_ID", 0 0, L_0x555556cb1740;  1 drivers
v0x555556c96cb0_0 .net "o_result_src_ID", 1 0, L_0x555556cb2390;  1 drivers
v0x555556c96e00_0 .net "o_write_data_M", 31 0, L_0x555556cd4b90;  alias, 1 drivers
v0x555556c96ec0_0 .net "o_zero", 0 0, v0x555556c8c950_0;  1 drivers
v0x555556c96ff0_0 .net "rst", 0 0, v0x555556cafe30_0;  alias, 1 drivers
S_0x555556bf3830 .scope module, "U_CONTROL_UNIT" "control_unit" 5 76, 6 23 0, S_0x555556aedd40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_op";
    .port_info 1 /INPUT 3 "i_funct_3";
    .port_info 2 /INPUT 1 "i_funct_7_5";
    .port_info 3 /INPUT 1 "i_branch_EX";
    .port_info 4 /INPUT 1 "i_jump_EX";
    .port_info 5 /INPUT 1 "i_zero";
    .port_info 6 /OUTPUT 1 "i_pc_src_EX";
    .port_info 7 /OUTPUT 1 "o_jump_ID";
    .port_info 8 /OUTPUT 1 "o_branch_ID";
    .port_info 9 /OUTPUT 1 "o_reg_write_ID";
    .port_info 10 /OUTPUT 2 "o_result_src_ID";
    .port_info 11 /OUTPUT 1 "o_mem_write_ID";
    .port_info 12 /OUTPUT 1 "o_alu_src_ID";
    .port_info 13 /OUTPUT 3 "o_imm_src_ID";
    .port_info 14 /OUTPUT 5 "o_alu_ctrl_ID";
    .port_info 15 /OUTPUT 1 "o_addr_src_ID";
    .port_info 16 /OUTPUT 1 "o_fence_ID";
L_0x555556cbd150 .functor AND 1, v0x555556c8c950_0, v0x555556a0eaa0_0, C4<1>, C4<1>;
L_0x555556cbd1c0 .functor OR 1, L_0x555556cbd150, v0x555556a0ebe0_0, C4<0>, C4<0>;
v0x555556bf9df0_0 .net *"_ivl_1", 0 0, L_0x555556cbd150;  1 drivers
v0x555556bf9ed0_0 .net *"_ivl_3", 0 0, L_0x555556cbd1c0;  1 drivers
L_0x7b2f017b8fe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556bf9f90_0 .net/2u *"_ivl_4", 0 0, L_0x7b2f017b8fe0;  1 drivers
L_0x7b2f017b9028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556bf6f70_0 .net/2u *"_ivl_6", 0 0, L_0x7b2f017b9028;  1 drivers
v0x555556bf7050_0 .net "alu_op", 1 0, L_0x555556cb6a40;  1 drivers
v0x555556bf40f0_0 .net "i_branch_EX", 0 0, v0x555556a0eaa0_0;  alias, 1 drivers
v0x555556bf41b0_0 .net "i_funct_3", 2 0, L_0x555556cbd790;  alias, 1 drivers
v0x555556bf4270_0 .net "i_funct_7_5", 0 0, L_0x555556cbd830;  alias, 1 drivers
v0x555556bf1270_0 .net "i_jump_EX", 0 0, v0x555556a0ebe0_0;  alias, 1 drivers
v0x555556bf1310_0 .net "i_op", 4 0, L_0x555556cbd6f0;  alias, 1 drivers
v0x555556bf13d0_0 .net "i_pc_src_EX", 0 0, L_0x555556cbd230;  alias, 1 drivers
v0x555556bee3f0_0 .net "i_zero", 0 0, v0x555556c8c950_0;  alias, 1 drivers
v0x555556bee4b0_0 .net "o_addr_src_ID", 0 0, L_0x555556cb6e60;  alias, 1 drivers
v0x555556bee550_0 .net "o_alu_ctrl_ID", 4 0, L_0x555556cbce40;  alias, 1 drivers
v0x555556beb570_0 .net "o_alu_src_ID", 0 0, L_0x555556cb3a70;  alias, 1 drivers
v0x555556beb610_0 .net "o_branch_ID", 0 0, L_0x555556cb0600;  alias, 1 drivers
v0x555556beb6b0_0 .net "o_fence_ID", 0 0, L_0x555556cb7650;  alias, 1 drivers
v0x555556be86f0_0 .net "o_imm_src_ID", 2 0, L_0x555556cb4c90;  alias, 1 drivers
v0x555556be8790_0 .net "o_jump_ID", 0 0, L_0x555556cb0330;  alias, 1 drivers
v0x555556be8860_0 .net "o_mem_write_ID", 0 0, L_0x555556cb2200;  alias, 1 drivers
v0x555556be5870_0 .net "o_reg_write_ID", 0 0, L_0x555556cb1740;  alias, 1 drivers
v0x555556be5940_0 .net "o_result_src_ID", 1 0, L_0x555556cb2390;  alias, 1 drivers
L_0x555556cbd230 .functor MUXZ 1, L_0x7b2f017b9028, L_0x7b2f017b8fe0, L_0x555556cbd1c0, C4<>;
S_0x555556bf09b0 .scope module, "U_ALU_DECODER" "alu_decoder" 6 92, 7 20 0, S_0x555556bf3830;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_alu_op";
    .port_info 1 /INPUT 3 "i_funct_3";
    .port_info 2 /INPUT 1 "i_funct_7_5";
    .port_info 3 /OUTPUT 5 "o_alu_ctrl_ID";
L_0x555556cb7a40 .functor AND 1, L_0x555556cb78b0, L_0x555556cb7950, C4<1>, C4<1>;
L_0x555556cb7d30 .functor AND 1, L_0x555556cb7b50, L_0x555556cb7c40, C4<1>, C4<1>;
L_0x555556cb8020 .functor AND 1, L_0x555556cb7e40, L_0x555556cb7f30, C4<1>, C4<1>;
L_0x555556cb8360 .functor AND 1, L_0x555556cb8130, L_0x555556cb8270, C4<1>, C4<1>;
L_0x555556cb8660 .functor AND 1, L_0x555556cb8470, L_0x555556cb85c0, C4<1>, C4<1>;
L_0x7b2f017b86e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555556cb8770 .functor XNOR 1, L_0x555556cbd830, L_0x7b2f017b86e0, C4<0>, C4<0>;
L_0x555556cb8870 .functor AND 1, L_0x555556cb8660, L_0x555556cb8770, C4<1>, C4<1>;
L_0x555556cb8bd0 .functor AND 1, L_0x555556cb8980, L_0x555556cb8ae0, C4<1>, C4<1>;
L_0x555556cb8a70 .functor AND 1, L_0x555556cb8d30, L_0x555556cb8ea0, C4<1>, C4<1>;
L_0x555556cb92a0 .functor AND 1, L_0x555556cb9030, L_0x555556cb91b0, C4<1>, C4<1>;
L_0x7b2f017b89b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555556cb9410 .functor XNOR 1, L_0x555556cbd830, L_0x7b2f017b89b0, C4<0>, C4<0>;
L_0x555556cb9480 .functor AND 1, L_0x555556cb92a0, L_0x555556cb9410, C4<1>, C4<1>;
L_0x555556cb9880 .functor AND 1, L_0x555556cb9600, L_0x555556cb9790, C4<1>, C4<1>;
L_0x555556cb9b80 .functor AND 1, L_0x555556cb9990, L_0x555556cb96f0, C4<1>, C4<1>;
L_0x555556cb9590 .functor AND 1, L_0x555556cb9c90, L_0x555556cb9e40, C4<1>, C4<1>;
L_0x555556cba280 .functor AND 1, L_0x555556cb9fd0, L_0x555556cba190, C4<1>, C4<1>;
L_0x555556cba6e0 .functor AND 1, L_0x555556cba420, L_0x555556cba5f0, C4<1>, C4<1>;
L_0x555556cbaac0 .functor AND 1, L_0x555556cba7f0, L_0x555556cba9d0, C4<1>, C4<1>;
L_0x7b2f017b8260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555556a7e360_0 .net/2u *"_ivl_0", 1 0, L_0x7b2f017b8260;  1 drivers
L_0x7b2f017b8338 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x555556a7e100_0 .net/2u *"_ivl_10", 2 0, L_0x7b2f017b8338;  1 drivers
L_0x7b2f017b8968 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x555556a859f0_0 .net/2u *"_ivl_100", 2 0, L_0x7b2f017b8968;  1 drivers
v0x555556a85d00_0 .net *"_ivl_102", 0 0, L_0x555556cb91b0;  1 drivers
v0x555556bedbe0_0 .net *"_ivl_104", 0 0, L_0x555556cb92a0;  1 drivers
v0x555556beacf0_0 .net/2u *"_ivl_106", 0 0, L_0x7b2f017b89b0;  1 drivers
v0x555556be7e30_0 .net *"_ivl_108", 0 0, L_0x555556cb9410;  1 drivers
v0x555556be7ef0_0 .net *"_ivl_110", 0 0, L_0x555556cb9480;  1 drivers
L_0x7b2f017b89f8 .functor BUFT 1, C4<01001>, C4<0>, C4<0>, C4<0>;
v0x555556be4fb0_0 .net/2u *"_ivl_112", 4 0, L_0x7b2f017b89f8;  1 drivers
L_0x7b2f017b8a40 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555556be5090_0 .net/2u *"_ivl_114", 1 0, L_0x7b2f017b8a40;  1 drivers
v0x555556be2130_0 .net *"_ivl_116", 0 0, L_0x555556cb9600;  1 drivers
L_0x7b2f017b8a88 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555556be21f0_0 .net/2u *"_ivl_118", 2 0, L_0x7b2f017b8a88;  1 drivers
v0x555556bdf2b0_0 .net *"_ivl_12", 0 0, L_0x555556cb7950;  1 drivers
v0x555556bdf370_0 .net *"_ivl_120", 0 0, L_0x555556cb9790;  1 drivers
v0x555556bdc430_0 .net *"_ivl_122", 0 0, L_0x555556cb9880;  1 drivers
L_0x7b2f017b8ad0 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v0x555556bdc4f0_0 .net/2u *"_ivl_124", 4 0, L_0x7b2f017b8ad0;  1 drivers
L_0x7b2f017b8b18 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555556bd95b0_0 .net/2u *"_ivl_126", 1 0, L_0x7b2f017b8b18;  1 drivers
v0x555556bd9690_0 .net *"_ivl_128", 0 0, L_0x555556cb9990;  1 drivers
L_0x7b2f017b8b60 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x555556bd6730_0 .net/2u *"_ivl_130", 2 0, L_0x7b2f017b8b60;  1 drivers
v0x555556bd6810_0 .net *"_ivl_132", 0 0, L_0x555556cb96f0;  1 drivers
v0x555556c24eb0_0 .net *"_ivl_134", 0 0, L_0x555556cb9b80;  1 drivers
L_0x7b2f017b8ba8 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v0x555556c24f90_0 .net/2u *"_ivl_136", 4 0, L_0x7b2f017b8ba8;  1 drivers
L_0x7b2f017b8bf0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555556c22030_0 .net/2u *"_ivl_138", 1 0, L_0x7b2f017b8bf0;  1 drivers
v0x555556c22110_0 .net *"_ivl_14", 0 0, L_0x555556cb7a40;  1 drivers
v0x555556c1f1b0_0 .net *"_ivl_140", 0 0, L_0x555556cb9c90;  1 drivers
L_0x7b2f017b8c38 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555556c1f250_0 .net/2u *"_ivl_142", 2 0, L_0x7b2f017b8c38;  1 drivers
v0x555556c1c330_0 .net *"_ivl_144", 0 0, L_0x555556cb9e40;  1 drivers
v0x555556c1c3d0_0 .net *"_ivl_146", 0 0, L_0x555556cb9590;  1 drivers
L_0x7b2f017b8c80 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x555556c194b0_0 .net/2u *"_ivl_148", 4 0, L_0x7b2f017b8c80;  1 drivers
L_0x7b2f017b8cc8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555556c19570_0 .net/2u *"_ivl_150", 1 0, L_0x7b2f017b8cc8;  1 drivers
v0x555556bd38b0_0 .net *"_ivl_152", 0 0, L_0x555556cb9fd0;  1 drivers
L_0x7b2f017b8d10 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x555556bd3970_0 .net/2u *"_ivl_154", 2 0, L_0x7b2f017b8d10;  1 drivers
v0x555556c16630_0 .net *"_ivl_156", 0 0, L_0x555556cba190;  1 drivers
v0x555556c166d0_0 .net *"_ivl_158", 0 0, L_0x555556cba280;  1 drivers
L_0x7b2f017b8380 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555556c137b0_0 .net/2u *"_ivl_16", 4 0, L_0x7b2f017b8380;  1 drivers
L_0x7b2f017b8d58 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x555556c13870_0 .net/2u *"_ivl_160", 4 0, L_0x7b2f017b8d58;  1 drivers
L_0x7b2f017b8da0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555556c10930_0 .net/2u *"_ivl_162", 1 0, L_0x7b2f017b8da0;  1 drivers
v0x555556c10a10_0 .net *"_ivl_164", 0 0, L_0x555556cba420;  1 drivers
L_0x7b2f017b8de8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x555556c0dab0_0 .net/2u *"_ivl_166", 2 0, L_0x7b2f017b8de8;  1 drivers
v0x555556c0db90_0 .net *"_ivl_168", 0 0, L_0x555556cba5f0;  1 drivers
v0x555556c0ac30_0 .net *"_ivl_170", 0 0, L_0x555556cba6e0;  1 drivers
L_0x7b2f017b8e30 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0x555556c0ad10_0 .net/2u *"_ivl_172", 4 0, L_0x7b2f017b8e30;  1 drivers
L_0x7b2f017b8e78 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555556c07dd0_0 .net/2u *"_ivl_174", 1 0, L_0x7b2f017b8e78;  1 drivers
v0x555556c07eb0_0 .net *"_ivl_176", 0 0, L_0x555556cba7f0;  1 drivers
L_0x7b2f017b8ec0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x555556c04f50_0 .net/2u *"_ivl_178", 2 0, L_0x7b2f017b8ec0;  1 drivers
L_0x7b2f017b83c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555556c05030_0 .net/2u *"_ivl_18", 1 0, L_0x7b2f017b83c8;  1 drivers
v0x555556c020f0_0 .net *"_ivl_180", 0 0, L_0x555556cba9d0;  1 drivers
v0x555556c021b0_0 .net *"_ivl_182", 0 0, L_0x555556cbaac0;  1 drivers
L_0x7b2f017b8f08 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0x555556bff270_0 .net/2u *"_ivl_184", 4 0, L_0x7b2f017b8f08;  1 drivers
L_0x7b2f017b8f50 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x555556bfc3b0_0 .net/2u *"_ivl_186", 1 0, L_0x7b2f017b8f50;  1 drivers
v0x555556bfc490_0 .net *"_ivl_188", 0 0, L_0x555556cbac70;  1 drivers
L_0x7b2f017b8f98 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x555556bd0a40_0 .net/2u *"_ivl_190", 4 0, L_0x7b2f017b8f98;  1 drivers
o0x7b2f01b45a68 .functor BUFZ 5, c4<zzzzz>; HiZ drive
; Elide local net with no drivers, v0x555556bd0b20_0 name=_ivl_192
v0x555556bf9530_0 .net *"_ivl_194", 4 0, L_0x555556cbae60;  1 drivers
v0x555556bf9610_0 .net *"_ivl_196", 4 0, L_0x555556cbafa0;  1 drivers
v0x555556bf66b0_0 .net *"_ivl_198", 4 0, L_0x555556cbb240;  1 drivers
v0x555556bf6790_0 .net *"_ivl_2", 0 0, L_0x555556cb6fa0;  1 drivers
v0x555556bcdb00_0 .net *"_ivl_20", 0 0, L_0x555556cb7b50;  1 drivers
v0x555556bcdbc0_0 .net *"_ivl_200", 4 0, L_0x555556cbb3d0;  1 drivers
v0x555556c32eb0_0 .net *"_ivl_202", 4 0, L_0x555556cbb680;  1 drivers
v0x555556c32f90_0 .net *"_ivl_204", 4 0, L_0x555556cbb810;  1 drivers
v0x555556c32af0_0 .net *"_ivl_206", 4 0, L_0x555556cbbad0;  1 drivers
v0x555556c32bb0_0 .net *"_ivl_208", 4 0, L_0x555556cbbc60;  1 drivers
v0x555556c32760_0 .net *"_ivl_210", 4 0, L_0x555556cbbf30;  1 drivers
v0x555556c32840_0 .net *"_ivl_212", 4 0, L_0x555556cbc0c0;  1 drivers
v0x5555569db7a0_0 .net *"_ivl_214", 4 0, L_0x555556cbc3a0;  1 drivers
v0x555556c3ffe0_0 .net *"_ivl_216", 4 0, L_0x555556cbc530;  1 drivers
v0x555556c3ecc0_0 .net *"_ivl_218", 4 0, L_0x555556cbc820;  1 drivers
L_0x7b2f017b8410 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x555556c3eda0_0 .net/2u *"_ivl_22", 2 0, L_0x7b2f017b8410;  1 drivers
v0x555556c3da70_0 .net *"_ivl_220", 4 0, L_0x555556cbc9b0;  1 drivers
v0x555556c3db50_0 .net *"_ivl_222", 4 0, L_0x555556cbccb0;  1 drivers
v0x555556c3cb90_0 .net *"_ivl_24", 0 0, L_0x555556cb7c40;  1 drivers
v0x555556c3cc50_0 .net *"_ivl_26", 0 0, L_0x555556cb7d30;  1 drivers
L_0x7b2f017b8458 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x555556c3bcb0_0 .net/2u *"_ivl_28", 4 0, L_0x7b2f017b8458;  1 drivers
L_0x7b2f017b84a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555556c3bd90_0 .net/2u *"_ivl_30", 1 0, L_0x7b2f017b84a0;  1 drivers
v0x555556c3a000_0 .net *"_ivl_32", 0 0, L_0x555556cb7e40;  1 drivers
L_0x7b2f017b84e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555556c3a0c0_0 .net/2u *"_ivl_34", 2 0, L_0x7b2f017b84e8;  1 drivers
v0x555556c38db0_0 .net *"_ivl_36", 0 0, L_0x555556cb7f30;  1 drivers
v0x555556c38e70_0 .net *"_ivl_38", 0 0, L_0x555556cb8020;  1 drivers
L_0x7b2f017b82a8 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x555556c37b60_0 .net/2u *"_ivl_4", 4 0, L_0x7b2f017b82a8;  1 drivers
L_0x7b2f017b8530 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x555556c37c40_0 .net/2u *"_ivl_40", 4 0, L_0x7b2f017b8530;  1 drivers
L_0x7b2f017b8578 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555556c492e0_0 .net/2u *"_ivl_42", 1 0, L_0x7b2f017b8578;  1 drivers
v0x555556c493c0_0 .net *"_ivl_44", 0 0, L_0x555556cb8130;  1 drivers
L_0x7b2f017b85c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x555556c40ef0_0 .net/2u *"_ivl_46", 2 0, L_0x7b2f017b85c0;  1 drivers
v0x555556c40fd0_0 .net *"_ivl_48", 0 0, L_0x555556cb8270;  1 drivers
v0x555556c36940_0 .net *"_ivl_50", 0 0, L_0x555556cb8360;  1 drivers
L_0x7b2f017b8608 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x555556c36a20_0 .net/2u *"_ivl_52", 4 0, L_0x7b2f017b8608;  1 drivers
L_0x7b2f017b8650 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555556c42f90_0 .net/2u *"_ivl_54", 1 0, L_0x7b2f017b8650;  1 drivers
v0x555556c43070_0 .net *"_ivl_56", 0 0, L_0x555556cb8470;  1 drivers
L_0x7b2f017b8698 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x555556c462f0_0 .net/2u *"_ivl_58", 2 0, L_0x7b2f017b8698;  1 drivers
L_0x7b2f017b82f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555556c463d0_0 .net/2u *"_ivl_6", 1 0, L_0x7b2f017b82f0;  1 drivers
v0x555556bcb190_0 .net *"_ivl_60", 0 0, L_0x555556cb85c0;  1 drivers
v0x555556bcb250_0 .net *"_ivl_62", 0 0, L_0x555556cb8660;  1 drivers
v0x555556c22f70_0 .net/2u *"_ivl_64", 0 0, L_0x7b2f017b86e0;  1 drivers
v0x555556c24350_0 .net *"_ivl_66", 0 0, L_0x555556cb8770;  1 drivers
v0x555556c24410_0 .net *"_ivl_68", 0 0, L_0x555556cb8870;  1 drivers
L_0x7b2f017b8728 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x555556c200b0_0 .net/2u *"_ivl_70", 4 0, L_0x7b2f017b8728;  1 drivers
L_0x7b2f017b8770 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555556c20190_0 .net/2u *"_ivl_72", 1 0, L_0x7b2f017b8770;  1 drivers
v0x555556c214d0_0 .net *"_ivl_74", 0 0, L_0x555556cb8980;  1 drivers
L_0x7b2f017b87b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x555556c21590_0 .net/2u *"_ivl_76", 2 0, L_0x7b2f017b87b8;  1 drivers
v0x555556c1d230_0 .net *"_ivl_78", 0 0, L_0x555556cb8ae0;  1 drivers
v0x555556c1d2f0_0 .net *"_ivl_8", 0 0, L_0x555556cb78b0;  1 drivers
v0x555556c1e650_0 .net *"_ivl_80", 0 0, L_0x555556cb8bd0;  1 drivers
L_0x7b2f017b8800 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x555556c1e730_0 .net/2u *"_ivl_82", 4 0, L_0x7b2f017b8800;  1 drivers
L_0x7b2f017b8848 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555556c1a3b0_0 .net/2u *"_ivl_84", 1 0, L_0x7b2f017b8848;  1 drivers
v0x555556c1a490_0 .net *"_ivl_86", 0 0, L_0x555556cb8d30;  1 drivers
L_0x7b2f017b8890 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555556c1b7d0_0 .net/2u *"_ivl_88", 2 0, L_0x7b2f017b8890;  1 drivers
v0x555556c1b8b0_0 .net *"_ivl_90", 0 0, L_0x555556cb8ea0;  1 drivers
v0x555556c17530_0 .net *"_ivl_92", 0 0, L_0x555556cb8a70;  1 drivers
L_0x7b2f017b88d8 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x555556c17610_0 .net/2u *"_ivl_94", 4 0, L_0x7b2f017b88d8;  1 drivers
L_0x7b2f017b8920 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555556c18950_0 .net/2u *"_ivl_96", 1 0, L_0x7b2f017b8920;  1 drivers
v0x555556c18a30_0 .net *"_ivl_98", 0 0, L_0x555556cb9030;  1 drivers
v0x555556c146b0_0 .net "i_alu_op", 1 0, L_0x555556cb6a40;  alias, 1 drivers
v0x555556c14790_0 .net "i_funct_3", 2 0, L_0x555556cbd790;  alias, 1 drivers
v0x555556c15ad0_0 .net "i_funct_7_5", 0 0, L_0x555556cbd830;  alias, 1 drivers
v0x555556c15b90_0 .net "o_alu_ctrl_ID", 4 0, L_0x555556cbce40;  alias, 1 drivers
L_0x555556cb6fa0 .cmp/eq 2, L_0x555556cb6a40, L_0x7b2f017b8260;
L_0x555556cb78b0 .cmp/eq 2, L_0x555556cb6a40, L_0x7b2f017b82f0;
L_0x555556cb7950 .cmp/eq 3, L_0x555556cbd790, L_0x7b2f017b8338;
L_0x555556cb7b50 .cmp/eq 2, L_0x555556cb6a40, L_0x7b2f017b83c8;
L_0x555556cb7c40 .cmp/eq 3, L_0x555556cbd790, L_0x7b2f017b8410;
L_0x555556cb7e40 .cmp/eq 2, L_0x555556cb6a40, L_0x7b2f017b84a0;
L_0x555556cb7f30 .cmp/eq 3, L_0x555556cbd790, L_0x7b2f017b84e8;
L_0x555556cb8130 .cmp/eq 2, L_0x555556cb6a40, L_0x7b2f017b8578;
L_0x555556cb8270 .cmp/eq 3, L_0x555556cbd790, L_0x7b2f017b85c0;
L_0x555556cb8470 .cmp/eq 2, L_0x555556cb6a40, L_0x7b2f017b8650;
L_0x555556cb85c0 .cmp/eq 3, L_0x555556cbd790, L_0x7b2f017b8698;
L_0x555556cb8980 .cmp/eq 2, L_0x555556cb6a40, L_0x7b2f017b8770;
L_0x555556cb8ae0 .cmp/eq 3, L_0x555556cbd790, L_0x7b2f017b87b8;
L_0x555556cb8d30 .cmp/eq 2, L_0x555556cb6a40, L_0x7b2f017b8848;
L_0x555556cb8ea0 .cmp/eq 3, L_0x555556cbd790, L_0x7b2f017b8890;
L_0x555556cb9030 .cmp/eq 2, L_0x555556cb6a40, L_0x7b2f017b8920;
L_0x555556cb91b0 .cmp/eq 3, L_0x555556cbd790, L_0x7b2f017b8968;
L_0x555556cb9600 .cmp/eq 2, L_0x555556cb6a40, L_0x7b2f017b8a40;
L_0x555556cb9790 .cmp/eq 3, L_0x555556cbd790, L_0x7b2f017b8a88;
L_0x555556cb9990 .cmp/eq 2, L_0x555556cb6a40, L_0x7b2f017b8b18;
L_0x555556cb96f0 .cmp/eq 3, L_0x555556cbd790, L_0x7b2f017b8b60;
L_0x555556cb9c90 .cmp/eq 2, L_0x555556cb6a40, L_0x7b2f017b8bf0;
L_0x555556cb9e40 .cmp/eq 3, L_0x555556cbd790, L_0x7b2f017b8c38;
L_0x555556cb9fd0 .cmp/eq 2, L_0x555556cb6a40, L_0x7b2f017b8cc8;
L_0x555556cba190 .cmp/eq 3, L_0x555556cbd790, L_0x7b2f017b8d10;
L_0x555556cba420 .cmp/eq 2, L_0x555556cb6a40, L_0x7b2f017b8da0;
L_0x555556cba5f0 .cmp/eq 3, L_0x555556cbd790, L_0x7b2f017b8de8;
L_0x555556cba7f0 .cmp/eq 2, L_0x555556cb6a40, L_0x7b2f017b8e78;
L_0x555556cba9d0 .cmp/eq 3, L_0x555556cbd790, L_0x7b2f017b8ec0;
L_0x555556cbac70 .cmp/eq 2, L_0x555556cb6a40, L_0x7b2f017b8f50;
L_0x555556cbae60 .functor MUXZ 5, o0x7b2f01b45a68, L_0x7b2f017b8f98, L_0x555556cbac70, C4<>;
L_0x555556cbafa0 .functor MUXZ 5, L_0x555556cbae60, L_0x7b2f017b8f08, L_0x555556cbaac0, C4<>;
L_0x555556cbb240 .functor MUXZ 5, L_0x555556cbafa0, L_0x7b2f017b8e30, L_0x555556cba6e0, C4<>;
L_0x555556cbb3d0 .functor MUXZ 5, L_0x555556cbb240, L_0x7b2f017b8d58, L_0x555556cba280, C4<>;
L_0x555556cbb680 .functor MUXZ 5, L_0x555556cbb3d0, L_0x7b2f017b8c80, L_0x555556cb9590, C4<>;
L_0x555556cbb810 .functor MUXZ 5, L_0x555556cbb680, L_0x7b2f017b8ba8, L_0x555556cb9b80, C4<>;
L_0x555556cbbad0 .functor MUXZ 5, L_0x555556cbb810, L_0x7b2f017b8ad0, L_0x555556cb9880, C4<>;
L_0x555556cbbc60 .functor MUXZ 5, L_0x555556cbbad0, L_0x7b2f017b89f8, L_0x555556cb9480, C4<>;
L_0x555556cbbf30 .functor MUXZ 5, L_0x555556cbbc60, L_0x7b2f017b88d8, L_0x555556cb8a70, C4<>;
L_0x555556cbc0c0 .functor MUXZ 5, L_0x555556cbbf30, L_0x7b2f017b8800, L_0x555556cb8bd0, C4<>;
L_0x555556cbc3a0 .functor MUXZ 5, L_0x555556cbc0c0, L_0x7b2f017b8728, L_0x555556cb8870, C4<>;
L_0x555556cbc530 .functor MUXZ 5, L_0x555556cbc3a0, L_0x7b2f017b8608, L_0x555556cb8360, C4<>;
L_0x555556cbc820 .functor MUXZ 5, L_0x555556cbc530, L_0x7b2f017b8530, L_0x555556cb8020, C4<>;
L_0x555556cbc9b0 .functor MUXZ 5, L_0x555556cbc820, L_0x7b2f017b8458, L_0x555556cb7d30, C4<>;
L_0x555556cbccb0 .functor MUXZ 5, L_0x555556cbc9b0, L_0x7b2f017b8380, L_0x555556cb7a40, C4<>;
L_0x555556cbce40 .functor MUXZ 5, L_0x555556cbccb0, L_0x7b2f017b82a8, L_0x555556cb6fa0, C4<>;
S_0x555556c12c50 .scope module, "U_OP_DECODER" "op_decoder" 6 72, 8 21 0, S_0x555556bf3830;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_op";
    .port_info 1 /INPUT 3 "i_funct_3";
    .port_info 2 /INPUT 1 "i_funct_7_5";
    .port_info 3 /OUTPUT 1 "o_jump_ID";
    .port_info 4 /OUTPUT 1 "o_branch_ID";
    .port_info 5 /OUTPUT 1 "o_reg_write_ID";
    .port_info 6 /OUTPUT 2 "o_result_src_ID";
    .port_info 7 /OUTPUT 1 "o_mem_write_ID";
    .port_info 8 /OUTPUT 1 "o_alu_src_ID";
    .port_info 9 /OUTPUT 3 "o_imm_src_ID";
    .port_info 10 /OUTPUT 2 "o_alu_op";
    .port_info 11 /OUTPUT 1 "o_addr_src_ID";
    .port_info 12 /OUTPUT 1 "o_fence_ID";
L_0x555556ca3ef0 .functor OR 1, L_0x555556cb07c0, L_0x555556cb08b0, C4<0>, C4<0>;
L_0x555556cb0b20 .functor OR 1, L_0x555556ca3ef0, L_0x555556cb0a80, C4<0>, C4<0>;
L_0x555556cb0d70 .functor OR 1, L_0x555556cb0b20, L_0x555556cb0c30, C4<0>, C4<0>;
L_0x555556cb0f70 .functor OR 1, L_0x555556cb0d70, L_0x555556cb0e80, C4<0>, C4<0>;
L_0x555556cb11d0 .functor OR 1, L_0x555556cb0f70, L_0x555556cb1080, C4<0>, C4<0>;
L_0x555556cb1380 .functor OR 1, L_0x555556cb11d0, L_0x555556cb1290, C4<0>, C4<0>;
L_0x555556cb1630 .functor OR 1, L_0x555556cb1380, L_0x555556cb14d0, C4<0>, C4<0>;
L_0x555556cb15c0 .functor OR 1, L_0x555556cb27b0, L_0x555556cb2960, C4<0>, C4<0>;
L_0x555556cb2d00 .functor OR 1, L_0x555556cb15c0, L_0x555556cb2b40, C4<0>, C4<0>;
L_0x555556cb2f00 .functor OR 1, L_0x555556cb2d00, L_0x555556cb2e10, C4<0>, C4<0>;
L_0x555556cb31f0 .functor OR 1, L_0x555556cb2f00, L_0x555556cb3070, C4<0>, C4<0>;
L_0x555556cb33f0 .functor OR 1, L_0x555556cb31f0, L_0x555556cb3300, C4<0>, C4<0>;
L_0x555556cb3960 .functor OR 1, L_0x555556cb33f0, L_0x555556cb3780, C4<0>, C4<0>;
L_0x555556cb5760 .functor AND 1, L_0x555556cb5060, L_0x555556cb5510, C4<1>, C4<1>;
L_0x7b2f017b7eb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555556cb3500 .functor XNOR 1, L_0x555556cbd830, L_0x7b2f017b7eb8, C4<0>, C4<0>;
L_0x555556cb5a30 .functor AND 1, L_0x555556cb58f0, L_0x555556cb3500, C4<1>, C4<1>;
L_0x555556cb5e30 .functor AND 1, L_0x555556cb5a30, L_0x555556cb5bd0, C4<1>, C4<1>;
L_0x555556cb6250 .functor AND 1, L_0x555556cb5f40, L_0x555556cb5fe0, C4<1>, C4<1>;
L_0x7b2f017b7018 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x555556c11890_0 .net/2u *"_ivl_0", 4 0, L_0x7b2f017b7018;  1 drivers
L_0x7b2f017b70f0 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x555556c02fb0_0 .net/2u *"_ivl_10", 4 0, L_0x7b2f017b70f0;  1 drivers
v0x555556c03090_0 .net *"_ivl_100", 0 0, L_0x555556cb2520;  1 drivers
L_0x7b2f017b76d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556c043d0_0 .net/2u *"_ivl_102", 0 0, L_0x7b2f017b76d8;  1 drivers
L_0x7b2f017b7720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556c044b0_0 .net/2u *"_ivl_104", 0 0, L_0x7b2f017b7720;  1 drivers
L_0x7b2f017b7768 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x555556c00130_0 .net/2u *"_ivl_108", 4 0, L_0x7b2f017b7768;  1 drivers
v0x555556c00210_0 .net *"_ivl_110", 0 0, L_0x555556cb27b0;  1 drivers
L_0x7b2f017b77b0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x555556c01550_0 .net/2u *"_ivl_112", 4 0, L_0x7b2f017b77b0;  1 drivers
v0x555556c01630_0 .net *"_ivl_114", 0 0, L_0x555556cb2960;  1 drivers
v0x555556bfd2b0_0 .net *"_ivl_116", 0 0, L_0x555556cb15c0;  1 drivers
L_0x7b2f017b77f8 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0x555556bfd390_0 .net/2u *"_ivl_118", 4 0, L_0x7b2f017b77f8;  1 drivers
v0x555556bfe6d0_0 .net *"_ivl_12", 0 0, L_0x555556cb04c0;  1 drivers
v0x555556bfe790_0 .net *"_ivl_120", 0 0, L_0x555556cb2b40;  1 drivers
v0x555556bfa430_0 .net *"_ivl_122", 0 0, L_0x555556cb2d00;  1 drivers
L_0x7b2f017b7840 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555556bfa510_0 .net/2u *"_ivl_124", 4 0, L_0x7b2f017b7840;  1 drivers
v0x555556bfb850_0 .net *"_ivl_126", 0 0, L_0x555556cb2e10;  1 drivers
v0x555556bfb910_0 .net *"_ivl_128", 0 0, L_0x555556cb2f00;  1 drivers
L_0x7b2f017b7888 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x555556bf75b0_0 .net/2u *"_ivl_130", 4 0, L_0x7b2f017b7888;  1 drivers
v0x555556bf7690_0 .net *"_ivl_132", 0 0, L_0x555556cb3070;  1 drivers
v0x555556bf89d0_0 .net *"_ivl_134", 0 0, L_0x555556cb31f0;  1 drivers
L_0x7b2f017b78d0 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x555556bf8ab0_0 .net/2u *"_ivl_136", 4 0, L_0x7b2f017b78d0;  1 drivers
v0x555556bf4750_0 .net *"_ivl_138", 0 0, L_0x555556cb3300;  1 drivers
L_0x7b2f017b7138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556bf4810_0 .net/2u *"_ivl_14", 0 0, L_0x7b2f017b7138;  1 drivers
v0x555556bf5b70_0 .net *"_ivl_140", 0 0, L_0x555556cb33f0;  1 drivers
L_0x7b2f017b7918 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x555556bf5c50_0 .net/2u *"_ivl_142", 4 0, L_0x7b2f017b7918;  1 drivers
v0x555556bf18f0_0 .net *"_ivl_144", 0 0, L_0x555556cb3780;  1 drivers
v0x555556bf19b0_0 .net *"_ivl_146", 0 0, L_0x555556cb3960;  1 drivers
L_0x7b2f017b7960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556bf2d10_0 .net/2u *"_ivl_148", 0 0, L_0x7b2f017b7960;  1 drivers
L_0x7b2f017b79a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556beea30_0 .net/2u *"_ivl_150", 0 0, L_0x7b2f017b79a8;  1 drivers
L_0x7b2f017b79f0 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x555556beeb10_0 .net/2u *"_ivl_154", 4 0, L_0x7b2f017b79f0;  1 drivers
v0x555556befe50_0 .net *"_ivl_156", 0 0, L_0x555556cb3c00;  1 drivers
L_0x7b2f017b7a38 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555556beff10_0 .net/2u *"_ivl_158", 2 0, L_0x7b2f017b7a38;  1 drivers
L_0x7b2f017b7180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556bebbb0_0 .net/2u *"_ivl_16", 0 0, L_0x7b2f017b7180;  1 drivers
L_0x7b2f017b7a80 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x555556bebc90_0 .net/2u *"_ivl_160", 4 0, L_0x7b2f017b7a80;  1 drivers
v0x555556becfd0_0 .net *"_ivl_162", 0 0, L_0x555556cb3df0;  1 drivers
L_0x7b2f017b7ac8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555556bed090_0 .net/2u *"_ivl_164", 2 0, L_0x7b2f017b7ac8;  1 drivers
L_0x7b2f017b7b10 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x555556be8d30_0 .net/2u *"_ivl_166", 4 0, L_0x7b2f017b7b10;  1 drivers
v0x555556be8e10_0 .net *"_ivl_168", 0 0, L_0x555556cb3ee0;  1 drivers
L_0x7b2f017b7b58 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555556bea150_0 .net/2u *"_ivl_170", 2 0, L_0x7b2f017b7b58;  1 drivers
L_0x7b2f017b7ba0 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x555556bea230_0 .net/2u *"_ivl_172", 4 0, L_0x7b2f017b7ba0;  1 drivers
v0x555556be5eb0_0 .net *"_ivl_174", 0 0, L_0x555556cb40e0;  1 drivers
L_0x7b2f017b7be8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x555556be5f70_0 .net/2u *"_ivl_176", 2 0, L_0x7b2f017b7be8;  1 drivers
L_0x7b2f017b7c30 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x555556be72d0_0 .net/2u *"_ivl_178", 4 0, L_0x7b2f017b7c30;  1 drivers
v0x555556be73b0_0 .net *"_ivl_180", 0 0, L_0x555556cb41d0;  1 drivers
L_0x7b2f017b7c78 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x555556be3030_0 .net/2u *"_ivl_182", 2 0, L_0x7b2f017b7c78;  1 drivers
L_0x7b2f017b7cc0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555556be3110_0 .net/2u *"_ivl_184", 2 0, L_0x7b2f017b7cc0;  1 drivers
v0x555556be4450_0 .net *"_ivl_186", 2 0, L_0x555556cb43e0;  1 drivers
v0x555556be4530_0 .net *"_ivl_188", 2 0, L_0x555556cb4570;  1 drivers
v0x555556be01d0_0 .net *"_ivl_190", 2 0, L_0x555556cb4830;  1 drivers
v0x555556be02b0_0 .net *"_ivl_192", 2 0, L_0x555556cb49c0;  1 drivers
L_0x7b2f017b7d08 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x555556be1610_0 .net/2u *"_ivl_196", 4 0, L_0x7b2f017b7d08;  1 drivers
v0x555556bdd330_0 .net *"_ivl_198", 0 0, L_0x555556cb4e20;  1 drivers
v0x555556bdd3f0_0 .net *"_ivl_2", 0 0, L_0x555556cb0200;  1 drivers
L_0x7b2f017b71c8 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x555556bde750_0 .net/2u *"_ivl_20", 4 0, L_0x7b2f017b71c8;  1 drivers
L_0x7b2f017b7d50 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555556bde830_0 .net/2u *"_ivl_200", 1 0, L_0x7b2f017b7d50;  1 drivers
L_0x7b2f017b7d98 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x555556bda4b0_0 .net/2u *"_ivl_202", 4 0, L_0x7b2f017b7d98;  1 drivers
v0x555556bda590_0 .net *"_ivl_204", 0 0, L_0x555556cb5060;  1 drivers
L_0x7b2f017b7de0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555556bdb8d0_0 .net/2u *"_ivl_206", 2 0, L_0x7b2f017b7de0;  1 drivers
v0x555556bdb9b0_0 .net *"_ivl_208", 0 0, L_0x555556cb5510;  1 drivers
v0x555556bd7630_0 .net *"_ivl_210", 0 0, L_0x555556cb5760;  1 drivers
L_0x7b2f017b7e28 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555556bd7710_0 .net/2u *"_ivl_212", 1 0, L_0x7b2f017b7e28;  1 drivers
L_0x7b2f017b7e70 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x555556bd8a50_0 .net/2u *"_ivl_214", 4 0, L_0x7b2f017b7e70;  1 drivers
v0x555556bd8b30_0 .net *"_ivl_216", 0 0, L_0x555556cb58f0;  1 drivers
v0x555556bd47b0_0 .net/2u *"_ivl_218", 0 0, L_0x7b2f017b7eb8;  1 drivers
v0x555556bd4890_0 .net *"_ivl_22", 0 0, L_0x555556cb07c0;  1 drivers
v0x5555569e1170_0 .net *"_ivl_220", 0 0, L_0x555556cb3500;  1 drivers
v0x555556bd5bd0_0 .net *"_ivl_222", 0 0, L_0x555556cb5a30;  1 drivers
L_0x7b2f017b7f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555556bd5cb0_0 .net/2u *"_ivl_224", 2 0, L_0x7b2f017b7f00;  1 drivers
v0x555556bd1930_0 .net *"_ivl_226", 0 0, L_0x555556cb5bd0;  1 drivers
v0x555556bd19f0_0 .net *"_ivl_228", 0 0, L_0x555556cb5e30;  1 drivers
L_0x7b2f017b7f48 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x555556bd2d50_0 .net/2u *"_ivl_230", 1 0, L_0x7b2f017b7f48;  1 drivers
L_0x7b2f017b7f90 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x555556bd2e30_0 .net/2u *"_ivl_232", 4 0, L_0x7b2f017b7f90;  1 drivers
v0x555556bceb70_0 .net *"_ivl_234", 0 0, L_0x555556cb5f40;  1 drivers
L_0x7b2f017b7fd8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555556bcec30_0 .net/2u *"_ivl_236", 2 0, L_0x7b2f017b7fd8;  1 drivers
v0x555556bcff90_0 .net *"_ivl_238", 0 0, L_0x555556cb5fe0;  1 drivers
L_0x7b2f017b7210 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x555556bd0050_0 .net/2u *"_ivl_24", 4 0, L_0x7b2f017b7210;  1 drivers
v0x555556bcbfc0_0 .net *"_ivl_240", 0 0, L_0x555556cb6250;  1 drivers
L_0x7b2f017b8020 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555556bcc0a0_0 .net/2u *"_ivl_242", 1 0, L_0x7b2f017b8020;  1 drivers
L_0x7b2f017b8068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555556bcd3e0_0 .net/2u *"_ivl_244", 1 0, L_0x7b2f017b8068;  1 drivers
v0x555556bcd4c0_0 .net *"_ivl_246", 1 0, L_0x555556cb6400;  1 drivers
v0x555556bc7130_0 .net *"_ivl_248", 1 0, L_0x555556cb6590;  1 drivers
v0x555556bc7210_0 .net *"_ivl_250", 1 0, L_0x555556cb68b0;  1 drivers
L_0x7b2f017b80b0 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0x555556bc7ee0_0 .net/2u *"_ivl_254", 4 0, L_0x7b2f017b80b0;  1 drivers
v0x555556bc7a60_0 .net *"_ivl_256", 0 0, L_0x555556cb6d70;  1 drivers
L_0x7b2f017b80f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556bc7b20_0 .net/2u *"_ivl_258", 0 0, L_0x7b2f017b80f8;  1 drivers
v0x555556c33190_0 .net *"_ivl_26", 0 0, L_0x555556cb08b0;  1 drivers
L_0x7b2f017b8140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556c33250_0 .net/2u *"_ivl_260", 0 0, L_0x7b2f017b8140;  1 drivers
L_0x7b2f017b8188 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x555556bbe1f0_0 .net/2u *"_ivl_264", 4 0, L_0x7b2f017b8188;  1 drivers
v0x555556bbe2d0_0 .net *"_ivl_266", 0 0, L_0x555556cb7150;  1 drivers
L_0x7b2f017b81d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556b8bfb0_0 .net/2u *"_ivl_268", 0 0, L_0x7b2f017b81d0;  1 drivers
L_0x7b2f017b8218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556b8c090_0 .net/2u *"_ivl_270", 0 0, L_0x7b2f017b8218;  1 drivers
v0x555556b81790_0 .net *"_ivl_28", 0 0, L_0x555556ca3ef0;  1 drivers
L_0x7b2f017b7258 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x555556b81870_0 .net/2u *"_ivl_30", 4 0, L_0x7b2f017b7258;  1 drivers
v0x555556b88d30_0 .net *"_ivl_32", 0 0, L_0x555556cb0a80;  1 drivers
v0x555556b88df0_0 .net *"_ivl_34", 0 0, L_0x555556cb0b20;  1 drivers
L_0x7b2f017b72a0 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0x555556ba1540_0 .net/2u *"_ivl_36", 4 0, L_0x7b2f017b72a0;  1 drivers
v0x555556ba1620_0 .net *"_ivl_38", 0 0, L_0x555556cb0c30;  1 drivers
L_0x7b2f017b7060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556c32390_0 .net/2u *"_ivl_4", 0 0, L_0x7b2f017b7060;  1 drivers
v0x555556c32470_0 .net *"_ivl_40", 0 0, L_0x555556cb0d70;  1 drivers
L_0x7b2f017b72e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555556bce520_0 .net/2u *"_ivl_42", 4 0, L_0x7b2f017b72e8;  1 drivers
v0x555556bce5e0_0 .net *"_ivl_44", 0 0, L_0x555556cb0e80;  1 drivers
v0x555556bd41c0_0 .net *"_ivl_46", 0 0, L_0x555556cb0f70;  1 drivers
L_0x7b2f017b7330 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x555556bd42a0_0 .net/2u *"_ivl_48", 4 0, L_0x7b2f017b7330;  1 drivers
v0x555556bd1350_0 .net *"_ivl_50", 0 0, L_0x555556cb1080;  1 drivers
v0x555556bd1410_0 .net *"_ivl_52", 0 0, L_0x555556cb11d0;  1 drivers
L_0x7b2f017b7378 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x555556c56870_0 .net/2u *"_ivl_54", 4 0, L_0x7b2f017b7378;  1 drivers
v0x555556c56950_0 .net *"_ivl_56", 0 0, L_0x555556cb1290;  1 drivers
v0x555556c1faa0_0 .net *"_ivl_58", 0 0, L_0x555556cb1380;  1 drivers
L_0x7b2f017b70a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556c1fb80_0 .net/2u *"_ivl_6", 0 0, L_0x7b2f017b70a8;  1 drivers
L_0x7b2f017b73c0 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x555556c1cc20_0 .net/2u *"_ivl_60", 4 0, L_0x7b2f017b73c0;  1 drivers
v0x555556c1cd00_0 .net *"_ivl_62", 0 0, L_0x555556cb14d0;  1 drivers
v0x555556c1cdc0_0 .net *"_ivl_64", 0 0, L_0x555556cb1630;  1 drivers
L_0x7b2f017b7408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556c19da0_0 .net/2u *"_ivl_66", 0 0, L_0x7b2f017b7408;  1 drivers
L_0x7b2f017b7450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556c19e80_0 .net/2u *"_ivl_68", 0 0, L_0x7b2f017b7450;  1 drivers
L_0x7b2f017b7498 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x555556c16f20_0 .net/2u *"_ivl_72", 4 0, L_0x7b2f017b7498;  1 drivers
v0x555556c17000_0 .net *"_ivl_74", 0 0, L_0x555556cb19e0;  1 drivers
L_0x7b2f017b74e0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555556c170c0_0 .net/2u *"_ivl_76", 1 0, L_0x7b2f017b74e0;  1 drivers
L_0x7b2f017b7528 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x555556c140a0_0 .net/2u *"_ivl_78", 4 0, L_0x7b2f017b7528;  1 drivers
v0x555556c14180_0 .net *"_ivl_80", 0 0, L_0x555556cb1b50;  1 drivers
L_0x7b2f017b7570 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x555556c14240_0 .net/2u *"_ivl_82", 1 0, L_0x7b2f017b7570;  1 drivers
L_0x7b2f017b75b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555556c11220_0 .net/2u *"_ivl_84", 4 0, L_0x7b2f017b75b8;  1 drivers
v0x555556c11300_0 .net *"_ivl_86", 0 0, L_0x555556cb1e50;  1 drivers
L_0x7b2f017b7600 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555556c113c0_0 .net/2u *"_ivl_88", 1 0, L_0x7b2f017b7600;  1 drivers
L_0x7b2f017b7648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555556c0e3a0_0 .net/2u *"_ivl_90", 1 0, L_0x7b2f017b7648;  1 drivers
v0x555556c0e480_0 .net *"_ivl_92", 1 0, L_0x555556cb1fd0;  1 drivers
v0x555556c0b520_0 .net *"_ivl_94", 1 0, L_0x555556cb2160;  1 drivers
L_0x7b2f017b7690 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x555556c0b600_0 .net/2u *"_ivl_98", 4 0, L_0x7b2f017b7690;  1 drivers
v0x555556c086a0_0 .net "i_funct_3", 2 0, L_0x555556cbd790;  alias, 1 drivers
v0x555556c08760_0 .net "i_funct_7_5", 0 0, L_0x555556cbd830;  alias, 1 drivers
v0x555556c08800_0 .net "i_op", 4 0, L_0x555556cbd6f0;  alias, 1 drivers
v0x555556c05820_0 .net "o_addr_src_ID", 0 0, L_0x555556cb6e60;  alias, 1 drivers
v0x555556c058e0_0 .net "o_alu_op", 1 0, L_0x555556cb6a40;  alias, 1 drivers
v0x555556c029a0_0 .net "o_alu_src_ID", 0 0, L_0x555556cb3a70;  alias, 1 drivers
v0x555556c02a40_0 .net "o_branch_ID", 0 0, L_0x555556cb0600;  alias, 1 drivers
v0x555556c02b00_0 .net "o_fence_ID", 0 0, L_0x555556cb7650;  alias, 1 drivers
v0x555556bffb20_0 .net "o_imm_src_ID", 2 0, L_0x555556cb4c90;  alias, 1 drivers
v0x555556bffbe0_0 .net "o_jump_ID", 0 0, L_0x555556cb0330;  alias, 1 drivers
v0x555556bffca0_0 .net "o_mem_write_ID", 0 0, L_0x555556cb2200;  alias, 1 drivers
v0x555556bfcca0_0 .net "o_reg_write_ID", 0 0, L_0x555556cb1740;  alias, 1 drivers
v0x555556bfcd60_0 .net "o_result_src_ID", 1 0, L_0x555556cb2390;  alias, 1 drivers
L_0x555556cb0200 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b7018;
L_0x555556cb0330 .functor MUXZ 1, L_0x7b2f017b70a8, L_0x7b2f017b7060, L_0x555556cb0200, C4<>;
L_0x555556cb04c0 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b70f0;
L_0x555556cb0600 .functor MUXZ 1, L_0x7b2f017b7180, L_0x7b2f017b7138, L_0x555556cb04c0, C4<>;
L_0x555556cb07c0 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b71c8;
L_0x555556cb08b0 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b7210;
L_0x555556cb0a80 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b7258;
L_0x555556cb0c30 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b72a0;
L_0x555556cb0e80 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b72e8;
L_0x555556cb1080 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b7330;
L_0x555556cb1290 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b7378;
L_0x555556cb14d0 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b73c0;
L_0x555556cb1740 .functor MUXZ 1, L_0x7b2f017b7450, L_0x7b2f017b7408, L_0x555556cb1630, C4<>;
L_0x555556cb19e0 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b7498;
L_0x555556cb1b50 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b7528;
L_0x555556cb1e50 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b75b8;
L_0x555556cb1fd0 .functor MUXZ 2, L_0x7b2f017b7648, L_0x7b2f017b7600, L_0x555556cb1e50, C4<>;
L_0x555556cb2160 .functor MUXZ 2, L_0x555556cb1fd0, L_0x7b2f017b7570, L_0x555556cb1b50, C4<>;
L_0x555556cb2390 .functor MUXZ 2, L_0x555556cb2160, L_0x7b2f017b74e0, L_0x555556cb19e0, C4<>;
L_0x555556cb2520 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b7690;
L_0x555556cb2200 .functor MUXZ 1, L_0x7b2f017b7720, L_0x7b2f017b76d8, L_0x555556cb2520, C4<>;
L_0x555556cb27b0 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b7768;
L_0x555556cb2960 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b77b0;
L_0x555556cb2b40 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b77f8;
L_0x555556cb2e10 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b7840;
L_0x555556cb3070 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b7888;
L_0x555556cb3300 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b78d0;
L_0x555556cb3780 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b7918;
L_0x555556cb3a70 .functor MUXZ 1, L_0x7b2f017b79a8, L_0x7b2f017b7960, L_0x555556cb3960, C4<>;
L_0x555556cb3c00 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b79f0;
L_0x555556cb3df0 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b7a80;
L_0x555556cb3ee0 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b7b10;
L_0x555556cb40e0 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b7ba0;
L_0x555556cb41d0 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b7c30;
L_0x555556cb43e0 .functor MUXZ 3, L_0x7b2f017b7cc0, L_0x7b2f017b7c78, L_0x555556cb41d0, C4<>;
L_0x555556cb4570 .functor MUXZ 3, L_0x555556cb43e0, L_0x7b2f017b7be8, L_0x555556cb40e0, C4<>;
L_0x555556cb4830 .functor MUXZ 3, L_0x555556cb4570, L_0x7b2f017b7b58, L_0x555556cb3ee0, C4<>;
L_0x555556cb49c0 .functor MUXZ 3, L_0x555556cb4830, L_0x7b2f017b7ac8, L_0x555556cb3df0, C4<>;
L_0x555556cb4c90 .functor MUXZ 3, L_0x555556cb49c0, L_0x7b2f017b7a38, L_0x555556cb3c00, C4<>;
L_0x555556cb4e20 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b7d08;
L_0x555556cb5060 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b7d98;
L_0x555556cb5510 .cmp/ne 3, L_0x555556cbd790, L_0x7b2f017b7de0;
L_0x555556cb58f0 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b7e70;
L_0x555556cb5bd0 .cmp/eq 3, L_0x555556cbd790, L_0x7b2f017b7f00;
L_0x555556cb5f40 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b7f90;
L_0x555556cb5fe0 .cmp/ne 3, L_0x555556cbd790, L_0x7b2f017b7fd8;
L_0x555556cb6400 .functor MUXZ 2, L_0x7b2f017b8068, L_0x7b2f017b8020, L_0x555556cb6250, C4<>;
L_0x555556cb6590 .functor MUXZ 2, L_0x555556cb6400, L_0x7b2f017b7f48, L_0x555556cb5e30, C4<>;
L_0x555556cb68b0 .functor MUXZ 2, L_0x555556cb6590, L_0x7b2f017b7e28, L_0x555556cb5760, C4<>;
L_0x555556cb6a40 .functor MUXZ 2, L_0x555556cb68b0, L_0x7b2f017b7d50, L_0x555556cb4e20, C4<>;
L_0x555556cb6d70 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b80b0;
L_0x555556cb6e60 .functor MUXZ 1, L_0x7b2f017b8140, L_0x7b2f017b80f8, L_0x555556cb6d70, C4<>;
L_0x555556cb7150 .cmp/eq 5, L_0x555556cbd6f0, L_0x7b2f017b8188;
L_0x555556cb7650 .functor MUXZ 1, L_0x7b2f017b8218, L_0x7b2f017b81d0, L_0x555556cb7150, C4<>;
S_0x555556be29f0 .scope module, "U_DATAPATH" "datapath" 5 99, 9 30 0, S_0x555556aedd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_pc_src_EX";
    .port_info 3 /INPUT 1 "i_jump_ID";
    .port_info 4 /INPUT 1 "i_branch_ID";
    .port_info 5 /INPUT 1 "i_reg_write_ID";
    .port_info 6 /INPUT 2 "i_result_src_ID";
    .port_info 7 /INPUT 1 "i_mem_write_ID";
    .port_info 8 /INPUT 5 "i_alu_ctrl_ID";
    .port_info 9 /INPUT 1 "i_alu_src_ID";
    .port_info 10 /INPUT 1 "i_addr_src_ID";
    .port_info 11 /INPUT 3 "i_imm_src_ID";
    .port_info 12 /INPUT 1 "i_fence_ID";
    .port_info 13 /INPUT 32 "i_instr_IF";
    .port_info 14 /INPUT 32 "i_read_data_M";
    .port_info 15 /OUTPUT 1 "o_jump_EX";
    .port_info 16 /OUTPUT 1 "o_branch_EX";
    .port_info 17 /OUTPUT 1 "o_zero";
    .port_info 18 /OUTPUT 1 "o_mem_write_M";
    .port_info 19 /OUTPUT 32 "o_write_data_M";
    .port_info 20 /OUTPUT 32 "o_data_addr_M";
    .port_info 21 /OUTPUT 5 "o_op";
    .port_info 22 /OUTPUT 3 "o_funct3";
    .port_info 23 /OUTPUT 1 "o_funct_7_5";
    .port_info 24 /OUTPUT 32 "o_pc_IF";
P_0x555556be2b80 .param/l "DATA_WIDTH" 0 9 31, +C4<00000000000000000000000000100000>;
L_0x555556cbd540 .functor OR 1, v0x555556cafe30_0, L_0x555556cd54a0, C4<0>, C4<0>;
L_0x555556cd4b20 .functor BUFZ 32, v0x555556c22590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555556cd4b90 .functor BUFZ 32, v0x555556c1c950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555556cd4c00 .functor BUFZ 1, v0x555556c22670_0, C4<0>, C4<0>, C4<0>;
v0x555556c912e0_0 .net "alu_ctrl_EX", 4 0, v0x555556a0d170_0;  1 drivers
v0x555556c913c0_0 .net "alu_result_EX", 31 0, v0x555556c8c890_0;  1 drivers
v0x555556c91480_0 .net "alu_result_M", 31 0, v0x555556c22590_0;  1 drivers
v0x555556c91520_0 .net "alu_result_WB", 31 0, v0x555556a40120_0;  1 drivers
v0x555556c91630_0 .net "alu_src_EX", 0 0, v0x555556a0d250_0;  1 drivers
v0x555556c91720_0 .net "clk", 0 0, v0x555556caf120_0;  alias, 1 drivers
v0x555556c918d0_0 .net "flush_EX", 0 0, L_0x555556cd5510;  1 drivers
v0x555556c919c0_0 .net "flush_ID", 0 0, L_0x555556cd54a0;  1 drivers
v0x555556c91a60_0 .net "forward_rs1_EX", 1 0, v0x555556bff8f0_0;  1 drivers
v0x555556c91b00_0 .net "forward_rs2_EX", 1 0, v0x555556bfc830_0;  1 drivers
v0x555556c91bc0_0 .net "i_addr_src_ID", 0 0, L_0x555556cb6e60;  alias, 1 drivers
v0x555556c91c60_0 .net "i_alu_ctrl_ID", 4 0, L_0x555556cbce40;  alias, 1 drivers
v0x555556c91d20_0 .net "i_alu_src_ID", 0 0, L_0x555556cb3a70;  alias, 1 drivers
v0x555556c91dc0_0 .net "i_branch_ID", 0 0, L_0x555556cb0600;  alias, 1 drivers
v0x555556c91e60_0 .net "i_fence_ID", 0 0, L_0x555556cb7650;  alias, 1 drivers
v0x555556c91f50_0 .net "i_imm_src_ID", 2 0, L_0x555556cb4c90;  alias, 1 drivers
v0x555556c920a0_0 .net "i_instr_IF", 31 0, L_0x555556cd6730;  alias, 1 drivers
v0x555556c92270_0 .net "i_jump_ID", 0 0, L_0x555556cb0330;  alias, 1 drivers
v0x555556c92310_0 .net "i_mem_write_ID", 0 0, L_0x555556cb2200;  alias, 1 drivers
v0x555556c923b0_0 .net "i_pc_src_EX", 0 0, L_0x555556cbd230;  alias, 1 drivers
v0x555556c92450_0 .net "i_read_data_M", 31 0, L_0x555556cd81e0;  alias, 1 drivers
v0x555556c924f0_0 .net "i_reg_write_ID", 0 0, L_0x555556cb1740;  alias, 1 drivers
v0x555556c92590_0 .net "i_result_src_ID", 1 0, L_0x555556cb2390;  alias, 1 drivers
v0x555556c92650_0 .net "if_id_rst", 0 0, L_0x555556cbd540;  1 drivers
v0x555556c926f0_0 .net "imm_ex_ID", 31 0, v0x555556a58640_0;  1 drivers
v0x555556c92790_0 .net "imm_ext_EX", 31 0, v0x555556a0eb40_0;  1 drivers
v0x555556c928e0_0 .net "instr_ID", 31 0, v0x555556a301e0_0;  1 drivers
v0x555556c929a0_0 .net "mem_write_EX", 0 0, v0x555556a0ec80_0;  1 drivers
v0x555556c92a40_0 .net "mem_write_M", 0 0, v0x555556c22670_0;  1 drivers
v0x555556c92ae0_0 .net "o_branch_EX", 0 0, v0x555556a0eaa0_0;  alias, 1 drivers
v0x555556c92b80_0 .net "o_data_addr_M", 31 0, L_0x555556cd4b20;  alias, 1 drivers
v0x555556c92c40_0 .net "o_funct3", 2 0, L_0x555556cbd790;  alias, 1 drivers
v0x555556c92d90_0 .net "o_funct_7_5", 0 0, L_0x555556cbd830;  alias, 1 drivers
v0x555556c930d0_0 .net "o_jump_EX", 0 0, v0x555556a0ebe0_0;  alias, 1 drivers
v0x555556c93170_0 .net "o_mem_write_M", 0 0, L_0x555556cd4c00;  alias, 1 drivers
v0x555556c93230_0 .net "o_op", 4 0, L_0x555556cbd6f0;  alias, 1 drivers
v0x555556c932f0_0 .net "o_pc_IF", 31 0, v0x555556c8fc40_0;  alias, 1 drivers
v0x555556c933b0_0 .net "o_write_data_M", 31 0, L_0x555556cd4b90;  alias, 1 drivers
v0x555556c93490_0 .net "o_zero", 0 0, v0x555556c8c950_0;  alias, 1 drivers
v0x555556c93530_0 .net "pc_EX", 31 0, v0x555556a0ed20_0;  1 drivers
v0x555556c935f0_0 .net "pc_ID", 31 0, v0x555556a35f50_0;  1 drivers
v0x555556c936b0_0 .net "pc_plus4_WB", 31 0, v0x555556a401e0_0;  1 drivers
v0x555556c93770_0 .net "pc_target_EX", 31 0, L_0x555556cbdaf0;  1 drivers
v0x555556c93830_0 .net "pc_target_M", 31 0, v0x555556c1f710_0;  1 drivers
v0x555556c93940_0 .net "pc_target_WB", 31 0, v0x555556a402c0_0;  1 drivers
v0x555556c93a00_0 .net "pcplus4_EX", 31 0, v0x555556a0edc0_0;  1 drivers
v0x555556c93af0_0 .net "pcplus4_ID", 31 0, v0x555556a36040_0;  1 drivers
v0x555556c93c00_0 .net "pcplus4_IF", 31 0, L_0x555556cbd3e0;  1 drivers
v0x555556c93cc0_0 .net "pcplus4_M", 31 0, v0x555556c1f630_0;  1 drivers
v0x555556c93dd0_0 .net "rd_EX", 3 0, v0x555556a0ee80_0;  1 drivers
v0x555556c93e90_0 .net "rd_ID", 3 0, L_0x555556cbd8d0;  1 drivers
v0x555556c93fa0_0 .net "rd_M", 3 0, v0x555556c1f7f0_0;  1 drivers
v0x555556c94060_0 .net "rd_WB", 3 0, v0x555556a403a0_0;  1 drivers
v0x555556c941b0_0 .net "read_data_WB", 31 0, v0x555556a48f00_0;  1 drivers
v0x555556c94270_0 .net "reg_write_EX", 0 0, v0x555556a17620_0;  1 drivers
v0x555556c94360_0 .net "reg_write_M", 0 0, v0x555556c1c7b0_0;  1 drivers
v0x555556c94400_0 .net "reg_write_WB", 0 0, v0x555556a48fc0_0;  1 drivers
v0x555556c94530_0 .net "result_WB", 31 0, v0x555556c911c0_0;  1 drivers
v0x555556c945f0_0 .net "result_src_EX", 1 0, v0x555556a176c0_0;  1 drivers
v0x555556c946b0_0 .net "result_src_M", 1 0, v0x555556c1c870_0;  1 drivers
v0x555556c94770_0 .net "result_src_WB", 1 0, v0x555556a49060_0;  1 drivers
v0x555556c94880_0 .net "rs1Addr_EX", 3 0, v0x555556a177b0_0;  1 drivers
v0x555556c94990_0 .net "rs1Addr_ID", 3 0, L_0x555556cbd970;  1 drivers
v0x555556c94a50_0 .net "rs1_EX", 31 0, v0x555556a17870_0;  1 drivers
v0x555556c94b10_0 .net "rs1_ID", 31 0, v0x555556a67350_0;  1 drivers
v0x555556c94fc0_0 .net "rs2Addr_EX", 3 0, v0x555556a17930_0;  1 drivers
v0x555556c95060_0 .net "rs2Addr_ID", 3 0, L_0x555556cbda50;  1 drivers
v0x555556c95100_0 .net "rs2_EX", 31 0, v0x555556a17a20_0;  1 drivers
v0x555556c951a0_0 .net "rs2_ID", 31 0, v0x555556a67410_0;  1 drivers
v0x555556c95240_0 .net "rst", 0 0, v0x555556cafe30_0;  alias, 1 drivers
v0x555556c95370_0 .net "stall_ID", 0 0, L_0x555556cd5430;  1 drivers
v0x555556c95410_0 .net "stall_IF", 0 0, L_0x555556cd5370;  1 drivers
v0x555556c954b0_0 .net "write_data_EX", 31 0, v0x5555569860e0_0;  1 drivers
v0x555556c955e0_0 .net "write_data_M", 31 0, v0x555556c1c950_0;  1 drivers
L_0x555556cbd450 .reduce/nor L_0x555556cd5370;
S_0x555556bdfb70 .scope module, "U_EX_MEM" "ex_mem" 9 247, 10 21 0, S_0x555556be29f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_alu_result_EX";
    .port_info 2 /INPUT 32 "i_write_data_EX";
    .port_info 3 /INPUT 32 "i_pc_plus4_EX";
    .port_info 4 /INPUT 4 "i_rd_EX";
    .port_info 5 /INPUT 1 "i_reg_write_EX";
    .port_info 6 /INPUT 2 "i_result_src_EX";
    .port_info 7 /INPUT 1 "i_mem_write_EX";
    .port_info 8 /INPUT 32 "i_pc_target_EX";
    .port_info 9 /OUTPUT 32 "o_alu_result_M";
    .port_info 10 /OUTPUT 32 "o_write_data_M";
    .port_info 11 /OUTPUT 32 "o_pc_plus4_M";
    .port_info 12 /OUTPUT 4 "o_rd_M";
    .port_info 13 /OUTPUT 1 "o_reg_write_M";
    .port_info 14 /OUTPUT 2 "o_result_src_M";
    .port_info 15 /OUTPUT 1 "o_mem_write_M";
    .port_info 16 /OUTPUT 32 "o_pc_target_M";
P_0x555556a0f960 .param/l "DATA_WIDTH" 0 10 21, +C4<00000000000000000000000000100000>;
P_0x555556a0f9a0 .param/l "REG_WIDTH" 0 10 22, +C4<00000000000000000000000000000100>;
v0x555556bd9e70_0 .net "clk", 0 0, v0x555556caf120_0;  alias, 1 drivers
v0x555556bd9f30_0 .net "i_alu_result_EX", 31 0, v0x555556c8c890_0;  alias, 1 drivers
v0x555556bda010_0 .net "i_mem_write_EX", 0 0, v0x555556a0ec80_0;  alias, 1 drivers
v0x555556bd7020_0 .net "i_pc_plus4_EX", 31 0, v0x555556a0edc0_0;  alias, 1 drivers
v0x555556bd7100_0 .net "i_pc_target_EX", 31 0, L_0x555556cbdaf0;  alias, 1 drivers
v0x555556c25330_0 .net "i_rd_EX", 3 0, v0x555556a0ee80_0;  alias, 1 drivers
v0x555556c25410_0 .net "i_reg_write_EX", 0 0, v0x555556a17620_0;  alias, 1 drivers
v0x555556c254d0_0 .net "i_result_src_EX", 1 0, v0x555556a176c0_0;  alias, 1 drivers
v0x555556c224b0_0 .net "i_write_data_EX", 31 0, v0x5555569860e0_0;  alias, 1 drivers
v0x555556c22590_0 .var "o_alu_result_M", 31 0;
v0x555556c22670_0 .var "o_mem_write_M", 0 0;
v0x555556c1f630_0 .var "o_pc_plus4_M", 31 0;
v0x555556c1f710_0 .var "o_pc_target_M", 31 0;
v0x555556c1f7f0_0 .var "o_rd_M", 3 0;
v0x555556c1c7b0_0 .var "o_reg_write_M", 0 0;
v0x555556c1c870_0 .var "o_result_src_M", 1 0;
v0x555556c1c950_0 .var "o_write_data_M", 31 0;
E_0x5555569aa4b0 .event posedge, v0x555556bd9e70_0;
S_0x555556c19970 .scope module, "U_HAZARD_UNIT" "hazard_unit" 9 301, 11 21 0, S_0x555556be29f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_rs1Addr_ID";
    .port_info 1 /INPUT 4 "i_rs2Addr_ID";
    .port_info 2 /INPUT 4 "i_rdAddr_EX";
    .port_info 3 /INPUT 4 "i_rs1Addr_EX";
    .port_info 4 /INPUT 4 "i_rs2Addr_EX";
    .port_info 5 /INPUT 1 "i_pcSrc_EX";
    .port_info 6 /INPUT 2 "i_result_src_EX";
    .port_info 7 /INPUT 4 "i_rdAddr_M";
    .port_info 8 /INPUT 1 "i_reg_write_M";
    .port_info 9 /INPUT 4 "i_rdAddr_WB";
    .port_info 10 /INPUT 1 "i_reg_write_WB";
    .port_info 11 /OUTPUT 1 "o_stall_IF";
    .port_info 12 /OUTPUT 1 "o_stall_ID";
    .port_info 13 /OUTPUT 1 "o_flush_EX";
    .port_info 14 /OUTPUT 1 "o_flush_ID";
    .port_info 15 /OUTPUT 2 "o_forward_rs1_EX";
    .port_info 16 /OUTPUT 2 "o_forward_rs2_EX";
P_0x555556c19b20 .param/l "REG_WIDTH" 0 11 22, +C4<00000000000000000000000000000100>;
L_0x555556cd5070 .functor OR 2, L_0x555556cd4da0, L_0x555556cd4f30, C4<00>, C4<00>;
L_0x555556cd5180 .functor AND 2, v0x555556a176c0_0, L_0x555556cd5070, C4<11>, C4<11>;
L_0x555556cd5370 .functor BUFZ 1, L_0x555556cd5280, C4<0>, C4<0>, C4<0>;
L_0x555556cd5430 .functor BUFZ 1, L_0x555556cd5280, C4<0>, C4<0>, C4<0>;
L_0x555556cd54a0 .functor BUFZ 1, L_0x555556cbd230, C4<0>, C4<0>, C4<0>;
L_0x555556cd5510 .functor OR 1, L_0x555556cd5280, L_0x555556cbd230, C4<0>, C4<0>;
v0x555556c13c30_0 .net *"_ivl_0", 0 0, L_0x555556cd4c70;  1 drivers
L_0x7b2f017b90b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556c13d10_0 .net *"_ivl_11", 0 0, L_0x7b2f017b90b8;  1 drivers
v0x555556c13df0_0 .net *"_ivl_12", 1 0, L_0x555556cd5070;  1 drivers
v0x555556c10db0_0 .net *"_ivl_14", 1 0, L_0x555556cd5180;  1 drivers
v0x555556c10e90_0 .net *"_ivl_2", 1 0, L_0x555556cd4da0;  1 drivers
L_0x7b2f017b9070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556c10fc0_0 .net *"_ivl_5", 0 0, L_0x7b2f017b9070;  1 drivers
v0x555556c0df30_0 .net *"_ivl_6", 0 0, L_0x555556cd4e90;  1 drivers
v0x555556c0dff0_0 .net *"_ivl_8", 1 0, L_0x555556cd4f30;  1 drivers
v0x555556c0e0d0_0 .net "i_pcSrc_EX", 0 0, L_0x555556cbd230;  alias, 1 drivers
v0x555556c08230_0 .net "i_rdAddr_EX", 3 0, v0x555556a0ee80_0;  alias, 1 drivers
v0x555556c082d0_0 .net "i_rdAddr_M", 3 0, v0x555556c1f7f0_0;  alias, 1 drivers
v0x555556c083a0_0 .net "i_rdAddr_WB", 3 0, v0x555556a403a0_0;  alias, 1 drivers
v0x555556c08460_0 .net "i_reg_write_M", 0 0, v0x555556c1c7b0_0;  alias, 1 drivers
v0x555556c053b0_0 .net "i_reg_write_WB", 0 0, v0x555556a48fc0_0;  alias, 1 drivers
v0x555556c05450_0 .net "i_result_src_EX", 1 0, v0x555556a176c0_0;  alias, 1 drivers
v0x555556c05540_0 .net "i_rs1Addr_EX", 3 0, v0x555556a177b0_0;  alias, 1 drivers
v0x555556c05600_0 .net "i_rs1Addr_ID", 3 0, L_0x555556cbd970;  alias, 1 drivers
v0x555556c02680_0 .net "i_rs2Addr_EX", 3 0, v0x555556a17930_0;  alias, 1 drivers
v0x555556c02760_0 .net "i_rs2Addr_ID", 3 0, L_0x555556cbda50;  alias, 1 drivers
v0x555556bff6b0_0 .net "load_hazard_detect", 0 0, L_0x555556cd5280;  1 drivers
v0x555556bff770_0 .net "o_flush_EX", 0 0, L_0x555556cd5510;  alias, 1 drivers
v0x555556bff830_0 .net "o_flush_ID", 0 0, L_0x555556cd54a0;  alias, 1 drivers
v0x555556bff8f0_0 .var "o_forward_rs1_EX", 1 0;
v0x555556bfc830_0 .var "o_forward_rs2_EX", 1 0;
v0x555556bfc910_0 .net "o_stall_ID", 0 0, L_0x555556cd5430;  alias, 1 drivers
v0x555556bfc9d0_0 .net "o_stall_IF", 0 0, L_0x555556cd5370;  alias, 1 drivers
E_0x555556c663b0/0 .event anyedge, v0x555556c02680_0, v0x555556c1f7f0_0, v0x555556c1c7b0_0, v0x555556c083a0_0;
E_0x555556c663b0/1 .event anyedge, v0x555556c053b0_0;
E_0x555556c663b0 .event/or E_0x555556c663b0/0, E_0x555556c663b0/1;
E_0x555556c16d10/0 .event anyedge, v0x555556c05540_0, v0x555556c1f7f0_0, v0x555556c1c7b0_0, v0x555556c083a0_0;
E_0x555556c16d10/1 .event anyedge, v0x555556c053b0_0;
E_0x555556c16d10 .event/or E_0x555556c16d10/0, E_0x555556c16d10/1;
L_0x555556cd4c70 .cmp/eq 4, L_0x555556cbd970, v0x555556a0ee80_0;
L_0x555556cd4da0 .concat [ 1 1 0 0], L_0x555556cd4c70, L_0x7b2f017b9070;
L_0x555556cd4e90 .cmp/eq 4, L_0x555556cbda50, v0x555556a0ee80_0;
L_0x555556cd4f30 .concat [ 1 1 0 0], L_0x555556cd4e90, L_0x7b2f017b90b8;
L_0x555556cd5280 .part L_0x555556cd5180, 0, 1;
S_0x5555569c3b70 .scope module, "U_ID_EX" "id_ex" 9 193, 12 21 0, S_0x555556be29f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "i_rd_ID";
    .port_info 2 /INPUT 32 "i_rs1_ID";
    .port_info 3 /INPUT 32 "i_rs2_ID";
    .port_info 4 /INPUT 32 "i_imm_ex_ID";
    .port_info 5 /INPUT 4 "i_rs1Addr_ID";
    .port_info 6 /INPUT 4 "i_rs2Addr_ID";
    .port_info 7 /INPUT 32 "i_pc_ID";
    .port_info 8 /INPUT 32 "i_pc_plus4_ID";
    .port_info 9 /INPUT 1 "i_jump_ID";
    .port_info 10 /INPUT 1 "i_branch_ID";
    .port_info 11 /INPUT 1 "i_reg_write_ID";
    .port_info 12 /INPUT 2 "i_result_src_ID";
    .port_info 13 /INPUT 1 "i_mem_write_ID";
    .port_info 14 /INPUT 5 "i_alu_ctrl_ID";
    .port_info 15 /INPUT 1 "i_alu_src_ID";
    .port_info 16 /INPUT 1 "i_clear";
    .port_info 17 /OUTPUT 4 "o_rd_EX";
    .port_info 18 /OUTPUT 32 "o_rs1_EX";
    .port_info 19 /OUTPUT 32 "o_rs2_EX";
    .port_info 20 /OUTPUT 32 "o_imm_ex_EX";
    .port_info 21 /OUTPUT 4 "o_rs1Addr_EX";
    .port_info 22 /OUTPUT 4 "o_rs2Addr_EX";
    .port_info 23 /OUTPUT 32 "o_pc_EX";
    .port_info 24 /OUTPUT 32 "o_pc_plus4_EX";
    .port_info 25 /OUTPUT 1 "o_jump_EX";
    .port_info 26 /OUTPUT 1 "o_branch_EX";
    .port_info 27 /OUTPUT 1 "o_reg_write_EX";
    .port_info 28 /OUTPUT 2 "o_result_src_EX";
    .port_info 29 /OUTPUT 1 "o_mem_write_EX";
    .port_info 30 /OUTPUT 5 "o_alu_ctrl_EX";
    .port_info 31 /OUTPUT 1 "o_alu_src_EX";
P_0x555556c621a0 .param/l "DATA_WIDTH" 0 12 22, +C4<00000000000000000000000000100000>;
P_0x555556c621e0 .param/l "REG_WIDTH" 0 12 23, +C4<00000000000000000000000000000100>;
v0x5555569e8fa0_0 .net "clk", 0 0, v0x555556caf120_0;  alias, 1 drivers
v0x5555569e9070_0 .net "i_alu_ctrl_ID", 4 0, L_0x555556cbce40;  alias, 1 drivers
v0x5555569e9160_0 .net "i_alu_src_ID", 0 0, L_0x555556cb3a70;  alias, 1 drivers
v0x555556a007f0_0 .net "i_branch_ID", 0 0, L_0x555556cb0600;  alias, 1 drivers
v0x555556a008e0_0 .net "i_clear", 0 0, L_0x555556cd5510;  alias, 1 drivers
v0x555556a009d0_0 .net "i_imm_ex_ID", 31 0, v0x555556a58640_0;  alias, 1 drivers
v0x555556a00a70_0 .net "i_jump_ID", 0 0, L_0x555556cb0330;  alias, 1 drivers
v0x555556a00b60_0 .net "i_mem_write_ID", 0 0, L_0x555556cb2200;  alias, 1 drivers
v0x555556a07030_0 .net "i_pc_ID", 31 0, v0x555556a35f50_0;  alias, 1 drivers
v0x555556a070f0_0 .net "i_pc_plus4_ID", 31 0, v0x555556a36040_0;  alias, 1 drivers
v0x555556a071d0_0 .net "i_rd_ID", 3 0, L_0x555556cbd8d0;  alias, 1 drivers
v0x555556a072b0_0 .net "i_reg_write_ID", 0 0, L_0x555556cb1740;  alias, 1 drivers
v0x555556a07350_0 .net "i_result_src_ID", 1 0, L_0x555556cb2390;  alias, 1 drivers
v0x555556a07460_0 .net "i_rs1Addr_ID", 3 0, L_0x555556cbd970;  alias, 1 drivers
v0x555556a0ce20_0 .net "i_rs1_ID", 31 0, v0x555556a67350_0;  alias, 1 drivers
v0x555556a0cee0_0 .net "i_rs2Addr_ID", 3 0, L_0x555556cbda50;  alias, 1 drivers
v0x555556a0cfa0_0 .net "i_rs2_ID", 31 0, v0x555556a67410_0;  alias, 1 drivers
v0x555556a0d170_0 .var "o_alu_ctrl_EX", 4 0;
v0x555556a0d250_0 .var "o_alu_src_EX", 0 0;
v0x555556a0eaa0_0 .var "o_branch_EX", 0 0;
v0x555556a0eb40_0 .var "o_imm_ex_EX", 31 0;
v0x555556a0ebe0_0 .var "o_jump_EX", 0 0;
v0x555556a0ec80_0 .var "o_mem_write_EX", 0 0;
v0x555556a0ed20_0 .var "o_pc_EX", 31 0;
v0x555556a0edc0_0 .var "o_pc_plus4_EX", 31 0;
v0x555556a0ee80_0 .var "o_rd_EX", 3 0;
v0x555556a17620_0 .var "o_reg_write_EX", 0 0;
v0x555556a176c0_0 .var "o_result_src_EX", 1 0;
v0x555556a177b0_0 .var "o_rs1Addr_EX", 3 0;
v0x555556a17870_0 .var "o_rs1_EX", 31 0;
v0x555556a17930_0 .var "o_rs2Addr_EX", 3 0;
v0x555556a17a20_0 .var "o_rs2_EX", 31 0;
S_0x555556a29530 .scope module, "U_IF_ID" "if_id" 9 160, 13 21 0, S_0x555556be29f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i_flush_ID";
    .port_info 2 /INPUT 1 "i_stall_ID";
    .port_info 3 /INPUT 32 "i_pc_IF";
    .port_info 4 /OUTPUT 32 "o_pc_ID";
    .port_info 5 /INPUT 32 "i_pcplus4_IF";
    .port_info 6 /OUTPUT 32 "o_pcplus4_ID";
    .port_info 7 /INPUT 32 "i_instr_IF";
    .port_info 8 /OUTPUT 32 "o_instr_ID";
P_0x5555569c3d80 .param/l "DATA_WIDTH" 0 13 22, +C4<00000000000000000000000000100000>;
P_0x5555569c3dc0 .param/l "REG_WIDTH" 0 13 23, +C4<00000000000000000000000000000100>;
v0x555556a298c0_0 .net "clk", 0 0, v0x555556caf120_0;  alias, 1 drivers
v0x555556a2fdb0_0 .net "i_flush_ID", 0 0, L_0x555556cbd540;  alias, 1 drivers
v0x555556a2fe70_0 .net "i_instr_IF", 31 0, L_0x555556cd6730;  alias, 1 drivers
v0x555556a2ff30_0 .net "i_pc_IF", 31 0, v0x555556c8fc40_0;  alias, 1 drivers
v0x555556a30010_0 .net "i_pcplus4_IF", 31 0, L_0x555556cbd3e0;  alias, 1 drivers
v0x555556a30140_0 .net "i_stall_ID", 0 0, L_0x555556cd5430;  alias, 1 drivers
v0x555556a301e0_0 .var "o_instr_ID", 31 0;
v0x555556a35f50_0 .var "o_pc_ID", 31 0;
v0x555556a36040_0 .var "o_pcplus4_ID", 31 0;
S_0x555556a36210 .scope module, "U_MEM_WB" "mem_wb" 9 273, 14 21 0, S_0x555556be29f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_alu_result_M";
    .port_info 2 /INPUT 32 "i_read_data_M";
    .port_info 3 /INPUT 32 "i_pc_target_M";
    .port_info 4 /INPUT 32 "i_pc_plus4_M";
    .port_info 5 /INPUT 4 "i_rd_M";
    .port_info 6 /INPUT 1 "i_reg_write_M";
    .port_info 7 /INPUT 2 "i_result_src_M";
    .port_info 8 /OUTPUT 32 "o_alu_result_WB";
    .port_info 9 /OUTPUT 32 "o_read_data_WB";
    .port_info 10 /OUTPUT 32 "o_pc_target_WB";
    .port_info 11 /OUTPUT 32 "o_pc_plus4_WB";
    .port_info 12 /OUTPUT 4 "o_rd_WB";
    .port_info 13 /OUTPUT 1 "o_reg_write_WB";
    .port_info 14 /OUTPUT 2 "o_result_src_WB";
P_0x555556a37c40 .param/l "DATA_WIDTH" 0 14 21, +C4<00000000000000000000000000100000>;
P_0x555556a37c80 .param/l "REG_WIDTH" 0 14 22, +C4<00000000000000000000000000000100>;
v0x555556a37ff0_0 .net "clk", 0 0, v0x555556caf120_0;  alias, 1 drivers
v0x555556a3a830_0 .net "i_alu_result_M", 31 0, v0x555556c22590_0;  alias, 1 drivers
v0x555556a3a920_0 .net "i_pc_plus4_M", 31 0, v0x555556c1f630_0;  alias, 1 drivers
v0x555556a3aa20_0 .net "i_pc_target_M", 31 0, v0x555556c1f710_0;  alias, 1 drivers
v0x555556a3aaf0_0 .net "i_rd_M", 3 0, v0x555556c1f7f0_0;  alias, 1 drivers
v0x555556a3ac30_0 .net "i_read_data_M", 31 0, L_0x555556cd81e0;  alias, 1 drivers
v0x555556a3ff70_0 .net "i_reg_write_M", 0 0, v0x555556c1c7b0_0;  alias, 1 drivers
v0x555556a40060_0 .net "i_result_src_M", 1 0, v0x555556c1c870_0;  alias, 1 drivers
v0x555556a40120_0 .var "o_alu_result_WB", 31 0;
v0x555556a401e0_0 .var "o_pc_plus4_WB", 31 0;
v0x555556a402c0_0 .var "o_pc_target_WB", 31 0;
v0x555556a403a0_0 .var "o_rd_WB", 3 0;
v0x555556a48f00_0 .var "o_read_data_WB", 31 0;
v0x555556a48fc0_0 .var "o_reg_write_WB", 0 0;
v0x555556a49060_0 .var "o_result_src_WB", 1 0;
S_0x555556a9af70 .scope module, "U_STAGE_DECODE" "stage_decode" 9 173, 15 24 0, S_0x555556be29f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i_rst_ID";
    .port_info 2 /INPUT 32 "i_instr_ID";
    .port_info 3 /INPUT 32 "i_data_WB";
    .port_info 4 /INPUT 4 "i_rd_WB";
    .port_info 5 /INPUT 1 "i_write_en_WB";
    .port_info 6 /INPUT 3 "i_imm_src_ID";
    .port_info 7 /OUTPUT 5 "o_op";
    .port_info 8 /OUTPUT 3 "o_funct3";
    .port_info 9 /OUTPUT 1 "o_funct_7_5";
    .port_info 10 /OUTPUT 4 "o_rd_ID";
    .port_info 11 /OUTPUT 32 "o_rs1_ID";
    .port_info 12 /OUTPUT 32 "o_rs2_ID";
    .port_info 13 /OUTPUT 4 "o_rs1Addr_ID";
    .port_info 14 /OUTPUT 4 "o_rs2Addr_ID";
    .port_info 15 /OUTPUT 32 "o_imm_ex_ID";
v0x555556a6da80_0 .net "clk", 0 0, v0x555556caf120_0;  alias, 1 drivers
v0x555556a6db40_0 .net "i_data_WB", 31 0, v0x555556c911c0_0;  alias, 1 drivers
v0x555556a6dc00_0 .net "i_imm_src_ID", 2 0, L_0x555556cb4c90;  alias, 1 drivers
v0x555556a6dca0_0 .net "i_instr_ID", 31 0, v0x555556a301e0_0;  alias, 1 drivers
v0x555556a6dd40_0 .net "i_rd_WB", 3 0, v0x555556a403a0_0;  alias, 1 drivers
v0x555556a6de50_0 .net "i_rst_ID", 0 0, v0x555556cafe30_0;  alias, 1 drivers
v0x555556a70180_0 .net "i_write_en_WB", 0 0, v0x555556a48fc0_0;  alias, 1 drivers
v0x555556a70220_0 .net "o_funct3", 2 0, L_0x555556cbd790;  alias, 1 drivers
v0x555556a702c0_0 .net "o_funct_7_5", 0 0, L_0x555556cbd830;  alias, 1 drivers
v0x555556a703f0_0 .net "o_imm_ex_ID", 31 0, v0x555556a58640_0;  alias, 1 drivers
v0x555556a704b0_0 .net "o_op", 4 0, L_0x555556cbd6f0;  alias, 1 drivers
v0x555556a73c30_0 .net "o_rd_ID", 3 0, L_0x555556cbd8d0;  alias, 1 drivers
v0x555556a73cf0_0 .net "o_rs1Addr_ID", 3 0, L_0x555556cbd970;  alias, 1 drivers
v0x555556a73de0_0 .net "o_rs1_ID", 31 0, v0x555556a67350_0;  alias, 1 drivers
v0x555556a73ef0_0 .net "o_rs2Addr_ID", 3 0, L_0x555556cbda50;  alias, 1 drivers
v0x555556a74000_0 .net "o_rs2_ID", 31 0, v0x555556a67410_0;  alias, 1 drivers
L_0x555556cbd650 .part v0x555556a301e0_0, 7, 25;
L_0x555556cbd6f0 .part v0x555556a301e0_0, 2, 5;
L_0x555556cbd790 .part v0x555556a301e0_0, 12, 3;
L_0x555556cbd830 .part v0x555556a301e0_0, 30, 1;
L_0x555556cbd8d0 .part v0x555556a301e0_0, 7, 4;
L_0x555556cbd970 .part v0x555556a301e0_0, 15, 4;
L_0x555556cbda50 .part v0x555556a301e0_0, 20, 4;
S_0x555556a9b190 .scope module, "U_EXTEND_UNIT" "extend_unit" 15 76, 16 24 0, S_0x555556a9af70;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "i_imm_ID";
    .port_info 1 /INPUT 3 "i_imm_src_ID";
    .port_info 2 /OUTPUT 32 "o_imm_ex_ID";
v0x555556a49300_0 .net "i_imm_ID", 24 0, L_0x555556cbd650;  1 drivers
v0x555556a58510_0 .net "i_imm_src_ID", 2 0, L_0x555556cb4c90;  alias, 1 drivers
v0x555556a58640_0 .var "o_imm_ex_ID", 31 0;
E_0x555556a380d0 .event anyedge, v0x555556a49300_0, v0x555556bffb20_0;
S_0x555556a58740 .scope module, "U_REGISTER_FILE" "register_file" 15 86, 17 21 0, S_0x555556a9af70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i_rst_ID";
    .port_info 2 /INPUT 1 "i_write_en_WB";
    .port_info 3 /INPUT 32 "i_data_WB";
    .port_info 4 /INPUT 4 "i_rd_WB";
    .port_info 5 /INPUT 32 "i_instr_ID";
    .port_info 6 /OUTPUT 32 "o_rs1_ID";
    .port_info 7 /OUTPUT 32 "o_rs2_ID";
P_0x555556bbe880 .param/l "DATA_WIDTH" 0 17 22, +C4<00000000000000000000000000100000>;
P_0x555556bbe8c0 .param/l "INDEX_WIDTH" 0 17 24, +C4<00000000000000000000000000000100>;
P_0x555556bbe900 .param/l "NUM_REGS" 0 17 23, +C4<00000000000000000000000000010000>;
v0x555556a605f0_0 .net "clk", 0 0, v0x555556caf120_0;  alias, 1 drivers
v0x555556a606b0_0 .net "i_data_WB", 31 0, v0x555556c911c0_0;  alias, 1 drivers
v0x555556a60790_0 .net "i_instr_ID", 31 0, v0x555556a301e0_0;  alias, 1 drivers
v0x555556a60890_0 .net "i_rd_WB", 3 0, v0x555556a403a0_0;  alias, 1 drivers
v0x555556a67150_0 .net "i_rst_ID", 0 0, v0x555556cafe30_0;  alias, 1 drivers
v0x555556a67260_0 .net "i_write_en_WB", 0 0, v0x555556a48fc0_0;  alias, 1 drivers
v0x555556a67350_0 .var "o_rs1_ID", 31 0;
v0x555556a67410_0 .var "o_rs2_ID", 31 0;
v0x555556a674b0 .array "registers", 0 15, 31 0;
E_0x555556a5a170 .event negedge, v0x555556bd9e70_0;
S_0x555556a5a1d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 17 61, 17 61 0, S_0x555556a58740;
 .timescale 0 0;
v0x555556a604f0_0 .var/i "i", 31 0;
S_0x555556a7dc50 .scope module, "U_STAGE_EXECUTE" "stage_execute" 9 229, 18 21 0, S_0x555556be29f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_rd1_EX";
    .port_info 1 /INPUT 32 "i_rd2_EX";
    .port_info 2 /INPUT 32 "i_pc_EX";
    .port_info 3 /INPUT 32 "i_imm_ext_EX";
    .port_info 4 /INPUT 1 "i_alu_src_EX";
    .port_info 5 /INPUT 32 "i_result_WB";
    .port_info 6 /INPUT 32 "i_alu_result_M";
    .port_info 7 /INPUT 2 "i_forward_rs1_EX";
    .port_info 8 /INPUT 2 "i_forward_rs2_EX";
    .port_info 9 /INPUT 5 "i_alu_ctrl_EX";
    .port_info 10 /OUTPUT 1 "o_equal_EX";
    .port_info 11 /OUTPUT 32 "o_alu_result_EX";
    .port_info 12 /OUTPUT 32 "o_write_data_EX";
    .port_info 13 /OUTPUT 32 "o_pc_target_EX";
P_0x555556a9b100 .param/l "DATA_WIDTH" 0 18 21, +C4<00000000000000000000000000100000>;
P_0x555556a9b140 .param/l "REG_WIDTH" 0 18 22, +C4<00000000000000000000000000000100>;
v0x555556c8e350_0 .net "i_alu_ctrl_EX", 4 0, v0x555556a0d170_0;  alias, 1 drivers
v0x555556c8e460_0 .net "i_alu_result_M", 31 0, v0x555556c22590_0;  alias, 1 drivers
v0x555556c8e520_0 .net "i_alu_src_EX", 0 0, v0x555556a0d250_0;  alias, 1 drivers
v0x555556c8e5c0_0 .net "i_forward_rs1_EX", 1 0, v0x555556bff8f0_0;  alias, 1 drivers
v0x555556c8e6b0_0 .net "i_forward_rs2_EX", 1 0, v0x555556bfc830_0;  alias, 1 drivers
v0x555556c8e810_0 .net "i_imm_ext_EX", 31 0, v0x555556a0eb40_0;  alias, 1 drivers
v0x555556c8e8d0_0 .net "i_pc_EX", 31 0, v0x555556a0ed20_0;  alias, 1 drivers
v0x555556c8e9e0_0 .net "i_rd1_EX", 31 0, v0x555556a17870_0;  alias, 1 drivers
v0x555556c8eaf0_0 .net "i_rd2_EX", 31 0, v0x555556a17a20_0;  alias, 1 drivers
v0x555556c8ec40_0 .net "i_result_WB", 31 0, v0x555556c911c0_0;  alias, 1 drivers
v0x555556c8ed90_0 .net "o_alu_result_EX", 31 0, v0x555556c8c890_0;  alias, 1 drivers
v0x555556c8ee50_0 .net "o_equal_EX", 0 0, v0x555556c8c950_0;  alias, 1 drivers
v0x555556c8ef40_0 .net "o_pc_target_EX", 31 0, L_0x555556cbdaf0;  alias, 1 drivers
v0x555556c8f050_0 .net "o_write_data_EX", 31 0, v0x5555569860e0_0;  alias, 1 drivers
v0x555556c8f110_0 .net "srcA_EX", 31 0, v0x555556c8dae0_0;  1 drivers
v0x555556c8f1d0_0 .net "srcB_EX", 31 0, L_0x555556cd4960;  1 drivers
S_0x555556a85450 .scope module, "U2_MUX_4X1" "mux_4x1" 18 96, 19 20 0, S_0x555556a7dc50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_sel";
    .port_info 1 /INPUT 32 "i_a";
    .port_info 2 /INPUT 32 "i_b";
    .port_info 3 /INPUT 32 "i_c";
    .port_info 4 /INPUT 32 "i_d";
    .port_info 5 /OUTPUT 32 "o_mux";
v0x555556a857f0_0 .net "i_a", 31 0, v0x555556a17a20_0;  alias, 1 drivers
v0x555556985d40_0 .net "i_b", 31 0, v0x555556c911c0_0;  alias, 1 drivers
v0x555556985e00_0 .net "i_c", 31 0, v0x555556c22590_0;  alias, 1 drivers
o0x7b2f01b4aa18 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555556985ef0_0 .net "i_d", 31 0, o0x7b2f01b4aa18;  0 drivers
v0x555556985fd0_0 .net "i_sel", 1 0, v0x555556bfc830_0;  alias, 1 drivers
v0x5555569860e0_0 .var "o_mux", 31 0;
E_0x555556a85760/0 .event anyedge, v0x555556bfc830_0, v0x555556a17a20_0, v0x555556a606b0_0, v0x555556c22590_0;
E_0x555556a85760/1 .event anyedge, v0x555556985ef0_0;
E_0x555556a85760 .event/or E_0x555556a85760/0, E_0x555556a85760/1;
S_0x555556c69040 .scope module, "U_ALU" "alu" 18 80, 20 20 0, S_0x555556a7dc50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_alu_ctrl_EX";
    .port_info 1 /INPUT 32 "i_rd1_EX";
    .port_info 2 /INPUT 32 "i_rd2_EX";
    .port_info 3 /OUTPUT 32 "o_alu_result_EX";
    .port_info 4 /OUTPUT 1 "o_equal_EX";
P_0x555556c69240 .param/l "ADD" 1 20 44, C4<00011>;
P_0x555556c69280 .param/l "AND" 1 20 41, C4<00000>;
P_0x555556c692c0 .param/l "AUIPC" 1 20 58, C4<10001>;
P_0x555556c69300 .param/l "BEQ" 1 20 51, C4<01010>;
P_0x555556c69340 .param/l "BGE" 1 20 55, C4<01110>;
P_0x555556c69380 .param/l "BGEU" 1 20 56, C4<01111>;
P_0x555556c693c0 .param/l "BLT" 1 20 53, C4<01100>;
P_0x555556c69400 .param/l "BLTU" 1 20 54, C4<01101>;
P_0x555556c69440 .param/l "BNE" 1 20 52, C4<01011>;
P_0x555556c69480 .param/l "EBREAK" 1 20 61, C4<10100>;
P_0x555556c694c0 .param/l "ECALL" 1 20 60, C4<10011>;
P_0x555556c69500 .param/l "FENCE" 1 20 59, C4<10010>;
P_0x555556c69540 .param/l "LUI" 1 20 57, C4<10000>;
P_0x555556c69580 .param/l "OR" 1 20 42, C4<00001>;
P_0x555556c695c0 .param/l "SLL" 1 20 46, C4<00101>;
P_0x555556c69600 .param/l "SLT" 1 20 48, C4<00111>;
P_0x555556c69640 .param/l "SLTU" 1 20 49, C4<01000>;
P_0x555556c69680 .param/l "SRA" 1 20 50, C4<01001>;
P_0x555556c696c0 .param/l "SRL" 1 20 47, C4<00110>;
P_0x555556c69700 .param/l "SUB" 1 20 45, C4<00100>;
P_0x555556c69740 .param/l "WIDTH" 0 20 21, +C4<00000000000000000000000000100000>;
P_0x555556c69780 .param/l "XOR" 1 20 43, C4<00010>;
L_0x555556cbdb90 .functor NOT 32, L_0x555556cd4960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556c8c350_0 .net "adder_result", 31 0, L_0x555556cd4850;  1 drivers
v0x555556c8c430_0 .var "cin", 0 0;
v0x555556c8c520_0 .net "i_alu_ctrl_EX", 4 0, v0x555556a0d170_0;  alias, 1 drivers
v0x555556c8c5f0_0 .net "i_rd1_EX", 31 0, v0x555556c8dae0_0;  alias, 1 drivers
v0x555556c8c6c0_0 .net "i_rd2_EX", 31 0, L_0x555556cd4960;  alias, 1 drivers
v0x555556c8c7b0_0 .net "not_i_rd2_EX", 31 0, L_0x555556cbdb90;  1 drivers
v0x555556c8c890_0 .var "o_alu_result_EX", 31 0;
v0x555556c8c950_0 .var "o_equal_EX", 0 0;
v0x555556c8ca20_0 .var "rd2_operand", 31 0;
E_0x555556a85650/0 .event anyedge, v0x555556a0d170_0, v0x555556c8bd90_0, v0x555556c8c6c0_0, v0x555556c8c1c0_0;
E_0x555556a85650/1 .event anyedge, v0x555556c8c7b0_0;
E_0x555556a85650 .event/or E_0x555556a85650/0, E_0x555556a85650/1;
S_0x555556c6a230 .scope module, "U_ADDER" "adder" 20 80, 21 20 0, S_0x555556c69040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "sum";
P_0x555556c6a430 .param/l "WIDTH" 0 21 21, +C4<00000000000000000000000000100000>;
L_0x555556cd4850 .functor BUFZ 32, L_0x555556cd3490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7b2f01b50388 .functor BUFZ 1, c4<z>; HiZ drive
; Elide local net with no drivers, v0x555556c8bc90_0 name=_ivl_226
v0x555556c8bd90_0 .net "a", 31 0, v0x555556c8dae0_0;  alias, 1 drivers
v0x555556c8be70_0 .net "b", 31 0, v0x555556c8ca20_0;  1 drivers
v0x555556c8bf30_0 .net "carry", 31 0, L_0x555556ce9710;  1 drivers
v0x555556c8c010_0 .net "cin", 0 0, v0x555556c8c430_0;  1 drivers
v0x555556c8c100_0 .net "internal_sum", 31 0, L_0x555556cd3490;  1 drivers
v0x555556c8c1c0_0 .net "sum", 31 0, L_0x555556cd4850;  alias, 1 drivers
L_0x555556cbdff0 .part v0x555556c8dae0_0, 0, 1;
L_0x555556cbe1b0 .part v0x555556c8ca20_0, 0, 1;
L_0x555556cbe810 .part v0x555556c8dae0_0, 1, 1;
L_0x555556cbe940 .part v0x555556c8ca20_0, 1, 1;
L_0x555556cbea70 .part L_0x555556ce9710, 0, 1;
L_0x555556cbf080 .part v0x555556c8dae0_0, 2, 1;
L_0x555556cbf1f0 .part v0x555556c8ca20_0, 2, 1;
L_0x555556cbf3b0 .part L_0x555556ce9710, 1, 1;
L_0x555556cbfa10 .part v0x555556c8dae0_0, 3, 1;
L_0x555556cbfb40 .part v0x555556c8ca20_0, 3, 1;
L_0x555556cbfcd0 .part L_0x555556ce9710, 2, 1;
L_0x555556cc0290 .part v0x555556c8dae0_0, 4, 1;
L_0x555556cc0430 .part v0x555556c8ca20_0, 4, 1;
L_0x555556cc04d0 .part L_0x555556ce9710, 3, 1;
L_0x555556cc0ab0 .part v0x555556c8dae0_0, 5, 1;
L_0x555556cc0be0 .part v0x555556c8ca20_0, 5, 1;
L_0x555556cc0da0 .part L_0x555556ce9710, 4, 1;
L_0x555556cc13b0 .part v0x555556c8dae0_0, 6, 1;
L_0x555556cc1580 .part v0x555556c8ca20_0, 6, 1;
L_0x555556cc1730 .part L_0x555556ce9710, 5, 1;
L_0x555556cc14e0 .part v0x555556c8dae0_0, 7, 1;
L_0x555556cc1df0 .part v0x555556c8ca20_0, 7, 1;
L_0x555556cc1fe0 .part L_0x555556ce9710, 6, 1;
L_0x555556cc25f0 .part v0x555556c8dae0_0, 8, 1;
L_0x555556cc27f0 .part v0x555556c8ca20_0, 8, 1;
L_0x555556cc2920 .part L_0x555556ce9710, 7, 1;
L_0x555556cc3120 .part v0x555556c8dae0_0, 9, 1;
L_0x555556cc31c0 .part v0x555556c8ca20_0, 9, 1;
L_0x555556cc33e0 .part L_0x555556ce9710, 8, 1;
L_0x555556cc39f0 .part v0x555556c8dae0_0, 10, 1;
L_0x555556cc3c20 .part v0x555556c8ca20_0, 10, 1;
L_0x555556cc3d50 .part L_0x555556ce9710, 9, 1;
L_0x555556cc4470 .part v0x555556c8dae0_0, 11, 1;
L_0x555556cc45a0 .part v0x555556c8ca20_0, 11, 1;
L_0x555556cc47f0 .part L_0x555556ce9710, 10, 1;
L_0x555556cc4e00 .part v0x555556c8dae0_0, 12, 1;
L_0x555556cc5270 .part v0x555556c8ca20_0, 12, 1;
L_0x555556cc53a0 .part L_0x555556ce9710, 11, 1;
L_0x555556cc5af0 .part v0x555556c8dae0_0, 13, 1;
L_0x555556cc5c20 .part v0x555556c8ca20_0, 13, 1;
L_0x555556cc5ea0 .part L_0x555556ce9710, 12, 1;
L_0x555556cc64b0 .part v0x555556c8dae0_0, 14, 1;
L_0x555556cc6740 .part v0x555556c8ca20_0, 14, 1;
L_0x555556cc6a80 .part L_0x555556ce9710, 13, 1;
L_0x555556cc7200 .part v0x555556c8dae0_0, 15, 1;
L_0x555556cc7330 .part v0x555556c8ca20_0, 15, 1;
L_0x555556cc75e0 .part L_0x555556ce9710, 14, 1;
L_0x555556cc7bf0 .part v0x555556c8dae0_0, 16, 1;
L_0x555556cc7eb0 .part v0x555556c8ca20_0, 16, 1;
L_0x555556cc7fe0 .part L_0x555556ce9710, 15, 1;
L_0x555556cc89a0 .part v0x555556c8dae0_0, 17, 1;
L_0x555556cc8ad0 .part v0x555556c8ca20_0, 17, 1;
L_0x555556cc8db0 .part L_0x555556ce9710, 16, 1;
L_0x555556cc93c0 .part v0x555556c8dae0_0, 18, 1;
L_0x555556cc8c00 .part v0x555556c8ca20_0, 18, 1;
L_0x555556cc96b0 .part L_0x555556ce9710, 17, 1;
L_0x555556cc9e50 .part v0x555556c8dae0_0, 19, 1;
L_0x555556cc9f80 .part v0x555556c8ca20_0, 19, 1;
L_0x555556cca290 .part L_0x555556ce9710, 18, 1;
L_0x555556cca8d0 .part v0x555556c8dae0_0, 20, 1;
L_0x555556ccabf0 .part v0x555556c8ca20_0, 20, 1;
L_0x555556ccad20 .part L_0x555556ce9710, 19, 1;
L_0x555556ccb560 .part v0x555556c8dae0_0, 21, 1;
L_0x555556ccb690 .part v0x555556c8ca20_0, 21, 1;
L_0x555556ccb9d0 .part L_0x555556ce9710, 20, 1;
L_0x555556ccc040 .part v0x555556c8dae0_0, 22, 1;
L_0x555556ccc390 .part v0x555556c8ca20_0, 22, 1;
L_0x555556ccc4c0 .part L_0x555556ce9710, 21, 1;
L_0x555556cccd60 .part v0x555556c8dae0_0, 23, 1;
L_0x555556ccce90 .part v0x555556c8ca20_0, 23, 1;
L_0x555556ccd200 .part L_0x555556ce9710, 22, 1;
L_0x555556ccd870 .part v0x555556c8dae0_0, 24, 1;
L_0x555556ccdbf0 .part v0x555556c8ca20_0, 24, 1;
L_0x555556ccdd20 .part L_0x555556ce9710, 23, 1;
L_0x555556cce5f0 .part v0x555556c8dae0_0, 25, 1;
L_0x555556cce720 .part v0x555556c8ca20_0, 25, 1;
L_0x555556cceac0 .part L_0x555556ce9710, 24, 1;
L_0x555556ccf130 .part v0x555556c8dae0_0, 26, 1;
L_0x555556ccf4e0 .part v0x555556c8ca20_0, 26, 1;
L_0x555556ccf610 .part L_0x555556ce9710, 25, 1;
L_0x555556ccff10 .part v0x555556c8dae0_0, 27, 1;
L_0x555556cd0040 .part v0x555556c8ca20_0, 27, 1;
L_0x555556cd0410 .part L_0x555556ce9710, 26, 1;
L_0x555556cd0a80 .part v0x555556c8dae0_0, 28, 1;
L_0x555556beadb0 .part v0x555556c8ca20_0, 28, 1;
L_0x555556cd1300 .part L_0x555556ce9710, 27, 1;
L_0x555556cd1ad0 .part v0x555556c8dae0_0, 29, 1;
L_0x555556cd1c00 .part v0x555556c8ca20_0, 29, 1;
L_0x555556cd2000 .part L_0x555556ce9710, 28, 1;
L_0x555556cd2720 .part v0x555556c8dae0_0, 30, 1;
L_0x555556cd2b30 .part v0x555556c8ca20_0, 30, 1;
L_0x555556cd3070 .part L_0x555556ce9710, 29, 1;
LS_0x555556cd3490_0_0 .concat8 [ 1 1 1 1], L_0x555556cbdc70, L_0x555556cbe350, L_0x555556cbec10, L_0x555556cbf5a0;
LS_0x555556cd3490_0_4 .concat8 [ 1 1 1 1], L_0x555556cbfe70, L_0x555556cc0690, L_0x555556cc0f40, L_0x555556cc18f0;
LS_0x555556cd3490_0_8 .concat8 [ 1 1 1 1], L_0x555556cc2180, L_0x555556cc2cb0, L_0x555556cc3580, L_0x555556cc4000;
LS_0x555556cd3490_0_12 .concat8 [ 1 1 1 1], L_0x555556cc4990, L_0x555556cc5680, L_0x555556cc6040, L_0x555556cc6d90;
LS_0x555556cd3490_0_16 .concat8 [ 1 1 1 1], L_0x555556cc7780, L_0x555556cc8530, L_0x555556cc8f50, L_0x555556cc99b0;
LS_0x555556cd3490_0_20 .concat8 [ 1 1 1 1], L_0x555556cca430, L_0x555556ccb0c0, L_0x555556ccbb70, L_0x555556ccc890;
LS_0x555556cd3490_0_24 .concat8 [ 1 1 1 1], L_0x555556ccd3a0, L_0x555556cce120, L_0x555556ccec60, L_0x555556ccfa40;
LS_0x555556cd3490_0_28 .concat8 [ 1 1 1 1], L_0x555556cd05b0, L_0x555556cd16f0, L_0x555556cd21d0, L_0x555556cd46f0;
LS_0x555556cd3490_1_0 .concat8 [ 4 4 4 4], LS_0x555556cd3490_0_0, LS_0x555556cd3490_0_4, LS_0x555556cd3490_0_8, LS_0x555556cd3490_0_12;
LS_0x555556cd3490_1_4 .concat8 [ 4 4 4 4], LS_0x555556cd3490_0_16, LS_0x555556cd3490_0_20, LS_0x555556cd3490_0_24, LS_0x555556cd3490_0_28;
L_0x555556cd3490 .concat8 [ 16 16 0 0], LS_0x555556cd3490_1_0, LS_0x555556cd3490_1_4;
L_0x555556cd3df0 .part v0x555556c8dae0_0, 31, 1;
L_0x555556cd4190 .part v0x555556c8ca20_0, 31, 1;
L_0x555556cd4340 .part L_0x555556ce9710, 30, 1;
LS_0x555556ce9710_0_0 .concat [ 1 1 1 1], L_0x555556cbdee0, L_0x555556cbe700, L_0x555556cbef70, L_0x555556cbf900;
LS_0x555556ce9710_0_4 .concat [ 1 1 1 1], L_0x555556cc0180, L_0x555556cc09a0, L_0x555556cc12a0, L_0x555556cc1c50;
LS_0x555556ce9710_0_8 .concat [ 1 1 1 1], L_0x555556cc24e0, L_0x555556cc3010, L_0x555556cc38e0, L_0x555556cc4360;
LS_0x555556ce9710_0_12 .concat [ 1 1 1 1], L_0x555556cc4cf0, L_0x555556cc59e0, L_0x555556cc63a0, L_0x555556cc70f0;
LS_0x555556ce9710_0_16 .concat [ 1 1 1 1], L_0x555556cc7ae0, L_0x555556cc8890, L_0x555556cc92b0, L_0x555556cc9d40;
LS_0x555556ce9710_0_20 .concat [ 1 1 1 1], L_0x555556cca7c0, L_0x555556ccb450, L_0x555556ccbf30, L_0x555556cccc50;
LS_0x555556ce9710_0_24 .concat [ 1 1 1 1], L_0x555556ccd760, L_0x555556cce4e0, L_0x555556ccf020, L_0x555556ccfe00;
LS_0x555556ce9710_0_28 .concat [ 1 1 1 1], L_0x555556cd0970, L_0x555556cd19c0, L_0x555556cd2610, o0x7b2f01b50388;
LS_0x555556ce9710_1_0 .concat [ 4 4 4 4], LS_0x555556ce9710_0_0, LS_0x555556ce9710_0_4, LS_0x555556ce9710_0_8, LS_0x555556ce9710_0_12;
LS_0x555556ce9710_1_4 .concat [ 4 4 4 4], LS_0x555556ce9710_0_16, LS_0x555556ce9710_0_20, LS_0x555556ce9710_0_24, LS_0x555556ce9710_0_28;
L_0x555556ce9710 .concat [ 16 16 0 0], LS_0x555556ce9710_1_0, LS_0x555556ce9710_1_4;
S_0x555556c6a4d0 .scope generate, "genblk1[0]" "genblk1[0]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c6a6f0 .param/l "i" 1 21 34, +C4<00>;
S_0x555556c6a7d0 .scope generate, "genblk1" "genblk1" 21 35, 21 35 0, S_0x555556c6a4d0;
 .timescale 0 0;
S_0x555556c6a9b0 .scope module, "FA0" "full_adder" 21 36, 22 20 0, S_0x555556c6a7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cbdc00 .functor XOR 1, L_0x555556cbdff0, L_0x555556cbe1b0, C4<0>, C4<0>;
L_0x555556cbdc70 .functor XOR 1, L_0x555556cbdc00, v0x555556c8c430_0, C4<0>, C4<0>;
L_0x555556cbdce0 .functor AND 1, L_0x555556cbdff0, L_0x555556cbe1b0, C4<1>, C4<1>;
L_0x555556cbdd50 .functor AND 1, L_0x555556cbe1b0, v0x555556c8c430_0, C4<1>, C4<1>;
L_0x555556cbddc0 .functor OR 1, L_0x555556cbdce0, L_0x555556cbdd50, C4<0>, C4<0>;
L_0x555556cbde30 .functor AND 1, L_0x555556cbdff0, v0x555556c8c430_0, C4<1>, C4<1>;
L_0x555556cbdee0 .functor OR 1, L_0x555556cbddc0, L_0x555556cbde30, C4<0>, C4<0>;
v0x555556c6ac90_0 .net *"_ivl_0", 0 0, L_0x555556cbdc00;  1 drivers
v0x555556c6ad90_0 .net *"_ivl_10", 0 0, L_0x555556cbde30;  1 drivers
v0x555556c6ae70_0 .net *"_ivl_4", 0 0, L_0x555556cbdce0;  1 drivers
v0x555556c6af60_0 .net *"_ivl_6", 0 0, L_0x555556cbdd50;  1 drivers
v0x555556c6b040_0 .net *"_ivl_8", 0 0, L_0x555556cbddc0;  1 drivers
v0x555556c6b170_0 .net "a", 0 0, L_0x555556cbdff0;  1 drivers
v0x555556c6b230_0 .net "b", 0 0, L_0x555556cbe1b0;  1 drivers
v0x555556c6b2f0_0 .net "cin", 0 0, v0x555556c8c430_0;  alias, 1 drivers
v0x555556c6b3b0_0 .net "cout", 0 0, L_0x555556cbdee0;  1 drivers
v0x555556c6b500_0 .net "sum", 0 0, L_0x555556cbdc70;  1 drivers
S_0x555556c6b660 .scope generate, "genblk1[1]" "genblk1[1]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c6b830 .param/l "i" 1 21 34, +C4<01>;
S_0x555556c6b8f0 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c6b660;
 .timescale 0 0;
S_0x555556c6bad0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c6b8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cbe2e0 .functor XOR 1, L_0x555556cbe810, L_0x555556cbe940, C4<0>, C4<0>;
L_0x555556cbe350 .functor XOR 1, L_0x555556cbe2e0, L_0x555556cbea70, C4<0>, C4<0>;
L_0x555556cbe3c0 .functor AND 1, L_0x555556cbe810, L_0x555556cbe940, C4<1>, C4<1>;
L_0x555556cbe480 .functor AND 1, L_0x555556cbe940, L_0x555556cbea70, C4<1>, C4<1>;
L_0x555556cbe540 .functor OR 1, L_0x555556cbe3c0, L_0x555556cbe480, C4<0>, C4<0>;
L_0x555556cbe650 .functor AND 1, L_0x555556cbe810, L_0x555556cbea70, C4<1>, C4<1>;
L_0x555556cbe700 .functor OR 1, L_0x555556cbe540, L_0x555556cbe650, C4<0>, C4<0>;
v0x555556c6bd80_0 .net *"_ivl_0", 0 0, L_0x555556cbe2e0;  1 drivers
v0x555556c6be80_0 .net *"_ivl_10", 0 0, L_0x555556cbe650;  1 drivers
v0x555556c6bf60_0 .net *"_ivl_4", 0 0, L_0x555556cbe3c0;  1 drivers
v0x555556c6c050_0 .net *"_ivl_6", 0 0, L_0x555556cbe480;  1 drivers
v0x555556c6c130_0 .net *"_ivl_8", 0 0, L_0x555556cbe540;  1 drivers
v0x555556c6c260_0 .net "a", 0 0, L_0x555556cbe810;  1 drivers
v0x555556c6c320_0 .net "b", 0 0, L_0x555556cbe940;  1 drivers
v0x555556c6c3e0_0 .net "cin", 0 0, L_0x555556cbea70;  1 drivers
v0x555556c6c4a0_0 .net "cout", 0 0, L_0x555556cbe700;  1 drivers
v0x555556c6c5f0_0 .net "sum", 0 0, L_0x555556cbe350;  1 drivers
S_0x555556c6c750 .scope generate, "genblk1[2]" "genblk1[2]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c6c900 .param/l "i" 1 21 34, +C4<010>;
S_0x555556c6c9c0 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c6c750;
 .timescale 0 0;
S_0x555556c6cba0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c6c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cbeba0 .functor XOR 1, L_0x555556cbf080, L_0x555556cbf1f0, C4<0>, C4<0>;
L_0x555556cbec10 .functor XOR 1, L_0x555556cbeba0, L_0x555556cbf3b0, C4<0>, C4<0>;
L_0x555556cbec80 .functor AND 1, L_0x555556cbf080, L_0x555556cbf1f0, C4<1>, C4<1>;
L_0x555556cbecf0 .functor AND 1, L_0x555556cbf1f0, L_0x555556cbf3b0, C4<1>, C4<1>;
L_0x555556cbedb0 .functor OR 1, L_0x555556cbec80, L_0x555556cbecf0, C4<0>, C4<0>;
L_0x555556cbeec0 .functor AND 1, L_0x555556cbf080, L_0x555556cbf3b0, C4<1>, C4<1>;
L_0x555556cbef70 .functor OR 1, L_0x555556cbedb0, L_0x555556cbeec0, C4<0>, C4<0>;
v0x555556c6ce80_0 .net *"_ivl_0", 0 0, L_0x555556cbeba0;  1 drivers
v0x555556c6cf80_0 .net *"_ivl_10", 0 0, L_0x555556cbeec0;  1 drivers
v0x555556c6d060_0 .net *"_ivl_4", 0 0, L_0x555556cbec80;  1 drivers
v0x555556c6d150_0 .net *"_ivl_6", 0 0, L_0x555556cbecf0;  1 drivers
v0x555556c6d230_0 .net *"_ivl_8", 0 0, L_0x555556cbedb0;  1 drivers
v0x555556c6d360_0 .net "a", 0 0, L_0x555556cbf080;  1 drivers
v0x555556c6d420_0 .net "b", 0 0, L_0x555556cbf1f0;  1 drivers
v0x555556c6d4e0_0 .net "cin", 0 0, L_0x555556cbf3b0;  1 drivers
v0x555556c6d5a0_0 .net "cout", 0 0, L_0x555556cbef70;  1 drivers
v0x555556c6d6f0_0 .net "sum", 0 0, L_0x555556cbec10;  1 drivers
S_0x555556c6d850 .scope generate, "genblk1[3]" "genblk1[3]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c6da00 .param/l "i" 1 21 34, +C4<011>;
S_0x555556c6dae0 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c6d850;
 .timescale 0 0;
S_0x555556c6dcc0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c6dae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cbf530 .functor XOR 1, L_0x555556cbfa10, L_0x555556cbfb40, C4<0>, C4<0>;
L_0x555556cbf5a0 .functor XOR 1, L_0x555556cbf530, L_0x555556cbfcd0, C4<0>, C4<0>;
L_0x555556cbf610 .functor AND 1, L_0x555556cbfa10, L_0x555556cbfb40, C4<1>, C4<1>;
L_0x555556cbf680 .functor AND 1, L_0x555556cbfb40, L_0x555556cbfcd0, C4<1>, C4<1>;
L_0x555556cbf740 .functor OR 1, L_0x555556cbf610, L_0x555556cbf680, C4<0>, C4<0>;
L_0x555556cbf850 .functor AND 1, L_0x555556cbfa10, L_0x555556cbfcd0, C4<1>, C4<1>;
L_0x555556cbf900 .functor OR 1, L_0x555556cbf740, L_0x555556cbf850, C4<0>, C4<0>;
v0x555556c6df70_0 .net *"_ivl_0", 0 0, L_0x555556cbf530;  1 drivers
v0x555556c6e070_0 .net *"_ivl_10", 0 0, L_0x555556cbf850;  1 drivers
v0x555556c6e150_0 .net *"_ivl_4", 0 0, L_0x555556cbf610;  1 drivers
v0x555556c6e240_0 .net *"_ivl_6", 0 0, L_0x555556cbf680;  1 drivers
v0x555556c6e320_0 .net *"_ivl_8", 0 0, L_0x555556cbf740;  1 drivers
v0x555556c6e450_0 .net "a", 0 0, L_0x555556cbfa10;  1 drivers
v0x555556c6e510_0 .net "b", 0 0, L_0x555556cbfb40;  1 drivers
v0x555556c6e5d0_0 .net "cin", 0 0, L_0x555556cbfcd0;  1 drivers
v0x555556c6e690_0 .net "cout", 0 0, L_0x555556cbf900;  1 drivers
v0x555556c6e7e0_0 .net "sum", 0 0, L_0x555556cbf5a0;  1 drivers
S_0x555556c6e940 .scope generate, "genblk1[4]" "genblk1[4]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c6eb40 .param/l "i" 1 21 34, +C4<0100>;
S_0x555556c6ec20 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c6e940;
 .timescale 0 0;
S_0x555556c6ee00 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c6ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cbfe00 .functor XOR 1, L_0x555556cc0290, L_0x555556cc0430, C4<0>, C4<0>;
L_0x555556cbfe70 .functor XOR 1, L_0x555556cbfe00, L_0x555556cc04d0, C4<0>, C4<0>;
L_0x555556cbfee0 .functor AND 1, L_0x555556cc0290, L_0x555556cc0430, C4<1>, C4<1>;
L_0x555556cbff50 .functor AND 1, L_0x555556cc0430, L_0x555556cc04d0, C4<1>, C4<1>;
L_0x555556cbffc0 .functor OR 1, L_0x555556cbfee0, L_0x555556cbff50, C4<0>, C4<0>;
L_0x555556cc00d0 .functor AND 1, L_0x555556cc0290, L_0x555556cc04d0, C4<1>, C4<1>;
L_0x555556cc0180 .functor OR 1, L_0x555556cbffc0, L_0x555556cc00d0, C4<0>, C4<0>;
v0x555556c6f0b0_0 .net *"_ivl_0", 0 0, L_0x555556cbfe00;  1 drivers
v0x555556c6f1b0_0 .net *"_ivl_10", 0 0, L_0x555556cc00d0;  1 drivers
v0x555556c6f290_0 .net *"_ivl_4", 0 0, L_0x555556cbfee0;  1 drivers
v0x555556c6f350_0 .net *"_ivl_6", 0 0, L_0x555556cbff50;  1 drivers
v0x555556c6f430_0 .net *"_ivl_8", 0 0, L_0x555556cbffc0;  1 drivers
v0x555556c6f560_0 .net "a", 0 0, L_0x555556cc0290;  1 drivers
v0x555556c6f620_0 .net "b", 0 0, L_0x555556cc0430;  1 drivers
v0x555556c6f6e0_0 .net "cin", 0 0, L_0x555556cc04d0;  1 drivers
v0x555556c6f7a0_0 .net "cout", 0 0, L_0x555556cc0180;  1 drivers
v0x555556c6f8f0_0 .net "sum", 0 0, L_0x555556cbfe70;  1 drivers
S_0x555556c6fa50 .scope generate, "genblk1[5]" "genblk1[5]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c6fc00 .param/l "i" 1 21 34, +C4<0101>;
S_0x555556c6fce0 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c6fa50;
 .timescale 0 0;
S_0x555556c6fec0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c6fce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cc03c0 .functor XOR 1, L_0x555556cc0ab0, L_0x555556cc0be0, C4<0>, C4<0>;
L_0x555556cc0690 .functor XOR 1, L_0x555556cc03c0, L_0x555556cc0da0, C4<0>, C4<0>;
L_0x555556cc0700 .functor AND 1, L_0x555556cc0ab0, L_0x555556cc0be0, C4<1>, C4<1>;
L_0x555556cc0770 .functor AND 1, L_0x555556cc0be0, L_0x555556cc0da0, C4<1>, C4<1>;
L_0x555556cc07e0 .functor OR 1, L_0x555556cc0700, L_0x555556cc0770, C4<0>, C4<0>;
L_0x555556cc08f0 .functor AND 1, L_0x555556cc0ab0, L_0x555556cc0da0, C4<1>, C4<1>;
L_0x555556cc09a0 .functor OR 1, L_0x555556cc07e0, L_0x555556cc08f0, C4<0>, C4<0>;
v0x555556c70170_0 .net *"_ivl_0", 0 0, L_0x555556cc03c0;  1 drivers
v0x555556c70270_0 .net *"_ivl_10", 0 0, L_0x555556cc08f0;  1 drivers
v0x555556c70350_0 .net *"_ivl_4", 0 0, L_0x555556cc0700;  1 drivers
v0x555556c70440_0 .net *"_ivl_6", 0 0, L_0x555556cc0770;  1 drivers
v0x555556c70520_0 .net *"_ivl_8", 0 0, L_0x555556cc07e0;  1 drivers
v0x555556c70650_0 .net "a", 0 0, L_0x555556cc0ab0;  1 drivers
v0x555556c70710_0 .net "b", 0 0, L_0x555556cc0be0;  1 drivers
v0x555556c707d0_0 .net "cin", 0 0, L_0x555556cc0da0;  1 drivers
v0x555556c70890_0 .net "cout", 0 0, L_0x555556cc09a0;  1 drivers
v0x555556c709e0_0 .net "sum", 0 0, L_0x555556cc0690;  1 drivers
S_0x555556c70b40 .scope generate, "genblk1[6]" "genblk1[6]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c70cf0 .param/l "i" 1 21 34, +C4<0110>;
S_0x555556c70dd0 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c70b40;
 .timescale 0 0;
S_0x555556c70fb0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c70dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cc0ed0 .functor XOR 1, L_0x555556cc13b0, L_0x555556cc1580, C4<0>, C4<0>;
L_0x555556cc0f40 .functor XOR 1, L_0x555556cc0ed0, L_0x555556cc1730, C4<0>, C4<0>;
L_0x555556cc0fb0 .functor AND 1, L_0x555556cc13b0, L_0x555556cc1580, C4<1>, C4<1>;
L_0x555556cc1020 .functor AND 1, L_0x555556cc1580, L_0x555556cc1730, C4<1>, C4<1>;
L_0x555556cc10e0 .functor OR 1, L_0x555556cc0fb0, L_0x555556cc1020, C4<0>, C4<0>;
L_0x555556cc11f0 .functor AND 1, L_0x555556cc13b0, L_0x555556cc1730, C4<1>, C4<1>;
L_0x555556cc12a0 .functor OR 1, L_0x555556cc10e0, L_0x555556cc11f0, C4<0>, C4<0>;
v0x555556c71260_0 .net *"_ivl_0", 0 0, L_0x555556cc0ed0;  1 drivers
v0x555556c71360_0 .net *"_ivl_10", 0 0, L_0x555556cc11f0;  1 drivers
v0x555556c71440_0 .net *"_ivl_4", 0 0, L_0x555556cc0fb0;  1 drivers
v0x555556c71530_0 .net *"_ivl_6", 0 0, L_0x555556cc1020;  1 drivers
v0x555556c71610_0 .net *"_ivl_8", 0 0, L_0x555556cc10e0;  1 drivers
v0x555556c71740_0 .net "a", 0 0, L_0x555556cc13b0;  1 drivers
v0x555556c71800_0 .net "b", 0 0, L_0x555556cc1580;  1 drivers
v0x555556c718c0_0 .net "cin", 0 0, L_0x555556cc1730;  1 drivers
v0x555556c71980_0 .net "cout", 0 0, L_0x555556cc12a0;  1 drivers
v0x555556c71ad0_0 .net "sum", 0 0, L_0x555556cc0f40;  1 drivers
S_0x555556c71c30 .scope generate, "genblk1[7]" "genblk1[7]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c71de0 .param/l "i" 1 21 34, +C4<0111>;
S_0x555556c71ec0 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c71c30;
 .timescale 0 0;
S_0x555556c720a0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c71ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cc1880 .functor XOR 1, L_0x555556cc14e0, L_0x555556cc1df0, C4<0>, C4<0>;
L_0x555556cc18f0 .functor XOR 1, L_0x555556cc1880, L_0x555556cc1fe0, C4<0>, C4<0>;
L_0x555556cc1960 .functor AND 1, L_0x555556cc14e0, L_0x555556cc1df0, C4<1>, C4<1>;
L_0x555556cc19d0 .functor AND 1, L_0x555556cc1df0, L_0x555556cc1fe0, C4<1>, C4<1>;
L_0x555556cc1a90 .functor OR 1, L_0x555556cc1960, L_0x555556cc19d0, C4<0>, C4<0>;
L_0x555556cc1ba0 .functor AND 1, L_0x555556cc14e0, L_0x555556cc1fe0, C4<1>, C4<1>;
L_0x555556cc1c50 .functor OR 1, L_0x555556cc1a90, L_0x555556cc1ba0, C4<0>, C4<0>;
v0x555556c72350_0 .net *"_ivl_0", 0 0, L_0x555556cc1880;  1 drivers
v0x555556c72450_0 .net *"_ivl_10", 0 0, L_0x555556cc1ba0;  1 drivers
v0x555556c72530_0 .net *"_ivl_4", 0 0, L_0x555556cc1960;  1 drivers
v0x555556c72620_0 .net *"_ivl_6", 0 0, L_0x555556cc19d0;  1 drivers
v0x555556c72700_0 .net *"_ivl_8", 0 0, L_0x555556cc1a90;  1 drivers
v0x555556c72830_0 .net "a", 0 0, L_0x555556cc14e0;  1 drivers
v0x555556c728f0_0 .net "b", 0 0, L_0x555556cc1df0;  1 drivers
v0x555556c729b0_0 .net "cin", 0 0, L_0x555556cc1fe0;  1 drivers
v0x555556c72a70_0 .net "cout", 0 0, L_0x555556cc1c50;  1 drivers
v0x555556c72bc0_0 .net "sum", 0 0, L_0x555556cc18f0;  1 drivers
S_0x555556c72d20 .scope generate, "genblk1[8]" "genblk1[8]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c6eaf0 .param/l "i" 1 21 34, +C4<01000>;
S_0x555556c72ff0 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c72d20;
 .timescale 0 0;
S_0x555556c731d0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c72ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cc2110 .functor XOR 1, L_0x555556cc25f0, L_0x555556cc27f0, C4<0>, C4<0>;
L_0x555556cc2180 .functor XOR 1, L_0x555556cc2110, L_0x555556cc2920, C4<0>, C4<0>;
L_0x555556cc21f0 .functor AND 1, L_0x555556cc25f0, L_0x555556cc27f0, C4<1>, C4<1>;
L_0x555556cc2260 .functor AND 1, L_0x555556cc27f0, L_0x555556cc2920, C4<1>, C4<1>;
L_0x555556cc2320 .functor OR 1, L_0x555556cc21f0, L_0x555556cc2260, C4<0>, C4<0>;
L_0x555556cc2430 .functor AND 1, L_0x555556cc25f0, L_0x555556cc2920, C4<1>, C4<1>;
L_0x555556cc24e0 .functor OR 1, L_0x555556cc2320, L_0x555556cc2430, C4<0>, C4<0>;
v0x555556c73480_0 .net *"_ivl_0", 0 0, L_0x555556cc2110;  1 drivers
v0x555556c73580_0 .net *"_ivl_10", 0 0, L_0x555556cc2430;  1 drivers
v0x555556c73660_0 .net *"_ivl_4", 0 0, L_0x555556cc21f0;  1 drivers
v0x555556c73750_0 .net *"_ivl_6", 0 0, L_0x555556cc2260;  1 drivers
v0x555556c73830_0 .net *"_ivl_8", 0 0, L_0x555556cc2320;  1 drivers
v0x555556c73960_0 .net "a", 0 0, L_0x555556cc25f0;  1 drivers
v0x555556c73a20_0 .net "b", 0 0, L_0x555556cc27f0;  1 drivers
v0x555556c73ae0_0 .net "cin", 0 0, L_0x555556cc2920;  1 drivers
v0x555556c73ba0_0 .net "cout", 0 0, L_0x555556cc24e0;  1 drivers
v0x555556c73cf0_0 .net "sum", 0 0, L_0x555556cc2180;  1 drivers
S_0x555556c73e50 .scope generate, "genblk1[9]" "genblk1[9]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c74000 .param/l "i" 1 21 34, +C4<01001>;
S_0x555556c740e0 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c73e50;
 .timescale 0 0;
S_0x555556c742c0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c740e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cc2c40 .functor XOR 1, L_0x555556cc3120, L_0x555556cc31c0, C4<0>, C4<0>;
L_0x555556cc2cb0 .functor XOR 1, L_0x555556cc2c40, L_0x555556cc33e0, C4<0>, C4<0>;
L_0x555556cc2d20 .functor AND 1, L_0x555556cc3120, L_0x555556cc31c0, C4<1>, C4<1>;
L_0x555556cc2d90 .functor AND 1, L_0x555556cc31c0, L_0x555556cc33e0, C4<1>, C4<1>;
L_0x555556cc2e50 .functor OR 1, L_0x555556cc2d20, L_0x555556cc2d90, C4<0>, C4<0>;
L_0x555556cc2f60 .functor AND 1, L_0x555556cc3120, L_0x555556cc33e0, C4<1>, C4<1>;
L_0x555556cc3010 .functor OR 1, L_0x555556cc2e50, L_0x555556cc2f60, C4<0>, C4<0>;
v0x555556c74570_0 .net *"_ivl_0", 0 0, L_0x555556cc2c40;  1 drivers
v0x555556c74670_0 .net *"_ivl_10", 0 0, L_0x555556cc2f60;  1 drivers
v0x555556c74750_0 .net *"_ivl_4", 0 0, L_0x555556cc2d20;  1 drivers
v0x555556c74840_0 .net *"_ivl_6", 0 0, L_0x555556cc2d90;  1 drivers
v0x555556c74920_0 .net *"_ivl_8", 0 0, L_0x555556cc2e50;  1 drivers
v0x555556c74a50_0 .net "a", 0 0, L_0x555556cc3120;  1 drivers
v0x555556c74b10_0 .net "b", 0 0, L_0x555556cc31c0;  1 drivers
v0x555556c74bd0_0 .net "cin", 0 0, L_0x555556cc33e0;  1 drivers
v0x555556c74c90_0 .net "cout", 0 0, L_0x555556cc3010;  1 drivers
v0x555556c74de0_0 .net "sum", 0 0, L_0x555556cc2cb0;  1 drivers
S_0x555556c74f40 .scope generate, "genblk1[10]" "genblk1[10]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c750f0 .param/l "i" 1 21 34, +C4<01010>;
S_0x555556c751d0 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c74f40;
 .timescale 0 0;
S_0x555556c753b0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c751d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cc3510 .functor XOR 1, L_0x555556cc39f0, L_0x555556cc3c20, C4<0>, C4<0>;
L_0x555556cc3580 .functor XOR 1, L_0x555556cc3510, L_0x555556cc3d50, C4<0>, C4<0>;
L_0x555556cc35f0 .functor AND 1, L_0x555556cc39f0, L_0x555556cc3c20, C4<1>, C4<1>;
L_0x555556cc3660 .functor AND 1, L_0x555556cc3c20, L_0x555556cc3d50, C4<1>, C4<1>;
L_0x555556cc3720 .functor OR 1, L_0x555556cc35f0, L_0x555556cc3660, C4<0>, C4<0>;
L_0x555556cc3830 .functor AND 1, L_0x555556cc39f0, L_0x555556cc3d50, C4<1>, C4<1>;
L_0x555556cc38e0 .functor OR 1, L_0x555556cc3720, L_0x555556cc3830, C4<0>, C4<0>;
v0x555556c75660_0 .net *"_ivl_0", 0 0, L_0x555556cc3510;  1 drivers
v0x555556c75760_0 .net *"_ivl_10", 0 0, L_0x555556cc3830;  1 drivers
v0x555556c75840_0 .net *"_ivl_4", 0 0, L_0x555556cc35f0;  1 drivers
v0x555556c75930_0 .net *"_ivl_6", 0 0, L_0x555556cc3660;  1 drivers
v0x555556c75a10_0 .net *"_ivl_8", 0 0, L_0x555556cc3720;  1 drivers
v0x555556c75b40_0 .net "a", 0 0, L_0x555556cc39f0;  1 drivers
v0x555556c75c00_0 .net "b", 0 0, L_0x555556cc3c20;  1 drivers
v0x555556c75cc0_0 .net "cin", 0 0, L_0x555556cc3d50;  1 drivers
v0x555556c75d80_0 .net "cout", 0 0, L_0x555556cc38e0;  1 drivers
v0x555556c75ed0_0 .net "sum", 0 0, L_0x555556cc3580;  1 drivers
S_0x555556c76030 .scope generate, "genblk1[11]" "genblk1[11]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c761e0 .param/l "i" 1 21 34, +C4<01011>;
S_0x555556c762c0 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c76030;
 .timescale 0 0;
S_0x555556c764a0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c762c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cc3f90 .functor XOR 1, L_0x555556cc4470, L_0x555556cc45a0, C4<0>, C4<0>;
L_0x555556cc4000 .functor XOR 1, L_0x555556cc3f90, L_0x555556cc47f0, C4<0>, C4<0>;
L_0x555556cc4070 .functor AND 1, L_0x555556cc4470, L_0x555556cc45a0, C4<1>, C4<1>;
L_0x555556cc40e0 .functor AND 1, L_0x555556cc45a0, L_0x555556cc47f0, C4<1>, C4<1>;
L_0x555556cc41a0 .functor OR 1, L_0x555556cc4070, L_0x555556cc40e0, C4<0>, C4<0>;
L_0x555556cc42b0 .functor AND 1, L_0x555556cc4470, L_0x555556cc47f0, C4<1>, C4<1>;
L_0x555556cc4360 .functor OR 1, L_0x555556cc41a0, L_0x555556cc42b0, C4<0>, C4<0>;
v0x555556c76750_0 .net *"_ivl_0", 0 0, L_0x555556cc3f90;  1 drivers
v0x555556c76850_0 .net *"_ivl_10", 0 0, L_0x555556cc42b0;  1 drivers
v0x555556c76930_0 .net *"_ivl_4", 0 0, L_0x555556cc4070;  1 drivers
v0x555556c76a20_0 .net *"_ivl_6", 0 0, L_0x555556cc40e0;  1 drivers
v0x555556c76b00_0 .net *"_ivl_8", 0 0, L_0x555556cc41a0;  1 drivers
v0x555556c76c30_0 .net "a", 0 0, L_0x555556cc4470;  1 drivers
v0x555556c76cf0_0 .net "b", 0 0, L_0x555556cc45a0;  1 drivers
v0x555556c76db0_0 .net "cin", 0 0, L_0x555556cc47f0;  1 drivers
v0x555556c76e70_0 .net "cout", 0 0, L_0x555556cc4360;  1 drivers
v0x555556c76fc0_0 .net "sum", 0 0, L_0x555556cc4000;  1 drivers
S_0x555556c77120 .scope generate, "genblk1[12]" "genblk1[12]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c772d0 .param/l "i" 1 21 34, +C4<01100>;
S_0x555556c773b0 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c77120;
 .timescale 0 0;
S_0x555556c77590 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c773b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cc4920 .functor XOR 1, L_0x555556cc4e00, L_0x555556cc5270, C4<0>, C4<0>;
L_0x555556cc4990 .functor XOR 1, L_0x555556cc4920, L_0x555556cc53a0, C4<0>, C4<0>;
L_0x555556cc4a00 .functor AND 1, L_0x555556cc4e00, L_0x555556cc5270, C4<1>, C4<1>;
L_0x555556cc4a70 .functor AND 1, L_0x555556cc5270, L_0x555556cc53a0, C4<1>, C4<1>;
L_0x555556cc4b30 .functor OR 1, L_0x555556cc4a00, L_0x555556cc4a70, C4<0>, C4<0>;
L_0x555556cc4c40 .functor AND 1, L_0x555556cc4e00, L_0x555556cc53a0, C4<1>, C4<1>;
L_0x555556cc4cf0 .functor OR 1, L_0x555556cc4b30, L_0x555556cc4c40, C4<0>, C4<0>;
v0x555556c77840_0 .net *"_ivl_0", 0 0, L_0x555556cc4920;  1 drivers
v0x555556c77940_0 .net *"_ivl_10", 0 0, L_0x555556cc4c40;  1 drivers
v0x555556c77a20_0 .net *"_ivl_4", 0 0, L_0x555556cc4a00;  1 drivers
v0x555556c77b10_0 .net *"_ivl_6", 0 0, L_0x555556cc4a70;  1 drivers
v0x555556c77bf0_0 .net *"_ivl_8", 0 0, L_0x555556cc4b30;  1 drivers
v0x555556c77d20_0 .net "a", 0 0, L_0x555556cc4e00;  1 drivers
v0x555556c77de0_0 .net "b", 0 0, L_0x555556cc5270;  1 drivers
v0x555556c77ea0_0 .net "cin", 0 0, L_0x555556cc53a0;  1 drivers
v0x555556c77f60_0 .net "cout", 0 0, L_0x555556cc4cf0;  1 drivers
v0x555556c780b0_0 .net "sum", 0 0, L_0x555556cc4990;  1 drivers
S_0x555556c78210 .scope generate, "genblk1[13]" "genblk1[13]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c783c0 .param/l "i" 1 21 34, +C4<01101>;
S_0x555556c784a0 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c78210;
 .timescale 0 0;
S_0x555556c78680 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c784a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cc5610 .functor XOR 1, L_0x555556cc5af0, L_0x555556cc5c20, C4<0>, C4<0>;
L_0x555556cc5680 .functor XOR 1, L_0x555556cc5610, L_0x555556cc5ea0, C4<0>, C4<0>;
L_0x555556cc56f0 .functor AND 1, L_0x555556cc5af0, L_0x555556cc5c20, C4<1>, C4<1>;
L_0x555556cc5760 .functor AND 1, L_0x555556cc5c20, L_0x555556cc5ea0, C4<1>, C4<1>;
L_0x555556cc5820 .functor OR 1, L_0x555556cc56f0, L_0x555556cc5760, C4<0>, C4<0>;
L_0x555556cc5930 .functor AND 1, L_0x555556cc5af0, L_0x555556cc5ea0, C4<1>, C4<1>;
L_0x555556cc59e0 .functor OR 1, L_0x555556cc5820, L_0x555556cc5930, C4<0>, C4<0>;
v0x555556c78930_0 .net *"_ivl_0", 0 0, L_0x555556cc5610;  1 drivers
v0x555556c78a30_0 .net *"_ivl_10", 0 0, L_0x555556cc5930;  1 drivers
v0x555556c78b10_0 .net *"_ivl_4", 0 0, L_0x555556cc56f0;  1 drivers
v0x555556c78c00_0 .net *"_ivl_6", 0 0, L_0x555556cc5760;  1 drivers
v0x555556c78ce0_0 .net *"_ivl_8", 0 0, L_0x555556cc5820;  1 drivers
v0x555556c78e10_0 .net "a", 0 0, L_0x555556cc5af0;  1 drivers
v0x555556c78ed0_0 .net "b", 0 0, L_0x555556cc5c20;  1 drivers
v0x555556c78f90_0 .net "cin", 0 0, L_0x555556cc5ea0;  1 drivers
v0x555556c79050_0 .net "cout", 0 0, L_0x555556cc59e0;  1 drivers
v0x555556c791a0_0 .net "sum", 0 0, L_0x555556cc5680;  1 drivers
S_0x555556c79300 .scope generate, "genblk1[14]" "genblk1[14]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c794b0 .param/l "i" 1 21 34, +C4<01110>;
S_0x555556c79590 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c79300;
 .timescale 0 0;
S_0x555556c79770 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c79590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cc5fd0 .functor XOR 1, L_0x555556cc64b0, L_0x555556cc6740, C4<0>, C4<0>;
L_0x555556cc6040 .functor XOR 1, L_0x555556cc5fd0, L_0x555556cc6a80, C4<0>, C4<0>;
L_0x555556cc60b0 .functor AND 1, L_0x555556cc64b0, L_0x555556cc6740, C4<1>, C4<1>;
L_0x555556cc6120 .functor AND 1, L_0x555556cc6740, L_0x555556cc6a80, C4<1>, C4<1>;
L_0x555556cc61e0 .functor OR 1, L_0x555556cc60b0, L_0x555556cc6120, C4<0>, C4<0>;
L_0x555556cc62f0 .functor AND 1, L_0x555556cc64b0, L_0x555556cc6a80, C4<1>, C4<1>;
L_0x555556cc63a0 .functor OR 1, L_0x555556cc61e0, L_0x555556cc62f0, C4<0>, C4<0>;
v0x555556c79a20_0 .net *"_ivl_0", 0 0, L_0x555556cc5fd0;  1 drivers
v0x555556c79b20_0 .net *"_ivl_10", 0 0, L_0x555556cc62f0;  1 drivers
v0x555556c79c00_0 .net *"_ivl_4", 0 0, L_0x555556cc60b0;  1 drivers
v0x555556c79cf0_0 .net *"_ivl_6", 0 0, L_0x555556cc6120;  1 drivers
v0x555556c79dd0_0 .net *"_ivl_8", 0 0, L_0x555556cc61e0;  1 drivers
v0x555556c79f00_0 .net "a", 0 0, L_0x555556cc64b0;  1 drivers
v0x555556c79fc0_0 .net "b", 0 0, L_0x555556cc6740;  1 drivers
v0x555556c7a080_0 .net "cin", 0 0, L_0x555556cc6a80;  1 drivers
v0x555556c7a140_0 .net "cout", 0 0, L_0x555556cc63a0;  1 drivers
v0x555556c7a290_0 .net "sum", 0 0, L_0x555556cc6040;  1 drivers
S_0x555556c7a3f0 .scope generate, "genblk1[15]" "genblk1[15]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c7a5a0 .param/l "i" 1 21 34, +C4<01111>;
S_0x555556c7a680 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c7a3f0;
 .timescale 0 0;
S_0x555556c7a860 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c7a680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cc6d20 .functor XOR 1, L_0x555556cc7200, L_0x555556cc7330, C4<0>, C4<0>;
L_0x555556cc6d90 .functor XOR 1, L_0x555556cc6d20, L_0x555556cc75e0, C4<0>, C4<0>;
L_0x555556cc6e00 .functor AND 1, L_0x555556cc7200, L_0x555556cc7330, C4<1>, C4<1>;
L_0x555556cc6e70 .functor AND 1, L_0x555556cc7330, L_0x555556cc75e0, C4<1>, C4<1>;
L_0x555556cc6f30 .functor OR 1, L_0x555556cc6e00, L_0x555556cc6e70, C4<0>, C4<0>;
L_0x555556cc7040 .functor AND 1, L_0x555556cc7200, L_0x555556cc75e0, C4<1>, C4<1>;
L_0x555556cc70f0 .functor OR 1, L_0x555556cc6f30, L_0x555556cc7040, C4<0>, C4<0>;
v0x555556c7ab10_0 .net *"_ivl_0", 0 0, L_0x555556cc6d20;  1 drivers
v0x555556c7ac10_0 .net *"_ivl_10", 0 0, L_0x555556cc7040;  1 drivers
v0x555556c7acf0_0 .net *"_ivl_4", 0 0, L_0x555556cc6e00;  1 drivers
v0x555556c7ade0_0 .net *"_ivl_6", 0 0, L_0x555556cc6e70;  1 drivers
v0x555556c7aec0_0 .net *"_ivl_8", 0 0, L_0x555556cc6f30;  1 drivers
v0x555556c7aff0_0 .net "a", 0 0, L_0x555556cc7200;  1 drivers
v0x555556c7b0b0_0 .net "b", 0 0, L_0x555556cc7330;  1 drivers
v0x555556c7b170_0 .net "cin", 0 0, L_0x555556cc75e0;  1 drivers
v0x555556c7b230_0 .net "cout", 0 0, L_0x555556cc70f0;  1 drivers
v0x555556c7b380_0 .net "sum", 0 0, L_0x555556cc6d90;  1 drivers
S_0x555556c7b4e0 .scope generate, "genblk1[16]" "genblk1[16]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c7b7a0 .param/l "i" 1 21 34, +C4<010000>;
S_0x555556c7b880 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c7b4e0;
 .timescale 0 0;
S_0x555556c7ba60 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c7b880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cc7710 .functor XOR 1, L_0x555556cc7bf0, L_0x555556cc7eb0, C4<0>, C4<0>;
L_0x555556cc7780 .functor XOR 1, L_0x555556cc7710, L_0x555556cc7fe0, C4<0>, C4<0>;
L_0x555556cc77f0 .functor AND 1, L_0x555556cc7bf0, L_0x555556cc7eb0, C4<1>, C4<1>;
L_0x555556cc7860 .functor AND 1, L_0x555556cc7eb0, L_0x555556cc7fe0, C4<1>, C4<1>;
L_0x555556cc7920 .functor OR 1, L_0x555556cc77f0, L_0x555556cc7860, C4<0>, C4<0>;
L_0x555556cc7a30 .functor AND 1, L_0x555556cc7bf0, L_0x555556cc7fe0, C4<1>, C4<1>;
L_0x555556cc7ae0 .functor OR 1, L_0x555556cc7920, L_0x555556cc7a30, C4<0>, C4<0>;
v0x555556c7bd10_0 .net *"_ivl_0", 0 0, L_0x555556cc7710;  1 drivers
v0x555556c7be10_0 .net *"_ivl_10", 0 0, L_0x555556cc7a30;  1 drivers
v0x555556c7bef0_0 .net *"_ivl_4", 0 0, L_0x555556cc77f0;  1 drivers
v0x555556c7bfe0_0 .net *"_ivl_6", 0 0, L_0x555556cc7860;  1 drivers
v0x555556c7c0c0_0 .net *"_ivl_8", 0 0, L_0x555556cc7920;  1 drivers
v0x555556c7c1f0_0 .net "a", 0 0, L_0x555556cc7bf0;  1 drivers
v0x555556c7c2b0_0 .net "b", 0 0, L_0x555556cc7eb0;  1 drivers
v0x555556c7c370_0 .net "cin", 0 0, L_0x555556cc7fe0;  1 drivers
v0x555556c7c430_0 .net "cout", 0 0, L_0x555556cc7ae0;  1 drivers
v0x555556c7c4f0_0 .net "sum", 0 0, L_0x555556cc7780;  1 drivers
S_0x555556c7c650 .scope generate, "genblk1[17]" "genblk1[17]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c7c800 .param/l "i" 1 21 34, +C4<010001>;
S_0x555556c7c8e0 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c7c650;
 .timescale 0 0;
S_0x555556c7cac0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c7c8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cc84c0 .functor XOR 1, L_0x555556cc89a0, L_0x555556cc8ad0, C4<0>, C4<0>;
L_0x555556cc8530 .functor XOR 1, L_0x555556cc84c0, L_0x555556cc8db0, C4<0>, C4<0>;
L_0x555556cc85a0 .functor AND 1, L_0x555556cc89a0, L_0x555556cc8ad0, C4<1>, C4<1>;
L_0x555556cc8610 .functor AND 1, L_0x555556cc8ad0, L_0x555556cc8db0, C4<1>, C4<1>;
L_0x555556cc86d0 .functor OR 1, L_0x555556cc85a0, L_0x555556cc8610, C4<0>, C4<0>;
L_0x555556cc87e0 .functor AND 1, L_0x555556cc89a0, L_0x555556cc8db0, C4<1>, C4<1>;
L_0x555556cc8890 .functor OR 1, L_0x555556cc86d0, L_0x555556cc87e0, C4<0>, C4<0>;
v0x555556c7cd70_0 .net *"_ivl_0", 0 0, L_0x555556cc84c0;  1 drivers
v0x555556c7ce70_0 .net *"_ivl_10", 0 0, L_0x555556cc87e0;  1 drivers
v0x555556c7cf50_0 .net *"_ivl_4", 0 0, L_0x555556cc85a0;  1 drivers
v0x555556c7d040_0 .net *"_ivl_6", 0 0, L_0x555556cc8610;  1 drivers
v0x555556c7d120_0 .net *"_ivl_8", 0 0, L_0x555556cc86d0;  1 drivers
v0x555556c7d250_0 .net "a", 0 0, L_0x555556cc89a0;  1 drivers
v0x555556c7d310_0 .net "b", 0 0, L_0x555556cc8ad0;  1 drivers
v0x555556c7d3d0_0 .net "cin", 0 0, L_0x555556cc8db0;  1 drivers
v0x555556c7d490_0 .net "cout", 0 0, L_0x555556cc8890;  1 drivers
v0x555556c7d5e0_0 .net "sum", 0 0, L_0x555556cc8530;  1 drivers
S_0x555556c7d740 .scope generate, "genblk1[18]" "genblk1[18]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c7d8f0 .param/l "i" 1 21 34, +C4<010010>;
S_0x555556c7d9d0 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c7d740;
 .timescale 0 0;
S_0x555556c7dbb0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c7d9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cc8ee0 .functor XOR 1, L_0x555556cc93c0, L_0x555556cc8c00, C4<0>, C4<0>;
L_0x555556cc8f50 .functor XOR 1, L_0x555556cc8ee0, L_0x555556cc96b0, C4<0>, C4<0>;
L_0x555556cc8fc0 .functor AND 1, L_0x555556cc93c0, L_0x555556cc8c00, C4<1>, C4<1>;
L_0x555556cc9030 .functor AND 1, L_0x555556cc8c00, L_0x555556cc96b0, C4<1>, C4<1>;
L_0x555556cc90f0 .functor OR 1, L_0x555556cc8fc0, L_0x555556cc9030, C4<0>, C4<0>;
L_0x555556cc9200 .functor AND 1, L_0x555556cc93c0, L_0x555556cc96b0, C4<1>, C4<1>;
L_0x555556cc92b0 .functor OR 1, L_0x555556cc90f0, L_0x555556cc9200, C4<0>, C4<0>;
v0x555556c7de60_0 .net *"_ivl_0", 0 0, L_0x555556cc8ee0;  1 drivers
v0x555556c7df60_0 .net *"_ivl_10", 0 0, L_0x555556cc9200;  1 drivers
v0x555556c7e040_0 .net *"_ivl_4", 0 0, L_0x555556cc8fc0;  1 drivers
v0x555556c7e130_0 .net *"_ivl_6", 0 0, L_0x555556cc9030;  1 drivers
v0x555556c7e210_0 .net *"_ivl_8", 0 0, L_0x555556cc90f0;  1 drivers
v0x555556c7e340_0 .net "a", 0 0, L_0x555556cc93c0;  1 drivers
v0x555556c7e400_0 .net "b", 0 0, L_0x555556cc8c00;  1 drivers
v0x555556c7e4c0_0 .net "cin", 0 0, L_0x555556cc96b0;  1 drivers
v0x555556c7e580_0 .net "cout", 0 0, L_0x555556cc92b0;  1 drivers
v0x555556c7e6d0_0 .net "sum", 0 0, L_0x555556cc8f50;  1 drivers
S_0x555556c7e830 .scope generate, "genblk1[19]" "genblk1[19]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c7e9e0 .param/l "i" 1 21 34, +C4<010011>;
S_0x555556c7eac0 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c7e830;
 .timescale 0 0;
S_0x555556c7eca0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c7eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cc8d30 .functor XOR 1, L_0x555556cc9e50, L_0x555556cc9f80, C4<0>, C4<0>;
L_0x555556cc99b0 .functor XOR 1, L_0x555556cc8d30, L_0x555556cca290, C4<0>, C4<0>;
L_0x555556cc9a20 .functor AND 1, L_0x555556cc9e50, L_0x555556cc9f80, C4<1>, C4<1>;
L_0x555556cc9a90 .functor AND 1, L_0x555556cc9f80, L_0x555556cca290, C4<1>, C4<1>;
L_0x555556cc9b80 .functor OR 1, L_0x555556cc9a20, L_0x555556cc9a90, C4<0>, C4<0>;
L_0x555556cc9c90 .functor AND 1, L_0x555556cc9e50, L_0x555556cca290, C4<1>, C4<1>;
L_0x555556cc9d40 .functor OR 1, L_0x555556cc9b80, L_0x555556cc9c90, C4<0>, C4<0>;
v0x555556c7ef50_0 .net *"_ivl_0", 0 0, L_0x555556cc8d30;  1 drivers
v0x555556c7f050_0 .net *"_ivl_10", 0 0, L_0x555556cc9c90;  1 drivers
v0x555556c7f130_0 .net *"_ivl_4", 0 0, L_0x555556cc9a20;  1 drivers
v0x555556c7f220_0 .net *"_ivl_6", 0 0, L_0x555556cc9a90;  1 drivers
v0x555556c7f300_0 .net *"_ivl_8", 0 0, L_0x555556cc9b80;  1 drivers
v0x555556c7f430_0 .net "a", 0 0, L_0x555556cc9e50;  1 drivers
v0x555556c7f4f0_0 .net "b", 0 0, L_0x555556cc9f80;  1 drivers
v0x555556c7f5b0_0 .net "cin", 0 0, L_0x555556cca290;  1 drivers
v0x555556c7f670_0 .net "cout", 0 0, L_0x555556cc9d40;  1 drivers
v0x555556c7f7c0_0 .net "sum", 0 0, L_0x555556cc99b0;  1 drivers
S_0x555556c7f920 .scope generate, "genblk1[20]" "genblk1[20]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c7fad0 .param/l "i" 1 21 34, +C4<010100>;
S_0x555556c7fbb0 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c7f920;
 .timescale 0 0;
S_0x555556c7fd90 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c7fbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cca3c0 .functor XOR 1, L_0x555556cca8d0, L_0x555556ccabf0, C4<0>, C4<0>;
L_0x555556cca430 .functor XOR 1, L_0x555556cca3c0, L_0x555556ccad20, C4<0>, C4<0>;
L_0x555556cca4a0 .functor AND 1, L_0x555556cca8d0, L_0x555556ccabf0, C4<1>, C4<1>;
L_0x555556cca510 .functor AND 1, L_0x555556ccabf0, L_0x555556ccad20, C4<1>, C4<1>;
L_0x555556cca600 .functor OR 1, L_0x555556cca4a0, L_0x555556cca510, C4<0>, C4<0>;
L_0x555556cca710 .functor AND 1, L_0x555556cca8d0, L_0x555556ccad20, C4<1>, C4<1>;
L_0x555556cca7c0 .functor OR 1, L_0x555556cca600, L_0x555556cca710, C4<0>, C4<0>;
v0x555556c80040_0 .net *"_ivl_0", 0 0, L_0x555556cca3c0;  1 drivers
v0x555556c80140_0 .net *"_ivl_10", 0 0, L_0x555556cca710;  1 drivers
v0x555556c80220_0 .net *"_ivl_4", 0 0, L_0x555556cca4a0;  1 drivers
v0x555556c80310_0 .net *"_ivl_6", 0 0, L_0x555556cca510;  1 drivers
v0x555556c803f0_0 .net *"_ivl_8", 0 0, L_0x555556cca600;  1 drivers
v0x555556c80520_0 .net "a", 0 0, L_0x555556cca8d0;  1 drivers
v0x555556c805e0_0 .net "b", 0 0, L_0x555556ccabf0;  1 drivers
v0x555556c806a0_0 .net "cin", 0 0, L_0x555556ccad20;  1 drivers
v0x555556c80760_0 .net "cout", 0 0, L_0x555556cca7c0;  1 drivers
v0x555556c808b0_0 .net "sum", 0 0, L_0x555556cca430;  1 drivers
S_0x555556c80a10 .scope generate, "genblk1[21]" "genblk1[21]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c80bc0 .param/l "i" 1 21 34, +C4<010101>;
S_0x555556c80ca0 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c80a10;
 .timescale 0 0;
S_0x555556c80e80 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c80ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556ccb050 .functor XOR 1, L_0x555556ccb560, L_0x555556ccb690, C4<0>, C4<0>;
L_0x555556ccb0c0 .functor XOR 1, L_0x555556ccb050, L_0x555556ccb9d0, C4<0>, C4<0>;
L_0x555556ccb130 .functor AND 1, L_0x555556ccb560, L_0x555556ccb690, C4<1>, C4<1>;
L_0x555556ccb1a0 .functor AND 1, L_0x555556ccb690, L_0x555556ccb9d0, C4<1>, C4<1>;
L_0x555556ccb290 .functor OR 1, L_0x555556ccb130, L_0x555556ccb1a0, C4<0>, C4<0>;
L_0x555556ccb3a0 .functor AND 1, L_0x555556ccb560, L_0x555556ccb9d0, C4<1>, C4<1>;
L_0x555556ccb450 .functor OR 1, L_0x555556ccb290, L_0x555556ccb3a0, C4<0>, C4<0>;
v0x555556c81130_0 .net *"_ivl_0", 0 0, L_0x555556ccb050;  1 drivers
v0x555556c81230_0 .net *"_ivl_10", 0 0, L_0x555556ccb3a0;  1 drivers
v0x555556c81310_0 .net *"_ivl_4", 0 0, L_0x555556ccb130;  1 drivers
v0x555556c81400_0 .net *"_ivl_6", 0 0, L_0x555556ccb1a0;  1 drivers
v0x555556c814e0_0 .net *"_ivl_8", 0 0, L_0x555556ccb290;  1 drivers
v0x555556c81610_0 .net "a", 0 0, L_0x555556ccb560;  1 drivers
v0x555556c816d0_0 .net "b", 0 0, L_0x555556ccb690;  1 drivers
v0x555556c81790_0 .net "cin", 0 0, L_0x555556ccb9d0;  1 drivers
v0x555556c81850_0 .net "cout", 0 0, L_0x555556ccb450;  1 drivers
v0x555556c819a0_0 .net "sum", 0 0, L_0x555556ccb0c0;  1 drivers
S_0x555556c81b00 .scope generate, "genblk1[22]" "genblk1[22]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c81cb0 .param/l "i" 1 21 34, +C4<010110>;
S_0x555556c81d90 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c81b00;
 .timescale 0 0;
S_0x555556c81f70 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c81d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556ccbb00 .functor XOR 1, L_0x555556ccc040, L_0x555556ccc390, C4<0>, C4<0>;
L_0x555556ccbb70 .functor XOR 1, L_0x555556ccbb00, L_0x555556ccc4c0, C4<0>, C4<0>;
L_0x555556ccbbe0 .functor AND 1, L_0x555556ccc040, L_0x555556ccc390, C4<1>, C4<1>;
L_0x555556ccbc80 .functor AND 1, L_0x555556ccc390, L_0x555556ccc4c0, C4<1>, C4<1>;
L_0x555556ccbd70 .functor OR 1, L_0x555556ccbbe0, L_0x555556ccbc80, C4<0>, C4<0>;
L_0x555556ccbe80 .functor AND 1, L_0x555556ccc040, L_0x555556ccc4c0, C4<1>, C4<1>;
L_0x555556ccbf30 .functor OR 1, L_0x555556ccbd70, L_0x555556ccbe80, C4<0>, C4<0>;
v0x555556c82220_0 .net *"_ivl_0", 0 0, L_0x555556ccbb00;  1 drivers
v0x555556c82320_0 .net *"_ivl_10", 0 0, L_0x555556ccbe80;  1 drivers
v0x555556c82400_0 .net *"_ivl_4", 0 0, L_0x555556ccbbe0;  1 drivers
v0x555556c824f0_0 .net *"_ivl_6", 0 0, L_0x555556ccbc80;  1 drivers
v0x555556c825d0_0 .net *"_ivl_8", 0 0, L_0x555556ccbd70;  1 drivers
v0x555556c82700_0 .net "a", 0 0, L_0x555556ccc040;  1 drivers
v0x555556c827c0_0 .net "b", 0 0, L_0x555556ccc390;  1 drivers
v0x555556c82880_0 .net "cin", 0 0, L_0x555556ccc4c0;  1 drivers
v0x555556c82940_0 .net "cout", 0 0, L_0x555556ccbf30;  1 drivers
v0x555556c82a90_0 .net "sum", 0 0, L_0x555556ccbb70;  1 drivers
S_0x555556c82bf0 .scope generate, "genblk1[23]" "genblk1[23]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c82da0 .param/l "i" 1 21 34, +C4<010111>;
S_0x555556c82e80 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c82bf0;
 .timescale 0 0;
S_0x555556c83060 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c82e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556ccc820 .functor XOR 1, L_0x555556cccd60, L_0x555556ccce90, C4<0>, C4<0>;
L_0x555556ccc890 .functor XOR 1, L_0x555556ccc820, L_0x555556ccd200, C4<0>, C4<0>;
L_0x555556ccc900 .functor AND 1, L_0x555556cccd60, L_0x555556ccce90, C4<1>, C4<1>;
L_0x555556ccc9a0 .functor AND 1, L_0x555556ccce90, L_0x555556ccd200, C4<1>, C4<1>;
L_0x555556ccca90 .functor OR 1, L_0x555556ccc900, L_0x555556ccc9a0, C4<0>, C4<0>;
L_0x555556cccba0 .functor AND 1, L_0x555556cccd60, L_0x555556ccd200, C4<1>, C4<1>;
L_0x555556cccc50 .functor OR 1, L_0x555556ccca90, L_0x555556cccba0, C4<0>, C4<0>;
v0x555556c83310_0 .net *"_ivl_0", 0 0, L_0x555556ccc820;  1 drivers
v0x555556c83410_0 .net *"_ivl_10", 0 0, L_0x555556cccba0;  1 drivers
v0x555556c834f0_0 .net *"_ivl_4", 0 0, L_0x555556ccc900;  1 drivers
v0x555556c835e0_0 .net *"_ivl_6", 0 0, L_0x555556ccc9a0;  1 drivers
v0x555556c836c0_0 .net *"_ivl_8", 0 0, L_0x555556ccca90;  1 drivers
v0x555556c837f0_0 .net "a", 0 0, L_0x555556cccd60;  1 drivers
v0x555556c838b0_0 .net "b", 0 0, L_0x555556ccce90;  1 drivers
v0x555556c83970_0 .net "cin", 0 0, L_0x555556ccd200;  1 drivers
v0x555556c83a30_0 .net "cout", 0 0, L_0x555556cccc50;  1 drivers
v0x555556c83b80_0 .net "sum", 0 0, L_0x555556ccc890;  1 drivers
S_0x555556c83ce0 .scope generate, "genblk1[24]" "genblk1[24]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c83e90 .param/l "i" 1 21 34, +C4<011000>;
S_0x555556c83f70 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c83ce0;
 .timescale 0 0;
S_0x555556c84150 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c83f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556ccd330 .functor XOR 1, L_0x555556ccd870, L_0x555556ccdbf0, C4<0>, C4<0>;
L_0x555556ccd3a0 .functor XOR 1, L_0x555556ccd330, L_0x555556ccdd20, C4<0>, C4<0>;
L_0x555556ccd410 .functor AND 1, L_0x555556ccd870, L_0x555556ccdbf0, C4<1>, C4<1>;
L_0x555556ccd4b0 .functor AND 1, L_0x555556ccdbf0, L_0x555556ccdd20, C4<1>, C4<1>;
L_0x555556ccd5a0 .functor OR 1, L_0x555556ccd410, L_0x555556ccd4b0, C4<0>, C4<0>;
L_0x555556ccd6b0 .functor AND 1, L_0x555556ccd870, L_0x555556ccdd20, C4<1>, C4<1>;
L_0x555556ccd760 .functor OR 1, L_0x555556ccd5a0, L_0x555556ccd6b0, C4<0>, C4<0>;
v0x555556c84400_0 .net *"_ivl_0", 0 0, L_0x555556ccd330;  1 drivers
v0x555556c84500_0 .net *"_ivl_10", 0 0, L_0x555556ccd6b0;  1 drivers
v0x555556c845e0_0 .net *"_ivl_4", 0 0, L_0x555556ccd410;  1 drivers
v0x555556c846d0_0 .net *"_ivl_6", 0 0, L_0x555556ccd4b0;  1 drivers
v0x555556c847b0_0 .net *"_ivl_8", 0 0, L_0x555556ccd5a0;  1 drivers
v0x555556c848e0_0 .net "a", 0 0, L_0x555556ccd870;  1 drivers
v0x555556c849a0_0 .net "b", 0 0, L_0x555556ccdbf0;  1 drivers
v0x555556c84a60_0 .net "cin", 0 0, L_0x555556ccdd20;  1 drivers
v0x555556c84b20_0 .net "cout", 0 0, L_0x555556ccd760;  1 drivers
v0x555556c84c70_0 .net "sum", 0 0, L_0x555556ccd3a0;  1 drivers
S_0x555556c84dd0 .scope generate, "genblk1[25]" "genblk1[25]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c84f80 .param/l "i" 1 21 34, +C4<011001>;
S_0x555556c85060 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c84dd0;
 .timescale 0 0;
S_0x555556c85240 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c85060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cce0b0 .functor XOR 1, L_0x555556cce5f0, L_0x555556cce720, C4<0>, C4<0>;
L_0x555556cce120 .functor XOR 1, L_0x555556cce0b0, L_0x555556cceac0, C4<0>, C4<0>;
L_0x555556cce190 .functor AND 1, L_0x555556cce5f0, L_0x555556cce720, C4<1>, C4<1>;
L_0x555556cce230 .functor AND 1, L_0x555556cce720, L_0x555556cceac0, C4<1>, C4<1>;
L_0x555556cce320 .functor OR 1, L_0x555556cce190, L_0x555556cce230, C4<0>, C4<0>;
L_0x555556cce430 .functor AND 1, L_0x555556cce5f0, L_0x555556cceac0, C4<1>, C4<1>;
L_0x555556cce4e0 .functor OR 1, L_0x555556cce320, L_0x555556cce430, C4<0>, C4<0>;
v0x555556c854f0_0 .net *"_ivl_0", 0 0, L_0x555556cce0b0;  1 drivers
v0x555556c855f0_0 .net *"_ivl_10", 0 0, L_0x555556cce430;  1 drivers
v0x555556c856d0_0 .net *"_ivl_4", 0 0, L_0x555556cce190;  1 drivers
v0x555556c857c0_0 .net *"_ivl_6", 0 0, L_0x555556cce230;  1 drivers
v0x555556c858a0_0 .net *"_ivl_8", 0 0, L_0x555556cce320;  1 drivers
v0x555556c859d0_0 .net "a", 0 0, L_0x555556cce5f0;  1 drivers
v0x555556c85a90_0 .net "b", 0 0, L_0x555556cce720;  1 drivers
v0x555556c85b50_0 .net "cin", 0 0, L_0x555556cceac0;  1 drivers
v0x555556c85c10_0 .net "cout", 0 0, L_0x555556cce4e0;  1 drivers
v0x555556c85d60_0 .net "sum", 0 0, L_0x555556cce120;  1 drivers
S_0x555556c85ec0 .scope generate, "genblk1[26]" "genblk1[26]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c86070 .param/l "i" 1 21 34, +C4<011010>;
S_0x555556c86150 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c85ec0;
 .timescale 0 0;
S_0x555556c86330 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c86150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556ccebf0 .functor XOR 1, L_0x555556ccf130, L_0x555556ccf4e0, C4<0>, C4<0>;
L_0x555556ccec60 .functor XOR 1, L_0x555556ccebf0, L_0x555556ccf610, C4<0>, C4<0>;
L_0x555556ccecd0 .functor AND 1, L_0x555556ccf130, L_0x555556ccf4e0, C4<1>, C4<1>;
L_0x555556cced70 .functor AND 1, L_0x555556ccf4e0, L_0x555556ccf610, C4<1>, C4<1>;
L_0x555556ccee60 .functor OR 1, L_0x555556ccecd0, L_0x555556cced70, C4<0>, C4<0>;
L_0x555556ccef70 .functor AND 1, L_0x555556ccf130, L_0x555556ccf610, C4<1>, C4<1>;
L_0x555556ccf020 .functor OR 1, L_0x555556ccee60, L_0x555556ccef70, C4<0>, C4<0>;
v0x555556c865e0_0 .net *"_ivl_0", 0 0, L_0x555556ccebf0;  1 drivers
v0x555556c866e0_0 .net *"_ivl_10", 0 0, L_0x555556ccef70;  1 drivers
v0x555556c867c0_0 .net *"_ivl_4", 0 0, L_0x555556ccecd0;  1 drivers
v0x555556c868b0_0 .net *"_ivl_6", 0 0, L_0x555556cced70;  1 drivers
v0x555556c86990_0 .net *"_ivl_8", 0 0, L_0x555556ccee60;  1 drivers
v0x555556c86ac0_0 .net "a", 0 0, L_0x555556ccf130;  1 drivers
v0x555556c86b80_0 .net "b", 0 0, L_0x555556ccf4e0;  1 drivers
v0x555556c86c40_0 .net "cin", 0 0, L_0x555556ccf610;  1 drivers
v0x555556c86d00_0 .net "cout", 0 0, L_0x555556ccf020;  1 drivers
v0x555556c86e50_0 .net "sum", 0 0, L_0x555556ccec60;  1 drivers
S_0x555556c86fb0 .scope generate, "genblk1[27]" "genblk1[27]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c87160 .param/l "i" 1 21 34, +C4<011011>;
S_0x555556c87240 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c86fb0;
 .timescale 0 0;
S_0x555556c87420 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c87240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556ccf9d0 .functor XOR 1, L_0x555556ccff10, L_0x555556cd0040, C4<0>, C4<0>;
L_0x555556ccfa40 .functor XOR 1, L_0x555556ccf9d0, L_0x555556cd0410, C4<0>, C4<0>;
L_0x555556ccfab0 .functor AND 1, L_0x555556ccff10, L_0x555556cd0040, C4<1>, C4<1>;
L_0x555556ccfb50 .functor AND 1, L_0x555556cd0040, L_0x555556cd0410, C4<1>, C4<1>;
L_0x555556ccfc40 .functor OR 1, L_0x555556ccfab0, L_0x555556ccfb50, C4<0>, C4<0>;
L_0x555556ccfd50 .functor AND 1, L_0x555556ccff10, L_0x555556cd0410, C4<1>, C4<1>;
L_0x555556ccfe00 .functor OR 1, L_0x555556ccfc40, L_0x555556ccfd50, C4<0>, C4<0>;
v0x555556c876d0_0 .net *"_ivl_0", 0 0, L_0x555556ccf9d0;  1 drivers
v0x555556c877d0_0 .net *"_ivl_10", 0 0, L_0x555556ccfd50;  1 drivers
v0x555556c878b0_0 .net *"_ivl_4", 0 0, L_0x555556ccfab0;  1 drivers
v0x555556c879a0_0 .net *"_ivl_6", 0 0, L_0x555556ccfb50;  1 drivers
v0x555556c87a80_0 .net *"_ivl_8", 0 0, L_0x555556ccfc40;  1 drivers
v0x555556c87bb0_0 .net "a", 0 0, L_0x555556ccff10;  1 drivers
v0x555556c87c70_0 .net "b", 0 0, L_0x555556cd0040;  1 drivers
v0x555556c87d30_0 .net "cin", 0 0, L_0x555556cd0410;  1 drivers
v0x555556c87df0_0 .net "cout", 0 0, L_0x555556ccfe00;  1 drivers
v0x555556c87f40_0 .net "sum", 0 0, L_0x555556ccfa40;  1 drivers
S_0x555556c880a0 .scope generate, "genblk1[28]" "genblk1[28]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c88250 .param/l "i" 1 21 34, +C4<011100>;
S_0x555556c88330 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c880a0;
 .timescale 0 0;
S_0x555556c88510 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c88330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cd0540 .functor XOR 1, L_0x555556cd0a80, L_0x555556beadb0, C4<0>, C4<0>;
L_0x555556cd05b0 .functor XOR 1, L_0x555556cd0540, L_0x555556cd1300, C4<0>, C4<0>;
L_0x555556cd0620 .functor AND 1, L_0x555556cd0a80, L_0x555556beadb0, C4<1>, C4<1>;
L_0x555556cd06c0 .functor AND 1, L_0x555556beadb0, L_0x555556cd1300, C4<1>, C4<1>;
L_0x555556cd07b0 .functor OR 1, L_0x555556cd0620, L_0x555556cd06c0, C4<0>, C4<0>;
L_0x555556cd08c0 .functor AND 1, L_0x555556cd0a80, L_0x555556cd1300, C4<1>, C4<1>;
L_0x555556cd0970 .functor OR 1, L_0x555556cd07b0, L_0x555556cd08c0, C4<0>, C4<0>;
v0x555556c887c0_0 .net *"_ivl_0", 0 0, L_0x555556cd0540;  1 drivers
v0x555556c888c0_0 .net *"_ivl_10", 0 0, L_0x555556cd08c0;  1 drivers
v0x555556c889a0_0 .net *"_ivl_4", 0 0, L_0x555556cd0620;  1 drivers
v0x555556c88a90_0 .net *"_ivl_6", 0 0, L_0x555556cd06c0;  1 drivers
v0x555556c88b70_0 .net *"_ivl_8", 0 0, L_0x555556cd07b0;  1 drivers
v0x555556c88ca0_0 .net "a", 0 0, L_0x555556cd0a80;  1 drivers
v0x555556c88d60_0 .net "b", 0 0, L_0x555556beadb0;  1 drivers
v0x555556c88e20_0 .net "cin", 0 0, L_0x555556cd1300;  1 drivers
v0x555556c88ee0_0 .net "cout", 0 0, L_0x555556cd0970;  1 drivers
v0x555556c89030_0 .net "sum", 0 0, L_0x555556cd05b0;  1 drivers
S_0x555556c89190 .scope generate, "genblk1[29]" "genblk1[29]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c89340 .param/l "i" 1 21 34, +C4<011101>;
S_0x555556c89420 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c89190;
 .timescale 0 0;
S_0x555556c89600 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c89420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cb8e20 .functor XOR 1, L_0x555556cd1ad0, L_0x555556cd1c00, C4<0>, C4<0>;
L_0x555556cd16f0 .functor XOR 1, L_0x555556cb8e20, L_0x555556cd2000, C4<0>, C4<0>;
L_0x555556cd1760 .functor AND 1, L_0x555556cd1ad0, L_0x555556cd1c00, C4<1>, C4<1>;
L_0x555556cd17d0 .functor AND 1, L_0x555556cd1c00, L_0x555556cd2000, C4<1>, C4<1>;
L_0x555556cd1840 .functor OR 1, L_0x555556cd1760, L_0x555556cd17d0, C4<0>, C4<0>;
L_0x555556cd1950 .functor AND 1, L_0x555556cd1ad0, L_0x555556cd2000, C4<1>, C4<1>;
L_0x555556cd19c0 .functor OR 1, L_0x555556cd1840, L_0x555556cd1950, C4<0>, C4<0>;
v0x555556c898b0_0 .net *"_ivl_0", 0 0, L_0x555556cb8e20;  1 drivers
v0x555556c899b0_0 .net *"_ivl_10", 0 0, L_0x555556cd1950;  1 drivers
v0x555556c89a90_0 .net *"_ivl_4", 0 0, L_0x555556cd1760;  1 drivers
v0x555556c89b80_0 .net *"_ivl_6", 0 0, L_0x555556cd17d0;  1 drivers
v0x555556c89c60_0 .net *"_ivl_8", 0 0, L_0x555556cd1840;  1 drivers
v0x555556c89d90_0 .net "a", 0 0, L_0x555556cd1ad0;  1 drivers
v0x555556c89e50_0 .net "b", 0 0, L_0x555556cd1c00;  1 drivers
v0x555556c89f10_0 .net "cin", 0 0, L_0x555556cd2000;  1 drivers
v0x555556c89fd0_0 .net "cout", 0 0, L_0x555556cd19c0;  1 drivers
v0x555556c8a120_0 .net "sum", 0 0, L_0x555556cd16f0;  1 drivers
S_0x555556c8a280 .scope generate, "genblk1[30]" "genblk1[30]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c8a430 .param/l "i" 1 21 34, +C4<011110>;
S_0x555556c8a510 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c8a280;
 .timescale 0 0;
S_0x555556c8a6f0 .scope module, "FAs_middle" "full_adder" 21 56, 22 20 0, S_0x555556c8a510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555556cd2130 .functor XOR 1, L_0x555556cd2720, L_0x555556cd2b30, C4<0>, C4<0>;
L_0x555556cd21d0 .functor XOR 1, L_0x555556cd2130, L_0x555556cd3070, C4<0>, C4<0>;
L_0x555556cd2270 .functor AND 1, L_0x555556cd2720, L_0x555556cd2b30, C4<1>, C4<1>;
L_0x555556cd2360 .functor AND 1, L_0x555556cd2b30, L_0x555556cd3070, C4<1>, C4<1>;
L_0x555556cd2450 .functor OR 1, L_0x555556cd2270, L_0x555556cd2360, C4<0>, C4<0>;
L_0x555556cd2560 .functor AND 1, L_0x555556cd2720, L_0x555556cd3070, C4<1>, C4<1>;
L_0x555556cd2610 .functor OR 1, L_0x555556cd2450, L_0x555556cd2560, C4<0>, C4<0>;
v0x555556c8a9a0_0 .net *"_ivl_0", 0 0, L_0x555556cd2130;  1 drivers
v0x555556c8aaa0_0 .net *"_ivl_10", 0 0, L_0x555556cd2560;  1 drivers
v0x555556c8ab80_0 .net *"_ivl_4", 0 0, L_0x555556cd2270;  1 drivers
v0x555556c8ac70_0 .net *"_ivl_6", 0 0, L_0x555556cd2360;  1 drivers
v0x555556c8ad50_0 .net *"_ivl_8", 0 0, L_0x555556cd2450;  1 drivers
v0x555556c8ae80_0 .net "a", 0 0, L_0x555556cd2720;  1 drivers
v0x555556c8af40_0 .net "b", 0 0, L_0x555556cd2b30;  1 drivers
v0x555556c8b000_0 .net "cin", 0 0, L_0x555556cd3070;  1 drivers
v0x555556c8b0c0_0 .net "cout", 0 0, L_0x555556cd2610;  1 drivers
v0x555556c8b210_0 .net "sum", 0 0, L_0x555556cd21d0;  1 drivers
S_0x555556c8b370 .scope generate, "genblk1[31]" "genblk1[31]" 21 34, 21 34 0, S_0x555556c6a230;
 .timescale 0 0;
P_0x555556c8b520 .param/l "i" 1 21 34, +C4<011111>;
S_0x555556c8b600 .scope generate, "genblk1" "genblk1" 21 45, 21 45 0, S_0x555556c8b370;
 .timescale 0 0;
L_0x555556cd4230 .functor XOR 1, L_0x555556cd3df0, L_0x555556cd4190, C4<0>, C4<0>;
L_0x555556cd46f0 .functor XOR 1, L_0x555556cd4230, L_0x555556cd4340, C4<0>, C4<0>;
v0x555556c8b7e0_0 .net *"_ivl_0", 0 0, L_0x555556cd3df0;  1 drivers
v0x555556c8b8e0_0 .net *"_ivl_1", 0 0, L_0x555556cd4190;  1 drivers
v0x555556c8b9c0_0 .net *"_ivl_2", 0 0, L_0x555556cd4230;  1 drivers
v0x555556c8ba80_0 .net *"_ivl_4", 0 0, L_0x555556cd4340;  1 drivers
v0x555556c8bb60_0 .net *"_ivl_5", 0 0, L_0x555556cd46f0;  1 drivers
S_0x555556c8cc10 .scope module, "U_MUX_2X1" "mux_2x1" 18 104, 23 1 0, S_0x555556a7dc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_sel";
    .port_info 1 /INPUT 32 "i_a";
    .port_info 2 /INPUT 32 "i_b";
    .port_info 3 /OUTPUT 32 "o_mux";
P_0x555556c8cda0 .param/l "DATA_WIDTH" 0 23 1, +C4<00000000000000000000000000100000>;
v0x555556c8cf30_0 .net "i_a", 31 0, v0x5555569860e0_0;  alias, 1 drivers
v0x555556c8d040_0 .net "i_b", 31 0, v0x555556a0eb40_0;  alias, 1 drivers
v0x555556c8d100_0 .net "i_sel", 0 0, v0x555556a0d250_0;  alias, 1 drivers
v0x555556c8d200_0 .net "o_mux", 31 0, L_0x555556cd4960;  alias, 1 drivers
L_0x555556cd4960 .functor MUXZ 32, v0x5555569860e0_0, v0x555556a0eb40_0, v0x555556a0d250_0, C4<>;
S_0x555556c8d320 .scope module, "U_MUX_4X1" "mux_4x1" 18 88, 19 20 0, S_0x555556a7dc50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_sel";
    .port_info 1 /INPUT 32 "i_a";
    .port_info 2 /INPUT 32 "i_b";
    .port_info 3 /INPUT 32 "i_c";
    .port_info 4 /INPUT 32 "i_d";
    .port_info 5 /OUTPUT 32 "o_mux";
v0x555556c8d6a0_0 .net "i_a", 31 0, v0x555556a17870_0;  alias, 1 drivers
v0x555556c8d780_0 .net "i_b", 31 0, v0x555556c911c0_0;  alias, 1 drivers
v0x555556c8d820_0 .net "i_c", 31 0, v0x555556c22590_0;  alias, 1 drivers
o0x7b2f01b50778 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555556c8d8f0_0 .net "i_d", 31 0, o0x7b2f01b50778;  0 drivers
v0x555556c8d9d0_0 .net "i_sel", 1 0, v0x555556bff8f0_0;  alias, 1 drivers
v0x555556c8dae0_0 .var "o_mux", 31 0;
E_0x555556c8d610/0 .event anyedge, v0x555556bff8f0_0, v0x555556a17870_0, v0x555556a606b0_0, v0x555556c22590_0;
E_0x555556c8d610/1 .event anyedge, v0x555556c8d8f0_0;
E_0x555556c8d610 .event/or E_0x555556c8d610/0, E_0x555556c8d610/1;
S_0x555556c8dcd0 .scope module, "U_PC_TARGET" "pc_target" 18 72, 24 21 0, S_0x555556a7dc50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_pc_EX";
    .port_info 1 /INPUT 32 "i_imm_ext_EX";
    .port_info 2 /OUTPUT 32 "o_pc_target_EX";
P_0x555556c8df00 .param/l "WIDTH" 0 24 22, +C4<00000000000000000000000000100000>;
v0x555556c8e050_0 .net "i_imm_ext_EX", 31 0, v0x555556a0eb40_0;  alias, 1 drivers
v0x555556c8e180_0 .net "i_pc_EX", 31 0, v0x555556a0ed20_0;  alias, 1 drivers
v0x555556c8e240_0 .net "o_pc_target_EX", 31 0, L_0x555556cbdaf0;  alias, 1 drivers
L_0x555556cbdaf0 .arith/sum 32, v0x555556a0ed20_0, v0x555556a0eb40_0;
S_0x555556c8f4a0 .scope module, "U_STAGE_FETCH" "stage_fetch" 9 148, 25 23 0, S_0x555556be29f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_pc_target_EX";
    .port_info 2 /INPUT 1 "i_pc_src_EX";
    .port_info 3 /INPUT 1 "i_rst_IF";
    .port_info 4 /INPUT 1 "i_en_IF";
    .port_info 5 /OUTPUT 32 "o_pcplus4_IF";
    .port_info 6 /OUTPUT 32 "o_pc_IF";
v0x555556c90560_0 .net "clk", 0 0, v0x555556caf120_0;  alias, 1 drivers
v0x555556c90620_0 .net "i_en_IF", 0 0, L_0x555556cbd450;  1 drivers
v0x555556c906e0_0 .net "i_pc_src_EX", 0 0, L_0x555556cbd230;  alias, 1 drivers
v0x555556c90780_0 .net "i_pc_target_EX", 31 0, L_0x555556cbdaf0;  alias, 1 drivers
v0x555556c908b0_0 .net "i_rst_IF", 0 0, v0x555556cafe30_0;  alias, 1 drivers
v0x555556c90950_0 .net "o_pc_IF", 31 0, v0x555556c8fc40_0;  alias, 1 drivers
v0x555556c909f0_0 .net "o_pcplus4_IF", 31 0, L_0x555556cbd3e0;  alias, 1 drivers
S_0x555556c8f770 .scope module, "U_NEXT_PC" "next_pc" 25 56, 26 21 0, S_0x555556c8f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_pc_target_EX";
    .port_info 2 /INPUT 1 "i_pc_src_EX";
    .port_info 3 /INPUT 1 "i_rst_IF";
    .port_info 4 /INPUT 1 "i_en_IF";
    .port_info 5 /OUTPUT 32 "o_pcplus4_IF";
    .port_info 6 /OUTPUT 32 "o_pc_IF";
L_0x555556cbd3e0 .functor BUFZ 32, v0x555556c90380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556c8fb80_0 .net "clk", 0 0, v0x555556caf120_0;  alias, 1 drivers
v0x555556c8fc40_0 .var "current_pc", 31 0;
v0x555556c8fd20_0 .net "i_en_IF", 0 0, L_0x555556cbd450;  alias, 1 drivers
v0x555556c8fdc0_0 .net "i_pc_src_EX", 0 0, L_0x555556cbd230;  alias, 1 drivers
v0x555556c8feb0_0 .net "i_pc_target_EX", 31 0, L_0x555556cbdaf0;  alias, 1 drivers
v0x555556c8ffc0_0 .net "i_rst_IF", 0 0, v0x555556cafe30_0;  alias, 1 drivers
v0x555556c900b0_0 .var "muxed_input", 31 0;
v0x555556c90190_0 .net "o_pc_IF", 31 0, v0x555556c8fc40_0;  alias, 1 drivers
v0x555556c90250_0 .net "o_pcplus4_IF", 31 0, L_0x555556cbd3e0;  alias, 1 drivers
v0x555556c90380_0 .var "pc_plus_4", 31 0;
E_0x555556c8faa0 .event posedge, v0x555556a67150_0, v0x555556bd9e70_0;
E_0x555556c8fb20 .event anyedge, v0x555556bf13d0_0, v0x555556c90380_0, v0x555556bd7100_0;
S_0x555556c90bc0 .scope module, "U_STAGE_WRITE_BACK" "stage_write_back" 9 292, 27 20 0, S_0x555556be29f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_result_src_WB";
    .port_info 1 /INPUT 32 "i_alu_result_WB";
    .port_info 2 /INPUT 32 "i_result_data_WB";
    .port_info 3 /INPUT 32 "i_pcplus4_WB";
    .port_info 4 /OUTPUT 32 "o_result_WB";
v0x555556c90f00_0 .net "i_alu_result_WB", 31 0, v0x555556a40120_0;  alias, 1 drivers
v0x555556c90fe0_0 .net "i_pcplus4_WB", 31 0, v0x555556a401e0_0;  alias, 1 drivers
v0x555556c91080_0 .net "i_result_data_WB", 31 0, v0x555556a48f00_0;  alias, 1 drivers
v0x555556c91120_0 .net "i_result_src_WB", 1 0, v0x555556a49060_0;  alias, 1 drivers
v0x555556c911c0_0 .var "o_result_WB", 31 0;
E_0x555556c8d500 .event anyedge, v0x555556a401e0_0, v0x555556a48f00_0, v0x555556a40120_0, v0x555556a49060_0;
S_0x555556c97170 .scope module, "U_DATA_MEM" "mem" 4 168, 28 1 0, S_0x555556aee100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "wb_adr_i";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /INPUT 1 "wb_we_i";
    .port_info 5 /INPUT 1 "wb_stb_i";
    .port_info 6 /INPUT 1 "wb_cyc_i";
    .port_info 7 /OUTPUT 32 "wb_dat_o";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
P_0x5555569877e0 .param/l "DATA_WIDTH" 0 28 2, +C4<00000000000000000000000000100000>;
P_0x555556987820 .param/l "MEM_DEPTH" 1 28 26, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000>;
P_0x555556987860 .param/l "MEM_SIZE" 0 28 4, +C4<00000000000000000000000000000100>;
L_0x555556ce8b00 .functor AND 1, L_0x555556cd74d0, L_0x555556cd7d80, C4<1>, C4<1>;
L_0x555556ce8c10 .functor AND 1, L_0x555556ce8b00, L_0x555556ce8b70, C4<1>, C4<1>;
v0x555556c97540_0 .net *"_ivl_1", 0 0, L_0x555556ce8b00;  1 drivers
L_0x7b2f017b95c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555556c97600_0 .net *"_ivl_11", 1 0, L_0x7b2f017b95c8;  1 drivers
L_0x7b2f017b9610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556c976e0_0 .net/2u *"_ivl_12", 31 0, L_0x7b2f017b9610;  1 drivers
v0x555556c977a0_0 .net *"_ivl_3", 0 0, L_0x555556ce8b70;  1 drivers
v0x555556c97860_0 .net *"_ivl_5", 0 0, L_0x555556ce8c10;  1 drivers
v0x555556c97920_0 .net *"_ivl_6", 31 0, L_0x555556ce8d20;  1 drivers
v0x555556c97a00_0 .net *"_ivl_8", 11 0, L_0x555556ce8dc0;  1 drivers
v0x555556c97ae0_0 .net "clk", 0 0, v0x555556caf120_0;  alias, 1 drivers
v0x555556c97b80_0 .var/i "i", 31 0;
v0x555556c97c60 .array "mem", 1023 0, 31 0;
v0x555556c97d20_0 .net "rst", 0 0, v0x555556cafed0_0;  alias, 1 drivers
v0x555556c97de0_0 .var "wb_ack_o", 0 0;
v0x555556c97ea0_0 .net "wb_adr_i", 9 0, L_0x555556cd6c50;  alias, 1 drivers
v0x555556c97f80_0 .net "wb_cyc_i", 0 0, L_0x555556cd74d0;  alias, 1 drivers
v0x555556c98040_0 .net "wb_dat_i", 31 0, L_0x555556cd6fe0;  alias, 1 drivers
v0x555556c98120_0 .net "wb_dat_o", 31 0, L_0x555556ce8f00;  alias, 1 drivers
v0x555556c98200_0 .net "wb_stb_i", 0 0, L_0x555556cd7d80;  alias, 1 drivers
v0x555556c983d0_0 .net "wb_we_i", 0 0, L_0x555556cd7260;  alias, 1 drivers
L_0x555556ce8b70 .reduce/nor L_0x555556cd7260;
L_0x555556ce8d20 .array/port v0x555556c97c60, L_0x555556ce8dc0;
L_0x555556ce8dc0 .concat [ 10 2 0 0], L_0x555556cd6c50, L_0x7b2f017b95c8;
L_0x555556ce8f00 .functor MUXZ 32, L_0x7b2f017b9610, L_0x555556ce8d20, L_0x555556ce8c10, C4<>;
S_0x555556c973b0 .scope module, "U_INST_MEM" "mem" 4 149, 28 1 0, S_0x555556aee100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "wb_adr_i";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /INPUT 1 "wb_we_i";
    .port_info 5 /INPUT 1 "wb_stb_i";
    .port_info 6 /INPUT 1 "wb_cyc_i";
    .port_info 7 /OUTPUT 32 "wb_dat_o";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
P_0x555556c985b0 .param/l "DATA_WIDTH" 0 28 2, +C4<00000000000000000000000000100000>;
P_0x555556c985f0 .param/l "MEM_DEPTH" 1 28 26, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000>;
P_0x555556c98630 .param/l "MEM_SIZE" 0 28 4, +C4<00000000000000000000000000000100>;
L_0x555556cd85b0 .functor AND 1, L_0x555556cd6560, L_0x555556cd6200, C4<1>, C4<1>;
L_0x555556cd86c0 .functor AND 1, L_0x555556cd85b0, L_0x555556cd8620, C4<1>, C4<1>;
v0x555556c98970_0 .net *"_ivl_1", 0 0, L_0x555556cd85b0;  1 drivers
L_0x7b2f017b9538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555556c98a30_0 .net *"_ivl_11", 1 0, L_0x7b2f017b9538;  1 drivers
L_0x7b2f017b9580 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556c98b10_0 .net/2u *"_ivl_12", 31 0, L_0x7b2f017b9580;  1 drivers
v0x555556c98bd0_0 .net *"_ivl_3", 0 0, L_0x555556cd8620;  1 drivers
v0x555556c98c90_0 .net *"_ivl_5", 0 0, L_0x555556cd86c0;  1 drivers
v0x555556c98d50_0 .net *"_ivl_6", 31 0, L_0x555556cd87d0;  1 drivers
v0x555556c98e30_0 .net *"_ivl_8", 11 0, L_0x555556cd8870;  1 drivers
v0x555556c98f10_0 .net "clk", 0 0, v0x555556caf120_0;  alias, 1 drivers
v0x555556c98fb0_0 .var/i "i", 31 0;
v0x555556c99090 .array "mem", 1023 0, 31 0;
v0x555556ca3160_0 .net "rst", 0 0, v0x555556cafed0_0;  alias, 1 drivers
v0x555556ca3200_0 .var "wb_ack_o", 0 0;
v0x555556ca32a0_0 .net "wb_adr_i", 9 0, L_0x555556cd59b0;  alias, 1 drivers
v0x555556ca3380_0 .net "wb_cyc_i", 0 0, L_0x555556cd6560;  alias, 1 drivers
v0x555556ca3440_0 .net "wb_dat_i", 31 0, L_0x555556cd5b90;  alias, 1 drivers
v0x555556ca3520_0 .net "wb_dat_o", 31 0, L_0x555556ce89c0;  alias, 1 drivers
v0x555556ca3600_0 .net "wb_stb_i", 0 0, L_0x555556cd6200;  alias, 1 drivers
v0x555556ca37d0_0 .net "wb_we_i", 0 0, L_0x555556cd5e20;  alias, 1 drivers
L_0x555556cd8620 .reduce/nor L_0x555556cd5e20;
L_0x555556cd87d0 .array/port v0x555556c99090, L_0x555556cd8870;
L_0x555556cd8870 .concat [ 10 2 0 0], L_0x555556cd59b0, L_0x7b2f017b9538;
L_0x555556ce89c0 .functor MUXZ 32, L_0x7b2f017b9580, L_0x555556cd87d0, L_0x555556cd86c0, C4<>;
S_0x555556c98720 .scope module, "U_UART_WB_BRIDGE" "uart_wbs_bridge" 4 52, 29 1 0, S_0x555556aee100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_uart_rx";
    .port_info 3 /OUTPUT 1 "o_uart_tx";
    .port_info 4 /INPUT 1 "i_start_rx";
    .port_info 5 /OUTPUT 1 "wb_cyc_o";
    .port_info 6 /OUTPUT 1 "wb_stb_o";
    .port_info 7 /OUTPUT 1 "wb_we_o";
    .port_info 8 /OUTPUT 32 "wb_adr_o";
    .port_info 9 /OUTPUT 32 "wb_dat_o";
    .port_info 10 /INPUT 32 "wb_dat_i";
    .port_info 11 /INPUT 1 "wb_ack_i";
P_0x555556b6ca00 .param/l "ADDR_WIDTH" 0 29 3, +C4<00000000000000000000000000100000>;
P_0x555556b6ca40 .param/real "BAUD_RATE" 0 29 4, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x555556b6ca80 .param/real "CLOCK_FREQ" 0 29 5, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
P_0x555556b6cac0 .param/l "CMD_READ" 0 29 6, C4<01110111>;
P_0x555556b6cb00 .param/l "CMD_WRITE" 0 29 7, C4<10101010>;
P_0x555556b6cb40 .param/l "DATA_WIDTH" 0 29 2, +C4<00000000000000000000000000100000>;
P_0x555556b6cb80 .param/l "IDLE" 1 29 88, C4<000>;
P_0x555556b6cbc0 .param/l "READ_ADDR" 1 29 89, C4<010>;
P_0x555556b6cc00 .param/l "READ_DATA" 1 29 90, C4<011>;
P_0x555556b6cc40 .param/l "SEND_DATA" 1 29 93, C4<110>;
P_0x555556b6cc80 .param/l "WB_READ" 1 29 92, C4<101>;
P_0x555556b6ccc0 .param/l "WB_WRITE" 1 29 91, C4<100>;
v0x555556ca5e90_0 .var "addr_reg", 31 0;
v0x555556ca5f90_0 .var "byte_count", 3 0;
v0x555556ca6070_0 .net "clk", 0 0, v0x555556caf120_0;  alias, 1 drivers
v0x555556ca6110_0 .var "cmd_reg", 7 0;
v0x555556ca61d0_0 .var "data_reg", 31 0;
v0x555556ca62b0_0 .net "i_start_rx", 0 0, v0x555556caf620_0;  alias, 1 drivers
v0x555556ca6350_0 .net "i_uart_rx", 0 0, v0x555556caf6c0_0;  alias, 1 drivers
v0x555556ca63f0_0 .net "o_uart_tx", 0 0, v0x555556ca5a00_0;  alias, 1 drivers
v0x555556ca64c0_0 .net "rst", 0 0, v0x555556cafed0_0;  alias, 1 drivers
v0x555556ca6680_0 .var "state", 2 0;
v0x555556ca6720_0 .net "uart_rx_data", 7 0, v0x555556ca4a70_0;  1 drivers
v0x555556ca67f0_0 .net "uart_rx_valid", 0 0, v0x555556ca4b50_0;  1 drivers
v0x555556ca68c0_0 .var "uart_tx_data", 7 0;
v0x555556ca6990_0 .net "uart_tx_ready", 0 0, v0x555556ca5940_0;  1 drivers
v0x555556ca6a60_0 .var "uart_tx_valid", 0 0;
v0x555556ca6b30_0 .net "wb_ack_i", 0 0, L_0x555556cd83d0;  alias, 1 drivers
v0x555556ca6bd0_0 .var "wb_adr_o", 31 0;
v0x555556ca6d80_0 .var "wb_cyc_o", 0 0;
v0x555556ca6e20_0 .net "wb_dat_i", 31 0, L_0x555556ce94b0;  alias, 1 drivers
v0x555556ca6f00_0 .var "wb_dat_o", 31 0;
v0x555556ca6fe0_0 .var "wb_stb_o", 0 0;
v0x555556ca70a0_0 .var "wb_we_o", 0 0;
S_0x555556ca40f0 .scope module, "uart_rx_inst" "uart_receiver" 29 38, 30 1 0, S_0x555556c98720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_rx";
    .port_info 3 /INPUT 1 "i_start_rx";
    .port_info 4 /OUTPUT 8 "o_data";
    .port_info 5 /OUTPUT 1 "o_data_valid";
P_0x555556ca4280 .param/real "BAUD_RATE" 0 30 2, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x555556ca42c0 .param/real "BIT_TIME" 1 30 16, Cr<m5000000000000000gfc5>; value=10.0000
P_0x555556ca4300 .param/real "CLOCK_FREQ" 0 30 3, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
P_0x555556ca4340 .param/real "HALF_BIT_TIME" 1 30 17, Cr<m5000000000000000gfc4>; value=5.00000
v0x555556ca4660_0 .var "bit_index", 3 0;
v0x555556ca4760_0 .net "clk", 0 0, v0x555556caf120_0;  alias, 1 drivers
v0x555556ca4820_0 .var "clock_count", 15 0;
v0x555556ca48f0_0 .net "i_rx", 0 0, v0x555556caf6c0_0;  alias, 1 drivers
v0x555556ca49b0_0 .net "i_start_rx", 0 0, v0x555556caf620_0;  alias, 1 drivers
v0x555556ca4a70_0 .var "o_data", 7 0;
v0x555556ca4b50_0 .var "o_data_valid", 0 0;
v0x555556ca4c10_0 .var "receiving", 0 0;
v0x555556ca4cd0_0 .net "rst", 0 0, v0x555556cafed0_0;  alias, 1 drivers
v0x555556ca4d70_0 .var "rx_sync_1", 0 0;
v0x555556ca4e30_0 .var "rx_sync_2", 0 0;
v0x555556ca4ef0_0 .var "shift_reg", 7 0;
E_0x555556ca45e0 .event posedge, v0x555556c97d20_0, v0x555556bd9e70_0;
S_0x555556ca50d0 .scope module, "uart_tx_inst" "uart_transmitter" 29 51, 31 1 0, S_0x555556c98720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "i_data";
    .port_info 3 /INPUT 1 "i_data_valid";
    .port_info 4 /OUTPUT 1 "o_tx";
    .port_info 5 /OUTPUT 1 "o_ready";
P_0x555556ca5280 .param/real "BAUD_RATE" 0 31 2, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x555556ca52c0 .param/real "BIT_TIME" 1 31 13, Cr<m5000000000000000gfc5>; value=10.0000
P_0x555556ca5300 .param/real "CLOCK_FREQ" 0 31 3, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
v0x555556ca5510_0 .var "bit_index", 3 0;
v0x555556ca55f0_0 .net "clk", 0 0, v0x555556caf120_0;  alias, 1 drivers
v0x555556ca56b0_0 .var "clock_count", 15 0;
v0x555556ca5750_0 .net "i_data", 7 0, v0x555556ca68c0_0;  1 drivers
v0x555556ca5830_0 .net "i_data_valid", 0 0, v0x555556ca6a60_0;  1 drivers
v0x555556ca5940_0 .var "o_ready", 0 0;
v0x555556ca5a00_0 .var "o_tx", 0 0;
v0x555556ca5ac0_0 .net "rst", 0 0, v0x555556cafed0_0;  alias, 1 drivers
v0x555556ca5b60_0 .var "shift_reg", 9 0;
v0x555556ca5cd0_0 .var "transmitting", 0 0;
S_0x555556cab640 .scope task, "read_expected_results_from_file" "read_expected_results_from_file" 3 355, 3 355 0, S_0x555556aedbb0;
 .timescale -9 -12;
P_0x555556cab850 .param/l "MAX_LINE_LENGTH" 0 3 360, +C4<00000000000000000000000000001000>;
v0x555556cab920_0 .var/i "code", 31 0;
v0x555556cab9c0_0 .var/2u "exit_loop", 0 0;
v0x555556caba60_0 .var/i "expected_file", 31 0;
v0x555556cabb30_0 .var/str "filename";
v0x555556cabbf0_0 .var "hex_value", 31 0;
v0x555556cabd20_0 .var "line", 63 0;
TD_osiris_i_tb.read_expected_results_from_file ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556cab9c0_0, 0, 1;
    %vpi_call/w 3 367 "$display", "\012\012----------------- read_expected_results_from_file ----------------------------" {0 0 0};
    %vpi_call/w 3 368 "$display", "Starting read_expected_results_from_file for file: %s", v0x555556cabb30_0 {0 0 0};
    %vpi_func 3 371 "$fopen" 32, v0x555556cabb30_0, "r" {0 0 0};
    %store/vec4 v0x555556caba60_0, 0, 32;
    %load/vec4 v0x555556caba60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %vpi_call/w 3 374 "$display", "Error: Cannot open %s", v0x555556cabb30_0 {0 0 0};
    %vpi_call/w 3 375 "$finish" {0 0 0};
T_1.4 ;
    %vpi_call/w 3 377 "$display", "File opened successfully." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556caf370_0, 0, 32;
    %vpi_call/w 3 382 "$display", "Beginning file read loop..." {0 0 0};
T_1.6 ;
    %vpi_func 3 383 "$feof" 32, v0x555556caba60_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v0x555556cab9c0_0;
    %nor/r;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz T_1.7, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x555556cabd20_0, 0, 64;
    %vpi_func 3 389 "$fgets" 32, v0x555556cabd20_0, v0x555556caba60_0 {0 0 0};
    %store/vec4 v0x555556cab920_0, 0, 32;
    %load/vec4 v0x555556cabd20_0;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 10, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_1.9, 4;
    %vpi_call/w 3 401 "$display", "\000" {0 0 0};
    %jmp T_1.10;
T_1.9 ;
    %vpi_call/w 3 403 "$display", "At line %0d -> Raw line read: %s", v0x555556caf370_0, v0x555556cabd20_0 {0 0 0};
    %vpi_call/w 3 404 "$sscanf", v0x555556cabd20_0, "%h", v0x555556cabbf0_0 {0 0 0};
    %load/vec4 v0x555556caf370_0;
    %ix/getv/s 4, v0x555556caf370_0;
    %store/vec4a v0x555556caf1e0, 4, 0;
    %load/vec4 v0x555556cabbf0_0;
    %ix/getv/s 4, v0x555556caf370_0;
    %store/vec4a v0x555556caf2a0, 4, 0;
    %vpi_call/w 3 411 "$display", "Stored expected result at index %0d: data = %h", v0x555556caf370_0, v0x555556cabbf0_0 {0 0 0};
    %load/vec4 v0x555556caf370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556caf370_0, 0, 32;
    %load/vec4 v0x555556caf370_0;
    %cmpi/s 48, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.11, 5;
    %vpi_call/w 3 418 "$display", "Reached maximum expected result limit of %0d.", 32'sb00000000000000000000000000110000 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556cab9c0_0, 0, 1;
T_1.11 ;
T_1.10 ;
    %jmp T_1.6;
T_1.7 ;
    %vpi_call/w 3 426 "$fclose", v0x555556caba60_0 {0 0 0};
    %vpi_call/w 3 427 "$display", "File closed successfully." {0 0 0};
    %vpi_call/w 3 430 "$display", "Loaded %0d expected results from %s.", v0x555556caf370_0, v0x555556cabb30_0 {0 0 0};
    %end;
S_0x555556cabe00 .scope task, "read_instructions_from_file" "read_instructions_from_file" 3 277, 3 277 0, S_0x555556aedbb0;
 .timescale -9 -12;
P_0x555556cabfe0 .param/l "MAX_LINE_LENGTH" 0 3 282, +C4<00000000000000000000000000001000>;
v0x555556cac080_0 .var/i "code", 31 0;
v0x555556cac180_0 .var/2u "exit_loop", 0 0;
v0x555556cac240_0 .var/str "filename";
v0x555556cac310_0 .var "hex_value", 31 0;
v0x555556cac3f0_0 .var/i "instr_file", 31 0;
v0x555556cac520_0 .var "line", 63 0;
TD_osiris_i_tb.read_instructions_from_file ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556cac180_0, 0, 1;
    %vpi_call/w 3 289 "$display", "\012\012----------------- read_instructions_from_file ----------------------------" {0 0 0};
    %vpi_call/w 3 290 "$display", "Starting read_instructions_from_file for file: %s", v0x555556cac240_0 {0 0 0};
    %vpi_func 3 293 "$fopen" 32, v0x555556cac240_0, "r" {0 0 0};
    %store/vec4 v0x555556cac3f0_0, 0, 32;
    %vpi_call/w 3 294 "$display", "File opened, file descriptor: %0h", v0x555556cac3f0_0 {0 0 0};
    %load/vec4 v0x555556cac3f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.13, 4;
    %vpi_call/w 3 298 "$display", "Error: Cannot open %s", v0x555556cac240_0 {0 0 0};
    %vpi_call/w 3 299 "$finish" {0 0 0};
T_2.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556cafaf0_0, 0, 32;
    %vpi_call/w 3 304 "$display", "Beginning file read loop..." {0 0 0};
T_2.15 ;
    %vpi_func 3 305 "$feof" 32, v0x555556cac3f0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.16, 8;
    %load/vec4 v0x555556cac180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x555556cac520_0, 0, 64;
    %vpi_func 3 312 "$fgets" 32, v0x555556cac520_0, v0x555556cac3f0_0 {0 0 0};
    %store/vec4 v0x555556cac080_0, 0, 32;
    %load/vec4 v0x555556cac080_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.19, 4;
    %load/vec4 v0x555556cafaf0_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 315 "$display", "Warning: fgets failed at line %0d", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556cac180_0, 0, 1;
T_2.19 ;
    %load/vec4 v0x555556cac520_0;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 10, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_2.21, 4;
    %vpi_call/w 3 320 "$display", "\000" {0 0 0};
    %jmp T_2.22;
T_2.21 ;
    %vpi_call/w 3 322 "$display", "At line %0d -> Raw line read: %s", v0x555556cafaf0_0, v0x555556cac520_0 {0 0 0};
    %vpi_call/w 3 323 "$sscanf", v0x555556cac520_0, "%h", v0x555556cac310_0 {0 0 0};
    %load/vec4 v0x555556cafaf0_0;
    %ix/getv/s 4, v0x555556cafaf0_0;
    %store/vec4a v0x555556caf760, 4, 0;
    %load/vec4 v0x555556cac310_0;
    %ix/getv/s 4, v0x555556cafaf0_0;
    %store/vec4a v0x555556caf890, 4, 0;
    %vpi_call/w 3 329 "$display", "Stored instruction at index %0d", v0x555556cafaf0_0 {0 0 0};
    %load/vec4 v0x555556cafaf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556cafaf0_0, 0, 32;
    %load/vec4 v0x555556cafaf0_0;
    %cmpi/s 117, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.23, 5;
    %vpi_call/w 3 336 "$display", "Reached maximum instruction limit of %0d.", 32'sb00000000000000000000000001110101 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556cac180_0, 0, 1;
T_2.23 ;
T_2.22 ;
T_2.17 ;
    %jmp T_2.15;
T_2.16 ;
    %vpi_call/w 3 344 "$fclose", v0x555556cac3f0_0 {0 0 0};
    %vpi_call/w 3 345 "$display", "File closed successfully." {0 0 0};
    %vpi_call/w 3 348 "$display", "Loaded %0d instructions from %s.", v0x555556cafaf0_0, v0x555556cac240_0 {0 0 0};
    %end;
S_0x555556cac600 .scope task, "test_memory" "test_memory" 3 435, 3 435 0, S_0x555556aedbb0;
 .timescale -9 -12;
v0x555556cac830_0 .var "expected_data", 31 0;
v0x555556cac930_0 .var "first_address", 31 0;
v0x555556caca10_0 .var "first_data_value", 31 0;
v0x555556cacad0_0 .var/i "it", 31 0;
v0x555556cacbb0_0 .var "read_data", 31 0;
v0x555556cacce0_0 .var "select_mem", 0 0;
v0x555556cacda0_0 .var "test_address", 31 0;
TD_osiris_i_tb.test_memory ;
    %load/vec4 v0x555556cacce0_0;
    %store/vec4 v0x555556caf580_0, 0, 1;
    %load/vec4 v0x555556caff70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556caff70_0, 0, 32;
    %vpi_call/w 3 450 "$display", "\012\012====================================================" {0 0 0};
    %pushi/vec4 4026531980, 0, 32;
    %store/vec4 v0x555556cacda0_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x555556cac830_0, 0, 32;
    %load/vec4 v0x555556cacda0_0;
    %store/vec4 v0x555556cad460_0, 0, 32;
    %load/vec4 v0x555556cac830_0;
    %store/vec4 v0x555556cad560_0, 0, 32;
    %fork TD_osiris_i_tb.test_write_to_memory, S_0x555556cad240;
    %join;
    %delay 200000, 0;
    %load/vec4 v0x555556caff70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556caff70_0, 0, 32;
    %vpi_call/w 3 464 "$display", "\012\012 --------------------------------------------" {0 0 0};
    %load/vec4 v0x555556cacce0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.25, 4;
    %vpi_call/w 3 466 "$display", "\012 Test 1: Writing Data to Instruction Memory via UART..." {0 0 0};
    %jmp T_3.26;
T_3.25 ;
    %vpi_call/w 3 468 "$display", "\012 Test 1: Writing Data to Data Memory via UART..." {0 0 0};
T_3.26 ;
    %vpi_call/w 3 470 "$display", " --------------------------------------------" {0 0 0};
    %pushi/vec4 4026531976, 0, 32;
    %store/vec4 v0x555556cacda0_0, 0, 32;
    %pushi/vec4 3490557967, 0, 32;
    %store/vec4 v0x555556cac830_0, 0, 32;
    %vpi_call/w 3 476 "$display", "\012 Test 1: Writing Data to Memory..." {0 0 0};
    %load/vec4 v0x555556cacda0_0;
    %store/vec4 v0x555556cad460_0, 0, 32;
    %load/vec4 v0x555556cac830_0;
    %store/vec4 v0x555556cad560_0, 0, 32;
    %fork TD_osiris_i_tb.test_write_to_memory, S_0x555556cad240;
    %join;
    %delay 200000, 0;
    %load/vec4 v0x555556caff70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556caff70_0, 0, 32;
    %load/vec4 v0x555556cac930_0;
    %store/vec4 v0x555556cacda0_0, 0, 32;
    %load/vec4 v0x555556caca10_0;
    %store/vec4 v0x555556cac830_0, 0, 32;
    %delay 50000, 0;
    %vpi_call/w 3 488 "$display", "\012 Test 1: Writing Data to Memory recursively" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556cacad0_0, 0, 32;
T_3.27 ; Top of for-loop
    %load/vec4 v0x555556cacad0_0;
    %cmpi/s 10, 0, 32;
	  %jmp/0xz T_3.28, 5;
    %load/vec4 v0x555556cacda0_0;
    %load/vec4 v0x555556cacad0_0;
    %add;
    %load/vec4 v0x555556cac830_0;
    %load/vec4 v0x555556cacad0_0;
    %add;
    %vpi_call/w 3 490 "$display", "\012 Test 1: [%1d] Sending to addr: %h the data: %h", v0x555556cacad0_0, S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x555556caff70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556caff70_0, 0, 32;
    %load/vec4 v0x555556cacda0_0;
    %load/vec4 v0x555556cacad0_0;
    %add;
    %store/vec4 v0x555556cad460_0, 0, 32;
    %load/vec4 v0x555556cac830_0;
    %load/vec4 v0x555556cacad0_0;
    %add;
    %store/vec4 v0x555556cad560_0, 0, 32;
    %fork TD_osiris_i_tb.test_write_to_memory, S_0x555556cad240;
    %join;
    %vpi_call/w 3 493 "$display", " Test 1: [%1d] Completed write iteration", v0x555556cacad0_0 {0 0 0};
T_3.29 ; for-loop step statement
    %load/vec4 v0x555556cacad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556cacad0_0, 0, 32;
    %jmp T_3.27;
T_3.28 ; for-loop exit label
    %delay 1000000, 0;
    %load/vec4 v0x555556caff70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556caff70_0, 0, 32;
    %vpi_call/w 3 499 "$display", "\012\012 --------------------------------------------" {0 0 0};
    %load/vec4 v0x555556cacce0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %vpi_call/w 3 501 "$display", " Test 2: Reading Data from Instruction Memory via UART..." {0 0 0};
    %jmp T_3.31;
T_3.30 ;
    %vpi_call/w 3 503 "$display", " Test 2: Reading Data from Data Memory via UART..." {0 0 0};
T_3.31 ;
    %vpi_call/w 3 505 "$display", " --------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556cacad0_0, 0, 32;
T_3.32 ; Top of for-loop
    %load/vec4 v0x555556cacad0_0;
    %cmpi/s 10, 0, 32;
	  %jmp/0xz T_3.33, 5;
    %load/vec4 v0x555556cacda0_0;
    %load/vec4 v0x555556cacad0_0;
    %add;
    %store/vec4 v0x555556cad060_0, 0, 32;
    %fork TD_osiris_i_tb.test_read_from_memory, S_0x555556cace80;
    %join;
    %load/vec4 v0x555556cad160_0;
    %store/vec4 v0x555556cacbb0_0, 0, 32;
    %load/vec4 v0x555556cacda0_0;
    %load/vec4 v0x555556cacad0_0;
    %add;
    %vpi_call/w 3 508 "$display", "\012Test 2: [%1d] Read from addr: %h the data: %h", v0x555556cacad0_0, S<0,vec4,u32>, v0x555556cacbb0_0 {1 0 0};
    %load/vec4 v0x555556cacda0_0;
    %load/vec4 v0x555556cacad0_0;
    %add;
    %store/vec4 v0x555556a5a530_0, 0, 32;
    %load/vec4 v0x555556cacbb0_0;
    %store/vec4 v0x555556a74330_0, 0, 32;
    %fork TD_osiris_i_tb.compare_memory_data, S_0x555556aeb2f0;
    %join;
T_3.34 ; for-loop step statement
    %load/vec4 v0x555556cacad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556cacad0_0, 0, 32;
    %jmp T_3.32;
T_3.33 ; for-loop exit label
    %end;
S_0x555556cace80 .scope task, "test_read_from_memory" "test_read_from_memory" 3 549, 3 549 0, S_0x555556aedbb0;
 .timescale -9 -12;
v0x555556cad060_0 .var "address", 31 0;
v0x555556cad160_0 .var "data", 31 0;
TD_osiris_i_tb.test_read_from_memory ;
    %pushi/vec4 119, 0, 8;
    %store/vec4 v0x555556cae190_0, 0, 8;
    %fork TD_osiris_i_tb.uart_send_byte, S_0x555556cadf00;
    %join;
    %vpi_call/w 3 553 "$display", "Sent CMD_READ Command." {0 0 0};
    %delay 50000, 0;
    %load/vec4 v0x555556cad060_0;
    %store/vec4 v0x555556caef50_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x555556caf040_0, 0, 32;
    %fork TD_osiris_i_tb.uart_send_word2, S_0x555556caeb90;
    %join;
    %vpi_call/w 3 558 "$display", "Sent Address: 0x%08X", v0x555556cad060_0 {0 0 0};
    %fork TD_osiris_i_tb.uart_receive_word, S_0x555556cada80;
    %join;
    %load/vec4 v0x555556cadd60_0;
    %store/vec4 v0x555556cad160_0, 0, 32;
    %vpi_call/w 3 562 "$display", "Received Data: 0x%08X", v0x555556cad160_0 {0 0 0};
    %end;
S_0x555556cad240 .scope task, "test_write_to_memory" "test_write_to_memory" 3 515, 3 515 0, S_0x555556aedbb0;
 .timescale -9 -12;
v0x555556cad460_0 .var "address", 31 0;
v0x555556cad560_0 .var "data", 31 0;
E_0x5555569bfaa0 .event anyedge, v0x555556ca6680_0;
TD_osiris_i_tb.test_write_to_memory ;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x555556cae190_0, 0, 8;
    %fork TD_osiris_i_tb.uart_send_byte, S_0x555556cadf00;
    %join;
    %vpi_call/w 3 519 "$display", "\012Sent CMD_WRITE Command." {0 0 0};
    %delay 50000, 0;
    %load/vec4 v0x555556cad460_0;
    %store/vec4 v0x555556cae9f0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x555556caeab0_0, 0, 32;
    %fork TD_osiris_i_tb.uart_send_word, S_0x555556cae630;
    %join;
    %vpi_call/w 3 524 "$display", "Sent Address: 0x%08X", v0x555556cad460_0 {0 0 0};
    %load/vec4 v0x555556cad560_0;
    %store/vec4 v0x555556cae9f0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x555556caeab0_0, 0, 32;
    %fork TD_osiris_i_tb.uart_send_word, S_0x555556cae630;
    %join;
    %vpi_call/w 3 528 "$display", "Sent Data: 0x%08X", v0x555556cad560_0 {0 0 0};
    %load/vec4 v0x555556caf580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.35, 8;
    %load/vec4 v0x555556cad560_0;
    %load/vec4 v0x555556cad460_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x555556cb0050, 4, 0;
    %vpi_call/w 3 534 "$display", "tb_mem: Writing on addr: %h, the data:%h", v0x555556cad460_0, v0x555556cad560_0 {0 0 0};
    %load/vec4 v0x555556cad460_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x555556cb0050, 4;
    %vpi_call/w 3 535 "$display", "tb_mem[%h]:%h", &PV<v0x555556cad460_0, 0, 10>, S<0,vec4,u32> {1 0 0};
    %jmp T_5.36;
T_5.35 ;
    %load/vec4 v0x555556cad560_0;
    %load/vec4 v0x555556cad460_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x555556cb0050, 4, 0;
    %vpi_call/w 3 538 "$display", "tb_mem: Writing on addr: %h, the data:%h", v0x555556cad460_0, v0x555556cad560_0 {0 0 0};
    %load/vec4 v0x555556cad460_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x555556cb0050, 4;
    %vpi_call/w 3 539 "$display", "tb_mem[%h]:%h", &PV<v0x555556cad460_0, 0, 10>, S<0,vec4,u32> {1 0 0};
T_5.36 ;
T_5.37 ;
    %load/vec4 v0x555556ca6680_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.38, 6;
    %wait E_0x5555569bfaa0;
    %jmp T_5.37;
T_5.38 ;
    %delay 100, 0;
    %end;
S_0x555556cad640 .scope task, "uart_capture_byte" "uart_capture_byte" 3 649, 3 649 0, S_0x555556aedbb0;
 .timescale -9 -12;
v0x555556cad8a0_0 .var/i "bit_idx", 31 0;
v0x555556cad9a0_0 .var "data", 7 0;
E_0x555556cad820 .event anyedge, v0x555556ca5a00_0;
TD_osiris_i_tb.uart_capture_byte ;
T_6.39 ;
    %load/vec4 v0x555556cafbd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.40, 6;
    %wait E_0x555556cad820;
    %jmp T_6.39;
T_6.40 ;
    %delay 500, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556cad8a0_0, 0, 32;
T_6.41 ; Top of for-loop
    %load/vec4 v0x555556cad8a0_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_6.42, 5;
    %delay 1000, 0;
    %load/vec4 v0x555556cafbd0_0;
    %ix/getv/s 4, v0x555556cad8a0_0;
    %store/vec4 v0x555556cad9a0_0, 4, 1;
T_6.43 ; for-loop step statement
    %load/vec4 v0x555556cad8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556cad8a0_0, 0, 32;
    %jmp T_6.41;
T_6.42 ; for-loop exit label
    %delay 1000, 0;
    %end;
S_0x555556cada80 .scope task, "uart_receive_word" "uart_receive_word" 3 636, 3 636 0, S_0x555556aedbb0;
 .timescale -9 -12;
v0x555556cadc60_0 .var/i "byte_count", 31 0;
v0x555556cadd60_0 .var "data", 31 0;
v0x555556cade40_0 .var "received_byte", 7 0;
TD_osiris_i_tb.uart_receive_word ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556cadd60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556cadc60_0, 0, 32;
T_7.44 ; Top of for-loop
    %load/vec4 v0x555556cadc60_0;
    %cmpi/s 4, 0, 32;
	  %jmp/0xz T_7.45, 5;
    %fork TD_osiris_i_tb.uart_capture_byte, S_0x555556cad640;
    %join;
    %load/vec4 v0x555556cad9a0_0;
    %store/vec4 v0x555556cade40_0, 0, 8;
    %load/vec4 v0x555556cadd60_0;
    %load/vec4 v0x555556cade40_0;
    %pad/u 32;
    %load/vec4 v0x555556cadc60_0;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x555556cadd60_0, 0, 32;
T_7.46 ; for-loop step statement
    %load/vec4 v0x555556cadc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556cadc60_0, 0, 32;
    %jmp T_7.44;
T_7.45 ; for-loop exit label
    %end;
S_0x555556cadf00 .scope task, "uart_send_byte" "uart_send_byte" 3 590, 3 590 0, S_0x555556aedbb0;
 .timescale -9 -12;
v0x555556cae090_0 .var/i "bit_idx", 31 0;
v0x555556cae190_0 .var "data", 7 0;
TD_osiris_i_tb.uart_send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556caf6c0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556cae090_0, 0, 32;
T_8.47 ; Top of for-loop
    %load/vec4 v0x555556cae090_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_8.48, 5;
    %load/vec4 v0x555556cae190_0;
    %load/vec4 v0x555556cae090_0;
    %part/s 1;
    %store/vec4 v0x555556caf6c0_0, 0, 1;
    %delay 1000, 0;
T_8.49 ; for-loop step statement
    %load/vec4 v0x555556cae090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556cae090_0, 0, 32;
    %jmp T_8.47;
T_8.48 ; for-loop exit label
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556caf6c0_0, 0, 1;
    %delay 1000, 0;
    %delay 10000, 0;
    %end;
S_0x555556cae270 .scope task, "uart_send_byte2" "uart_send_byte2" 3 613, 3 613 0, S_0x555556aedbb0;
 .timescale -9 -12;
v0x555556cae450_0 .var/i "bit_idx", 31 0;
v0x555556cae550_0 .var "data", 7 0;
TD_osiris_i_tb.uart_send_byte2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556caf6c0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556cae450_0, 0, 32;
T_9.50 ; Top of for-loop
    %load/vec4 v0x555556cae450_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_9.51, 5;
    %load/vec4 v0x555556cae550_0;
    %load/vec4 v0x555556cae450_0;
    %part/s 1;
    %store/vec4 v0x555556caf6c0_0, 0, 1;
    %delay 1000, 0;
T_9.52 ; for-loop step statement
    %load/vec4 v0x555556cae450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556cae450_0, 0, 32;
    %jmp T_9.50;
T_9.51 ; for-loop exit label
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556caf6c0_0, 0, 1;
    %delay 1000, 0;
    %end;
S_0x555556cae630 .scope task, "uart_send_word" "uart_send_word" 3 567, 3 567 0, S_0x555556aedbb0;
 .timescale -9 -12;
v0x555556cae810_0 .var/i "byte_count", 31 0;
v0x555556cae910_0 .var "byte_data", 7 0;
v0x555556cae9f0_0 .var "data", 31 0;
v0x555556caeab0_0 .var/i "width", 31 0;
TD_osiris_i_tb.uart_send_word ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556cae810_0, 0, 32;
T_10.53 ; Top of for-loop
    %load/vec4 v0x555556cae810_0;
    %load/vec4 v0x555556caeab0_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %cmp/s;
	  %jmp/0xz T_10.54, 5;
    %load/vec4 v0x555556cae9f0_0;
    %load/vec4 v0x555556cae810_0;
    %muli 8, 0, 32;
    %part/s 8;
    %store/vec4 v0x555556cae910_0, 0, 8;
    %load/vec4 v0x555556cae910_0;
    %store/vec4 v0x555556cae190_0, 0, 8;
    %fork TD_osiris_i_tb.uart_send_byte, S_0x555556cadf00;
    %join;
T_10.55 ; for-loop step statement
    %load/vec4 v0x555556cae810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556cae810_0, 0, 32;
    %jmp T_10.53;
T_10.54 ; for-loop exit label
    %end;
S_0x555556caeb90 .scope task, "uart_send_word2" "uart_send_word2" 3 578, 3 578 0, S_0x555556aedbb0;
 .timescale -9 -12;
v0x555556caed70_0 .var/i "byte_count", 31 0;
v0x555556caee70_0 .var "byte_data", 7 0;
v0x555556caef50_0 .var "data", 31 0;
v0x555556caf040_0 .var/i "width", 31 0;
TD_osiris_i_tb.uart_send_word2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556caed70_0, 0, 32;
T_11.56 ; Top of for-loop
    %load/vec4 v0x555556caed70_0;
    %load/vec4 v0x555556caf040_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %cmp/s;
	  %jmp/0xz T_11.57, 5;
    %load/vec4 v0x555556caef50_0;
    %load/vec4 v0x555556caed70_0;
    %muli 8, 0, 32;
    %part/s 8;
    %store/vec4 v0x555556caee70_0, 0, 8;
    %load/vec4 v0x555556caee70_0;
    %store/vec4 v0x555556cae550_0, 0, 8;
    %fork TD_osiris_i_tb.uart_send_byte2, S_0x555556cae270;
    %join;
T_11.58 ; for-loop step statement
    %load/vec4 v0x555556caed70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556caed70_0, 0, 32;
    %jmp T_11.56;
T_11.57 ; for-loop exit label
    %end;
    .scope S_0x555556ca40f0;
T_12 ;
    %wait E_0x555556ca45e0;
    %load/vec4 v0x555556ca4cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ca4d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ca4e30_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x555556ca48f0_0;
    %assign/vec4 v0x555556ca4d70_0, 0;
    %load/vec4 v0x555556ca4d70_0;
    %assign/vec4 v0x555556ca4e30_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555556ca40f0;
T_13 ;
    %wait E_0x555556ca45e0;
    %load/vec4 v0x555556ca4cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555556ca4660_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556ca4820_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555556ca4ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca4c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca4b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555556ca4a70_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca4b50_0, 0;
    %load/vec4 v0x555556ca4c10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.4, 9;
    %load/vec4 v0x555556ca49b0_0;
    %and;
T_13.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555556ca4660_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0x555556ca4820_0, 0;
    %load/vec4 v0x555556ca4e30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ca4c10_0, 0;
    %jmp T_13.6;
T_13.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca4c10_0, 0;
T_13.6 ;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x555556ca4c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.7, 8;
    %load/vec4 v0x555556ca4820_0;
    %cvt/rv;
    %pushi/real 1207959552, 4069; load=9.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.9, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556ca4820_0, 0;
    %load/vec4 v0x555556ca4660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.11, 4;
    %load/vec4 v0x555556ca4660_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555556ca4660_0, 0;
    %jmp T_13.12;
T_13.11 ;
    %load/vec4 v0x555556ca4660_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_13.13, 5;
    %load/vec4 v0x555556ca4e30_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x555556ca4660_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x555556ca4ef0_0, 4, 5;
    %load/vec4 v0x555556ca4660_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555556ca4660_0, 0;
    %jmp T_13.14;
T_13.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca4c10_0, 0;
    %load/vec4 v0x555556ca4ef0_0;
    %assign/vec4 v0x555556ca4a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ca4b50_0, 0;
T_13.14 ;
T_13.12 ;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v0x555556ca4820_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555556ca4820_0, 0;
T_13.10 ;
T_13.7 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x555556ca50d0;
T_14 ;
    %wait E_0x555556ca45e0;
    %load/vec4 v0x555556ca5ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ca5a00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555556ca5510_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556ca56b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca5cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ca5940_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555556ca5b60_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x555556ca5cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x555556ca56b0_0;
    %cvt/rv;
    %pushi/real 1207959552, 4069; load=9.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556ca56b0_0, 0;
    %load/vec4 v0x555556ca5510_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555556ca5510_0, 0;
    %load/vec4 v0x555556ca5510_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_14.6, 5;
    %load/vec4 v0x555556ca5b60_0;
    %load/vec4 v0x555556ca5510_0;
    %part/u 1;
    %assign/vec4 v0x555556ca5a00_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca5cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ca5940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ca5a00_0, 0;
T_14.7 ;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x555556ca56b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555556ca56b0_0, 0;
T_14.5 ;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x555556ca5830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.10, 9;
    %load/vec4 v0x555556ca5940_0;
    %and;
T_14.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x555556ca5750_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca5b60_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x555556ca5510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ca5cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca5940_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556ca56b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca5a00_0, 0;
T_14.8 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x555556c98720;
T_15 ;
    %wait E_0x555556ca45e0;
    %load/vec4 v0x555556ca64c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556ca6680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca6d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca6fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca70a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556ca6bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556ca6f00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555556ca6110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556ca5e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556ca61d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555556ca5f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca6a60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555556ca68c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x555556ca6680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556ca6680_0, 0;
    %jmp T_15.9;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca6d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca6fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca70a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca6a60_0, 0;
    %load/vec4 v0x555556ca67f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %load/vec4 v0x555556ca6720_0;
    %assign/vec4 v0x555556ca6110_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555556ca5f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556ca5e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556ca61d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555556ca68c0_0, 0;
    %load/vec4 v0x555556ca6720_0;
    %cmpi/e 119, 0, 8;
    %jmp/0xz  T_15.12, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555556ca6680_0, 0;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x555556ca6720_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_15.14, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555556ca6680_0, 0;
    %jmp T_15.15;
T_15.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556ca6680_0, 0;
T_15.15 ;
T_15.13 ;
T_15.10 ;
    %jmp T_15.9;
T_15.3 ;
    %load/vec4 v0x555556ca67f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.16, 8;
    %load/vec4 v0x555556ca5e90_0;
    %load/vec4 v0x555556ca6720_0;
    %pad/u 32;
    %load/vec4 v0x555556ca5f90_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x555556ca5e90_0, 0;
    %load/vec4 v0x555556ca5f90_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.18, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555556ca5f90_0, 0;
    %load/vec4 v0x555556ca6110_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_15.20, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555556ca6680_0, 0;
    %jmp T_15.21;
T_15.20 ;
    %load/vec4 v0x555556ca6110_0;
    %cmpi/e 119, 0, 8;
    %jmp/0xz  T_15.22, 4;
    %load/vec4 v0x555556ca5e90_0;
    %assign/vec4 v0x555556ca6bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca70a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ca6fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ca6d80_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x555556ca6680_0, 0;
    %jmp T_15.23;
T_15.22 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556ca6680_0, 0;
T_15.23 ;
T_15.21 ;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v0x555556ca5f90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555556ca5f90_0, 0;
T_15.19 ;
T_15.16 ;
    %jmp T_15.9;
T_15.4 ;
    %load/vec4 v0x555556ca67f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.24, 8;
    %load/vec4 v0x555556ca61d0_0;
    %load/vec4 v0x555556ca6720_0;
    %pad/u 32;
    %load/vec4 v0x555556ca5f90_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x555556ca61d0_0, 0;
    %load/vec4 v0x555556ca5f90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555556ca5f90_0, 0;
    %load/vec4 v0x555556ca5f90_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.26, 4;
    %load/vec4 v0x555556ca5e90_0;
    %assign/vec4 v0x555556ca6bd0_0, 0;
    %load/vec4 v0x555556ca6720_0;
    %load/vec4 v0x555556ca61d0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556ca6f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ca70a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ca6fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ca6d80_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555556ca6680_0, 0;
T_15.26 ;
T_15.24 ;
    %jmp T_15.9;
T_15.5 ;
    %load/vec4 v0x555556ca6b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca6fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca6d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca70a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556ca6680_0, 0;
T_15.28 ;
    %jmp T_15.9;
T_15.6 ;
    %load/vec4 v0x555556ca6b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca70a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555556ca5f90_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x555556ca6680_0, 0;
T_15.30 ;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v0x555556ca6990_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.34, 9;
    %load/vec4 v0x555556ca6a60_0;
    %nor/r;
    %and;
T_15.34;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.32, 8;
    %load/vec4 v0x555556ca6e20_0;
    %load/vec4 v0x555556ca5f90_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x555556ca68c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ca6a60_0, 0;
    %load/vec4 v0x555556ca5f90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555556ca5f90_0, 0;
    %load/vec4 v0x555556ca5f90_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_15.35, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca6fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca6d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca6a60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556ca6680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555556ca68c0_0, 0;
T_15.35 ;
    %jmp T_15.33;
T_15.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca6a60_0, 0;
T_15.33 ;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x555556c8f770;
T_16 ;
    %wait E_0x555556c8fb20;
    %load/vec4 v0x555556c8fdc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x555556c90380_0;
    %store/vec4 v0x555556c900b0_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x555556c8feb0_0;
    %store/vec4 v0x555556c900b0_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x555556c8f770;
T_17 ;
    %wait E_0x555556c8faa0;
    %load/vec4 v0x555556c8ffc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556c8fc40_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x555556c90380_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x555556c8fd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x555556c900b0_0;
    %assign/vec4 v0x555556c8fc40_0, 0;
    %load/vec4 v0x555556c900b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x555556c90380_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x555556a29530;
T_18 ;
    %wait E_0x5555569aa4b0;
    %load/vec4 v0x555556a2fdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556a36040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556a35f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556a301e0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x555556a30140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x555556a30010_0;
    %assign/vec4 v0x555556a36040_0, 0;
    %load/vec4 v0x555556a2ff30_0;
    %assign/vec4 v0x555556a35f50_0, 0;
    %load/vec4 v0x555556a2fe70_0;
    %assign/vec4 v0x555556a301e0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x555556a9b190;
T_19 ;
    %wait E_0x555556a380d0;
    %load/vec4 v0x555556a58510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556a58640_0, 0, 32;
    %jmp T_19.6;
T_19.0 ;
    %load/vec4 v0x555556a49300_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x555556a49300_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555556a58640_0, 0, 32;
    %jmp T_19.6;
T_19.1 ;
    %load/vec4 v0x555556a49300_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x555556a49300_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a49300_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555556a58640_0, 0, 32;
    %jmp T_19.6;
T_19.2 ;
    %load/vec4 v0x555556a49300_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v0x555556a49300_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a49300_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a49300_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a49300_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x555556a58640_0, 0, 32;
    %jmp T_19.6;
T_19.3 ;
    %load/vec4 v0x555556a49300_0;
    %parti/s 1, 24, 6;
    %replicate 11;
    %load/vec4 v0x555556a49300_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a49300_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a49300_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556a49300_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x555556a58640_0, 0, 32;
    %jmp T_19.6;
T_19.4 ;
    %load/vec4 v0x555556a49300_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x555556a49300_0;
    %parti/s 20, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555556a58640_0, 0, 32;
    %jmp T_19.6;
T_19.6 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x555556a58740;
T_20 ;
    %wait E_0x5555569aa4b0;
    %load/vec4 v0x555556a67150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %fork t_1, S_0x555556a5a1d0;
    %jmp t_0;
    .scope S_0x555556a5a1d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556a604f0_0, 0, 32;
T_20.2 ; Top of for-loop
    %load/vec4 v0x555556a604f0_0;
    %cmpi/s 16, 0, 32;
	  %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555556a604f0_0;
    %add;
    %ix/getv/s 3, v0x555556a604f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a674b0, 0, 4;
T_20.4 ; for-loop step statement
    %load/vec4 v0x555556a604f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556a604f0_0, 0, 32;
    %jmp T_20.2;
T_20.3 ; for-loop exit label
    %end;
    .scope S_0x555556a58740;
t_0 %join;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x555556a67260_0;
    %load/vec4 v0x555556a60890_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.5, 8;
    %load/vec4 v0x555556a606b0_0;
    %load/vec4 v0x555556a60890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a674b0, 0, 4;
T_20.5 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x555556a58740;
T_21 ;
    %wait E_0x555556a5a170;
    %load/vec4 v0x555556a60790_0;
    %parti/s 4, 15, 5;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x555556a674b0, 4;
    %assign/vec4 v0x555556a67350_0, 0;
    %load/vec4 v0x555556a60790_0;
    %parti/s 4, 20, 6;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x555556a674b0, 4;
    %assign/vec4 v0x555556a67410_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5555569c3b70;
T_22 ;
    %wait E_0x5555569aa4b0;
    %load/vec4 v0x555556a008e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555556a0ee80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556a17870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556a17a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556a0eb40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555556a177b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555556a17930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556a0ed20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556a0edc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556a0ebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556a0eaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556a17620_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556a176c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556a0ec80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555556a0d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556a0d250_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x555556a071d0_0;
    %assign/vec4 v0x555556a0ee80_0, 0;
    %load/vec4 v0x555556a0ce20_0;
    %assign/vec4 v0x555556a17870_0, 0;
    %load/vec4 v0x555556a0cfa0_0;
    %assign/vec4 v0x555556a17a20_0, 0;
    %load/vec4 v0x555556a009d0_0;
    %assign/vec4 v0x555556a0eb40_0, 0;
    %load/vec4 v0x555556a07460_0;
    %assign/vec4 v0x555556a177b0_0, 0;
    %load/vec4 v0x555556a0cee0_0;
    %assign/vec4 v0x555556a17930_0, 0;
    %load/vec4 v0x555556a07030_0;
    %assign/vec4 v0x555556a0ed20_0, 0;
    %load/vec4 v0x555556a070f0_0;
    %assign/vec4 v0x555556a0edc0_0, 0;
    %load/vec4 v0x555556a00a70_0;
    %assign/vec4 v0x555556a0ebe0_0, 0;
    %load/vec4 v0x555556a007f0_0;
    %assign/vec4 v0x555556a0eaa0_0, 0;
    %load/vec4 v0x555556a072b0_0;
    %assign/vec4 v0x555556a17620_0, 0;
    %load/vec4 v0x555556a07350_0;
    %assign/vec4 v0x555556a176c0_0, 0;
    %load/vec4 v0x555556a00b60_0;
    %assign/vec4 v0x555556a0ec80_0, 0;
    %load/vec4 v0x5555569e9070_0;
    %assign/vec4 v0x555556a0d170_0, 0;
    %load/vec4 v0x5555569e9160_0;
    %assign/vec4 v0x555556a0d250_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x555556c69040;
T_23 ;
    %wait E_0x555556a85650;
    %load/vec4 v0x555556c8c520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_23.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_23.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_23.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_23.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_23.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_23.20, 6;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %load/vec4 v0x555556c8c6c0_0;
    %assign/vec4 v0x555556c8ca20_0, 0;
    %jmp T_23.22;
T_23.0 ;
    %load/vec4 v0x555556c8c5f0_0;
    %load/vec4 v0x555556c8c6c0_0;
    %and;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %jmp T_23.22;
T_23.1 ;
    %load/vec4 v0x555556c8c5f0_0;
    %load/vec4 v0x555556c8c6c0_0;
    %or;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %jmp T_23.22;
T_23.2 ;
    %load/vec4 v0x555556c8c5f0_0;
    %load/vec4 v0x555556c8c6c0_0;
    %xor;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %jmp T_23.22;
T_23.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556c8c430_0, 0, 1;
    %load/vec4 v0x555556c8c6c0_0;
    %assign/vec4 v0x555556c8ca20_0, 0;
    %load/vec4 v0x555556c8c350_0;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %jmp T_23.22;
T_23.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556c8c430_0, 0, 1;
    %load/vec4 v0x555556c8c7b0_0;
    %assign/vec4 v0x555556c8ca20_0, 0;
    %load/vec4 v0x555556c8c350_0;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %jmp T_23.22;
T_23.5 ;
    %load/vec4 v0x555556c8c5f0_0;
    %load/vec4 v0x555556c8c6c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %jmp T_23.22;
T_23.6 ;
    %load/vec4 v0x555556c8c5f0_0;
    %load/vec4 v0x555556c8c6c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %jmp T_23.22;
T_23.7 ;
    %load/vec4 v0x555556c8c5f0_0;
    %load/vec4 v0x555556c8c6c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %load/vec4 v0x555556c8c5f0_0;
    %load/vec4 v0x555556c8c6c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %jmp T_23.22;
T_23.8 ;
    %load/vec4 v0x555556c8c5f0_0;
    %load/vec4 v0x555556c8c6c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %load/vec4 v0x555556c8c5f0_0;
    %load/vec4 v0x555556c8c6c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %jmp T_23.22;
T_23.9 ;
    %load/vec4 v0x555556c8c5f0_0;
    %load/vec4 v0x555556c8c6c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %jmp T_23.22;
T_23.10 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %load/vec4 v0x555556c8c5f0_0;
    %load/vec4 v0x555556c8c6c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %jmp T_23.22;
T_23.11 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %load/vec4 v0x555556c8c5f0_0;
    %load/vec4 v0x555556c8c6c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %jmp T_23.22;
T_23.12 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %load/vec4 v0x555556c8c5f0_0;
    %load/vec4 v0x555556c8c6c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %jmp T_23.22;
T_23.13 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %load/vec4 v0x555556c8c5f0_0;
    %load/vec4 v0x555556c8c6c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %jmp T_23.22;
T_23.14 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %load/vec4 v0x555556c8c6c0_0;
    %load/vec4 v0x555556c8c5f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %jmp T_23.22;
T_23.15 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %load/vec4 v0x555556c8c6c0_0;
    %load/vec4 v0x555556c8c5f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %jmp T_23.22;
T_23.16 ;
    %load/vec4 v0x555556c8c6c0_0;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %jmp T_23.22;
T_23.17 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %jmp T_23.22;
T_23.18 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %jmp T_23.22;
T_23.19 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %jmp T_23.22;
T_23.20 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x555556c8c890_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x555556c8c950_0, 0, 1;
    %jmp T_23.22;
T_23.22 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x555556c8d320;
T_24 ;
    %wait E_0x555556c8d610;
    %load/vec4 v0x555556c8d9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %jmp T_24.4;
T_24.0 ;
    %load/vec4 v0x555556c8d6a0_0;
    %assign/vec4 v0x555556c8dae0_0, 0;
    %jmp T_24.4;
T_24.1 ;
    %load/vec4 v0x555556c8d780_0;
    %assign/vec4 v0x555556c8dae0_0, 0;
    %jmp T_24.4;
T_24.2 ;
    %load/vec4 v0x555556c8d820_0;
    %assign/vec4 v0x555556c8dae0_0, 0;
    %jmp T_24.4;
T_24.3 ;
    %load/vec4 v0x555556c8d8f0_0;
    %assign/vec4 v0x555556c8dae0_0, 0;
    %jmp T_24.4;
T_24.4 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x555556a85450;
T_25 ;
    %wait E_0x555556a85760;
    %load/vec4 v0x555556985fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %jmp T_25.4;
T_25.0 ;
    %load/vec4 v0x555556a857f0_0;
    %assign/vec4 v0x5555569860e0_0, 0;
    %jmp T_25.4;
T_25.1 ;
    %load/vec4 v0x555556985d40_0;
    %assign/vec4 v0x5555569860e0_0, 0;
    %jmp T_25.4;
T_25.2 ;
    %load/vec4 v0x555556985e00_0;
    %assign/vec4 v0x5555569860e0_0, 0;
    %jmp T_25.4;
T_25.3 ;
    %load/vec4 v0x555556985ef0_0;
    %assign/vec4 v0x5555569860e0_0, 0;
    %jmp T_25.4;
T_25.4 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x555556bdfb70;
T_26 ;
    %wait E_0x5555569aa4b0;
    %load/vec4 v0x555556bd9f30_0;
    %assign/vec4 v0x555556c22590_0, 0;
    %load/vec4 v0x555556c224b0_0;
    %assign/vec4 v0x555556c1c950_0, 0;
    %load/vec4 v0x555556bd7020_0;
    %assign/vec4 v0x555556c1f630_0, 0;
    %load/vec4 v0x555556c25330_0;
    %assign/vec4 v0x555556c1f7f0_0, 0;
    %load/vec4 v0x555556c25410_0;
    %assign/vec4 v0x555556c1c7b0_0, 0;
    %load/vec4 v0x555556c254d0_0;
    %assign/vec4 v0x555556c1c870_0, 0;
    %load/vec4 v0x555556bda010_0;
    %assign/vec4 v0x555556c22670_0, 0;
    %load/vec4 v0x555556bd7100_0;
    %assign/vec4 v0x555556c1f710_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x555556a36210;
T_27 ;
    %wait E_0x5555569aa4b0;
    %load/vec4 v0x555556a3a830_0;
    %assign/vec4 v0x555556a40120_0, 0;
    %load/vec4 v0x555556a3ac30_0;
    %assign/vec4 v0x555556a48f00_0, 0;
    %load/vec4 v0x555556a3aa20_0;
    %assign/vec4 v0x555556a402c0_0, 0;
    %load/vec4 v0x555556a3a920_0;
    %assign/vec4 v0x555556a401e0_0, 0;
    %load/vec4 v0x555556a3aaf0_0;
    %assign/vec4 v0x555556a403a0_0, 0;
    %load/vec4 v0x555556a3ff70_0;
    %assign/vec4 v0x555556a48fc0_0, 0;
    %load/vec4 v0x555556a40060_0;
    %assign/vec4 v0x555556a49060_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x555556c90bc0;
T_28 ;
    %wait E_0x555556c8d500;
    %load/vec4 v0x555556c91120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x555556c911c0_0, 0, 32;
    %jmp T_28.4;
T_28.0 ;
    %load/vec4 v0x555556c90f00_0;
    %store/vec4 v0x555556c911c0_0, 0, 32;
    %jmp T_28.4;
T_28.1 ;
    %load/vec4 v0x555556c90fe0_0;
    %store/vec4 v0x555556c911c0_0, 0, 32;
    %jmp T_28.4;
T_28.2 ;
    %load/vec4 v0x555556c91080_0;
    %store/vec4 v0x555556c911c0_0, 0, 32;
    %jmp T_28.4;
T_28.4 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x555556c19970;
T_29 ;
    %wait E_0x555556c16d10;
    %load/vec4 v0x555556c05540_0;
    %load/vec4 v0x555556c082d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555556c08460_0;
    %and;
    %load/vec4 v0x555556c05540_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555556bff8f0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x555556c05540_0;
    %load/vec4 v0x555556c083a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555556c053b0_0;
    %and;
    %load/vec4 v0x555556c05540_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555556bff8f0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556bff8f0_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x555556c19970;
T_30 ;
    %wait E_0x555556c663b0;
    %load/vec4 v0x555556c02680_0;
    %load/vec4 v0x555556c082d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555556c08460_0;
    %and;
    %load/vec4 v0x555556c02680_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555556bfc830_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x555556c02680_0;
    %load/vec4 v0x555556c083a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555556c053b0_0;
    %and;
    %load/vec4 v0x555556c02680_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555556bfc830_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556bfc830_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x555556c973b0;
T_31 ;
    %wait E_0x5555569aa4b0;
    %load/vec4 v0x555556ca3160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca3200_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556c98fb0_0, 0, 32;
T_31.2 ; Top of for-loop
    %load/vec4 v0x555556c98fb0_0;
    %cmpi/s 1024, 0, 32;
	  %jmp/0xz T_31.3, 5;
    %pushi/vec4 2863311530, 0, 32;
    %ix/getv/s 3, v0x555556c98fb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c99090, 0, 4;
T_31.4 ; for-loop step statement
    %load/vec4 v0x555556c98fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556c98fb0_0, 0, 32;
    %jmp T_31.2;
T_31.3 ; for-loop exit label
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x555556ca3380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.7, 9;
    %load/vec4 v0x555556ca3600_0;
    %and;
T_31.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ca3200_0, 0;
    %load/vec4 v0x555556ca37d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.8, 8;
    %load/vec4 v0x555556ca3440_0;
    %load/vec4 v0x555556ca32a0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c99090, 0, 4;
T_31.8 ;
    %jmp T_31.6;
T_31.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ca3200_0, 0;
T_31.6 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x555556c97170;
T_32 ;
    %wait E_0x5555569aa4b0;
    %load/vec4 v0x555556c97d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c97de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556c97b80_0, 0, 32;
T_32.2 ; Top of for-loop
    %load/vec4 v0x555556c97b80_0;
    %cmpi/s 1024, 0, 32;
	  %jmp/0xz T_32.3, 5;
    %pushi/vec4 2863311530, 0, 32;
    %ix/getv/s 3, v0x555556c97b80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c97c60, 0, 4;
T_32.4 ; for-loop step statement
    %load/vec4 v0x555556c97b80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556c97b80_0, 0, 32;
    %jmp T_32.2;
T_32.3 ; for-loop exit label
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x555556c97f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.7, 9;
    %load/vec4 v0x555556c98200_0;
    %and;
T_32.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556c97de0_0, 0;
    %load/vec4 v0x555556c983d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.8, 8;
    %load/vec4 v0x555556c98040_0;
    %load/vec4 v0x555556c97ea0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c97c60, 0, 4;
T_32.8 ;
    %jmp T_32.6;
T_32.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c97de0_0, 0;
T_32.6 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x555556aedbb0;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556caf450_0, 0, 32;
T_33.0 ; Top of for-loop
    %load/vec4 v0x555556caf450_0;
    %cmpi/s 16, 0, 32;
	  %jmp/0xz T_33.1, 5;
    %ix/getv/s 4, v0x555556caf450_0;
    %load/vec4a v0x555556c99090, 4;
    %ix/getv/s 4, v0x555556caf450_0;
    %store/vec4a v0x555556cafa30, 4, 0;
T_33.2 ; for-loop step statement
    %load/vec4 v0x555556caf450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556caf450_0, 0, 32;
    %jmp T_33.0;
T_33.1 ; for-loop exit label
    %end;
    .thread T_33;
    .scope S_0x555556aedbb0;
T_34 ;
    %wait E_0x555556bbcf90;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556caf450_0, 0, 32;
T_34.0 ; Top of for-loop
    %load/vec4 v0x555556caf450_0;
    %cmpi/s 16, 0, 32;
	  %jmp/0xz T_34.1, 5;
    %ix/getv/s 4, v0x555556caf450_0;
    %load/vec4a v0x555556c99090, 4;
    %ix/getv/s 4, v0x555556caf450_0;
    %load/vec4a v0x555556cafa30, 4;
    %cmp/ne;
    %jmp/0xz  T_34.3, 6;
    %vpi_call/w 3 62 "$display", "At time %t: mem[%0d] changed from %h to %h", $time, v0x555556caf450_0, &A<v0x555556cb0050, v0x555556caf450_0 >, &A<v0x555556c99090, v0x555556caf450_0 > {0 0 0};
    %ix/getv/s 4, v0x555556caf450_0;
    %load/vec4a v0x555556c99090, 4;
    %ix/getv/s 4, v0x555556caf450_0;
    %store/vec4a v0x555556cafa30, 4, 0;
T_34.3 ;
T_34.2 ; for-loop step statement
    %load/vec4 v0x555556caf450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556caf450_0, 0, 32;
    %jmp T_34.0;
T_34.1 ; for-loop exit label
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x555556aedbb0;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556caf120_0, 0, 1;
T_35.0 ;
    %delay 50, 0;
    %load/vec4 v0x555556caf120_0;
    %inv;
    %store/vec4 v0x555556caf120_0, 0, 1;
    %jmp T_35.0;
T_35.1 ;
    %end;
    .thread T_35;
    .scope S_0x555556aedbb0;
T_36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556cafe30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556cafed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556caf620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556caf580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556caf6c0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556cafed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556caf620_0, 0, 1;
    %delay 50000000, 0;
    %vpi_call/w 3 120 "$display", "finish prevent" {0 0 0};
    %vpi_call/w 3 120 "$finish" {0 0 0};
    %end;
    .thread T_36;
    .scope S_0x555556aedbb0;
T_37 ;
    %vpi_call/w 3 125 "$dumpfile", "osiris_i.vcd" {0 0 0};
    %vpi_call/w 3 126 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555556aedbb0 {0 0 0};
    %end;
    .thread T_37;
    .scope S_0x555556aedbb0;
T_38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556cb0110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556cafe30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556caff70_0, 0, 32;
    %vpi_call/w 3 156 "$display", "Starting osiris_i Testbench..." {0 0 0};
    %delay 200000, 0;
    %load/vec4 v0x555556caf580_0;
    %store/vec4 v0x555556cacce0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556cac930_0, 0, 32;
    %pushi/vec4 3202351104, 0, 32;
    %store/vec4 v0x555556caca10_0, 0, 32;
    %fork TD_osiris_i_tb.test_memory, S_0x555556cac600;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556caf580_0, 0, 1;
    %load/vec4 v0x555556caf580_0;
    %store/vec4 v0x555556cacce0_0, 0, 1;
    %pushi/vec4 4026531847, 0, 32;
    %store/vec4 v0x555556cac930_0, 0, 32;
    %pushi/vec4 3131047936, 0, 32;
    %store/vec4 v0x555556caca10_0, 0, 32;
    %fork TD_osiris_i_tb.test_memory, S_0x555556cac600;
    %join;
    %delay 200000, 0;
    %vpi_call/w 3 165 "$display", "\012\012 --------------------------------------------" {0 0 0};
    %vpi_call/w 3 166 "$display", " Test 5: Run Program on Core and Verify Result in Data Memory " {0 0 0};
    %vpi_call/w 3 167 "$display", " --------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556caff70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556caf580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556cafed0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556cafed0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 176 "$display", "Reading instructions from simple_store_hex.txt..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556cafaf0_0, 0, 32;
    %pushi/str "simple_store_hex.txt";
    %store/str v0x555556cac240_0;
    %fork TD_osiris_i_tb.read_instructions_from_file, S_0x555556cabe00;
    %join;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555556caff70_0, 0, 32;
    %vpi_call/w 3 182 "$display", "Loading instructions into Instruction Memory..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556caf950_0, 0, 32;
T_38.0 ; Top of for-loop
    %load/vec4 v0x555556caf950_0;
    %load/vec4 v0x555556cafaf0_0;
    %cmp/s;
	  %jmp/0xz T_38.1, 5;
    %vpi_call/w 3 184 "$display", "\012 Test 5: [%1d] Sending to addr: %h the data: %h", v0x555556caf950_0, &A<v0x555556caf760, v0x555556caf950_0 >, &A<v0x555556caf890, v0x555556caf950_0 > {0 0 0};
    %load/vec4 v0x555556caff70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556caff70_0, 0, 32;
    %ix/getv/s 4, v0x555556caf950_0;
    %load/vec4a v0x555556caf760, 4;
    %store/vec4 v0x555556cad460_0, 0, 32;
    %ix/getv/s 4, v0x555556caf950_0;
    %load/vec4a v0x555556caf890, 4;
    %store/vec4 v0x555556cad560_0, 0, 32;
    %fork TD_osiris_i_tb.test_write_to_memory, S_0x555556cad240;
    %join;
T_38.2 ; for-loop step statement
    %load/vec4 v0x555556caf950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556caf950_0, 0, 32;
    %jmp T_38.0;
T_38.1 ; for-loop exit label
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555556caff70_0, 0, 32;
    %vpi_call/w 3 193 "$display", "\012\012 --------------------------------------------" {0 0 0};
    %load/vec4 v0x555556caf580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.3, 4;
    %vpi_call/w 3 195 "$display", " Test 5: Reading Data from Instruction Memory via UART..." {0 0 0};
    %jmp T_38.4;
T_38.3 ;
    %vpi_call/w 3 197 "$display", " Test 5: Reading Data from Data Memory via UART..." {0 0 0};
T_38.4 ;
    %vpi_call/w 3 199 "$display", " --------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556caf950_0, 0, 32;
T_38.5 ; Top of for-loop
    %load/vec4 v0x555556caf950_0;
    %load/vec4 v0x555556cafaf0_0;
    %cmp/s;
	  %jmp/0xz T_38.6, 5;
    %ix/getv/s 4, v0x555556caf950_0;
    %load/vec4a v0x555556caf760, 4;
    %store/vec4 v0x555556cad060_0, 0, 32;
    %fork TD_osiris_i_tb.test_read_from_memory, S_0x555556cace80;
    %join;
    %load/vec4 v0x555556cad160_0;
    %store/vec4 v0x555556cafd50_0, 0, 32;
    %vpi_call/w 3 202 "$display", "\012Test 5: [%1d] Read from addr: %h the data: %h", v0x555556caf950_0, &A<v0x555556caf760, v0x555556caf950_0 >, v0x555556cafd50_0 {0 0 0};
    %ix/getv/s 4, v0x555556caf950_0;
    %load/vec4a v0x555556caf760, 4;
    %store/vec4 v0x555556a5a530_0, 0, 32;
    %load/vec4 v0x555556cafd50_0;
    %store/vec4 v0x555556a74330_0, 0, 32;
    %fork TD_osiris_i_tb.compare_memory_data, S_0x555556aeb2f0;
    %join;
T_38.7 ; for-loop step statement
    %load/vec4 v0x555556caf950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556caf950_0, 0, 32;
    %jmp T_38.5;
T_38.6 ; for-loop exit label
    %delay 5000000, 0;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556caf620_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x555556caff70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556cafe30_0, 0, 1;
    %delay 5000000, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x555556caff70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556caf620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556cafe30_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 233 "$display", "Reading expected results from store_expected.txt..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556caf370_0, 0, 32;
    %pushi/str "store_expected.txt";
    %store/str v0x555556cabb30_0;
    %fork TD_osiris_i_tb.read_expected_results_from_file, S_0x555556cab640;
    %join;
    %vpi_func 3 238 "$fopen" 32, "risc_outputs.txt", "w" {0 0 0};
    %store/vec4 v0x555556cafc70_0, 0, 32;
    %load/vec4 v0x555556cafc70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.8, 4;
    %vpi_call/w 3 240 "$display", "Error: Cannot open risc_outputs.txt for writing" {0 0 0};
    %vpi_call/w 3 241 "$finish" {0 0 0};
T_38.8 ;
    %vpi_call/w 3 244 "$display", "\012\012-------------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 246 "$display", "Verifying results and writing outputs to risc_outputs.txt..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556caf580_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556caf950_0, 0, 32;
T_38.10 ; Top of for-loop
    %load/vec4 v0x555556caf950_0;
    %load/vec4 v0x555556caf370_0;
    %cmp/s;
	  %jmp/0xz T_38.11, 5;
    %ix/getv/s 4, v0x555556caf950_0;
    %load/vec4a v0x555556caf1e0, 4;
    %store/vec4 v0x555556cad060_0, 0, 32;
    %fork TD_osiris_i_tb.test_read_from_memory, S_0x555556cace80;
    %join;
    %load/vec4 v0x555556cad160_0;
    %store/vec4 v0x555556cafd50_0, 0, 32;
    %load/vec4 v0x555556cafd50_0;
    %ix/getv/s 4, v0x555556caf950_0;
    %load/vec4a v0x555556caf2a0, 4;
    %cmp/ne;
    %jmp/0xz  T_38.13, 6;
    %vpi_call/w 3 254 "$display", "ERROR: Data mismatch at address 0x%08X! Expected 0x%08X, Got 0x%08X", &A<v0x555556caf1e0, v0x555556caf950_0 >, &A<v0x555556caf2a0, v0x555556caf950_0 >, v0x555556cafd50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556cb0110_0, 0, 1;
    %jmp T_38.14;
T_38.13 ;
    %vpi_call/w 3 258 "$display", "OK: Data at address 0x%08X verified: 0x%08X", &A<v0x555556caf1e0, v0x555556caf950_0 >, v0x555556cafd50_0 {0 0 0};
T_38.14 ;
T_38.12 ; for-loop step statement
    %load/vec4 v0x555556caf950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556caf950_0, 0, 32;
    %jmp T_38.10;
T_38.11 ; for-loop exit label
    %vpi_call/w 3 264 "$fclose", v0x555556cafc70_0 {0 0 0};
    %load/vec4 v0x555556cb0110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.15, 8;
    %vpi_call/w 3 268 "$display", "\012All tests PASSED!" {0 0 0};
    %jmp T_38.16;
T_38.15 ;
    %vpi_call/w 3 270 "$display", "\012Error: Some tests FAILED." {0 0 0};
T_38.16 ;
    %delay 10000000, 0;
    %vpi_call/w 3 273 "$finish" {0 0 0};
    %end;
    .thread T_38;
# The file index is used to find the file name in the following table.
:file_names 32;
    "N/A";
    "<interactive>";
    "-";
    "tb_osiris_i.sv";
    "../rtl/osiris_i/osiris_i.v";
    "../rtl/osiris_i/core.v";
    "../rtl/osiris_i/control_unit.v";
    "../rtl/osiris_i/alu_decoder.v";
    "../rtl/osiris_i/op_decoder.v";
    "../rtl/osiris_i/datapath.v";
    "../rtl/osiris_i/ex_mem.v";
    "../rtl/osiris_i/hazard_unit.v";
    "../rtl/osiris_i/id_ex.v";
    "../rtl/osiris_i/if_id.v";
    "../rtl/osiris_i/mem_wb.v";
    "../rtl/osiris_i/stage_decode.v";
    "../rtl/osiris_i/extend_unit.v";
    "../rtl/osiris_i/register_file.v";
    "../rtl/osiris_i/stage_execute.v";
    "../rtl/osiris_i/mux_4x1.v";
    "../rtl/osiris_i/alu.v";
    "../rtl/osiris_i/adder.v";
    "../rtl/osiris_i/full_adder.v";
    "../rtl/osiris_i/mux_2x1.v";
    "../rtl/osiris_i/pc_target.v";
    "../rtl/osiris_i/stage_fetch.v";
    "../rtl/osiris_i/next_pc.v";
    "../rtl/osiris_i/stage_write_back.v";
    "../rtl/osiris_i/mem.v";
    "../rtl/osiris_i/uart_wbs_bridge.v";
    "../rtl/osiris_i/uart_receiver.v";
    "../rtl/osiris_i/uart_transmitter.v";
