#ifndef STM32F410RB_H_
#define STM32F410RB_H_

#include <stdint.h>


//1. Definicion de registros usando struct

//Reset and clock control (RCC)
typedef struct {
	volatile uint32_t CR;       //offset 0x00
	volatile uint32_t PLLCFGR;  //offset 0x04
	volatile uint32_t CFGR;     //offset 0x08
	volatile uint32_t CIR;      //offset 0x0C
	volatile uint32_t AHB1RSTR; //offset 0x10
	uint32_t RESERVED0[3];      //offset 0x14 to 0x1C
	volatile uint32_t APB1RSTR; //offset 0x20
	volatile uint32_t APB2RSTR; //offset 0x24
	uint32_t RESERVED1[2];      //offset 0x28 to 0x2C
	volatile uint32_t AHB1ENR; //offset 0x30
	uint32_t RESERVED2[3];     //offset 0x34 to 0x3C
	volatile uint32_t APB1ENR;  //offset 0x40
	volatile uint32_t APB2ENR;  //offset 0x44
	uint32_t RESERVED3[2];       //offset 0x48 to 0x4C
	volatile uint32_t AHB1LPENR; //offset 0x50
	uint32_t RESERVED4[3];       //offset 0x50 to 0x5C
	volatile uint32_t APB1LPENR; //offset 0x60
	volatile uint32_t APB2LPENR; //offset 0x64
	uint32_t RESERVED5[2];       //offset 0x68 to 0x6C
	volatile uint32_t BDCR;      //offset 0x70
	volatile uint32_t CSR;       //offset 0x74
	uint32_t RESERVED6[2];       //offset 0x78 to 0x7C
	volatile uint32_t SSCGR;     //offset 0x80
	uint32_t RESERVED7[2];       //offset 0x84 to 0x88
	volatile uint32_t DCKCFGR;   //offset 0x8C
	uint32_t RESERVED8;          //offset 90
	volatile uint32_t DCKCFGR2;  //offset 0x94
} RCC_TypeDef;

//General purpose I/O (GPIO)
typedef struct {
	volatile uint32_t MODER;    //offset 0x00
	volatile uint32_t OTYPER;   //offset 0x04
	volatile uint32_t OSPEEDER; //offset 0x08
	volatile uint32_t PUPDR;    //offset 0x0C
	volatile uint32_t IDR;      //offset 0x10
	volatile uint32_t ODR;      //offset 0x14
	volatile uint32_t BSRR;     //offset 0x18
	volatile uint32_t LCKR;     //offset 0x1C
	volatile uint32_t AFRL;     //offset 0x20
	volatile uint32_t AFRH;     //offset 0x24
} GPIO_TypeDef;

//System Configuration Controller (SYSCFG)
typedef struct {
	volatile uint32_t MEMRMP;    //offset 0x00
	volatile uint32_t PMC;       //offset 0x04
	volatile uint32_t EXTICR1;   //offset 0x08
	volatile uint32_t EXTICR2;   //offset 0x0C
	volatile uint32_t EXTICR3;   //offset 0x10
	volatile uint32_t EXTICR4;   //offset 0x14
	volatile uint32_t RESERVED0; //offset 0x18
	volatile uint32_t CFGR2;     //offset 0x1C
	volatile uint32_t CMPCR;     //offset 0x20
	volatile uint32_t CFGR;      //offset 0x24
} SYSCFG_TypeDef;

//External interrupt/event controller (EXTI)
typedef struct {
	volatile uint32_t IMR;     //offset 0x00
	volatile uint32_t EMR;     //offset 0x04
	volatile uint32_t RTSR;    //offset 0x08
	volatile uint32_t FTSR;    //offset 0x0C
	volatile uint32_t SWIER;   //offset 0x10
	volatile uint32_t PR;     //offset 0x14
} EXTI_TypeDef;

//General purpose timer 32 bits (TIM5)
typedef struct {
	volatile uint32_t CR1;           // 0x00
	volatile uint32_t CR2;           // 0x04
	volatile uint32_t SMCR;          // 0x08
	volatile uint32_t DIER;          // 0x0C
	volatile uint32_t SR;            // 0x10
	volatile uint32_t EGR;           // 0x14
	volatile uint32_t CCMR1;         // 0x18
	volatile uint32_t CCMR2;         // 0x1C
	volatile uint32_t CCER;          // 0x20
	volatile uint32_t CNT;           // 0x24
	volatile uint32_t PSC;           // 0x28
	volatile uint32_t ARR;           // 0x2C
	uint32_t RESERVED0;              // 0x30
	volatile uint32_t CCR1;          // 0x34
	volatile uint32_t CCR2;          // 0x38
	volatile uint32_t CCR3;          // 0x3C
	volatile uint32_t CCR4;          // 0x40
	uint32_t RESERVED1;              // 0x44
	volatile uint32_t DCR;           // 0x48
	volatile uint32_t DMAR;          // 0x4C
	volatile uint32_t OR;            // 0x50
} TIM_TypeDef;

//General purpose timer 16 bits (TIM9 and TIM11)
typedef struct {


} TIM_16B_TypeDef;

//ADC registers
typedef struct{
	volatile uint32_t SR;         //0x00
	volatile uint32_t CR1;        //0x04
	volatile uint32_t CR2;        //0x08
	volatile uint32_t SMPR1;      //0x0C
	volatile uint32_t SMPR2;      //0x10
	volatile uint32_t JOFR1;      //0x14
	volatile uint32_t JOFR2;      //0x18
	volatile uint32_t JOFR3;      //0x1C
	volatile uint32_t JOFR4;      //0x20
	volatile uint32_t HTR;        //0x24
	volatile uint32_t LTR;        //0x28
	volatile uint32_t SQR1;       //0x2C
	volatile uint32_t SQR2;       //0x30
	volatile uint32_t SQR3;       //0x34
	volatile uint32_t JSQR;       //0x38
	volatile uint32_t JDR1;       //0x3C
	volatile uint32_t JDR2;       //0x40
	volatile uint32_t JDR3;       //0x44
	volatile uint32_t JDR4;       //0x48
	volatile uint32_t DR;         //0x4C
} ADC1_TypeDef;

//ADC Common registers
typedef struct{
	volatile uint32_t CSR;         //0x00
	volatile uint32_t CCR;        //0x04
} ADC_COMMON_TypeDef;

//System Tick
typedef struct{
	volatile uint32_t CTRL;         //0x10
	volatile uint32_t LOAD;         //0x14
	volatile uint32_t VAL;          //0x18
	volatile uint32_t CALIB;        //0x1C
} STK_TypeDef; //SysTick

//2. Direcciones base de memorias y buses (STM32F410RB)

#define PERIPH_BASE           0x40000000U
#define APB1PERIPH_BASE       PERIPH_BASE
#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000U)
#define AHB1PERIPH_BASE       (PERIPH_BASE + 0x00020000U)
#define CORTEX_PERIPHERALS    (0xE0000000U)

#define RCC_BASE              (AHB1PERIPH_BASE + 0x3800U)
#define GPIOA_BASE            (AHB1PERIPH_BASE + 0x0000U)
#define GPIOB_BASE            (AHB1PERIPH_BASE + 0x0400U)
#define GPIOC_BASE            (AHB1PERIPH_BASE + 0x0800U)
#define GPIOH_BASE            (AHB1PERIPH_BASE + 0x1C00U)
#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00U)
#define EXTI_BASE             (APB2PERIPH_BASE + 0x3C00U)
#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x3800U)
#define ADC_COMMON_BASE       (APB2PERIPH_BASE + 0x2300U)
#define ADC1_BASE             (APB2PERIPH_BASE + 0x2000U)
#define STK_BASE              (CORTEX_PERIPHERALS + 0xE010U)

//3. Casteo a punteros

#define RCC                   ((RCC_TypeDef *)        RCC_BASE)
#define GPIOA                 ((GPIO_TypeDef *)       GPIOA_BASE)
#define GPIOB                 ((GPIO_TypeDef *)       GPIOB_BASE)
#define GPIOC                 ((GPIO_TypeDef *)       GPIOC_BASE)
#define GPIOH                 ((GPIO_TypeDef *)       GPIOH_BASE)
#define TIM5                  ((TIM_TypeDef *)        TIM5_BASE)
#define EXTI                  ((EXTI_TypeDef *)       EXTI_BASE)
#define SYSCFG                ((SYSCFG_TypeDef *)     SYSCFG_BASE)
#define ADC1                  ((ADC1_TypeDef *)       ADC1_BASE)
#define ADC_COMMON            ((ADC_COMMON_TypeDef *) ADC_COMMON_BASE)
#define STK                   ((STK_TypeDef *)        STK_BASE)

// =====================================================================
// REGISTROS Y FUNCIONES DEL NVIC (Núcleo ARM Cortex-M4 Universal)
// =====================================================================

#define NVIC_ISER0 (*(volatile unsigned int*)0xE000E100U) // Habilitar interrupciones (0-31)
#define NVIC_ISER1 (*(volatile unsigned int*)0xE000E104U) // Habilitar interrupciones (32-63)
#define NVIC_ICER0 (*(volatile unsigned int*)0xE000E180U) // Deshabilitar interrupciones (0-31)
#define NVIC_ICER1 (*(volatile unsigned int*)0xE000E184U) // Deshabilitar interrupciones (32-63)
#define NVIC_IP_BASE ((volatile unsigned char*)0xE000E400U) // Registros de Prioridad

static inline void NVIC_EnableIRQ(int IRQn) {
	if (IRQn >= 0 && IRQn < 32) {
		NVIC_ISER0 = (1U << IRQn);
	} else if (IRQn >= 32 && IRQn < 64) {
		NVIC_ISER1 = (1U << (IRQn - 32));
	}
}

static inline void NVIC_DisableIRQ(int IRQn) {
	if (IRQn >= 0 && IRQn < 32) {
		NVIC_ICER0 = (1U << IRQn);
	} else if (IRQn >= 32 && IRQn < 64) {
		NVIC_ICER1 = (1U << (IRQn - 32));
	}
}

static inline void NVIC_SetPriority(int IRQn, unsigned int priority) {
	if (IRQn >= 0) {
		// En Cortex-M4, los bits más altos del registro de 8 bits configuran la prioridad
		NVIC_IP_BASE[IRQn] = (unsigned char)((priority << 4) & 0xFFU);
	}
}

#endif //STM32F410RB_H_
