# Generator_fifo_project
This project is an rtl module that works as a data generator to write data to a FIFO memory, information that will later feed the input data of another module.
