

================================================================
== Vitis HLS Report for 'fft_stage_first'
================================================================
* Date:           Thu Oct 20 23:03:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_firstStage
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      273|      273|  2.730 us|  2.730 us|  274|  274|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFTpts  |      271|      271|        17|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     16|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   36|    3032|   5964|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|    1140|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   36|    4172|   6176|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   16|       3|     11|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U2   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U4   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U7   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U8   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U11  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U12  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U16   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U1   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U3   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U5   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U6   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U9   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U10  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  36| 3032| 5964|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln27_fu_394_p2  |         +|   0|  0|  12|          11|           3|
    |ap_condition_436    |       and|   0|  0|   2|           1|           1|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  16|          13|           6|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   11|         22|
    |i_fu_80                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add1_reg_643                       |  32|   0|   32|          0|
    |add23_1_reg_658                    |  32|   0|   32|          0|
    |add28_1_reg_663                    |  32|   0|   32|          0|
    |add_reg_638                        |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |bitcast_ln30_1_reg_522             |  32|   0|   32|          0|
    |bitcast_ln30_2_reg_528             |  32|   0|   32|          0|
    |bitcast_ln30_3_reg_534             |  32|   0|   32|          0|
    |bitcast_ln30_reg_516               |  32|   0|   32|          0|
    |bitcast_ln33_2_reg_616             |  32|   0|   32|          0|
    |bitcast_ln33_reg_592               |  32|   0|   32|          0|
    |bitcast_ln34_2_reg_622             |  32|   0|   32|          0|
    |bitcast_ln34_reg_598               |  32|   0|   32|          0|
    |i_fu_80                            |  11|   0|   11|          0|
    |mul3_1_reg_550                     |  32|   0|   32|          0|
    |mul3_reg_540                       |  32|   0|   32|          0|
    |mul9_1_reg_555                     |  32|   0|   32|          0|
    |mul9_reg_545                       |  32|   0|   32|          0|
    |sub13_1_reg_648                    |  32|   0|   32|          0|
    |sub18_1_reg_653                    |  32|   0|   32|          0|
    |sub1_reg_633                       |  32|   0|   32|          0|
    |sub_reg_628                        |  32|   0|   32|          0|
    |temp_I_1_reg_610                   |  32|   0|   32|          0|
    |temp_I_reg_586                     |  32|   0|   32|          0|
    |temp_R_1_reg_604                   |  32|   0|   32|          0|
    |temp_R_reg_580                     |  32|   0|   32|          0|
    |zext_ln30_reg_480                  |   8|   0|   64|         56|
    |bitcast_ln30_1_reg_522             |  64|  32|   32|          0|
    |bitcast_ln30_2_reg_528             |  64|  32|   32|          0|
    |bitcast_ln30_3_reg_534             |  64|  32|   32|          0|
    |bitcast_ln30_reg_516               |  64|  32|   32|          0|
    |zext_ln30_reg_480                  |  64|  32|   64|         56|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1140| 160| 1068|        112|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------+-----+-----+------------+-----------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  fft_stage_first|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  fft_stage_first|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  fft_stage_first|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  fft_stage_first|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  fft_stage_first|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  fft_stage_first|  return value|
|X_R_0_address0    |  out|    8|   ap_memory|            X_R_0|         array|
|X_R_0_ce0         |  out|    1|   ap_memory|            X_R_0|         array|
|X_R_0_q0          |   in|   32|   ap_memory|            X_R_0|         array|
|X_R_1_address0    |  out|    8|   ap_memory|            X_R_1|         array|
|X_R_1_ce0         |  out|    1|   ap_memory|            X_R_1|         array|
|X_R_1_q0          |   in|   32|   ap_memory|            X_R_1|         array|
|X_R_2_address0    |  out|    8|   ap_memory|            X_R_2|         array|
|X_R_2_ce0         |  out|    1|   ap_memory|            X_R_2|         array|
|X_R_2_q0          |   in|   32|   ap_memory|            X_R_2|         array|
|X_R_3_address0    |  out|    8|   ap_memory|            X_R_3|         array|
|X_R_3_ce0         |  out|    1|   ap_memory|            X_R_3|         array|
|X_R_3_q0          |   in|   32|   ap_memory|            X_R_3|         array|
|X_I_0_address0    |  out|    8|   ap_memory|            X_I_0|         array|
|X_I_0_ce0         |  out|    1|   ap_memory|            X_I_0|         array|
|X_I_0_q0          |   in|   32|   ap_memory|            X_I_0|         array|
|X_I_1_address0    |  out|    8|   ap_memory|            X_I_1|         array|
|X_I_1_ce0         |  out|    1|   ap_memory|            X_I_1|         array|
|X_I_1_q0          |   in|   32|   ap_memory|            X_I_1|         array|
|X_I_2_address0    |  out|    8|   ap_memory|            X_I_2|         array|
|X_I_2_ce0         |  out|    1|   ap_memory|            X_I_2|         array|
|X_I_2_q0          |   in|   32|   ap_memory|            X_I_2|         array|
|X_I_3_address0    |  out|    8|   ap_memory|            X_I_3|         array|
|X_I_3_ce0         |  out|    1|   ap_memory|            X_I_3|         array|
|X_I_3_q0          |   in|   32|   ap_memory|            X_I_3|         array|
|OUT_R_0_address0  |  out|    8|   ap_memory|          OUT_R_0|         array|
|OUT_R_0_ce0       |  out|    1|   ap_memory|          OUT_R_0|         array|
|OUT_R_0_we0       |  out|    1|   ap_memory|          OUT_R_0|         array|
|OUT_R_0_d0        |  out|   32|   ap_memory|          OUT_R_0|         array|
|OUT_R_1_address0  |  out|    8|   ap_memory|          OUT_R_1|         array|
|OUT_R_1_ce0       |  out|    1|   ap_memory|          OUT_R_1|         array|
|OUT_R_1_we0       |  out|    1|   ap_memory|          OUT_R_1|         array|
|OUT_R_1_d0        |  out|   32|   ap_memory|          OUT_R_1|         array|
|OUT_R_2_address0  |  out|    8|   ap_memory|          OUT_R_2|         array|
|OUT_R_2_ce0       |  out|    1|   ap_memory|          OUT_R_2|         array|
|OUT_R_2_we0       |  out|    1|   ap_memory|          OUT_R_2|         array|
|OUT_R_2_d0        |  out|   32|   ap_memory|          OUT_R_2|         array|
|OUT_R_3_address0  |  out|    8|   ap_memory|          OUT_R_3|         array|
|OUT_R_3_ce0       |  out|    1|   ap_memory|          OUT_R_3|         array|
|OUT_R_3_we0       |  out|    1|   ap_memory|          OUT_R_3|         array|
|OUT_R_3_d0        |  out|   32|   ap_memory|          OUT_R_3|         array|
|OUT_I_0_address0  |  out|    8|   ap_memory|          OUT_I_0|         array|
|OUT_I_0_ce0       |  out|    1|   ap_memory|          OUT_I_0|         array|
|OUT_I_0_we0       |  out|    1|   ap_memory|          OUT_I_0|         array|
|OUT_I_0_d0        |  out|   32|   ap_memory|          OUT_I_0|         array|
|OUT_I_1_address0  |  out|    8|   ap_memory|          OUT_I_1|         array|
|OUT_I_1_ce0       |  out|    1|   ap_memory|          OUT_I_1|         array|
|OUT_I_1_we0       |  out|    1|   ap_memory|          OUT_I_1|         array|
|OUT_I_1_d0        |  out|   32|   ap_memory|          OUT_I_1|         array|
|OUT_I_2_address0  |  out|    8|   ap_memory|          OUT_I_2|         array|
|OUT_I_2_ce0       |  out|    1|   ap_memory|          OUT_I_2|         array|
|OUT_I_2_we0       |  out|    1|   ap_memory|          OUT_I_2|         array|
|OUT_I_2_d0        |  out|   32|   ap_memory|          OUT_I_2|         array|
|OUT_I_3_address0  |  out|    8|   ap_memory|          OUT_I_3|         array|
|OUT_I_3_ce0       |  out|    1|   ap_memory|          OUT_I_3|         array|
|OUT_I_3_we0       |  out|    1|   ap_memory|          OUT_I_3|         array|
|OUT_I_3_d0        |  out|   32|   ap_memory|          OUT_I_3|         array|
+------------------+-----+-----+------------+-----------------+--------------+

