#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Feb 22 05:12:15 2025
# Process ID         : 3079
# Current directory  : /home/mihir/Prism/hardware
# Command line       : vivado fpga_design/
# Log file           : /home/mihir/Prism/hardware/vivado.log
# Journal file       : /home/mihir/Prism/hardware/vivado.jou
# Running On         : engineering-laptop
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz
# CPU Frequency      : 3900.931 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16486 MB
# Swap memory        : 18135 MB
# Total Virtual      : 34621 MB
# Available Virtual  : 33229 MB
#-----------------------------------------------------------
start_gui
open_project /home/mihir/EE2801/fixed-point/fixed-point.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/mihir/xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/mihir/xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/mihir/xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/mihir/EE2801/fixed-point/fixed-point.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mihir/xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 7694.633 ; gain = 210.773 ; free physical = 10837 ; free virtual = 30785
update_compile_order -fileset sources_1
close_project
open_project /home/mihir/Prism/hardware/fpga_design/fpga_design.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mihir/xilinx/Vivado/2024.2/data/ip'.
file mkdir /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new
close [ open /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/threads.v w ]
add_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/threads.v
update_compile_order -fileset sources_1
close [ open /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/RegisterFIle.mem w ]
add_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/RegisterFIle.mem
close [ open /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/registerFIle.v w ]
add_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/registerFIle.v
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/threads.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/registerFIle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/registerFIle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/registerFIle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/threads.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/registerFIle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/registerFIle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/registerFIle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/threads.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/registerFIle.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/threads.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/threads.v:]
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Feb 22 07:09:29 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/threads.v] -no_script -reset -force -quiet
remove_files  /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/threads.v
update_compile_order -fileset sources_1
set_property top registerFile [current_fileset]
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/thread.dcp to /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 4
[Sat Feb 22 07:11:15 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8293.191 ; gain = 0.000 ; free physical = 7562 ; free virtual = 29261
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8355.035 ; gain = 0.000 ; free physical = 7495 ; free virtual = 29191
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 8747.953 ; gain = 650.281 ; free physical = 7080 ; free virtual = 28803
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/mihir/xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/mihir/xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/mihir/xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/mihir/xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/mihir/xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/mihir/xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/mihir/xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/mihir/xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/mihir/xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
copy_run -name synth_1_copy_1 [get_runs synth_1] 
synth_1_copy_1
set_property part xc7z020clg400-3 [current_project]
CRITICAL WARNING: [Runs 36-291] Incremental checkpoint part, 'xc7z020clg400-1', does not match run part, 'xc7z020clg400-3', for run 'synth_1'.
CRITICAL WARNING: [Runs 36-291] Incremental checkpoint part, 'xc7z020clg400-1', does not match run part, 'xc7z020clg400-3', for run 'synth_1_copy_1'.
WARNING: [Ipconfig 75-871] Could not load NoC clock tree from device
WARNING: [Ipconfig 75-570] Unable to create NoC or AIE Models.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-3
WARNING: [Project 1-591] Current part 'xc7z020clg400-3' is different from part 'xc7z020clg400-1' stored in the checkpoint.  Please run report_drc, report_timing and report_power.
INFO: [Device 21-403] Loading part xc7z020clg400-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9177.887 ; gain = 0.000 ; free physical = 6681 ; free virtual = 28407
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9177.887 ; gain = 0.000 ; free physical = 6627 ; free virtual = 28352
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 9187.887 ; gain = 10.000 ; free physical = 6615 ; free virtual = 28359
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/utils_1/imports/synth_1/thread.dcp with file /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/registerFile.dcp
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Feb 22 07:15:35 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
[Sat Feb 22 07:15:35 2025] Launched impl_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/impl_1/runme.log
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/utils_1/imports/synth_1/thread.dcp with file /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/registerFile.dcp
launch_runs synth_1 -jobs 8
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/registerFIle.v:11]
[Sun Feb 23 21:13:33 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Feb 23 21:14:18 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Feb 23 21:14:39 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/utils_1/imports/synth_1/thread.dcp with file /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/registerFile.dcp
launch_runs synth_1 -jobs 8
[Sun Feb 23 21:22:26 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/utils_1/imports/synth_1/thread.dcp with file /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/registerFile.dcp
launch_runs synth_1 -jobs 8
[Sun Feb 23 21:39:17 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Feb 23 21:40:48 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Feb 23 21:41:31 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/utils_1/imports/synth_1/thread.dcp with file /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/registerFile.dcp
launch_runs synth_1 -jobs 8
[Sun Feb 23 21:45:10 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/utils_1/imports/synth_1/thread.dcp with file /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/registerFile.dcp
launch_runs synth_1 -jobs 8
[Sun Feb 23 21:47:18 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/utils_1/imports/synth_1/thread.dcp with file /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/registerFile.dcp
launch_runs synth_1 -jobs 8
[Sun Feb 23 22:08:33 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Feb 23 22:10:31 2025] Launched impl_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-3
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9787.199 ; gain = 0.000 ; free physical = 2179 ; free virtual = 27029
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9787.199 ; gain = 0.000 ; free physical = 2193 ; free virtual = 27037
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
create_clock -period 3.000 -name clk -waveform {0.000 1.500} [get_ports clk]
ERROR: [Constraints 18-353] set_clock_uncertainty: Must specify at least one of these options: objects (clocks/pins), or (pair of -from/-rise_from/-fall_from && -to/-rise_to/-fall_to).
set_clock_uncertainty -from [get_clocks  "*"] -to [get_clocks  "*"] 0.600
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/utils_1/imports/synth_1/thread.dcp with file /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/registerFile.dcp
launch_runs synth_1 -jobs 8
[Sun Feb 23 22:21:03 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10141.699 ; gain = 0.000 ; free physical = 1788 ; free virtual = 26673
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10141.699 ; gain = 0.000 ; free physical = 1772 ; free virtual = 26654
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10141.699 ; gain = 0.000 ; free physical = 1857 ; free virtual = 26738
create_clock -period 3.000 -name clk -waveform {0.000 1.500} [get_ports clk]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
set_clock_uncertainty 1.000 [get_pins clk_IBUF_inst/I]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/utils_1/imports/synth_1/thread.dcp with file /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/registerFile.dcp
launch_runs synth_1 -jobs 8
[Sun Feb 23 22:23:57 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10141.699 ; gain = 0.000 ; free physical = 1739 ; free virtual = 26655
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10141.699 ; gain = 0.000 ; free physical = 1857 ; free virtual = 26772
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

create_clock -period 2.000 -name dfgh -waveform {0.000 1.000} [get_ports clk]
set_clock_uncertainty 0.600 [get_pins [list clk_IBUF_inst/I clk_IBUF_inst/O clk_IBUF_BUFG_inst/O clk_IBUF_BUFG_inst/I ]]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
