[DSP:TIMER]DSP_DM_ShareTimeStampWithDSP [%d] Uptime=0x%x
[DSP:TIMER]DSP_DM_Timer_CallBack - Done: PHYP_isFirstBoot[%d]LCPU_LOG_SWITCH[%d]LCPU_dmLoggingState[%d]BtlEnable[%d]DmEnable[%d],btlTraceFlag(DSP_DM)[0x%x](DSP_DM_LTE)[0x%x]
[DSP:TIMER]pal_TmCreateMsgTimer return PAL_SUCCESS in DSP_DM_CreateTimers
[DSP:TIMER]pal_TmCreateMsgTimer return PAL_NOT_SUCCESS in DSP_DM_CreateTimers
HSPA DSP hotswap done [time: %d us] [code size: %d W]
TDHSPA DSP hotswap done [time: %d us] [code size: %d W]
LTE DSP hotswap done [time: %d us] [code size: %d W]
LTE DSP hotswap done [time: %d us] [code size: %d W]
DSP hotswap done --- invalid Rat type : %d
DSP hotswap start, size: %d byte
XdmaTranfer request
Download_DSP_Image Trigger Start: flag %d [0:boot, 1:drx]
Download_PHYP_Image halt error %d // coreID %d
Download_DSP_Image Trigger End
Download_DSP_Image Checker Start: flag %d [0:boot, 1:drx]
Download_PHYP_Image run error %d // coreID %d
Download_DSP_Image Checker End: wait_time [%d]us, checker_time [%d]us
Change DSP core clock : clock [%d]
