<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>SmartSnippets DA1469x SDK: sdk/bsp/peripherals/include/hw_clk_da1469x.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1469x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Board&#160;and&#160;Applications&#160;General&#160;Info</span></a></li>
      <li><a href="modules.html"><span>SDK&#160;Architecture</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_1b831ef1cecb49d6eddab2beb5a76e48.html">bsp</a></li><li class="navelem"><a class="el" href="dir_937144c9b7a1e4674ae40c2b5f1a4e9d.html">peripherals</a></li><li class="navelem"><a class="el" href="dir_4127c30225f0c1d044a3c954a898f814.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_clk_da1469x.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__clk__da1469x_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#ifndef HW_CLK_DA1469x_H_</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define HW_CLK_DA1469x_H_</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#if dg_configUSE_HW_CLK</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sdk__defs_8h.html">sdk_defs.h</a>&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="hw__sys_8h.html">hw_sys.h</a>&quot;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define HW_CLK_DELAY_OVERHEAD_CYCLES   (72)</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define HW_CLK_CYCLES_PER_DELAY_REP    (4)</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga423ce8d9a716aec8f77ab7afdbafb0cc">   40</a></span>&#160;<span class="preprocessor">#define XTAL32M_USEC_TO_256K_CYCLES(x)  ((uint16_t)((x * (dg_configRC32M_FREQ/1000000) + 63) / 125 ))</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga4bf879172b0a40b4a7ec8b78cd37d060">   45</a></span>&#160;<span class="preprocessor">#define XTALRDY_CYCLES_TO_LP_CLK_CYCLES(x, lp_freq) ((((uint32_t)(x)) * lp_freq + dg_configRC32M_FREQ_MIN/(125) - 1) / (dg_configRC32M_FREQ_MIN/125))</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___c_l_o_c_k___t_y_p_e_s.html#gae5d1ec2909f7ec5f81a42045fed3294d">   55</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group___c_l_o_c_k___t_y_p_e_s.html#gae5d1ec2909f7ec5f81a42045fed3294d">sys_clk_is_type</a> {</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        SYS_CLK_IS_XTAL32M = 0,</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        SYS_CLK_IS_RC32,</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        SYS_CLK_IS_LP,</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        SYS_CLK_IS_PLL,</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        SYS_CLK_IS_INVALID</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;} <a class="code" href="group___c_l_o_c_k___t_y_p_e_s.html#ga7d189ebdc922142673a4b04acc125c44">sys_clk_is_t</a>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga2ce56ab79fe9240c66afff18c4aa6081">   70</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group___h_w___c_l_k.html#ga2ce56ab79fe9240c66afff18c4aa6081">cal_clk_sel_type</a> {</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        CALIBRATE_RC32K = 0,</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        CALIBRATE_RC32M,</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        CALIBRATE_XTAL32K,</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        CALIBRATE_RCX,</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        CALIBRATE_RCOSC,</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;} <a class="code" href="group___h_w___c_l_k.html#gad81e5d0e0639e9dc7516f3756b3b1eff">cal_clk_t</a>;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gabdd658ef16d0717a38e5e7c6f48e7168">   81</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group___h_w___c_l_k.html#gabdd658ef16d0717a38e5e7c6f48e7168">cal_ref_clk_sel_type</a> {</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        CALIBRATE_REF_DIVN = 0,</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        CALIBRATE_REF_RC32K,</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        CALIBRATE_REF_RC32M,</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        CALIBRATE_REF_XTAL32K,</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        CALIBRATE_REF_RCOSC,</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        CALIBRATE_REF_EXT,</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;} <a class="code" href="group___h_w___c_l_k.html#gaac24090ba11856689a30b79aec799519">cal_ref_clk_t</a>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga80b42bde28ce2d446fe9e1895a11c5b2">   95</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group___h_w___c_l_k.html#ga80b42bde28ce2d446fe9e1895a11c5b2">sysclk_type</a> {</div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2a3e463bd9c840bf272459a1f8c3fee810">   96</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2a3e463bd9c840bf272459a1f8c3fee810">sysclk_RC32</a>    = 0,     </div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2a2abcc1da6529daeef88f73362f097e96">   97</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2a2abcc1da6529daeef88f73362f097e96">sysclk_XTAL32M</a> = 2,     </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2a76cab1d9f24621624d66b32fd687ba3d">   98</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2a76cab1d9f24621624d66b32fd687ba3d">sysclk_PLL96</a>   = 6,     </div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2ad48c323a4d65e4f2ea55aca0526da4ed">   99</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2ad48c323a4d65e4f2ea55aca0526da4ed">sysclk_LP</a>      = 255,   </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;} <a class="code" href="group___h_w___c_l_k.html#ga42297fa8f8149da6ac66c67b57a3704e">sys_clk_t</a>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga22acb4b29e5a6c305be1c1b70d3b373d">  106</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group___h_w___c_l_k.html#ga22acb4b29e5a6c305be1c1b70d3b373d">cpu_clk_type</a> {</div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373daa646563ce69f32be0fe32ba626ee4a99">  107</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373daa646563ce69f32be0fe32ba626ee4a99">cpuclk_2M</a> = 2,          </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da94d773148671eee7ab903b93e0c38412">  108</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da94d773148671eee7ab903b93e0c38412">cpuclk_4M</a> = 4,          </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da6c6fbe593f964f3b43d2cd6cbd9ba617">  109</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da6c6fbe593f964f3b43d2cd6cbd9ba617">cpuclk_8M</a> = 8,          </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da700b28937ae4790ada8fd4a87b29724b">  110</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da700b28937ae4790ada8fd4a87b29724b">cpuclk_16M</a> = 16,        </div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da0967bcbcf535ccf90fea60cf815f7d80">  111</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da0967bcbcf535ccf90fea60cf815f7d80">cpuclk_32M</a> = 32,        </div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da605520e3e28eb8b3fb7052a8a5ff0b90">  112</a></span>&#160;        <a class="code" href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da605520e3e28eb8b3fb7052a8a5ff0b90">cpuclk_96M</a> = 96         </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;} <a class="code" href="group___h_w___c_l_k.html#gaae49d94cffe9c77837af61544d1c53f7">cpu_clk_t</a>;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga4d857a97d9a76388c4dc96d0c907f314">  120</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#ga4d857a97d9a76388c4dc96d0c907f314">hw_clk_check_rc32_status</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;{</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_RC32M_REG, RC32M_ENABLE);</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;}</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga3916922f20bb13b5bad7a4385fcd3f64">  128</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga3916922f20bb13b5bad7a4385fcd3f64">hw_clk_enable_rc32</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;{</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(CRG_TOP, CLK_RC32M_REG, RC32M_ENABLE);</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;}</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gae8faef0d9a329603fe4359a13366a492">  136</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#gae8faef0d9a329603fe4359a13366a492">hw_clk_disable_rc32</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;{</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga6a64ebac64a517c780504a987654a6c5">REG_CLR_BIT</a>(CRG_TOP, CLK_RC32M_REG, RC32M_ENABLE);</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;}</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga274e47fcce420eca0783d20a823365ca">  147</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga274e47fcce420eca0783d20a823365ca">hw_clk_set_xtalm_settling_time</a>(uint8_t cycles, <span class="keywordtype">bool</span> high_clock)</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;{</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        uint32_t val = CRG_XTAL-&gt;XTALRDY_CTRL_REG;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga329760b67dbf98c65bbf5bad97f87fbd">REG_SET_FIELD</a>(CRG_XTAL, XTALRDY_CTRL_REG, XTALRDY_CNT, val, cycles);</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga329760b67dbf98c65bbf5bad97f87fbd">REG_SET_FIELD</a>(CRG_XTAL, XTALRDY_CTRL_REG, XTALRDY_CLK_SEL, val, high_clock ? 1 : 0);</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        CRG_XTAL-&gt;XTALRDY_CTRL_REG = val;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;}</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga66ab08a2bd7c75b2d9739b89fb702d67">  161</a></span>&#160;__STATIC_FORCEINLINE uint16_t <a class="code" href="group___h_w___c_l_k.html#ga66ab08a2bd7c75b2d9739b89fb702d67">hw_clk_get_xtalm_settling_time</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;{</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        uint32_t val = CRG_XTAL-&gt;XTALRDY_CTRL_REG;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        uint16_t cycles = <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga5d220e32cfaaa73483dde00f280176b8">REG_GET_FIELD</a>(CRG_XTAL, XTALRDY_CTRL_REG, XTALRDY_CNT, val);</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga5d220e32cfaaa73483dde00f280176b8">REG_GET_FIELD</a>(CRG_XTAL, XTALRDY_CTRL_REG, XTALRDY_CLK_SEL, val) == 0) {</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                <span class="comment">// 32KHz clock cycles. Convert them to 256KHz clock cycles.</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                cycles *= 8;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        }</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        <span class="keywordflow">return</span> cycles;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;}</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga6f49e3f306f3d28123b007ae9c81ea40">  178</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#ga6f49e3f306f3d28123b007ae9c81ea40">hw_clk_check_xtalm_status</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;{</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_XTAL, XTAL32M_STAT1_REG, XTAL32M_STATE) != 0xB;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;}</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gaf85d86a2dad9c4fae7e08c45ecc3778b">  186</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#gaf85d86a2dad9c4fae7e08c45ecc3778b">hw_clk_enable_xtalm</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;{</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <span class="comment">/* Do nothing if XTAL32M is already up and running. */</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, RUNNING_AT_XTAL32M)) {</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        }</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <span class="comment">// Check if TIM power domain is enabled</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, SYS_STAT_REG, TIM_IS_UP));</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        <span class="comment">// Check the power supply</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, POWER_CTRL_REG, LDO_RADIO_ENABLE) ||</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                       (<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(DCDC, DCDC_CTRL1_REG, DCDC_ENABLE) &amp;&amp;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(DCDC, DCDC_V14_REG, DCDC_V14_ENABLE_HV) &amp;&amp;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(DCDC, DCDC_V14_REG, DCDC_V14_ENABLE_LV)));</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        <span class="comment">/* Enable the XTAL oscillator. */</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(CRG_XTAL, XTAL32M_CTRL1_REG, XTAL32M_XTAL_ENABLE);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;}</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga070de6e8995763245b69500ea50cf95f">  209</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga070de6e8995763245b69500ea50cf95f">hw_clk_disable_xtalm</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;{</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga6a64ebac64a517c780504a987654a6c5">REG_CLR_BIT</a>(CRG_XTAL, XTAL32M_CTRL1_REG, XTAL32M_XTAL_ENABLE);</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;}</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga2cdab4930fcd0551ca90d7b8c83dec9d">  219</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#ga2cdab4930fcd0551ca90d7b8c83dec9d">hw_clk_is_xtalm_started</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;{</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_XTAL, XTALRDY_STAT_REG, XTALRDY_COUNT) == 0 &amp;&amp; <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_XTAL, XTAL32M_STAT1_REG, XTAL32M_STATE) == 0x8 <span class="comment">/*XTAL_RUN state*/</span>);</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;}</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gaaae548ec47e58610f2f6ba984abffdb6">  229</a></span>&#160;__STATIC_FORCEINLINE <a class="code" href="group___c_l_o_c_k___t_y_p_e_s.html#ga7d189ebdc922142673a4b04acc125c44">sys_clk_is_t</a> <a class="code" href="group___h_w___c_l_k.html#gaaae548ec47e58610f2f6ba984abffdb6">hw_clk_get_sysclk</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;{</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        <span class="keyword">static</span> <span class="keyword">const</span> uint32_t freq_msk = <a class="code" href="group___pos_mask__peripherals.html#ga39669dc6712e6025cb3e695e628a6074">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_LP_CLK_Msk</a> |</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                                   <a class="code" href="group___pos_mask__peripherals.html#ga4bf6e96a85920df70f6824a3eacdef4d">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_RC32M_Msk</a> |</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                                   <a class="code" href="group___pos_mask__peripherals.html#ga9af8f591f7e6821ca4c6e114f736c907">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_XTAL32M_Msk</a> |</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                                   <a class="code" href="group___pos_mask__peripherals.html#gaca25f4754a80593b9e139d534746901f">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_PLL96M_Msk</a>;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <span class="keyword">static</span> <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga38ee533ae9188f1a75a8fe77dd9da354">__RETAINED_CONST_INIT</a> <a class="code" href="group___c_l_o_c_k___t_y_p_e_s.html#ga7d189ebdc922142673a4b04acc125c44">sys_clk_is_t</a> clocks[] = {</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                SYS_CLK_IS_LP,          <span class="comment">// 0b000</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                SYS_CLK_IS_RC32,        <span class="comment">// 0b001</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                SYS_CLK_IS_XTAL32M,     <span class="comment">// 0b010</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                SYS_CLK_IS_INVALID,</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                SYS_CLK_IS_PLL          <span class="comment">// 0b100</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        };</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        <span class="comment">// drop bit0 to reduce the size of clocks[]</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        uint32_t index = (CRG_TOP-&gt;CLK_CTRL_REG &amp; freq_msk) &gt;&gt; (<a class="code" href="group___pos_mask__peripherals.html#gaa85bb14c3b3897ac3f97a36e55b8aeca">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_LP_CLK_Pos</a> + 1);</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(index &lt;= 4);</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        <a class="code" href="group___c_l_o_c_k___t_y_p_e_s.html#ga7d189ebdc922142673a4b04acc125c44">sys_clk_is_t</a> clk = clocks[index];</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(clk != SYS_CLK_IS_INVALID);</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        <span class="keywordflow">return</span> clk;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;}</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga34184cf41f237bed6b59549990d67788">  258</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#ga34184cf41f237bed6b59549990d67788">hw_clk_lp_is_xtal32k</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;{</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_XTAL32K_REG, XTAL32K_ENABLE) &amp;&amp;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;              (<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL) == LP_CLK_IS_XTAL32K);</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;}</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga2e223a1b5bb5a051ac28157748926938">  269</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#ga2e223a1b5bb5a051ac28157748926938">hw_clk_lp_is_rc32k</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;{</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_RC32K_REG, RC32K_ENABLE) &amp;&amp;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;              (<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL) == LP_CLK_IS_RC32K);</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;}</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga606c8e97c8c9a544f4b6fcefa1cf3812">  280</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#ga606c8e97c8c9a544f4b6fcefa1cf3812">hw_clk_lp_is_rcx</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;{</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_RCX_REG, RCX_ENABLE) &amp;&amp;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;              (<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL) == LP_CLK_IS_RCX);</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;}</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gafa32e71a4ff30c46bf30a797085e0001">  291</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#gafa32e71a4ff30c46bf30a797085e0001">hw_clk_lp_is_external</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;{</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL) == LP_CLK_IS_EXTERNAL;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;}</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gaa8e35b2c0a4fc51255a82824adc508f3">  304</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#gaa8e35b2c0a4fc51255a82824adc508f3">hw_clk_lp_set_rcx</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;{</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(<a class="code" href="group___c_m_s_i_s___core___reg_acc_functions.html#ga4ff59fb9e280d19e79e6875863a65f0a">__get_PRIMASK</a>() == 1 || __get_BASEPRI());</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_RCX_REG, RCX_ENABLE));</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga2c24255a359fa8ba8baaa2f689b9caa8">REG_SETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL, LP_CLK_IS_RCX);</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;}</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gacce796cd0a9f5269e70952575f4d9da2">  320</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#gacce796cd0a9f5269e70952575f4d9da2">hw_clk_lp_set_xtal32k</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;{</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(<a class="code" href="group___c_m_s_i_s___core___reg_acc_functions.html#ga4ff59fb9e280d19e79e6875863a65f0a">__get_PRIMASK</a>() == 1 || __get_BASEPRI());</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_XTAL32K_REG, XTAL32K_ENABLE));</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga2c24255a359fa8ba8baaa2f689b9caa8">REG_SETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL, LP_CLK_IS_XTAL32K);</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;}</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga983b553163b27c84362315f5784f0d01">  334</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga983b553163b27c84362315f5784f0d01">hw_clk_lp_set_ext32k</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;{</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(<a class="code" href="group___c_m_s_i_s___core___reg_acc_functions.html#ga4ff59fb9e280d19e79e6875863a65f0a">__get_PRIMASK</a>() == 1 || __get_BASEPRI());</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga2c24255a359fa8ba8baaa2f689b9caa8">REG_SETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL, LP_CLK_IS_EXTERNAL);</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;}</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga048aebd9cd65331a8502aab85cccee0a">  344</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga048aebd9cd65331a8502aab85cccee0a">hw_clk_enable_rc32k</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;{</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(CRG_TOP, CLK_RC32K_REG, RC32K_ENABLE);</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;}</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga6c6b44b80e446d96bcc671743946f3e6">  358</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga6c6b44b80e446d96bcc671743946f3e6">hw_clk_disable_rc32k</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;{</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL) != LP_CLK_IS_RC32K);</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga6a64ebac64a517c780504a987654a6c5">REG_CLR_BIT</a>(CRG_TOP, CLK_RC32K_REG, RC32K_ENABLE);</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;}</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga89250d69c6dda15db4a61bac85ad472e">  373</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga89250d69c6dda15db4a61bac85ad472e">hw_clk_lp_set_rc32k</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;{</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(<a class="code" href="group___c_m_s_i_s___core___reg_acc_functions.html#ga4ff59fb9e280d19e79e6875863a65f0a">__get_PRIMASK</a>() == 1 || __get_BASEPRI());</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_RC32K_REG, RC32K_ENABLE));</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga2c24255a359fa8ba8baaa2f689b9caa8">REG_SETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL, LP_CLK_IS_RC32K);</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;}</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga16d2d834d58b5c420d6c4d840f1494ff">  384</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga16d2d834d58b5c420d6c4d840f1494ff">hw_clk_configure_rcx</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;{</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        <span class="comment">// Reset values for CLK_RCX_REG register should be used</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;}</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga55609489cc2e532cd7ebb9ed281697d1">  392</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga55609489cc2e532cd7ebb9ed281697d1">hw_clk_enable_rcx</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;{</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(CRG_TOP, CLK_RCX_REG, RCX_ENABLE);</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;}</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga3b5ad430e1200905503eb286191dbdca">  402</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga3b5ad430e1200905503eb286191dbdca">hw_clk_disable_rcx</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;{</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL) != LP_CLK_IS_RCX);</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga6a64ebac64a517c780504a987654a6c5">REG_CLR_BIT</a>(CRG_TOP, CLK_RCX_REG, RCX_ENABLE);</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;}</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga79712c04080a9820166926f230540df1">  412</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga79712c04080a9820166926f230540df1">hw_clk_configure_xtal32k</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;{</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga2c24255a359fa8ba8baaa2f689b9caa8">REG_SETF</a>(CRG_TOP, CLK_XTAL32K_REG, XTAL32K_DISABLE_AMPREG, <a class="code" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#ga8c3595dd30babeaa7ea6345c4037b151">dg_configEXT_LP_IS_DIGITAL</a>);</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;}</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga63d3e0340be4fc5a5540a3726dff0eb5">  420</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga63d3e0340be4fc5a5540a3726dff0eb5">hw_clk_enable_xtal32k</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;{</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(CRG_TOP, CLK_XTAL32K_REG, XTAL32K_ENABLE);</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;}</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga8e1d520679f87d710e2141358a3e884f">  431</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga8e1d520679f87d710e2141358a3e884f">hw_clk_disable_xtal32k</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;{</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, LP_CLK_SEL) != LP_CLK_IS_XTAL32K);</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga6a64ebac64a517c780504a987654a6c5">REG_CLR_BIT</a>(CRG_TOP, CLK_XTAL32K_REG, XTAL32K_ENABLE);</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;}</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga30dbdeb7f0c29c22aee4acf94940ecdb">  442</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#ga30dbdeb7f0c29c22aee4acf94940ecdb">hw_clk_calibration_finished</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;{</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(ANAMISC_BIF, CLK_REF_SEL_REG, REF_CAL_START) == 0;</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;}</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga297265bf56a7dfe56c962ef0d532c8ba">hw_clk_start_calibration</a>(<a class="code" href="group___h_w___c_l_k.html#gad81e5d0e0639e9dc7516f3756b3b1eff">cal_clk_t</a> clk_type, <a class="code" href="group___h_w___c_l_k.html#gaac24090ba11856689a30b79aec799519">cal_ref_clk_t</a> clk_ref_type, uint16_t cycles);</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;uint32_t <a class="code" href="group___h_w___c_l_k.html#ga301d7df9fcd706403d77d7206abd7e3c">hw_clk_get_calibration_data</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gae4bed4497d1beb78eda45e33fa2dea24">  480</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#gae4bed4497d1beb78eda45e33fa2dea24">hw_clk_set_sysclk</a>(<a class="code" href="group___c_l_o_c_k___t_y_p_e_s.html#ga7d189ebdc922142673a4b04acc125c44">sys_clk_is_t</a> <a class="code" href="group___h_w___g_p_i_o.html#gaa199c74823032086e5cbf0bcc10be215">mode</a>)</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;{</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        <span class="comment">/* Make sure a valid sys clock is requested */</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(mode &lt;= SYS_CLK_IS_PLL);</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        <span class="comment">/* Switch to PLL is only allowed when current system clock is XTAL32M */</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(mode != SYS_CLK_IS_PLL ||</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, RUNNING_AT_XTAL32M)  ||</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, RUNNING_AT_PLL96M));</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        <span class="comment">/* Switch to PLL is only allowed when HDIV and PDIV are 0 */</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(mode != SYS_CLK_IS_PLL || (<a class="code" href="group___h_w___c_l_k.html#gaa07facdcb27af84d2b23e79f8224b9d6">hw_clk_get_hclk_div</a>() == <a class="code" href="group___h_w___c_l_k.html#ggaa24433c177e14b8d84f1181e054cc585a81ad723ea08d5b0ebbf12d51c4f75415">ahb_div1</a> &amp;&amp;  <a class="code" href="group___h_w___c_l_k.html#ga558bd92dab97d8e252a054bf02e53d42">hw_clk_get_pclk_div</a>() == <a class="code" href="group___h_w___c_l_k.html#gga8d97f106a6ece91e29b164304d023ff6a905025d2ee1c801ba678c0c593e6cd3e">apb_div1</a>));</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        <span class="comment">/* Switch from PLL is only allowed when new system clock is XTAL32M */</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(!<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, RUNNING_AT_PLL96M) ||</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;                mode == SYS_CLK_IS_XTAL32M  ||</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                mode == SYS_CLK_IS_PLL);</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        <span class="keywordflow">if</span> (mode == SYS_CLK_IS_XTAL32M &amp;&amp; <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, RUNNING_AT_RC32M)) {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                <span class="comment">/* XTAL32M may have been enabled by the PDC. Check the power supply. */</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, POWER_CTRL_REG, LDO_RADIO_ENABLE) ||</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                               (<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(DCDC, DCDC_CTRL1_REG, DCDC_ENABLE) &amp;&amp;</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(DCDC, DCDC_V14_REG, DCDC_V14_ENABLE_HV) &amp;&amp;</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(DCDC, DCDC_V14_REG, DCDC_V14_ENABLE_LV)));</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga413035e66653b8a8405a878f52a5f18f">ASSERT_ERROR</a>(<a class="code" href="group___h_w___c_l_k.html#ga2cdab4930fcd0551ca90d7b8c83dec9d">hw_clk_is_xtalm_started</a>()); <span class="comment">// DO NOT SWITCH TO XTAL32M IF IS NOT SETTLED</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(CRG_TOP, CLK_SWITCH2XTAL_REG, SWITCH2XTAL);</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        }</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gaf2dc82b4be76ae6c4c54d167412d643a">GLOBAL_INT_DISABLE</a>();</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga2c24255a359fa8ba8baaa2f689b9caa8">REG_SETF</a>(CRG_TOP, CLK_CTRL_REG, SYS_CLK_SEL, mode);</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gaafb58c366b3a81872748702d26f51c06">GLOBAL_INT_RESTORE</a>();</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        }</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        <span class="comment">/* Wait until the switch is done! */</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        <span class="keywordflow">switch</span> (mode) {</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_XTAL32M:</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;                <span class="keywordflow">while</span> (!<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, RUNNING_AT_XTAL32M)) {</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;                }</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_RC32:</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;                <span class="keywordflow">while</span> (!<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, RUNNING_AT_RC32M)) {</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;                }</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_LP:</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                <span class="keywordflow">while</span> (!<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, RUNNING_AT_LP_CLK)) {</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                }</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_PLL:</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                <span class="keywordflow">while</span> (!<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, RUNNING_AT_PLL96M)) {</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                }</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(0);</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        }</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;}</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga741b5add978511aa6be42021adffa48a">  543</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga741b5add978511aa6be42021adffa48a">hw_clk_pll_sys_on</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;{</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gaf2dc82b4be76ae6c4c54d167412d643a">GLOBAL_INT_DISABLE</a>();</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        <span class="comment">/* Workaround for &quot;Errata issue 299&quot;: XTAL32M oscillator: Track and Hold timing */</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        <span class="keywordflow">while</span> (!<a class="code" href="group___h_w___s_y_s.html#ga0b6451eb948dd860ae8ecda2ef3a96a4">hw_sys_hw_bsr_try_lock</a>(HW_BSR_MASTER_SYSCPU, HW_BSR_PLL_ENABLE_POS));</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;        <span class="comment">/* LDO_CORE voltage must be set to 1.2V prior to enabling PLL */</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, POWER_CTRL_REG, VDD_LEVEL) == 3);</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;        <span class="comment">/*  Enable DXTAL for the system PLL */</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(CRG_XTAL, XTAL32M_CTRL0_REG, XTAL32M_DXTAL_SYSPLL_ENABLE);</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;        <a class="code" href="group___h_w___s_y_s.html#ga610ad22593863afe2db53d6fa3c40f9b">hw_sys_hw_bsr_unlock</a>(HW_BSR_MASTER_SYSCPU, HW_BSR_PLL_ENABLE_POS);</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;        <span class="comment">/* LDO PLL enable. */</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(CRG_XTAL, PLL_SYS_CTRL1_REG, LDO_PLL_ENABLE);</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;        <span class="comment">/* Configure system PLL. */</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;        <span class="comment">//    REG_SETF(CRG_XTAL, PLL_SYS_CTRL3_REG, PLL_SEL_R_DIV_TEST, 1); /* Default/reset value. */</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;        <span class="comment">/* Program N-divider and DEL_SEL. */</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        <span class="comment">//    REG_SET_BIT(CRG_XTAL, PLL_SYS_CTRL1_REG, PLL_SEL_MIN_CUR_INT);  // Last review date: Feb 15, 2016 - 12:25:47</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        <span class="comment">/* Check the status of the PLL LDO before enabling it! */</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;        <span class="keywordflow">while</span> (!<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_XTAL, PLL_SYS_STATUS_REG, LDO_PLL_OK));</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;        <span class="comment">/* Now turn on PLL. */</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(CRG_XTAL, PLL_SYS_CTRL1_REG, PLL_SEL_MIN_CUR_INT);</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(CRG_XTAL, PLL_SYS_CTRL2_REG, PLL_RECALIB);</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(CRG_XTAL, PLL_SYS_CTRL1_REG, PLL_EN);</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        <span class="comment">/* Added only for debugging purposes. */</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_XTAL, XTAL32M_CTRL0_REG, XTAL32M_DXTAL_SYSPLL_ENABLE));</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;        <a class="code" href="group___h_w___c_l_k.html#ga7980cdff20514559e311659cd3fdb7d2">hw_clk_delay_usec</a>(10);</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga6a64ebac64a517c780504a987654a6c5">REG_CLR_BIT</a>(CRG_XTAL, PLL_SYS_CTRL2_REG, PLL_RECALIB);</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;        <a class="code" href="group___h_w___c_l_k.html#ga7980cdff20514559e311659cd3fdb7d2">hw_clk_delay_usec</a>(5);</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga6a64ebac64a517c780504a987654a6c5">REG_CLR_BIT</a>(CRG_XTAL, PLL_SYS_CTRL1_REG, PLL_SEL_MIN_CUR_INT);</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gaafb58c366b3a81872748702d26f51c06">GLOBAL_INT_RESTORE</a>();</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;}</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gacd69ca21eac380759bf6e0dd316f4628">  592</a></span>&#160;__STATIC_FORCEINLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#gacd69ca21eac380759bf6e0dd316f4628">hw_clk_pll_sys_off</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;{</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gaf2dc82b4be76ae6c4c54d167412d643a">GLOBAL_INT_DISABLE</a>();</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;        <span class="comment">// The PLL is not the system clk.</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(!<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_TOP, CLK_CTRL_REG, RUNNING_AT_PLL96M));</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;        uint32_t val = CRG_XTAL-&gt;PLL_SYS_CTRL1_REG;</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;        <span class="comment">/* Turn off PLL. */</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9469a1eeaa8c9a65da3bd25be8600042">REG_CLR_FIELD</a>(CRG_XTAL, PLL_SYS_CTRL1_REG, PLL_EN, val);</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;        <span class="comment">/* LDO PLL disable. */</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9469a1eeaa8c9a65da3bd25be8600042">REG_CLR_FIELD</a>(CRG_XTAL, PLL_SYS_CTRL1_REG, LDO_PLL_ENABLE, val);</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;        CRG_XTAL-&gt;PLL_SYS_CTRL1_REG = val;</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;        <span class="keywordflow">while</span> (!<a class="code" href="group___h_w___s_y_s.html#ga0b6451eb948dd860ae8ecda2ef3a96a4">hw_sys_hw_bsr_try_lock</a>(HW_BSR_MASTER_SYSCPU, HW_BSR_PLL_ENABLE_POS));</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        <span class="comment">/*  Disable DXTAL for the system PLL */</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga6a64ebac64a517c780504a987654a6c5">REG_CLR_BIT</a>(CRG_XTAL, XTAL32M_CTRL0_REG, XTAL32M_DXTAL_SYSPLL_ENABLE);</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;        <a class="code" href="group___h_w___s_y_s.html#ga610ad22593863afe2db53d6fa3c40f9b">hw_sys_hw_bsr_unlock</a>(HW_BSR_MASTER_SYSCPU, HW_BSR_PLL_ENABLE_POS);</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;        <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gaafb58c366b3a81872748702d26f51c06">GLOBAL_INT_RESTORE</a>();</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;}</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga776cc9b370dc50ed9b27b2cb862bf36b">  623</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#ga776cc9b370dc50ed9b27b2cb862bf36b">hw_clk_check_pll_status</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;{</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_XTAL, PLL_SYS_CTRL1_REG, PLL_EN);</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;}</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga95095affc3507f7508b4ce2fb46e27d2">  633</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#ga95095affc3507f7508b4ce2fb46e27d2">hw_clk_is_pll_locked</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;{</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(CRG_XTAL, PLL_SYS_STATUS_REG, PLL_LOCK_FINE);</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;}</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga2fc015f080bb3c75682d74591b2611ee">  643</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga2fc015f080bb3c75682d74591b2611ee">hw_clk_enable_sysclk</a>(<a class="code" href="group___c_l_o_c_k___t_y_p_e_s.html#ga7d189ebdc922142673a4b04acc125c44">sys_clk_is_t</a> clk)</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;{</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;        <span class="keywordflow">switch</span> (clk) {</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_XTAL32M:</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                <a class="code" href="group___h_w___c_l_k.html#gaf85d86a2dad9c4fae7e08c45ecc3778b">hw_clk_enable_xtalm</a>();</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_RC32:</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;                <a class="code" href="group___h_w___c_l_k.html#ga3916922f20bb13b5bad7a4385fcd3f64">hw_clk_enable_rc32</a>();</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_PLL:</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                <a class="code" href="group___h_w___c_l_k.html#ga741b5add978511aa6be42021adffa48a">hw_clk_pll_sys_on</a>();</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;                <span class="comment">/* An invalid clock is requested */</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(0);</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;        }</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;}</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gafcad0bae1d1f54f7553be70b9779dde7">  666</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#gafcad0bae1d1f54f7553be70b9779dde7">hw_clk_disable_sysclk</a>(<a class="code" href="group___c_l_o_c_k___t_y_p_e_s.html#ga7d189ebdc922142673a4b04acc125c44">sys_clk_is_t</a> clk)</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;{</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;        <span class="keywordflow">switch</span> (clk) {</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_XTAL32M:</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;                <a class="code" href="group___h_w___c_l_k.html#ga070de6e8995763245b69500ea50cf95f">hw_clk_disable_xtalm</a>();</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_RC32:</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;                <a class="code" href="group___h_w___c_l_k.html#gae8faef0d9a329603fe4359a13366a492">hw_clk_disable_rc32</a>();</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_PLL:</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;                <a class="code" href="group___h_w___c_l_k.html#gacd69ca21eac380759bf6e0dd316f4628">hw_clk_pll_sys_off</a>();</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;                <span class="comment">/* An invalid clock is requested */</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(0);</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;        }</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;}</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#gacfd66053128514c7a7b176eb29b8508c">  689</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___h_w___c_l_k.html#gacfd66053128514c7a7b176eb29b8508c">hw_clk_is_enabled_sysclk</a>(<a class="code" href="group___c_l_o_c_k___t_y_p_e_s.html#ga7d189ebdc922142673a4b04acc125c44">sys_clk_is_t</a> clk)</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;{</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;        <span class="keywordflow">switch</span> (clk) {</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_XTAL32M:</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="group___h_w___c_l_k.html#ga6f49e3f306f3d28123b007ae9c81ea40">hw_clk_check_xtalm_status</a>();</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_RC32:</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="group___h_w___c_l_k.html#ga4d857a97d9a76388c4dc96d0c907f314">hw_clk_check_rc32_status</a>();</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;        <span class="keywordflow">case</span> SYS_CLK_IS_PLL:</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="group___h_w___c_l_k.html#ga776cc9b370dc50ed9b27b2cb862bf36b">hw_clk_check_pll_status</a>();</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;                <span class="comment">/* An invalid clock is requested */</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;                <a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a>(0);</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;        }</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;}</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___h_w___c_l_k.html#ga7590f61bccf64a239e71bdb33d81f6da">  708</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga7590f61bccf64a239e71bdb33d81f6da">hw_clk_configure_ext32k_pins</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;{</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        GPIO-&gt; P0_23_MODE_REG = 0;</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;}</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#gae82ecb2e3653f2e2c1050adc9c5ea1f5">hw_clk_xtalm_configure</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___h_w___c_l_k.html#ga5b9cea52c004b7b1c882eb029b3a149b">hw_clk_xtalm_compensate_amp</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;int16_t <a class="code" href="group___h_w___c_l_k.html#ga58bd8838b22788726a10767707e6a14c">hw_clk_xtalm_update_rdy_cnt</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<a class="code" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gac1d009c7974fe02aff2c09b7588bf7de">__RETAINED_CODE</a> uint32_t <a class="code" href="group___h_w___c_l_k.html#ga408ab349e012b71950de4fdb84a68bd5">hw_clk_get_sysclk_freq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* dg_configUSE_HW_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HW_CLK_DA1469x_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div>
<div class="ttc" id="group___h_w___c_l_k_html_gga22acb4b29e5a6c305be1c1b70d3b373daa646563ce69f32be0fe32ba626ee4a99"><div class="ttname"><a href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373daa646563ce69f32be0fe32ba626ee4a99">cpuclk_2M</a></div><div class="ttdoc">2 MHz </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:107</div></div>
<div class="ttc" id="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_gaf2dc82b4be76ae6c4c54d167412d643a"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gaf2dc82b4be76ae6c4c54d167412d643a">GLOBAL_INT_DISABLE</a></div><div class="ttdeci">#define GLOBAL_INT_DISABLE()</div><div class="ttdoc">Macro to disable all interrupts. </div><div class="ttdef"><b>Definition:</b> sdk_defs.h:274</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gaa07facdcb27af84d2b23e79f8224b9d6"><div class="ttname"><a href="group___h_w___c_l_k.html#gaa07facdcb27af84d2b23e79f8224b9d6">hw_clk_get_hclk_div</a></div><div class="ttdeci">__STATIC_FORCEINLINE ahb_div_t hw_clk_get_hclk_div(void)</div><div class="ttdoc">Get the divider of the AMBA High Speed Bus. </div><div class="ttdef"><b>Definition:</b> hw_clk.h:92</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga55609489cc2e532cd7ebb9ed281697d1"><div class="ttname"><a href="group___h_w___c_l_k.html#ga55609489cc2e532cd7ebb9ed281697d1">hw_clk_enable_rcx</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_enable_rcx(void)</div><div class="ttdoc">Enable RCX but does not set it as the LP clock. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:392</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gacd69ca21eac380759bf6e0dd316f4628"><div class="ttname"><a href="group___h_w___c_l_k.html#gacd69ca21eac380759bf6e0dd316f4628">hw_clk_pll_sys_off</a></div><div class="ttdeci">__STATIC_FORCEINLINE void hw_clk_pll_sys_off(void)</div><div class="ttdoc">Disable the PLL. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:592</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga741b5add978511aa6be42021adffa48a"><div class="ttname"><a href="group___h_w___c_l_k.html#ga741b5add978511aa6be42021adffa48a">hw_clk_pll_sys_on</a></div><div class="ttdeci">__STATIC_FORCEINLINE void hw_clk_pll_sys_on(void)</div><div class="ttdoc">Enable the PLL. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:543</div></div>
<div class="ttc" id="group___c_l_o_c_k___t_y_p_e_s_html_ga7d189ebdc922142673a4b04acc125c44"><div class="ttname"><a href="group___c_l_o_c_k___t_y_p_e_s.html#ga7d189ebdc922142673a4b04acc125c44">sys_clk_is_t</a></div><div class="ttdeci">enum sys_clk_is_type sys_clk_is_t</div><div class="ttdoc">The type of the system clock. </div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga2ce56ab79fe9240c66afff18c4aa6081"><div class="ttname"><a href="group___h_w___c_l_k.html#ga2ce56ab79fe9240c66afff18c4aa6081">cal_clk_sel_type</a></div><div class="ttdeci">cal_clk_sel_type</div><div class="ttdoc">The type of clock to be calibrated. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:70</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gaac24090ba11856689a30b79aec799519"><div class="ttname"><a href="group___h_w___c_l_k.html#gaac24090ba11856689a30b79aec799519">cal_ref_clk_t</a></div><div class="ttdeci">enum cal_ref_clk_sel_type cal_ref_clk_t</div><div class="ttdoc">The reference clock used for calibration. </div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga297265bf56a7dfe56c962ef0d532c8ba"><div class="ttname"><a href="group___h_w___c_l_k.html#ga297265bf56a7dfe56c962ef0d532c8ba">hw_clk_start_calibration</a></div><div class="ttdeci">void hw_clk_start_calibration(cal_clk_t clk_type, cal_ref_clk_t clk_ref_type, uint16_t cycles)</div><div class="ttdoc">Start calibration of a clock. </div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga2fc015f080bb3c75682d74591b2611ee"><div class="ttname"><a href="group___h_w___c_l_k.html#ga2fc015f080bb3c75682d74591b2611ee">hw_clk_enable_sysclk</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_enable_sysclk(sys_clk_is_t clk)</div><div class="ttdoc">Activate a System clock. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:643</div></div>
<div class="ttc" id="group___c_l_o_c_k___t_y_p_e_s_html_gae5d1ec2909f7ec5f81a42045fed3294d"><div class="ttname"><a href="group___c_l_o_c_k___t_y_p_e_s.html#gae5d1ec2909f7ec5f81a42045fed3294d">sys_clk_is_type</a></div><div class="ttdeci">sys_clk_is_type</div><div class="ttdoc">The type of the system clock. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:55</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga79712c04080a9820166926f230540df1"><div class="ttname"><a href="group___h_w___c_l_k.html#ga79712c04080a9820166926f230540df1">hw_clk_configure_xtal32k</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_configure_xtal32k(void)</div><div class="ttdoc">Configure XTAL32K. This must be done only once since the register is retained. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:412</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga66ab08a2bd7c75b2d9739b89fb702d67"><div class="ttname"><a href="group___h_w___c_l_k.html#ga66ab08a2bd7c75b2d9739b89fb702d67">hw_clk_get_xtalm_settling_time</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint16_t hw_clk_get_xtalm_settling_time(void)</div><div class="ttdoc">Get the XTAL32M settling time. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:161</div></div>
<div class="ttc" id="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_ga9469a1eeaa8c9a65da3bd25be8600042"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9469a1eeaa8c9a65da3bd25be8600042">REG_CLR_FIELD</a></div><div class="ttdeci">#define REG_CLR_FIELD(base, reg, field, var)</div><div class="ttdoc">Clear register field value. </div><div class="ttdef"><b>Definition:</b> sdk_defs.h:497</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga80b42bde28ce2d446fe9e1895a11c5b2"><div class="ttname"><a href="group___h_w___c_l_k.html#ga80b42bde28ce2d446fe9e1895a11c5b2">sysclk_type</a></div><div class="ttdeci">sysclk_type</div><div class="ttdoc">The system clock type. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:95</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gga22acb4b29e5a6c305be1c1b70d3b373da6c6fbe593f964f3b43d2cd6cbd9ba617"><div class="ttname"><a href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da6c6fbe593f964f3b43d2cd6cbd9ba617">cpuclk_8M</a></div><div class="ttdoc">8 MHz </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:109</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga558bd92dab97d8e252a054bf02e53d42"><div class="ttname"><a href="group___h_w___c_l_k.html#ga558bd92dab97d8e252a054bf02e53d42">hw_clk_get_pclk_div</a></div><div class="ttdeci">__STATIC_FORCEINLINE apb_div_t hw_clk_get_pclk_div(void)</div><div class="ttdoc">Get the divider of the AMBA Peripheral Bus. </div><div class="ttdef"><b>Definition:</b> hw_clk.h:102</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga8e1d520679f87d710e2141358a3e884f"><div class="ttname"><a href="group___h_w___c_l_k.html#ga8e1d520679f87d710e2141358a3e884f">hw_clk_disable_xtal32k</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_disable_xtal32k(void)</div><div class="ttdoc">Disable XTAL32K. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:431</div></div>
<div class="ttc" id="group___h_w___s_y_s_html_ga610ad22593863afe2db53d6fa3c40f9b"><div class="ttname"><a href="group___h_w___s_y_s.html#ga610ad22593863afe2db53d6fa3c40f9b">hw_sys_hw_bsr_unlock</a></div><div class="ttdeci">void hw_sys_hw_bsr_unlock(HW_BSR_MASTER_ID hw_bsr_master_id, HW_BSR_POS pos)</div><div class="ttdoc">Unlock a BSR entry. </div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gga80b42bde28ce2d446fe9e1895a11c5b2ad48c323a4d65e4f2ea55aca0526da4ed"><div class="ttname"><a href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2ad48c323a4d65e4f2ea55aca0526da4ed">sysclk_LP</a></div><div class="ttdoc">not applicable </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:99</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga7590f61bccf64a239e71bdb33d81f6da"><div class="ttname"><a href="group___h_w___c_l_k.html#ga7590f61bccf64a239e71bdb33d81f6da">hw_clk_configure_ext32k_pins</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_configure_ext32k_pins(void)</div><div class="ttdoc">Configure pin to connect an external digital clock. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:708</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gacce796cd0a9f5269e70952575f4d9da2"><div class="ttname"><a href="group___h_w___c_l_k.html#gacce796cd0a9f5269e70952575f4d9da2">hw_clk_lp_set_xtal32k</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_lp_set_xtal32k(void)</div><div class="ttdoc">Set XTAL32K as the Low Power clock. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:320</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gaaae548ec47e58610f2f6ba984abffdb6"><div class="ttname"><a href="group___h_w___c_l_k.html#gaaae548ec47e58610f2f6ba984abffdb6">hw_clk_get_sysclk</a></div><div class="ttdeci">__STATIC_FORCEINLINE sys_clk_is_t hw_clk_get_sysclk(void)</div><div class="ttdoc">Return the clock used as the system clock. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:229</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga3916922f20bb13b5bad7a4385fcd3f64"><div class="ttname"><a href="group___h_w___c_l_k.html#ga3916922f20bb13b5bad7a4385fcd3f64">hw_clk_enable_rc32</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_enable_rc32(void)</div><div class="ttdoc">Activate the RC32M. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:128</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga7980cdff20514559e311659cd3fdb7d2"><div class="ttname"><a href="group___h_w___c_l_k.html#ga7980cdff20514559e311659cd3fdb7d2">hw_clk_delay_usec</a></div><div class="ttdeci">__RETAINED_CODE void hw_clk_delay_usec(uint32_t usec)</div><div class="ttdoc">Add delay of N usecs. </div></div>
<div class="ttc" id="sdk__defs_8h_html"><div class="ttname"><a href="sdk__defs_8h.html">sdk_defs.h</a></div><div class="ttdoc">Central include header file with platform definitions. </div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga6c6b44b80e446d96bcc671743946f3e6"><div class="ttname"><a href="group___h_w___c_l_k.html#ga6c6b44b80e446d96bcc671743946f3e6">hw_clk_disable_rc32k</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_disable_rc32k(void)</div><div class="ttdoc">Disable RC32K. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:358</div></div>
<div class="ttc" id="group___pos_mask__peripherals_html_ga9af8f591f7e6821ca4c6e114f736c907"><div class="ttname"><a href="group___pos_mask__peripherals.html#ga9af8f591f7e6821ca4c6e114f736c907">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_XTAL32M_Msk</a></div><div class="ttdeci">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_XTAL32M_Msk</div><div class="ttdef"><b>Definition:</b> DA1469x-00.h:2856</div></div>
<div class="ttc" id="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_ga6a64ebac64a517c780504a987654a6c5"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga6a64ebac64a517c780504a987654a6c5">REG_CLR_BIT</a></div><div class="ttdeci">#define REG_CLR_BIT(base, reg, field)</div><div class="ttdoc">Clear a bit of a register. </div><div class="ttdef"><b>Definition:</b> sdk_defs.h:617</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga070de6e8995763245b69500ea50cf95f"><div class="ttname"><a href="group___h_w___c_l_k.html#ga070de6e8995763245b69500ea50cf95f">hw_clk_disable_xtalm</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_disable_xtalm(void)</div><div class="ttdoc">Deactivate the XTAL32M. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:209</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gga80b42bde28ce2d446fe9e1895a11c5b2a3e463bd9c840bf272459a1f8c3fee810"><div class="ttname"><a href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2a3e463bd9c840bf272459a1f8c3fee810">sysclk_RC32</a></div><div class="ttdoc">RC32. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:96</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga30dbdeb7f0c29c22aee4acf94940ecdb"><div class="ttname"><a href="group___h_w___c_l_k.html#ga30dbdeb7f0c29c22aee4acf94940ecdb">hw_clk_calibration_finished</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_calibration_finished(void)</div><div class="ttdoc">Check the status of a requested calibration. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:442</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gaae49d94cffe9c77837af61544d1c53f7"><div class="ttname"><a href="group___h_w___c_l_k.html#gaae49d94cffe9c77837af61544d1c53f7">cpu_clk_t</a></div><div class="ttdeci">enum cpu_clk_type cpu_clk_t</div><div class="ttdoc">The CPU clock type (speed) </div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gaa8e35b2c0a4fc51255a82824adc508f3"><div class="ttname"><a href="group___h_w___c_l_k.html#gaa8e35b2c0a4fc51255a82824adc508f3">hw_clk_lp_set_rcx</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_lp_set_rcx(void)</div><div class="ttdoc">Set RCX as the Low Power clock. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:304</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gga22acb4b29e5a6c305be1c1b70d3b373da0967bcbcf535ccf90fea60cf815f7d80"><div class="ttname"><a href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da0967bcbcf535ccf90fea60cf815f7d80">cpuclk_32M</a></div><div class="ttdoc">32 MHz </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:111</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga5b9cea52c004b7b1c882eb029b3a149b"><div class="ttname"><a href="group___h_w___c_l_k.html#ga5b9cea52c004b7b1c882eb029b3a149b">hw_clk_xtalm_compensate_amp</a></div><div class="ttdeci">void hw_clk_xtalm_compensate_amp(void)</div><div class="ttdoc">Perform XTAL32M RCOSC amplitude temperature compensation. </div></div>
<div class="ttc" id="group___pos_mask__peripherals_html_ga4bf6e96a85920df70f6824a3eacdef4d"><div class="ttname"><a href="group___pos_mask__peripherals.html#ga4bf6e96a85920df70f6824a3eacdef4d">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_RC32M_Msk</a></div><div class="ttdeci">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_RC32M_Msk</div><div class="ttdef"><b>Definition:</b> DA1469x-00.h:2858</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gga80b42bde28ce2d446fe9e1895a11c5b2a2abcc1da6529daeef88f73362f097e96"><div class="ttname"><a href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2a2abcc1da6529daeef88f73362f097e96">sysclk_XTAL32M</a></div><div class="ttdoc">32MHz </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:97</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga2cdab4930fcd0551ca90d7b8c83dec9d"><div class="ttname"><a href="group___h_w___c_l_k.html#ga2cdab4930fcd0551ca90d7b8c83dec9d">hw_clk_is_xtalm_started</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_is_xtalm_started(void)</div><div class="ttdoc">Check if the XTAL32M has settled. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:219</div></div>
<div class="ttc" id="group___c_m_s_i_s___core___reg_acc_functions_html_ga4ff59fb9e280d19e79e6875863a65f0a"><div class="ttname"><a href="group___c_m_s_i_s___core___reg_acc_functions.html#ga4ff59fb9e280d19e79e6875863a65f0a">__get_PRIMASK</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)</div><div class="ttdoc">Get Priority Mask. </div><div class="ttdef"><b>Definition:</b> cmsis_gcc.h:383</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga776cc9b370dc50ed9b27b2cb862bf36b"><div class="ttname"><a href="group___h_w___c_l_k.html#ga776cc9b370dc50ed9b27b2cb862bf36b">hw_clk_check_pll_status</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_check_pll_status(void)</div><div class="ttdoc">Check if the PLL is enabled. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:623</div></div>
<div class="ttc" id="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_gab56605baef38ed520d44270ee49753c7"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a></div><div class="ttdeci">#define REG_SET_BIT(base, reg, field)</div><div class="ttdoc">Set a bit of a register. </div><div class="ttdef"><b>Definition:</b> sdk_defs.h:602</div></div>
<div class="ttc" id="group___h_w___g_p_i_o_html_gaa199c74823032086e5cbf0bcc10be215"><div class="ttname"><a href="group___h_w___g_p_i_o.html#gaa199c74823032086e5cbf0bcc10be215">mode</a></div><div class="ttdeci">HW_GPIO_MODE mode</div><div class="ttdef"><b>Definition:</b> hw_gpio.h:236</div></div>
<div class="ttc" id="group___pos_mask__peripherals_html_gaca25f4754a80593b9e139d534746901f"><div class="ttname"><a href="group___pos_mask__peripherals.html#gaca25f4754a80593b9e139d534746901f">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_PLL96M_Msk</a></div><div class="ttdeci">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_PLL96M_Msk</div><div class="ttdef"><b>Definition:</b> DA1469x-00.h:2854</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gga80b42bde28ce2d446fe9e1895a11c5b2a76cab1d9f24621624d66b32fd687ba3d"><div class="ttname"><a href="group___h_w___c_l_k.html#gga80b42bde28ce2d446fe9e1895a11c5b2a76cab1d9f24621624d66b32fd687ba3d">sysclk_PLL96</a></div><div class="ttdoc">96MHz </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:98</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gga22acb4b29e5a6c305be1c1b70d3b373da605520e3e28eb8b3fb7052a8a5ff0b90"><div class="ttname"><a href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da605520e3e28eb8b3fb7052a8a5ff0b90">cpuclk_96M</a></div><div class="ttdoc">96 MHz </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:112</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gga22acb4b29e5a6c305be1c1b70d3b373da94d773148671eee7ab903b93e0c38412"><div class="ttname"><a href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da94d773148671eee7ab903b93e0c38412">cpuclk_4M</a></div><div class="ttdoc">4 MHz </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:108</div></div>
<div class="ttc" id="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_ga32bce4dd05dab1e9d47f6edb84aff09c"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga32bce4dd05dab1e9d47f6edb84aff09c">ASSERT_WARNING</a></div><div class="ttdeci">#define ASSERT_WARNING(a)</div><div class="ttdoc">Assert as warning macro. </div><div class="ttdef"><b>Definition:</b> sdk_defs.h:240</div></div>
<div class="ttc" id="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_gac1d009c7974fe02aff2c09b7588bf7de"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gac1d009c7974fe02aff2c09b7588bf7de">__RETAINED_CODE</a></div><div class="ttdeci">#define __RETAINED_CODE</div><div class="ttdoc">Text retained memory attribute. </div><div class="ttdef"><b>Definition:</b> sdk_defs.h:215</div></div>
<div class="ttc" id="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_ga38ee533ae9188f1a75a8fe77dd9da354"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga38ee533ae9188f1a75a8fe77dd9da354">__RETAINED_CONST_INIT</a></div><div class="ttdeci">#define __RETAINED_CONST_INIT</div><div class="ttdoc">Constant data retained memory attribute. </div><div class="ttdef"><b>Definition:</b> sdk_defs.h:209</div></div>
<div class="ttc" id="group___pos_mask__peripherals_html_gaa85bb14c3b3897ac3f97a36e55b8aeca"><div class="ttname"><a href="group___pos_mask__peripherals.html#gaa85bb14c3b3897ac3f97a36e55b8aeca">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_LP_CLK_Pos</a></div><div class="ttdeci">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_LP_CLK_Pos</div><div class="ttdef"><b>Definition:</b> DA1469x-00.h:2859</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga2e223a1b5bb5a051ac28157748926938"><div class="ttname"><a href="group___h_w___c_l_k.html#ga2e223a1b5bb5a051ac28157748926938">hw_clk_lp_is_rc32k</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_lp_is_rc32k(void)</div><div class="ttdoc">Check whether the RC32K is the Low Power clock. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:269</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gga22acb4b29e5a6c305be1c1b70d3b373da700b28937ae4790ada8fd4a87b29724b"><div class="ttname"><a href="group___h_w___c_l_k.html#gga22acb4b29e5a6c305be1c1b70d3b373da700b28937ae4790ada8fd4a87b29724b">cpuclk_16M</a></div><div class="ttdoc">16 MHz </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:110</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gafcad0bae1d1f54f7553be70b9779dde7"><div class="ttname"><a href="group___h_w___c_l_k.html#gafcad0bae1d1f54f7553be70b9779dde7">hw_clk_disable_sysclk</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_disable_sysclk(sys_clk_is_t clk)</div><div class="ttdoc">Deactivate a System clock. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:666</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga301d7df9fcd706403d77d7206abd7e3c"><div class="ttname"><a href="group___h_w___c_l_k.html#ga301d7df9fcd706403d77d7206abd7e3c">hw_clk_get_calibration_data</a></div><div class="ttdeci">uint32_t hw_clk_get_calibration_data(void)</div><div class="ttdoc">Return the calibration results. </div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga58bd8838b22788726a10767707e6a14c"><div class="ttname"><a href="group___h_w___c_l_k.html#ga58bd8838b22788726a10767707e6a14c">hw_clk_xtalm_update_rdy_cnt</a></div><div class="ttdeci">int16_t hw_clk_xtalm_update_rdy_cnt(void)</div><div class="ttdoc">Update XTAL32M Ready IRQ counter. </div></div>
<div class="ttc" id="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_ga5d220e32cfaaa73483dde00f280176b8"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga5d220e32cfaaa73483dde00f280176b8">REG_GET_FIELD</a></div><div class="ttdeci">#define REG_GET_FIELD(base, reg, field, var)</div><div class="ttdoc">Access register field value. </div><div class="ttdef"><b>Definition:</b> sdk_defs.h:443</div></div>
<div class="ttc" id="group___h_w___s_y_s_html_ga0b6451eb948dd860ae8ecda2ef3a96a4"><div class="ttname"><a href="group___h_w___s_y_s.html#ga0b6451eb948dd860ae8ecda2ef3a96a4">hw_sys_hw_bsr_try_lock</a></div><div class="ttdeci">bool hw_sys_hw_bsr_try_lock(HW_BSR_MASTER_ID hw_bsr_master_id, HW_BSR_POS pos)</div><div class="ttdoc">Try to lock a BSR entry. </div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gacfd66053128514c7a7b176eb29b8508c"><div class="ttname"><a href="group___h_w___c_l_k.html#gacfd66053128514c7a7b176eb29b8508c">hw_clk_is_enabled_sysclk</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_is_enabled_sysclk(sys_clk_is_t clk)</div><div class="ttdoc">Check if a System clock is enabled. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:689</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga63d3e0340be4fc5a5540a3726dff0eb5"><div class="ttname"><a href="group___h_w___c_l_k.html#ga63d3e0340be4fc5a5540a3726dff0eb5">hw_clk_enable_xtal32k</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_enable_xtal32k(void)</div><div class="ttdoc">Enable XTAL32K but do not set it as the LP clock. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:420</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga89250d69c6dda15db4a61bac85ad472e"><div class="ttname"><a href="group___h_w___c_l_k.html#ga89250d69c6dda15db4a61bac85ad472e">hw_clk_lp_set_rc32k</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_lp_set_rc32k(void)</div><div class="ttdoc">Set RC32K as the Low Power clock. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:373</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ggaa24433c177e14b8d84f1181e054cc585a81ad723ea08d5b0ebbf12d51c4f75415"><div class="ttname"><a href="group___h_w___c_l_k.html#ggaa24433c177e14b8d84f1181e054cc585a81ad723ea08d5b0ebbf12d51c4f75415">ahb_div1</a></div><div class="ttdoc">Divide by 1. </div><div class="ttdef"><b>Definition:</b> hw_clk.h:70</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gae8faef0d9a329603fe4359a13366a492"><div class="ttname"><a href="group___h_w___c_l_k.html#gae8faef0d9a329603fe4359a13366a492">hw_clk_disable_rc32</a></div><div class="ttdeci">__STATIC_FORCEINLINE void hw_clk_disable_rc32(void)</div><div class="ttdoc">Deactivate the RC32M. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:136</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gaf85d86a2dad9c4fae7e08c45ecc3778b"><div class="ttname"><a href="group___h_w___c_l_k.html#gaf85d86a2dad9c4fae7e08c45ecc3778b">hw_clk_enable_xtalm</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_enable_xtalm(void)</div><div class="ttdoc">Activate the XTAL32M. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:186</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga983b553163b27c84362315f5784f0d01"><div class="ttname"><a href="group___h_w___c_l_k.html#ga983b553163b27c84362315f5784f0d01">hw_clk_lp_set_ext32k</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_lp_set_ext32k(void)</div><div class="ttdoc">Set an external digital clock as the Low Power clock. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:334</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gafa32e71a4ff30c46bf30a797085e0001"><div class="ttname"><a href="group___h_w___c_l_k.html#gafa32e71a4ff30c46bf30a797085e0001">hw_clk_lp_is_external</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_lp_is_external(void)</div><div class="ttdoc">Check whether the RCX is the Low Power clock. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:291</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gad81e5d0e0639e9dc7516f3756b3b1eff"><div class="ttname"><a href="group___h_w___c_l_k.html#gad81e5d0e0639e9dc7516f3756b3b1eff">cal_clk_t</a></div><div class="ttdeci">enum cal_clk_sel_type cal_clk_t</div><div class="ttdoc">The type of clock to be calibrated. </div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga34184cf41f237bed6b59549990d67788"><div class="ttname"><a href="group___h_w___c_l_k.html#ga34184cf41f237bed6b59549990d67788">hw_clk_lp_is_xtal32k</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_lp_is_xtal32k(void)</div><div class="ttdoc">Check whether the XTAL32K is the Low Power clock. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:258</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga95095affc3507f7508b4ce2fb46e27d2"><div class="ttname"><a href="group___h_w___c_l_k.html#ga95095affc3507f7508b4ce2fb46e27d2">hw_clk_is_pll_locked</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_is_pll_locked(void)</div><div class="ttdoc">Check if the PLL is on and has locked. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:633</div></div>
<div class="ttc" id="group___pos_mask__peripherals_html_ga39669dc6712e6025cb3e695e628a6074"><div class="ttname"><a href="group___pos_mask__peripherals.html#ga39669dc6712e6025cb3e695e628a6074">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_LP_CLK_Msk</a></div><div class="ttdeci">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_LP_CLK_Msk</div><div class="ttdef"><b>Definition:</b> DA1469x-00.h:2860</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gabdd658ef16d0717a38e5e7c6f48e7168"><div class="ttname"><a href="group___h_w___c_l_k.html#gabdd658ef16d0717a38e5e7c6f48e7168">cal_ref_clk_sel_type</a></div><div class="ttdeci">cal_ref_clk_sel_type</div><div class="ttdoc">The reference clock used for calibration. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:81</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga274e47fcce420eca0783d20a823365ca"><div class="ttname"><a href="group___h_w___c_l_k.html#ga274e47fcce420eca0783d20a823365ca">hw_clk_set_xtalm_settling_time</a></div><div class="ttdeci">__STATIC_FORCEINLINE void hw_clk_set_xtalm_settling_time(uint8_t cycles, bool high_clock)</div><div class="ttdoc">Set the XTAL32M settling time. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:147</div></div>
<div class="ttc" id="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_ga329760b67dbf98c65bbf5bad97f87fbd"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga329760b67dbf98c65bbf5bad97f87fbd">REG_SET_FIELD</a></div><div class="ttdeci">#define REG_SET_FIELD(base, reg, field, var, val)</div><div class="ttdoc">Set register field value. </div><div class="ttdef"><b>Definition:</b> sdk_defs.h:462</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga3b5ad430e1200905503eb286191dbdca"><div class="ttname"><a href="group___h_w___c_l_k.html#ga3b5ad430e1200905503eb286191dbdca">hw_clk_disable_rcx</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_disable_rcx(void)</div><div class="ttdoc">Disable RCX. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:402</div></div>
<div class="ttc" id="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_ga2c24255a359fa8ba8baaa2f689b9caa8"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga2c24255a359fa8ba8baaa2f689b9caa8">REG_SETF</a></div><div class="ttdeci">#define REG_SETF(base, reg, field, new_val)</div><div class="ttdoc">Set the value of a register field. </div><div class="ttdef"><b>Definition:</b> sdk_defs.h:574</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gga8d97f106a6ece91e29b164304d023ff6a905025d2ee1c801ba678c0c593e6cd3e"><div class="ttname"><a href="group___h_w___c_l_k.html#gga8d97f106a6ece91e29b164304d023ff6a905025d2ee1c801ba678c0c593e6cd3e">apb_div1</a></div><div class="ttdoc">Divide by 1. </div><div class="ttdef"><b>Definition:</b> hw_clk.h:81</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gae82ecb2e3653f2e2c1050adc9c5ea1f5"><div class="ttname"><a href="group___h_w___c_l_k.html#gae82ecb2e3653f2e2c1050adc9c5ea1f5">hw_clk_xtalm_configure</a></div><div class="ttdeci">void hw_clk_xtalm_configure(void)</div><div class="ttdoc">Configure XTAL32M. </div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga22acb4b29e5a6c305be1c1b70d3b373d"><div class="ttname"><a href="group___h_w___c_l_k.html#ga22acb4b29e5a6c305be1c1b70d3b373d">cpu_clk_type</a></div><div class="ttdeci">cpu_clk_type</div><div class="ttdoc">The CPU clock type (speed) </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:106</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga42297fa8f8149da6ac66c67b57a3704e"><div class="ttname"><a href="group___h_w___c_l_k.html#ga42297fa8f8149da6ac66c67b57a3704e">sys_clk_t</a></div><div class="ttdeci">enum sysclk_type sys_clk_t</div><div class="ttdoc">The system clock type. </div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga16d2d834d58b5c420d6c4d840f1494ff"><div class="ttname"><a href="group___h_w___c_l_k.html#ga16d2d834d58b5c420d6c4d840f1494ff">hw_clk_configure_rcx</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_configure_rcx(void)</div><div class="ttdoc">Configure RCX. This must be done only once since the register is retained. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:384</div></div>
<div class="ttc" id="hw__sys_8h_html"><div class="ttname"><a href="hw__sys_8h.html">hw_sys.h</a></div><div class="ttdoc">System Driver header file. </div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga606c8e97c8c9a544f4b6fcefa1cf3812"><div class="ttname"><a href="group___h_w___c_l_k.html#ga606c8e97c8c9a544f4b6fcefa1cf3812">hw_clk_lp_is_rcx</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_lp_is_rcx(void)</div><div class="ttdoc">Check whether the RCX is the Low Power clock. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:280</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_gae4bed4497d1beb78eda45e33fa2dea24"><div class="ttname"><a href="group___h_w___c_l_k.html#gae4bed4497d1beb78eda45e33fa2dea24">hw_clk_set_sysclk</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_set_sysclk(sys_clk_is_t mode)</div><div class="ttdoc">Set System clock. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:480</div></div>
<div class="ttc" id="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_ga413035e66653b8a8405a878f52a5f18f"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga413035e66653b8a8405a878f52a5f18f">ASSERT_ERROR</a></div><div class="ttdeci">#define ASSERT_ERROR(a)</div><div class="ttdoc">Assert as error macro. </div><div class="ttdef"><b>Definition:</b> sdk_defs.h:252</div></div>
<div class="ttc" id="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_gaafb58c366b3a81872748702d26f51c06"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gaafb58c366b3a81872748702d26f51c06">GLOBAL_INT_RESTORE</a></div><div class="ttdeci">#define GLOBAL_INT_RESTORE()</div><div class="ttdoc">Macro to restore all interrupts. </div><div class="ttdef"><b>Definition:</b> sdk_defs.h:299</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga048aebd9cd65331a8502aab85cccee0a"><div class="ttname"><a href="group___h_w___c_l_k.html#ga048aebd9cd65331a8502aab85cccee0a">hw_clk_enable_rc32k</a></div><div class="ttdeci">__STATIC_INLINE void hw_clk_enable_rc32k(void)</div><div class="ttdoc">Enable RC32K. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:344</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga6f49e3f306f3d28123b007ae9c81ea40"><div class="ttname"><a href="group___h_w___c_l_k.html#ga6f49e3f306f3d28123b007ae9c81ea40">hw_clk_check_xtalm_status</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_check_xtalm_status(void)</div><div class="ttdoc">Check if the XTAL32M is enabled. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:178</div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga408ab349e012b71950de4fdb84a68bd5"><div class="ttname"><a href="group___h_w___c_l_k.html#ga408ab349e012b71950de4fdb84a68bd5">hw_clk_get_sysclk_freq</a></div><div class="ttdeci">__RETAINED_CODE uint32_t hw_clk_get_sysclk_freq(void)</div><div class="ttdoc">Calculate the system clock frequency for the current system clock. </div></div>
<div class="ttc" id="group___h_w___c_l_k_html_ga4d857a97d9a76388c4dc96d0c907f314"><div class="ttname"><a href="group___h_w___c_l_k.html#ga4d857a97d9a76388c4dc96d0c907f314">hw_clk_check_rc32_status</a></div><div class="ttdeci">__STATIC_INLINE bool hw_clk_check_rc32_status(void)</div><div class="ttdoc">Check if the RC32M is enabled. </div><div class="ttdef"><b>Definition:</b> hw_clk_da1469x.h:120</div></div>
<div class="ttc" id="group___c_l_o_c_k___s_e_t_t_i_n_g_s_html_ga8c3595dd30babeaa7ea6345c4037b151"><div class="ttname"><a href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#ga8c3595dd30babeaa7ea6345c4037b151">dg_configEXT_LP_IS_DIGITAL</a></div><div class="ttdeci">#define dg_configEXT_LP_IS_DIGITAL</div><div class="ttdoc">External LP type. </div><div class="ttdef"><b>Definition:</b> bsp_defaults.h:140</div></div>
<div class="ttc" id="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s_html_ga9fb2882a2b00041e2c0b138aee1cb188"><div class="ttname"><a href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a></div><div class="ttdeci">#define REG_GETF(base, reg, field)</div><div class="ttdoc">Return the value of a register field. </div><div class="ttdef"><b>Definition:</b> sdk_defs.h:547</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jul 15 2022 14:13:46 for SmartSnippets DA1469x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
