#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Nov 30 11:41:14 2020
# Process ID: 7928
# Current directory: C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.runs/synth_1
# Command line: vivado.exe -log ToFPGA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ToFPGA.tcl
# Log file: C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.runs/synth_1/ToFPGA.vds
# Journal file: C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ToFPGA.tcl -notrace
Command: synth_design -top ToFPGA -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7188 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 343.363 ; gain = 101.117
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ToFPGA' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ToFPGA.v:12]
INFO: [Synth 8-638] synthesizing module 'CPU_top' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CPU_top.v:8]
INFO: [Synth 8-638] synthesizing module 'CPUControl' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CPUControl.v:23]
INFO: [Synth 8-256] done synthesizing module 'CPUControl' (1#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CPUControl.v:23]
INFO: [Synth 8-638] synthesizing module 'NextAddress' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NextAddress.v:9]
WARNING: [Synth 8-567] referenced signal 'TempAddress' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NextAddress.v:22]
WARNING: [Synth 8-567] referenced signal 'SignExtend' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NextAddress.v:22]
WARNING: [Synth 8-567] referenced signal 'Instruction' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NextAddress.v:22]
INFO: [Synth 8-256] done synthesizing module 'NextAddress' (2#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/NextAddress.v:9]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v:6]
INFO: [Synth 8-256] done synthesizing module 'PC' (3#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v:6]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/InstructionMemory.v:7]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/17727/Desktop/test.txt' is read successfully [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/InstructionMemory.v:15]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/InstructionMemory.v:7]
INFO: [Synth 8-638] synthesizing module 'Registers' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Registers.v:23]
INFO: [Synth 8-256] done synthesizing module 'Registers' (5#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Registers.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtend' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/SignExtend.v:6]
INFO: [Synth 8-256] done synthesizing module 'SignExtend' (6#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/SignExtend.v:6]
INFO: [Synth 8-638] synthesizing module 'BeforeALU' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/BeforeALU.v:7]
INFO: [Synth 8-256] done synthesizing module 'BeforeALU' (7#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/BeforeALU.v:7]
INFO: [Synth 8-638] synthesizing module 'ALUControlUnit' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALUControlUnit.v:23]
WARNING: [Synth 8-567] referenced signal 'Op' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALUControlUnit.v:29]
WARNING: [Synth 8-567] referenced signal 'Funct' should be on the sensitivity list [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALUControlUnit.v:29]
INFO: [Synth 8-256] done synthesizing module 'ALUControlUnit' (8#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALUControlUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v:20]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v:11]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/DataMemory.v:22]
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (10#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-638] synthesizing module 'SelectRegWriteData' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/SelectRegWriteData.v:10]
INFO: [Synth 8-256] done synthesizing module 'SelectRegWriteData' (11#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/SelectRegWriteData.v:10]
INFO: [Synth 8-256] done synthesizing module 'CPU_top' (12#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CPU_top.v:8]
INFO: [Synth 8-638] synthesizing module 'Light' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Light.v:3]
	Parameter s0 bound to: 7'b0000001 
	Parameter s1 bound to: 7'b1001111 
	Parameter s2 bound to: 7'b0010010 
	Parameter s3 bound to: 7'b0000110 
	Parameter s4 bound to: 7'b1001100 
	Parameter s5 bound to: 7'b0100100 
	Parameter s6 bound to: 7'b0100000 
	Parameter s7 bound to: 7'b0001111 
	Parameter s8 bound to: 7'b0000000 
	Parameter s9 bound to: 7'b0000100 
	Parameter sa bound to: 7'b0001000 
	Parameter sb bound to: 7'b1100000 
	Parameter sc bound to: 7'b0110001 
	Parameter sd bound to: 7'b1000010 
	Parameter se bound to: 7'b0110000 
	Parameter sf bound to: 7'b0111000 
INFO: [Synth 8-226] default block is never used [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Light.v:45]
INFO: [Synth 8-226] default block is never used [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Light.v:68]
INFO: [Synth 8-226] default block is never used [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Light.v:91]
INFO: [Synth 8-226] default block is never used [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Light.v:114]
INFO: [Synth 8-256] done synthesizing module 'Light' (13#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Light.v:3]
INFO: [Synth 8-256] done synthesizing module 'ToFPGA' (14#1) [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ToFPGA.v:12]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[14]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[13]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[12]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[11]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[10]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[9]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[8]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[7]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port Instruction[6]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design BeforeALU has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design SignExtend has unconnected port clk
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design SignExtend has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[10]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[9]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[8]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[7]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[6]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[5]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[4]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[3]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[2]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[1]
WARNING: [Synth 8-3331] design Registers has unconnected port Instruction[0]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design NextAddress has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[21]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[20]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[19]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[18]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[17]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[16]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[14]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[13]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[12]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[11]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[10]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[9]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[8]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[7]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[6]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[5]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[4]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[3]
WARNING: [Synth 8-3331] design CPUControl has unconnected port Instruction[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 439.660 ; gain = 197.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 439.660 ; gain = 197.414
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/new/PC_test.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/new/PC_test.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/new/PC_test.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5}[get_ports rclk]' found in constraint file. [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/new/PC_test.xdc:35]
Finished Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/new/PC_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/new/PC_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ToFPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ToFPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 769.461 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 769.461 ; gain = 527.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 769.461 ; gain = 527.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 769.461 ; gain = 527.215
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v:20]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Result" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "divclk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "changeclk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CPUControl.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CPUControl.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CPUControl.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CPUControl.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CPUControl.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc1_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CPUControl.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc2_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CPUControl.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CPUControl.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'Result_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'ReadData_reg' [C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/DataMemory.v:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 769.461 ; gain = 527.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   7 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	  49 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 144   
	   2 Input      8 Bit        Muxes := 252   
	  19 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 266   
	   4 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 192   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module NextAddress 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Muxes : 
	  49 Input      8 Bit        Muxes := 4     
Module Registers 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
Module BeforeALU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ALUControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 144   
	   2 Input      8 Bit        Muxes := 252   
	   4 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 250   
	   4 Input      1 Bit        Muxes := 64    
	   5 Input      1 Bit        Muxes := 192   
Module SelectRegWriteData 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Light 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  19 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "CPU_test/ALU_test/Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "light/divclk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "light/changeclk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design ToFPGA has port dp driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU_test/CPUControl_test/ALUSrc1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU_test/PCandWriteData_reg[0] )
WARNING: [Synth 8-3332] Sequential element (CPU_test/CPUControl_test/ALUSrc1_reg) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PCandWriteData_reg[0]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[31]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[30]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[29]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[28]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[27]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[26]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[25]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[24]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[23]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[22]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[21]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[20]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[19]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[18]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[17]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[16]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[15]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[14]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[13]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[12]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[11]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[10]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[9]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[8]) is unused and will be removed from module ToFPGA.
WARNING: [Synth 8-3332] Sequential element (CPU_test/PC_test/now_reg[0]) is unused and will be removed from module ToFPGA.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:02 . Memory (MB): peak = 775.508 ; gain = 533.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                            | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------------------------------+-----------+----------------------+---------------+
|ToFPGA      | CPU_test/Registers_test/Registers_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+---------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:22 ; elapsed = 00:02:30 . Memory (MB): peak = 781.254 ; gain = 539.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:02:32 . Memory (MB): peak = 787.328 ; gain = 545.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+---------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                            | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------------------------------+-----------+----------------------+---------------+
|ToFPGA      | CPU_test/Registers_test/Registers_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+---------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:32 ; elapsed = 00:02:40 . Memory (MB): peak = 908.930 ; gain = 666.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:37 ; elapsed = 00:02:45 . Memory (MB): peak = 908.930 ; gain = 666.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:37 ; elapsed = 00:02:45 . Memory (MB): peak = 908.930 ; gain = 666.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:38 ; elapsed = 00:02:46 . Memory (MB): peak = 908.930 ; gain = 666.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:38 ; elapsed = 00:02:47 . Memory (MB): peak = 908.930 ; gain = 666.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:39 ; elapsed = 00:02:48 . Memory (MB): peak = 908.930 ; gain = 666.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:39 ; elapsed = 00:02:48 . Memory (MB): peak = 908.930 ; gain = 666.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    24|
|3     |LUT1   |     5|
|4     |LUT2   |     8|
|5     |LUT3   |  1091|
|6     |LUT4   |   157|
|7     |LUT5   |   336|
|8     |LUT6   |  2964|
|9     |MUXF7  |  1127|
|10    |MUXF8  |   544|
|11    |RAM32M |    12|
|12    |FDCE   |     7|
|13    |FDRE   |  2104|
|14    |FDSE   |     4|
|15    |LD     |   105|
|16    |LDC    |     3|
|17    |LDCP   |     2|
|18    |LDP    |     2|
|19    |IBUF   |     3|
|20    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+------------+------+
|      |Instance             |Module      |Cells |
+------+---------------------+------------+------+
|1     |top                  |            |  8530|
|2     |  CPU_test           |CPU_top     |  8427|
|3     |    ALU_test         |ALU         |   974|
|4     |    CPUControl_test  |CPUControl  |     7|
|5     |    DataMamory_test  |DataMemory  |  5920|
|6     |    NextAddress_test |NextAddress |     2|
|7     |    PC_test          |PC          |  1439|
|8     |    Registers_test   |Registers   |    36|
|9     |  light              |Light       |    67|
+------+---------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:39 ; elapsed = 00:02:48 . Memory (MB): peak = 908.930 ; gain = 666.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 62 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:58 ; elapsed = 00:02:25 . Memory (MB): peak = 908.930 ; gain = 336.883
Synthesis Optimization Complete : Time (s): cpu = 00:02:40 ; elapsed = 00:02:48 . Memory (MB): peak = 908.930 ; gain = 666.684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1822 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 124 instances were transformed.
  LD => LDCE: 105 instances
  LDC => LDCE: 3 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 2 instances
  LDP => LDPE: 2 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 145 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:48 ; elapsed = 00:02:59 . Memory (MB): peak = 908.930 ; gain = 679.492
INFO: [Common 17-1381] The checkpoint 'C:/Users/17727/Desktop/VivadoArea/SingleCycleCPU/SingleCycleCPU.runs/synth_1/ToFPGA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ToFPGA_utilization_synth.rpt -pb ToFPGA_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 908.930 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 30 11:44:41 2020...
