-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dut is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    strm_in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    strm_in_V_V_empty_n : IN STD_LOGIC;
    strm_in_V_V_read : OUT STD_LOGIC;
    strm_out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    strm_out_V_V_full_n : IN STD_LOGIC;
    strm_out_V_V_write : OUT STD_LOGIC );
end;


architecture behav of dut is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dut,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.452000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=76,HLS_SYN_DSP=45,HLS_SYN_FF=10273,HLS_SYN_LUT=32719}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000001000000";
    constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010000000";
    constant ap_ST_st9_fsm_8 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000100000000";
    constant ap_ST_st10_fsm_9 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001000000000";
    constant ap_ST_st11_fsm_10 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000010000000000";
    constant ap_ST_st12_fsm_11 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000100000000000";
    constant ap_ST_st13_fsm_12 : STD_LOGIC_VECTOR (21 downto 0) := "0000000001000000000000";
    constant ap_ST_st14_fsm_13 : STD_LOGIC_VECTOR (21 downto 0) := "0000000010000000000000";
    constant ap_ST_st15_fsm_14 : STD_LOGIC_VECTOR (21 downto 0) := "0000000100000000000000";
    constant ap_ST_st16_fsm_15 : STD_LOGIC_VECTOR (21 downto 0) := "0000001000000000000000";
    constant ap_ST_st17_fsm_16 : STD_LOGIC_VECTOR (21 downto 0) := "0000010000000000000000";
    constant ap_ST_st18_fsm_17 : STD_LOGIC_VECTOR (21 downto 0) := "0000100000000000000000";
    constant ap_ST_st19_fsm_18 : STD_LOGIC_VECTOR (21 downto 0) := "0001000000000000000000";
    constant ap_ST_st20_fsm_19 : STD_LOGIC_VECTOR (21 downto 0) := "0010000000000000000000";
    constant ap_ST_st21_fsm_20 : STD_LOGIC_VECTOR (21 downto 0) := "0100000000000000000000";
    constant ap_ST_st22_fsm_21 : STD_LOGIC_VECTOR (21 downto 0) := "1000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv7_10 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_37 : BOOLEAN;
    signal threshold1_V_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold1_V_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal threshold2_V_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_in_V_V_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_302 : BOOLEAN;
    signal exitcond1_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal strm_out_V_V_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_st21_fsm_20 : STD_LOGIC;
    signal ap_sig_314 : BOOLEAN;
    signal exitcond_i_fu_730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_2_fu_670_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_2_reg_757 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_324 : BOOLEAN;
    signal tmp_V_1_reg_762 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_680_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_767 : STD_LOGIC_VECTOR (7 downto 0);
    signal j_fu_702_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_339 : BOOLEAN;
    signal max_id_V_cast2_fu_726_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_id_V_cast2_reg_780 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_345 : BOOLEAN;
    signal i_3_fu_741_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_3_reg_793 : STD_LOGIC_VECTOR (3 downto 0);
    signal phitmp_i_fu_747_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st22_fsm_21 : STD_LOGIC;
    signal ap_sig_360 : BOOLEAN;
    signal mem_conv1_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_0_ce0 : STD_LOGIC;
    signal mem_conv1_0_we0 : STD_LOGIC;
    signal mem_conv1_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_0_ce1 : STD_LOGIC;
    signal mem_conv1_0_we1 : STD_LOGIC;
    signal mem_conv1_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_0_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_1_ce0 : STD_LOGIC;
    signal mem_conv1_1_we0 : STD_LOGIC;
    signal mem_conv1_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_1_ce1 : STD_LOGIC;
    signal mem_conv1_1_we1 : STD_LOGIC;
    signal mem_conv1_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_1_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_2_ce0 : STD_LOGIC;
    signal mem_conv1_2_we0 : STD_LOGIC;
    signal mem_conv1_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_2_ce1 : STD_LOGIC;
    signal mem_conv1_2_we1 : STD_LOGIC;
    signal mem_conv1_2_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_3_ce0 : STD_LOGIC;
    signal mem_conv1_3_we0 : STD_LOGIC;
    signal mem_conv1_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_3_ce1 : STD_LOGIC;
    signal mem_conv1_3_we1 : STD_LOGIC;
    signal mem_conv1_3_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_4_ce0 : STD_LOGIC;
    signal mem_conv1_4_we0 : STD_LOGIC;
    signal mem_conv1_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_4_ce1 : STD_LOGIC;
    signal mem_conv1_4_we1 : STD_LOGIC;
    signal mem_conv1_4_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_5_ce0 : STD_LOGIC;
    signal mem_conv1_5_we0 : STD_LOGIC;
    signal mem_conv1_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_5_ce1 : STD_LOGIC;
    signal mem_conv1_5_we1 : STD_LOGIC;
    signal mem_conv1_5_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_6_ce0 : STD_LOGIC;
    signal mem_conv1_6_we0 : STD_LOGIC;
    signal mem_conv1_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_6_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_6_ce1 : STD_LOGIC;
    signal mem_conv1_6_we1 : STD_LOGIC;
    signal mem_conv1_6_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_7_ce0 : STD_LOGIC;
    signal mem_conv1_7_we0 : STD_LOGIC;
    signal mem_conv1_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_7_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_7_ce1 : STD_LOGIC;
    signal mem_conv1_7_we1 : STD_LOGIC;
    signal mem_conv1_7_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_8_ce0 : STD_LOGIC;
    signal mem_conv1_8_we0 : STD_LOGIC;
    signal mem_conv1_8_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_8_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_8_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_8_ce1 : STD_LOGIC;
    signal mem_conv1_8_we1 : STD_LOGIC;
    signal mem_conv1_8_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_9_ce0 : STD_LOGIC;
    signal mem_conv1_9_we0 : STD_LOGIC;
    signal mem_conv1_9_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_9_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_9_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_9_ce1 : STD_LOGIC;
    signal mem_conv1_9_we1 : STD_LOGIC;
    signal mem_conv1_9_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_10_ce0 : STD_LOGIC;
    signal mem_conv1_10_we0 : STD_LOGIC;
    signal mem_conv1_10_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_10_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_10_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_10_ce1 : STD_LOGIC;
    signal mem_conv1_10_we1 : STD_LOGIC;
    signal mem_conv1_10_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_11_ce0 : STD_LOGIC;
    signal mem_conv1_11_we0 : STD_LOGIC;
    signal mem_conv1_11_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_11_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_11_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_11_ce1 : STD_LOGIC;
    signal mem_conv1_11_we1 : STD_LOGIC;
    signal mem_conv1_11_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_12_ce0 : STD_LOGIC;
    signal mem_conv1_12_we0 : STD_LOGIC;
    signal mem_conv1_12_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_12_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_12_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_12_ce1 : STD_LOGIC;
    signal mem_conv1_12_we1 : STD_LOGIC;
    signal mem_conv1_12_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_13_ce0 : STD_LOGIC;
    signal mem_conv1_13_we0 : STD_LOGIC;
    signal mem_conv1_13_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_13_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_13_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_13_ce1 : STD_LOGIC;
    signal mem_conv1_13_we1 : STD_LOGIC;
    signal mem_conv1_13_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_14_ce0 : STD_LOGIC;
    signal mem_conv1_14_we0 : STD_LOGIC;
    signal mem_conv1_14_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_14_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_14_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_14_ce1 : STD_LOGIC;
    signal mem_conv1_14_we1 : STD_LOGIC;
    signal mem_conv1_14_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_15_ce0 : STD_LOGIC;
    signal mem_conv1_15_we0 : STD_LOGIC;
    signal mem_conv1_15_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_15_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv1_15_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv1_15_ce1 : STD_LOGIC;
    signal mem_conv1_15_we1 : STD_LOGIC;
    signal mem_conv1_15_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_0_ce0 : STD_LOGIC;
    signal mem_conv2_0_we0 : STD_LOGIC;
    signal mem_conv2_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_0_ce1 : STD_LOGIC;
    signal mem_conv2_0_we1 : STD_LOGIC;
    signal mem_conv2_0_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_1_ce0 : STD_LOGIC;
    signal mem_conv2_1_we0 : STD_LOGIC;
    signal mem_conv2_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_1_ce1 : STD_LOGIC;
    signal mem_conv2_1_we1 : STD_LOGIC;
    signal mem_conv2_1_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_2_ce0 : STD_LOGIC;
    signal mem_conv2_2_we0 : STD_LOGIC;
    signal mem_conv2_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_2_ce1 : STD_LOGIC;
    signal mem_conv2_2_we1 : STD_LOGIC;
    signal mem_conv2_2_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_3_ce0 : STD_LOGIC;
    signal mem_conv2_3_we0 : STD_LOGIC;
    signal mem_conv2_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_3_ce1 : STD_LOGIC;
    signal mem_conv2_3_we1 : STD_LOGIC;
    signal mem_conv2_3_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_4_ce0 : STD_LOGIC;
    signal mem_conv2_4_we0 : STD_LOGIC;
    signal mem_conv2_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_4_ce1 : STD_LOGIC;
    signal mem_conv2_4_we1 : STD_LOGIC;
    signal mem_conv2_4_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_5_ce0 : STD_LOGIC;
    signal mem_conv2_5_we0 : STD_LOGIC;
    signal mem_conv2_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_5_ce1 : STD_LOGIC;
    signal mem_conv2_5_we1 : STD_LOGIC;
    signal mem_conv2_5_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_6_ce0 : STD_LOGIC;
    signal mem_conv2_6_we0 : STD_LOGIC;
    signal mem_conv2_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_6_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_6_ce1 : STD_LOGIC;
    signal mem_conv2_6_we1 : STD_LOGIC;
    signal mem_conv2_6_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_7_ce0 : STD_LOGIC;
    signal mem_conv2_7_we0 : STD_LOGIC;
    signal mem_conv2_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_7_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_7_ce1 : STD_LOGIC;
    signal mem_conv2_7_we1 : STD_LOGIC;
    signal mem_conv2_7_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_8_ce0 : STD_LOGIC;
    signal mem_conv2_8_we0 : STD_LOGIC;
    signal mem_conv2_8_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_8_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_8_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_8_ce1 : STD_LOGIC;
    signal mem_conv2_8_we1 : STD_LOGIC;
    signal mem_conv2_8_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_9_ce0 : STD_LOGIC;
    signal mem_conv2_9_we0 : STD_LOGIC;
    signal mem_conv2_9_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_9_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_9_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_9_ce1 : STD_LOGIC;
    signal mem_conv2_9_we1 : STD_LOGIC;
    signal mem_conv2_9_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_10_ce0 : STD_LOGIC;
    signal mem_conv2_10_we0 : STD_LOGIC;
    signal mem_conv2_10_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_10_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_10_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_10_ce1 : STD_LOGIC;
    signal mem_conv2_10_we1 : STD_LOGIC;
    signal mem_conv2_10_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_11_ce0 : STD_LOGIC;
    signal mem_conv2_11_we0 : STD_LOGIC;
    signal mem_conv2_11_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_11_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_11_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_11_ce1 : STD_LOGIC;
    signal mem_conv2_11_we1 : STD_LOGIC;
    signal mem_conv2_11_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_12_ce0 : STD_LOGIC;
    signal mem_conv2_12_we0 : STD_LOGIC;
    signal mem_conv2_12_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_12_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_12_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_12_ce1 : STD_LOGIC;
    signal mem_conv2_12_we1 : STD_LOGIC;
    signal mem_conv2_12_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_13_ce0 : STD_LOGIC;
    signal mem_conv2_13_we0 : STD_LOGIC;
    signal mem_conv2_13_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_13_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_13_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_13_ce1 : STD_LOGIC;
    signal mem_conv2_13_we1 : STD_LOGIC;
    signal mem_conv2_13_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_14_ce0 : STD_LOGIC;
    signal mem_conv2_14_we0 : STD_LOGIC;
    signal mem_conv2_14_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_14_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_14_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_14_ce1 : STD_LOGIC;
    signal mem_conv2_14_we1 : STD_LOGIC;
    signal mem_conv2_14_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_15_ce0 : STD_LOGIC;
    signal mem_conv2_15_we0 : STD_LOGIC;
    signal mem_conv2_15_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_15_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mem_conv2_15_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_conv2_15_ce1 : STD_LOGIC;
    signal mem_conv2_15_we1 : STD_LOGIC;
    signal mem_conv2_15_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal input_0_ce0 : STD_LOGIC;
    signal input_0_we0 : STD_LOGIC;
    signal input_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_8_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_9_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_10_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_11_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_12_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_13_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_14_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_15_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_ap_start : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_ap_done : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_ap_idle : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_ap_ready : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_0_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_0_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_0_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_1_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_1_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_1_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_2_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_2_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_2_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_3_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_3_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_3_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_4_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_4_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_4_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_5_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_5_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_5_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_6_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_6_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_6_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_6_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_7_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_7_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_7_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_7_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_8_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_8_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_8_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_8_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_8_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_9_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_9_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_9_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_9_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_9_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_10_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_10_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_10_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_10_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_10_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_11_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_11_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_11_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_11_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_11_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_12_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_12_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_12_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_12_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_12_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_13_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_13_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_13_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_13_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_13_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_14_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_14_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_14_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_14_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_14_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_15_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_15_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_input_15_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_input_15_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_input_15_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_0_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_0_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_0_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_0_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_1_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_1_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_1_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_1_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_2_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_2_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_2_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_2_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_2_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_3_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_3_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_3_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_3_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_3_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_4_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_4_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_4_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_4_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_4_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_5_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_5_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_5_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_5_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_5_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_6_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_6_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_6_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_6_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_6_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_6_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_7_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_7_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_7_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_7_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_7_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_7_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_8_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_8_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_8_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_8_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_8_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_8_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_8_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_9_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_9_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_9_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_9_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_9_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_9_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_9_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_10_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_10_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_10_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_10_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_10_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_10_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_10_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_11_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_11_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_11_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_11_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_11_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_11_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_11_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_12_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_12_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_12_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_12_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_12_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_12_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_12_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_13_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_13_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_13_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_13_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_13_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_13_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_13_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_14_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_14_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_14_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_14_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_14_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_14_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_14_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_15_ce0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_15_we0 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_15_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_output_15_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_max_pool_fu_437_output_15_ce1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_15_we1 : STD_LOGIC;
    signal grp_dut_max_pool_fu_437_output_15_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_max_pool_fu_437_M : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dut_max_pool_fu_437_I : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dut_conv_fu_479_ap_start : STD_LOGIC;
    signal grp_dut_conv_fu_479_ap_done : STD_LOGIC;
    signal grp_dut_conv_fu_479_ap_idle : STD_LOGIC;
    signal grp_dut_conv_fu_479_ap_ready : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_0_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_0_ce1 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_0_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_1_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_1_ce1 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_1_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_2_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_2_ce1 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_2_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_3_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_3_ce1 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_3_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_4_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_4_ce1 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_4_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_5_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_5_ce1 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_5_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_6_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_6_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_6_ce1 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_6_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_7_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_7_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_7_ce1 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_7_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_8_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_8_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_8_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_8_ce1 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_8_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_9_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_9_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_9_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_9_ce1 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_9_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_10_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_10_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_10_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_10_ce1 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_10_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_11_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_11_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_11_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_11_ce1 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_11_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_12_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_12_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_12_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_12_ce1 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_12_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_13_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_13_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_13_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_13_ce1 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_13_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_14_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_14_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_14_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_14_ce1 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_14_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_15_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_15_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_input_15_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_input_15_ce1 : STD_LOGIC;
    signal grp_dut_conv_fu_479_input_15_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_output_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_output_0_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_0_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_output_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_output_1_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_1_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_output_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_output_2_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_2_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_output_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_output_3_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_3_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_output_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_output_4_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_4_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_output_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_output_5_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_5_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_output_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_output_6_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_6_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_output_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_output_7_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_7_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_output_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_output_8_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_8_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_8_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_output_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_output_9_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_9_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_9_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_output_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_output_10_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_10_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_10_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_output_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_output_11_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_11_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_11_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_output_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_output_12_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_12_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_12_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_output_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_output_13_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_13_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_13_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_output_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_output_14_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_14_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_14_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_output_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_output_15_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_15_we0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_output_15_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_conv_fu_479_threshold_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_threshold_0_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_threshold_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_479_threshold_1_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_threshold_1_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_threshold_1_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_479_threshold_2_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_threshold_2_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_threshold_2_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_479_threshold_3_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_threshold_3_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_threshold_3_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_479_threshold_4_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_threshold_4_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_threshold_4_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_479_threshold_5_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_threshold_5_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_threshold_5_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_479_threshold_6_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_threshold_6_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_threshold_6_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_479_threshold_7_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_threshold_7_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_threshold_7_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_479_threshold_8_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_threshold_8_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_threshold_8_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_479_threshold_9_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_threshold_9_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_threshold_9_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_479_threshold_10_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_threshold_10_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_threshold_10_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_479_threshold_11_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_threshold_11_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_threshold_11_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_479_threshold_12_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_threshold_12_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_threshold_12_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_479_threshold_13_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_threshold_13_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_threshold_13_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_479_threshold_14_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_threshold_14_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_threshold_14_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_479_threshold_15_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_conv_fu_479_threshold_15_V_ce0 : STD_LOGIC;
    signal grp_dut_conv_fu_479_threshold_15_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dut_conv_fu_479_M : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dut_conv_fu_479_N : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dut_conv_fu_479_I : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dut_conv_fu_479_L : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_reshape_fu_579_ap_start : STD_LOGIC;
    signal grp_dut_reshape_fu_579_ap_done : STD_LOGIC;
    signal grp_dut_reshape_fu_579_ap_idle : STD_LOGIC;
    signal grp_dut_reshape_fu_579_ap_ready : STD_LOGIC;
    signal grp_dut_reshape_fu_579_input_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_reshape_fu_579_input_0_ce0 : STD_LOGIC;
    signal grp_dut_reshape_fu_579_input_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_reshape_fu_579_input_0_ce1 : STD_LOGIC;
    signal grp_dut_reshape_fu_579_input_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_reshape_fu_579_input_1_ce0 : STD_LOGIC;
    signal grp_dut_reshape_fu_579_input_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_reshape_fu_579_input_1_ce1 : STD_LOGIC;
    signal grp_dut_reshape_fu_579_output_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_reshape_fu_579_output_0_ce0 : STD_LOGIC;
    signal grp_dut_reshape_fu_579_output_0_we0 : STD_LOGIC;
    signal grp_dut_reshape_fu_579_output_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_reshape_fu_579_output_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_reshape_fu_579_output_0_ce1 : STD_LOGIC;
    signal grp_dut_reshape_fu_579_output_0_we1 : STD_LOGIC;
    signal grp_dut_reshape_fu_579_output_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_reshape_fu_579_output_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_reshape_fu_579_output_1_ce0 : STD_LOGIC;
    signal grp_dut_reshape_fu_579_output_1_we0 : STD_LOGIC;
    signal grp_dut_reshape_fu_579_output_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_reshape_fu_579_output_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_reshape_fu_579_output_1_ce1 : STD_LOGIC;
    signal grp_dut_reshape_fu_579_output_1_we1 : STD_LOGIC;
    signal grp_dut_reshape_fu_579_output_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_dense_1_fu_587_ap_start : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_ap_done : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_ap_idle : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_ap_ready : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_input_r_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_dense_1_fu_587_input_r_ce0 : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_input1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_dense_1_fu_587_input1_ce0 : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_input2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_dense_1_fu_587_input2_ce0 : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_input3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_dense_1_fu_587_input3_ce0 : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_input4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_dense_1_fu_587_input4_ce0 : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_input5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_dense_1_fu_587_input5_ce0 : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_input6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_dense_1_fu_587_input6_ce0 : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_input7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_dense_1_fu_587_input7_ce0 : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_input8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_dense_1_fu_587_input8_ce0 : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_input9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_dense_1_fu_587_input9_ce0 : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_input10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_dense_1_fu_587_input10_ce0 : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_input11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_dense_1_fu_587_input11_ce0 : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_input12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_dense_1_fu_587_input12_ce0 : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_input13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_dense_1_fu_587_input13_ce0 : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_input14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_dense_1_fu_587_input14_ce0 : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_input15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_dense_1_fu_587_input15_ce0 : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_output_r_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_dense_1_fu_587_output_r_ce0 : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_output_r_we0 : STD_LOGIC;
    signal grp_dut_dense_1_fu_587_output_r_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_dense_fu_612_ap_start : STD_LOGIC;
    signal grp_dut_dense_fu_612_ap_done : STD_LOGIC;
    signal grp_dut_dense_fu_612_ap_idle : STD_LOGIC;
    signal grp_dut_dense_fu_612_ap_ready : STD_LOGIC;
    signal grp_dut_dense_fu_612_input_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_dense_fu_612_input_0_ce0 : STD_LOGIC;
    signal grp_dut_dense_fu_612_output_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_dense_fu_612_output_0_ce0 : STD_LOGIC;
    signal grp_dut_dense_fu_612_output_0_we0 : STD_LOGIC;
    signal grp_dut_dense_fu_612_output_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_ap_start : STD_LOGIC;
    signal grp_dut_pad_fu_622_ap_done : STD_LOGIC;
    signal grp_dut_pad_fu_622_ap_idle : STD_LOGIC;
    signal grp_dut_pad_fu_622_ap_ready : STD_LOGIC;
    signal grp_dut_pad_fu_622_input_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_input_0_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_input_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_input_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_input_1_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_input_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_input_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_input_2_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_input_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_input_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_input_3_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_input_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_input_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_input_4_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_input_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_input_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_input_5_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_input_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_input_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_input_6_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_input_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_input_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_input_7_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_input_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_input_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_input_8_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_input_8_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_input_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_input_9_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_input_9_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_input_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_input_10_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_input_10_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_input_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_input_11_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_input_11_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_input_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_input_12_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_input_12_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_input_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_input_13_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_input_13_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_input_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_input_14_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_input_14_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_input_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_input_15_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_input_15_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_output_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_output_0_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_0_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_output_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_output_1_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_1_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_output_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_output_2_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_2_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_output_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_output_3_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_3_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_output_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_output_4_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_4_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_output_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_output_5_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_5_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_output_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_output_6_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_6_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_output_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_output_7_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_7_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_output_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_output_8_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_8_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_8_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_output_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_output_9_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_9_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_9_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_output_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_output_10_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_10_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_10_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_output_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_output_11_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_11_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_11_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_output_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_output_12_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_12_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_12_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_output_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_output_13_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_13_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_13_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_output_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_output_14_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_14_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_14_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_output_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dut_pad_fu_622_output_15_ce0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_15_we0 : STD_LOGIC;
    signal grp_dut_pad_fu_622_output_15_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dut_pad_fu_622_M : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dut_pad_fu_622_I : STD_LOGIC_VECTOR (5 downto 0);
    signal i_reg_391 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Hi_assign_reg_402 : STD_LOGIC_VECTOR (5 downto 0);
    signal output_V_reg_413 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st20_fsm_19 : STD_LOGIC;
    signal ap_sig_1623 : BOOLEAN;
    signal max_id_V_reg_426 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_grp_dut_max_pool_fu_437_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st7_fsm_6 : STD_LOGIC;
    signal ap_sig_1638 : BOOLEAN;
    signal ap_sig_cseq_ST_st13_fsm_12 : STD_LOGIC;
    signal ap_sig_1645 : BOOLEAN;
    signal ap_sig_cseq_ST_st8_fsm_7 : STD_LOGIC;
    signal ap_sig_1653 : BOOLEAN;
    signal ap_sig_cseq_ST_st14_fsm_13 : STD_LOGIC;
    signal ap_sig_1660 : BOOLEAN;
    signal ap_reg_grp_dut_conv_fu_479_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_1673 : BOOLEAN;
    signal ap_sig_cseq_ST_st11_fsm_10 : STD_LOGIC;
    signal ap_sig_1680 : BOOLEAN;
    signal ap_sig_cseq_ST_st6_fsm_5 : STD_LOGIC;
    signal ap_sig_1688 : BOOLEAN;
    signal ap_sig_cseq_ST_st12_fsm_11 : STD_LOGIC;
    signal ap_sig_1695 : BOOLEAN;
    signal ap_reg_grp_dut_reshape_fu_579_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st15_fsm_14 : STD_LOGIC;
    signal ap_sig_1738 : BOOLEAN;
    signal ap_sig_cseq_ST_st16_fsm_15 : STD_LOGIC;
    signal ap_sig_1745 : BOOLEAN;
    signal ap_reg_grp_dut_dense_1_fu_587_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st17_fsm_16 : STD_LOGIC;
    signal ap_sig_1754 : BOOLEAN;
    signal ap_sig_cseq_ST_st18_fsm_17 : STD_LOGIC;
    signal ap_sig_1761 : BOOLEAN;
    signal ap_reg_grp_dut_dense_fu_612_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st19_fsm_18 : STD_LOGIC;
    signal ap_sig_1786 : BOOLEAN;
    signal ap_reg_grp_dut_pad_fu_622_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st9_fsm_8 : STD_LOGIC;
    signal ap_sig_1813 : BOOLEAN;
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_1821 : BOOLEAN;
    signal ap_sig_cseq_ST_st10_fsm_9 : STD_LOGIC;
    signal ap_sig_1828 : BOOLEAN;
    signal newIndex1_fu_721_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex32_i_fu_736_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_676_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal Hi_assign_cast3_fu_692_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Hi_assign_cast4_fu_688_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_716_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (21 downto 0);

    component dut_max_pool IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_ce1 : OUT STD_LOGIC;
        input_0_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_1_ce0 : OUT STD_LOGIC;
        input_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_1_ce1 : OUT STD_LOGIC;
        input_1_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_2_ce0 : OUT STD_LOGIC;
        input_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_2_ce1 : OUT STD_LOGIC;
        input_2_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_3_ce0 : OUT STD_LOGIC;
        input_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_3_ce1 : OUT STD_LOGIC;
        input_3_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_4_ce0 : OUT STD_LOGIC;
        input_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_4_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_4_ce1 : OUT STD_LOGIC;
        input_4_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_5_ce0 : OUT STD_LOGIC;
        input_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_5_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_5_ce1 : OUT STD_LOGIC;
        input_5_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_6_ce0 : OUT STD_LOGIC;
        input_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_6_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_6_ce1 : OUT STD_LOGIC;
        input_6_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_7_ce0 : OUT STD_LOGIC;
        input_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_7_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_7_ce1 : OUT STD_LOGIC;
        input_7_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_8_ce0 : OUT STD_LOGIC;
        input_8_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_8_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_8_ce1 : OUT STD_LOGIC;
        input_8_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_9_ce0 : OUT STD_LOGIC;
        input_9_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_9_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_9_ce1 : OUT STD_LOGIC;
        input_9_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_10_ce0 : OUT STD_LOGIC;
        input_10_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_10_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_10_ce1 : OUT STD_LOGIC;
        input_10_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_11_ce0 : OUT STD_LOGIC;
        input_11_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_11_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_11_ce1 : OUT STD_LOGIC;
        input_11_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_12_ce0 : OUT STD_LOGIC;
        input_12_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_12_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_12_ce1 : OUT STD_LOGIC;
        input_12_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_13_ce0 : OUT STD_LOGIC;
        input_13_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_13_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_13_ce1 : OUT STD_LOGIC;
        input_13_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_14_ce0 : OUT STD_LOGIC;
        input_14_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_14_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_14_ce1 : OUT STD_LOGIC;
        input_14_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_15_ce0 : OUT STD_LOGIC;
        input_15_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_15_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_15_ce1 : OUT STD_LOGIC;
        input_15_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_we0 : OUT STD_LOGIC;
        output_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_0_ce1 : OUT STD_LOGIC;
        output_0_we1 : OUT STD_LOGIC;
        output_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_1_ce0 : OUT STD_LOGIC;
        output_1_we0 : OUT STD_LOGIC;
        output_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_1_ce1 : OUT STD_LOGIC;
        output_1_we1 : OUT STD_LOGIC;
        output_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_2_ce0 : OUT STD_LOGIC;
        output_2_we0 : OUT STD_LOGIC;
        output_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_2_ce1 : OUT STD_LOGIC;
        output_2_we1 : OUT STD_LOGIC;
        output_2_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_3_ce0 : OUT STD_LOGIC;
        output_3_we0 : OUT STD_LOGIC;
        output_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_3_ce1 : OUT STD_LOGIC;
        output_3_we1 : OUT STD_LOGIC;
        output_3_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_4_ce0 : OUT STD_LOGIC;
        output_4_we0 : OUT STD_LOGIC;
        output_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_4_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_4_ce1 : OUT STD_LOGIC;
        output_4_we1 : OUT STD_LOGIC;
        output_4_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_5_ce0 : OUT STD_LOGIC;
        output_5_we0 : OUT STD_LOGIC;
        output_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_5_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_5_ce1 : OUT STD_LOGIC;
        output_5_we1 : OUT STD_LOGIC;
        output_5_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_6_ce0 : OUT STD_LOGIC;
        output_6_we0 : OUT STD_LOGIC;
        output_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_6_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_6_ce1 : OUT STD_LOGIC;
        output_6_we1 : OUT STD_LOGIC;
        output_6_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_7_ce0 : OUT STD_LOGIC;
        output_7_we0 : OUT STD_LOGIC;
        output_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_7_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_7_ce1 : OUT STD_LOGIC;
        output_7_we1 : OUT STD_LOGIC;
        output_7_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_8_ce0 : OUT STD_LOGIC;
        output_8_we0 : OUT STD_LOGIC;
        output_8_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_8_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_8_ce1 : OUT STD_LOGIC;
        output_8_we1 : OUT STD_LOGIC;
        output_8_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_9_ce0 : OUT STD_LOGIC;
        output_9_we0 : OUT STD_LOGIC;
        output_9_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_9_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_9_ce1 : OUT STD_LOGIC;
        output_9_we1 : OUT STD_LOGIC;
        output_9_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_10_ce0 : OUT STD_LOGIC;
        output_10_we0 : OUT STD_LOGIC;
        output_10_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_10_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_10_ce1 : OUT STD_LOGIC;
        output_10_we1 : OUT STD_LOGIC;
        output_10_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_11_ce0 : OUT STD_LOGIC;
        output_11_we0 : OUT STD_LOGIC;
        output_11_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_11_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_11_ce1 : OUT STD_LOGIC;
        output_11_we1 : OUT STD_LOGIC;
        output_11_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_12_ce0 : OUT STD_LOGIC;
        output_12_we0 : OUT STD_LOGIC;
        output_12_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_12_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_12_ce1 : OUT STD_LOGIC;
        output_12_we1 : OUT STD_LOGIC;
        output_12_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_13_ce0 : OUT STD_LOGIC;
        output_13_we0 : OUT STD_LOGIC;
        output_13_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_13_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_13_ce1 : OUT STD_LOGIC;
        output_13_we1 : OUT STD_LOGIC;
        output_13_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_14_ce0 : OUT STD_LOGIC;
        output_14_we0 : OUT STD_LOGIC;
        output_14_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_14_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_14_ce1 : OUT STD_LOGIC;
        output_14_we1 : OUT STD_LOGIC;
        output_14_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_15_ce0 : OUT STD_LOGIC;
        output_15_we0 : OUT STD_LOGIC;
        output_15_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_15_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_15_ce1 : OUT STD_LOGIC;
        output_15_we1 : OUT STD_LOGIC;
        output_15_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        M : IN STD_LOGIC_VECTOR (6 downto 0);
        I : IN STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component dut_conv IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_ce1 : OUT STD_LOGIC;
        input_0_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_1_ce0 : OUT STD_LOGIC;
        input_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_1_ce1 : OUT STD_LOGIC;
        input_1_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_2_ce0 : OUT STD_LOGIC;
        input_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_2_ce1 : OUT STD_LOGIC;
        input_2_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_3_ce0 : OUT STD_LOGIC;
        input_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_3_ce1 : OUT STD_LOGIC;
        input_3_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_4_ce0 : OUT STD_LOGIC;
        input_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_4_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_4_ce1 : OUT STD_LOGIC;
        input_4_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_5_ce0 : OUT STD_LOGIC;
        input_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_5_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_5_ce1 : OUT STD_LOGIC;
        input_5_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_6_ce0 : OUT STD_LOGIC;
        input_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_6_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_6_ce1 : OUT STD_LOGIC;
        input_6_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_7_ce0 : OUT STD_LOGIC;
        input_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_7_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_7_ce1 : OUT STD_LOGIC;
        input_7_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_8_ce0 : OUT STD_LOGIC;
        input_8_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_8_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_8_ce1 : OUT STD_LOGIC;
        input_8_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_9_ce0 : OUT STD_LOGIC;
        input_9_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_9_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_9_ce1 : OUT STD_LOGIC;
        input_9_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_10_ce0 : OUT STD_LOGIC;
        input_10_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_10_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_10_ce1 : OUT STD_LOGIC;
        input_10_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_11_ce0 : OUT STD_LOGIC;
        input_11_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_11_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_11_ce1 : OUT STD_LOGIC;
        input_11_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_12_ce0 : OUT STD_LOGIC;
        input_12_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_12_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_12_ce1 : OUT STD_LOGIC;
        input_12_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_13_ce0 : OUT STD_LOGIC;
        input_13_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_13_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_13_ce1 : OUT STD_LOGIC;
        input_13_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_14_ce0 : OUT STD_LOGIC;
        input_14_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_14_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_14_ce1 : OUT STD_LOGIC;
        input_14_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_15_ce0 : OUT STD_LOGIC;
        input_15_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_15_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_15_ce1 : OUT STD_LOGIC;
        input_15_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_we0 : OUT STD_LOGIC;
        output_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_1_ce0 : OUT STD_LOGIC;
        output_1_we0 : OUT STD_LOGIC;
        output_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_2_ce0 : OUT STD_LOGIC;
        output_2_we0 : OUT STD_LOGIC;
        output_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_3_ce0 : OUT STD_LOGIC;
        output_3_we0 : OUT STD_LOGIC;
        output_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_4_ce0 : OUT STD_LOGIC;
        output_4_we0 : OUT STD_LOGIC;
        output_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_5_ce0 : OUT STD_LOGIC;
        output_5_we0 : OUT STD_LOGIC;
        output_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_6_ce0 : OUT STD_LOGIC;
        output_6_we0 : OUT STD_LOGIC;
        output_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_7_ce0 : OUT STD_LOGIC;
        output_7_we0 : OUT STD_LOGIC;
        output_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_8_ce0 : OUT STD_LOGIC;
        output_8_we0 : OUT STD_LOGIC;
        output_8_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_9_ce0 : OUT STD_LOGIC;
        output_9_we0 : OUT STD_LOGIC;
        output_9_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_10_ce0 : OUT STD_LOGIC;
        output_10_we0 : OUT STD_LOGIC;
        output_10_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_11_ce0 : OUT STD_LOGIC;
        output_11_we0 : OUT STD_LOGIC;
        output_11_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_12_ce0 : OUT STD_LOGIC;
        output_12_we0 : OUT STD_LOGIC;
        output_12_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_13_ce0 : OUT STD_LOGIC;
        output_13_we0 : OUT STD_LOGIC;
        output_13_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_14_ce0 : OUT STD_LOGIC;
        output_14_we0 : OUT STD_LOGIC;
        output_14_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_15_ce0 : OUT STD_LOGIC;
        output_15_we0 : OUT STD_LOGIC;
        output_15_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        threshold_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        threshold_0_V_ce0 : OUT STD_LOGIC;
        threshold_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_1_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        threshold_1_V_ce0 : OUT STD_LOGIC;
        threshold_1_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_2_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        threshold_2_V_ce0 : OUT STD_LOGIC;
        threshold_2_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_3_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        threshold_3_V_ce0 : OUT STD_LOGIC;
        threshold_3_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_4_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        threshold_4_V_ce0 : OUT STD_LOGIC;
        threshold_4_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_5_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        threshold_5_V_ce0 : OUT STD_LOGIC;
        threshold_5_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_6_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        threshold_6_V_ce0 : OUT STD_LOGIC;
        threshold_6_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_7_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        threshold_7_V_ce0 : OUT STD_LOGIC;
        threshold_7_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_8_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        threshold_8_V_ce0 : OUT STD_LOGIC;
        threshold_8_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_9_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        threshold_9_V_ce0 : OUT STD_LOGIC;
        threshold_9_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_10_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        threshold_10_V_ce0 : OUT STD_LOGIC;
        threshold_10_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_11_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        threshold_11_V_ce0 : OUT STD_LOGIC;
        threshold_11_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_12_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        threshold_12_V_ce0 : OUT STD_LOGIC;
        threshold_12_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_13_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        threshold_13_V_ce0 : OUT STD_LOGIC;
        threshold_13_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_14_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        threshold_14_V_ce0 : OUT STD_LOGIC;
        threshold_14_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        threshold_15_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        threshold_15_V_ce0 : OUT STD_LOGIC;
        threshold_15_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        M : IN STD_LOGIC_VECTOR (6 downto 0);
        N : IN STD_LOGIC_VECTOR (6 downto 0);
        I : IN STD_LOGIC_VECTOR (5 downto 0);
        L : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_reshape IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_ce1 : OUT STD_LOGIC;
        input_0_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_1_ce0 : OUT STD_LOGIC;
        input_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_1_ce1 : OUT STD_LOGIC;
        input_1_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_we0 : OUT STD_LOGIC;
        output_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_0_ce1 : OUT STD_LOGIC;
        output_0_we1 : OUT STD_LOGIC;
        output_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_1_ce0 : OUT STD_LOGIC;
        output_1_we0 : OUT STD_LOGIC;
        output_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_1_ce1 : OUT STD_LOGIC;
        output_1_we1 : OUT STD_LOGIC;
        output_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_dense_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input1_ce0 : OUT STD_LOGIC;
        input1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input2_ce0 : OUT STD_LOGIC;
        input2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input3_ce0 : OUT STD_LOGIC;
        input3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input4_ce0 : OUT STD_LOGIC;
        input4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input5_ce0 : OUT STD_LOGIC;
        input5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input6_ce0 : OUT STD_LOGIC;
        input6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input7_ce0 : OUT STD_LOGIC;
        input7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input8_ce0 : OUT STD_LOGIC;
        input8_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input9_ce0 : OUT STD_LOGIC;
        input9_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input10_ce0 : OUT STD_LOGIC;
        input10_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input11_ce0 : OUT STD_LOGIC;
        input11_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input12_ce0 : OUT STD_LOGIC;
        input12_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input13_ce0 : OUT STD_LOGIC;
        input13_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input14_ce0 : OUT STD_LOGIC;
        input14_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input15_ce0 : OUT STD_LOGIC;
        input15_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_dense IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_we0 : OUT STD_LOGIC;
        output_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_pad IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_1_ce0 : OUT STD_LOGIC;
        input_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_2_ce0 : OUT STD_LOGIC;
        input_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_3_ce0 : OUT STD_LOGIC;
        input_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_4_ce0 : OUT STD_LOGIC;
        input_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_5_ce0 : OUT STD_LOGIC;
        input_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_6_ce0 : OUT STD_LOGIC;
        input_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_7_ce0 : OUT STD_LOGIC;
        input_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_8_ce0 : OUT STD_LOGIC;
        input_8_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_9_ce0 : OUT STD_LOGIC;
        input_9_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_10_ce0 : OUT STD_LOGIC;
        input_10_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_11_ce0 : OUT STD_LOGIC;
        input_11_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_12_ce0 : OUT STD_LOGIC;
        input_12_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_13_ce0 : OUT STD_LOGIC;
        input_13_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_14_ce0 : OUT STD_LOGIC;
        input_14_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_15_ce0 : OUT STD_LOGIC;
        input_15_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_we0 : OUT STD_LOGIC;
        output_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_1_ce0 : OUT STD_LOGIC;
        output_1_we0 : OUT STD_LOGIC;
        output_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_2_ce0 : OUT STD_LOGIC;
        output_2_we0 : OUT STD_LOGIC;
        output_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_3_ce0 : OUT STD_LOGIC;
        output_3_we0 : OUT STD_LOGIC;
        output_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_4_ce0 : OUT STD_LOGIC;
        output_4_we0 : OUT STD_LOGIC;
        output_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_5_ce0 : OUT STD_LOGIC;
        output_5_we0 : OUT STD_LOGIC;
        output_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_6_ce0 : OUT STD_LOGIC;
        output_6_we0 : OUT STD_LOGIC;
        output_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_7_ce0 : OUT STD_LOGIC;
        output_7_we0 : OUT STD_LOGIC;
        output_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_8_ce0 : OUT STD_LOGIC;
        output_8_we0 : OUT STD_LOGIC;
        output_8_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_9_ce0 : OUT STD_LOGIC;
        output_9_we0 : OUT STD_LOGIC;
        output_9_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_10_ce0 : OUT STD_LOGIC;
        output_10_we0 : OUT STD_LOGIC;
        output_10_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_11_ce0 : OUT STD_LOGIC;
        output_11_we0 : OUT STD_LOGIC;
        output_11_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_12_ce0 : OUT STD_LOGIC;
        output_12_we0 : OUT STD_LOGIC;
        output_12_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_13_ce0 : OUT STD_LOGIC;
        output_13_we0 : OUT STD_LOGIC;
        output_13_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_14_ce0 : OUT STD_LOGIC;
        output_14_we0 : OUT STD_LOGIC;
        output_14_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_15_ce0 : OUT STD_LOGIC;
        output_15_we0 : OUT STD_LOGIC;
        output_15_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        M : IN STD_LOGIC_VECTOR (6 downto 0);
        I : IN STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component dut_threshold1_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold1_V_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold1_V_2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold1_V_3 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold1_V_4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold1_V_5 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold1_V_6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold1_V_7 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold1_V_8 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold1_V_9 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold1_V_10 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold1_V_11 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold1_V_12 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold2_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold2_V_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold2_V_2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold2_V_3 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold2_V_4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold2_V_5 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_threshold2_V_6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dut_mem_conv1_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_input_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_input_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    threshold1_V_0_U : component dut_threshold1_V_0
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_0_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_0_V_ce0,
        q0 => threshold1_V_0_q0);

    threshold1_V_1_U : component dut_threshold1_V_1
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_1_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_1_V_ce0,
        q0 => threshold1_V_1_q0);

    threshold1_V_2_U : component dut_threshold1_V_2
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_2_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_2_V_ce0,
        q0 => threshold1_V_2_q0);

    threshold1_V_3_U : component dut_threshold1_V_3
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_3_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_3_V_ce0,
        q0 => threshold1_V_3_q0);

    threshold1_V_4_U : component dut_threshold1_V_4
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_4_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_4_V_ce0,
        q0 => threshold1_V_4_q0);

    threshold1_V_5_U : component dut_threshold1_V_5
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_5_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_5_V_ce0,
        q0 => threshold1_V_5_q0);

    threshold1_V_6_U : component dut_threshold1_V_6
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_6_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_6_V_ce0,
        q0 => threshold1_V_6_q0);

    threshold1_V_7_U : component dut_threshold1_V_7
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_7_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_7_V_ce0,
        q0 => threshold1_V_7_q0);

    threshold1_V_8_U : component dut_threshold1_V_8
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_8_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_8_V_ce0,
        q0 => threshold1_V_8_q0);

    threshold1_V_9_U : component dut_threshold1_V_9
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_9_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_9_V_ce0,
        q0 => threshold1_V_9_q0);

    threshold1_V_10_U : component dut_threshold1_V_10
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_10_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_10_V_ce0,
        q0 => threshold1_V_10_q0);

    threshold1_V_11_U : component dut_threshold1_V_11
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_11_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_11_V_ce0,
        q0 => threshold1_V_11_q0);

    threshold1_V_12_U : component dut_threshold1_V_12
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_12_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_12_V_ce0,
        q0 => threshold1_V_12_q0);

    threshold1_V_13_U : component dut_threshold1_V_1
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_13_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_13_V_ce0,
        q0 => threshold1_V_13_q0);

    threshold1_V_14_U : component dut_threshold1_V_1
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_14_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_14_V_ce0,
        q0 => threshold1_V_14_q0);

    threshold1_V_15_U : component dut_threshold1_V_1
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_15_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_15_V_ce0,
        q0 => threshold1_V_15_q0);

    threshold2_V_0_U : component dut_threshold2_V_0
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_0_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_0_V_ce0,
        q0 => threshold2_V_0_q0);

    threshold2_V_1_U : component dut_threshold2_V_1
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_1_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_1_V_ce0,
        q0 => threshold2_V_1_q0);

    threshold2_V_2_U : component dut_threshold2_V_2
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_2_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_2_V_ce0,
        q0 => threshold2_V_2_q0);

    threshold2_V_3_U : component dut_threshold2_V_3
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_3_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_3_V_ce0,
        q0 => threshold2_V_3_q0);

    threshold2_V_4_U : component dut_threshold2_V_4
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_4_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_4_V_ce0,
        q0 => threshold2_V_4_q0);

    threshold2_V_5_U : component dut_threshold2_V_5
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_5_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_5_V_ce0,
        q0 => threshold2_V_5_q0);

    threshold2_V_6_U : component dut_threshold2_V_6
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_6_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_6_V_ce0,
        q0 => threshold2_V_6_q0);

    threshold2_V_7_U : component dut_threshold1_V_1
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_7_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_7_V_ce0,
        q0 => threshold2_V_7_q0);

    threshold2_V_8_U : component dut_threshold1_V_1
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_8_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_8_V_ce0,
        q0 => threshold2_V_8_q0);

    threshold2_V_9_U : component dut_threshold1_V_1
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_9_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_9_V_ce0,
        q0 => threshold2_V_9_q0);

    threshold2_V_10_U : component dut_threshold1_V_1
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_10_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_10_V_ce0,
        q0 => threshold2_V_10_q0);

    threshold2_V_11_U : component dut_threshold1_V_1
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_11_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_11_V_ce0,
        q0 => threshold2_V_11_q0);

    threshold2_V_12_U : component dut_threshold1_V_1
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_12_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_12_V_ce0,
        q0 => threshold2_V_12_q0);

    threshold2_V_13_U : component dut_threshold1_V_1
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_13_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_13_V_ce0,
        q0 => threshold2_V_13_q0);

    threshold2_V_14_U : component dut_threshold1_V_1
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_14_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_14_V_ce0,
        q0 => threshold2_V_14_q0);

    threshold2_V_15_U : component dut_threshold1_V_1
    generic map (
        DataWidth => 8,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_conv_fu_479_threshold_15_V_address0,
        ce0 => grp_dut_conv_fu_479_threshold_15_V_ce0,
        q0 => threshold2_V_15_q0);

    mem_conv1_0_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_0_address0,
        ce0 => mem_conv1_0_ce0,
        we0 => mem_conv1_0_we0,
        d0 => mem_conv1_0_d0,
        q0 => mem_conv1_0_q0,
        address1 => mem_conv1_0_address1,
        ce1 => mem_conv1_0_ce1,
        we1 => mem_conv1_0_we1,
        d1 => mem_conv1_0_d1,
        q1 => mem_conv1_0_q1);

    mem_conv1_1_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_1_address0,
        ce0 => mem_conv1_1_ce0,
        we0 => mem_conv1_1_we0,
        d0 => mem_conv1_1_d0,
        q0 => mem_conv1_1_q0,
        address1 => mem_conv1_1_address1,
        ce1 => mem_conv1_1_ce1,
        we1 => mem_conv1_1_we1,
        d1 => mem_conv1_1_d1,
        q1 => mem_conv1_1_q1);

    mem_conv1_2_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_2_address0,
        ce0 => mem_conv1_2_ce0,
        we0 => mem_conv1_2_we0,
        d0 => mem_conv1_2_d0,
        q0 => mem_conv1_2_q0,
        address1 => mem_conv1_2_address1,
        ce1 => mem_conv1_2_ce1,
        we1 => mem_conv1_2_we1,
        d1 => grp_dut_max_pool_fu_437_output_2_d1,
        q1 => mem_conv1_2_q1);

    mem_conv1_3_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_3_address0,
        ce0 => mem_conv1_3_ce0,
        we0 => mem_conv1_3_we0,
        d0 => mem_conv1_3_d0,
        q0 => mem_conv1_3_q0,
        address1 => mem_conv1_3_address1,
        ce1 => mem_conv1_3_ce1,
        we1 => mem_conv1_3_we1,
        d1 => grp_dut_max_pool_fu_437_output_3_d1,
        q1 => mem_conv1_3_q1);

    mem_conv1_4_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_4_address0,
        ce0 => mem_conv1_4_ce0,
        we0 => mem_conv1_4_we0,
        d0 => mem_conv1_4_d0,
        q0 => mem_conv1_4_q0,
        address1 => mem_conv1_4_address1,
        ce1 => mem_conv1_4_ce1,
        we1 => mem_conv1_4_we1,
        d1 => grp_dut_max_pool_fu_437_output_4_d1,
        q1 => mem_conv1_4_q1);

    mem_conv1_5_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_5_address0,
        ce0 => mem_conv1_5_ce0,
        we0 => mem_conv1_5_we0,
        d0 => mem_conv1_5_d0,
        q0 => mem_conv1_5_q0,
        address1 => mem_conv1_5_address1,
        ce1 => mem_conv1_5_ce1,
        we1 => mem_conv1_5_we1,
        d1 => grp_dut_max_pool_fu_437_output_5_d1,
        q1 => mem_conv1_5_q1);

    mem_conv1_6_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_6_address0,
        ce0 => mem_conv1_6_ce0,
        we0 => mem_conv1_6_we0,
        d0 => mem_conv1_6_d0,
        q0 => mem_conv1_6_q0,
        address1 => mem_conv1_6_address1,
        ce1 => mem_conv1_6_ce1,
        we1 => mem_conv1_6_we1,
        d1 => grp_dut_max_pool_fu_437_output_6_d1,
        q1 => mem_conv1_6_q1);

    mem_conv1_7_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_7_address0,
        ce0 => mem_conv1_7_ce0,
        we0 => mem_conv1_7_we0,
        d0 => mem_conv1_7_d0,
        q0 => mem_conv1_7_q0,
        address1 => mem_conv1_7_address1,
        ce1 => mem_conv1_7_ce1,
        we1 => mem_conv1_7_we1,
        d1 => grp_dut_max_pool_fu_437_output_7_d1,
        q1 => mem_conv1_7_q1);

    mem_conv1_8_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_8_address0,
        ce0 => mem_conv1_8_ce0,
        we0 => mem_conv1_8_we0,
        d0 => mem_conv1_8_d0,
        q0 => mem_conv1_8_q0,
        address1 => mem_conv1_8_address1,
        ce1 => mem_conv1_8_ce1,
        we1 => mem_conv1_8_we1,
        d1 => grp_dut_max_pool_fu_437_output_8_d1,
        q1 => mem_conv1_8_q1);

    mem_conv1_9_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_9_address0,
        ce0 => mem_conv1_9_ce0,
        we0 => mem_conv1_9_we0,
        d0 => mem_conv1_9_d0,
        q0 => mem_conv1_9_q0,
        address1 => mem_conv1_9_address1,
        ce1 => mem_conv1_9_ce1,
        we1 => mem_conv1_9_we1,
        d1 => grp_dut_max_pool_fu_437_output_9_d1,
        q1 => mem_conv1_9_q1);

    mem_conv1_10_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_10_address0,
        ce0 => mem_conv1_10_ce0,
        we0 => mem_conv1_10_we0,
        d0 => mem_conv1_10_d0,
        q0 => mem_conv1_10_q0,
        address1 => mem_conv1_10_address1,
        ce1 => mem_conv1_10_ce1,
        we1 => mem_conv1_10_we1,
        d1 => grp_dut_max_pool_fu_437_output_10_d1,
        q1 => mem_conv1_10_q1);

    mem_conv1_11_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_11_address0,
        ce0 => mem_conv1_11_ce0,
        we0 => mem_conv1_11_we0,
        d0 => mem_conv1_11_d0,
        q0 => mem_conv1_11_q0,
        address1 => mem_conv1_11_address1,
        ce1 => mem_conv1_11_ce1,
        we1 => mem_conv1_11_we1,
        d1 => grp_dut_max_pool_fu_437_output_11_d1,
        q1 => mem_conv1_11_q1);

    mem_conv1_12_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_12_address0,
        ce0 => mem_conv1_12_ce0,
        we0 => mem_conv1_12_we0,
        d0 => mem_conv1_12_d0,
        q0 => mem_conv1_12_q0,
        address1 => mem_conv1_12_address1,
        ce1 => mem_conv1_12_ce1,
        we1 => mem_conv1_12_we1,
        d1 => grp_dut_max_pool_fu_437_output_12_d1,
        q1 => mem_conv1_12_q1);

    mem_conv1_13_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_13_address0,
        ce0 => mem_conv1_13_ce0,
        we0 => mem_conv1_13_we0,
        d0 => mem_conv1_13_d0,
        q0 => mem_conv1_13_q0,
        address1 => mem_conv1_13_address1,
        ce1 => mem_conv1_13_ce1,
        we1 => mem_conv1_13_we1,
        d1 => grp_dut_max_pool_fu_437_output_13_d1,
        q1 => mem_conv1_13_q1);

    mem_conv1_14_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_14_address0,
        ce0 => mem_conv1_14_ce0,
        we0 => mem_conv1_14_we0,
        d0 => mem_conv1_14_d0,
        q0 => mem_conv1_14_q0,
        address1 => mem_conv1_14_address1,
        ce1 => mem_conv1_14_ce1,
        we1 => mem_conv1_14_we1,
        d1 => grp_dut_max_pool_fu_437_output_14_d1,
        q1 => mem_conv1_14_q1);

    mem_conv1_15_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv1_15_address0,
        ce0 => mem_conv1_15_ce0,
        we0 => mem_conv1_15_we0,
        d0 => mem_conv1_15_d0,
        q0 => mem_conv1_15_q0,
        address1 => mem_conv1_15_address1,
        ce1 => mem_conv1_15_ce1,
        we1 => mem_conv1_15_we1,
        d1 => grp_dut_max_pool_fu_437_output_15_d1,
        q1 => mem_conv1_15_q1);

    mem_conv2_0_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_0_address0,
        ce0 => mem_conv2_0_ce0,
        we0 => mem_conv2_0_we0,
        d0 => mem_conv2_0_d0,
        q0 => mem_conv2_0_q0,
        address1 => mem_conv2_0_address1,
        ce1 => mem_conv2_0_ce1,
        we1 => mem_conv2_0_we1,
        d1 => grp_dut_max_pool_fu_437_output_0_d1,
        q1 => mem_conv2_0_q1);

    mem_conv2_1_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_1_address0,
        ce0 => mem_conv2_1_ce0,
        we0 => mem_conv2_1_we0,
        d0 => mem_conv2_1_d0,
        q0 => mem_conv2_1_q0,
        address1 => mem_conv2_1_address1,
        ce1 => mem_conv2_1_ce1,
        we1 => mem_conv2_1_we1,
        d1 => grp_dut_max_pool_fu_437_output_1_d1,
        q1 => mem_conv2_1_q1);

    mem_conv2_2_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_2_address0,
        ce0 => mem_conv2_2_ce0,
        we0 => mem_conv2_2_we0,
        d0 => mem_conv2_2_d0,
        q0 => mem_conv2_2_q0,
        address1 => mem_conv2_2_address1,
        ce1 => mem_conv2_2_ce1,
        we1 => mem_conv2_2_we1,
        d1 => grp_dut_max_pool_fu_437_output_2_d1,
        q1 => mem_conv2_2_q1);

    mem_conv2_3_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_3_address0,
        ce0 => mem_conv2_3_ce0,
        we0 => mem_conv2_3_we0,
        d0 => mem_conv2_3_d0,
        q0 => mem_conv2_3_q0,
        address1 => mem_conv2_3_address1,
        ce1 => mem_conv2_3_ce1,
        we1 => mem_conv2_3_we1,
        d1 => grp_dut_max_pool_fu_437_output_3_d1,
        q1 => mem_conv2_3_q1);

    mem_conv2_4_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_4_address0,
        ce0 => mem_conv2_4_ce0,
        we0 => mem_conv2_4_we0,
        d0 => mem_conv2_4_d0,
        q0 => mem_conv2_4_q0,
        address1 => mem_conv2_4_address1,
        ce1 => mem_conv2_4_ce1,
        we1 => mem_conv2_4_we1,
        d1 => grp_dut_max_pool_fu_437_output_4_d1,
        q1 => mem_conv2_4_q1);

    mem_conv2_5_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_5_address0,
        ce0 => mem_conv2_5_ce0,
        we0 => mem_conv2_5_we0,
        d0 => mem_conv2_5_d0,
        q0 => mem_conv2_5_q0,
        address1 => mem_conv2_5_address1,
        ce1 => mem_conv2_5_ce1,
        we1 => mem_conv2_5_we1,
        d1 => grp_dut_max_pool_fu_437_output_5_d1,
        q1 => mem_conv2_5_q1);

    mem_conv2_6_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_6_address0,
        ce0 => mem_conv2_6_ce0,
        we0 => mem_conv2_6_we0,
        d0 => mem_conv2_6_d0,
        q0 => mem_conv2_6_q0,
        address1 => mem_conv2_6_address1,
        ce1 => mem_conv2_6_ce1,
        we1 => mem_conv2_6_we1,
        d1 => grp_dut_max_pool_fu_437_output_6_d1,
        q1 => mem_conv2_6_q1);

    mem_conv2_7_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_7_address0,
        ce0 => mem_conv2_7_ce0,
        we0 => mem_conv2_7_we0,
        d0 => mem_conv2_7_d0,
        q0 => mem_conv2_7_q0,
        address1 => mem_conv2_7_address1,
        ce1 => mem_conv2_7_ce1,
        we1 => mem_conv2_7_we1,
        d1 => grp_dut_max_pool_fu_437_output_7_d1,
        q1 => mem_conv2_7_q1);

    mem_conv2_8_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_8_address0,
        ce0 => mem_conv2_8_ce0,
        we0 => mem_conv2_8_we0,
        d0 => mem_conv2_8_d0,
        q0 => mem_conv2_8_q0,
        address1 => mem_conv2_8_address1,
        ce1 => mem_conv2_8_ce1,
        we1 => mem_conv2_8_we1,
        d1 => grp_dut_max_pool_fu_437_output_8_d1,
        q1 => mem_conv2_8_q1);

    mem_conv2_9_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_9_address0,
        ce0 => mem_conv2_9_ce0,
        we0 => mem_conv2_9_we0,
        d0 => mem_conv2_9_d0,
        q0 => mem_conv2_9_q0,
        address1 => mem_conv2_9_address1,
        ce1 => mem_conv2_9_ce1,
        we1 => mem_conv2_9_we1,
        d1 => grp_dut_max_pool_fu_437_output_9_d1,
        q1 => mem_conv2_9_q1);

    mem_conv2_10_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_10_address0,
        ce0 => mem_conv2_10_ce0,
        we0 => mem_conv2_10_we0,
        d0 => mem_conv2_10_d0,
        q0 => mem_conv2_10_q0,
        address1 => mem_conv2_10_address1,
        ce1 => mem_conv2_10_ce1,
        we1 => mem_conv2_10_we1,
        d1 => grp_dut_max_pool_fu_437_output_10_d1,
        q1 => mem_conv2_10_q1);

    mem_conv2_11_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_11_address0,
        ce0 => mem_conv2_11_ce0,
        we0 => mem_conv2_11_we0,
        d0 => mem_conv2_11_d0,
        q0 => mem_conv2_11_q0,
        address1 => mem_conv2_11_address1,
        ce1 => mem_conv2_11_ce1,
        we1 => mem_conv2_11_we1,
        d1 => grp_dut_max_pool_fu_437_output_11_d1,
        q1 => mem_conv2_11_q1);

    mem_conv2_12_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_12_address0,
        ce0 => mem_conv2_12_ce0,
        we0 => mem_conv2_12_we0,
        d0 => mem_conv2_12_d0,
        q0 => mem_conv2_12_q0,
        address1 => mem_conv2_12_address1,
        ce1 => mem_conv2_12_ce1,
        we1 => mem_conv2_12_we1,
        d1 => grp_dut_max_pool_fu_437_output_12_d1,
        q1 => mem_conv2_12_q1);

    mem_conv2_13_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_13_address0,
        ce0 => mem_conv2_13_ce0,
        we0 => mem_conv2_13_we0,
        d0 => mem_conv2_13_d0,
        q0 => mem_conv2_13_q0,
        address1 => mem_conv2_13_address1,
        ce1 => mem_conv2_13_ce1,
        we1 => mem_conv2_13_we1,
        d1 => grp_dut_max_pool_fu_437_output_13_d1,
        q1 => mem_conv2_13_q1);

    mem_conv2_14_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_14_address0,
        ce0 => mem_conv2_14_ce0,
        we0 => mem_conv2_14_we0,
        d0 => mem_conv2_14_d0,
        q0 => mem_conv2_14_q0,
        address1 => mem_conv2_14_address1,
        ce1 => mem_conv2_14_ce1,
        we1 => mem_conv2_14_we1,
        d1 => grp_dut_max_pool_fu_437_output_14_d1,
        q1 => mem_conv2_14_q1);

    mem_conv2_15_U : component dut_mem_conv1_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mem_conv2_15_address0,
        ce0 => mem_conv2_15_ce0,
        we0 => mem_conv2_15_we0,
        d0 => mem_conv2_15_d0,
        q0 => mem_conv2_15_q0,
        address1 => mem_conv2_15_address1,
        ce1 => mem_conv2_15_ce1,
        we1 => mem_conv2_15_we1,
        d1 => grp_dut_max_pool_fu_437_output_15_d1,
        q1 => mem_conv2_15_q1);

    input_0_U : component dut_input_0
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_0_address0,
        ce0 => input_0_ce0,
        we0 => input_0_we0,
        d0 => input_0_d0,
        q0 => input_0_q0);

    input_1_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_622_input_1_address0,
        ce0 => grp_dut_pad_fu_622_input_1_ce0,
        q0 => input_1_q0);

    input_2_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_622_input_2_address0,
        ce0 => grp_dut_pad_fu_622_input_2_ce0,
        q0 => input_2_q0);

    input_3_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_622_input_3_address0,
        ce0 => grp_dut_pad_fu_622_input_3_ce0,
        q0 => input_3_q0);

    input_4_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_622_input_4_address0,
        ce0 => grp_dut_pad_fu_622_input_4_ce0,
        q0 => input_4_q0);

    input_5_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_622_input_5_address0,
        ce0 => grp_dut_pad_fu_622_input_5_ce0,
        q0 => input_5_q0);

    input_6_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_622_input_6_address0,
        ce0 => grp_dut_pad_fu_622_input_6_ce0,
        q0 => input_6_q0);

    input_7_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_622_input_7_address0,
        ce0 => grp_dut_pad_fu_622_input_7_ce0,
        q0 => input_7_q0);

    input_8_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_622_input_8_address0,
        ce0 => grp_dut_pad_fu_622_input_8_ce0,
        q0 => input_8_q0);

    input_9_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_622_input_9_address0,
        ce0 => grp_dut_pad_fu_622_input_9_ce0,
        q0 => input_9_q0);

    input_10_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_622_input_10_address0,
        ce0 => grp_dut_pad_fu_622_input_10_ce0,
        q0 => input_10_q0);

    input_11_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_622_input_11_address0,
        ce0 => grp_dut_pad_fu_622_input_11_ce0,
        q0 => input_11_q0);

    input_12_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_622_input_12_address0,
        ce0 => grp_dut_pad_fu_622_input_12_ce0,
        q0 => input_12_q0);

    input_13_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_622_input_13_address0,
        ce0 => grp_dut_pad_fu_622_input_13_ce0,
        q0 => input_13_q0);

    input_14_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_622_input_14_address0,
        ce0 => grp_dut_pad_fu_622_input_14_ce0,
        q0 => input_14_q0);

    input_15_U : component dut_input_1
    generic map (
        DataWidth => 1,
        AddressRange => 324,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_dut_pad_fu_622_input_15_address0,
        ce0 => grp_dut_pad_fu_622_input_15_ce0,
        q0 => input_15_q0);

    grp_dut_max_pool_fu_437 : component dut_max_pool
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dut_max_pool_fu_437_ap_start,
        ap_done => grp_dut_max_pool_fu_437_ap_done,
        ap_idle => grp_dut_max_pool_fu_437_ap_idle,
        ap_ready => grp_dut_max_pool_fu_437_ap_ready,
        input_0_address0 => grp_dut_max_pool_fu_437_input_0_address0,
        input_0_ce0 => grp_dut_max_pool_fu_437_input_0_ce0,
        input_0_q0 => grp_dut_max_pool_fu_437_input_0_q0,
        input_0_address1 => grp_dut_max_pool_fu_437_input_0_address1,
        input_0_ce1 => grp_dut_max_pool_fu_437_input_0_ce1,
        input_0_q1 => grp_dut_max_pool_fu_437_input_0_q1,
        input_1_address0 => grp_dut_max_pool_fu_437_input_1_address0,
        input_1_ce0 => grp_dut_max_pool_fu_437_input_1_ce0,
        input_1_q0 => grp_dut_max_pool_fu_437_input_1_q0,
        input_1_address1 => grp_dut_max_pool_fu_437_input_1_address1,
        input_1_ce1 => grp_dut_max_pool_fu_437_input_1_ce1,
        input_1_q1 => grp_dut_max_pool_fu_437_input_1_q1,
        input_2_address0 => grp_dut_max_pool_fu_437_input_2_address0,
        input_2_ce0 => grp_dut_max_pool_fu_437_input_2_ce0,
        input_2_q0 => grp_dut_max_pool_fu_437_input_2_q0,
        input_2_address1 => grp_dut_max_pool_fu_437_input_2_address1,
        input_2_ce1 => grp_dut_max_pool_fu_437_input_2_ce1,
        input_2_q1 => grp_dut_max_pool_fu_437_input_2_q1,
        input_3_address0 => grp_dut_max_pool_fu_437_input_3_address0,
        input_3_ce0 => grp_dut_max_pool_fu_437_input_3_ce0,
        input_3_q0 => grp_dut_max_pool_fu_437_input_3_q0,
        input_3_address1 => grp_dut_max_pool_fu_437_input_3_address1,
        input_3_ce1 => grp_dut_max_pool_fu_437_input_3_ce1,
        input_3_q1 => grp_dut_max_pool_fu_437_input_3_q1,
        input_4_address0 => grp_dut_max_pool_fu_437_input_4_address0,
        input_4_ce0 => grp_dut_max_pool_fu_437_input_4_ce0,
        input_4_q0 => grp_dut_max_pool_fu_437_input_4_q0,
        input_4_address1 => grp_dut_max_pool_fu_437_input_4_address1,
        input_4_ce1 => grp_dut_max_pool_fu_437_input_4_ce1,
        input_4_q1 => grp_dut_max_pool_fu_437_input_4_q1,
        input_5_address0 => grp_dut_max_pool_fu_437_input_5_address0,
        input_5_ce0 => grp_dut_max_pool_fu_437_input_5_ce0,
        input_5_q0 => grp_dut_max_pool_fu_437_input_5_q0,
        input_5_address1 => grp_dut_max_pool_fu_437_input_5_address1,
        input_5_ce1 => grp_dut_max_pool_fu_437_input_5_ce1,
        input_5_q1 => grp_dut_max_pool_fu_437_input_5_q1,
        input_6_address0 => grp_dut_max_pool_fu_437_input_6_address0,
        input_6_ce0 => grp_dut_max_pool_fu_437_input_6_ce0,
        input_6_q0 => grp_dut_max_pool_fu_437_input_6_q0,
        input_6_address1 => grp_dut_max_pool_fu_437_input_6_address1,
        input_6_ce1 => grp_dut_max_pool_fu_437_input_6_ce1,
        input_6_q1 => grp_dut_max_pool_fu_437_input_6_q1,
        input_7_address0 => grp_dut_max_pool_fu_437_input_7_address0,
        input_7_ce0 => grp_dut_max_pool_fu_437_input_7_ce0,
        input_7_q0 => grp_dut_max_pool_fu_437_input_7_q0,
        input_7_address1 => grp_dut_max_pool_fu_437_input_7_address1,
        input_7_ce1 => grp_dut_max_pool_fu_437_input_7_ce1,
        input_7_q1 => grp_dut_max_pool_fu_437_input_7_q1,
        input_8_address0 => grp_dut_max_pool_fu_437_input_8_address0,
        input_8_ce0 => grp_dut_max_pool_fu_437_input_8_ce0,
        input_8_q0 => grp_dut_max_pool_fu_437_input_8_q0,
        input_8_address1 => grp_dut_max_pool_fu_437_input_8_address1,
        input_8_ce1 => grp_dut_max_pool_fu_437_input_8_ce1,
        input_8_q1 => grp_dut_max_pool_fu_437_input_8_q1,
        input_9_address0 => grp_dut_max_pool_fu_437_input_9_address0,
        input_9_ce0 => grp_dut_max_pool_fu_437_input_9_ce0,
        input_9_q0 => grp_dut_max_pool_fu_437_input_9_q0,
        input_9_address1 => grp_dut_max_pool_fu_437_input_9_address1,
        input_9_ce1 => grp_dut_max_pool_fu_437_input_9_ce1,
        input_9_q1 => grp_dut_max_pool_fu_437_input_9_q1,
        input_10_address0 => grp_dut_max_pool_fu_437_input_10_address0,
        input_10_ce0 => grp_dut_max_pool_fu_437_input_10_ce0,
        input_10_q0 => grp_dut_max_pool_fu_437_input_10_q0,
        input_10_address1 => grp_dut_max_pool_fu_437_input_10_address1,
        input_10_ce1 => grp_dut_max_pool_fu_437_input_10_ce1,
        input_10_q1 => grp_dut_max_pool_fu_437_input_10_q1,
        input_11_address0 => grp_dut_max_pool_fu_437_input_11_address0,
        input_11_ce0 => grp_dut_max_pool_fu_437_input_11_ce0,
        input_11_q0 => grp_dut_max_pool_fu_437_input_11_q0,
        input_11_address1 => grp_dut_max_pool_fu_437_input_11_address1,
        input_11_ce1 => grp_dut_max_pool_fu_437_input_11_ce1,
        input_11_q1 => grp_dut_max_pool_fu_437_input_11_q1,
        input_12_address0 => grp_dut_max_pool_fu_437_input_12_address0,
        input_12_ce0 => grp_dut_max_pool_fu_437_input_12_ce0,
        input_12_q0 => grp_dut_max_pool_fu_437_input_12_q0,
        input_12_address1 => grp_dut_max_pool_fu_437_input_12_address1,
        input_12_ce1 => grp_dut_max_pool_fu_437_input_12_ce1,
        input_12_q1 => grp_dut_max_pool_fu_437_input_12_q1,
        input_13_address0 => grp_dut_max_pool_fu_437_input_13_address0,
        input_13_ce0 => grp_dut_max_pool_fu_437_input_13_ce0,
        input_13_q0 => grp_dut_max_pool_fu_437_input_13_q0,
        input_13_address1 => grp_dut_max_pool_fu_437_input_13_address1,
        input_13_ce1 => grp_dut_max_pool_fu_437_input_13_ce1,
        input_13_q1 => grp_dut_max_pool_fu_437_input_13_q1,
        input_14_address0 => grp_dut_max_pool_fu_437_input_14_address0,
        input_14_ce0 => grp_dut_max_pool_fu_437_input_14_ce0,
        input_14_q0 => grp_dut_max_pool_fu_437_input_14_q0,
        input_14_address1 => grp_dut_max_pool_fu_437_input_14_address1,
        input_14_ce1 => grp_dut_max_pool_fu_437_input_14_ce1,
        input_14_q1 => grp_dut_max_pool_fu_437_input_14_q1,
        input_15_address0 => grp_dut_max_pool_fu_437_input_15_address0,
        input_15_ce0 => grp_dut_max_pool_fu_437_input_15_ce0,
        input_15_q0 => grp_dut_max_pool_fu_437_input_15_q0,
        input_15_address1 => grp_dut_max_pool_fu_437_input_15_address1,
        input_15_ce1 => grp_dut_max_pool_fu_437_input_15_ce1,
        input_15_q1 => grp_dut_max_pool_fu_437_input_15_q1,
        output_0_address0 => grp_dut_max_pool_fu_437_output_0_address0,
        output_0_ce0 => grp_dut_max_pool_fu_437_output_0_ce0,
        output_0_we0 => grp_dut_max_pool_fu_437_output_0_we0,
        output_0_d0 => grp_dut_max_pool_fu_437_output_0_d0,
        output_0_address1 => grp_dut_max_pool_fu_437_output_0_address1,
        output_0_ce1 => grp_dut_max_pool_fu_437_output_0_ce1,
        output_0_we1 => grp_dut_max_pool_fu_437_output_0_we1,
        output_0_d1 => grp_dut_max_pool_fu_437_output_0_d1,
        output_1_address0 => grp_dut_max_pool_fu_437_output_1_address0,
        output_1_ce0 => grp_dut_max_pool_fu_437_output_1_ce0,
        output_1_we0 => grp_dut_max_pool_fu_437_output_1_we0,
        output_1_d0 => grp_dut_max_pool_fu_437_output_1_d0,
        output_1_address1 => grp_dut_max_pool_fu_437_output_1_address1,
        output_1_ce1 => grp_dut_max_pool_fu_437_output_1_ce1,
        output_1_we1 => grp_dut_max_pool_fu_437_output_1_we1,
        output_1_d1 => grp_dut_max_pool_fu_437_output_1_d1,
        output_2_address0 => grp_dut_max_pool_fu_437_output_2_address0,
        output_2_ce0 => grp_dut_max_pool_fu_437_output_2_ce0,
        output_2_we0 => grp_dut_max_pool_fu_437_output_2_we0,
        output_2_d0 => grp_dut_max_pool_fu_437_output_2_d0,
        output_2_address1 => grp_dut_max_pool_fu_437_output_2_address1,
        output_2_ce1 => grp_dut_max_pool_fu_437_output_2_ce1,
        output_2_we1 => grp_dut_max_pool_fu_437_output_2_we1,
        output_2_d1 => grp_dut_max_pool_fu_437_output_2_d1,
        output_3_address0 => grp_dut_max_pool_fu_437_output_3_address0,
        output_3_ce0 => grp_dut_max_pool_fu_437_output_3_ce0,
        output_3_we0 => grp_dut_max_pool_fu_437_output_3_we0,
        output_3_d0 => grp_dut_max_pool_fu_437_output_3_d0,
        output_3_address1 => grp_dut_max_pool_fu_437_output_3_address1,
        output_3_ce1 => grp_dut_max_pool_fu_437_output_3_ce1,
        output_3_we1 => grp_dut_max_pool_fu_437_output_3_we1,
        output_3_d1 => grp_dut_max_pool_fu_437_output_3_d1,
        output_4_address0 => grp_dut_max_pool_fu_437_output_4_address0,
        output_4_ce0 => grp_dut_max_pool_fu_437_output_4_ce0,
        output_4_we0 => grp_dut_max_pool_fu_437_output_4_we0,
        output_4_d0 => grp_dut_max_pool_fu_437_output_4_d0,
        output_4_address1 => grp_dut_max_pool_fu_437_output_4_address1,
        output_4_ce1 => grp_dut_max_pool_fu_437_output_4_ce1,
        output_4_we1 => grp_dut_max_pool_fu_437_output_4_we1,
        output_4_d1 => grp_dut_max_pool_fu_437_output_4_d1,
        output_5_address0 => grp_dut_max_pool_fu_437_output_5_address0,
        output_5_ce0 => grp_dut_max_pool_fu_437_output_5_ce0,
        output_5_we0 => grp_dut_max_pool_fu_437_output_5_we0,
        output_5_d0 => grp_dut_max_pool_fu_437_output_5_d0,
        output_5_address1 => grp_dut_max_pool_fu_437_output_5_address1,
        output_5_ce1 => grp_dut_max_pool_fu_437_output_5_ce1,
        output_5_we1 => grp_dut_max_pool_fu_437_output_5_we1,
        output_5_d1 => grp_dut_max_pool_fu_437_output_5_d1,
        output_6_address0 => grp_dut_max_pool_fu_437_output_6_address0,
        output_6_ce0 => grp_dut_max_pool_fu_437_output_6_ce0,
        output_6_we0 => grp_dut_max_pool_fu_437_output_6_we0,
        output_6_d0 => grp_dut_max_pool_fu_437_output_6_d0,
        output_6_address1 => grp_dut_max_pool_fu_437_output_6_address1,
        output_6_ce1 => grp_dut_max_pool_fu_437_output_6_ce1,
        output_6_we1 => grp_dut_max_pool_fu_437_output_6_we1,
        output_6_d1 => grp_dut_max_pool_fu_437_output_6_d1,
        output_7_address0 => grp_dut_max_pool_fu_437_output_7_address0,
        output_7_ce0 => grp_dut_max_pool_fu_437_output_7_ce0,
        output_7_we0 => grp_dut_max_pool_fu_437_output_7_we0,
        output_7_d0 => grp_dut_max_pool_fu_437_output_7_d0,
        output_7_address1 => grp_dut_max_pool_fu_437_output_7_address1,
        output_7_ce1 => grp_dut_max_pool_fu_437_output_7_ce1,
        output_7_we1 => grp_dut_max_pool_fu_437_output_7_we1,
        output_7_d1 => grp_dut_max_pool_fu_437_output_7_d1,
        output_8_address0 => grp_dut_max_pool_fu_437_output_8_address0,
        output_8_ce0 => grp_dut_max_pool_fu_437_output_8_ce0,
        output_8_we0 => grp_dut_max_pool_fu_437_output_8_we0,
        output_8_d0 => grp_dut_max_pool_fu_437_output_8_d0,
        output_8_address1 => grp_dut_max_pool_fu_437_output_8_address1,
        output_8_ce1 => grp_dut_max_pool_fu_437_output_8_ce1,
        output_8_we1 => grp_dut_max_pool_fu_437_output_8_we1,
        output_8_d1 => grp_dut_max_pool_fu_437_output_8_d1,
        output_9_address0 => grp_dut_max_pool_fu_437_output_9_address0,
        output_9_ce0 => grp_dut_max_pool_fu_437_output_9_ce0,
        output_9_we0 => grp_dut_max_pool_fu_437_output_9_we0,
        output_9_d0 => grp_dut_max_pool_fu_437_output_9_d0,
        output_9_address1 => grp_dut_max_pool_fu_437_output_9_address1,
        output_9_ce1 => grp_dut_max_pool_fu_437_output_9_ce1,
        output_9_we1 => grp_dut_max_pool_fu_437_output_9_we1,
        output_9_d1 => grp_dut_max_pool_fu_437_output_9_d1,
        output_10_address0 => grp_dut_max_pool_fu_437_output_10_address0,
        output_10_ce0 => grp_dut_max_pool_fu_437_output_10_ce0,
        output_10_we0 => grp_dut_max_pool_fu_437_output_10_we0,
        output_10_d0 => grp_dut_max_pool_fu_437_output_10_d0,
        output_10_address1 => grp_dut_max_pool_fu_437_output_10_address1,
        output_10_ce1 => grp_dut_max_pool_fu_437_output_10_ce1,
        output_10_we1 => grp_dut_max_pool_fu_437_output_10_we1,
        output_10_d1 => grp_dut_max_pool_fu_437_output_10_d1,
        output_11_address0 => grp_dut_max_pool_fu_437_output_11_address0,
        output_11_ce0 => grp_dut_max_pool_fu_437_output_11_ce0,
        output_11_we0 => grp_dut_max_pool_fu_437_output_11_we0,
        output_11_d0 => grp_dut_max_pool_fu_437_output_11_d0,
        output_11_address1 => grp_dut_max_pool_fu_437_output_11_address1,
        output_11_ce1 => grp_dut_max_pool_fu_437_output_11_ce1,
        output_11_we1 => grp_dut_max_pool_fu_437_output_11_we1,
        output_11_d1 => grp_dut_max_pool_fu_437_output_11_d1,
        output_12_address0 => grp_dut_max_pool_fu_437_output_12_address0,
        output_12_ce0 => grp_dut_max_pool_fu_437_output_12_ce0,
        output_12_we0 => grp_dut_max_pool_fu_437_output_12_we0,
        output_12_d0 => grp_dut_max_pool_fu_437_output_12_d0,
        output_12_address1 => grp_dut_max_pool_fu_437_output_12_address1,
        output_12_ce1 => grp_dut_max_pool_fu_437_output_12_ce1,
        output_12_we1 => grp_dut_max_pool_fu_437_output_12_we1,
        output_12_d1 => grp_dut_max_pool_fu_437_output_12_d1,
        output_13_address0 => grp_dut_max_pool_fu_437_output_13_address0,
        output_13_ce0 => grp_dut_max_pool_fu_437_output_13_ce0,
        output_13_we0 => grp_dut_max_pool_fu_437_output_13_we0,
        output_13_d0 => grp_dut_max_pool_fu_437_output_13_d0,
        output_13_address1 => grp_dut_max_pool_fu_437_output_13_address1,
        output_13_ce1 => grp_dut_max_pool_fu_437_output_13_ce1,
        output_13_we1 => grp_dut_max_pool_fu_437_output_13_we1,
        output_13_d1 => grp_dut_max_pool_fu_437_output_13_d1,
        output_14_address0 => grp_dut_max_pool_fu_437_output_14_address0,
        output_14_ce0 => grp_dut_max_pool_fu_437_output_14_ce0,
        output_14_we0 => grp_dut_max_pool_fu_437_output_14_we0,
        output_14_d0 => grp_dut_max_pool_fu_437_output_14_d0,
        output_14_address1 => grp_dut_max_pool_fu_437_output_14_address1,
        output_14_ce1 => grp_dut_max_pool_fu_437_output_14_ce1,
        output_14_we1 => grp_dut_max_pool_fu_437_output_14_we1,
        output_14_d1 => grp_dut_max_pool_fu_437_output_14_d1,
        output_15_address0 => grp_dut_max_pool_fu_437_output_15_address0,
        output_15_ce0 => grp_dut_max_pool_fu_437_output_15_ce0,
        output_15_we0 => grp_dut_max_pool_fu_437_output_15_we0,
        output_15_d0 => grp_dut_max_pool_fu_437_output_15_d0,
        output_15_address1 => grp_dut_max_pool_fu_437_output_15_address1,
        output_15_ce1 => grp_dut_max_pool_fu_437_output_15_ce1,
        output_15_we1 => grp_dut_max_pool_fu_437_output_15_we1,
        output_15_d1 => grp_dut_max_pool_fu_437_output_15_d1,
        M => grp_dut_max_pool_fu_437_M,
        I => grp_dut_max_pool_fu_437_I);

    grp_dut_conv_fu_479 : component dut_conv
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dut_conv_fu_479_ap_start,
        ap_done => grp_dut_conv_fu_479_ap_done,
        ap_idle => grp_dut_conv_fu_479_ap_idle,
        ap_ready => grp_dut_conv_fu_479_ap_ready,
        input_0_address0 => grp_dut_conv_fu_479_input_0_address0,
        input_0_ce0 => grp_dut_conv_fu_479_input_0_ce0,
        input_0_q0 => grp_dut_conv_fu_479_input_0_q0,
        input_0_address1 => grp_dut_conv_fu_479_input_0_address1,
        input_0_ce1 => grp_dut_conv_fu_479_input_0_ce1,
        input_0_q1 => grp_dut_conv_fu_479_input_0_q1,
        input_1_address0 => grp_dut_conv_fu_479_input_1_address0,
        input_1_ce0 => grp_dut_conv_fu_479_input_1_ce0,
        input_1_q0 => grp_dut_conv_fu_479_input_1_q0,
        input_1_address1 => grp_dut_conv_fu_479_input_1_address1,
        input_1_ce1 => grp_dut_conv_fu_479_input_1_ce1,
        input_1_q1 => grp_dut_conv_fu_479_input_1_q1,
        input_2_address0 => grp_dut_conv_fu_479_input_2_address0,
        input_2_ce0 => grp_dut_conv_fu_479_input_2_ce0,
        input_2_q0 => grp_dut_conv_fu_479_input_2_q0,
        input_2_address1 => grp_dut_conv_fu_479_input_2_address1,
        input_2_ce1 => grp_dut_conv_fu_479_input_2_ce1,
        input_2_q1 => grp_dut_conv_fu_479_input_2_q1,
        input_3_address0 => grp_dut_conv_fu_479_input_3_address0,
        input_3_ce0 => grp_dut_conv_fu_479_input_3_ce0,
        input_3_q0 => grp_dut_conv_fu_479_input_3_q0,
        input_3_address1 => grp_dut_conv_fu_479_input_3_address1,
        input_3_ce1 => grp_dut_conv_fu_479_input_3_ce1,
        input_3_q1 => grp_dut_conv_fu_479_input_3_q1,
        input_4_address0 => grp_dut_conv_fu_479_input_4_address0,
        input_4_ce0 => grp_dut_conv_fu_479_input_4_ce0,
        input_4_q0 => grp_dut_conv_fu_479_input_4_q0,
        input_4_address1 => grp_dut_conv_fu_479_input_4_address1,
        input_4_ce1 => grp_dut_conv_fu_479_input_4_ce1,
        input_4_q1 => grp_dut_conv_fu_479_input_4_q1,
        input_5_address0 => grp_dut_conv_fu_479_input_5_address0,
        input_5_ce0 => grp_dut_conv_fu_479_input_5_ce0,
        input_5_q0 => grp_dut_conv_fu_479_input_5_q0,
        input_5_address1 => grp_dut_conv_fu_479_input_5_address1,
        input_5_ce1 => grp_dut_conv_fu_479_input_5_ce1,
        input_5_q1 => grp_dut_conv_fu_479_input_5_q1,
        input_6_address0 => grp_dut_conv_fu_479_input_6_address0,
        input_6_ce0 => grp_dut_conv_fu_479_input_6_ce0,
        input_6_q0 => grp_dut_conv_fu_479_input_6_q0,
        input_6_address1 => grp_dut_conv_fu_479_input_6_address1,
        input_6_ce1 => grp_dut_conv_fu_479_input_6_ce1,
        input_6_q1 => grp_dut_conv_fu_479_input_6_q1,
        input_7_address0 => grp_dut_conv_fu_479_input_7_address0,
        input_7_ce0 => grp_dut_conv_fu_479_input_7_ce0,
        input_7_q0 => grp_dut_conv_fu_479_input_7_q0,
        input_7_address1 => grp_dut_conv_fu_479_input_7_address1,
        input_7_ce1 => grp_dut_conv_fu_479_input_7_ce1,
        input_7_q1 => grp_dut_conv_fu_479_input_7_q1,
        input_8_address0 => grp_dut_conv_fu_479_input_8_address0,
        input_8_ce0 => grp_dut_conv_fu_479_input_8_ce0,
        input_8_q0 => grp_dut_conv_fu_479_input_8_q0,
        input_8_address1 => grp_dut_conv_fu_479_input_8_address1,
        input_8_ce1 => grp_dut_conv_fu_479_input_8_ce1,
        input_8_q1 => grp_dut_conv_fu_479_input_8_q1,
        input_9_address0 => grp_dut_conv_fu_479_input_9_address0,
        input_9_ce0 => grp_dut_conv_fu_479_input_9_ce0,
        input_9_q0 => grp_dut_conv_fu_479_input_9_q0,
        input_9_address1 => grp_dut_conv_fu_479_input_9_address1,
        input_9_ce1 => grp_dut_conv_fu_479_input_9_ce1,
        input_9_q1 => grp_dut_conv_fu_479_input_9_q1,
        input_10_address0 => grp_dut_conv_fu_479_input_10_address0,
        input_10_ce0 => grp_dut_conv_fu_479_input_10_ce0,
        input_10_q0 => grp_dut_conv_fu_479_input_10_q0,
        input_10_address1 => grp_dut_conv_fu_479_input_10_address1,
        input_10_ce1 => grp_dut_conv_fu_479_input_10_ce1,
        input_10_q1 => grp_dut_conv_fu_479_input_10_q1,
        input_11_address0 => grp_dut_conv_fu_479_input_11_address0,
        input_11_ce0 => grp_dut_conv_fu_479_input_11_ce0,
        input_11_q0 => grp_dut_conv_fu_479_input_11_q0,
        input_11_address1 => grp_dut_conv_fu_479_input_11_address1,
        input_11_ce1 => grp_dut_conv_fu_479_input_11_ce1,
        input_11_q1 => grp_dut_conv_fu_479_input_11_q1,
        input_12_address0 => grp_dut_conv_fu_479_input_12_address0,
        input_12_ce0 => grp_dut_conv_fu_479_input_12_ce0,
        input_12_q0 => grp_dut_conv_fu_479_input_12_q0,
        input_12_address1 => grp_dut_conv_fu_479_input_12_address1,
        input_12_ce1 => grp_dut_conv_fu_479_input_12_ce1,
        input_12_q1 => grp_dut_conv_fu_479_input_12_q1,
        input_13_address0 => grp_dut_conv_fu_479_input_13_address0,
        input_13_ce0 => grp_dut_conv_fu_479_input_13_ce0,
        input_13_q0 => grp_dut_conv_fu_479_input_13_q0,
        input_13_address1 => grp_dut_conv_fu_479_input_13_address1,
        input_13_ce1 => grp_dut_conv_fu_479_input_13_ce1,
        input_13_q1 => grp_dut_conv_fu_479_input_13_q1,
        input_14_address0 => grp_dut_conv_fu_479_input_14_address0,
        input_14_ce0 => grp_dut_conv_fu_479_input_14_ce0,
        input_14_q0 => grp_dut_conv_fu_479_input_14_q0,
        input_14_address1 => grp_dut_conv_fu_479_input_14_address1,
        input_14_ce1 => grp_dut_conv_fu_479_input_14_ce1,
        input_14_q1 => grp_dut_conv_fu_479_input_14_q1,
        input_15_address0 => grp_dut_conv_fu_479_input_15_address0,
        input_15_ce0 => grp_dut_conv_fu_479_input_15_ce0,
        input_15_q0 => grp_dut_conv_fu_479_input_15_q0,
        input_15_address1 => grp_dut_conv_fu_479_input_15_address1,
        input_15_ce1 => grp_dut_conv_fu_479_input_15_ce1,
        input_15_q1 => grp_dut_conv_fu_479_input_15_q1,
        output_0_address0 => grp_dut_conv_fu_479_output_0_address0,
        output_0_ce0 => grp_dut_conv_fu_479_output_0_ce0,
        output_0_we0 => grp_dut_conv_fu_479_output_0_we0,
        output_0_d0 => grp_dut_conv_fu_479_output_0_d0,
        output_1_address0 => grp_dut_conv_fu_479_output_1_address0,
        output_1_ce0 => grp_dut_conv_fu_479_output_1_ce0,
        output_1_we0 => grp_dut_conv_fu_479_output_1_we0,
        output_1_d0 => grp_dut_conv_fu_479_output_1_d0,
        output_2_address0 => grp_dut_conv_fu_479_output_2_address0,
        output_2_ce0 => grp_dut_conv_fu_479_output_2_ce0,
        output_2_we0 => grp_dut_conv_fu_479_output_2_we0,
        output_2_d0 => grp_dut_conv_fu_479_output_2_d0,
        output_3_address0 => grp_dut_conv_fu_479_output_3_address0,
        output_3_ce0 => grp_dut_conv_fu_479_output_3_ce0,
        output_3_we0 => grp_dut_conv_fu_479_output_3_we0,
        output_3_d0 => grp_dut_conv_fu_479_output_3_d0,
        output_4_address0 => grp_dut_conv_fu_479_output_4_address0,
        output_4_ce0 => grp_dut_conv_fu_479_output_4_ce0,
        output_4_we0 => grp_dut_conv_fu_479_output_4_we0,
        output_4_d0 => grp_dut_conv_fu_479_output_4_d0,
        output_5_address0 => grp_dut_conv_fu_479_output_5_address0,
        output_5_ce0 => grp_dut_conv_fu_479_output_5_ce0,
        output_5_we0 => grp_dut_conv_fu_479_output_5_we0,
        output_5_d0 => grp_dut_conv_fu_479_output_5_d0,
        output_6_address0 => grp_dut_conv_fu_479_output_6_address0,
        output_6_ce0 => grp_dut_conv_fu_479_output_6_ce0,
        output_6_we0 => grp_dut_conv_fu_479_output_6_we0,
        output_6_d0 => grp_dut_conv_fu_479_output_6_d0,
        output_7_address0 => grp_dut_conv_fu_479_output_7_address0,
        output_7_ce0 => grp_dut_conv_fu_479_output_7_ce0,
        output_7_we0 => grp_dut_conv_fu_479_output_7_we0,
        output_7_d0 => grp_dut_conv_fu_479_output_7_d0,
        output_8_address0 => grp_dut_conv_fu_479_output_8_address0,
        output_8_ce0 => grp_dut_conv_fu_479_output_8_ce0,
        output_8_we0 => grp_dut_conv_fu_479_output_8_we0,
        output_8_d0 => grp_dut_conv_fu_479_output_8_d0,
        output_9_address0 => grp_dut_conv_fu_479_output_9_address0,
        output_9_ce0 => grp_dut_conv_fu_479_output_9_ce0,
        output_9_we0 => grp_dut_conv_fu_479_output_9_we0,
        output_9_d0 => grp_dut_conv_fu_479_output_9_d0,
        output_10_address0 => grp_dut_conv_fu_479_output_10_address0,
        output_10_ce0 => grp_dut_conv_fu_479_output_10_ce0,
        output_10_we0 => grp_dut_conv_fu_479_output_10_we0,
        output_10_d0 => grp_dut_conv_fu_479_output_10_d0,
        output_11_address0 => grp_dut_conv_fu_479_output_11_address0,
        output_11_ce0 => grp_dut_conv_fu_479_output_11_ce0,
        output_11_we0 => grp_dut_conv_fu_479_output_11_we0,
        output_11_d0 => grp_dut_conv_fu_479_output_11_d0,
        output_12_address0 => grp_dut_conv_fu_479_output_12_address0,
        output_12_ce0 => grp_dut_conv_fu_479_output_12_ce0,
        output_12_we0 => grp_dut_conv_fu_479_output_12_we0,
        output_12_d0 => grp_dut_conv_fu_479_output_12_d0,
        output_13_address0 => grp_dut_conv_fu_479_output_13_address0,
        output_13_ce0 => grp_dut_conv_fu_479_output_13_ce0,
        output_13_we0 => grp_dut_conv_fu_479_output_13_we0,
        output_13_d0 => grp_dut_conv_fu_479_output_13_d0,
        output_14_address0 => grp_dut_conv_fu_479_output_14_address0,
        output_14_ce0 => grp_dut_conv_fu_479_output_14_ce0,
        output_14_we0 => grp_dut_conv_fu_479_output_14_we0,
        output_14_d0 => grp_dut_conv_fu_479_output_14_d0,
        output_15_address0 => grp_dut_conv_fu_479_output_15_address0,
        output_15_ce0 => grp_dut_conv_fu_479_output_15_ce0,
        output_15_we0 => grp_dut_conv_fu_479_output_15_we0,
        output_15_d0 => grp_dut_conv_fu_479_output_15_d0,
        threshold_0_V_address0 => grp_dut_conv_fu_479_threshold_0_V_address0,
        threshold_0_V_ce0 => grp_dut_conv_fu_479_threshold_0_V_ce0,
        threshold_0_V_q0 => grp_dut_conv_fu_479_threshold_0_V_q0,
        threshold_1_V_address0 => grp_dut_conv_fu_479_threshold_1_V_address0,
        threshold_1_V_ce0 => grp_dut_conv_fu_479_threshold_1_V_ce0,
        threshold_1_V_q0 => grp_dut_conv_fu_479_threshold_1_V_q0,
        threshold_2_V_address0 => grp_dut_conv_fu_479_threshold_2_V_address0,
        threshold_2_V_ce0 => grp_dut_conv_fu_479_threshold_2_V_ce0,
        threshold_2_V_q0 => grp_dut_conv_fu_479_threshold_2_V_q0,
        threshold_3_V_address0 => grp_dut_conv_fu_479_threshold_3_V_address0,
        threshold_3_V_ce0 => grp_dut_conv_fu_479_threshold_3_V_ce0,
        threshold_3_V_q0 => grp_dut_conv_fu_479_threshold_3_V_q0,
        threshold_4_V_address0 => grp_dut_conv_fu_479_threshold_4_V_address0,
        threshold_4_V_ce0 => grp_dut_conv_fu_479_threshold_4_V_ce0,
        threshold_4_V_q0 => grp_dut_conv_fu_479_threshold_4_V_q0,
        threshold_5_V_address0 => grp_dut_conv_fu_479_threshold_5_V_address0,
        threshold_5_V_ce0 => grp_dut_conv_fu_479_threshold_5_V_ce0,
        threshold_5_V_q0 => grp_dut_conv_fu_479_threshold_5_V_q0,
        threshold_6_V_address0 => grp_dut_conv_fu_479_threshold_6_V_address0,
        threshold_6_V_ce0 => grp_dut_conv_fu_479_threshold_6_V_ce0,
        threshold_6_V_q0 => grp_dut_conv_fu_479_threshold_6_V_q0,
        threshold_7_V_address0 => grp_dut_conv_fu_479_threshold_7_V_address0,
        threshold_7_V_ce0 => grp_dut_conv_fu_479_threshold_7_V_ce0,
        threshold_7_V_q0 => grp_dut_conv_fu_479_threshold_7_V_q0,
        threshold_8_V_address0 => grp_dut_conv_fu_479_threshold_8_V_address0,
        threshold_8_V_ce0 => grp_dut_conv_fu_479_threshold_8_V_ce0,
        threshold_8_V_q0 => grp_dut_conv_fu_479_threshold_8_V_q0,
        threshold_9_V_address0 => grp_dut_conv_fu_479_threshold_9_V_address0,
        threshold_9_V_ce0 => grp_dut_conv_fu_479_threshold_9_V_ce0,
        threshold_9_V_q0 => grp_dut_conv_fu_479_threshold_9_V_q0,
        threshold_10_V_address0 => grp_dut_conv_fu_479_threshold_10_V_address0,
        threshold_10_V_ce0 => grp_dut_conv_fu_479_threshold_10_V_ce0,
        threshold_10_V_q0 => grp_dut_conv_fu_479_threshold_10_V_q0,
        threshold_11_V_address0 => grp_dut_conv_fu_479_threshold_11_V_address0,
        threshold_11_V_ce0 => grp_dut_conv_fu_479_threshold_11_V_ce0,
        threshold_11_V_q0 => grp_dut_conv_fu_479_threshold_11_V_q0,
        threshold_12_V_address0 => grp_dut_conv_fu_479_threshold_12_V_address0,
        threshold_12_V_ce0 => grp_dut_conv_fu_479_threshold_12_V_ce0,
        threshold_12_V_q0 => grp_dut_conv_fu_479_threshold_12_V_q0,
        threshold_13_V_address0 => grp_dut_conv_fu_479_threshold_13_V_address0,
        threshold_13_V_ce0 => grp_dut_conv_fu_479_threshold_13_V_ce0,
        threshold_13_V_q0 => grp_dut_conv_fu_479_threshold_13_V_q0,
        threshold_14_V_address0 => grp_dut_conv_fu_479_threshold_14_V_address0,
        threshold_14_V_ce0 => grp_dut_conv_fu_479_threshold_14_V_ce0,
        threshold_14_V_q0 => grp_dut_conv_fu_479_threshold_14_V_q0,
        threshold_15_V_address0 => grp_dut_conv_fu_479_threshold_15_V_address0,
        threshold_15_V_ce0 => grp_dut_conv_fu_479_threshold_15_V_ce0,
        threshold_15_V_q0 => grp_dut_conv_fu_479_threshold_15_V_q0,
        M => grp_dut_conv_fu_479_M,
        N => grp_dut_conv_fu_479_N,
        I => grp_dut_conv_fu_479_I,
        L => grp_dut_conv_fu_479_L);

    grp_dut_reshape_fu_579 : component dut_reshape
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dut_reshape_fu_579_ap_start,
        ap_done => grp_dut_reshape_fu_579_ap_done,
        ap_idle => grp_dut_reshape_fu_579_ap_idle,
        ap_ready => grp_dut_reshape_fu_579_ap_ready,
        input_0_address0 => grp_dut_reshape_fu_579_input_0_address0,
        input_0_ce0 => grp_dut_reshape_fu_579_input_0_ce0,
        input_0_q0 => mem_conv2_0_q0,
        input_0_address1 => grp_dut_reshape_fu_579_input_0_address1,
        input_0_ce1 => grp_dut_reshape_fu_579_input_0_ce1,
        input_0_q1 => mem_conv2_0_q1,
        input_1_address0 => grp_dut_reshape_fu_579_input_1_address0,
        input_1_ce0 => grp_dut_reshape_fu_579_input_1_ce0,
        input_1_q0 => mem_conv2_1_q0,
        input_1_address1 => grp_dut_reshape_fu_579_input_1_address1,
        input_1_ce1 => grp_dut_reshape_fu_579_input_1_ce1,
        input_1_q1 => mem_conv2_1_q1,
        output_0_address0 => grp_dut_reshape_fu_579_output_0_address0,
        output_0_ce0 => grp_dut_reshape_fu_579_output_0_ce0,
        output_0_we0 => grp_dut_reshape_fu_579_output_0_we0,
        output_0_d0 => grp_dut_reshape_fu_579_output_0_d0,
        output_0_address1 => grp_dut_reshape_fu_579_output_0_address1,
        output_0_ce1 => grp_dut_reshape_fu_579_output_0_ce1,
        output_0_we1 => grp_dut_reshape_fu_579_output_0_we1,
        output_0_d1 => grp_dut_reshape_fu_579_output_0_d1,
        output_1_address0 => grp_dut_reshape_fu_579_output_1_address0,
        output_1_ce0 => grp_dut_reshape_fu_579_output_1_ce0,
        output_1_we0 => grp_dut_reshape_fu_579_output_1_we0,
        output_1_d0 => grp_dut_reshape_fu_579_output_1_d0,
        output_1_address1 => grp_dut_reshape_fu_579_output_1_address1,
        output_1_ce1 => grp_dut_reshape_fu_579_output_1_ce1,
        output_1_we1 => grp_dut_reshape_fu_579_output_1_we1,
        output_1_d1 => grp_dut_reshape_fu_579_output_1_d1);

    grp_dut_dense_1_fu_587 : component dut_dense_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dut_dense_1_fu_587_ap_start,
        ap_done => grp_dut_dense_1_fu_587_ap_done,
        ap_idle => grp_dut_dense_1_fu_587_ap_idle,
        ap_ready => grp_dut_dense_1_fu_587_ap_ready,
        input_r_address0 => grp_dut_dense_1_fu_587_input_r_address0,
        input_r_ce0 => grp_dut_dense_1_fu_587_input_r_ce0,
        input_r_q0 => mem_conv1_0_q0,
        input1_address0 => grp_dut_dense_1_fu_587_input1_address0,
        input1_ce0 => grp_dut_dense_1_fu_587_input1_ce0,
        input1_q0 => mem_conv1_1_q0,
        input2_address0 => grp_dut_dense_1_fu_587_input2_address0,
        input2_ce0 => grp_dut_dense_1_fu_587_input2_ce0,
        input2_q0 => mem_conv1_2_q0,
        input3_address0 => grp_dut_dense_1_fu_587_input3_address0,
        input3_ce0 => grp_dut_dense_1_fu_587_input3_ce0,
        input3_q0 => mem_conv1_3_q0,
        input4_address0 => grp_dut_dense_1_fu_587_input4_address0,
        input4_ce0 => grp_dut_dense_1_fu_587_input4_ce0,
        input4_q0 => mem_conv1_4_q0,
        input5_address0 => grp_dut_dense_1_fu_587_input5_address0,
        input5_ce0 => grp_dut_dense_1_fu_587_input5_ce0,
        input5_q0 => mem_conv1_5_q0,
        input6_address0 => grp_dut_dense_1_fu_587_input6_address0,
        input6_ce0 => grp_dut_dense_1_fu_587_input6_ce0,
        input6_q0 => mem_conv1_6_q0,
        input7_address0 => grp_dut_dense_1_fu_587_input7_address0,
        input7_ce0 => grp_dut_dense_1_fu_587_input7_ce0,
        input7_q0 => mem_conv1_7_q0,
        input8_address0 => grp_dut_dense_1_fu_587_input8_address0,
        input8_ce0 => grp_dut_dense_1_fu_587_input8_ce0,
        input8_q0 => mem_conv1_8_q0,
        input9_address0 => grp_dut_dense_1_fu_587_input9_address0,
        input9_ce0 => grp_dut_dense_1_fu_587_input9_ce0,
        input9_q0 => mem_conv1_9_q0,
        input10_address0 => grp_dut_dense_1_fu_587_input10_address0,
        input10_ce0 => grp_dut_dense_1_fu_587_input10_ce0,
        input10_q0 => mem_conv1_10_q0,
        input11_address0 => grp_dut_dense_1_fu_587_input11_address0,
        input11_ce0 => grp_dut_dense_1_fu_587_input11_ce0,
        input11_q0 => mem_conv1_11_q0,
        input12_address0 => grp_dut_dense_1_fu_587_input12_address0,
        input12_ce0 => grp_dut_dense_1_fu_587_input12_ce0,
        input12_q0 => mem_conv1_12_q0,
        input13_address0 => grp_dut_dense_1_fu_587_input13_address0,
        input13_ce0 => grp_dut_dense_1_fu_587_input13_ce0,
        input13_q0 => mem_conv1_13_q0,
        input14_address0 => grp_dut_dense_1_fu_587_input14_address0,
        input14_ce0 => grp_dut_dense_1_fu_587_input14_ce0,
        input14_q0 => mem_conv1_14_q0,
        input15_address0 => grp_dut_dense_1_fu_587_input15_address0,
        input15_ce0 => grp_dut_dense_1_fu_587_input15_ce0,
        input15_q0 => mem_conv1_15_q0,
        output_r_address0 => grp_dut_dense_1_fu_587_output_r_address0,
        output_r_ce0 => grp_dut_dense_1_fu_587_output_r_ce0,
        output_r_we0 => grp_dut_dense_1_fu_587_output_r_we0,
        output_r_d0 => grp_dut_dense_1_fu_587_output_r_d0);

    grp_dut_dense_fu_612 : component dut_dense
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dut_dense_fu_612_ap_start,
        ap_done => grp_dut_dense_fu_612_ap_done,
        ap_idle => grp_dut_dense_fu_612_ap_idle,
        ap_ready => grp_dut_dense_fu_612_ap_ready,
        input_0_address0 => grp_dut_dense_fu_612_input_0_address0,
        input_0_ce0 => grp_dut_dense_fu_612_input_0_ce0,
        input_0_q0 => mem_conv2_0_q0,
        output_0_address0 => grp_dut_dense_fu_612_output_0_address0,
        output_0_ce0 => grp_dut_dense_fu_612_output_0_ce0,
        output_0_we0 => grp_dut_dense_fu_612_output_0_we0,
        output_0_d0 => grp_dut_dense_fu_612_output_0_d0);

    grp_dut_pad_fu_622 : component dut_pad
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dut_pad_fu_622_ap_start,
        ap_done => grp_dut_pad_fu_622_ap_done,
        ap_idle => grp_dut_pad_fu_622_ap_idle,
        ap_ready => grp_dut_pad_fu_622_ap_ready,
        input_0_address0 => grp_dut_pad_fu_622_input_0_address0,
        input_0_ce0 => grp_dut_pad_fu_622_input_0_ce0,
        input_0_q0 => grp_dut_pad_fu_622_input_0_q0,
        input_1_address0 => grp_dut_pad_fu_622_input_1_address0,
        input_1_ce0 => grp_dut_pad_fu_622_input_1_ce0,
        input_1_q0 => grp_dut_pad_fu_622_input_1_q0,
        input_2_address0 => grp_dut_pad_fu_622_input_2_address0,
        input_2_ce0 => grp_dut_pad_fu_622_input_2_ce0,
        input_2_q0 => grp_dut_pad_fu_622_input_2_q0,
        input_3_address0 => grp_dut_pad_fu_622_input_3_address0,
        input_3_ce0 => grp_dut_pad_fu_622_input_3_ce0,
        input_3_q0 => grp_dut_pad_fu_622_input_3_q0,
        input_4_address0 => grp_dut_pad_fu_622_input_4_address0,
        input_4_ce0 => grp_dut_pad_fu_622_input_4_ce0,
        input_4_q0 => grp_dut_pad_fu_622_input_4_q0,
        input_5_address0 => grp_dut_pad_fu_622_input_5_address0,
        input_5_ce0 => grp_dut_pad_fu_622_input_5_ce0,
        input_5_q0 => grp_dut_pad_fu_622_input_5_q0,
        input_6_address0 => grp_dut_pad_fu_622_input_6_address0,
        input_6_ce0 => grp_dut_pad_fu_622_input_6_ce0,
        input_6_q0 => grp_dut_pad_fu_622_input_6_q0,
        input_7_address0 => grp_dut_pad_fu_622_input_7_address0,
        input_7_ce0 => grp_dut_pad_fu_622_input_7_ce0,
        input_7_q0 => grp_dut_pad_fu_622_input_7_q0,
        input_8_address0 => grp_dut_pad_fu_622_input_8_address0,
        input_8_ce0 => grp_dut_pad_fu_622_input_8_ce0,
        input_8_q0 => grp_dut_pad_fu_622_input_8_q0,
        input_9_address0 => grp_dut_pad_fu_622_input_9_address0,
        input_9_ce0 => grp_dut_pad_fu_622_input_9_ce0,
        input_9_q0 => grp_dut_pad_fu_622_input_9_q0,
        input_10_address0 => grp_dut_pad_fu_622_input_10_address0,
        input_10_ce0 => grp_dut_pad_fu_622_input_10_ce0,
        input_10_q0 => grp_dut_pad_fu_622_input_10_q0,
        input_11_address0 => grp_dut_pad_fu_622_input_11_address0,
        input_11_ce0 => grp_dut_pad_fu_622_input_11_ce0,
        input_11_q0 => grp_dut_pad_fu_622_input_11_q0,
        input_12_address0 => grp_dut_pad_fu_622_input_12_address0,
        input_12_ce0 => grp_dut_pad_fu_622_input_12_ce0,
        input_12_q0 => grp_dut_pad_fu_622_input_12_q0,
        input_13_address0 => grp_dut_pad_fu_622_input_13_address0,
        input_13_ce0 => grp_dut_pad_fu_622_input_13_ce0,
        input_13_q0 => grp_dut_pad_fu_622_input_13_q0,
        input_14_address0 => grp_dut_pad_fu_622_input_14_address0,
        input_14_ce0 => grp_dut_pad_fu_622_input_14_ce0,
        input_14_q0 => grp_dut_pad_fu_622_input_14_q0,
        input_15_address0 => grp_dut_pad_fu_622_input_15_address0,
        input_15_ce0 => grp_dut_pad_fu_622_input_15_ce0,
        input_15_q0 => grp_dut_pad_fu_622_input_15_q0,
        output_0_address0 => grp_dut_pad_fu_622_output_0_address0,
        output_0_ce0 => grp_dut_pad_fu_622_output_0_ce0,
        output_0_we0 => grp_dut_pad_fu_622_output_0_we0,
        output_0_d0 => grp_dut_pad_fu_622_output_0_d0,
        output_1_address0 => grp_dut_pad_fu_622_output_1_address0,
        output_1_ce0 => grp_dut_pad_fu_622_output_1_ce0,
        output_1_we0 => grp_dut_pad_fu_622_output_1_we0,
        output_1_d0 => grp_dut_pad_fu_622_output_1_d0,
        output_2_address0 => grp_dut_pad_fu_622_output_2_address0,
        output_2_ce0 => grp_dut_pad_fu_622_output_2_ce0,
        output_2_we0 => grp_dut_pad_fu_622_output_2_we0,
        output_2_d0 => grp_dut_pad_fu_622_output_2_d0,
        output_3_address0 => grp_dut_pad_fu_622_output_3_address0,
        output_3_ce0 => grp_dut_pad_fu_622_output_3_ce0,
        output_3_we0 => grp_dut_pad_fu_622_output_3_we0,
        output_3_d0 => grp_dut_pad_fu_622_output_3_d0,
        output_4_address0 => grp_dut_pad_fu_622_output_4_address0,
        output_4_ce0 => grp_dut_pad_fu_622_output_4_ce0,
        output_4_we0 => grp_dut_pad_fu_622_output_4_we0,
        output_4_d0 => grp_dut_pad_fu_622_output_4_d0,
        output_5_address0 => grp_dut_pad_fu_622_output_5_address0,
        output_5_ce0 => grp_dut_pad_fu_622_output_5_ce0,
        output_5_we0 => grp_dut_pad_fu_622_output_5_we0,
        output_5_d0 => grp_dut_pad_fu_622_output_5_d0,
        output_6_address0 => grp_dut_pad_fu_622_output_6_address0,
        output_6_ce0 => grp_dut_pad_fu_622_output_6_ce0,
        output_6_we0 => grp_dut_pad_fu_622_output_6_we0,
        output_6_d0 => grp_dut_pad_fu_622_output_6_d0,
        output_7_address0 => grp_dut_pad_fu_622_output_7_address0,
        output_7_ce0 => grp_dut_pad_fu_622_output_7_ce0,
        output_7_we0 => grp_dut_pad_fu_622_output_7_we0,
        output_7_d0 => grp_dut_pad_fu_622_output_7_d0,
        output_8_address0 => grp_dut_pad_fu_622_output_8_address0,
        output_8_ce0 => grp_dut_pad_fu_622_output_8_ce0,
        output_8_we0 => grp_dut_pad_fu_622_output_8_we0,
        output_8_d0 => grp_dut_pad_fu_622_output_8_d0,
        output_9_address0 => grp_dut_pad_fu_622_output_9_address0,
        output_9_ce0 => grp_dut_pad_fu_622_output_9_ce0,
        output_9_we0 => grp_dut_pad_fu_622_output_9_we0,
        output_9_d0 => grp_dut_pad_fu_622_output_9_d0,
        output_10_address0 => grp_dut_pad_fu_622_output_10_address0,
        output_10_ce0 => grp_dut_pad_fu_622_output_10_ce0,
        output_10_we0 => grp_dut_pad_fu_622_output_10_we0,
        output_10_d0 => grp_dut_pad_fu_622_output_10_d0,
        output_11_address0 => grp_dut_pad_fu_622_output_11_address0,
        output_11_ce0 => grp_dut_pad_fu_622_output_11_ce0,
        output_11_we0 => grp_dut_pad_fu_622_output_11_we0,
        output_11_d0 => grp_dut_pad_fu_622_output_11_d0,
        output_12_address0 => grp_dut_pad_fu_622_output_12_address0,
        output_12_ce0 => grp_dut_pad_fu_622_output_12_ce0,
        output_12_we0 => grp_dut_pad_fu_622_output_12_we0,
        output_12_d0 => grp_dut_pad_fu_622_output_12_d0,
        output_13_address0 => grp_dut_pad_fu_622_output_13_address0,
        output_13_ce0 => grp_dut_pad_fu_622_output_13_ce0,
        output_13_we0 => grp_dut_pad_fu_622_output_13_we0,
        output_13_d0 => grp_dut_pad_fu_622_output_13_d0,
        output_14_address0 => grp_dut_pad_fu_622_output_14_address0,
        output_14_ce0 => grp_dut_pad_fu_622_output_14_ce0,
        output_14_we0 => grp_dut_pad_fu_622_output_14_we0,
        output_14_d0 => grp_dut_pad_fu_622_output_14_d0,
        output_15_address0 => grp_dut_pad_fu_622_output_15_address0,
        output_15_ce0 => grp_dut_pad_fu_622_output_15_ce0,
        output_15_we0 => grp_dut_pad_fu_622_output_15_we0,
        output_15_d0 => grp_dut_pad_fu_622_output_15_d0,
        M => grp_dut_pad_fu_622_M,
        I => grp_dut_pad_fu_622_I);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_grp_dut_conv_fu_479_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_dut_conv_fu_479_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10))) then 
                    ap_reg_grp_dut_conv_fu_479_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dut_conv_fu_479_ap_ready)) then 
                    ap_reg_grp_dut_conv_fu_479_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_dut_dense_1_fu_587_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_dut_dense_1_fu_587_ap_start <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
                    ap_reg_grp_dut_dense_1_fu_587_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dut_dense_1_fu_587_ap_ready)) then 
                    ap_reg_grp_dut_dense_1_fu_587_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_dut_dense_fu_612_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_dut_dense_fu_612_ap_start <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18)) then 
                    ap_reg_grp_dut_dense_fu_612_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dut_dense_fu_612_ap_ready)) then 
                    ap_reg_grp_dut_dense_fu_612_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_dut_max_pool_fu_437_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_dut_max_pool_fu_437_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12))) then 
                    ap_reg_grp_dut_max_pool_fu_437_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dut_max_pool_fu_437_ap_ready)) then 
                    ap_reg_grp_dut_max_pool_fu_437_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_dut_pad_fu_622_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_dut_pad_fu_622_ap_start <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(ap_sig_324) and not((exitcond1_fu_664_p2 = ap_const_lv1_0))) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8))) then 
                    ap_reg_grp_dut_pad_fu_622_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dut_pad_fu_622_ap_ready)) then 
                    ap_reg_grp_dut_pad_fu_622_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_dut_reshape_fu_579_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_dut_reshape_fu_579_ap_start <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
                    ap_reg_grp_dut_reshape_fu_579_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dut_reshape_fu_579_ap_ready)) then 
                    ap_reg_grp_dut_reshape_fu_579_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    Hi_assign_reg_402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond_fu_696_p2))) then 
                Hi_assign_reg_402 <= j_fu_702_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond1_fu_664_p2 = ap_const_lv1_0) and not(ap_sig_324))) then 
                Hi_assign_reg_402 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    i_reg_391_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((ap_const_lv1_0 = exitcond_fu_696_p2)))) then 
                i_reg_391 <= i_2_reg_757;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                i_reg_391 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    max_id_V_reg_426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_21)) then 
                max_id_V_reg_426 <= i_3_reg_793;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((ap_const_logic_0 = grp_dut_dense_fu_612_ap_done)))) then 
                max_id_V_reg_426 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    output_V_reg_413_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_21)) then 
                output_V_reg_413 <= phitmp_i_fu_747_p3;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((ap_const_logic_0 = grp_dut_dense_fu_612_ap_done)))) then 
                output_V_reg_413 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(ap_sig_324))) then
                i_2_reg_757 <= i_2_fu_670_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20) and (ap_const_lv1_0 = exitcond_i_fu_730_p2) and not(ap_sig_345))) then
                i_3_reg_793 <= i_3_fu_741_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20) and not(ap_sig_345))) then
                    max_id_V_cast2_reg_780(3 downto 0) <= max_id_V_cast2_fu_726_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond1_fu_664_p2 = ap_const_lv1_0) and not(ap_sig_324))) then
                tmp_V_1_reg_762 <= strm_in_V_V_dout;
                    tmp_s_reg_767(7 downto 5) <= tmp_s_fu_680_p3(7 downto 5);
            end if;
        end if;
    end process;
    tmp_s_reg_767(4 downto 0) <= "00000";
    max_id_V_cast2_reg_780(31 downto 4) <= "0000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, exitcond1_fu_664_p2, exitcond_i_fu_730_p2, ap_sig_324, ap_sig_345, grp_dut_max_pool_fu_437_ap_done, grp_dut_conv_fu_479_ap_done, grp_dut_reshape_fu_579_ap_done, grp_dut_dense_1_fu_587_ap_done, grp_dut_dense_fu_612_ap_done, grp_dut_pad_fu_622_ap_done, exitcond_fu_696_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if (((exitcond1_fu_664_p2 = ap_const_lv1_0) and not(ap_sig_324))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                elsif ((not(ap_sig_324) and not((exitcond1_fu_664_p2 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st3_fsm_2 => 
                if ((ap_const_lv1_0 = exitcond_fu_696_p2)) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st4_fsm_3 => 
                if (not((ap_const_logic_0 = grp_dut_pad_fu_622_ap_done))) then
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st5_fsm_4 => 
                ap_NS_fsm <= ap_ST_st6_fsm_5;
            when ap_ST_st6_fsm_5 => 
                if (not((ap_const_logic_0 = grp_dut_conv_fu_479_ap_done))) then
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                end if;
            when ap_ST_st7_fsm_6 => 
                ap_NS_fsm <= ap_ST_st8_fsm_7;
            when ap_ST_st8_fsm_7 => 
                if (not((ap_const_logic_0 = grp_dut_max_pool_fu_437_ap_done))) then
                    ap_NS_fsm <= ap_ST_st9_fsm_8;
                else
                    ap_NS_fsm <= ap_ST_st8_fsm_7;
                end if;
            when ap_ST_st9_fsm_8 => 
                ap_NS_fsm <= ap_ST_st10_fsm_9;
            when ap_ST_st10_fsm_9 => 
                if (not((ap_const_logic_0 = grp_dut_pad_fu_622_ap_done))) then
                    ap_NS_fsm <= ap_ST_st11_fsm_10;
                else
                    ap_NS_fsm <= ap_ST_st10_fsm_9;
                end if;
            when ap_ST_st11_fsm_10 => 
                ap_NS_fsm <= ap_ST_st12_fsm_11;
            when ap_ST_st12_fsm_11 => 
                if (not((ap_const_logic_0 = grp_dut_conv_fu_479_ap_done))) then
                    ap_NS_fsm <= ap_ST_st13_fsm_12;
                else
                    ap_NS_fsm <= ap_ST_st12_fsm_11;
                end if;
            when ap_ST_st13_fsm_12 => 
                ap_NS_fsm <= ap_ST_st14_fsm_13;
            when ap_ST_st14_fsm_13 => 
                if (not((ap_const_logic_0 = grp_dut_max_pool_fu_437_ap_done))) then
                    ap_NS_fsm <= ap_ST_st15_fsm_14;
                else
                    ap_NS_fsm <= ap_ST_st14_fsm_13;
                end if;
            when ap_ST_st15_fsm_14 => 
                ap_NS_fsm <= ap_ST_st16_fsm_15;
            when ap_ST_st16_fsm_15 => 
                if (not((ap_const_logic_0 = grp_dut_reshape_fu_579_ap_done))) then
                    ap_NS_fsm <= ap_ST_st17_fsm_16;
                else
                    ap_NS_fsm <= ap_ST_st16_fsm_15;
                end if;
            when ap_ST_st17_fsm_16 => 
                ap_NS_fsm <= ap_ST_st18_fsm_17;
            when ap_ST_st18_fsm_17 => 
                if (not((ap_const_logic_0 = grp_dut_dense_1_fu_587_ap_done))) then
                    ap_NS_fsm <= ap_ST_st19_fsm_18;
                else
                    ap_NS_fsm <= ap_ST_st18_fsm_17;
                end if;
            when ap_ST_st19_fsm_18 => 
                ap_NS_fsm <= ap_ST_st20_fsm_19;
            when ap_ST_st20_fsm_19 => 
                if (not((ap_const_logic_0 = grp_dut_dense_fu_612_ap_done))) then
                    ap_NS_fsm <= ap_ST_st21_fsm_20;
                else
                    ap_NS_fsm <= ap_ST_st20_fsm_19;
                end if;
            when ap_ST_st21_fsm_20 => 
                if ((not((ap_const_lv1_0 = exitcond_i_fu_730_p2)) and not(ap_sig_345))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                elsif (((ap_const_lv1_0 = exitcond_i_fu_730_p2) and not(ap_sig_345))) then
                    ap_NS_fsm <= ap_ST_st22_fsm_21;
                else
                    ap_NS_fsm <= ap_ST_st21_fsm_20;
                end if;
            when ap_ST_st22_fsm_21 => 
                ap_NS_fsm <= ap_ST_st21_fsm_20;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    Hi_assign_cast3_fu_692_p1 <= std_logic_vector(resize(unsigned(Hi_assign_reg_402),32));
    Hi_assign_cast4_fu_688_p1 <= std_logic_vector(resize(unsigned(Hi_assign_reg_402),8));

    ap_done_assign_proc : process(ap_sig_cseq_ST_st21_fsm_20, exitcond_i_fu_730_p2, ap_sig_345)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20) and not((ap_const_lv1_0 = exitcond_i_fu_730_p2)) and not(ap_sig_345))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st21_fsm_20, exitcond_i_fu_730_p2, ap_sig_345)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20) and not((ap_const_lv1_0 = exitcond_i_fu_730_p2)) and not(ap_sig_345))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_1623_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1623 <= (ap_const_lv1_1 = ap_CS_fsm(19 downto 19));
    end process;


    ap_sig_1638_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1638 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_1645_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1645 <= (ap_const_lv1_1 = ap_CS_fsm(12 downto 12));
    end process;


    ap_sig_1653_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1653 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_1660_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1660 <= (ap_const_lv1_1 = ap_CS_fsm(13 downto 13));
    end process;


    ap_sig_1673_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1673 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_1680_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1680 <= (ap_const_lv1_1 = ap_CS_fsm(10 downto 10));
    end process;


    ap_sig_1688_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1688 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_1695_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1695 <= (ap_const_lv1_1 = ap_CS_fsm(11 downto 11));
    end process;


    ap_sig_1738_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1738 <= (ap_const_lv1_1 = ap_CS_fsm(14 downto 14));
    end process;


    ap_sig_1745_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1745 <= (ap_const_lv1_1 = ap_CS_fsm(15 downto 15));
    end process;


    ap_sig_1754_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1754 <= (ap_const_lv1_1 = ap_CS_fsm(16 downto 16));
    end process;


    ap_sig_1761_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1761 <= (ap_const_lv1_1 = ap_CS_fsm(17 downto 17));
    end process;


    ap_sig_1786_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1786 <= (ap_const_lv1_1 = ap_CS_fsm(18 downto 18));
    end process;


    ap_sig_1813_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1813 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    ap_sig_1821_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1821 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_1828_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1828 <= (ap_const_lv1_1 = ap_CS_fsm(9 downto 9));
    end process;


    ap_sig_302_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_302 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_314_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_314 <= (ap_const_lv1_1 = ap_CS_fsm(20 downto 20));
    end process;


    ap_sig_324_assign_proc : process(strm_in_V_V_empty_n, exitcond1_fu_664_p2)
    begin
                ap_sig_324 <= ((exitcond1_fu_664_p2 = ap_const_lv1_0) and (strm_in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_sig_339_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_339 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_345_assign_proc : process(strm_out_V_V_full_n, exitcond_i_fu_730_p2)
    begin
                ap_sig_345 <= (not((ap_const_lv1_0 = exitcond_i_fu_730_p2)) and (strm_out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_sig_360_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_360 <= (ap_const_lv1_1 = ap_CS_fsm(21 downto 21));
    end process;


    ap_sig_37_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_37 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_cseq_ST_st10_fsm_9_assign_proc : process(ap_sig_1828)
    begin
        if (ap_sig_1828) then 
            ap_sig_cseq_ST_st10_fsm_9 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st10_fsm_9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st11_fsm_10_assign_proc : process(ap_sig_1680)
    begin
        if (ap_sig_1680) then 
            ap_sig_cseq_ST_st11_fsm_10 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st11_fsm_10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st12_fsm_11_assign_proc : process(ap_sig_1695)
    begin
        if (ap_sig_1695) then 
            ap_sig_cseq_ST_st12_fsm_11 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st12_fsm_11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st13_fsm_12_assign_proc : process(ap_sig_1645)
    begin
        if (ap_sig_1645) then 
            ap_sig_cseq_ST_st13_fsm_12 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st13_fsm_12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st14_fsm_13_assign_proc : process(ap_sig_1660)
    begin
        if (ap_sig_1660) then 
            ap_sig_cseq_ST_st14_fsm_13 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st14_fsm_13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st15_fsm_14_assign_proc : process(ap_sig_1738)
    begin
        if (ap_sig_1738) then 
            ap_sig_cseq_ST_st15_fsm_14 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st15_fsm_14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st16_fsm_15_assign_proc : process(ap_sig_1745)
    begin
        if (ap_sig_1745) then 
            ap_sig_cseq_ST_st16_fsm_15 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st16_fsm_15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st17_fsm_16_assign_proc : process(ap_sig_1754)
    begin
        if (ap_sig_1754) then 
            ap_sig_cseq_ST_st17_fsm_16 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st17_fsm_16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st18_fsm_17_assign_proc : process(ap_sig_1761)
    begin
        if (ap_sig_1761) then 
            ap_sig_cseq_ST_st18_fsm_17 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st18_fsm_17 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st19_fsm_18_assign_proc : process(ap_sig_1786)
    begin
        if (ap_sig_1786) then 
            ap_sig_cseq_ST_st19_fsm_18 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st19_fsm_18 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_37)
    begin
        if (ap_sig_37) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st20_fsm_19_assign_proc : process(ap_sig_1623)
    begin
        if (ap_sig_1623) then 
            ap_sig_cseq_ST_st20_fsm_19 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st20_fsm_19 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st21_fsm_20_assign_proc : process(ap_sig_314)
    begin
        if (ap_sig_314) then 
            ap_sig_cseq_ST_st21_fsm_20 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st21_fsm_20 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st22_fsm_21_assign_proc : process(ap_sig_360)
    begin
        if (ap_sig_360) then 
            ap_sig_cseq_ST_st22_fsm_21 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st22_fsm_21 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_302)
    begin
        if (ap_sig_302) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_339)
    begin
        if (ap_sig_339) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_1821)
    begin
        if (ap_sig_1821) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_1673)
    begin
        if (ap_sig_1673) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st6_fsm_5_assign_proc : process(ap_sig_1688)
    begin
        if (ap_sig_1688) then 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st7_fsm_6_assign_proc : process(ap_sig_1638)
    begin
        if (ap_sig_1638) then 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st8_fsm_7_assign_proc : process(ap_sig_1653)
    begin
        if (ap_sig_1653) then 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st9_fsm_8_assign_proc : process(ap_sig_1813)
    begin
        if (ap_sig_1813) then 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_664_p2 <= "1" when (i_reg_391 = ap_const_lv4_8) else "0";
    exitcond_fu_696_p2 <= "1" when (Hi_assign_reg_402 = ap_const_lv6_20) else "0";
    exitcond_i_fu_730_p2 <= "1" when (max_id_V_reg_426 = ap_const_lv4_A) else "0";

    grp_dut_conv_fu_479_I_assign_proc : process(ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_I <= ap_const_lv6_A;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_I <= ap_const_lv6_12;
        else 
            grp_dut_conv_fu_479_I <= "XXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_479_L_assign_proc : process(ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_L <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_L <= ap_const_lv1_0;
        else 
            grp_dut_conv_fu_479_L <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_M_assign_proc : process(ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_M <= ap_const_lv7_10;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_M <= ap_const_lv7_1;
        else 
            grp_dut_conv_fu_479_M <= "XXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_479_N_assign_proc : process(ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_N <= ap_const_lv7_20;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_N <= ap_const_lv7_10;
        else 
            grp_dut_conv_fu_479_N <= "XXXXXXX";
        end if; 
    end process;

    grp_dut_conv_fu_479_ap_start <= ap_reg_grp_dut_conv_fu_479_ap_start;

    grp_dut_conv_fu_479_input_0_q0_assign_proc : process(mem_conv1_0_q0, mem_conv2_0_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_0_q0 <= mem_conv2_0_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_0_q0 <= mem_conv1_0_q0;
        else 
            grp_dut_conv_fu_479_input_0_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_0_q1_assign_proc : process(mem_conv1_0_q1, mem_conv2_0_q1, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_0_q1 <= mem_conv2_0_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_0_q1 <= mem_conv1_0_q1;
        else 
            grp_dut_conv_fu_479_input_0_q1 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_10_q0_assign_proc : process(mem_conv1_10_q0, mem_conv2_10_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_10_q0 <= mem_conv2_10_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_10_q0 <= mem_conv1_10_q0;
        else 
            grp_dut_conv_fu_479_input_10_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_10_q1_assign_proc : process(mem_conv1_10_q1, mem_conv2_10_q1, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_10_q1 <= mem_conv2_10_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_10_q1 <= mem_conv1_10_q1;
        else 
            grp_dut_conv_fu_479_input_10_q1 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_11_q0_assign_proc : process(mem_conv1_11_q0, mem_conv2_11_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_11_q0 <= mem_conv2_11_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_11_q0 <= mem_conv1_11_q0;
        else 
            grp_dut_conv_fu_479_input_11_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_11_q1_assign_proc : process(mem_conv1_11_q1, mem_conv2_11_q1, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_11_q1 <= mem_conv2_11_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_11_q1 <= mem_conv1_11_q1;
        else 
            grp_dut_conv_fu_479_input_11_q1 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_12_q0_assign_proc : process(mem_conv1_12_q0, mem_conv2_12_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_12_q0 <= mem_conv2_12_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_12_q0 <= mem_conv1_12_q0;
        else 
            grp_dut_conv_fu_479_input_12_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_12_q1_assign_proc : process(mem_conv1_12_q1, mem_conv2_12_q1, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_12_q1 <= mem_conv2_12_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_12_q1 <= mem_conv1_12_q1;
        else 
            grp_dut_conv_fu_479_input_12_q1 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_13_q0_assign_proc : process(mem_conv1_13_q0, mem_conv2_13_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_13_q0 <= mem_conv2_13_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_13_q0 <= mem_conv1_13_q0;
        else 
            grp_dut_conv_fu_479_input_13_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_13_q1_assign_proc : process(mem_conv1_13_q1, mem_conv2_13_q1, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_13_q1 <= mem_conv2_13_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_13_q1 <= mem_conv1_13_q1;
        else 
            grp_dut_conv_fu_479_input_13_q1 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_14_q0_assign_proc : process(mem_conv1_14_q0, mem_conv2_14_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_14_q0 <= mem_conv2_14_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_14_q0 <= mem_conv1_14_q0;
        else 
            grp_dut_conv_fu_479_input_14_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_14_q1_assign_proc : process(mem_conv1_14_q1, mem_conv2_14_q1, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_14_q1 <= mem_conv2_14_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_14_q1 <= mem_conv1_14_q1;
        else 
            grp_dut_conv_fu_479_input_14_q1 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_15_q0_assign_proc : process(mem_conv1_15_q0, mem_conv2_15_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_15_q0 <= mem_conv2_15_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_15_q0 <= mem_conv1_15_q0;
        else 
            grp_dut_conv_fu_479_input_15_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_15_q1_assign_proc : process(mem_conv1_15_q1, mem_conv2_15_q1, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_15_q1 <= mem_conv2_15_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_15_q1 <= mem_conv1_15_q1;
        else 
            grp_dut_conv_fu_479_input_15_q1 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_1_q0_assign_proc : process(mem_conv1_1_q0, mem_conv2_1_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_1_q0 <= mem_conv2_1_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_1_q0 <= mem_conv1_1_q0;
        else 
            grp_dut_conv_fu_479_input_1_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_1_q1_assign_proc : process(mem_conv1_1_q1, mem_conv2_1_q1, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_1_q1 <= mem_conv2_1_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_1_q1 <= mem_conv1_1_q1;
        else 
            grp_dut_conv_fu_479_input_1_q1 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_2_q0_assign_proc : process(mem_conv1_2_q0, mem_conv2_2_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_2_q0 <= mem_conv2_2_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_2_q0 <= mem_conv1_2_q0;
        else 
            grp_dut_conv_fu_479_input_2_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_2_q1_assign_proc : process(mem_conv1_2_q1, mem_conv2_2_q1, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_2_q1 <= mem_conv2_2_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_2_q1 <= mem_conv1_2_q1;
        else 
            grp_dut_conv_fu_479_input_2_q1 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_3_q0_assign_proc : process(mem_conv1_3_q0, mem_conv2_3_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_3_q0 <= mem_conv2_3_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_3_q0 <= mem_conv1_3_q0;
        else 
            grp_dut_conv_fu_479_input_3_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_3_q1_assign_proc : process(mem_conv1_3_q1, mem_conv2_3_q1, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_3_q1 <= mem_conv2_3_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_3_q1 <= mem_conv1_3_q1;
        else 
            grp_dut_conv_fu_479_input_3_q1 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_4_q0_assign_proc : process(mem_conv1_4_q0, mem_conv2_4_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_4_q0 <= mem_conv2_4_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_4_q0 <= mem_conv1_4_q0;
        else 
            grp_dut_conv_fu_479_input_4_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_4_q1_assign_proc : process(mem_conv1_4_q1, mem_conv2_4_q1, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_4_q1 <= mem_conv2_4_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_4_q1 <= mem_conv1_4_q1;
        else 
            grp_dut_conv_fu_479_input_4_q1 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_5_q0_assign_proc : process(mem_conv1_5_q0, mem_conv2_5_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_5_q0 <= mem_conv2_5_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_5_q0 <= mem_conv1_5_q0;
        else 
            grp_dut_conv_fu_479_input_5_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_5_q1_assign_proc : process(mem_conv1_5_q1, mem_conv2_5_q1, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_5_q1 <= mem_conv2_5_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_5_q1 <= mem_conv1_5_q1;
        else 
            grp_dut_conv_fu_479_input_5_q1 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_6_q0_assign_proc : process(mem_conv1_6_q0, mem_conv2_6_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_6_q0 <= mem_conv2_6_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_6_q0 <= mem_conv1_6_q0;
        else 
            grp_dut_conv_fu_479_input_6_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_6_q1_assign_proc : process(mem_conv1_6_q1, mem_conv2_6_q1, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_6_q1 <= mem_conv2_6_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_6_q1 <= mem_conv1_6_q1;
        else 
            grp_dut_conv_fu_479_input_6_q1 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_7_q0_assign_proc : process(mem_conv1_7_q0, mem_conv2_7_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_7_q0 <= mem_conv2_7_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_7_q0 <= mem_conv1_7_q0;
        else 
            grp_dut_conv_fu_479_input_7_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_7_q1_assign_proc : process(mem_conv1_7_q1, mem_conv2_7_q1, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_7_q1 <= mem_conv2_7_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_7_q1 <= mem_conv1_7_q1;
        else 
            grp_dut_conv_fu_479_input_7_q1 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_8_q0_assign_proc : process(mem_conv1_8_q0, mem_conv2_8_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_8_q0 <= mem_conv2_8_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_8_q0 <= mem_conv1_8_q0;
        else 
            grp_dut_conv_fu_479_input_8_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_8_q1_assign_proc : process(mem_conv1_8_q1, mem_conv2_8_q1, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_8_q1 <= mem_conv2_8_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_8_q1 <= mem_conv1_8_q1;
        else 
            grp_dut_conv_fu_479_input_8_q1 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_9_q0_assign_proc : process(mem_conv1_9_q0, mem_conv2_9_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_9_q0 <= mem_conv2_9_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_9_q0 <= mem_conv1_9_q0;
        else 
            grp_dut_conv_fu_479_input_9_q0 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_input_9_q1_assign_proc : process(mem_conv1_9_q1, mem_conv2_9_q1, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_input_9_q1 <= mem_conv2_9_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_input_9_q1 <= mem_conv1_9_q1;
        else 
            grp_dut_conv_fu_479_input_9_q1 <= "X";
        end if; 
    end process;


    grp_dut_conv_fu_479_threshold_0_V_q0_assign_proc : process(threshold1_V_0_q0, threshold2_V_0_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_threshold_0_V_q0 <= threshold2_V_0_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_threshold_0_V_q0 <= threshold1_V_0_q0;
        else 
            grp_dut_conv_fu_479_threshold_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_479_threshold_10_V_q0_assign_proc : process(threshold1_V_10_q0, threshold2_V_10_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_threshold_10_V_q0 <= threshold2_V_10_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_threshold_10_V_q0 <= threshold1_V_10_q0;
        else 
            grp_dut_conv_fu_479_threshold_10_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_479_threshold_11_V_q0_assign_proc : process(threshold1_V_11_q0, threshold2_V_11_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_threshold_11_V_q0 <= threshold2_V_11_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_threshold_11_V_q0 <= threshold1_V_11_q0;
        else 
            grp_dut_conv_fu_479_threshold_11_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_479_threshold_12_V_q0_assign_proc : process(threshold1_V_12_q0, threshold2_V_12_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_threshold_12_V_q0 <= threshold2_V_12_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_threshold_12_V_q0 <= threshold1_V_12_q0;
        else 
            grp_dut_conv_fu_479_threshold_12_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_479_threshold_13_V_q0_assign_proc : process(threshold1_V_13_q0, threshold2_V_13_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_threshold_13_V_q0 <= threshold2_V_13_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_threshold_13_V_q0 <= threshold1_V_13_q0;
        else 
            grp_dut_conv_fu_479_threshold_13_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_479_threshold_14_V_q0_assign_proc : process(threshold1_V_14_q0, threshold2_V_14_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_threshold_14_V_q0 <= threshold2_V_14_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_threshold_14_V_q0 <= threshold1_V_14_q0;
        else 
            grp_dut_conv_fu_479_threshold_14_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_479_threshold_15_V_q0_assign_proc : process(threshold1_V_15_q0, threshold2_V_15_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_threshold_15_V_q0 <= threshold2_V_15_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_threshold_15_V_q0 <= threshold1_V_15_q0;
        else 
            grp_dut_conv_fu_479_threshold_15_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_479_threshold_1_V_q0_assign_proc : process(threshold1_V_1_q0, threshold2_V_1_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_threshold_1_V_q0 <= threshold2_V_1_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_threshold_1_V_q0 <= threshold1_V_1_q0;
        else 
            grp_dut_conv_fu_479_threshold_1_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_479_threshold_2_V_q0_assign_proc : process(threshold1_V_2_q0, threshold2_V_2_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_threshold_2_V_q0 <= threshold2_V_2_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_threshold_2_V_q0 <= threshold1_V_2_q0;
        else 
            grp_dut_conv_fu_479_threshold_2_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_479_threshold_3_V_q0_assign_proc : process(threshold1_V_3_q0, threshold2_V_3_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_threshold_3_V_q0 <= threshold2_V_3_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_threshold_3_V_q0 <= threshold1_V_3_q0;
        else 
            grp_dut_conv_fu_479_threshold_3_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_479_threshold_4_V_q0_assign_proc : process(threshold1_V_4_q0, threshold2_V_4_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_threshold_4_V_q0 <= threshold2_V_4_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_threshold_4_V_q0 <= threshold1_V_4_q0;
        else 
            grp_dut_conv_fu_479_threshold_4_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_479_threshold_5_V_q0_assign_proc : process(threshold1_V_5_q0, threshold2_V_5_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_threshold_5_V_q0 <= threshold2_V_5_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_threshold_5_V_q0 <= threshold1_V_5_q0;
        else 
            grp_dut_conv_fu_479_threshold_5_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_479_threshold_6_V_q0_assign_proc : process(threshold1_V_6_q0, threshold2_V_6_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_threshold_6_V_q0 <= threshold2_V_6_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_threshold_6_V_q0 <= threshold1_V_6_q0;
        else 
            grp_dut_conv_fu_479_threshold_6_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_479_threshold_7_V_q0_assign_proc : process(threshold1_V_7_q0, threshold2_V_7_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_threshold_7_V_q0 <= threshold2_V_7_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_threshold_7_V_q0 <= threshold1_V_7_q0;
        else 
            grp_dut_conv_fu_479_threshold_7_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_479_threshold_8_V_q0_assign_proc : process(threshold1_V_8_q0, threshold2_V_8_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_threshold_8_V_q0 <= threshold2_V_8_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_threshold_8_V_q0 <= threshold1_V_8_q0;
        else 
            grp_dut_conv_fu_479_threshold_8_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_dut_conv_fu_479_threshold_9_V_q0_assign_proc : process(threshold1_V_9_q0, threshold2_V_9_q0, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            grp_dut_conv_fu_479_threshold_9_V_q0 <= threshold2_V_9_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            grp_dut_conv_fu_479_threshold_9_V_q0 <= threshold1_V_9_q0;
        else 
            grp_dut_conv_fu_479_threshold_9_V_q0 <= "XXXXXXXX";
        end if; 
    end process;

    grp_dut_dense_1_fu_587_ap_start <= ap_reg_grp_dut_dense_1_fu_587_ap_start;
    grp_dut_dense_fu_612_ap_start <= ap_reg_grp_dut_dense_fu_612_ap_start;

    grp_dut_max_pool_fu_437_I_assign_proc : process(ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_I <= ap_const_lv6_8;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_I <= ap_const_lv6_10;
        else 
            grp_dut_max_pool_fu_437_I <= "XXXXXX";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_M_assign_proc : process(ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_M <= ap_const_lv7_20;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_M <= ap_const_lv7_10;
        else 
            grp_dut_max_pool_fu_437_M <= "XXXXXXX";
        end if; 
    end process;

    grp_dut_max_pool_fu_437_ap_start <= ap_reg_grp_dut_max_pool_fu_437_ap_start;

    grp_dut_max_pool_fu_437_input_0_q0_assign_proc : process(mem_conv1_0_q0, mem_conv2_0_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_0_q0 <= mem_conv1_0_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_0_q0 <= mem_conv2_0_q0;
        else 
            grp_dut_max_pool_fu_437_input_0_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_0_q1_assign_proc : process(mem_conv1_0_q1, mem_conv2_0_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_0_q1 <= mem_conv1_0_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_0_q1 <= mem_conv2_0_q1;
        else 
            grp_dut_max_pool_fu_437_input_0_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_10_q0_assign_proc : process(mem_conv1_10_q0, mem_conv2_10_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_10_q0 <= mem_conv1_10_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_10_q0 <= mem_conv2_10_q0;
        else 
            grp_dut_max_pool_fu_437_input_10_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_10_q1_assign_proc : process(mem_conv1_10_q1, mem_conv2_10_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_10_q1 <= mem_conv1_10_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_10_q1 <= mem_conv2_10_q1;
        else 
            grp_dut_max_pool_fu_437_input_10_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_11_q0_assign_proc : process(mem_conv1_11_q0, mem_conv2_11_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_11_q0 <= mem_conv1_11_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_11_q0 <= mem_conv2_11_q0;
        else 
            grp_dut_max_pool_fu_437_input_11_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_11_q1_assign_proc : process(mem_conv1_11_q1, mem_conv2_11_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_11_q1 <= mem_conv1_11_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_11_q1 <= mem_conv2_11_q1;
        else 
            grp_dut_max_pool_fu_437_input_11_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_12_q0_assign_proc : process(mem_conv1_12_q0, mem_conv2_12_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_12_q0 <= mem_conv1_12_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_12_q0 <= mem_conv2_12_q0;
        else 
            grp_dut_max_pool_fu_437_input_12_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_12_q1_assign_proc : process(mem_conv1_12_q1, mem_conv2_12_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_12_q1 <= mem_conv1_12_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_12_q1 <= mem_conv2_12_q1;
        else 
            grp_dut_max_pool_fu_437_input_12_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_13_q0_assign_proc : process(mem_conv1_13_q0, mem_conv2_13_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_13_q0 <= mem_conv1_13_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_13_q0 <= mem_conv2_13_q0;
        else 
            grp_dut_max_pool_fu_437_input_13_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_13_q1_assign_proc : process(mem_conv1_13_q1, mem_conv2_13_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_13_q1 <= mem_conv1_13_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_13_q1 <= mem_conv2_13_q1;
        else 
            grp_dut_max_pool_fu_437_input_13_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_14_q0_assign_proc : process(mem_conv1_14_q0, mem_conv2_14_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_14_q0 <= mem_conv1_14_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_14_q0 <= mem_conv2_14_q0;
        else 
            grp_dut_max_pool_fu_437_input_14_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_14_q1_assign_proc : process(mem_conv1_14_q1, mem_conv2_14_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_14_q1 <= mem_conv1_14_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_14_q1 <= mem_conv2_14_q1;
        else 
            grp_dut_max_pool_fu_437_input_14_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_15_q0_assign_proc : process(mem_conv1_15_q0, mem_conv2_15_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_15_q0 <= mem_conv1_15_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_15_q0 <= mem_conv2_15_q0;
        else 
            grp_dut_max_pool_fu_437_input_15_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_15_q1_assign_proc : process(mem_conv1_15_q1, mem_conv2_15_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_15_q1 <= mem_conv1_15_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_15_q1 <= mem_conv2_15_q1;
        else 
            grp_dut_max_pool_fu_437_input_15_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_1_q0_assign_proc : process(mem_conv1_1_q0, mem_conv2_1_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_1_q0 <= mem_conv1_1_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_1_q0 <= mem_conv2_1_q0;
        else 
            grp_dut_max_pool_fu_437_input_1_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_1_q1_assign_proc : process(mem_conv1_1_q1, mem_conv2_1_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_1_q1 <= mem_conv1_1_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_1_q1 <= mem_conv2_1_q1;
        else 
            grp_dut_max_pool_fu_437_input_1_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_2_q0_assign_proc : process(mem_conv1_2_q0, mem_conv2_2_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_2_q0 <= mem_conv1_2_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_2_q0 <= mem_conv2_2_q0;
        else 
            grp_dut_max_pool_fu_437_input_2_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_2_q1_assign_proc : process(mem_conv1_2_q1, mem_conv2_2_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_2_q1 <= mem_conv1_2_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_2_q1 <= mem_conv2_2_q1;
        else 
            grp_dut_max_pool_fu_437_input_2_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_3_q0_assign_proc : process(mem_conv1_3_q0, mem_conv2_3_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_3_q0 <= mem_conv1_3_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_3_q0 <= mem_conv2_3_q0;
        else 
            grp_dut_max_pool_fu_437_input_3_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_3_q1_assign_proc : process(mem_conv1_3_q1, mem_conv2_3_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_3_q1 <= mem_conv1_3_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_3_q1 <= mem_conv2_3_q1;
        else 
            grp_dut_max_pool_fu_437_input_3_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_4_q0_assign_proc : process(mem_conv1_4_q0, mem_conv2_4_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_4_q0 <= mem_conv1_4_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_4_q0 <= mem_conv2_4_q0;
        else 
            grp_dut_max_pool_fu_437_input_4_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_4_q1_assign_proc : process(mem_conv1_4_q1, mem_conv2_4_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_4_q1 <= mem_conv1_4_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_4_q1 <= mem_conv2_4_q1;
        else 
            grp_dut_max_pool_fu_437_input_4_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_5_q0_assign_proc : process(mem_conv1_5_q0, mem_conv2_5_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_5_q0 <= mem_conv1_5_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_5_q0 <= mem_conv2_5_q0;
        else 
            grp_dut_max_pool_fu_437_input_5_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_5_q1_assign_proc : process(mem_conv1_5_q1, mem_conv2_5_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_5_q1 <= mem_conv1_5_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_5_q1 <= mem_conv2_5_q1;
        else 
            grp_dut_max_pool_fu_437_input_5_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_6_q0_assign_proc : process(mem_conv1_6_q0, mem_conv2_6_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_6_q0 <= mem_conv1_6_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_6_q0 <= mem_conv2_6_q0;
        else 
            grp_dut_max_pool_fu_437_input_6_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_6_q1_assign_proc : process(mem_conv1_6_q1, mem_conv2_6_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_6_q1 <= mem_conv1_6_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_6_q1 <= mem_conv2_6_q1;
        else 
            grp_dut_max_pool_fu_437_input_6_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_7_q0_assign_proc : process(mem_conv1_7_q0, mem_conv2_7_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_7_q0 <= mem_conv1_7_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_7_q0 <= mem_conv2_7_q0;
        else 
            grp_dut_max_pool_fu_437_input_7_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_7_q1_assign_proc : process(mem_conv1_7_q1, mem_conv2_7_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_7_q1 <= mem_conv1_7_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_7_q1 <= mem_conv2_7_q1;
        else 
            grp_dut_max_pool_fu_437_input_7_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_8_q0_assign_proc : process(mem_conv1_8_q0, mem_conv2_8_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_8_q0 <= mem_conv1_8_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_8_q0 <= mem_conv2_8_q0;
        else 
            grp_dut_max_pool_fu_437_input_8_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_8_q1_assign_proc : process(mem_conv1_8_q1, mem_conv2_8_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_8_q1 <= mem_conv1_8_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_8_q1 <= mem_conv2_8_q1;
        else 
            grp_dut_max_pool_fu_437_input_8_q1 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_9_q0_assign_proc : process(mem_conv1_9_q0, mem_conv2_9_q0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_9_q0 <= mem_conv1_9_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_9_q0 <= mem_conv2_9_q0;
        else 
            grp_dut_max_pool_fu_437_input_9_q0 <= "X";
        end if; 
    end process;


    grp_dut_max_pool_fu_437_input_9_q1_assign_proc : process(mem_conv1_9_q1, mem_conv2_9_q1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            grp_dut_max_pool_fu_437_input_9_q1 <= mem_conv1_9_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            grp_dut_max_pool_fu_437_input_9_q1 <= mem_conv2_9_q1;
        else 
            grp_dut_max_pool_fu_437_input_9_q1 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_622_I_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_622_I <= ap_const_lv6_8;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_622_I <= ap_const_lv6_10;
        else 
            grp_dut_pad_fu_622_I <= "XXXXXX";
        end if; 
    end process;


    grp_dut_pad_fu_622_M_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_622_M <= ap_const_lv7_10;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_622_M <= ap_const_lv7_1;
        else 
            grp_dut_pad_fu_622_M <= "XXXXXXX";
        end if; 
    end process;

    grp_dut_pad_fu_622_ap_start <= ap_reg_grp_dut_pad_fu_622_ap_start;

    grp_dut_pad_fu_622_input_0_q0_assign_proc : process(mem_conv1_0_q0, input_0_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_622_input_0_q0 <= mem_conv1_0_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_622_input_0_q0 <= input_0_q0;
        else 
            grp_dut_pad_fu_622_input_0_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_622_input_10_q0_assign_proc : process(mem_conv1_10_q0, input_10_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_622_input_10_q0 <= mem_conv1_10_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_622_input_10_q0 <= input_10_q0;
        else 
            grp_dut_pad_fu_622_input_10_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_622_input_11_q0_assign_proc : process(mem_conv1_11_q0, input_11_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_622_input_11_q0 <= mem_conv1_11_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_622_input_11_q0 <= input_11_q0;
        else 
            grp_dut_pad_fu_622_input_11_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_622_input_12_q0_assign_proc : process(mem_conv1_12_q0, input_12_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_622_input_12_q0 <= mem_conv1_12_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_622_input_12_q0 <= input_12_q0;
        else 
            grp_dut_pad_fu_622_input_12_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_622_input_13_q0_assign_proc : process(mem_conv1_13_q0, input_13_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_622_input_13_q0 <= mem_conv1_13_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_622_input_13_q0 <= input_13_q0;
        else 
            grp_dut_pad_fu_622_input_13_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_622_input_14_q0_assign_proc : process(mem_conv1_14_q0, input_14_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_622_input_14_q0 <= mem_conv1_14_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_622_input_14_q0 <= input_14_q0;
        else 
            grp_dut_pad_fu_622_input_14_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_622_input_15_q0_assign_proc : process(mem_conv1_15_q0, input_15_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_622_input_15_q0 <= mem_conv1_15_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_622_input_15_q0 <= input_15_q0;
        else 
            grp_dut_pad_fu_622_input_15_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_622_input_1_q0_assign_proc : process(mem_conv1_1_q0, input_1_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_622_input_1_q0 <= mem_conv1_1_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_622_input_1_q0 <= input_1_q0;
        else 
            grp_dut_pad_fu_622_input_1_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_622_input_2_q0_assign_proc : process(mem_conv1_2_q0, input_2_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_622_input_2_q0 <= mem_conv1_2_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_622_input_2_q0 <= input_2_q0;
        else 
            grp_dut_pad_fu_622_input_2_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_622_input_3_q0_assign_proc : process(mem_conv1_3_q0, input_3_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_622_input_3_q0 <= mem_conv1_3_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_622_input_3_q0 <= input_3_q0;
        else 
            grp_dut_pad_fu_622_input_3_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_622_input_4_q0_assign_proc : process(mem_conv1_4_q0, input_4_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_622_input_4_q0 <= mem_conv1_4_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_622_input_4_q0 <= input_4_q0;
        else 
            grp_dut_pad_fu_622_input_4_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_622_input_5_q0_assign_proc : process(mem_conv1_5_q0, input_5_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_622_input_5_q0 <= mem_conv1_5_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_622_input_5_q0 <= input_5_q0;
        else 
            grp_dut_pad_fu_622_input_5_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_622_input_6_q0_assign_proc : process(mem_conv1_6_q0, input_6_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_622_input_6_q0 <= mem_conv1_6_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_622_input_6_q0 <= input_6_q0;
        else 
            grp_dut_pad_fu_622_input_6_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_622_input_7_q0_assign_proc : process(mem_conv1_7_q0, input_7_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_622_input_7_q0 <= mem_conv1_7_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_622_input_7_q0 <= input_7_q0;
        else 
            grp_dut_pad_fu_622_input_7_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_622_input_8_q0_assign_proc : process(mem_conv1_8_q0, input_8_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_622_input_8_q0 <= mem_conv1_8_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_622_input_8_q0 <= input_8_q0;
        else 
            grp_dut_pad_fu_622_input_8_q0 <= "X";
        end if; 
    end process;


    grp_dut_pad_fu_622_input_9_q0_assign_proc : process(mem_conv1_9_q0, input_9_q0, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_dut_pad_fu_622_input_9_q0 <= mem_conv1_9_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_dut_pad_fu_622_input_9_q0 <= input_9_q0;
        else 
            grp_dut_pad_fu_622_input_9_q0 <= "X";
        end if; 
    end process;

    grp_dut_reshape_fu_579_ap_start <= ap_reg_grp_dut_reshape_fu_579_ap_start;
    i_2_fu_670_p2 <= std_logic_vector(unsigned(i_reg_391) + unsigned(ap_const_lv4_1));
    i_3_fu_741_p2 <= std_logic_vector(unsigned(max_id_V_reg_426) + unsigned(ap_const_lv4_1));

    input_0_address0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, grp_dut_pad_fu_622_input_0_address0, ap_sig_cseq_ST_st4_fsm_3, newIndex1_fu_721_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            input_0_address0 <= newIndex1_fu_721_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            input_0_address0 <= grp_dut_pad_fu_622_input_0_address0;
        else 
            input_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    input_0_ce0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, grp_dut_pad_fu_622_input_0_ce0, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            input_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            input_0_ce0 <= grp_dut_pad_fu_622_input_0_ce0;
        else 
            input_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_0_d0 <= tmp_V_1_reg_762(to_integer(unsigned(Hi_assign_cast3_fu_692_p1)) downto to_integer(unsigned(Hi_assign_cast3_fu_692_p1))) when (to_integer(unsigned(Hi_assign_cast3_fu_692_p1))>= 0 and to_integer(unsigned(Hi_assign_cast3_fu_692_p1))<=31) else "-";

    input_0_we0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, exitcond_fu_696_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond_fu_696_p2)))) then 
            input_0_we0 <= ap_const_logic_1;
        else 
            input_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    j_fu_702_p2 <= std_logic_vector(unsigned(Hi_assign_reg_402) + unsigned(ap_const_lv6_1));
    max_id_V_cast2_fu_726_p1 <= std_logic_vector(resize(unsigned(max_id_V_reg_426),32));

    mem_conv1_0_address0_assign_proc : process(ap_sig_cseq_ST_st21_fsm_20, grp_dut_max_pool_fu_437_input_0_address0, grp_dut_max_pool_fu_437_output_0_address0, grp_dut_conv_fu_479_input_0_address0, grp_dut_conv_fu_479_output_0_address0, grp_dut_reshape_fu_579_output_0_address0, grp_dut_dense_1_fu_587_input_r_address0, grp_dut_dense_fu_612_output_0_address0, grp_dut_pad_fu_622_input_0_address0, grp_dut_pad_fu_622_output_0_address0, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9, newIndex32_i_fu_736_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20)) then 
            mem_conv1_0_address0 <= newIndex32_i_fu_736_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_0_address0 <= grp_dut_pad_fu_622_output_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_0_address0 <= grp_dut_pad_fu_622_input_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19)) then 
            mem_conv1_0_address0 <= grp_dut_dense_fu_612_output_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_0_address0 <= grp_dut_dense_1_fu_587_input_r_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_0_address0 <= grp_dut_reshape_fu_579_output_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_0_address0 <= grp_dut_conv_fu_479_output_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_0_address0 <= grp_dut_conv_fu_479_input_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_0_address0 <= grp_dut_max_pool_fu_437_output_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_0_address0 <= grp_dut_max_pool_fu_437_input_0_address0;
        else 
            mem_conv1_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_0_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_0_address1, grp_dut_max_pool_fu_437_output_0_address1, grp_dut_conv_fu_479_input_0_address1, grp_dut_reshape_fu_579_output_0_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st16_fsm_15)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_0_address1 <= grp_dut_reshape_fu_579_output_0_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_0_address1 <= grp_dut_conv_fu_479_input_0_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_0_address1 <= grp_dut_max_pool_fu_437_output_0_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_0_address1 <= grp_dut_max_pool_fu_437_input_0_address1;
        else 
            mem_conv1_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_0_ce0_assign_proc : process(ap_sig_cseq_ST_st21_fsm_20, ap_sig_345, grp_dut_max_pool_fu_437_input_0_ce0, grp_dut_max_pool_fu_437_output_0_ce0, grp_dut_conv_fu_479_input_0_ce0, grp_dut_conv_fu_479_output_0_ce0, grp_dut_reshape_fu_579_output_0_ce0, grp_dut_dense_1_fu_587_input_r_ce0, grp_dut_dense_fu_612_output_0_ce0, grp_dut_pad_fu_622_input_0_ce0, grp_dut_pad_fu_622_output_0_ce0, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20) and not(ap_sig_345))) then 
            mem_conv1_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_0_ce0 <= grp_dut_pad_fu_622_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_0_ce0 <= grp_dut_pad_fu_622_input_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19)) then 
            mem_conv1_0_ce0 <= grp_dut_dense_fu_612_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_0_ce0 <= grp_dut_dense_1_fu_587_input_r_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_0_ce0 <= grp_dut_reshape_fu_579_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_0_ce0 <= grp_dut_conv_fu_479_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_0_ce0 <= grp_dut_conv_fu_479_input_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_0_ce0 <= grp_dut_max_pool_fu_437_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_0_ce0 <= grp_dut_max_pool_fu_437_input_0_ce0;
        else 
            mem_conv1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_0_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_0_ce1, grp_dut_max_pool_fu_437_output_0_ce1, grp_dut_conv_fu_479_input_0_ce1, grp_dut_reshape_fu_579_output_0_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st16_fsm_15)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_0_ce1 <= grp_dut_reshape_fu_579_output_0_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_0_ce1 <= grp_dut_conv_fu_479_input_0_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_0_ce1 <= grp_dut_max_pool_fu_437_output_0_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_0_ce1 <= grp_dut_max_pool_fu_437_input_0_ce1;
        else 
            mem_conv1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_0_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_0_d0, grp_dut_conv_fu_479_output_0_d0, grp_dut_reshape_fu_579_output_0_d0, grp_dut_dense_fu_612_output_0_d0, grp_dut_pad_fu_622_output_0_d0, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_0_d0 <= grp_dut_pad_fu_622_output_0_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19)) then 
            mem_conv1_0_d0 <= grp_dut_dense_fu_612_output_0_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_0_d0 <= grp_dut_reshape_fu_579_output_0_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_0_d0 <= grp_dut_conv_fu_479_output_0_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_0_d0 <= grp_dut_max_pool_fu_437_output_0_d0;
        else 
            mem_conv1_0_d0 <= "X";
        end if; 
    end process;


    mem_conv1_0_d1_assign_proc : process(grp_dut_max_pool_fu_437_output_0_d1, grp_dut_reshape_fu_579_output_0_d1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st16_fsm_15)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_0_d1 <= grp_dut_reshape_fu_579_output_0_d1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_0_d1 <= grp_dut_max_pool_fu_437_output_0_d1;
        else 
            mem_conv1_0_d1 <= "X";
        end if; 
    end process;


    mem_conv1_0_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_0_we0, grp_dut_conv_fu_479_output_0_we0, grp_dut_reshape_fu_579_output_0_we0, grp_dut_dense_fu_612_output_0_we0, grp_dut_pad_fu_622_output_0_we0, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_0_we0 <= grp_dut_pad_fu_622_output_0_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19)) then 
            mem_conv1_0_we0 <= grp_dut_dense_fu_612_output_0_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_0_we0 <= grp_dut_reshape_fu_579_output_0_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_0_we0 <= grp_dut_conv_fu_479_output_0_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_0_we0 <= grp_dut_max_pool_fu_437_output_0_we0;
        else 
            mem_conv1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_0_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_0_we1, grp_dut_reshape_fu_579_output_0_we1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st16_fsm_15)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_0_we1 <= grp_dut_reshape_fu_579_output_0_we1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_0_we1 <= grp_dut_max_pool_fu_437_output_0_we1;
        else 
            mem_conv1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_10_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_10_address0, grp_dut_max_pool_fu_437_output_10_address0, grp_dut_conv_fu_479_input_10_address0, grp_dut_conv_fu_479_output_10_address0, grp_dut_dense_1_fu_587_input10_address0, grp_dut_pad_fu_622_input_10_address0, grp_dut_pad_fu_622_output_10_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_10_address0 <= grp_dut_pad_fu_622_output_10_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_10_address0 <= grp_dut_pad_fu_622_input_10_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_10_address0 <= grp_dut_dense_1_fu_587_input10_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_10_address0 <= grp_dut_conv_fu_479_output_10_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_10_address0 <= grp_dut_conv_fu_479_input_10_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_10_address0 <= grp_dut_max_pool_fu_437_output_10_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_10_address0 <= grp_dut_max_pool_fu_437_input_10_address0;
        else 
            mem_conv1_10_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_10_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_10_address1, grp_dut_max_pool_fu_437_output_10_address1, grp_dut_conv_fu_479_input_10_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_10_address1 <= grp_dut_conv_fu_479_input_10_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_10_address1 <= grp_dut_max_pool_fu_437_output_10_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_10_address1 <= grp_dut_max_pool_fu_437_input_10_address1;
        else 
            mem_conv1_10_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_10_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_10_ce0, grp_dut_max_pool_fu_437_output_10_ce0, grp_dut_conv_fu_479_input_10_ce0, grp_dut_conv_fu_479_output_10_ce0, grp_dut_dense_1_fu_587_input10_ce0, grp_dut_pad_fu_622_input_10_ce0, grp_dut_pad_fu_622_output_10_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_10_ce0 <= grp_dut_pad_fu_622_output_10_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_10_ce0 <= grp_dut_pad_fu_622_input_10_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_10_ce0 <= grp_dut_dense_1_fu_587_input10_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_10_ce0 <= grp_dut_conv_fu_479_output_10_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_10_ce0 <= grp_dut_conv_fu_479_input_10_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_10_ce0 <= grp_dut_max_pool_fu_437_output_10_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_10_ce0 <= grp_dut_max_pool_fu_437_input_10_ce0;
        else 
            mem_conv1_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_10_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_10_ce1, grp_dut_max_pool_fu_437_output_10_ce1, grp_dut_conv_fu_479_input_10_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_10_ce1 <= grp_dut_conv_fu_479_input_10_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_10_ce1 <= grp_dut_max_pool_fu_437_output_10_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_10_ce1 <= grp_dut_max_pool_fu_437_input_10_ce1;
        else 
            mem_conv1_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_10_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_10_d0, grp_dut_conv_fu_479_output_10_d0, grp_dut_pad_fu_622_output_10_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_10_d0 <= grp_dut_pad_fu_622_output_10_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_10_d0 <= grp_dut_conv_fu_479_output_10_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_10_d0 <= grp_dut_max_pool_fu_437_output_10_d0;
        else 
            mem_conv1_10_d0 <= "X";
        end if; 
    end process;


    mem_conv1_10_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_10_we0, grp_dut_conv_fu_479_output_10_we0, grp_dut_pad_fu_622_output_10_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_10_we0 <= grp_dut_pad_fu_622_output_10_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_10_we0 <= grp_dut_conv_fu_479_output_10_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_10_we0 <= grp_dut_max_pool_fu_437_output_10_we0;
        else 
            mem_conv1_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_10_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_10_we1, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_10_we1 <= grp_dut_max_pool_fu_437_output_10_we1;
        else 
            mem_conv1_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_11_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_11_address0, grp_dut_max_pool_fu_437_output_11_address0, grp_dut_conv_fu_479_input_11_address0, grp_dut_conv_fu_479_output_11_address0, grp_dut_dense_1_fu_587_input11_address0, grp_dut_pad_fu_622_input_11_address0, grp_dut_pad_fu_622_output_11_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_11_address0 <= grp_dut_pad_fu_622_output_11_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_11_address0 <= grp_dut_pad_fu_622_input_11_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_11_address0 <= grp_dut_dense_1_fu_587_input11_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_11_address0 <= grp_dut_conv_fu_479_output_11_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_11_address0 <= grp_dut_conv_fu_479_input_11_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_11_address0 <= grp_dut_max_pool_fu_437_output_11_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_11_address0 <= grp_dut_max_pool_fu_437_input_11_address0;
        else 
            mem_conv1_11_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_11_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_11_address1, grp_dut_max_pool_fu_437_output_11_address1, grp_dut_conv_fu_479_input_11_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_11_address1 <= grp_dut_conv_fu_479_input_11_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_11_address1 <= grp_dut_max_pool_fu_437_output_11_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_11_address1 <= grp_dut_max_pool_fu_437_input_11_address1;
        else 
            mem_conv1_11_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_11_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_11_ce0, grp_dut_max_pool_fu_437_output_11_ce0, grp_dut_conv_fu_479_input_11_ce0, grp_dut_conv_fu_479_output_11_ce0, grp_dut_dense_1_fu_587_input11_ce0, grp_dut_pad_fu_622_input_11_ce0, grp_dut_pad_fu_622_output_11_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_11_ce0 <= grp_dut_pad_fu_622_output_11_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_11_ce0 <= grp_dut_pad_fu_622_input_11_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_11_ce0 <= grp_dut_dense_1_fu_587_input11_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_11_ce0 <= grp_dut_conv_fu_479_output_11_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_11_ce0 <= grp_dut_conv_fu_479_input_11_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_11_ce0 <= grp_dut_max_pool_fu_437_output_11_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_11_ce0 <= grp_dut_max_pool_fu_437_input_11_ce0;
        else 
            mem_conv1_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_11_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_11_ce1, grp_dut_max_pool_fu_437_output_11_ce1, grp_dut_conv_fu_479_input_11_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_11_ce1 <= grp_dut_conv_fu_479_input_11_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_11_ce1 <= grp_dut_max_pool_fu_437_output_11_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_11_ce1 <= grp_dut_max_pool_fu_437_input_11_ce1;
        else 
            mem_conv1_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_11_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_11_d0, grp_dut_conv_fu_479_output_11_d0, grp_dut_pad_fu_622_output_11_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_11_d0 <= grp_dut_pad_fu_622_output_11_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_11_d0 <= grp_dut_conv_fu_479_output_11_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_11_d0 <= grp_dut_max_pool_fu_437_output_11_d0;
        else 
            mem_conv1_11_d0 <= "X";
        end if; 
    end process;


    mem_conv1_11_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_11_we0, grp_dut_conv_fu_479_output_11_we0, grp_dut_pad_fu_622_output_11_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_11_we0 <= grp_dut_pad_fu_622_output_11_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_11_we0 <= grp_dut_conv_fu_479_output_11_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_11_we0 <= grp_dut_max_pool_fu_437_output_11_we0;
        else 
            mem_conv1_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_11_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_11_we1, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_11_we1 <= grp_dut_max_pool_fu_437_output_11_we1;
        else 
            mem_conv1_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_12_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_12_address0, grp_dut_max_pool_fu_437_output_12_address0, grp_dut_conv_fu_479_input_12_address0, grp_dut_conv_fu_479_output_12_address0, grp_dut_dense_1_fu_587_input12_address0, grp_dut_pad_fu_622_input_12_address0, grp_dut_pad_fu_622_output_12_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_12_address0 <= grp_dut_pad_fu_622_output_12_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_12_address0 <= grp_dut_pad_fu_622_input_12_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_12_address0 <= grp_dut_dense_1_fu_587_input12_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_12_address0 <= grp_dut_conv_fu_479_output_12_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_12_address0 <= grp_dut_conv_fu_479_input_12_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_12_address0 <= grp_dut_max_pool_fu_437_output_12_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_12_address0 <= grp_dut_max_pool_fu_437_input_12_address0;
        else 
            mem_conv1_12_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_12_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_12_address1, grp_dut_max_pool_fu_437_output_12_address1, grp_dut_conv_fu_479_input_12_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_12_address1 <= grp_dut_conv_fu_479_input_12_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_12_address1 <= grp_dut_max_pool_fu_437_output_12_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_12_address1 <= grp_dut_max_pool_fu_437_input_12_address1;
        else 
            mem_conv1_12_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_12_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_12_ce0, grp_dut_max_pool_fu_437_output_12_ce0, grp_dut_conv_fu_479_input_12_ce0, grp_dut_conv_fu_479_output_12_ce0, grp_dut_dense_1_fu_587_input12_ce0, grp_dut_pad_fu_622_input_12_ce0, grp_dut_pad_fu_622_output_12_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_12_ce0 <= grp_dut_pad_fu_622_output_12_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_12_ce0 <= grp_dut_pad_fu_622_input_12_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_12_ce0 <= grp_dut_dense_1_fu_587_input12_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_12_ce0 <= grp_dut_conv_fu_479_output_12_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_12_ce0 <= grp_dut_conv_fu_479_input_12_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_12_ce0 <= grp_dut_max_pool_fu_437_output_12_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_12_ce0 <= grp_dut_max_pool_fu_437_input_12_ce0;
        else 
            mem_conv1_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_12_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_12_ce1, grp_dut_max_pool_fu_437_output_12_ce1, grp_dut_conv_fu_479_input_12_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_12_ce1 <= grp_dut_conv_fu_479_input_12_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_12_ce1 <= grp_dut_max_pool_fu_437_output_12_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_12_ce1 <= grp_dut_max_pool_fu_437_input_12_ce1;
        else 
            mem_conv1_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_12_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_12_d0, grp_dut_conv_fu_479_output_12_d0, grp_dut_pad_fu_622_output_12_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_12_d0 <= grp_dut_pad_fu_622_output_12_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_12_d0 <= grp_dut_conv_fu_479_output_12_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_12_d0 <= grp_dut_max_pool_fu_437_output_12_d0;
        else 
            mem_conv1_12_d0 <= "X";
        end if; 
    end process;


    mem_conv1_12_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_12_we0, grp_dut_conv_fu_479_output_12_we0, grp_dut_pad_fu_622_output_12_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_12_we0 <= grp_dut_pad_fu_622_output_12_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_12_we0 <= grp_dut_conv_fu_479_output_12_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_12_we0 <= grp_dut_max_pool_fu_437_output_12_we0;
        else 
            mem_conv1_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_12_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_12_we1, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_12_we1 <= grp_dut_max_pool_fu_437_output_12_we1;
        else 
            mem_conv1_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_13_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_13_address0, grp_dut_max_pool_fu_437_output_13_address0, grp_dut_conv_fu_479_input_13_address0, grp_dut_conv_fu_479_output_13_address0, grp_dut_dense_1_fu_587_input13_address0, grp_dut_pad_fu_622_input_13_address0, grp_dut_pad_fu_622_output_13_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_13_address0 <= grp_dut_pad_fu_622_output_13_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_13_address0 <= grp_dut_pad_fu_622_input_13_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_13_address0 <= grp_dut_dense_1_fu_587_input13_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_13_address0 <= grp_dut_conv_fu_479_output_13_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_13_address0 <= grp_dut_conv_fu_479_input_13_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_13_address0 <= grp_dut_max_pool_fu_437_output_13_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_13_address0 <= grp_dut_max_pool_fu_437_input_13_address0;
        else 
            mem_conv1_13_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_13_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_13_address1, grp_dut_max_pool_fu_437_output_13_address1, grp_dut_conv_fu_479_input_13_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_13_address1 <= grp_dut_conv_fu_479_input_13_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_13_address1 <= grp_dut_max_pool_fu_437_output_13_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_13_address1 <= grp_dut_max_pool_fu_437_input_13_address1;
        else 
            mem_conv1_13_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_13_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_13_ce0, grp_dut_max_pool_fu_437_output_13_ce0, grp_dut_conv_fu_479_input_13_ce0, grp_dut_conv_fu_479_output_13_ce0, grp_dut_dense_1_fu_587_input13_ce0, grp_dut_pad_fu_622_input_13_ce0, grp_dut_pad_fu_622_output_13_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_13_ce0 <= grp_dut_pad_fu_622_output_13_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_13_ce0 <= grp_dut_pad_fu_622_input_13_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_13_ce0 <= grp_dut_dense_1_fu_587_input13_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_13_ce0 <= grp_dut_conv_fu_479_output_13_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_13_ce0 <= grp_dut_conv_fu_479_input_13_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_13_ce0 <= grp_dut_max_pool_fu_437_output_13_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_13_ce0 <= grp_dut_max_pool_fu_437_input_13_ce0;
        else 
            mem_conv1_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_13_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_13_ce1, grp_dut_max_pool_fu_437_output_13_ce1, grp_dut_conv_fu_479_input_13_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_13_ce1 <= grp_dut_conv_fu_479_input_13_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_13_ce1 <= grp_dut_max_pool_fu_437_output_13_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_13_ce1 <= grp_dut_max_pool_fu_437_input_13_ce1;
        else 
            mem_conv1_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_13_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_13_d0, grp_dut_conv_fu_479_output_13_d0, grp_dut_pad_fu_622_output_13_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_13_d0 <= grp_dut_pad_fu_622_output_13_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_13_d0 <= grp_dut_conv_fu_479_output_13_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_13_d0 <= grp_dut_max_pool_fu_437_output_13_d0;
        else 
            mem_conv1_13_d0 <= "X";
        end if; 
    end process;


    mem_conv1_13_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_13_we0, grp_dut_conv_fu_479_output_13_we0, grp_dut_pad_fu_622_output_13_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_13_we0 <= grp_dut_pad_fu_622_output_13_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_13_we0 <= grp_dut_conv_fu_479_output_13_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_13_we0 <= grp_dut_max_pool_fu_437_output_13_we0;
        else 
            mem_conv1_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_13_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_13_we1, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_13_we1 <= grp_dut_max_pool_fu_437_output_13_we1;
        else 
            mem_conv1_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_14_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_14_address0, grp_dut_max_pool_fu_437_output_14_address0, grp_dut_conv_fu_479_input_14_address0, grp_dut_conv_fu_479_output_14_address0, grp_dut_dense_1_fu_587_input14_address0, grp_dut_pad_fu_622_input_14_address0, grp_dut_pad_fu_622_output_14_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_14_address0 <= grp_dut_pad_fu_622_output_14_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_14_address0 <= grp_dut_pad_fu_622_input_14_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_14_address0 <= grp_dut_dense_1_fu_587_input14_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_14_address0 <= grp_dut_conv_fu_479_output_14_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_14_address0 <= grp_dut_conv_fu_479_input_14_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_14_address0 <= grp_dut_max_pool_fu_437_output_14_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_14_address0 <= grp_dut_max_pool_fu_437_input_14_address0;
        else 
            mem_conv1_14_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_14_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_14_address1, grp_dut_max_pool_fu_437_output_14_address1, grp_dut_conv_fu_479_input_14_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_14_address1 <= grp_dut_conv_fu_479_input_14_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_14_address1 <= grp_dut_max_pool_fu_437_output_14_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_14_address1 <= grp_dut_max_pool_fu_437_input_14_address1;
        else 
            mem_conv1_14_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_14_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_14_ce0, grp_dut_max_pool_fu_437_output_14_ce0, grp_dut_conv_fu_479_input_14_ce0, grp_dut_conv_fu_479_output_14_ce0, grp_dut_dense_1_fu_587_input14_ce0, grp_dut_pad_fu_622_input_14_ce0, grp_dut_pad_fu_622_output_14_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_14_ce0 <= grp_dut_pad_fu_622_output_14_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_14_ce0 <= grp_dut_pad_fu_622_input_14_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_14_ce0 <= grp_dut_dense_1_fu_587_input14_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_14_ce0 <= grp_dut_conv_fu_479_output_14_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_14_ce0 <= grp_dut_conv_fu_479_input_14_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_14_ce0 <= grp_dut_max_pool_fu_437_output_14_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_14_ce0 <= grp_dut_max_pool_fu_437_input_14_ce0;
        else 
            mem_conv1_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_14_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_14_ce1, grp_dut_max_pool_fu_437_output_14_ce1, grp_dut_conv_fu_479_input_14_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_14_ce1 <= grp_dut_conv_fu_479_input_14_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_14_ce1 <= grp_dut_max_pool_fu_437_output_14_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_14_ce1 <= grp_dut_max_pool_fu_437_input_14_ce1;
        else 
            mem_conv1_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_14_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_14_d0, grp_dut_conv_fu_479_output_14_d0, grp_dut_pad_fu_622_output_14_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_14_d0 <= grp_dut_pad_fu_622_output_14_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_14_d0 <= grp_dut_conv_fu_479_output_14_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_14_d0 <= grp_dut_max_pool_fu_437_output_14_d0;
        else 
            mem_conv1_14_d0 <= "X";
        end if; 
    end process;


    mem_conv1_14_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_14_we0, grp_dut_conv_fu_479_output_14_we0, grp_dut_pad_fu_622_output_14_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_14_we0 <= grp_dut_pad_fu_622_output_14_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_14_we0 <= grp_dut_conv_fu_479_output_14_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_14_we0 <= grp_dut_max_pool_fu_437_output_14_we0;
        else 
            mem_conv1_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_14_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_14_we1, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_14_we1 <= grp_dut_max_pool_fu_437_output_14_we1;
        else 
            mem_conv1_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_15_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_15_address0, grp_dut_max_pool_fu_437_output_15_address0, grp_dut_conv_fu_479_input_15_address0, grp_dut_conv_fu_479_output_15_address0, grp_dut_dense_1_fu_587_input15_address0, grp_dut_pad_fu_622_input_15_address0, grp_dut_pad_fu_622_output_15_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_15_address0 <= grp_dut_pad_fu_622_output_15_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_15_address0 <= grp_dut_pad_fu_622_input_15_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_15_address0 <= grp_dut_dense_1_fu_587_input15_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_15_address0 <= grp_dut_conv_fu_479_output_15_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_15_address0 <= grp_dut_conv_fu_479_input_15_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_15_address0 <= grp_dut_max_pool_fu_437_output_15_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_15_address0 <= grp_dut_max_pool_fu_437_input_15_address0;
        else 
            mem_conv1_15_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_15_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_15_address1, grp_dut_max_pool_fu_437_output_15_address1, grp_dut_conv_fu_479_input_15_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_15_address1 <= grp_dut_conv_fu_479_input_15_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_15_address1 <= grp_dut_max_pool_fu_437_output_15_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_15_address1 <= grp_dut_max_pool_fu_437_input_15_address1;
        else 
            mem_conv1_15_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_15_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_15_ce0, grp_dut_max_pool_fu_437_output_15_ce0, grp_dut_conv_fu_479_input_15_ce0, grp_dut_conv_fu_479_output_15_ce0, grp_dut_dense_1_fu_587_input15_ce0, grp_dut_pad_fu_622_input_15_ce0, grp_dut_pad_fu_622_output_15_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_15_ce0 <= grp_dut_pad_fu_622_output_15_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_15_ce0 <= grp_dut_pad_fu_622_input_15_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_15_ce0 <= grp_dut_dense_1_fu_587_input15_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_15_ce0 <= grp_dut_conv_fu_479_output_15_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_15_ce0 <= grp_dut_conv_fu_479_input_15_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_15_ce0 <= grp_dut_max_pool_fu_437_output_15_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_15_ce0 <= grp_dut_max_pool_fu_437_input_15_ce0;
        else 
            mem_conv1_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_15_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_15_ce1, grp_dut_max_pool_fu_437_output_15_ce1, grp_dut_conv_fu_479_input_15_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_15_ce1 <= grp_dut_conv_fu_479_input_15_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_15_ce1 <= grp_dut_max_pool_fu_437_output_15_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_15_ce1 <= grp_dut_max_pool_fu_437_input_15_ce1;
        else 
            mem_conv1_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_15_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_15_d0, grp_dut_conv_fu_479_output_15_d0, grp_dut_pad_fu_622_output_15_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_15_d0 <= grp_dut_pad_fu_622_output_15_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_15_d0 <= grp_dut_conv_fu_479_output_15_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_15_d0 <= grp_dut_max_pool_fu_437_output_15_d0;
        else 
            mem_conv1_15_d0 <= "X";
        end if; 
    end process;


    mem_conv1_15_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_15_we0, grp_dut_conv_fu_479_output_15_we0, grp_dut_pad_fu_622_output_15_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_15_we0 <= grp_dut_pad_fu_622_output_15_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_15_we0 <= grp_dut_conv_fu_479_output_15_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_15_we0 <= grp_dut_max_pool_fu_437_output_15_we0;
        else 
            mem_conv1_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_15_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_15_we1, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_15_we1 <= grp_dut_max_pool_fu_437_output_15_we1;
        else 
            mem_conv1_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_1_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_1_address0, grp_dut_max_pool_fu_437_output_1_address0, grp_dut_conv_fu_479_input_1_address0, grp_dut_conv_fu_479_output_1_address0, grp_dut_reshape_fu_579_output_1_address0, grp_dut_dense_1_fu_587_input1_address0, grp_dut_pad_fu_622_input_1_address0, grp_dut_pad_fu_622_output_1_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_1_address0 <= grp_dut_pad_fu_622_output_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_1_address0 <= grp_dut_pad_fu_622_input_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_1_address0 <= grp_dut_dense_1_fu_587_input1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_1_address0 <= grp_dut_reshape_fu_579_output_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_1_address0 <= grp_dut_conv_fu_479_output_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_1_address0 <= grp_dut_conv_fu_479_input_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_1_address0 <= grp_dut_max_pool_fu_437_output_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_1_address0 <= grp_dut_max_pool_fu_437_input_1_address0;
        else 
            mem_conv1_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_1_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_1_address1, grp_dut_max_pool_fu_437_output_1_address1, grp_dut_conv_fu_479_input_1_address1, grp_dut_reshape_fu_579_output_1_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st16_fsm_15)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_1_address1 <= grp_dut_reshape_fu_579_output_1_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_1_address1 <= grp_dut_conv_fu_479_input_1_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_1_address1 <= grp_dut_max_pool_fu_437_output_1_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_1_address1 <= grp_dut_max_pool_fu_437_input_1_address1;
        else 
            mem_conv1_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_1_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_1_ce0, grp_dut_max_pool_fu_437_output_1_ce0, grp_dut_conv_fu_479_input_1_ce0, grp_dut_conv_fu_479_output_1_ce0, grp_dut_reshape_fu_579_output_1_ce0, grp_dut_dense_1_fu_587_input1_ce0, grp_dut_pad_fu_622_input_1_ce0, grp_dut_pad_fu_622_output_1_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_1_ce0 <= grp_dut_pad_fu_622_output_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_1_ce0 <= grp_dut_pad_fu_622_input_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_1_ce0 <= grp_dut_dense_1_fu_587_input1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_1_ce0 <= grp_dut_reshape_fu_579_output_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_1_ce0 <= grp_dut_conv_fu_479_output_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_1_ce0 <= grp_dut_conv_fu_479_input_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_1_ce0 <= grp_dut_max_pool_fu_437_output_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_1_ce0 <= grp_dut_max_pool_fu_437_input_1_ce0;
        else 
            mem_conv1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_1_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_1_ce1, grp_dut_max_pool_fu_437_output_1_ce1, grp_dut_conv_fu_479_input_1_ce1, grp_dut_reshape_fu_579_output_1_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st16_fsm_15)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_1_ce1 <= grp_dut_reshape_fu_579_output_1_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_1_ce1 <= grp_dut_conv_fu_479_input_1_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_1_ce1 <= grp_dut_max_pool_fu_437_output_1_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_1_ce1 <= grp_dut_max_pool_fu_437_input_1_ce1;
        else 
            mem_conv1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_1_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_1_d0, grp_dut_conv_fu_479_output_1_d0, grp_dut_reshape_fu_579_output_1_d0, grp_dut_pad_fu_622_output_1_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_1_d0 <= grp_dut_pad_fu_622_output_1_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_1_d0 <= grp_dut_reshape_fu_579_output_1_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_1_d0 <= grp_dut_conv_fu_479_output_1_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_1_d0 <= grp_dut_max_pool_fu_437_output_1_d0;
        else 
            mem_conv1_1_d0 <= "X";
        end if; 
    end process;


    mem_conv1_1_d1_assign_proc : process(grp_dut_max_pool_fu_437_output_1_d1, grp_dut_reshape_fu_579_output_1_d1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st16_fsm_15)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_1_d1 <= grp_dut_reshape_fu_579_output_1_d1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_1_d1 <= grp_dut_max_pool_fu_437_output_1_d1;
        else 
            mem_conv1_1_d1 <= "X";
        end if; 
    end process;


    mem_conv1_1_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_1_we0, grp_dut_conv_fu_479_output_1_we0, grp_dut_reshape_fu_579_output_1_we0, grp_dut_pad_fu_622_output_1_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_1_we0 <= grp_dut_pad_fu_622_output_1_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_1_we0 <= grp_dut_reshape_fu_579_output_1_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_1_we0 <= grp_dut_conv_fu_479_output_1_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_1_we0 <= grp_dut_max_pool_fu_437_output_1_we0;
        else 
            mem_conv1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_1_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_1_we1, grp_dut_reshape_fu_579_output_1_we1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st16_fsm_15)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv1_1_we1 <= grp_dut_reshape_fu_579_output_1_we1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_1_we1 <= grp_dut_max_pool_fu_437_output_1_we1;
        else 
            mem_conv1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_2_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_2_address0, grp_dut_max_pool_fu_437_output_2_address0, grp_dut_conv_fu_479_input_2_address0, grp_dut_conv_fu_479_output_2_address0, grp_dut_dense_1_fu_587_input2_address0, grp_dut_pad_fu_622_input_2_address0, grp_dut_pad_fu_622_output_2_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_2_address0 <= grp_dut_pad_fu_622_output_2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_2_address0 <= grp_dut_pad_fu_622_input_2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_2_address0 <= grp_dut_dense_1_fu_587_input2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_2_address0 <= grp_dut_conv_fu_479_output_2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_2_address0 <= grp_dut_conv_fu_479_input_2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_2_address0 <= grp_dut_max_pool_fu_437_output_2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_2_address0 <= grp_dut_max_pool_fu_437_input_2_address0;
        else 
            mem_conv1_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_2_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_2_address1, grp_dut_max_pool_fu_437_output_2_address1, grp_dut_conv_fu_479_input_2_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_2_address1 <= grp_dut_conv_fu_479_input_2_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_2_address1 <= grp_dut_max_pool_fu_437_output_2_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_2_address1 <= grp_dut_max_pool_fu_437_input_2_address1;
        else 
            mem_conv1_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_2_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_2_ce0, grp_dut_max_pool_fu_437_output_2_ce0, grp_dut_conv_fu_479_input_2_ce0, grp_dut_conv_fu_479_output_2_ce0, grp_dut_dense_1_fu_587_input2_ce0, grp_dut_pad_fu_622_input_2_ce0, grp_dut_pad_fu_622_output_2_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_2_ce0 <= grp_dut_pad_fu_622_output_2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_2_ce0 <= grp_dut_pad_fu_622_input_2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_2_ce0 <= grp_dut_dense_1_fu_587_input2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_2_ce0 <= grp_dut_conv_fu_479_output_2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_2_ce0 <= grp_dut_conv_fu_479_input_2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_2_ce0 <= grp_dut_max_pool_fu_437_output_2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_2_ce0 <= grp_dut_max_pool_fu_437_input_2_ce0;
        else 
            mem_conv1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_2_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_2_ce1, grp_dut_max_pool_fu_437_output_2_ce1, grp_dut_conv_fu_479_input_2_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_2_ce1 <= grp_dut_conv_fu_479_input_2_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_2_ce1 <= grp_dut_max_pool_fu_437_output_2_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_2_ce1 <= grp_dut_max_pool_fu_437_input_2_ce1;
        else 
            mem_conv1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_2_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_2_d0, grp_dut_conv_fu_479_output_2_d0, grp_dut_pad_fu_622_output_2_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_2_d0 <= grp_dut_pad_fu_622_output_2_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_2_d0 <= grp_dut_conv_fu_479_output_2_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_2_d0 <= grp_dut_max_pool_fu_437_output_2_d0;
        else 
            mem_conv1_2_d0 <= "X";
        end if; 
    end process;


    mem_conv1_2_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_2_we0, grp_dut_conv_fu_479_output_2_we0, grp_dut_pad_fu_622_output_2_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_2_we0 <= grp_dut_pad_fu_622_output_2_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_2_we0 <= grp_dut_conv_fu_479_output_2_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_2_we0 <= grp_dut_max_pool_fu_437_output_2_we0;
        else 
            mem_conv1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_2_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_2_we1, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_2_we1 <= grp_dut_max_pool_fu_437_output_2_we1;
        else 
            mem_conv1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_3_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_3_address0, grp_dut_max_pool_fu_437_output_3_address0, grp_dut_conv_fu_479_input_3_address0, grp_dut_conv_fu_479_output_3_address0, grp_dut_dense_1_fu_587_input3_address0, grp_dut_pad_fu_622_input_3_address0, grp_dut_pad_fu_622_output_3_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_3_address0 <= grp_dut_pad_fu_622_output_3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_3_address0 <= grp_dut_pad_fu_622_input_3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_3_address0 <= grp_dut_dense_1_fu_587_input3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_3_address0 <= grp_dut_conv_fu_479_output_3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_3_address0 <= grp_dut_conv_fu_479_input_3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_3_address0 <= grp_dut_max_pool_fu_437_output_3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_3_address0 <= grp_dut_max_pool_fu_437_input_3_address0;
        else 
            mem_conv1_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_3_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_3_address1, grp_dut_max_pool_fu_437_output_3_address1, grp_dut_conv_fu_479_input_3_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_3_address1 <= grp_dut_conv_fu_479_input_3_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_3_address1 <= grp_dut_max_pool_fu_437_output_3_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_3_address1 <= grp_dut_max_pool_fu_437_input_3_address1;
        else 
            mem_conv1_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_3_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_3_ce0, grp_dut_max_pool_fu_437_output_3_ce0, grp_dut_conv_fu_479_input_3_ce0, grp_dut_conv_fu_479_output_3_ce0, grp_dut_dense_1_fu_587_input3_ce0, grp_dut_pad_fu_622_input_3_ce0, grp_dut_pad_fu_622_output_3_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_3_ce0 <= grp_dut_pad_fu_622_output_3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_3_ce0 <= grp_dut_pad_fu_622_input_3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_3_ce0 <= grp_dut_dense_1_fu_587_input3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_3_ce0 <= grp_dut_conv_fu_479_output_3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_3_ce0 <= grp_dut_conv_fu_479_input_3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_3_ce0 <= grp_dut_max_pool_fu_437_output_3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_3_ce0 <= grp_dut_max_pool_fu_437_input_3_ce0;
        else 
            mem_conv1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_3_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_3_ce1, grp_dut_max_pool_fu_437_output_3_ce1, grp_dut_conv_fu_479_input_3_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_3_ce1 <= grp_dut_conv_fu_479_input_3_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_3_ce1 <= grp_dut_max_pool_fu_437_output_3_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_3_ce1 <= grp_dut_max_pool_fu_437_input_3_ce1;
        else 
            mem_conv1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_3_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_3_d0, grp_dut_conv_fu_479_output_3_d0, grp_dut_pad_fu_622_output_3_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_3_d0 <= grp_dut_pad_fu_622_output_3_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_3_d0 <= grp_dut_conv_fu_479_output_3_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_3_d0 <= grp_dut_max_pool_fu_437_output_3_d0;
        else 
            mem_conv1_3_d0 <= "X";
        end if; 
    end process;


    mem_conv1_3_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_3_we0, grp_dut_conv_fu_479_output_3_we0, grp_dut_pad_fu_622_output_3_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_3_we0 <= grp_dut_pad_fu_622_output_3_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_3_we0 <= grp_dut_conv_fu_479_output_3_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_3_we0 <= grp_dut_max_pool_fu_437_output_3_we0;
        else 
            mem_conv1_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_3_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_3_we1, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_3_we1 <= grp_dut_max_pool_fu_437_output_3_we1;
        else 
            mem_conv1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_4_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_4_address0, grp_dut_max_pool_fu_437_output_4_address0, grp_dut_conv_fu_479_input_4_address0, grp_dut_conv_fu_479_output_4_address0, grp_dut_dense_1_fu_587_input4_address0, grp_dut_pad_fu_622_input_4_address0, grp_dut_pad_fu_622_output_4_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_4_address0 <= grp_dut_pad_fu_622_output_4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_4_address0 <= grp_dut_pad_fu_622_input_4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_4_address0 <= grp_dut_dense_1_fu_587_input4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_4_address0 <= grp_dut_conv_fu_479_output_4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_4_address0 <= grp_dut_conv_fu_479_input_4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_4_address0 <= grp_dut_max_pool_fu_437_output_4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_4_address0 <= grp_dut_max_pool_fu_437_input_4_address0;
        else 
            mem_conv1_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_4_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_4_address1, grp_dut_max_pool_fu_437_output_4_address1, grp_dut_conv_fu_479_input_4_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_4_address1 <= grp_dut_conv_fu_479_input_4_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_4_address1 <= grp_dut_max_pool_fu_437_output_4_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_4_address1 <= grp_dut_max_pool_fu_437_input_4_address1;
        else 
            mem_conv1_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_4_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_4_ce0, grp_dut_max_pool_fu_437_output_4_ce0, grp_dut_conv_fu_479_input_4_ce0, grp_dut_conv_fu_479_output_4_ce0, grp_dut_dense_1_fu_587_input4_ce0, grp_dut_pad_fu_622_input_4_ce0, grp_dut_pad_fu_622_output_4_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_4_ce0 <= grp_dut_pad_fu_622_output_4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_4_ce0 <= grp_dut_pad_fu_622_input_4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_4_ce0 <= grp_dut_dense_1_fu_587_input4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_4_ce0 <= grp_dut_conv_fu_479_output_4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_4_ce0 <= grp_dut_conv_fu_479_input_4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_4_ce0 <= grp_dut_max_pool_fu_437_output_4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_4_ce0 <= grp_dut_max_pool_fu_437_input_4_ce0;
        else 
            mem_conv1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_4_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_4_ce1, grp_dut_max_pool_fu_437_output_4_ce1, grp_dut_conv_fu_479_input_4_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_4_ce1 <= grp_dut_conv_fu_479_input_4_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_4_ce1 <= grp_dut_max_pool_fu_437_output_4_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_4_ce1 <= grp_dut_max_pool_fu_437_input_4_ce1;
        else 
            mem_conv1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_4_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_4_d0, grp_dut_conv_fu_479_output_4_d0, grp_dut_pad_fu_622_output_4_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_4_d0 <= grp_dut_pad_fu_622_output_4_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_4_d0 <= grp_dut_conv_fu_479_output_4_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_4_d0 <= grp_dut_max_pool_fu_437_output_4_d0;
        else 
            mem_conv1_4_d0 <= "X";
        end if; 
    end process;


    mem_conv1_4_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_4_we0, grp_dut_conv_fu_479_output_4_we0, grp_dut_pad_fu_622_output_4_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_4_we0 <= grp_dut_pad_fu_622_output_4_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_4_we0 <= grp_dut_conv_fu_479_output_4_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_4_we0 <= grp_dut_max_pool_fu_437_output_4_we0;
        else 
            mem_conv1_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_4_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_4_we1, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_4_we1 <= grp_dut_max_pool_fu_437_output_4_we1;
        else 
            mem_conv1_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_5_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_5_address0, grp_dut_max_pool_fu_437_output_5_address0, grp_dut_conv_fu_479_input_5_address0, grp_dut_conv_fu_479_output_5_address0, grp_dut_dense_1_fu_587_input5_address0, grp_dut_pad_fu_622_input_5_address0, grp_dut_pad_fu_622_output_5_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_5_address0 <= grp_dut_pad_fu_622_output_5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_5_address0 <= grp_dut_pad_fu_622_input_5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_5_address0 <= grp_dut_dense_1_fu_587_input5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_5_address0 <= grp_dut_conv_fu_479_output_5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_5_address0 <= grp_dut_conv_fu_479_input_5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_5_address0 <= grp_dut_max_pool_fu_437_output_5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_5_address0 <= grp_dut_max_pool_fu_437_input_5_address0;
        else 
            mem_conv1_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_5_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_5_address1, grp_dut_max_pool_fu_437_output_5_address1, grp_dut_conv_fu_479_input_5_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_5_address1 <= grp_dut_conv_fu_479_input_5_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_5_address1 <= grp_dut_max_pool_fu_437_output_5_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_5_address1 <= grp_dut_max_pool_fu_437_input_5_address1;
        else 
            mem_conv1_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_5_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_5_ce0, grp_dut_max_pool_fu_437_output_5_ce0, grp_dut_conv_fu_479_input_5_ce0, grp_dut_conv_fu_479_output_5_ce0, grp_dut_dense_1_fu_587_input5_ce0, grp_dut_pad_fu_622_input_5_ce0, grp_dut_pad_fu_622_output_5_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_5_ce0 <= grp_dut_pad_fu_622_output_5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_5_ce0 <= grp_dut_pad_fu_622_input_5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_5_ce0 <= grp_dut_dense_1_fu_587_input5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_5_ce0 <= grp_dut_conv_fu_479_output_5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_5_ce0 <= grp_dut_conv_fu_479_input_5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_5_ce0 <= grp_dut_max_pool_fu_437_output_5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_5_ce0 <= grp_dut_max_pool_fu_437_input_5_ce0;
        else 
            mem_conv1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_5_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_5_ce1, grp_dut_max_pool_fu_437_output_5_ce1, grp_dut_conv_fu_479_input_5_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_5_ce1 <= grp_dut_conv_fu_479_input_5_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_5_ce1 <= grp_dut_max_pool_fu_437_output_5_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_5_ce1 <= grp_dut_max_pool_fu_437_input_5_ce1;
        else 
            mem_conv1_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_5_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_5_d0, grp_dut_conv_fu_479_output_5_d0, grp_dut_pad_fu_622_output_5_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_5_d0 <= grp_dut_pad_fu_622_output_5_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_5_d0 <= grp_dut_conv_fu_479_output_5_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_5_d0 <= grp_dut_max_pool_fu_437_output_5_d0;
        else 
            mem_conv1_5_d0 <= "X";
        end if; 
    end process;


    mem_conv1_5_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_5_we0, grp_dut_conv_fu_479_output_5_we0, grp_dut_pad_fu_622_output_5_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_5_we0 <= grp_dut_pad_fu_622_output_5_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_5_we0 <= grp_dut_conv_fu_479_output_5_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_5_we0 <= grp_dut_max_pool_fu_437_output_5_we0;
        else 
            mem_conv1_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_5_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_5_we1, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_5_we1 <= grp_dut_max_pool_fu_437_output_5_we1;
        else 
            mem_conv1_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_6_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_6_address0, grp_dut_max_pool_fu_437_output_6_address0, grp_dut_conv_fu_479_input_6_address0, grp_dut_conv_fu_479_output_6_address0, grp_dut_dense_1_fu_587_input6_address0, grp_dut_pad_fu_622_input_6_address0, grp_dut_pad_fu_622_output_6_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_6_address0 <= grp_dut_pad_fu_622_output_6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_6_address0 <= grp_dut_pad_fu_622_input_6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_6_address0 <= grp_dut_dense_1_fu_587_input6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_6_address0 <= grp_dut_conv_fu_479_output_6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_6_address0 <= grp_dut_conv_fu_479_input_6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_6_address0 <= grp_dut_max_pool_fu_437_output_6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_6_address0 <= grp_dut_max_pool_fu_437_input_6_address0;
        else 
            mem_conv1_6_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_6_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_6_address1, grp_dut_max_pool_fu_437_output_6_address1, grp_dut_conv_fu_479_input_6_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_6_address1 <= grp_dut_conv_fu_479_input_6_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_6_address1 <= grp_dut_max_pool_fu_437_output_6_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_6_address1 <= grp_dut_max_pool_fu_437_input_6_address1;
        else 
            mem_conv1_6_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_6_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_6_ce0, grp_dut_max_pool_fu_437_output_6_ce0, grp_dut_conv_fu_479_input_6_ce0, grp_dut_conv_fu_479_output_6_ce0, grp_dut_dense_1_fu_587_input6_ce0, grp_dut_pad_fu_622_input_6_ce0, grp_dut_pad_fu_622_output_6_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_6_ce0 <= grp_dut_pad_fu_622_output_6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_6_ce0 <= grp_dut_pad_fu_622_input_6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_6_ce0 <= grp_dut_dense_1_fu_587_input6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_6_ce0 <= grp_dut_conv_fu_479_output_6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_6_ce0 <= grp_dut_conv_fu_479_input_6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_6_ce0 <= grp_dut_max_pool_fu_437_output_6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_6_ce0 <= grp_dut_max_pool_fu_437_input_6_ce0;
        else 
            mem_conv1_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_6_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_6_ce1, grp_dut_max_pool_fu_437_output_6_ce1, grp_dut_conv_fu_479_input_6_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_6_ce1 <= grp_dut_conv_fu_479_input_6_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_6_ce1 <= grp_dut_max_pool_fu_437_output_6_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_6_ce1 <= grp_dut_max_pool_fu_437_input_6_ce1;
        else 
            mem_conv1_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_6_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_6_d0, grp_dut_conv_fu_479_output_6_d0, grp_dut_pad_fu_622_output_6_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_6_d0 <= grp_dut_pad_fu_622_output_6_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_6_d0 <= grp_dut_conv_fu_479_output_6_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_6_d0 <= grp_dut_max_pool_fu_437_output_6_d0;
        else 
            mem_conv1_6_d0 <= "X";
        end if; 
    end process;


    mem_conv1_6_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_6_we0, grp_dut_conv_fu_479_output_6_we0, grp_dut_pad_fu_622_output_6_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_6_we0 <= grp_dut_pad_fu_622_output_6_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_6_we0 <= grp_dut_conv_fu_479_output_6_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_6_we0 <= grp_dut_max_pool_fu_437_output_6_we0;
        else 
            mem_conv1_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_6_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_6_we1, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_6_we1 <= grp_dut_max_pool_fu_437_output_6_we1;
        else 
            mem_conv1_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_7_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_7_address0, grp_dut_max_pool_fu_437_output_7_address0, grp_dut_conv_fu_479_input_7_address0, grp_dut_conv_fu_479_output_7_address0, grp_dut_dense_1_fu_587_input7_address0, grp_dut_pad_fu_622_input_7_address0, grp_dut_pad_fu_622_output_7_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_7_address0 <= grp_dut_pad_fu_622_output_7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_7_address0 <= grp_dut_pad_fu_622_input_7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_7_address0 <= grp_dut_dense_1_fu_587_input7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_7_address0 <= grp_dut_conv_fu_479_output_7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_7_address0 <= grp_dut_conv_fu_479_input_7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_7_address0 <= grp_dut_max_pool_fu_437_output_7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_7_address0 <= grp_dut_max_pool_fu_437_input_7_address0;
        else 
            mem_conv1_7_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_7_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_7_address1, grp_dut_max_pool_fu_437_output_7_address1, grp_dut_conv_fu_479_input_7_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_7_address1 <= grp_dut_conv_fu_479_input_7_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_7_address1 <= grp_dut_max_pool_fu_437_output_7_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_7_address1 <= grp_dut_max_pool_fu_437_input_7_address1;
        else 
            mem_conv1_7_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_7_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_7_ce0, grp_dut_max_pool_fu_437_output_7_ce0, grp_dut_conv_fu_479_input_7_ce0, grp_dut_conv_fu_479_output_7_ce0, grp_dut_dense_1_fu_587_input7_ce0, grp_dut_pad_fu_622_input_7_ce0, grp_dut_pad_fu_622_output_7_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_7_ce0 <= grp_dut_pad_fu_622_output_7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_7_ce0 <= grp_dut_pad_fu_622_input_7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_7_ce0 <= grp_dut_dense_1_fu_587_input7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_7_ce0 <= grp_dut_conv_fu_479_output_7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_7_ce0 <= grp_dut_conv_fu_479_input_7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_7_ce0 <= grp_dut_max_pool_fu_437_output_7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_7_ce0 <= grp_dut_max_pool_fu_437_input_7_ce0;
        else 
            mem_conv1_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_7_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_7_ce1, grp_dut_max_pool_fu_437_output_7_ce1, grp_dut_conv_fu_479_input_7_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_7_ce1 <= grp_dut_conv_fu_479_input_7_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_7_ce1 <= grp_dut_max_pool_fu_437_output_7_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_7_ce1 <= grp_dut_max_pool_fu_437_input_7_ce1;
        else 
            mem_conv1_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_7_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_7_d0, grp_dut_conv_fu_479_output_7_d0, grp_dut_pad_fu_622_output_7_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_7_d0 <= grp_dut_pad_fu_622_output_7_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_7_d0 <= grp_dut_conv_fu_479_output_7_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_7_d0 <= grp_dut_max_pool_fu_437_output_7_d0;
        else 
            mem_conv1_7_d0 <= "X";
        end if; 
    end process;


    mem_conv1_7_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_7_we0, grp_dut_conv_fu_479_output_7_we0, grp_dut_pad_fu_622_output_7_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_7_we0 <= grp_dut_pad_fu_622_output_7_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_7_we0 <= grp_dut_conv_fu_479_output_7_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_7_we0 <= grp_dut_max_pool_fu_437_output_7_we0;
        else 
            mem_conv1_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_7_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_7_we1, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_7_we1 <= grp_dut_max_pool_fu_437_output_7_we1;
        else 
            mem_conv1_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_8_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_8_address0, grp_dut_max_pool_fu_437_output_8_address0, grp_dut_conv_fu_479_input_8_address0, grp_dut_conv_fu_479_output_8_address0, grp_dut_dense_1_fu_587_input8_address0, grp_dut_pad_fu_622_input_8_address0, grp_dut_pad_fu_622_output_8_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_8_address0 <= grp_dut_pad_fu_622_output_8_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_8_address0 <= grp_dut_pad_fu_622_input_8_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_8_address0 <= grp_dut_dense_1_fu_587_input8_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_8_address0 <= grp_dut_conv_fu_479_output_8_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_8_address0 <= grp_dut_conv_fu_479_input_8_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_8_address0 <= grp_dut_max_pool_fu_437_output_8_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_8_address0 <= grp_dut_max_pool_fu_437_input_8_address0;
        else 
            mem_conv1_8_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_8_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_8_address1, grp_dut_max_pool_fu_437_output_8_address1, grp_dut_conv_fu_479_input_8_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_8_address1 <= grp_dut_conv_fu_479_input_8_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_8_address1 <= grp_dut_max_pool_fu_437_output_8_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_8_address1 <= grp_dut_max_pool_fu_437_input_8_address1;
        else 
            mem_conv1_8_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_8_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_8_ce0, grp_dut_max_pool_fu_437_output_8_ce0, grp_dut_conv_fu_479_input_8_ce0, grp_dut_conv_fu_479_output_8_ce0, grp_dut_dense_1_fu_587_input8_ce0, grp_dut_pad_fu_622_input_8_ce0, grp_dut_pad_fu_622_output_8_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_8_ce0 <= grp_dut_pad_fu_622_output_8_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_8_ce0 <= grp_dut_pad_fu_622_input_8_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_8_ce0 <= grp_dut_dense_1_fu_587_input8_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_8_ce0 <= grp_dut_conv_fu_479_output_8_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_8_ce0 <= grp_dut_conv_fu_479_input_8_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_8_ce0 <= grp_dut_max_pool_fu_437_output_8_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_8_ce0 <= grp_dut_max_pool_fu_437_input_8_ce0;
        else 
            mem_conv1_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_8_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_8_ce1, grp_dut_max_pool_fu_437_output_8_ce1, grp_dut_conv_fu_479_input_8_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_8_ce1 <= grp_dut_conv_fu_479_input_8_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_8_ce1 <= grp_dut_max_pool_fu_437_output_8_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_8_ce1 <= grp_dut_max_pool_fu_437_input_8_ce1;
        else 
            mem_conv1_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_8_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_8_d0, grp_dut_conv_fu_479_output_8_d0, grp_dut_pad_fu_622_output_8_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_8_d0 <= grp_dut_pad_fu_622_output_8_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_8_d0 <= grp_dut_conv_fu_479_output_8_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_8_d0 <= grp_dut_max_pool_fu_437_output_8_d0;
        else 
            mem_conv1_8_d0 <= "X";
        end if; 
    end process;


    mem_conv1_8_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_8_we0, grp_dut_conv_fu_479_output_8_we0, grp_dut_pad_fu_622_output_8_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_8_we0 <= grp_dut_pad_fu_622_output_8_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_8_we0 <= grp_dut_conv_fu_479_output_8_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_8_we0 <= grp_dut_max_pool_fu_437_output_8_we0;
        else 
            mem_conv1_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_8_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_8_we1, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_8_we1 <= grp_dut_max_pool_fu_437_output_8_we1;
        else 
            mem_conv1_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_9_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_9_address0, grp_dut_max_pool_fu_437_output_9_address0, grp_dut_conv_fu_479_input_9_address0, grp_dut_conv_fu_479_output_9_address0, grp_dut_dense_1_fu_587_input9_address0, grp_dut_pad_fu_622_input_9_address0, grp_dut_pad_fu_622_output_9_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_9_address0 <= grp_dut_pad_fu_622_output_9_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_9_address0 <= grp_dut_pad_fu_622_input_9_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_9_address0 <= grp_dut_dense_1_fu_587_input9_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_9_address0 <= grp_dut_conv_fu_479_output_9_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_9_address0 <= grp_dut_conv_fu_479_input_9_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_9_address0 <= grp_dut_max_pool_fu_437_output_9_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_9_address0 <= grp_dut_max_pool_fu_437_input_9_address0;
        else 
            mem_conv1_9_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_9_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_9_address1, grp_dut_max_pool_fu_437_output_9_address1, grp_dut_conv_fu_479_input_9_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_9_address1 <= grp_dut_conv_fu_479_input_9_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_9_address1 <= grp_dut_max_pool_fu_437_output_9_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_9_address1 <= grp_dut_max_pool_fu_437_input_9_address1;
        else 
            mem_conv1_9_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv1_9_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_9_ce0, grp_dut_max_pool_fu_437_output_9_ce0, grp_dut_conv_fu_479_input_9_ce0, grp_dut_conv_fu_479_output_9_ce0, grp_dut_dense_1_fu_587_input9_ce0, grp_dut_pad_fu_622_input_9_ce0, grp_dut_pad_fu_622_output_9_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_9_ce0 <= grp_dut_pad_fu_622_output_9_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv1_9_ce0 <= grp_dut_pad_fu_622_input_9_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv1_9_ce0 <= grp_dut_dense_1_fu_587_input9_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_9_ce0 <= grp_dut_conv_fu_479_output_9_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_9_ce0 <= grp_dut_conv_fu_479_input_9_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_9_ce0 <= grp_dut_max_pool_fu_437_output_9_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_9_ce0 <= grp_dut_max_pool_fu_437_input_9_ce0;
        else 
            mem_conv1_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_9_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_9_ce1, grp_dut_max_pool_fu_437_output_9_ce1, grp_dut_conv_fu_479_input_9_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv1_9_ce1 <= grp_dut_conv_fu_479_input_9_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_9_ce1 <= grp_dut_max_pool_fu_437_output_9_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv1_9_ce1 <= grp_dut_max_pool_fu_437_input_9_ce1;
        else 
            mem_conv1_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_9_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_9_d0, grp_dut_conv_fu_479_output_9_d0, grp_dut_pad_fu_622_output_9_d0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_9_d0 <= grp_dut_pad_fu_622_output_9_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_9_d0 <= grp_dut_conv_fu_479_output_9_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_9_d0 <= grp_dut_max_pool_fu_437_output_9_d0;
        else 
            mem_conv1_9_d0 <= "X";
        end if; 
    end process;


    mem_conv1_9_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_9_we0, grp_dut_conv_fu_479_output_9_we0, grp_dut_pad_fu_622_output_9_we0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            mem_conv1_9_we0 <= grp_dut_pad_fu_622_output_9_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv1_9_we0 <= grp_dut_conv_fu_479_output_9_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_9_we0 <= grp_dut_max_pool_fu_437_output_9_we0;
        else 
            mem_conv1_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv1_9_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_9_we1, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv1_9_we1 <= grp_dut_max_pool_fu_437_output_9_we1;
        else 
            mem_conv1_9_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_0_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_0_address0, grp_dut_max_pool_fu_437_output_0_address0, grp_dut_conv_fu_479_input_0_address0, grp_dut_conv_fu_479_output_0_address0, grp_dut_reshape_fu_579_input_0_address0, grp_dut_dense_1_fu_587_output_r_address0, grp_dut_dense_fu_612_input_0_address0, grp_dut_pad_fu_622_output_0_address0, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_0_address0 <= grp_dut_pad_fu_622_output_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19)) then 
            mem_conv2_0_address0 <= grp_dut_dense_fu_612_input_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv2_0_address0 <= grp_dut_dense_1_fu_587_output_r_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv2_0_address0 <= grp_dut_reshape_fu_579_input_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_0_address0 <= grp_dut_conv_fu_479_output_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_0_address0 <= grp_dut_conv_fu_479_input_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_0_address0 <= grp_dut_max_pool_fu_437_output_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_0_address0 <= grp_dut_max_pool_fu_437_input_0_address0;
        else 
            mem_conv2_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_0_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_0_address1, grp_dut_max_pool_fu_437_output_0_address1, grp_dut_conv_fu_479_input_0_address1, grp_dut_reshape_fu_579_input_0_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv2_0_address1 <= grp_dut_reshape_fu_579_input_0_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_0_address1 <= grp_dut_conv_fu_479_input_0_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_0_address1 <= grp_dut_max_pool_fu_437_output_0_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_0_address1 <= grp_dut_max_pool_fu_437_input_0_address1;
        else 
            mem_conv2_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_0_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_0_ce0, grp_dut_max_pool_fu_437_output_0_ce0, grp_dut_conv_fu_479_input_0_ce0, grp_dut_conv_fu_479_output_0_ce0, grp_dut_reshape_fu_579_input_0_ce0, grp_dut_dense_1_fu_587_output_r_ce0, grp_dut_dense_fu_612_input_0_ce0, grp_dut_pad_fu_622_output_0_ce0, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_0_ce0 <= grp_dut_pad_fu_622_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19)) then 
            mem_conv2_0_ce0 <= grp_dut_dense_fu_612_input_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv2_0_ce0 <= grp_dut_dense_1_fu_587_output_r_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv2_0_ce0 <= grp_dut_reshape_fu_579_input_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_0_ce0 <= grp_dut_conv_fu_479_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_0_ce0 <= grp_dut_conv_fu_479_input_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_0_ce0 <= grp_dut_max_pool_fu_437_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_0_ce0 <= grp_dut_max_pool_fu_437_input_0_ce0;
        else 
            mem_conv2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_0_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_0_ce1, grp_dut_max_pool_fu_437_output_0_ce1, grp_dut_conv_fu_479_input_0_ce1, grp_dut_reshape_fu_579_input_0_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv2_0_ce1 <= grp_dut_reshape_fu_579_input_0_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_0_ce1 <= grp_dut_conv_fu_479_input_0_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_0_ce1 <= grp_dut_max_pool_fu_437_output_0_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_0_ce1 <= grp_dut_max_pool_fu_437_input_0_ce1;
        else 
            mem_conv2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_0_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_0_d0, grp_dut_conv_fu_479_output_0_d0, grp_dut_dense_1_fu_587_output_r_d0, grp_dut_pad_fu_622_output_0_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_0_d0 <= grp_dut_pad_fu_622_output_0_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv2_0_d0 <= grp_dut_dense_1_fu_587_output_r_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_0_d0 <= grp_dut_conv_fu_479_output_0_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_0_d0 <= grp_dut_max_pool_fu_437_output_0_d0;
        else 
            mem_conv2_0_d0 <= "X";
        end if; 
    end process;


    mem_conv2_0_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_0_we0, grp_dut_conv_fu_479_output_0_we0, grp_dut_dense_1_fu_587_output_r_we0, grp_dut_pad_fu_622_output_0_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_0_we0 <= grp_dut_pad_fu_622_output_0_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then 
            mem_conv2_0_we0 <= grp_dut_dense_1_fu_587_output_r_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_0_we0 <= grp_dut_conv_fu_479_output_0_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_0_we0 <= grp_dut_max_pool_fu_437_output_0_we0;
        else 
            mem_conv2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_0_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_0_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_0_we1 <= grp_dut_max_pool_fu_437_output_0_we1;
        else 
            mem_conv2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_10_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_10_address0, grp_dut_max_pool_fu_437_output_10_address0, grp_dut_conv_fu_479_input_10_address0, grp_dut_conv_fu_479_output_10_address0, grp_dut_pad_fu_622_output_10_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_10_address0 <= grp_dut_pad_fu_622_output_10_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_10_address0 <= grp_dut_conv_fu_479_output_10_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_10_address0 <= grp_dut_conv_fu_479_input_10_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_10_address0 <= grp_dut_max_pool_fu_437_output_10_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_10_address0 <= grp_dut_max_pool_fu_437_input_10_address0;
        else 
            mem_conv2_10_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_10_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_10_address1, grp_dut_max_pool_fu_437_output_10_address1, grp_dut_conv_fu_479_input_10_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_10_address1 <= grp_dut_conv_fu_479_input_10_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_10_address1 <= grp_dut_max_pool_fu_437_output_10_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_10_address1 <= grp_dut_max_pool_fu_437_input_10_address1;
        else 
            mem_conv2_10_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_10_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_10_ce0, grp_dut_max_pool_fu_437_output_10_ce0, grp_dut_conv_fu_479_input_10_ce0, grp_dut_conv_fu_479_output_10_ce0, grp_dut_pad_fu_622_output_10_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_10_ce0 <= grp_dut_pad_fu_622_output_10_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_10_ce0 <= grp_dut_conv_fu_479_output_10_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_10_ce0 <= grp_dut_conv_fu_479_input_10_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_10_ce0 <= grp_dut_max_pool_fu_437_output_10_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_10_ce0 <= grp_dut_max_pool_fu_437_input_10_ce0;
        else 
            mem_conv2_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_10_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_10_ce1, grp_dut_max_pool_fu_437_output_10_ce1, grp_dut_conv_fu_479_input_10_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_10_ce1 <= grp_dut_conv_fu_479_input_10_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_10_ce1 <= grp_dut_max_pool_fu_437_output_10_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_10_ce1 <= grp_dut_max_pool_fu_437_input_10_ce1;
        else 
            mem_conv2_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_10_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_10_d0, grp_dut_conv_fu_479_output_10_d0, grp_dut_pad_fu_622_output_10_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_10_d0 <= grp_dut_pad_fu_622_output_10_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_10_d0 <= grp_dut_conv_fu_479_output_10_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_10_d0 <= grp_dut_max_pool_fu_437_output_10_d0;
        else 
            mem_conv2_10_d0 <= "X";
        end if; 
    end process;


    mem_conv2_10_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_10_we0, grp_dut_conv_fu_479_output_10_we0, grp_dut_pad_fu_622_output_10_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_10_we0 <= grp_dut_pad_fu_622_output_10_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_10_we0 <= grp_dut_conv_fu_479_output_10_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_10_we0 <= grp_dut_max_pool_fu_437_output_10_we0;
        else 
            mem_conv2_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_10_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_10_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_10_we1 <= grp_dut_max_pool_fu_437_output_10_we1;
        else 
            mem_conv2_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_11_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_11_address0, grp_dut_max_pool_fu_437_output_11_address0, grp_dut_conv_fu_479_input_11_address0, grp_dut_conv_fu_479_output_11_address0, grp_dut_pad_fu_622_output_11_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_11_address0 <= grp_dut_pad_fu_622_output_11_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_11_address0 <= grp_dut_conv_fu_479_output_11_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_11_address0 <= grp_dut_conv_fu_479_input_11_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_11_address0 <= grp_dut_max_pool_fu_437_output_11_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_11_address0 <= grp_dut_max_pool_fu_437_input_11_address0;
        else 
            mem_conv2_11_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_11_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_11_address1, grp_dut_max_pool_fu_437_output_11_address1, grp_dut_conv_fu_479_input_11_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_11_address1 <= grp_dut_conv_fu_479_input_11_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_11_address1 <= grp_dut_max_pool_fu_437_output_11_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_11_address1 <= grp_dut_max_pool_fu_437_input_11_address1;
        else 
            mem_conv2_11_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_11_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_11_ce0, grp_dut_max_pool_fu_437_output_11_ce0, grp_dut_conv_fu_479_input_11_ce0, grp_dut_conv_fu_479_output_11_ce0, grp_dut_pad_fu_622_output_11_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_11_ce0 <= grp_dut_pad_fu_622_output_11_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_11_ce0 <= grp_dut_conv_fu_479_output_11_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_11_ce0 <= grp_dut_conv_fu_479_input_11_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_11_ce0 <= grp_dut_max_pool_fu_437_output_11_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_11_ce0 <= grp_dut_max_pool_fu_437_input_11_ce0;
        else 
            mem_conv2_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_11_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_11_ce1, grp_dut_max_pool_fu_437_output_11_ce1, grp_dut_conv_fu_479_input_11_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_11_ce1 <= grp_dut_conv_fu_479_input_11_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_11_ce1 <= grp_dut_max_pool_fu_437_output_11_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_11_ce1 <= grp_dut_max_pool_fu_437_input_11_ce1;
        else 
            mem_conv2_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_11_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_11_d0, grp_dut_conv_fu_479_output_11_d0, grp_dut_pad_fu_622_output_11_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_11_d0 <= grp_dut_pad_fu_622_output_11_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_11_d0 <= grp_dut_conv_fu_479_output_11_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_11_d0 <= grp_dut_max_pool_fu_437_output_11_d0;
        else 
            mem_conv2_11_d0 <= "X";
        end if; 
    end process;


    mem_conv2_11_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_11_we0, grp_dut_conv_fu_479_output_11_we0, grp_dut_pad_fu_622_output_11_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_11_we0 <= grp_dut_pad_fu_622_output_11_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_11_we0 <= grp_dut_conv_fu_479_output_11_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_11_we0 <= grp_dut_max_pool_fu_437_output_11_we0;
        else 
            mem_conv2_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_11_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_11_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_11_we1 <= grp_dut_max_pool_fu_437_output_11_we1;
        else 
            mem_conv2_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_12_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_12_address0, grp_dut_max_pool_fu_437_output_12_address0, grp_dut_conv_fu_479_input_12_address0, grp_dut_conv_fu_479_output_12_address0, grp_dut_pad_fu_622_output_12_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_12_address0 <= grp_dut_pad_fu_622_output_12_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_12_address0 <= grp_dut_conv_fu_479_output_12_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_12_address0 <= grp_dut_conv_fu_479_input_12_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_12_address0 <= grp_dut_max_pool_fu_437_output_12_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_12_address0 <= grp_dut_max_pool_fu_437_input_12_address0;
        else 
            mem_conv2_12_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_12_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_12_address1, grp_dut_max_pool_fu_437_output_12_address1, grp_dut_conv_fu_479_input_12_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_12_address1 <= grp_dut_conv_fu_479_input_12_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_12_address1 <= grp_dut_max_pool_fu_437_output_12_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_12_address1 <= grp_dut_max_pool_fu_437_input_12_address1;
        else 
            mem_conv2_12_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_12_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_12_ce0, grp_dut_max_pool_fu_437_output_12_ce0, grp_dut_conv_fu_479_input_12_ce0, grp_dut_conv_fu_479_output_12_ce0, grp_dut_pad_fu_622_output_12_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_12_ce0 <= grp_dut_pad_fu_622_output_12_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_12_ce0 <= grp_dut_conv_fu_479_output_12_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_12_ce0 <= grp_dut_conv_fu_479_input_12_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_12_ce0 <= grp_dut_max_pool_fu_437_output_12_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_12_ce0 <= grp_dut_max_pool_fu_437_input_12_ce0;
        else 
            mem_conv2_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_12_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_12_ce1, grp_dut_max_pool_fu_437_output_12_ce1, grp_dut_conv_fu_479_input_12_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_12_ce1 <= grp_dut_conv_fu_479_input_12_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_12_ce1 <= grp_dut_max_pool_fu_437_output_12_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_12_ce1 <= grp_dut_max_pool_fu_437_input_12_ce1;
        else 
            mem_conv2_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_12_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_12_d0, grp_dut_conv_fu_479_output_12_d0, grp_dut_pad_fu_622_output_12_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_12_d0 <= grp_dut_pad_fu_622_output_12_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_12_d0 <= grp_dut_conv_fu_479_output_12_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_12_d0 <= grp_dut_max_pool_fu_437_output_12_d0;
        else 
            mem_conv2_12_d0 <= "X";
        end if; 
    end process;


    mem_conv2_12_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_12_we0, grp_dut_conv_fu_479_output_12_we0, grp_dut_pad_fu_622_output_12_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_12_we0 <= grp_dut_pad_fu_622_output_12_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_12_we0 <= grp_dut_conv_fu_479_output_12_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_12_we0 <= grp_dut_max_pool_fu_437_output_12_we0;
        else 
            mem_conv2_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_12_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_12_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_12_we1 <= grp_dut_max_pool_fu_437_output_12_we1;
        else 
            mem_conv2_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_13_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_13_address0, grp_dut_max_pool_fu_437_output_13_address0, grp_dut_conv_fu_479_input_13_address0, grp_dut_conv_fu_479_output_13_address0, grp_dut_pad_fu_622_output_13_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_13_address0 <= grp_dut_pad_fu_622_output_13_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_13_address0 <= grp_dut_conv_fu_479_output_13_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_13_address0 <= grp_dut_conv_fu_479_input_13_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_13_address0 <= grp_dut_max_pool_fu_437_output_13_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_13_address0 <= grp_dut_max_pool_fu_437_input_13_address0;
        else 
            mem_conv2_13_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_13_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_13_address1, grp_dut_max_pool_fu_437_output_13_address1, grp_dut_conv_fu_479_input_13_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_13_address1 <= grp_dut_conv_fu_479_input_13_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_13_address1 <= grp_dut_max_pool_fu_437_output_13_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_13_address1 <= grp_dut_max_pool_fu_437_input_13_address1;
        else 
            mem_conv2_13_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_13_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_13_ce0, grp_dut_max_pool_fu_437_output_13_ce0, grp_dut_conv_fu_479_input_13_ce0, grp_dut_conv_fu_479_output_13_ce0, grp_dut_pad_fu_622_output_13_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_13_ce0 <= grp_dut_pad_fu_622_output_13_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_13_ce0 <= grp_dut_conv_fu_479_output_13_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_13_ce0 <= grp_dut_conv_fu_479_input_13_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_13_ce0 <= grp_dut_max_pool_fu_437_output_13_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_13_ce0 <= grp_dut_max_pool_fu_437_input_13_ce0;
        else 
            mem_conv2_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_13_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_13_ce1, grp_dut_max_pool_fu_437_output_13_ce1, grp_dut_conv_fu_479_input_13_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_13_ce1 <= grp_dut_conv_fu_479_input_13_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_13_ce1 <= grp_dut_max_pool_fu_437_output_13_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_13_ce1 <= grp_dut_max_pool_fu_437_input_13_ce1;
        else 
            mem_conv2_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_13_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_13_d0, grp_dut_conv_fu_479_output_13_d0, grp_dut_pad_fu_622_output_13_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_13_d0 <= grp_dut_pad_fu_622_output_13_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_13_d0 <= grp_dut_conv_fu_479_output_13_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_13_d0 <= grp_dut_max_pool_fu_437_output_13_d0;
        else 
            mem_conv2_13_d0 <= "X";
        end if; 
    end process;


    mem_conv2_13_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_13_we0, grp_dut_conv_fu_479_output_13_we0, grp_dut_pad_fu_622_output_13_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_13_we0 <= grp_dut_pad_fu_622_output_13_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_13_we0 <= grp_dut_conv_fu_479_output_13_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_13_we0 <= grp_dut_max_pool_fu_437_output_13_we0;
        else 
            mem_conv2_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_13_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_13_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_13_we1 <= grp_dut_max_pool_fu_437_output_13_we1;
        else 
            mem_conv2_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_14_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_14_address0, grp_dut_max_pool_fu_437_output_14_address0, grp_dut_conv_fu_479_input_14_address0, grp_dut_conv_fu_479_output_14_address0, grp_dut_pad_fu_622_output_14_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_14_address0 <= grp_dut_pad_fu_622_output_14_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_14_address0 <= grp_dut_conv_fu_479_output_14_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_14_address0 <= grp_dut_conv_fu_479_input_14_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_14_address0 <= grp_dut_max_pool_fu_437_output_14_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_14_address0 <= grp_dut_max_pool_fu_437_input_14_address0;
        else 
            mem_conv2_14_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_14_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_14_address1, grp_dut_max_pool_fu_437_output_14_address1, grp_dut_conv_fu_479_input_14_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_14_address1 <= grp_dut_conv_fu_479_input_14_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_14_address1 <= grp_dut_max_pool_fu_437_output_14_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_14_address1 <= grp_dut_max_pool_fu_437_input_14_address1;
        else 
            mem_conv2_14_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_14_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_14_ce0, grp_dut_max_pool_fu_437_output_14_ce0, grp_dut_conv_fu_479_input_14_ce0, grp_dut_conv_fu_479_output_14_ce0, grp_dut_pad_fu_622_output_14_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_14_ce0 <= grp_dut_pad_fu_622_output_14_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_14_ce0 <= grp_dut_conv_fu_479_output_14_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_14_ce0 <= grp_dut_conv_fu_479_input_14_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_14_ce0 <= grp_dut_max_pool_fu_437_output_14_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_14_ce0 <= grp_dut_max_pool_fu_437_input_14_ce0;
        else 
            mem_conv2_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_14_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_14_ce1, grp_dut_max_pool_fu_437_output_14_ce1, grp_dut_conv_fu_479_input_14_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_14_ce1 <= grp_dut_conv_fu_479_input_14_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_14_ce1 <= grp_dut_max_pool_fu_437_output_14_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_14_ce1 <= grp_dut_max_pool_fu_437_input_14_ce1;
        else 
            mem_conv2_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_14_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_14_d0, grp_dut_conv_fu_479_output_14_d0, grp_dut_pad_fu_622_output_14_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_14_d0 <= grp_dut_pad_fu_622_output_14_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_14_d0 <= grp_dut_conv_fu_479_output_14_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_14_d0 <= grp_dut_max_pool_fu_437_output_14_d0;
        else 
            mem_conv2_14_d0 <= "X";
        end if; 
    end process;


    mem_conv2_14_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_14_we0, grp_dut_conv_fu_479_output_14_we0, grp_dut_pad_fu_622_output_14_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_14_we0 <= grp_dut_pad_fu_622_output_14_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_14_we0 <= grp_dut_conv_fu_479_output_14_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_14_we0 <= grp_dut_max_pool_fu_437_output_14_we0;
        else 
            mem_conv2_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_14_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_14_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_14_we1 <= grp_dut_max_pool_fu_437_output_14_we1;
        else 
            mem_conv2_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_15_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_15_address0, grp_dut_max_pool_fu_437_output_15_address0, grp_dut_conv_fu_479_input_15_address0, grp_dut_conv_fu_479_output_15_address0, grp_dut_pad_fu_622_output_15_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_15_address0 <= grp_dut_pad_fu_622_output_15_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_15_address0 <= grp_dut_conv_fu_479_output_15_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_15_address0 <= grp_dut_conv_fu_479_input_15_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_15_address0 <= grp_dut_max_pool_fu_437_output_15_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_15_address0 <= grp_dut_max_pool_fu_437_input_15_address0;
        else 
            mem_conv2_15_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_15_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_15_address1, grp_dut_max_pool_fu_437_output_15_address1, grp_dut_conv_fu_479_input_15_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_15_address1 <= grp_dut_conv_fu_479_input_15_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_15_address1 <= grp_dut_max_pool_fu_437_output_15_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_15_address1 <= grp_dut_max_pool_fu_437_input_15_address1;
        else 
            mem_conv2_15_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_15_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_15_ce0, grp_dut_max_pool_fu_437_output_15_ce0, grp_dut_conv_fu_479_input_15_ce0, grp_dut_conv_fu_479_output_15_ce0, grp_dut_pad_fu_622_output_15_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_15_ce0 <= grp_dut_pad_fu_622_output_15_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_15_ce0 <= grp_dut_conv_fu_479_output_15_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_15_ce0 <= grp_dut_conv_fu_479_input_15_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_15_ce0 <= grp_dut_max_pool_fu_437_output_15_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_15_ce0 <= grp_dut_max_pool_fu_437_input_15_ce0;
        else 
            mem_conv2_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_15_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_15_ce1, grp_dut_max_pool_fu_437_output_15_ce1, grp_dut_conv_fu_479_input_15_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_15_ce1 <= grp_dut_conv_fu_479_input_15_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_15_ce1 <= grp_dut_max_pool_fu_437_output_15_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_15_ce1 <= grp_dut_max_pool_fu_437_input_15_ce1;
        else 
            mem_conv2_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_15_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_15_d0, grp_dut_conv_fu_479_output_15_d0, grp_dut_pad_fu_622_output_15_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_15_d0 <= grp_dut_pad_fu_622_output_15_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_15_d0 <= grp_dut_conv_fu_479_output_15_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_15_d0 <= grp_dut_max_pool_fu_437_output_15_d0;
        else 
            mem_conv2_15_d0 <= "X";
        end if; 
    end process;


    mem_conv2_15_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_15_we0, grp_dut_conv_fu_479_output_15_we0, grp_dut_pad_fu_622_output_15_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_15_we0 <= grp_dut_pad_fu_622_output_15_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_15_we0 <= grp_dut_conv_fu_479_output_15_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_15_we0 <= grp_dut_max_pool_fu_437_output_15_we0;
        else 
            mem_conv2_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_15_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_15_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_15_we1 <= grp_dut_max_pool_fu_437_output_15_we1;
        else 
            mem_conv2_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_1_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_1_address0, grp_dut_max_pool_fu_437_output_1_address0, grp_dut_conv_fu_479_input_1_address0, grp_dut_conv_fu_479_output_1_address0, grp_dut_reshape_fu_579_input_1_address0, grp_dut_pad_fu_622_output_1_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_1_address0 <= grp_dut_pad_fu_622_output_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv2_1_address0 <= grp_dut_reshape_fu_579_input_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_1_address0 <= grp_dut_conv_fu_479_output_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_1_address0 <= grp_dut_conv_fu_479_input_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_1_address0 <= grp_dut_max_pool_fu_437_output_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_1_address0 <= grp_dut_max_pool_fu_437_input_1_address0;
        else 
            mem_conv2_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_1_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_1_address1, grp_dut_max_pool_fu_437_output_1_address1, grp_dut_conv_fu_479_input_1_address1, grp_dut_reshape_fu_579_input_1_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv2_1_address1 <= grp_dut_reshape_fu_579_input_1_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_1_address1 <= grp_dut_conv_fu_479_input_1_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_1_address1 <= grp_dut_max_pool_fu_437_output_1_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_1_address1 <= grp_dut_max_pool_fu_437_input_1_address1;
        else 
            mem_conv2_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_1_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_1_ce0, grp_dut_max_pool_fu_437_output_1_ce0, grp_dut_conv_fu_479_input_1_ce0, grp_dut_conv_fu_479_output_1_ce0, grp_dut_reshape_fu_579_input_1_ce0, grp_dut_pad_fu_622_output_1_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_1_ce0 <= grp_dut_pad_fu_622_output_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv2_1_ce0 <= grp_dut_reshape_fu_579_input_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_1_ce0 <= grp_dut_conv_fu_479_output_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_1_ce0 <= grp_dut_conv_fu_479_input_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_1_ce0 <= grp_dut_max_pool_fu_437_output_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_1_ce0 <= grp_dut_max_pool_fu_437_input_1_ce0;
        else 
            mem_conv2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_1_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_1_ce1, grp_dut_max_pool_fu_437_output_1_ce1, grp_dut_conv_fu_479_input_1_ce1, grp_dut_reshape_fu_579_input_1_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st16_fsm_15)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            mem_conv2_1_ce1 <= grp_dut_reshape_fu_579_input_1_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_1_ce1 <= grp_dut_conv_fu_479_input_1_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_1_ce1 <= grp_dut_max_pool_fu_437_output_1_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_1_ce1 <= grp_dut_max_pool_fu_437_input_1_ce1;
        else 
            mem_conv2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_1_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_1_d0, grp_dut_conv_fu_479_output_1_d0, grp_dut_pad_fu_622_output_1_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_1_d0 <= grp_dut_pad_fu_622_output_1_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_1_d0 <= grp_dut_conv_fu_479_output_1_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_1_d0 <= grp_dut_max_pool_fu_437_output_1_d0;
        else 
            mem_conv2_1_d0 <= "X";
        end if; 
    end process;


    mem_conv2_1_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_1_we0, grp_dut_conv_fu_479_output_1_we0, grp_dut_pad_fu_622_output_1_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_1_we0 <= grp_dut_pad_fu_622_output_1_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_1_we0 <= grp_dut_conv_fu_479_output_1_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_1_we0 <= grp_dut_max_pool_fu_437_output_1_we0;
        else 
            mem_conv2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_1_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_1_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_1_we1 <= grp_dut_max_pool_fu_437_output_1_we1;
        else 
            mem_conv2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_2_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_2_address0, grp_dut_max_pool_fu_437_output_2_address0, grp_dut_conv_fu_479_input_2_address0, grp_dut_conv_fu_479_output_2_address0, grp_dut_pad_fu_622_output_2_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_2_address0 <= grp_dut_pad_fu_622_output_2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_2_address0 <= grp_dut_conv_fu_479_output_2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_2_address0 <= grp_dut_conv_fu_479_input_2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_2_address0 <= grp_dut_max_pool_fu_437_output_2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_2_address0 <= grp_dut_max_pool_fu_437_input_2_address0;
        else 
            mem_conv2_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_2_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_2_address1, grp_dut_max_pool_fu_437_output_2_address1, grp_dut_conv_fu_479_input_2_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_2_address1 <= grp_dut_conv_fu_479_input_2_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_2_address1 <= grp_dut_max_pool_fu_437_output_2_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_2_address1 <= grp_dut_max_pool_fu_437_input_2_address1;
        else 
            mem_conv2_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_2_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_2_ce0, grp_dut_max_pool_fu_437_output_2_ce0, grp_dut_conv_fu_479_input_2_ce0, grp_dut_conv_fu_479_output_2_ce0, grp_dut_pad_fu_622_output_2_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_2_ce0 <= grp_dut_pad_fu_622_output_2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_2_ce0 <= grp_dut_conv_fu_479_output_2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_2_ce0 <= grp_dut_conv_fu_479_input_2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_2_ce0 <= grp_dut_max_pool_fu_437_output_2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_2_ce0 <= grp_dut_max_pool_fu_437_input_2_ce0;
        else 
            mem_conv2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_2_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_2_ce1, grp_dut_max_pool_fu_437_output_2_ce1, grp_dut_conv_fu_479_input_2_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_2_ce1 <= grp_dut_conv_fu_479_input_2_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_2_ce1 <= grp_dut_max_pool_fu_437_output_2_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_2_ce1 <= grp_dut_max_pool_fu_437_input_2_ce1;
        else 
            mem_conv2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_2_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_2_d0, grp_dut_conv_fu_479_output_2_d0, grp_dut_pad_fu_622_output_2_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_2_d0 <= grp_dut_pad_fu_622_output_2_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_2_d0 <= grp_dut_conv_fu_479_output_2_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_2_d0 <= grp_dut_max_pool_fu_437_output_2_d0;
        else 
            mem_conv2_2_d0 <= "X";
        end if; 
    end process;


    mem_conv2_2_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_2_we0, grp_dut_conv_fu_479_output_2_we0, grp_dut_pad_fu_622_output_2_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_2_we0 <= grp_dut_pad_fu_622_output_2_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_2_we0 <= grp_dut_conv_fu_479_output_2_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_2_we0 <= grp_dut_max_pool_fu_437_output_2_we0;
        else 
            mem_conv2_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_2_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_2_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_2_we1 <= grp_dut_max_pool_fu_437_output_2_we1;
        else 
            mem_conv2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_3_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_3_address0, grp_dut_max_pool_fu_437_output_3_address0, grp_dut_conv_fu_479_input_3_address0, grp_dut_conv_fu_479_output_3_address0, grp_dut_pad_fu_622_output_3_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_3_address0 <= grp_dut_pad_fu_622_output_3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_3_address0 <= grp_dut_conv_fu_479_output_3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_3_address0 <= grp_dut_conv_fu_479_input_3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_3_address0 <= grp_dut_max_pool_fu_437_output_3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_3_address0 <= grp_dut_max_pool_fu_437_input_3_address0;
        else 
            mem_conv2_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_3_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_3_address1, grp_dut_max_pool_fu_437_output_3_address1, grp_dut_conv_fu_479_input_3_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_3_address1 <= grp_dut_conv_fu_479_input_3_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_3_address1 <= grp_dut_max_pool_fu_437_output_3_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_3_address1 <= grp_dut_max_pool_fu_437_input_3_address1;
        else 
            mem_conv2_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_3_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_3_ce0, grp_dut_max_pool_fu_437_output_3_ce0, grp_dut_conv_fu_479_input_3_ce0, grp_dut_conv_fu_479_output_3_ce0, grp_dut_pad_fu_622_output_3_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_3_ce0 <= grp_dut_pad_fu_622_output_3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_3_ce0 <= grp_dut_conv_fu_479_output_3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_3_ce0 <= grp_dut_conv_fu_479_input_3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_3_ce0 <= grp_dut_max_pool_fu_437_output_3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_3_ce0 <= grp_dut_max_pool_fu_437_input_3_ce0;
        else 
            mem_conv2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_3_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_3_ce1, grp_dut_max_pool_fu_437_output_3_ce1, grp_dut_conv_fu_479_input_3_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_3_ce1 <= grp_dut_conv_fu_479_input_3_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_3_ce1 <= grp_dut_max_pool_fu_437_output_3_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_3_ce1 <= grp_dut_max_pool_fu_437_input_3_ce1;
        else 
            mem_conv2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_3_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_3_d0, grp_dut_conv_fu_479_output_3_d0, grp_dut_pad_fu_622_output_3_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_3_d0 <= grp_dut_pad_fu_622_output_3_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_3_d0 <= grp_dut_conv_fu_479_output_3_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_3_d0 <= grp_dut_max_pool_fu_437_output_3_d0;
        else 
            mem_conv2_3_d0 <= "X";
        end if; 
    end process;


    mem_conv2_3_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_3_we0, grp_dut_conv_fu_479_output_3_we0, grp_dut_pad_fu_622_output_3_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_3_we0 <= grp_dut_pad_fu_622_output_3_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_3_we0 <= grp_dut_conv_fu_479_output_3_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_3_we0 <= grp_dut_max_pool_fu_437_output_3_we0;
        else 
            mem_conv2_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_3_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_3_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_3_we1 <= grp_dut_max_pool_fu_437_output_3_we1;
        else 
            mem_conv2_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_4_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_4_address0, grp_dut_max_pool_fu_437_output_4_address0, grp_dut_conv_fu_479_input_4_address0, grp_dut_conv_fu_479_output_4_address0, grp_dut_pad_fu_622_output_4_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_4_address0 <= grp_dut_pad_fu_622_output_4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_4_address0 <= grp_dut_conv_fu_479_output_4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_4_address0 <= grp_dut_conv_fu_479_input_4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_4_address0 <= grp_dut_max_pool_fu_437_output_4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_4_address0 <= grp_dut_max_pool_fu_437_input_4_address0;
        else 
            mem_conv2_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_4_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_4_address1, grp_dut_max_pool_fu_437_output_4_address1, grp_dut_conv_fu_479_input_4_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_4_address1 <= grp_dut_conv_fu_479_input_4_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_4_address1 <= grp_dut_max_pool_fu_437_output_4_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_4_address1 <= grp_dut_max_pool_fu_437_input_4_address1;
        else 
            mem_conv2_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_4_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_4_ce0, grp_dut_max_pool_fu_437_output_4_ce0, grp_dut_conv_fu_479_input_4_ce0, grp_dut_conv_fu_479_output_4_ce0, grp_dut_pad_fu_622_output_4_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_4_ce0 <= grp_dut_pad_fu_622_output_4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_4_ce0 <= grp_dut_conv_fu_479_output_4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_4_ce0 <= grp_dut_conv_fu_479_input_4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_4_ce0 <= grp_dut_max_pool_fu_437_output_4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_4_ce0 <= grp_dut_max_pool_fu_437_input_4_ce0;
        else 
            mem_conv2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_4_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_4_ce1, grp_dut_max_pool_fu_437_output_4_ce1, grp_dut_conv_fu_479_input_4_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_4_ce1 <= grp_dut_conv_fu_479_input_4_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_4_ce1 <= grp_dut_max_pool_fu_437_output_4_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_4_ce1 <= grp_dut_max_pool_fu_437_input_4_ce1;
        else 
            mem_conv2_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_4_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_4_d0, grp_dut_conv_fu_479_output_4_d0, grp_dut_pad_fu_622_output_4_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_4_d0 <= grp_dut_pad_fu_622_output_4_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_4_d0 <= grp_dut_conv_fu_479_output_4_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_4_d0 <= grp_dut_max_pool_fu_437_output_4_d0;
        else 
            mem_conv2_4_d0 <= "X";
        end if; 
    end process;


    mem_conv2_4_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_4_we0, grp_dut_conv_fu_479_output_4_we0, grp_dut_pad_fu_622_output_4_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_4_we0 <= grp_dut_pad_fu_622_output_4_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_4_we0 <= grp_dut_conv_fu_479_output_4_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_4_we0 <= grp_dut_max_pool_fu_437_output_4_we0;
        else 
            mem_conv2_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_4_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_4_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_4_we1 <= grp_dut_max_pool_fu_437_output_4_we1;
        else 
            mem_conv2_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_5_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_5_address0, grp_dut_max_pool_fu_437_output_5_address0, grp_dut_conv_fu_479_input_5_address0, grp_dut_conv_fu_479_output_5_address0, grp_dut_pad_fu_622_output_5_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_5_address0 <= grp_dut_pad_fu_622_output_5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_5_address0 <= grp_dut_conv_fu_479_output_5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_5_address0 <= grp_dut_conv_fu_479_input_5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_5_address0 <= grp_dut_max_pool_fu_437_output_5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_5_address0 <= grp_dut_max_pool_fu_437_input_5_address0;
        else 
            mem_conv2_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_5_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_5_address1, grp_dut_max_pool_fu_437_output_5_address1, grp_dut_conv_fu_479_input_5_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_5_address1 <= grp_dut_conv_fu_479_input_5_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_5_address1 <= grp_dut_max_pool_fu_437_output_5_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_5_address1 <= grp_dut_max_pool_fu_437_input_5_address1;
        else 
            mem_conv2_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_5_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_5_ce0, grp_dut_max_pool_fu_437_output_5_ce0, grp_dut_conv_fu_479_input_5_ce0, grp_dut_conv_fu_479_output_5_ce0, grp_dut_pad_fu_622_output_5_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_5_ce0 <= grp_dut_pad_fu_622_output_5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_5_ce0 <= grp_dut_conv_fu_479_output_5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_5_ce0 <= grp_dut_conv_fu_479_input_5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_5_ce0 <= grp_dut_max_pool_fu_437_output_5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_5_ce0 <= grp_dut_max_pool_fu_437_input_5_ce0;
        else 
            mem_conv2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_5_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_5_ce1, grp_dut_max_pool_fu_437_output_5_ce1, grp_dut_conv_fu_479_input_5_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_5_ce1 <= grp_dut_conv_fu_479_input_5_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_5_ce1 <= grp_dut_max_pool_fu_437_output_5_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_5_ce1 <= grp_dut_max_pool_fu_437_input_5_ce1;
        else 
            mem_conv2_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_5_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_5_d0, grp_dut_conv_fu_479_output_5_d0, grp_dut_pad_fu_622_output_5_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_5_d0 <= grp_dut_pad_fu_622_output_5_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_5_d0 <= grp_dut_conv_fu_479_output_5_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_5_d0 <= grp_dut_max_pool_fu_437_output_5_d0;
        else 
            mem_conv2_5_d0 <= "X";
        end if; 
    end process;


    mem_conv2_5_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_5_we0, grp_dut_conv_fu_479_output_5_we0, grp_dut_pad_fu_622_output_5_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_5_we0 <= grp_dut_pad_fu_622_output_5_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_5_we0 <= grp_dut_conv_fu_479_output_5_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_5_we0 <= grp_dut_max_pool_fu_437_output_5_we0;
        else 
            mem_conv2_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_5_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_5_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_5_we1 <= grp_dut_max_pool_fu_437_output_5_we1;
        else 
            mem_conv2_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_6_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_6_address0, grp_dut_max_pool_fu_437_output_6_address0, grp_dut_conv_fu_479_input_6_address0, grp_dut_conv_fu_479_output_6_address0, grp_dut_pad_fu_622_output_6_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_6_address0 <= grp_dut_pad_fu_622_output_6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_6_address0 <= grp_dut_conv_fu_479_output_6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_6_address0 <= grp_dut_conv_fu_479_input_6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_6_address0 <= grp_dut_max_pool_fu_437_output_6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_6_address0 <= grp_dut_max_pool_fu_437_input_6_address0;
        else 
            mem_conv2_6_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_6_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_6_address1, grp_dut_max_pool_fu_437_output_6_address1, grp_dut_conv_fu_479_input_6_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_6_address1 <= grp_dut_conv_fu_479_input_6_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_6_address1 <= grp_dut_max_pool_fu_437_output_6_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_6_address1 <= grp_dut_max_pool_fu_437_input_6_address1;
        else 
            mem_conv2_6_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_6_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_6_ce0, grp_dut_max_pool_fu_437_output_6_ce0, grp_dut_conv_fu_479_input_6_ce0, grp_dut_conv_fu_479_output_6_ce0, grp_dut_pad_fu_622_output_6_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_6_ce0 <= grp_dut_pad_fu_622_output_6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_6_ce0 <= grp_dut_conv_fu_479_output_6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_6_ce0 <= grp_dut_conv_fu_479_input_6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_6_ce0 <= grp_dut_max_pool_fu_437_output_6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_6_ce0 <= grp_dut_max_pool_fu_437_input_6_ce0;
        else 
            mem_conv2_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_6_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_6_ce1, grp_dut_max_pool_fu_437_output_6_ce1, grp_dut_conv_fu_479_input_6_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_6_ce1 <= grp_dut_conv_fu_479_input_6_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_6_ce1 <= grp_dut_max_pool_fu_437_output_6_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_6_ce1 <= grp_dut_max_pool_fu_437_input_6_ce1;
        else 
            mem_conv2_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_6_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_6_d0, grp_dut_conv_fu_479_output_6_d0, grp_dut_pad_fu_622_output_6_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_6_d0 <= grp_dut_pad_fu_622_output_6_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_6_d0 <= grp_dut_conv_fu_479_output_6_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_6_d0 <= grp_dut_max_pool_fu_437_output_6_d0;
        else 
            mem_conv2_6_d0 <= "X";
        end if; 
    end process;


    mem_conv2_6_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_6_we0, grp_dut_conv_fu_479_output_6_we0, grp_dut_pad_fu_622_output_6_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_6_we0 <= grp_dut_pad_fu_622_output_6_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_6_we0 <= grp_dut_conv_fu_479_output_6_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_6_we0 <= grp_dut_max_pool_fu_437_output_6_we0;
        else 
            mem_conv2_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_6_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_6_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_6_we1 <= grp_dut_max_pool_fu_437_output_6_we1;
        else 
            mem_conv2_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_7_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_7_address0, grp_dut_max_pool_fu_437_output_7_address0, grp_dut_conv_fu_479_input_7_address0, grp_dut_conv_fu_479_output_7_address0, grp_dut_pad_fu_622_output_7_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_7_address0 <= grp_dut_pad_fu_622_output_7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_7_address0 <= grp_dut_conv_fu_479_output_7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_7_address0 <= grp_dut_conv_fu_479_input_7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_7_address0 <= grp_dut_max_pool_fu_437_output_7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_7_address0 <= grp_dut_max_pool_fu_437_input_7_address0;
        else 
            mem_conv2_7_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_7_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_7_address1, grp_dut_max_pool_fu_437_output_7_address1, grp_dut_conv_fu_479_input_7_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_7_address1 <= grp_dut_conv_fu_479_input_7_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_7_address1 <= grp_dut_max_pool_fu_437_output_7_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_7_address1 <= grp_dut_max_pool_fu_437_input_7_address1;
        else 
            mem_conv2_7_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_7_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_7_ce0, grp_dut_max_pool_fu_437_output_7_ce0, grp_dut_conv_fu_479_input_7_ce0, grp_dut_conv_fu_479_output_7_ce0, grp_dut_pad_fu_622_output_7_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_7_ce0 <= grp_dut_pad_fu_622_output_7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_7_ce0 <= grp_dut_conv_fu_479_output_7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_7_ce0 <= grp_dut_conv_fu_479_input_7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_7_ce0 <= grp_dut_max_pool_fu_437_output_7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_7_ce0 <= grp_dut_max_pool_fu_437_input_7_ce0;
        else 
            mem_conv2_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_7_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_7_ce1, grp_dut_max_pool_fu_437_output_7_ce1, grp_dut_conv_fu_479_input_7_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_7_ce1 <= grp_dut_conv_fu_479_input_7_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_7_ce1 <= grp_dut_max_pool_fu_437_output_7_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_7_ce1 <= grp_dut_max_pool_fu_437_input_7_ce1;
        else 
            mem_conv2_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_7_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_7_d0, grp_dut_conv_fu_479_output_7_d0, grp_dut_pad_fu_622_output_7_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_7_d0 <= grp_dut_pad_fu_622_output_7_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_7_d0 <= grp_dut_conv_fu_479_output_7_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_7_d0 <= grp_dut_max_pool_fu_437_output_7_d0;
        else 
            mem_conv2_7_d0 <= "X";
        end if; 
    end process;


    mem_conv2_7_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_7_we0, grp_dut_conv_fu_479_output_7_we0, grp_dut_pad_fu_622_output_7_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_7_we0 <= grp_dut_pad_fu_622_output_7_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_7_we0 <= grp_dut_conv_fu_479_output_7_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_7_we0 <= grp_dut_max_pool_fu_437_output_7_we0;
        else 
            mem_conv2_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_7_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_7_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_7_we1 <= grp_dut_max_pool_fu_437_output_7_we1;
        else 
            mem_conv2_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_8_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_8_address0, grp_dut_max_pool_fu_437_output_8_address0, grp_dut_conv_fu_479_input_8_address0, grp_dut_conv_fu_479_output_8_address0, grp_dut_pad_fu_622_output_8_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_8_address0 <= grp_dut_pad_fu_622_output_8_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_8_address0 <= grp_dut_conv_fu_479_output_8_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_8_address0 <= grp_dut_conv_fu_479_input_8_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_8_address0 <= grp_dut_max_pool_fu_437_output_8_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_8_address0 <= grp_dut_max_pool_fu_437_input_8_address0;
        else 
            mem_conv2_8_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_8_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_8_address1, grp_dut_max_pool_fu_437_output_8_address1, grp_dut_conv_fu_479_input_8_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_8_address1 <= grp_dut_conv_fu_479_input_8_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_8_address1 <= grp_dut_max_pool_fu_437_output_8_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_8_address1 <= grp_dut_max_pool_fu_437_input_8_address1;
        else 
            mem_conv2_8_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_8_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_8_ce0, grp_dut_max_pool_fu_437_output_8_ce0, grp_dut_conv_fu_479_input_8_ce0, grp_dut_conv_fu_479_output_8_ce0, grp_dut_pad_fu_622_output_8_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_8_ce0 <= grp_dut_pad_fu_622_output_8_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_8_ce0 <= grp_dut_conv_fu_479_output_8_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_8_ce0 <= grp_dut_conv_fu_479_input_8_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_8_ce0 <= grp_dut_max_pool_fu_437_output_8_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_8_ce0 <= grp_dut_max_pool_fu_437_input_8_ce0;
        else 
            mem_conv2_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_8_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_8_ce1, grp_dut_max_pool_fu_437_output_8_ce1, grp_dut_conv_fu_479_input_8_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_8_ce1 <= grp_dut_conv_fu_479_input_8_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_8_ce1 <= grp_dut_max_pool_fu_437_output_8_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_8_ce1 <= grp_dut_max_pool_fu_437_input_8_ce1;
        else 
            mem_conv2_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_8_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_8_d0, grp_dut_conv_fu_479_output_8_d0, grp_dut_pad_fu_622_output_8_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_8_d0 <= grp_dut_pad_fu_622_output_8_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_8_d0 <= grp_dut_conv_fu_479_output_8_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_8_d0 <= grp_dut_max_pool_fu_437_output_8_d0;
        else 
            mem_conv2_8_d0 <= "X";
        end if; 
    end process;


    mem_conv2_8_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_8_we0, grp_dut_conv_fu_479_output_8_we0, grp_dut_pad_fu_622_output_8_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_8_we0 <= grp_dut_pad_fu_622_output_8_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_8_we0 <= grp_dut_conv_fu_479_output_8_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_8_we0 <= grp_dut_max_pool_fu_437_output_8_we0;
        else 
            mem_conv2_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_8_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_8_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_8_we1 <= grp_dut_max_pool_fu_437_output_8_we1;
        else 
            mem_conv2_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_9_address0_assign_proc : process(grp_dut_max_pool_fu_437_input_9_address0, grp_dut_max_pool_fu_437_output_9_address0, grp_dut_conv_fu_479_input_9_address0, grp_dut_conv_fu_479_output_9_address0, grp_dut_pad_fu_622_output_9_address0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_9_address0 <= grp_dut_pad_fu_622_output_9_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_9_address0 <= grp_dut_conv_fu_479_output_9_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_9_address0 <= grp_dut_conv_fu_479_input_9_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_9_address0 <= grp_dut_max_pool_fu_437_output_9_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_9_address0 <= grp_dut_max_pool_fu_437_input_9_address0;
        else 
            mem_conv2_9_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_9_address1_assign_proc : process(grp_dut_max_pool_fu_437_input_9_address1, grp_dut_max_pool_fu_437_output_9_address1, grp_dut_conv_fu_479_input_9_address1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_9_address1 <= grp_dut_conv_fu_479_input_9_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_9_address1 <= grp_dut_max_pool_fu_437_output_9_address1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_9_address1 <= grp_dut_max_pool_fu_437_input_9_address1;
        else 
            mem_conv2_9_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    mem_conv2_9_ce0_assign_proc : process(grp_dut_max_pool_fu_437_input_9_ce0, grp_dut_max_pool_fu_437_output_9_ce0, grp_dut_conv_fu_479_input_9_ce0, grp_dut_conv_fu_479_output_9_ce0, grp_dut_pad_fu_622_output_9_ce0, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_9_ce0 <= grp_dut_pad_fu_622_output_9_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_9_ce0 <= grp_dut_conv_fu_479_output_9_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_9_ce0 <= grp_dut_conv_fu_479_input_9_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_9_ce0 <= grp_dut_max_pool_fu_437_output_9_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_9_ce0 <= grp_dut_max_pool_fu_437_input_9_ce0;
        else 
            mem_conv2_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_9_ce1_assign_proc : process(grp_dut_max_pool_fu_437_input_9_ce1, grp_dut_max_pool_fu_437_output_9_ce1, grp_dut_conv_fu_479_input_9_ce1, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            mem_conv2_9_ce1 <= grp_dut_conv_fu_479_input_9_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_9_ce1 <= grp_dut_max_pool_fu_437_output_9_ce1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            mem_conv2_9_ce1 <= grp_dut_max_pool_fu_437_input_9_ce1;
        else 
            mem_conv2_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_9_d0_assign_proc : process(grp_dut_max_pool_fu_437_output_9_d0, grp_dut_conv_fu_479_output_9_d0, grp_dut_pad_fu_622_output_9_d0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_9_d0 <= grp_dut_pad_fu_622_output_9_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_9_d0 <= grp_dut_conv_fu_479_output_9_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_9_d0 <= grp_dut_max_pool_fu_437_output_9_d0;
        else 
            mem_conv2_9_d0 <= "X";
        end if; 
    end process;


    mem_conv2_9_we0_assign_proc : process(grp_dut_max_pool_fu_437_output_9_we0, grp_dut_conv_fu_479_output_9_we0, grp_dut_pad_fu_622_output_9_we0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            mem_conv2_9_we0 <= grp_dut_pad_fu_622_output_9_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            mem_conv2_9_we0 <= grp_dut_conv_fu_479_output_9_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_9_we0 <= grp_dut_max_pool_fu_437_output_9_we0;
        else 
            mem_conv2_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mem_conv2_9_we1_assign_proc : process(grp_dut_max_pool_fu_437_output_9_we1, ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            mem_conv2_9_we1 <= grp_dut_max_pool_fu_437_output_9_we1;
        else 
            mem_conv2_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    newIndex1_fu_721_p1 <= std_logic_vector(resize(unsigned(tmp_7_fu_716_p2),64));
    newIndex32_i_fu_736_p1 <= std_logic_vector(resize(unsigned(max_id_V_reg_426),64));
    phitmp_i_fu_747_p3 <= 
        max_id_V_cast2_reg_780 when (mem_conv1_0_q0(0) = '1') else 
        output_V_reg_413;

    strm_in_V_V_blk_n_assign_proc : process(strm_in_V_V_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond1_fu_664_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond1_fu_664_p2 = ap_const_lv1_0))) then 
            strm_in_V_V_blk_n <= strm_in_V_V_empty_n;
        else 
            strm_in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    strm_in_V_V_read_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond1_fu_664_p2, ap_sig_324)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond1_fu_664_p2 = ap_const_lv1_0) and not(ap_sig_324))) then 
            strm_in_V_V_read <= ap_const_logic_1;
        else 
            strm_in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    strm_out_V_V_blk_n_assign_proc : process(strm_out_V_V_full_n, ap_sig_cseq_ST_st21_fsm_20, exitcond_i_fu_730_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20) and not((ap_const_lv1_0 = exitcond_i_fu_730_p2)))) then 
            strm_out_V_V_blk_n <= strm_out_V_V_full_n;
        else 
            strm_out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_V_din <= output_V_reg_413;

    strm_out_V_V_write_assign_proc : process(ap_sig_cseq_ST_st21_fsm_20, exitcond_i_fu_730_p2, ap_sig_345)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20) and not((ap_const_lv1_0 = exitcond_i_fu_730_p2)) and not(ap_sig_345))) then 
            strm_out_V_V_write <= ap_const_logic_1;
        else 
            strm_out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_7_fu_716_p2 <= std_logic_vector(unsigned(tmp_s_reg_767) + unsigned(Hi_assign_cast4_fu_688_p1));
    tmp_fu_676_p1 <= i_reg_391(3 - 1 downto 0);
    tmp_s_fu_680_p3 <= (tmp_fu_676_p1 & ap_const_lv5_0);
end behav;
