<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Aphid Programming Language: AphidHdl.VerilogAttributes Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Aphid Programming Language
   </div>
   <div id="projectbrief">A mult-paradigm whitebox programming language.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('class_aphid_hdl_1_1_verilog_attributes.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#properties">Properties</a> &#124;
<a href="class_aphid_hdl_1_1_verilog_attributes-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">AphidHdl.VerilogAttributes Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a4e2fbb3d945d9c2e9fd3403c5286666f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_aphid_hdl_1_1_verilog_attributes.html#a4e2fbb3d945d9c2e9fd3403c5286666f">VerilogAttributes</a> (bool isInput, bool isWire, bool isSizeParam, int size, <a class="el" href="_std_8alx.html#abdf51677f7fe5b9deff99f654100462d">string</a> sizeParam)</td></tr>
<tr class="separator:a4e2fbb3d945d9c2e9fd3403c5286666f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="properties"></a>
Properties</h2></td></tr>
<tr class="memitem:a8920f0f6de32c45d1a4b4d20d0535fff"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_aphid_hdl_1_1_verilog_attributes.html#a8920f0f6de32c45d1a4b4d20d0535fff">IsInput</a><code> [get]</code></td></tr>
<tr class="separator:a8920f0f6de32c45d1a4b4d20d0535fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc7a76da20eef565ae566977a74a825"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_aphid_hdl_1_1_verilog_attributes.html#a3dc7a76da20eef565ae566977a74a825">IsOutput</a><code> [get]</code></td></tr>
<tr class="separator:a3dc7a76da20eef565ae566977a74a825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebd69b395b42560b681f543811b45d1c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_aphid_hdl_1_1_verilog_attributes.html#aebd69b395b42560b681f543811b45d1c">IsWire</a><code> [get]</code></td></tr>
<tr class="separator:aebd69b395b42560b681f543811b45d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf0d108ce33a77eefac344eeacc8121"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_aphid_hdl_1_1_verilog_attributes.html#a2cf0d108ce33a77eefac344eeacc8121">IsReg</a><code> [get]</code></td></tr>
<tr class="separator:a2cf0d108ce33a77eefac344eeacc8121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c52b3b015216f9c50b090ff67dc239c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_aphid_hdl_1_1_verilog_attributes.html#a4c52b3b015216f9c50b090ff67dc239c">IsSizeParam</a><code> [get]</code></td></tr>
<tr class="separator:a4c52b3b015216f9c50b090ff67dc239c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a710e16febbf3068570d53846744789ec"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_aphid_hdl_1_1_verilog_attributes.html#a710e16febbf3068570d53846744789ec">Size</a><code> [get]</code></td></tr>
<tr class="separator:a710e16febbf3068570d53846744789ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac031a65992e0b4f7d810fad985fd14bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_std_8alx.html#abdf51677f7fe5b9deff99f654100462d">string</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_aphid_hdl_1_1_verilog_attributes.html#ac031a65992e0b4f7d810fad985fd14bf">SizeParam</a><code> [get]</code></td></tr>
<tr class="separator:ac031a65992e0b4f7d810fad985fd14bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="_verilog_attributes_8cs_source.html#l00009">9</a> of file <a class="el" href="_verilog_attributes_8cs_source.html">VerilogAttributes.cs</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a4e2fbb3d945d9c2e9fd3403c5286666f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e2fbb3d945d9c2e9fd3403c5286666f">&#9670;&nbsp;</a></span>VerilogAttributes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">AphidHdl.VerilogAttributes.VerilogAttributes </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isInput</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isWire</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isSizeParam</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_std_8alx.html#abdf51677f7fe5b9deff99f654100462d">string</a>&#160;</td>
          <td class="paramname"><em>sizeParam</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_verilog_attributes_8cs_source.html#l00025">25</a> of file <a class="el" href="_verilog_attributes_8cs_source.html">VerilogAttributes.cs</a>.</p>

<p class="reference">References <a class="el" href="_verilog_attributes_8cs_source.html#l00011">AphidHdl.VerilogAttributes.IsInput</a>, <a class="el" href="_verilog_attributes_8cs_source.html#l00019">AphidHdl.VerilogAttributes.IsSizeParam</a>, <a class="el" href="_verilog_attributes_8cs_source.html#l00015">AphidHdl.VerilogAttributes.IsWire</a>, <a class="el" href="_verilog_attributes_8cs_source.html#l00021">AphidHdl.VerilogAttributes.Size</a>, and <a class="el" href="_verilog_attributes_8cs_source.html#l00023">AphidHdl.VerilogAttributes.SizeParam</a>.</p>
<div class="fragment"><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        {</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;            <a class="code" href="class_aphid_hdl_1_1_verilog_attributes.html#a8920f0f6de32c45d1a4b4d20d0535fff">IsInput</a> = isInput;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;            <a class="code" href="class_aphid_hdl_1_1_verilog_attributes.html#aebd69b395b42560b681f543811b45d1c">IsWire</a> = isWire;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;            <a class="code" href="class_aphid_hdl_1_1_verilog_attributes.html#a4c52b3b015216f9c50b090ff67dc239c">IsSizeParam</a> = isSizeParam;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;            <a class="code" href="class_aphid_hdl_1_1_verilog_attributes.html#a710e16febbf3068570d53846744789ec">Size</a> = size;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;            <a class="code" href="class_aphid_hdl_1_1_verilog_attributes.html#ac031a65992e0b4f7d810fad985fd14bf">SizeParam</a> = sizeParam;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        }</div><div class="ttc" id="class_aphid_hdl_1_1_verilog_attributes_html_a8920f0f6de32c45d1a4b4d20d0535fff"><div class="ttname"><a href="class_aphid_hdl_1_1_verilog_attributes.html#a8920f0f6de32c45d1a4b4d20d0535fff">AphidHdl.VerilogAttributes.IsInput</a></div><div class="ttdeci">bool IsInput</div><div class="ttdef"><b>Definition:</b> <a href="_verilog_attributes_8cs_source.html#l00011">VerilogAttributes.cs:11</a></div></div>
<div class="ttc" id="class_aphid_hdl_1_1_verilog_attributes_html_ac031a65992e0b4f7d810fad985fd14bf"><div class="ttname"><a href="class_aphid_hdl_1_1_verilog_attributes.html#ac031a65992e0b4f7d810fad985fd14bf">AphidHdl.VerilogAttributes.SizeParam</a></div><div class="ttdeci">string SizeParam</div><div class="ttdef"><b>Definition:</b> <a href="_verilog_attributes_8cs_source.html#l00023">VerilogAttributes.cs:23</a></div></div>
<div class="ttc" id="class_aphid_hdl_1_1_verilog_attributes_html_a710e16febbf3068570d53846744789ec"><div class="ttname"><a href="class_aphid_hdl_1_1_verilog_attributes.html#a710e16febbf3068570d53846744789ec">AphidHdl.VerilogAttributes.Size</a></div><div class="ttdeci">int Size</div><div class="ttdef"><b>Definition:</b> <a href="_verilog_attributes_8cs_source.html#l00021">VerilogAttributes.cs:21</a></div></div>
<div class="ttc" id="class_aphid_hdl_1_1_verilog_attributes_html_aebd69b395b42560b681f543811b45d1c"><div class="ttname"><a href="class_aphid_hdl_1_1_verilog_attributes.html#aebd69b395b42560b681f543811b45d1c">AphidHdl.VerilogAttributes.IsWire</a></div><div class="ttdeci">bool IsWire</div><div class="ttdef"><b>Definition:</b> <a href="_verilog_attributes_8cs_source.html#l00015">VerilogAttributes.cs:15</a></div></div>
<div class="ttc" id="class_aphid_hdl_1_1_verilog_attributes_html_a4c52b3b015216f9c50b090ff67dc239c"><div class="ttname"><a href="class_aphid_hdl_1_1_verilog_attributes.html#a4c52b3b015216f9c50b090ff67dc239c">AphidHdl.VerilogAttributes.IsSizeParam</a></div><div class="ttdeci">bool IsSizeParam</div><div class="ttdef"><b>Definition:</b> <a href="_verilog_attributes_8cs_source.html#l00019">VerilogAttributes.cs:19</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Property Documentation</h2>
<a id="a8920f0f6de32c45d1a4b4d20d0535fff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8920f0f6de32c45d1a4b4d20d0535fff">&#9670;&nbsp;</a></span>IsInput</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AphidHdl.VerilogAttributes.IsInput</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">get</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_verilog_attributes_8cs_source.html#l00011">11</a> of file <a class="el" href="_verilog_attributes_8cs_source.html">VerilogAttributes.cs</a>.</p>

<p class="reference">Referenced by <a class="el" href="_verilog_attributes_8cs_source.html#l00025">AphidHdl.VerilogAttributes.VerilogAttributes()</a>.</p>
<div class="fragment"><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;{ <span class="keyword">get</span>; <span class="keyword">private</span> <span class="keyword">set</span>; }</div></div><!-- fragment -->
</div>
</div>
<a id="a3dc7a76da20eef565ae566977a74a825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dc7a76da20eef565ae566977a74a825">&#9670;&nbsp;</a></span>IsOutput</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AphidHdl.VerilogAttributes.IsOutput</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">get</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_verilog_attributes_8cs_source.html#l00013">13</a> of file <a class="el" href="_verilog_attributes_8cs_source.html">VerilogAttributes.cs</a>.</p>
<div class="fragment"><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;{ <span class="keyword">get</span> { <span class="keywordflow">return</span> !<a class="code" href="class_aphid_hdl_1_1_verilog_attributes.html#a8920f0f6de32c45d1a4b4d20d0535fff">IsInput</a>; } }</div><div class="ttc" id="class_aphid_hdl_1_1_verilog_attributes_html_a8920f0f6de32c45d1a4b4d20d0535fff"><div class="ttname"><a href="class_aphid_hdl_1_1_verilog_attributes.html#a8920f0f6de32c45d1a4b4d20d0535fff">AphidHdl.VerilogAttributes.IsInput</a></div><div class="ttdeci">bool IsInput</div><div class="ttdef"><b>Definition:</b> <a href="_verilog_attributes_8cs_source.html#l00011">VerilogAttributes.cs:11</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a2cf0d108ce33a77eefac344eeacc8121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cf0d108ce33a77eefac344eeacc8121">&#9670;&nbsp;</a></span>IsReg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AphidHdl.VerilogAttributes.IsReg</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">get</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_verilog_attributes_8cs_source.html#l00017">17</a> of file <a class="el" href="_verilog_attributes_8cs_source.html">VerilogAttributes.cs</a>.</p>
<div class="fragment"><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;{ <span class="keyword">get</span> { <span class="keywordflow">return</span> !<a class="code" href="class_aphid_hdl_1_1_verilog_attributes.html#aebd69b395b42560b681f543811b45d1c">IsWire</a>; } }</div><div class="ttc" id="class_aphid_hdl_1_1_verilog_attributes_html_aebd69b395b42560b681f543811b45d1c"><div class="ttname"><a href="class_aphid_hdl_1_1_verilog_attributes.html#aebd69b395b42560b681f543811b45d1c">AphidHdl.VerilogAttributes.IsWire</a></div><div class="ttdeci">bool IsWire</div><div class="ttdef"><b>Definition:</b> <a href="_verilog_attributes_8cs_source.html#l00015">VerilogAttributes.cs:15</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a4c52b3b015216f9c50b090ff67dc239c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c52b3b015216f9c50b090ff67dc239c">&#9670;&nbsp;</a></span>IsSizeParam</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AphidHdl.VerilogAttributes.IsSizeParam</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">get</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_verilog_attributes_8cs_source.html#l00019">19</a> of file <a class="el" href="_verilog_attributes_8cs_source.html">VerilogAttributes.cs</a>.</p>

<p class="reference">Referenced by <a class="el" href="_verilog_attributes_8cs_source.html#l00025">AphidHdl.VerilogAttributes.VerilogAttributes()</a>.</p>
<div class="fragment"><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;{ <span class="keyword">get</span>; <span class="keyword">private</span> <span class="keyword">set</span>; }</div></div><!-- fragment -->
</div>
</div>
<a id="aebd69b395b42560b681f543811b45d1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebd69b395b42560b681f543811b45d1c">&#9670;&nbsp;</a></span>IsWire</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AphidHdl.VerilogAttributes.IsWire</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">get</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_verilog_attributes_8cs_source.html#l00015">15</a> of file <a class="el" href="_verilog_attributes_8cs_source.html">VerilogAttributes.cs</a>.</p>

<p class="reference">Referenced by <a class="el" href="_verilog_attributes_8cs_source.html#l00025">AphidHdl.VerilogAttributes.VerilogAttributes()</a>.</p>
<div class="fragment"><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;{ <span class="keyword">get</span>; <span class="keyword">private</span> <span class="keyword">set</span>; }</div></div><!-- fragment -->
</div>
</div>
<a id="a710e16febbf3068570d53846744789ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a710e16febbf3068570d53846744789ec">&#9670;&nbsp;</a></span>Size</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AphidHdl.VerilogAttributes.Size</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">get</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_verilog_attributes_8cs_source.html#l00021">21</a> of file <a class="el" href="_verilog_attributes_8cs_source.html">VerilogAttributes.cs</a>.</p>

<p class="reference">Referenced by <a class="el" href="_verilog_attributes_8cs_source.html#l00025">AphidHdl.VerilogAttributes.VerilogAttributes()</a>.</p>
<div class="fragment"><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;{ <span class="keyword">get</span>; <span class="keyword">private</span> <span class="keyword">set</span>; }</div></div><!-- fragment -->
</div>
</div>
<a id="ac031a65992e0b4f7d810fad985fd14bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac031a65992e0b4f7d810fad985fd14bf">&#9670;&nbsp;</a></span>SizeParam</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_std_8alx.html#abdf51677f7fe5b9deff99f654100462d">string</a> AphidHdl.VerilogAttributes.SizeParam</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">get</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_verilog_attributes_8cs_source.html#l00023">23</a> of file <a class="el" href="_verilog_attributes_8cs_source.html">VerilogAttributes.cs</a>.</p>

<p class="reference">Referenced by <a class="el" href="_verilog_attributes_8cs_source.html#l00025">AphidHdl.VerilogAttributes.VerilogAttributes()</a>.</p>
<div class="fragment"><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;{ <span class="keyword">get</span>; <span class="keyword">private</span> <span class="keyword">set</span>; }</div></div><!-- fragment -->
</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>c:/source/Aphid/AphidHdl/<a class="el" href="_verilog_attributes_8cs_source.html">VerilogAttributes.cs</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespace_aphid_hdl.html">AphidHdl</a></li><li class="navelem"><a class="el" href="class_aphid_hdl_1_1_verilog_attributes.html">VerilogAttributes</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
