{"position": "Engineer-Scientist", "company": "IBM", "profiles": ["Summary I am, in the words of the owner of one of the companies for which I previously worked, \"...extremely creative, with a good imagination, and interested in everything.\" \n \nAnother senior manager at another former employer thanked me upon my departure for, \"Always having an idea for something we could try, no matter what the problem.\"  \n \nA top contributor at such large multinational companies as IBM and Xerox, I have also played instrumental roles in two very different successful start-ups. \n \nMy past responsibilities have ranged from facilities engineering and program management, to hands-on programming, design, and fabrication, and to engineering and supply-chain management.  \n \nWell regarded for versatility, innovation, problem solving, and process design, I have made particularly noteworthy contributions in the areas of design for cost, design for manufacturing, and process automation. \n \nSpecialties: \n---------------- \n\u2022 Continuous improvement \n\u2022 Process development & efficiency improvement (LEAN) \n\u2022 Strategic planning & systems definition \n\u2022 Decision making & problem solving \n\u2022 Supplier / customer liaison \n\u2022 Quality systems \n\u2022 Project management \n\u2022 Automation design and programming \n\u2022 Design & re-design for manufacturability (DFM) \n\u2022 3D CAD, drafting, GD&T \n\u2022 Writing, speaking, and presentation \n\u2022 Training & supervision \n\u2022 Database design and development Summary I am, in the words of the owner of one of the companies for which I previously worked, \"...extremely creative, with a good imagination, and interested in everything.\" \n \nAnother senior manager at another former employer thanked me upon my departure for, \"Always having an idea for something we could try, no matter what the problem.\"  \n \nA top contributor at such large multinational companies as IBM and Xerox, I have also played instrumental roles in two very different successful start-ups. \n \nMy past responsibilities have ranged from facilities engineering and program management, to hands-on programming, design, and fabrication, and to engineering and supply-chain management.  \n \nWell regarded for versatility, innovation, problem solving, and process design, I have made particularly noteworthy contributions in the areas of design for cost, design for manufacturing, and process automation. \n \nSpecialties: \n---------------- \n\u2022 Continuous improvement \n\u2022 Process development & efficiency improvement (LEAN) \n\u2022 Strategic planning & systems definition \n\u2022 Decision making & problem solving \n\u2022 Supplier / customer liaison \n\u2022 Quality systems \n\u2022 Project management \n\u2022 Automation design and programming \n\u2022 Design & re-design for manufacturability (DFM) \n\u2022 3D CAD, drafting, GD&T \n\u2022 Writing, speaking, and presentation \n\u2022 Training & supervision \n\u2022 Database design and development I am, in the words of the owner of one of the companies for which I previously worked, \"...extremely creative, with a good imagination, and interested in everything.\" \n \nAnother senior manager at another former employer thanked me upon my departure for, \"Always having an idea for something we could try, no matter what the problem.\"  \n \nA top contributor at such large multinational companies as IBM and Xerox, I have also played instrumental roles in two very different successful start-ups. \n \nMy past responsibilities have ranged from facilities engineering and program management, to hands-on programming, design, and fabrication, and to engineering and supply-chain management.  \n \nWell regarded for versatility, innovation, problem solving, and process design, I have made particularly noteworthy contributions in the areas of design for cost, design for manufacturing, and process automation. \n \nSpecialties: \n---------------- \n\u2022 Continuous improvement \n\u2022 Process development & efficiency improvement (LEAN) \n\u2022 Strategic planning & systems definition \n\u2022 Decision making & problem solving \n\u2022 Supplier / customer liaison \n\u2022 Quality systems \n\u2022 Project management \n\u2022 Automation design and programming \n\u2022 Design & re-design for manufacturability (DFM) \n\u2022 3D CAD, drafting, GD&T \n\u2022 Writing, speaking, and presentation \n\u2022 Training & supervision \n\u2022 Database design and development I am, in the words of the owner of one of the companies for which I previously worked, \"...extremely creative, with a good imagination, and interested in everything.\" \n \nAnother senior manager at another former employer thanked me upon my departure for, \"Always having an idea for something we could try, no matter what the problem.\"  \n \nA top contributor at such large multinational companies as IBM and Xerox, I have also played instrumental roles in two very different successful start-ups. \n \nMy past responsibilities have ranged from facilities engineering and program management, to hands-on programming, design, and fabrication, and to engineering and supply-chain management.  \n \nWell regarded for versatility, innovation, problem solving, and process design, I have made particularly noteworthy contributions in the areas of design for cost, design for manufacturing, and process automation. \n \nSpecialties: \n---------------- \n\u2022 Continuous improvement \n\u2022 Process development & efficiency improvement (LEAN) \n\u2022 Strategic planning & systems definition \n\u2022 Decision making & problem solving \n\u2022 Supplier / customer liaison \n\u2022 Quality systems \n\u2022 Project management \n\u2022 Automation design and programming \n\u2022 Design & re-design for manufacturability (DFM) \n\u2022 3D CAD, drafting, GD&T \n\u2022 Writing, speaking, and presentation \n\u2022 Training & supervision \n\u2022 Database design and development Experience Supplier Quality Engineer Xerox September 2004  \u2013 Present (11 years) Wilsonville, Oregon I make sure our internal designers know what information Xerox's international supply base needs to successfully produce our parts, and that our suppliers fully understand and fulfill our requirements. In the event of quality issues, I direct and oversee root cause analyses and corrective/preventive actions. \n \nSkills employed: \n---------------------- \n\u2022 Project management \n\u2022 Structured problem solving (Kepner-Tregoe & Shainin) \n\u2022 Computer-aided design (ProEngineer/ProE, AutoCAD, & SolidWorks) \n\u2022 Design for _____ (DFx -- DFM, DFA, DFT, DFC) \n\u2022 Six Sigma \n\u2022 Geometric Design and Tolerancingn (GD&T) \n\u2022 Production Part Approval Process (PPAP) \n\u2022 Measurement Systems Analysis (MSA/GR&R) \n\u2022 Statistical analysis (Minitab & custom) \n\u2022 Data mining (Access and SQL) \n\u2022 Root cause analysis (RCA) \n\u2022 Corrective / Preventive Action (CAPA) \n\u2022 Global liaison (Effective written and verbal communication) Sr. Mechanical Engineer Peregrine Power Technology, LLC August 2003  \u2013  August 2004  (1 year 1 month) Wilsonville, Oregon Collaborated with academic researchers on applied switched reluctance motor, SiC power semiconductor, and high heat flux cooling system development projects for military applications. Developed conceptual mechanical designs, prepared written feasibility reports, and delivered final oral presentations to government review boards. \n \nSkills Employed: \n---------------------- \n\u2022 Program management \n\u2022 Technology research \n\u2022 Materials research and analysis \n\u2022 Mechanical, thermal, electrical, and electro-mechanical engineering \n\u2022 3D CAD (ProEngineer/ProE and SolidWorks) \n\u2022 G-code creation \n\u2022 Light machining (Haas mill) \n\u2022 Technical liaison (with academic researchers and government entities) \n\u2022 Technical writing, illustration, and presentation Sr. Mechanical Engineer Serveron January 2003  \u2013  August 2003  (8 months) Hillsboro, Oregon Evaluated commercially available electro-mechanical components for use in next-generation designs. Prepared 3D models and final production drawings for machined, sheet metal, and plastic parts as well as full electro-mechanical assemblies. \n \nSkills Employed: \n----------------------- \n\u2022 3D CAD (SolidWorks) \n\u2022 Technology research \n\u2022 DFx \n\u2022 Systems engineering/architecture \n\u2022 Component sourcing Test Area Supervisor Serveron June 2002  \u2013  January 2003  (8 months) Hillsboro, Oregon Oversaw the work of three test technicians responsible for the final quality and performance of ruggedized gas extraction and chromatography equipment. Re-defined and streamlined testing process and equipment to improve efficiency and reliability. Reduced average test cycle time from one month to three days without compromising product reliability. \n \nSkills Employed: \n---------------------- \n\u2022 Leadership \n\u2022 Cross-functional management \n\u2022 Strategic and tactical planning \n\u2022 Process development and documentation \n\u2022 Process improvement Sr. Manufacturing Engineer Serveron September 2001  \u2013  June 2002  (10 months) Bend & Hillsboro, Oregon Designed and built test equipment. Implemented defect data collection procedures and systems. Assisted with the \"from-scratch\" establishment of documentation and change control procedures and systems. Defined and documented manufacturing and test processes. Trained operators and technicians. Re-designed portions of the product for DFM, DFA and DFT. Determined root cause of leading defect (helium leaks from fittings) and reduced its rate of occurrence by approximately 80%. \n \nSkills Employed: \n---------------------- \n\u2022 Lean manufacturing \n\u2022 DFx \n\u2022 Six sigma \n\u2022 Root cause analysis \n\u2022 Database design (Access) \n\u2022 Data mining (Access & SQL) \n\u2022 Corrective & preventive action \n\u2022 Process improvement \n\u2022 Technical writing & illustration \n\u2022 Training and supervision \n\u2022 Safety assurance \n\u2022 Business process develoment, improvement, and management (BPM) \n\u2022 Mechanical fabrication and assembly Manufacturing Engineer IV Planar Systems April 1997  \u2013  May 2001  (4 years 2 months) Hillsboro, Oregon Designed and built manufacturing equipment. Diagnosed and eliminated root causes of manufacturing problems. Configured and programmed LabView-based data acquisition systems (DAQ). Developed a LabView-linked central database system and procedures for collecting statistical process control (SPC) data and presenting control charts for any manufacturing process to any network-linked PC in the company. Re-designed a 3ATI avionics display product for manufacturability. Trained and certified operators. \n \nSkills employed: \n---------------------- \n\u2022 Project management \n\u2022 Leadership and supervision \n\u2022 Lean manufacturing \n\u2022 Statistical process control (SPC) implementation \n\u2022 Automation engineering and design \n\u2022 PLC programming (Toshiba, Mitsubishi, and Keyence) \n\u2022 Control systems development \n\u2022 Data acquisition system design and programming (LabView) \n\u2022 Mechanical, thermal, and electrical design \n\u2022 DFx \n\u2022 CAD (CoCreate SolidDesigner, AutoCAD, & SolidWorks) \n\u2022 Electro-mechanical fabrication \n\u2022 On-the-job-training (OJT) system development and deployment Manufacturing Engineer IBM July 1994  \u2013  March 1997  (2 years 9 months) San Jose, California Designed and programmed high-volume manufacturing equipment for a read/write head (computer hard drives) manufacturing line. Work included precision 3D mechanical design, SCARA robot programming (Seiko-Epson & Adept), materials and coatings research & application, specification definition, facilities modifications, and high-dollar (~$2M) capital budget management. \n \nSkills Employed: \n------------------------- \n\u2022 Project management \n\u2022 Capital expense planning (CAPEX) \n\u2022 Line capacity planning \n\u2022 Statistical process control (SPC) \n\u2022 Process development \n\u2022 Automation design & development \n\u2022 Robot programming (Seiko SPEL & Adept V++) \n\u2022 3D CAD (CATIA & ProEngineer/ProE) \n\u2022 Process improvement \n\u2022 Six sigma \n\u2022 Lean manufacturing \n\u2022 Data mining \n\u2022 Training Engineer / Scientist IBM August 1991  \u2013  June 1994  (2 years 11 months) San Jose, California Supported a high volume hard disk manufacturing line. Installed and debugged automated manufacturing equipment. Re-programmed PC and PLC controlled automation to improve efficiency and adapt to new missions. Oversaw facilities work and capital budgets. Designed and evaluated injection molded shipping and process carriers. Trained maintenance personnel and manufacturing operators. \n \nSkills Employed: \n------------------------- \n\u2022 Project management \n\u2022 Scope of Work (SOW)/ spec document creation \n\u2022 Facilities engineering \n\u2022 Contractor selection and supervision (Facilities/Trades) \n\u2022 Controls engineering \n\u2022 Programming (C++ and ladder logic) \n\u2022 CAD (CATIA & CADAM) \n\u2022 Fixture design \n\u2022 Process improvement \n\u2022 Training \n\u2022 Promotion of Kaizen thinking Supplier Quality Engineer Xerox September 2004  \u2013 Present (11 years) Wilsonville, Oregon I make sure our internal designers know what information Xerox's international supply base needs to successfully produce our parts, and that our suppliers fully understand and fulfill our requirements. In the event of quality issues, I direct and oversee root cause analyses and corrective/preventive actions. \n \nSkills employed: \n---------------------- \n\u2022 Project management \n\u2022 Structured problem solving (Kepner-Tregoe & Shainin) \n\u2022 Computer-aided design (ProEngineer/ProE, AutoCAD, & SolidWorks) \n\u2022 Design for _____ (DFx -- DFM, DFA, DFT, DFC) \n\u2022 Six Sigma \n\u2022 Geometric Design and Tolerancingn (GD&T) \n\u2022 Production Part Approval Process (PPAP) \n\u2022 Measurement Systems Analysis (MSA/GR&R) \n\u2022 Statistical analysis (Minitab & custom) \n\u2022 Data mining (Access and SQL) \n\u2022 Root cause analysis (RCA) \n\u2022 Corrective / Preventive Action (CAPA) \n\u2022 Global liaison (Effective written and verbal communication) Supplier Quality Engineer Xerox September 2004  \u2013 Present (11 years) Wilsonville, Oregon I make sure our internal designers know what information Xerox's international supply base needs to successfully produce our parts, and that our suppliers fully understand and fulfill our requirements. In the event of quality issues, I direct and oversee root cause analyses and corrective/preventive actions. \n \nSkills employed: \n---------------------- \n\u2022 Project management \n\u2022 Structured problem solving (Kepner-Tregoe & Shainin) \n\u2022 Computer-aided design (ProEngineer/ProE, AutoCAD, & SolidWorks) \n\u2022 Design for _____ (DFx -- DFM, DFA, DFT, DFC) \n\u2022 Six Sigma \n\u2022 Geometric Design and Tolerancingn (GD&T) \n\u2022 Production Part Approval Process (PPAP) \n\u2022 Measurement Systems Analysis (MSA/GR&R) \n\u2022 Statistical analysis (Minitab & custom) \n\u2022 Data mining (Access and SQL) \n\u2022 Root cause analysis (RCA) \n\u2022 Corrective / Preventive Action (CAPA) \n\u2022 Global liaison (Effective written and verbal communication) Sr. Mechanical Engineer Peregrine Power Technology, LLC August 2003  \u2013  August 2004  (1 year 1 month) Wilsonville, Oregon Collaborated with academic researchers on applied switched reluctance motor, SiC power semiconductor, and high heat flux cooling system development projects for military applications. Developed conceptual mechanical designs, prepared written feasibility reports, and delivered final oral presentations to government review boards. \n \nSkills Employed: \n---------------------- \n\u2022 Program management \n\u2022 Technology research \n\u2022 Materials research and analysis \n\u2022 Mechanical, thermal, electrical, and electro-mechanical engineering \n\u2022 3D CAD (ProEngineer/ProE and SolidWorks) \n\u2022 G-code creation \n\u2022 Light machining (Haas mill) \n\u2022 Technical liaison (with academic researchers and government entities) \n\u2022 Technical writing, illustration, and presentation Sr. Mechanical Engineer Peregrine Power Technology, LLC August 2003  \u2013  August 2004  (1 year 1 month) Wilsonville, Oregon Collaborated with academic researchers on applied switched reluctance motor, SiC power semiconductor, and high heat flux cooling system development projects for military applications. Developed conceptual mechanical designs, prepared written feasibility reports, and delivered final oral presentations to government review boards. \n \nSkills Employed: \n---------------------- \n\u2022 Program management \n\u2022 Technology research \n\u2022 Materials research and analysis \n\u2022 Mechanical, thermal, electrical, and electro-mechanical engineering \n\u2022 3D CAD (ProEngineer/ProE and SolidWorks) \n\u2022 G-code creation \n\u2022 Light machining (Haas mill) \n\u2022 Technical liaison (with academic researchers and government entities) \n\u2022 Technical writing, illustration, and presentation Sr. Mechanical Engineer Serveron January 2003  \u2013  August 2003  (8 months) Hillsboro, Oregon Evaluated commercially available electro-mechanical components for use in next-generation designs. Prepared 3D models and final production drawings for machined, sheet metal, and plastic parts as well as full electro-mechanical assemblies. \n \nSkills Employed: \n----------------------- \n\u2022 3D CAD (SolidWorks) \n\u2022 Technology research \n\u2022 DFx \n\u2022 Systems engineering/architecture \n\u2022 Component sourcing Sr. Mechanical Engineer Serveron January 2003  \u2013  August 2003  (8 months) Hillsboro, Oregon Evaluated commercially available electro-mechanical components for use in next-generation designs. Prepared 3D models and final production drawings for machined, sheet metal, and plastic parts as well as full electro-mechanical assemblies. \n \nSkills Employed: \n----------------------- \n\u2022 3D CAD (SolidWorks) \n\u2022 Technology research \n\u2022 DFx \n\u2022 Systems engineering/architecture \n\u2022 Component sourcing Test Area Supervisor Serveron June 2002  \u2013  January 2003  (8 months) Hillsboro, Oregon Oversaw the work of three test technicians responsible for the final quality and performance of ruggedized gas extraction and chromatography equipment. Re-defined and streamlined testing process and equipment to improve efficiency and reliability. Reduced average test cycle time from one month to three days without compromising product reliability. \n \nSkills Employed: \n---------------------- \n\u2022 Leadership \n\u2022 Cross-functional management \n\u2022 Strategic and tactical planning \n\u2022 Process development and documentation \n\u2022 Process improvement Test Area Supervisor Serveron June 2002  \u2013  January 2003  (8 months) Hillsboro, Oregon Oversaw the work of three test technicians responsible for the final quality and performance of ruggedized gas extraction and chromatography equipment. Re-defined and streamlined testing process and equipment to improve efficiency and reliability. Reduced average test cycle time from one month to three days without compromising product reliability. \n \nSkills Employed: \n---------------------- \n\u2022 Leadership \n\u2022 Cross-functional management \n\u2022 Strategic and tactical planning \n\u2022 Process development and documentation \n\u2022 Process improvement Sr. Manufacturing Engineer Serveron September 2001  \u2013  June 2002  (10 months) Bend & Hillsboro, Oregon Designed and built test equipment. Implemented defect data collection procedures and systems. Assisted with the \"from-scratch\" establishment of documentation and change control procedures and systems. Defined and documented manufacturing and test processes. Trained operators and technicians. Re-designed portions of the product for DFM, DFA and DFT. Determined root cause of leading defect (helium leaks from fittings) and reduced its rate of occurrence by approximately 80%. \n \nSkills Employed: \n---------------------- \n\u2022 Lean manufacturing \n\u2022 DFx \n\u2022 Six sigma \n\u2022 Root cause analysis \n\u2022 Database design (Access) \n\u2022 Data mining (Access & SQL) \n\u2022 Corrective & preventive action \n\u2022 Process improvement \n\u2022 Technical writing & illustration \n\u2022 Training and supervision \n\u2022 Safety assurance \n\u2022 Business process develoment, improvement, and management (BPM) \n\u2022 Mechanical fabrication and assembly Sr. Manufacturing Engineer Serveron September 2001  \u2013  June 2002  (10 months) Bend & Hillsboro, Oregon Designed and built test equipment. Implemented defect data collection procedures and systems. Assisted with the \"from-scratch\" establishment of documentation and change control procedures and systems. Defined and documented manufacturing and test processes. Trained operators and technicians. Re-designed portions of the product for DFM, DFA and DFT. Determined root cause of leading defect (helium leaks from fittings) and reduced its rate of occurrence by approximately 80%. \n \nSkills Employed: \n---------------------- \n\u2022 Lean manufacturing \n\u2022 DFx \n\u2022 Six sigma \n\u2022 Root cause analysis \n\u2022 Database design (Access) \n\u2022 Data mining (Access & SQL) \n\u2022 Corrective & preventive action \n\u2022 Process improvement \n\u2022 Technical writing & illustration \n\u2022 Training and supervision \n\u2022 Safety assurance \n\u2022 Business process develoment, improvement, and management (BPM) \n\u2022 Mechanical fabrication and assembly Manufacturing Engineer IV Planar Systems April 1997  \u2013  May 2001  (4 years 2 months) Hillsboro, Oregon Designed and built manufacturing equipment. Diagnosed and eliminated root causes of manufacturing problems. Configured and programmed LabView-based data acquisition systems (DAQ). Developed a LabView-linked central database system and procedures for collecting statistical process control (SPC) data and presenting control charts for any manufacturing process to any network-linked PC in the company. Re-designed a 3ATI avionics display product for manufacturability. Trained and certified operators. \n \nSkills employed: \n---------------------- \n\u2022 Project management \n\u2022 Leadership and supervision \n\u2022 Lean manufacturing \n\u2022 Statistical process control (SPC) implementation \n\u2022 Automation engineering and design \n\u2022 PLC programming (Toshiba, Mitsubishi, and Keyence) \n\u2022 Control systems development \n\u2022 Data acquisition system design and programming (LabView) \n\u2022 Mechanical, thermal, and electrical design \n\u2022 DFx \n\u2022 CAD (CoCreate SolidDesigner, AutoCAD, & SolidWorks) \n\u2022 Electro-mechanical fabrication \n\u2022 On-the-job-training (OJT) system development and deployment Manufacturing Engineer IV Planar Systems April 1997  \u2013  May 2001  (4 years 2 months) Hillsboro, Oregon Designed and built manufacturing equipment. Diagnosed and eliminated root causes of manufacturing problems. Configured and programmed LabView-based data acquisition systems (DAQ). Developed a LabView-linked central database system and procedures for collecting statistical process control (SPC) data and presenting control charts for any manufacturing process to any network-linked PC in the company. Re-designed a 3ATI avionics display product for manufacturability. Trained and certified operators. \n \nSkills employed: \n---------------------- \n\u2022 Project management \n\u2022 Leadership and supervision \n\u2022 Lean manufacturing \n\u2022 Statistical process control (SPC) implementation \n\u2022 Automation engineering and design \n\u2022 PLC programming (Toshiba, Mitsubishi, and Keyence) \n\u2022 Control systems development \n\u2022 Data acquisition system design and programming (LabView) \n\u2022 Mechanical, thermal, and electrical design \n\u2022 DFx \n\u2022 CAD (CoCreate SolidDesigner, AutoCAD, & SolidWorks) \n\u2022 Electro-mechanical fabrication \n\u2022 On-the-job-training (OJT) system development and deployment Manufacturing Engineer IBM July 1994  \u2013  March 1997  (2 years 9 months) San Jose, California Designed and programmed high-volume manufacturing equipment for a read/write head (computer hard drives) manufacturing line. Work included precision 3D mechanical design, SCARA robot programming (Seiko-Epson & Adept), materials and coatings research & application, specification definition, facilities modifications, and high-dollar (~$2M) capital budget management. \n \nSkills Employed: \n------------------------- \n\u2022 Project management \n\u2022 Capital expense planning (CAPEX) \n\u2022 Line capacity planning \n\u2022 Statistical process control (SPC) \n\u2022 Process development \n\u2022 Automation design & development \n\u2022 Robot programming (Seiko SPEL & Adept V++) \n\u2022 3D CAD (CATIA & ProEngineer/ProE) \n\u2022 Process improvement \n\u2022 Six sigma \n\u2022 Lean manufacturing \n\u2022 Data mining \n\u2022 Training Manufacturing Engineer IBM July 1994  \u2013  March 1997  (2 years 9 months) San Jose, California Designed and programmed high-volume manufacturing equipment for a read/write head (computer hard drives) manufacturing line. Work included precision 3D mechanical design, SCARA robot programming (Seiko-Epson & Adept), materials and coatings research & application, specification definition, facilities modifications, and high-dollar (~$2M) capital budget management. \n \nSkills Employed: \n------------------------- \n\u2022 Project management \n\u2022 Capital expense planning (CAPEX) \n\u2022 Line capacity planning \n\u2022 Statistical process control (SPC) \n\u2022 Process development \n\u2022 Automation design & development \n\u2022 Robot programming (Seiko SPEL & Adept V++) \n\u2022 3D CAD (CATIA & ProEngineer/ProE) \n\u2022 Process improvement \n\u2022 Six sigma \n\u2022 Lean manufacturing \n\u2022 Data mining \n\u2022 Training Engineer / Scientist IBM August 1991  \u2013  June 1994  (2 years 11 months) San Jose, California Supported a high volume hard disk manufacturing line. Installed and debugged automated manufacturing equipment. Re-programmed PC and PLC controlled automation to improve efficiency and adapt to new missions. Oversaw facilities work and capital budgets. Designed and evaluated injection molded shipping and process carriers. Trained maintenance personnel and manufacturing operators. \n \nSkills Employed: \n------------------------- \n\u2022 Project management \n\u2022 Scope of Work (SOW)/ spec document creation \n\u2022 Facilities engineering \n\u2022 Contractor selection and supervision (Facilities/Trades) \n\u2022 Controls engineering \n\u2022 Programming (C++ and ladder logic) \n\u2022 CAD (CATIA & CADAM) \n\u2022 Fixture design \n\u2022 Process improvement \n\u2022 Training \n\u2022 Promotion of Kaizen thinking Engineer / Scientist IBM August 1991  \u2013  June 1994  (2 years 11 months) San Jose, California Supported a high volume hard disk manufacturing line. Installed and debugged automated manufacturing equipment. Re-programmed PC and PLC controlled automation to improve efficiency and adapt to new missions. Oversaw facilities work and capital budgets. Designed and evaluated injection molded shipping and process carriers. Trained maintenance personnel and manufacturing operators. \n \nSkills Employed: \n------------------------- \n\u2022 Project management \n\u2022 Scope of Work (SOW)/ spec document creation \n\u2022 Facilities engineering \n\u2022 Contractor selection and supervision (Facilities/Trades) \n\u2022 Controls engineering \n\u2022 Programming (C++ and ladder logic) \n\u2022 CAD (CATIA & CADAM) \n\u2022 Fixture design \n\u2022 Process improvement \n\u2022 Training \n\u2022 Promotion of Kaizen thinking Skills Continuous Improvement Kaizen DFM GD&T SPC Poka Yoke Gage R&R Pareto Analysis Measurement System... Control Charts CAD Machine Design Solid Modeling Problem Solving Manufacturing... Quality Engineering Organizational... Lean Manufacturing Six Sigma Auditing Automation Relational Databases Data Mining Data Acquisition Control Systems Design Labview CNC Programming Design of Experiments Minitab Data Analysis Quality Control Design for Manufacturing Solidworks Project Management Value Stream Mapping Engineering Manufacturing Root Cause Analysis FMEA Failure Analysis Sheet Metal Black Belt DMAIC Green Belt ISO Quality Management Supplier Quality Supplier Quality... Supplier Quality... Supplier Development See 35+ \u00a0 \u00a0 See less Skills  Continuous Improvement Kaizen DFM GD&T SPC Poka Yoke Gage R&R Pareto Analysis Measurement System... Control Charts CAD Machine Design Solid Modeling Problem Solving Manufacturing... Quality Engineering Organizational... Lean Manufacturing Six Sigma Auditing Automation Relational Databases Data Mining Data Acquisition Control Systems Design Labview CNC Programming Design of Experiments Minitab Data Analysis Quality Control Design for Manufacturing Solidworks Project Management Value Stream Mapping Engineering Manufacturing Root Cause Analysis FMEA Failure Analysis Sheet Metal Black Belt DMAIC Green Belt ISO Quality Management Supplier Quality Supplier Quality... Supplier Quality... Supplier Development See 35+ \u00a0 \u00a0 See less Continuous Improvement Kaizen DFM GD&T SPC Poka Yoke Gage R&R Pareto Analysis Measurement System... Control Charts CAD Machine Design Solid Modeling Problem Solving Manufacturing... Quality Engineering Organizational... Lean Manufacturing Six Sigma Auditing Automation Relational Databases Data Mining Data Acquisition Control Systems Design Labview CNC Programming Design of Experiments Minitab Data Analysis Quality Control Design for Manufacturing Solidworks Project Management Value Stream Mapping Engineering Manufacturing Root Cause Analysis FMEA Failure Analysis Sheet Metal Black Belt DMAIC Green Belt ISO Quality Management Supplier Quality Supplier Quality... Supplier Quality... Supplier Development See 35+ \u00a0 \u00a0 See less Continuous Improvement Kaizen DFM GD&T SPC Poka Yoke Gage R&R Pareto Analysis Measurement System... Control Charts CAD Machine Design Solid Modeling Problem Solving Manufacturing... Quality Engineering Organizational... Lean Manufacturing Six Sigma Auditing Automation Relational Databases Data Mining Data Acquisition Control Systems Design Labview CNC Programming Design of Experiments Minitab Data Analysis Quality Control Design for Manufacturing Solidworks Project Management Value Stream Mapping Engineering Manufacturing Root Cause Analysis FMEA Failure Analysis Sheet Metal Black Belt DMAIC Green Belt ISO Quality Management Supplier Quality Supplier Quality... Supplier Quality... Supplier Development See 35+ \u00a0 \u00a0 See less Education University of Washington B.S.M.E.,  Mechanical Engineering (informal CAE concentration) 1986  \u2013 1991 Activities and Societies:\u00a0 Model United Nations ,  kayaking ,  canoe racing ,  multi-event team relay races University of Washington Bachelor of Science (B.S.),  Mechanical Engineering 1986  \u2013 1991 University of Washington B.S.M.E.,  Mechanical Engineering (informal CAE concentration) 1986  \u2013 1991 Activities and Societies:\u00a0 Model United Nations ,  kayaking ,  canoe racing ,  multi-event team relay races University of Washington B.S.M.E.,  Mechanical Engineering (informal CAE concentration) 1986  \u2013 1991 Activities and Societies:\u00a0 Model United Nations ,  kayaking ,  canoe racing ,  multi-event team relay races University of Washington B.S.M.E.,  Mechanical Engineering (informal CAE concentration) 1986  \u2013 1991 Activities and Societies:\u00a0 Model United Nations ,  kayaking ,  canoe racing ,  multi-event team relay races University of Washington Bachelor of Science (B.S.),  Mechanical Engineering 1986  \u2013 1991 University of Washington Bachelor of Science (B.S.),  Mechanical Engineering 1986  \u2013 1991 University of Washington Bachelor of Science (B.S.),  Mechanical Engineering 1986  \u2013 1991 Honors & Awards Additional Honors & Awards ASQ Certified Lean Six Sigma Black Belt, awarded October 2010 \nASQ Certified Quality Manager / Organizational Excellence, awarded October 2008 \nASQ Certified Quality Engineer, awarded June 2008 \nXerox DMAIC / Lean Green Belt, awarded November 2009 Additional Honors & Awards ASQ Certified Lean Six Sigma Black Belt, awarded October 2010 \nASQ Certified Quality Manager / Organizational Excellence, awarded October 2008 \nASQ Certified Quality Engineer, awarded June 2008 \nXerox DMAIC / Lean Green Belt, awarded November 2009 Additional Honors & Awards ASQ Certified Lean Six Sigma Black Belt, awarded October 2010 \nASQ Certified Quality Manager / Organizational Excellence, awarded October 2008 \nASQ Certified Quality Engineer, awarded June 2008 \nXerox DMAIC / Lean Green Belt, awarded November 2009 Additional Honors & Awards ASQ Certified Lean Six Sigma Black Belt, awarded October 2010 \nASQ Certified Quality Manager / Organizational Excellence, awarded October 2008 \nASQ Certified Quality Engineer, awarded June 2008 \nXerox DMAIC / Lean Green Belt, awarded November 2009 ", "Experience Software/System Architect GE September 2006  \u2013  May 2009  (2 years 9 months) Erie Pa Software Architect for Event Recording Device on a Locomotive (3 patents filed) ; SYSTEM, METHOD, AND COMPUTER SOFTWARE CODE FOR DISTRIBUTING AND MANAGING DATA FOR USE BY A PLURALITY OF SUBSYSTEMS ON A LOCOMOTIVE \n2012 International Patent Issued 8295998 \n2013 US Patent Issued 8397560 - While at GE \"Method and System for Sand Level Detection with Circuitry and Software\" \nCreation of a DDS Co-Simulator for pub-sub messaging in an event recorder application. GE Trade Secret Issued 2007 Chief Engineer Westrex International Boston, MA 2004  \u2013  2006  (2 years) Engineering Manager for small teams of applications engineers and developers. \nDesign and development of small embedded systems such as printers and local storage (+applications). Consulting Systems and Software Engineer ChipWrights March 2002  \u2013  April 2004  (2 years 2 months) Systems Development of Video store and forward for camera applications \nApplications and Demonstration software developmnet \nEEMBC Company Voting Member Advisory Engineer/Scientist IBM Microelectronics October 1992  \u2013  January 2002  (9 years 4 months) PowerPC and SOC architect. \nTeam Lead - PowerPC Performance Engineering Team \nCo-Inventor PowerPC 602 (US Patent awarded) \nRISC Execution Performance Inventor (Benchmark) \nUS Patent awarded 5,787,286 \nWinCE Port \nQNX, VxWorks and Linux Porting - Team Lead \nPorts to PowerPC 602, 603 and 403/5 plus SOCs with these cores Design Engineer Oxford General Contractors December 1991  \u2013  September 1992  (10 months) Greater Boston Area Designed Apple's New Memory Controller for upcoming PowerPC based design \nThis was an ASIC Design later used by IBM in IBM's CMOS Omni Process Field Applications Engineer INMOS -ST Microelectronics October 1987  \u2013  September 1991  (4 years) Boston - NY Assist in Major Account Design Wins. Taught Occam seminars (Parallel Processing Programming) \nTo name a few: \nDesign in AWAC systems at GE Airborne Radar with Transputers and DSP A100 Devices (Utica, NY) \nDesign Government Secure Phone systems with GTE Government Systems (Waltham, Ma) \nDesign Kodak and Xerox Transputer Printer systems \nDesign Cornell Theory Center - Torroid Super Computer Topology with 250 Transputers \nDesign and configure Transputer-based Hypercubes for solving Finite Element Analysis Problems - GE Research Albany, NY Applications Engineer (FAE) NEC Electronics November 1983  \u2013  October 1987  (4 years) Greater Boston Area Leading Edge Design and Support of Microprocessor-based systems \nAlso SLICs, CODECs, DSP and Memory design and related support for Key OEMs Senior Hardware Design Engineer Instruments for Cardiac Research, division of Squibb Medical Systems October 1981  \u2013  December 1983  (2 years 3 months) Syracuse (Liverpool) NY Design and Project Engineer: Patient Monitor Module for Exercise Stress Testing Systems, \nPortable Blood Pressure Monitor, Portable EKG, Power Supply Design Staff Design Engineer International Computers Limited (ICL) UK June 1979  \u2013  October 1981  (2 years 5 months) Utica, New York Area Entry Level Design Engineer: Power Supplies and Phase Locked Loops for Rotating Storage Hard Drives Software/System Architect GE September 2006  \u2013  May 2009  (2 years 9 months) Erie Pa Software Architect for Event Recording Device on a Locomotive (3 patents filed) ; SYSTEM, METHOD, AND COMPUTER SOFTWARE CODE FOR DISTRIBUTING AND MANAGING DATA FOR USE BY A PLURALITY OF SUBSYSTEMS ON A LOCOMOTIVE \n2012 International Patent Issued 8295998 \n2013 US Patent Issued 8397560 - While at GE \"Method and System for Sand Level Detection with Circuitry and Software\" \nCreation of a DDS Co-Simulator for pub-sub messaging in an event recorder application. GE Trade Secret Issued 2007 Software/System Architect GE September 2006  \u2013  May 2009  (2 years 9 months) Erie Pa Software Architect for Event Recording Device on a Locomotive (3 patents filed) ; SYSTEM, METHOD, AND COMPUTER SOFTWARE CODE FOR DISTRIBUTING AND MANAGING DATA FOR USE BY A PLURALITY OF SUBSYSTEMS ON A LOCOMOTIVE \n2012 International Patent Issued 8295998 \n2013 US Patent Issued 8397560 - While at GE \"Method and System for Sand Level Detection with Circuitry and Software\" \nCreation of a DDS Co-Simulator for pub-sub messaging in an event recorder application. GE Trade Secret Issued 2007 Chief Engineer Westrex International Boston, MA 2004  \u2013  2006  (2 years) Engineering Manager for small teams of applications engineers and developers. \nDesign and development of small embedded systems such as printers and local storage (+applications). Chief Engineer Westrex International Boston, MA 2004  \u2013  2006  (2 years) Engineering Manager for small teams of applications engineers and developers. \nDesign and development of small embedded systems such as printers and local storage (+applications). Consulting Systems and Software Engineer ChipWrights March 2002  \u2013  April 2004  (2 years 2 months) Systems Development of Video store and forward for camera applications \nApplications and Demonstration software developmnet \nEEMBC Company Voting Member Consulting Systems and Software Engineer ChipWrights March 2002  \u2013  April 2004  (2 years 2 months) Systems Development of Video store and forward for camera applications \nApplications and Demonstration software developmnet \nEEMBC Company Voting Member Advisory Engineer/Scientist IBM Microelectronics October 1992  \u2013  January 2002  (9 years 4 months) PowerPC and SOC architect. \nTeam Lead - PowerPC Performance Engineering Team \nCo-Inventor PowerPC 602 (US Patent awarded) \nRISC Execution Performance Inventor (Benchmark) \nUS Patent awarded 5,787,286 \nWinCE Port \nQNX, VxWorks and Linux Porting - Team Lead \nPorts to PowerPC 602, 603 and 403/5 plus SOCs with these cores Advisory Engineer/Scientist IBM Microelectronics October 1992  \u2013  January 2002  (9 years 4 months) PowerPC and SOC architect. \nTeam Lead - PowerPC Performance Engineering Team \nCo-Inventor PowerPC 602 (US Patent awarded) \nRISC Execution Performance Inventor (Benchmark) \nUS Patent awarded 5,787,286 \nWinCE Port \nQNX, VxWorks and Linux Porting - Team Lead \nPorts to PowerPC 602, 603 and 403/5 plus SOCs with these cores Design Engineer Oxford General Contractors December 1991  \u2013  September 1992  (10 months) Greater Boston Area Designed Apple's New Memory Controller for upcoming PowerPC based design \nThis was an ASIC Design later used by IBM in IBM's CMOS Omni Process Design Engineer Oxford General Contractors December 1991  \u2013  September 1992  (10 months) Greater Boston Area Designed Apple's New Memory Controller for upcoming PowerPC based design \nThis was an ASIC Design later used by IBM in IBM's CMOS Omni Process Field Applications Engineer INMOS -ST Microelectronics October 1987  \u2013  September 1991  (4 years) Boston - NY Assist in Major Account Design Wins. Taught Occam seminars (Parallel Processing Programming) \nTo name a few: \nDesign in AWAC systems at GE Airborne Radar with Transputers and DSP A100 Devices (Utica, NY) \nDesign Government Secure Phone systems with GTE Government Systems (Waltham, Ma) \nDesign Kodak and Xerox Transputer Printer systems \nDesign Cornell Theory Center - Torroid Super Computer Topology with 250 Transputers \nDesign and configure Transputer-based Hypercubes for solving Finite Element Analysis Problems - GE Research Albany, NY Field Applications Engineer INMOS -ST Microelectronics October 1987  \u2013  September 1991  (4 years) Boston - NY Assist in Major Account Design Wins. Taught Occam seminars (Parallel Processing Programming) \nTo name a few: \nDesign in AWAC systems at GE Airborne Radar with Transputers and DSP A100 Devices (Utica, NY) \nDesign Government Secure Phone systems with GTE Government Systems (Waltham, Ma) \nDesign Kodak and Xerox Transputer Printer systems \nDesign Cornell Theory Center - Torroid Super Computer Topology with 250 Transputers \nDesign and configure Transputer-based Hypercubes for solving Finite Element Analysis Problems - GE Research Albany, NY Applications Engineer (FAE) NEC Electronics November 1983  \u2013  October 1987  (4 years) Greater Boston Area Leading Edge Design and Support of Microprocessor-based systems \nAlso SLICs, CODECs, DSP and Memory design and related support for Key OEMs Applications Engineer (FAE) NEC Electronics November 1983  \u2013  October 1987  (4 years) Greater Boston Area Leading Edge Design and Support of Microprocessor-based systems \nAlso SLICs, CODECs, DSP and Memory design and related support for Key OEMs Senior Hardware Design Engineer Instruments for Cardiac Research, division of Squibb Medical Systems October 1981  \u2013  December 1983  (2 years 3 months) Syracuse (Liverpool) NY Design and Project Engineer: Patient Monitor Module for Exercise Stress Testing Systems, \nPortable Blood Pressure Monitor, Portable EKG, Power Supply Design Senior Hardware Design Engineer Instruments for Cardiac Research, division of Squibb Medical Systems October 1981  \u2013  December 1983  (2 years 3 months) Syracuse (Liverpool) NY Design and Project Engineer: Patient Monitor Module for Exercise Stress Testing Systems, \nPortable Blood Pressure Monitor, Portable EKG, Power Supply Design Staff Design Engineer International Computers Limited (ICL) UK June 1979  \u2013  October 1981  (2 years 5 months) Utica, New York Area Entry Level Design Engineer: Power Supplies and Phase Locked Loops for Rotating Storage Hard Drives Staff Design Engineer International Computers Limited (ICL) UK June 1979  \u2013  October 1981  (2 years 5 months) Utica, New York Area Entry Level Design Engineer: Power Supplies and Phase Locked Loops for Rotating Storage Hard Drives Languages English Native or bilingual proficiency Italian Limited working proficiency English Native or bilingual proficiency Italian Limited working proficiency English Native or bilingual proficiency Italian Limited working proficiency Native or bilingual proficiency Limited working proficiency Skills Invention Patent Embedded Systems Semiconductors SoC Linux VxWorks C Storage Debugging ASIC Unix Digital Signal... System Architecture Testing Software Engineering Enterprise Software International Inventor Software Design Original Music Embedded Software Distributed Systems C++ Software Development Perl TCP/IP Cloud Computing Hardware Architecture See 12+ \u00a0 \u00a0 See less Skills  Invention Patent Embedded Systems Semiconductors SoC Linux VxWorks C Storage Debugging ASIC Unix Digital Signal... System Architecture Testing Software Engineering Enterprise Software International Inventor Software Design Original Music Embedded Software Distributed Systems C++ Software Development Perl TCP/IP Cloud Computing Hardware Architecture See 12+ \u00a0 \u00a0 See less Invention Patent Embedded Systems Semiconductors SoC Linux VxWorks C Storage Debugging ASIC Unix Digital Signal... System Architecture Testing Software Engineering Enterprise Software International Inventor Software Design Original Music Embedded Software Distributed Systems C++ Software Development Perl TCP/IP Cloud Computing Hardware Architecture See 12+ \u00a0 \u00a0 See less Invention Patent Embedded Systems Semiconductors SoC Linux VxWorks C Storage Debugging ASIC Unix Digital Signal... System Architecture Testing Software Engineering Enterprise Software International Inventor Software Design Original Music Embedded Software Distributed Systems C++ Software Development Perl TCP/IP Cloud Computing Hardware Architecture See 12+ \u00a0 \u00a0 See less Education Harvard University Undergrad Degree,  Computer Science and Applied Math (completed Pre-Med) 1970  \u2013 1975 Activities and Societies:\u00a0 Former Vice Chair - SPEC MediaMark (4 years) SPECmark Benchmark Committee (8 years)\nMultilpe Patents (7) in Electrical Engineering and Software (1993-2013)\nEEMBC Member 2000-2004 SUNY Undergrad Degree,  Electrical Engineering , 3.6 1976  \u2013 1979 Activities and Societies:\u00a0 Played in NY Bands: Hoot 'til Dawn ,  Landslide and Keil the Puppet Pompei, CBA, Henninger 1958  \u2013 1969 Harvard University Undergrad Degree,  Computer Science and Applied Math (completed Pre-Med) 1970  \u2013 1975 Activities and Societies:\u00a0 Former Vice Chair - SPEC MediaMark (4 years) SPECmark Benchmark Committee (8 years)\nMultilpe Patents (7) in Electrical Engineering and Software (1993-2013)\nEEMBC Member 2000-2004 Harvard University Undergrad Degree,  Computer Science and Applied Math (completed Pre-Med) 1970  \u2013 1975 Activities and Societies:\u00a0 Former Vice Chair - SPEC MediaMark (4 years) SPECmark Benchmark Committee (8 years)\nMultilpe Patents (7) in Electrical Engineering and Software (1993-2013)\nEEMBC Member 2000-2004 Harvard University Undergrad Degree,  Computer Science and Applied Math (completed Pre-Med) 1970  \u2013 1975 Activities and Societies:\u00a0 Former Vice Chair - SPEC MediaMark (4 years) SPECmark Benchmark Committee (8 years)\nMultilpe Patents (7) in Electrical Engineering and Software (1993-2013)\nEEMBC Member 2000-2004 SUNY Undergrad Degree,  Electrical Engineering , 3.6 1976  \u2013 1979 Activities and Societies:\u00a0 Played in NY Bands: Hoot 'til Dawn ,  Landslide and Keil the Puppet SUNY Undergrad Degree,  Electrical Engineering , 3.6 1976  \u2013 1979 Activities and Societies:\u00a0 Played in NY Bands: Hoot 'til Dawn ,  Landslide and Keil the Puppet SUNY Undergrad Degree,  Electrical Engineering , 3.6 1976  \u2013 1979 Activities and Societies:\u00a0 Played in NY Bands: Hoot 'til Dawn ,  Landslide and Keil the Puppet Pompei, CBA, Henninger 1958  \u2013 1969 Pompei, CBA, Henninger 1958  \u2013 1969 Pompei, CBA, Henninger 1958  \u2013 1969 ", "Summary \u2022 10+ year industry experience with 4x summer internship with IBM / IBM Research / HGST / Apple Inc. \n\u2022 proven track record of new platform bring up, development, and commitment to deliverables \n\u2022 demonstrated innovative problem solving with 36 US Patent and 5 pending applications \n\u2022 leadership, coordination, and communication skills to direct, advise and drive multiple functional teams; hosted design review for cross functional teams \n\u2022 proficiency to prioritize and handle multiple tasks within schedule requirements \n\u2022 comfortable to deliver in a high pressure, fast paced, and changing environment \n\u2022 define efficient protocol to interlocking teams at various geographical locations \n\u2022 BOM (Bill of Material), part number and drawing management with PLM system (Agile) \n\u2022 prototype bring-up, characterization, debug, and refine designs to meet requirement \n\u2022 structural dynamics, statics and thermal Finite Element Analysis (FEA) using ANSYS \n\u2022 hardware design applying ANSI Y14.5 GD&T using CATIA V5 or Unigraphics NX 8.5 \n\u2022 data analysis and data mining using MiniTab, SAS JMP, and/or EXCEL with pivot table \n\u2022 strong failure analysis skills and experiences with customer qualification \n\u2022 class 100 and class 1000 clean room experience \n\u2022 3D system tolerance analysis considering assembly deformation using UGS VisVSA \n\u2022 extensive instrumentation practice, including dynamic signal analyzer, oscilloscope, scanning LDV, Instron, Optiflat, and time-domain reflectometer (TDR) \n\u2022 experience and involvement with fragility (shock and vibration) and acoustic tests \n\u2022 supplier quality management and internal/external manufacturing process audit \n\u2022 mathematical simulation and programming using MATLAB, Simulink, and Maple \n\u2022 excellent verbal/written communication capability with English and Mandarin Chinese \n\u2022 travel experience to Asia countries, including Singapore, China, Thailand, and Japan \n\u2022 9 cited journal publication and 7 presented conference papers Specialties:leadership, coordination, project management, resource planning, hardware design and drafting, prototyping, manufacturing data mining and analysis, 3D modelling, complex assembly, and drafting, Part Number and BOM management, Finite Element Analysis (FEA), simulation, MATLAB programming, instrumentation, design of experiments, failure analysis, clean room experience, FMEA, Mandarin Chinese, travel experience to Asia countries Summary \u2022 10+ year industry experience with 4x summer internship with IBM / IBM Research / HGST / Apple Inc. \n\u2022 proven track record of new platform bring up, development, and commitment to deliverables \n\u2022 demonstrated innovative problem solving with 36 US Patent and 5 pending applications \n\u2022 leadership, coordination, and communication skills to direct, advise and drive multiple functional teams; hosted design review for cross functional teams \n\u2022 proficiency to prioritize and handle multiple tasks within schedule requirements \n\u2022 comfortable to deliver in a high pressure, fast paced, and changing environment \n\u2022 define efficient protocol to interlocking teams at various geographical locations \n\u2022 BOM (Bill of Material), part number and drawing management with PLM system (Agile) \n\u2022 prototype bring-up, characterization, debug, and refine designs to meet requirement \n\u2022 structural dynamics, statics and thermal Finite Element Analysis (FEA) using ANSYS \n\u2022 hardware design applying ANSI Y14.5 GD&T using CATIA V5 or Unigraphics NX 8.5 \n\u2022 data analysis and data mining using MiniTab, SAS JMP, and/or EXCEL with pivot table \n\u2022 strong failure analysis skills and experiences with customer qualification \n\u2022 class 100 and class 1000 clean room experience \n\u2022 3D system tolerance analysis considering assembly deformation using UGS VisVSA \n\u2022 extensive instrumentation practice, including dynamic signal analyzer, oscilloscope, scanning LDV, Instron, Optiflat, and time-domain reflectometer (TDR) \n\u2022 experience and involvement with fragility (shock and vibration) and acoustic tests \n\u2022 supplier quality management and internal/external manufacturing process audit \n\u2022 mathematical simulation and programming using MATLAB, Simulink, and Maple \n\u2022 excellent verbal/written communication capability with English and Mandarin Chinese \n\u2022 travel experience to Asia countries, including Singapore, China, Thailand, and Japan \n\u2022 9 cited journal publication and 7 presented conference papers Specialties:leadership, coordination, project management, resource planning, hardware design and drafting, prototyping, manufacturing data mining and analysis, 3D modelling, complex assembly, and drafting, Part Number and BOM management, Finite Element Analysis (FEA), simulation, MATLAB programming, instrumentation, design of experiments, failure analysis, clean room experience, FMEA, Mandarin Chinese, travel experience to Asia countries \u2022 10+ year industry experience with 4x summer internship with IBM / IBM Research / HGST / Apple Inc. \n\u2022 proven track record of new platform bring up, development, and commitment to deliverables \n\u2022 demonstrated innovative problem solving with 36 US Patent and 5 pending applications \n\u2022 leadership, coordination, and communication skills to direct, advise and drive multiple functional teams; hosted design review for cross functional teams \n\u2022 proficiency to prioritize and handle multiple tasks within schedule requirements \n\u2022 comfortable to deliver in a high pressure, fast paced, and changing environment \n\u2022 define efficient protocol to interlocking teams at various geographical locations \n\u2022 BOM (Bill of Material), part number and drawing management with PLM system (Agile) \n\u2022 prototype bring-up, characterization, debug, and refine designs to meet requirement \n\u2022 structural dynamics, statics and thermal Finite Element Analysis (FEA) using ANSYS \n\u2022 hardware design applying ANSI Y14.5 GD&T using CATIA V5 or Unigraphics NX 8.5 \n\u2022 data analysis and data mining using MiniTab, SAS JMP, and/or EXCEL with pivot table \n\u2022 strong failure analysis skills and experiences with customer qualification \n\u2022 class 100 and class 1000 clean room experience \n\u2022 3D system tolerance analysis considering assembly deformation using UGS VisVSA \n\u2022 extensive instrumentation practice, including dynamic signal analyzer, oscilloscope, scanning LDV, Instron, Optiflat, and time-domain reflectometer (TDR) \n\u2022 experience and involvement with fragility (shock and vibration) and acoustic tests \n\u2022 supplier quality management and internal/external manufacturing process audit \n\u2022 mathematical simulation and programming using MATLAB, Simulink, and Maple \n\u2022 excellent verbal/written communication capability with English and Mandarin Chinese \n\u2022 travel experience to Asia countries, including Singapore, China, Thailand, and Japan \n\u2022 9 cited journal publication and 7 presented conference papers Specialties:leadership, coordination, project management, resource planning, hardware design and drafting, prototyping, manufacturing data mining and analysis, 3D modelling, complex assembly, and drafting, Part Number and BOM management, Finite Element Analysis (FEA), simulation, MATLAB programming, instrumentation, design of experiments, failure analysis, clean room experience, FMEA, Mandarin Chinese, travel experience to Asia countries \u2022 10+ year industry experience with 4x summer internship with IBM / IBM Research / HGST / Apple Inc. \n\u2022 proven track record of new platform bring up, development, and commitment to deliverables \n\u2022 demonstrated innovative problem solving with 36 US Patent and 5 pending applications \n\u2022 leadership, coordination, and communication skills to direct, advise and drive multiple functional teams; hosted design review for cross functional teams \n\u2022 proficiency to prioritize and handle multiple tasks within schedule requirements \n\u2022 comfortable to deliver in a high pressure, fast paced, and changing environment \n\u2022 define efficient protocol to interlocking teams at various geographical locations \n\u2022 BOM (Bill of Material), part number and drawing management with PLM system (Agile) \n\u2022 prototype bring-up, characterization, debug, and refine designs to meet requirement \n\u2022 structural dynamics, statics and thermal Finite Element Analysis (FEA) using ANSYS \n\u2022 hardware design applying ANSI Y14.5 GD&T using CATIA V5 or Unigraphics NX 8.5 \n\u2022 data analysis and data mining using MiniTab, SAS JMP, and/or EXCEL with pivot table \n\u2022 strong failure analysis skills and experiences with customer qualification \n\u2022 class 100 and class 1000 clean room experience \n\u2022 3D system tolerance analysis considering assembly deformation using UGS VisVSA \n\u2022 extensive instrumentation practice, including dynamic signal analyzer, oscilloscope, scanning LDV, Instron, Optiflat, and time-domain reflectometer (TDR) \n\u2022 experience and involvement with fragility (shock and vibration) and acoustic tests \n\u2022 supplier quality management and internal/external manufacturing process audit \n\u2022 mathematical simulation and programming using MATLAB, Simulink, and Maple \n\u2022 excellent verbal/written communication capability with English and Mandarin Chinese \n\u2022 travel experience to Asia countries, including Singapore, China, Thailand, and Japan \n\u2022 9 cited journal publication and 7 presented conference papers Specialties:leadership, coordination, project management, resource planning, hardware design and drafting, prototyping, manufacturing data mining and analysis, 3D modelling, complex assembly, and drafting, Part Number and BOM management, Finite Element Analysis (FEA), simulation, MATLAB programming, instrumentation, design of experiments, failure analysis, clean room experience, FMEA, Mandarin Chinese, travel experience to Asia countries Languages English Native or bilingual proficiency Chinese Native or bilingual proficiency Japanese Elementary proficiency English Native or bilingual proficiency Chinese Native or bilingual proficiency Japanese Elementary proficiency English Native or bilingual proficiency Chinese Native or bilingual proficiency Japanese Elementary proficiency Native or bilingual proficiency Native or bilingual proficiency Elementary proficiency Skills Design of Experiments Failure Analysis Finite Element Analysis Design for Manufacturing Matlab FMEA Mechanical Analysis ANSYS Simulations Manufacturing Product Development Product Design Data Analysis Mechanical Engineering Cross-functional Team... Mechanical Unigraphics Catia Minitab JMP Prototyping Bill of Materials Supply Management Pro Engineer Tolerance Analysis Labview Solidworks Team Leadership Project Coordination Structural Dynamics Vibration Reliability Analysis Supplier Management DFM Fixture Design System Integrators Technical Presentations Patents Innovation Documentation cross functional... Mechanical Design Acoustics... Consumer Electronics Consumer Products Engineering Management Product Lifecycle... GD&T Reliability Engineering See 34+ \u00a0 \u00a0 See less Skills  Design of Experiments Failure Analysis Finite Element Analysis Design for Manufacturing Matlab FMEA Mechanical Analysis ANSYS Simulations Manufacturing Product Development Product Design Data Analysis Mechanical Engineering Cross-functional Team... Mechanical Unigraphics Catia Minitab JMP Prototyping Bill of Materials Supply Management Pro Engineer Tolerance Analysis Labview Solidworks Team Leadership Project Coordination Structural Dynamics Vibration Reliability Analysis Supplier Management DFM Fixture Design System Integrators Technical Presentations Patents Innovation Documentation cross functional... Mechanical Design Acoustics... Consumer Electronics Consumer Products Engineering Management Product Lifecycle... GD&T Reliability Engineering See 34+ \u00a0 \u00a0 See less Design of Experiments Failure Analysis Finite Element Analysis Design for Manufacturing Matlab FMEA Mechanical Analysis ANSYS Simulations Manufacturing Product Development Product Design Data Analysis Mechanical Engineering Cross-functional Team... Mechanical Unigraphics Catia Minitab JMP Prototyping Bill of Materials Supply Management Pro Engineer Tolerance Analysis Labview Solidworks Team Leadership Project Coordination Structural Dynamics Vibration Reliability Analysis Supplier Management DFM Fixture Design System Integrators Technical Presentations Patents Innovation Documentation cross functional... Mechanical Design Acoustics... Consumer Electronics Consumer Products Engineering Management Product Lifecycle... GD&T Reliability Engineering See 34+ \u00a0 \u00a0 See less Design of Experiments Failure Analysis Finite Element Analysis Design for Manufacturing Matlab FMEA Mechanical Analysis ANSYS Simulations Manufacturing Product Development Product Design Data Analysis Mechanical Engineering Cross-functional Team... Mechanical Unigraphics Catia Minitab JMP Prototyping Bill of Materials Supply Management Pro Engineer Tolerance Analysis Labview Solidworks Team Leadership Project Coordination Structural Dynamics Vibration Reliability Analysis Supplier Management DFM Fixture Design System Integrators Technical Presentations Patents Innovation Documentation cross functional... Mechanical Design Acoustics... Consumer Electronics Consumer Products Engineering Management Product Lifecycle... GD&T Reliability Engineering See 34+ \u00a0 \u00a0 See less Honors & Awards ", "Summary Eight-year Army & Navy veteran. Electrical and Computer Engineer with over 11 years of diversified non-military professional work experience in software engineering, hardware design & analysis, hardware verification, and virtual experimentation on Windows, Linux, and Unix platforms.  \n \nCertifications include: \n \n\u2022\tProject Management \n\u2022\tNetwork-Centric Systems \n\u2022\tCyber Testing & Evaluation \n\u2022\tQualNet Developer and EXata Emulator Training Summary Eight-year Army & Navy veteran. Electrical and Computer Engineer with over 11 years of diversified non-military professional work experience in software engineering, hardware design & analysis, hardware verification, and virtual experimentation on Windows, Linux, and Unix platforms.  \n \nCertifications include: \n \n\u2022\tProject Management \n\u2022\tNetwork-Centric Systems \n\u2022\tCyber Testing & Evaluation \n\u2022\tQualNet Developer and EXata Emulator Training Eight-year Army & Navy veteran. Electrical and Computer Engineer with over 11 years of diversified non-military professional work experience in software engineering, hardware design & analysis, hardware verification, and virtual experimentation on Windows, Linux, and Unix platforms.  \n \nCertifications include: \n \n\u2022\tProject Management \n\u2022\tNetwork-Centric Systems \n\u2022\tCyber Testing & Evaluation \n\u2022\tQualNet Developer and EXata Emulator Training Eight-year Army & Navy veteran. Electrical and Computer Engineer with over 11 years of diversified non-military professional work experience in software engineering, hardware design & analysis, hardware verification, and virtual experimentation on Windows, Linux, and Unix platforms.  \n \nCertifications include: \n \n\u2022\tProject Management \n\u2022\tNetwork-Centric Systems \n\u2022\tCyber Testing & Evaluation \n\u2022\tQualNet Developer and EXata Emulator Training Experience Sr. Cyber Engineer Raytheon March 2015  \u2013 Present (6 months) Dallas/Fort Worth Area Cyber Security / Nuclear Certification Engineer Boeing March 2014  \u2013  March 2015  (1 year 1 month) Saint Louis, MO Boeing Military Aircraft (BMA) / Phantom Works \n \n- Boeing Adaptive Architecture (BAA) / Phantom Fusion \n- JDAM B61-12 Tail Kit Assembly (TKA) \n- High Altitude Anti-submarine Warfare Weapon Capability (HAAWC) Design & Analysis / Nuclear Certification Engineer Boeing January 2013  \u2013  June 2014  (1 year 6 months) Saint Louis, MO + F-15 Programmable Armament Control Set (PACS) and Conformal Weapons Bay (CWB) \n+ F-15 Nuclear Certification POC (~5 people company-wide) \n+ JDAM B61-12 Tail Kit Assembly (TKA) Cyber / Comm Effects Software Engineer Boeing May 2010  \u2013  December 2012  (2 years 8 months) Saint Louis, MO Strategic Development & Experimentation (SDE) / Phantom Works \n \nDeveloped and maintained Cyber and Comms software for use within Phantom Works' Virtual Warfare Center (VWC). \n \nSoftware development was primarily done on C++ with some Python on a Red Hat Linux platform. \n \nHelped present for an executive technology steering committee at National Capitol Region (NCR - Washington D.C.) in Summer 2011 concerning cyber warfare.  \n \nCyber Integration Testing for VWC at NCR in Summer 2012 concerning cyber warfare.  \n \nParticipated in cyber simulated satellite ground station experiment for the VWC at NCR from Oct 2012 to Nov 2012 concerning cyber disruptions. F-18 Advanced Mission Computer Hardware Integration SSA Lead Boeing August 2009  \u2013  May 2010  (10 months) Saint Louis, MO System Support Activity (SSA) Lead - Interfaced & Corresponded with Navy Government Customers in terms of service support, investigations, budgeting, continuous improvements for Type-3 and Type-3+ Advanced Mission Computers (AMC). \n \nParticpated and presented in AMC Program Management Review (PMR) and Technical Interchange Meeting (TIM) with the Navy in Pax River (Sep 2009) and with General Dynamics in Minneapolis (Mar 2010). \n \nAssisted in investigating F-18 AMC ramp failures and reported to upper management and executives (Spring 2010). Joint Direct Attack Munition (JDAM) Software Engineer Boeing October 2008  \u2013  August 2009  (11 months) Saint Charles, MO JDAM Guidance and Flight Control Testing \n \nMatLab Monte Carlo footprint analysis and derating for J-DAM Guidance and Flight Control Flight Test Software Engineer Boeing November 2005  \u2013  October 2008  (3 years) Saint Louis, MO - Visual C++ and Visual Basic Software Development for Flight Test Multi-Programs \n- Wrote and maintained a multi-threaded GUI frontend to decipher a proprietary binary flight test format \n- Wrote and maintained application utilizing the Hierarchical Data Format (HDF5)  X-45C Engineer / Scientist Boeing August 2004  \u2013  November 2005  (1 year 4 months) Saint Louis, MO Actuator testing on the X-45C for Joint Unmanned Combat Air Systems (J-UCAS) which later evolved into Phantom Ray. \n \nHelped to develop a system of systems by integrating modern and legacy hardware via a programmable logic controller (PLC) to mimic X-45C actuators. \n \nAuthored the Request for Bid (RFB) and Statement of Work (SOW) \nAwarded contracting to vendor \nOversaw system integration \n \nX-45C: http://en.wikipedia.org/wiki/Boeing_X-45#X-45B.2FC Hardware Verification Engineer / Scientist IBM January 2003  \u2013  August 2003  (8 months) Austin, Texas CO-OP  \n \nHardware Verification and Characterization of Power4+ series of: \n \n1. 64-bit CPUs (single and dual core) \n2. 64-bit MCMs (up to 32-Way) \n3. 64-bit L3 cache Operations Yeoman US Navy February 1996  \u2013  February 2000  (4 years 1 month) NAS Cecil Field, FL and NAS Oceana, VA Originally enlisted as an Electronics Technician for the Navy Nuclear Power Program \n \nProvided Operational and Administrative expertise on classified data and paperwork in support of Operations NOBLE ANVIL (aka ALLIED FORCE) and SOUTHERN WATCH \n \n6-month deployment in the Persian Gulf during 1997 aboard CV-67 (USS John F. Kennedy) \n \n6-month deployment in the Persian Gulf during 1999 aboard CVN-71 (USS Theodore Roosevelt). M109 and M198 Howitzer Cannon Crewmember (Field Artillery) Army National Guard December 1992  \u2013  February 1996  (3 years 3 months) - Start and maintain wire and radio communications \n \n- Identify target locations \n \n- Operate self-propelled and towed howitzers \n \n- Participate in reconnaissance operations \n \n- Use fire direction data to set elevation of cannon tube for loading and firing Sr. Cyber Engineer Raytheon March 2015  \u2013 Present (6 months) Dallas/Fort Worth Area Sr. Cyber Engineer Raytheon March 2015  \u2013 Present (6 months) Dallas/Fort Worth Area Cyber Security / Nuclear Certification Engineer Boeing March 2014  \u2013  March 2015  (1 year 1 month) Saint Louis, MO Boeing Military Aircraft (BMA) / Phantom Works \n \n- Boeing Adaptive Architecture (BAA) / Phantom Fusion \n- JDAM B61-12 Tail Kit Assembly (TKA) \n- High Altitude Anti-submarine Warfare Weapon Capability (HAAWC) Cyber Security / Nuclear Certification Engineer Boeing March 2014  \u2013  March 2015  (1 year 1 month) Saint Louis, MO Boeing Military Aircraft (BMA) / Phantom Works \n \n- Boeing Adaptive Architecture (BAA) / Phantom Fusion \n- JDAM B61-12 Tail Kit Assembly (TKA) \n- High Altitude Anti-submarine Warfare Weapon Capability (HAAWC) Design & Analysis / Nuclear Certification Engineer Boeing January 2013  \u2013  June 2014  (1 year 6 months) Saint Louis, MO + F-15 Programmable Armament Control Set (PACS) and Conformal Weapons Bay (CWB) \n+ F-15 Nuclear Certification POC (~5 people company-wide) \n+ JDAM B61-12 Tail Kit Assembly (TKA) Design & Analysis / Nuclear Certification Engineer Boeing January 2013  \u2013  June 2014  (1 year 6 months) Saint Louis, MO + F-15 Programmable Armament Control Set (PACS) and Conformal Weapons Bay (CWB) \n+ F-15 Nuclear Certification POC (~5 people company-wide) \n+ JDAM B61-12 Tail Kit Assembly (TKA) Cyber / Comm Effects Software Engineer Boeing May 2010  \u2013  December 2012  (2 years 8 months) Saint Louis, MO Strategic Development & Experimentation (SDE) / Phantom Works \n \nDeveloped and maintained Cyber and Comms software for use within Phantom Works' Virtual Warfare Center (VWC). \n \nSoftware development was primarily done on C++ with some Python on a Red Hat Linux platform. \n \nHelped present for an executive technology steering committee at National Capitol Region (NCR - Washington D.C.) in Summer 2011 concerning cyber warfare.  \n \nCyber Integration Testing for VWC at NCR in Summer 2012 concerning cyber warfare.  \n \nParticipated in cyber simulated satellite ground station experiment for the VWC at NCR from Oct 2012 to Nov 2012 concerning cyber disruptions. Cyber / Comm Effects Software Engineer Boeing May 2010  \u2013  December 2012  (2 years 8 months) Saint Louis, MO Strategic Development & Experimentation (SDE) / Phantom Works \n \nDeveloped and maintained Cyber and Comms software for use within Phantom Works' Virtual Warfare Center (VWC). \n \nSoftware development was primarily done on C++ with some Python on a Red Hat Linux platform. \n \nHelped present for an executive technology steering committee at National Capitol Region (NCR - Washington D.C.) in Summer 2011 concerning cyber warfare.  \n \nCyber Integration Testing for VWC at NCR in Summer 2012 concerning cyber warfare.  \n \nParticipated in cyber simulated satellite ground station experiment for the VWC at NCR from Oct 2012 to Nov 2012 concerning cyber disruptions. F-18 Advanced Mission Computer Hardware Integration SSA Lead Boeing August 2009  \u2013  May 2010  (10 months) Saint Louis, MO System Support Activity (SSA) Lead - Interfaced & Corresponded with Navy Government Customers in terms of service support, investigations, budgeting, continuous improvements for Type-3 and Type-3+ Advanced Mission Computers (AMC). \n \nParticpated and presented in AMC Program Management Review (PMR) and Technical Interchange Meeting (TIM) with the Navy in Pax River (Sep 2009) and with General Dynamics in Minneapolis (Mar 2010). \n \nAssisted in investigating F-18 AMC ramp failures and reported to upper management and executives (Spring 2010). F-18 Advanced Mission Computer Hardware Integration SSA Lead Boeing August 2009  \u2013  May 2010  (10 months) Saint Louis, MO System Support Activity (SSA) Lead - Interfaced & Corresponded with Navy Government Customers in terms of service support, investigations, budgeting, continuous improvements for Type-3 and Type-3+ Advanced Mission Computers (AMC). \n \nParticpated and presented in AMC Program Management Review (PMR) and Technical Interchange Meeting (TIM) with the Navy in Pax River (Sep 2009) and with General Dynamics in Minneapolis (Mar 2010). \n \nAssisted in investigating F-18 AMC ramp failures and reported to upper management and executives (Spring 2010). Joint Direct Attack Munition (JDAM) Software Engineer Boeing October 2008  \u2013  August 2009  (11 months) Saint Charles, MO JDAM Guidance and Flight Control Testing \n \nMatLab Monte Carlo footprint analysis and derating for J-DAM Guidance and Flight Control Joint Direct Attack Munition (JDAM) Software Engineer Boeing October 2008  \u2013  August 2009  (11 months) Saint Charles, MO JDAM Guidance and Flight Control Testing \n \nMatLab Monte Carlo footprint analysis and derating for J-DAM Guidance and Flight Control Flight Test Software Engineer Boeing November 2005  \u2013  October 2008  (3 years) Saint Louis, MO - Visual C++ and Visual Basic Software Development for Flight Test Multi-Programs \n- Wrote and maintained a multi-threaded GUI frontend to decipher a proprietary binary flight test format \n- Wrote and maintained application utilizing the Hierarchical Data Format (HDF5)  Flight Test Software Engineer Boeing November 2005  \u2013  October 2008  (3 years) Saint Louis, MO - Visual C++ and Visual Basic Software Development for Flight Test Multi-Programs \n- Wrote and maintained a multi-threaded GUI frontend to decipher a proprietary binary flight test format \n- Wrote and maintained application utilizing the Hierarchical Data Format (HDF5)  X-45C Engineer / Scientist Boeing August 2004  \u2013  November 2005  (1 year 4 months) Saint Louis, MO Actuator testing on the X-45C for Joint Unmanned Combat Air Systems (J-UCAS) which later evolved into Phantom Ray. \n \nHelped to develop a system of systems by integrating modern and legacy hardware via a programmable logic controller (PLC) to mimic X-45C actuators. \n \nAuthored the Request for Bid (RFB) and Statement of Work (SOW) \nAwarded contracting to vendor \nOversaw system integration \n \nX-45C: http://en.wikipedia.org/wiki/Boeing_X-45#X-45B.2FC X-45C Engineer / Scientist Boeing August 2004  \u2013  November 2005  (1 year 4 months) Saint Louis, MO Actuator testing on the X-45C for Joint Unmanned Combat Air Systems (J-UCAS) which later evolved into Phantom Ray. \n \nHelped to develop a system of systems by integrating modern and legacy hardware via a programmable logic controller (PLC) to mimic X-45C actuators. \n \nAuthored the Request for Bid (RFB) and Statement of Work (SOW) \nAwarded contracting to vendor \nOversaw system integration \n \nX-45C: http://en.wikipedia.org/wiki/Boeing_X-45#X-45B.2FC Hardware Verification Engineer / Scientist IBM January 2003  \u2013  August 2003  (8 months) Austin, Texas CO-OP  \n \nHardware Verification and Characterization of Power4+ series of: \n \n1. 64-bit CPUs (single and dual core) \n2. 64-bit MCMs (up to 32-Way) \n3. 64-bit L3 cache Hardware Verification Engineer / Scientist IBM January 2003  \u2013  August 2003  (8 months) Austin, Texas CO-OP  \n \nHardware Verification and Characterization of Power4+ series of: \n \n1. 64-bit CPUs (single and dual core) \n2. 64-bit MCMs (up to 32-Way) \n3. 64-bit L3 cache Operations Yeoman US Navy February 1996  \u2013  February 2000  (4 years 1 month) NAS Cecil Field, FL and NAS Oceana, VA Originally enlisted as an Electronics Technician for the Navy Nuclear Power Program \n \nProvided Operational and Administrative expertise on classified data and paperwork in support of Operations NOBLE ANVIL (aka ALLIED FORCE) and SOUTHERN WATCH \n \n6-month deployment in the Persian Gulf during 1997 aboard CV-67 (USS John F. Kennedy) \n \n6-month deployment in the Persian Gulf during 1999 aboard CVN-71 (USS Theodore Roosevelt). Operations Yeoman US Navy February 1996  \u2013  February 2000  (4 years 1 month) NAS Cecil Field, FL and NAS Oceana, VA Originally enlisted as an Electronics Technician for the Navy Nuclear Power Program \n \nProvided Operational and Administrative expertise on classified data and paperwork in support of Operations NOBLE ANVIL (aka ALLIED FORCE) and SOUTHERN WATCH \n \n6-month deployment in the Persian Gulf during 1997 aboard CV-67 (USS John F. Kennedy) \n \n6-month deployment in the Persian Gulf during 1999 aboard CVN-71 (USS Theodore Roosevelt). M109 and M198 Howitzer Cannon Crewmember (Field Artillery) Army National Guard December 1992  \u2013  February 1996  (3 years 3 months) - Start and maintain wire and radio communications \n \n- Identify target locations \n \n- Operate self-propelled and towed howitzers \n \n- Participate in reconnaissance operations \n \n- Use fire direction data to set elevation of cannon tube for loading and firing M109 and M198 Howitzer Cannon Crewmember (Field Artillery) Army National Guard December 1992  \u2013  February 1996  (3 years 3 months) - Start and maintain wire and radio communications \n \n- Identify target locations \n \n- Operate self-propelled and towed howitzers \n \n- Participate in reconnaissance operations \n \n- Use fire direction data to set elevation of cannon tube for loading and firing Languages English Native or bilingual proficiency German Elementary proficiency Korean Elementary proficiency Spanish Elementary proficiency English Native or bilingual proficiency German Elementary proficiency Korean Elementary proficiency Spanish Elementary proficiency English Native or bilingual proficiency German Elementary proficiency Korean Elementary proficiency Spanish Elementary proficiency Native or bilingual proficiency Elementary proficiency Elementary proficiency Elementary proficiency Skills Linux Matlab C++ VHDL Python Visual Basic Pspice Clean Rooms FPGA Xilinx Wireshark Snort MS Project CMOS Computer Engineering VLSI Cadence Schematic... Visual C# Metasploit Photo Lithography Reactive Ion Etching Sputtering Spin Coating Profilometry Ellipsometry Hardware Verification Software Testing &... MS Visio Cadence Virtuoso XL Cadence Virtuoso Layout... QualNet Cyber GMSEC API High Performance... Hardware Architecture See 19+ \u00a0 \u00a0 See less Skills  Linux Matlab C++ VHDL Python Visual Basic Pspice Clean Rooms FPGA Xilinx Wireshark Snort MS Project CMOS Computer Engineering VLSI Cadence Schematic... Visual C# Metasploit Photo Lithography Reactive Ion Etching Sputtering Spin Coating Profilometry Ellipsometry Hardware Verification Software Testing &... MS Visio Cadence Virtuoso XL Cadence Virtuoso Layout... QualNet Cyber GMSEC API High Performance... Hardware Architecture See 19+ \u00a0 \u00a0 See less Linux Matlab C++ VHDL Python Visual Basic Pspice Clean Rooms FPGA Xilinx Wireshark Snort MS Project CMOS Computer Engineering VLSI Cadence Schematic... Visual C# Metasploit Photo Lithography Reactive Ion Etching Sputtering Spin Coating Profilometry Ellipsometry Hardware Verification Software Testing &... MS Visio Cadence Virtuoso XL Cadence Virtuoso Layout... QualNet Cyber GMSEC API High Performance... Hardware Architecture See 19+ \u00a0 \u00a0 See less Linux Matlab C++ VHDL Python Visual Basic Pspice Clean Rooms FPGA Xilinx Wireshark Snort MS Project CMOS Computer Engineering VLSI Cadence Schematic... Visual C# Metasploit Photo Lithography Reactive Ion Etching Sputtering Spin Coating Profilometry Ellipsometry Hardware Verification Software Testing &... MS Visio Cadence Virtuoso XL Cadence Virtuoso Layout... QualNet Cyber GMSEC API High Performance... Hardware Architecture See 19+ \u00a0 \u00a0 See less Education Washington University in St. Louis Masters,  Computer Engineering 2010  \u2013 2013 Washington University in St. Louis Graduate Certificate,  Cyber Security Management 2013  \u2013 2015 The Graduate Certificate in Cyber Security Management (GCCSM) is designed for Cyber Security working professionals with the need for understanding and applying approaches used by management and executives in information security environments. \n \nThe GCCSM program will examine the impact that Cyber Security as a discipline and Information Security Management as a practicum (IS/ISM) has on enterprise tactical, ethical, cultural and strategic performance from a managerial and executive perspective. Missouri University of Science and Technology Graduate Certificate,  Network Centric Systems 2007  \u2013 2008 Recent advances in information technology and the increased level of interconnectivity that society achieved through internet and broadband communication technology created systems known as network centric systems. Network centric systems comprise a diverse category of large and complex systems whose preprimary purpose is providing network-type services. They are frequently collaborative systems that are built on the partially voluntary and uncontrolled interaction of complex elements. \n \nThe graduate certificate in Network Centric Systems allows practicing engineers to develop the necessary skills for the design and operation of network centric systems. The graduate courses selected for the program address the intersection between network engineering and systems engineering and architecting. Washington University in St. Louis Masters,  Engineering Management 2009  \u2013 2011 The Master of Engineering Management (MEM) degree through the Henry Edwin Sever Institute is designed for the engineering professional who aspires to management-level responsibilities. Engineering Management is a nationally-recognized degree program that employers value as the knowledge needed to fill a management-level engineering position. \n \nPowerful Career Combination: \nEngineers with management capabilities are effective in today's workplace because they possess the capability to communicate with business leaders while also relating with other engineers, scientists, and technology professionals. Management skills added to engineering expertise creates a powerful career combination. Washington University in St. Louis Gradute Certificate,  Project Management 2009  \u2013 2011 The Graduate Certificate in Project Management (GCPM) through the Henry Edwin Sever Institute is designed for those who want to add project management skills to their technical or business expertise to provide a powerful and respected career combination. \n \nValuable Skills in Multiple Industries: \nProject management is one of the fastest growing professions in the corporate world. Completion of the GCPM will give students the knowledge and skills needed to achieve effective outcomes in a variety of professional environments. Southern Illinois University, Carbondale BS,  Computer Engineering 2004  \u2013 2005 Activities and Societies:\u00a0 Tau Beta Pi Southern Illinois University, Carbondale BS,  Electrical Engineering 2000  \u2013 2003 Activities and Societies:\u00a0 Tau Beta Pi Air Force Nuclear Weapons Center, Kirtland AFB Certificate,  USAF Nuclear Certification Program 2013 California State University-Fullerton Certificate,  FPGA Implementation with VHDL 2013  \u2013 2013 Austin Highschool, El Paso, TX 1991  \u2013 1991 Frankfurt American High School 1988  \u2013 1991 Washington University in St. Louis Masters,  Computer Engineering 2010  \u2013 2013 Washington University in St. Louis Masters,  Computer Engineering 2010  \u2013 2013 Washington University in St. Louis Masters,  Computer Engineering 2010  \u2013 2013 Washington University in St. Louis Graduate Certificate,  Cyber Security Management 2013  \u2013 2015 The Graduate Certificate in Cyber Security Management (GCCSM) is designed for Cyber Security working professionals with the need for understanding and applying approaches used by management and executives in information security environments. \n \nThe GCCSM program will examine the impact that Cyber Security as a discipline and Information Security Management as a practicum (IS/ISM) has on enterprise tactical, ethical, cultural and strategic performance from a managerial and executive perspective. Washington University in St. Louis Graduate Certificate,  Cyber Security Management 2013  \u2013 2015 The Graduate Certificate in Cyber Security Management (GCCSM) is designed for Cyber Security working professionals with the need for understanding and applying approaches used by management and executives in information security environments. \n \nThe GCCSM program will examine the impact that Cyber Security as a discipline and Information Security Management as a practicum (IS/ISM) has on enterprise tactical, ethical, cultural and strategic performance from a managerial and executive perspective. Washington University in St. Louis Graduate Certificate,  Cyber Security Management 2013  \u2013 2015 The Graduate Certificate in Cyber Security Management (GCCSM) is designed for Cyber Security working professionals with the need for understanding and applying approaches used by management and executives in information security environments. \n \nThe GCCSM program will examine the impact that Cyber Security as a discipline and Information Security Management as a practicum (IS/ISM) has on enterprise tactical, ethical, cultural and strategic performance from a managerial and executive perspective. Missouri University of Science and Technology Graduate Certificate,  Network Centric Systems 2007  \u2013 2008 Recent advances in information technology and the increased level of interconnectivity that society achieved through internet and broadband communication technology created systems known as network centric systems. Network centric systems comprise a diverse category of large and complex systems whose preprimary purpose is providing network-type services. They are frequently collaborative systems that are built on the partially voluntary and uncontrolled interaction of complex elements. \n \nThe graduate certificate in Network Centric Systems allows practicing engineers to develop the necessary skills for the design and operation of network centric systems. The graduate courses selected for the program address the intersection between network engineering and systems engineering and architecting. Missouri University of Science and Technology Graduate Certificate,  Network Centric Systems 2007  \u2013 2008 Recent advances in information technology and the increased level of interconnectivity that society achieved through internet and broadband communication technology created systems known as network centric systems. Network centric systems comprise a diverse category of large and complex systems whose preprimary purpose is providing network-type services. They are frequently collaborative systems that are built on the partially voluntary and uncontrolled interaction of complex elements. \n \nThe graduate certificate in Network Centric Systems allows practicing engineers to develop the necessary skills for the design and operation of network centric systems. The graduate courses selected for the program address the intersection between network engineering and systems engineering and architecting. Missouri University of Science and Technology Graduate Certificate,  Network Centric Systems 2007  \u2013 2008 Recent advances in information technology and the increased level of interconnectivity that society achieved through internet and broadband communication technology created systems known as network centric systems. Network centric systems comprise a diverse category of large and complex systems whose preprimary purpose is providing network-type services. They are frequently collaborative systems that are built on the partially voluntary and uncontrolled interaction of complex elements. \n \nThe graduate certificate in Network Centric Systems allows practicing engineers to develop the necessary skills for the design and operation of network centric systems. The graduate courses selected for the program address the intersection between network engineering and systems engineering and architecting. Washington University in St. Louis Masters,  Engineering Management 2009  \u2013 2011 The Master of Engineering Management (MEM) degree through the Henry Edwin Sever Institute is designed for the engineering professional who aspires to management-level responsibilities. Engineering Management is a nationally-recognized degree program that employers value as the knowledge needed to fill a management-level engineering position. \n \nPowerful Career Combination: \nEngineers with management capabilities are effective in today's workplace because they possess the capability to communicate with business leaders while also relating with other engineers, scientists, and technology professionals. Management skills added to engineering expertise creates a powerful career combination. Washington University in St. Louis Masters,  Engineering Management 2009  \u2013 2011 The Master of Engineering Management (MEM) degree through the Henry Edwin Sever Institute is designed for the engineering professional who aspires to management-level responsibilities. Engineering Management is a nationally-recognized degree program that employers value as the knowledge needed to fill a management-level engineering position. \n \nPowerful Career Combination: \nEngineers with management capabilities are effective in today's workplace because they possess the capability to communicate with business leaders while also relating with other engineers, scientists, and technology professionals. Management skills added to engineering expertise creates a powerful career combination. Washington University in St. Louis Masters,  Engineering Management 2009  \u2013 2011 The Master of Engineering Management (MEM) degree through the Henry Edwin Sever Institute is designed for the engineering professional who aspires to management-level responsibilities. Engineering Management is a nationally-recognized degree program that employers value as the knowledge needed to fill a management-level engineering position. \n \nPowerful Career Combination: \nEngineers with management capabilities are effective in today's workplace because they possess the capability to communicate with business leaders while also relating with other engineers, scientists, and technology professionals. Management skills added to engineering expertise creates a powerful career combination. Washington University in St. Louis Gradute Certificate,  Project Management 2009  \u2013 2011 The Graduate Certificate in Project Management (GCPM) through the Henry Edwin Sever Institute is designed for those who want to add project management skills to their technical or business expertise to provide a powerful and respected career combination. \n \nValuable Skills in Multiple Industries: \nProject management is one of the fastest growing professions in the corporate world. Completion of the GCPM will give students the knowledge and skills needed to achieve effective outcomes in a variety of professional environments. Washington University in St. Louis Gradute Certificate,  Project Management 2009  \u2013 2011 The Graduate Certificate in Project Management (GCPM) through the Henry Edwin Sever Institute is designed for those who want to add project management skills to their technical or business expertise to provide a powerful and respected career combination. \n \nValuable Skills in Multiple Industries: \nProject management is one of the fastest growing professions in the corporate world. Completion of the GCPM will give students the knowledge and skills needed to achieve effective outcomes in a variety of professional environments. Washington University in St. Louis Gradute Certificate,  Project Management 2009  \u2013 2011 The Graduate Certificate in Project Management (GCPM) through the Henry Edwin Sever Institute is designed for those who want to add project management skills to their technical or business expertise to provide a powerful and respected career combination. \n \nValuable Skills in Multiple Industries: \nProject management is one of the fastest growing professions in the corporate world. Completion of the GCPM will give students the knowledge and skills needed to achieve effective outcomes in a variety of professional environments. Southern Illinois University, Carbondale BS,  Computer Engineering 2004  \u2013 2005 Activities and Societies:\u00a0 Tau Beta Pi Southern Illinois University, Carbondale BS,  Computer Engineering 2004  \u2013 2005 Activities and Societies:\u00a0 Tau Beta Pi Southern Illinois University, Carbondale BS,  Computer Engineering 2004  \u2013 2005 Activities and Societies:\u00a0 Tau Beta Pi Southern Illinois University, Carbondale BS,  Electrical Engineering 2000  \u2013 2003 Activities and Societies:\u00a0 Tau Beta Pi Southern Illinois University, Carbondale BS,  Electrical Engineering 2000  \u2013 2003 Activities and Societies:\u00a0 Tau Beta Pi Southern Illinois University, Carbondale BS,  Electrical Engineering 2000  \u2013 2003 Activities and Societies:\u00a0 Tau Beta Pi Air Force Nuclear Weapons Center, Kirtland AFB Certificate,  USAF Nuclear Certification Program 2013 Air Force Nuclear Weapons Center, Kirtland AFB Certificate,  USAF Nuclear Certification Program 2013 Air Force Nuclear Weapons Center, Kirtland AFB Certificate,  USAF Nuclear Certification Program 2013 California State University-Fullerton Certificate,  FPGA Implementation with VHDL 2013  \u2013 2013 California State University-Fullerton Certificate,  FPGA Implementation with VHDL 2013  \u2013 2013 California State University-Fullerton Certificate,  FPGA Implementation with VHDL 2013  \u2013 2013 Austin Highschool, El Paso, TX 1991  \u2013 1991 Austin Highschool, El Paso, TX 1991  \u2013 1991 Austin Highschool, El Paso, TX 1991  \u2013 1991 Frankfurt American High School 1988  \u2013 1991 Frankfurt American High School 1988  \u2013 1991 Frankfurt American High School 1988  \u2013 1991 Honors & Awards Navy Achievement Medal United States Navy Armed Forces Expeditionary Medal United States Navy Helped present for an Executive Phantom Works Technology Steering Committee June 2011 Work done for Virtual Warfare Center. Location of presentation: National Capitol Region (NCR) in Washington D.C. Navy Unit Commendation United States Navy Navy Good Conduct Medal United States Navy National Defense Service Medal United States Army Kosovo Campaign Medal United States Navy Armed Forces Service Medal United States Navy Sea Service Deployment Ribbon United States Navy Army Service Ribbon United States Army NATO Medal (Kosovo) United States Navy Kentucky Commendation Ribbon Kentucky Army National Guard Eagle Scout Boy Scouts of America May 1991 Biggs Army Air Field (El Paso, Texas) Navy Achievement Medal United States Navy Navy Achievement Medal United States Navy Navy Achievement Medal United States Navy Armed Forces Expeditionary Medal United States Navy Armed Forces Expeditionary Medal United States Navy Armed Forces Expeditionary Medal United States Navy Helped present for an Executive Phantom Works Technology Steering Committee June 2011 Work done for Virtual Warfare Center. Location of presentation: National Capitol Region (NCR) in Washington D.C. Helped present for an Executive Phantom Works Technology Steering Committee June 2011 Work done for Virtual Warfare Center. Location of presentation: National Capitol Region (NCR) in Washington D.C. Helped present for an Executive Phantom Works Technology Steering Committee June 2011 Work done for Virtual Warfare Center. Location of presentation: National Capitol Region (NCR) in Washington D.C. Navy Unit Commendation United States Navy Navy Unit Commendation United States Navy Navy Unit Commendation United States Navy Navy Good Conduct Medal United States Navy Navy Good Conduct Medal United States Navy Navy Good Conduct Medal United States Navy National Defense Service Medal United States Army National Defense Service Medal United States Army National Defense Service Medal United States Army Kosovo Campaign Medal United States Navy Kosovo Campaign Medal United States Navy Kosovo Campaign Medal United States Navy Armed Forces Service Medal United States Navy Armed Forces Service Medal United States Navy Armed Forces Service Medal United States Navy Sea Service Deployment Ribbon United States Navy Sea Service Deployment Ribbon United States Navy Sea Service Deployment Ribbon United States Navy Army Service Ribbon United States Army Army Service Ribbon United States Army Army Service Ribbon United States Army NATO Medal (Kosovo) United States Navy NATO Medal (Kosovo) United States Navy NATO Medal (Kosovo) United States Navy Kentucky Commendation Ribbon Kentucky Army National Guard Kentucky Commendation Ribbon Kentucky Army National Guard Kentucky Commendation Ribbon Kentucky Army National Guard Eagle Scout Boy Scouts of America May 1991 Biggs Army Air Field (El Paso, Texas) Eagle Scout Boy Scouts of America May 1991 Biggs Army Air Field (El Paso, Texas) Eagle Scout Boy Scouts of America May 1991 Biggs Army Air Field (El Paso, Texas) ", "Experience Compliance Hardware Engineer IBM January 2001  \u2013 Present (14 years 8 months) Advisory Engineer/Scientist IBM May 2004  \u2013  June 2008  (4 years 2 months) Staff Engineer/Scientist IBM June 2001  \u2013  May 2004  (3 years) Engineer/Scientist IBM January 2001  \u2013  June 2001  (6 months) Co-op IBM January 2000  \u2013  December 2000  (1 year) Engineering co-op Head Teller, Key Private Banking KeyBank January 1996  \u2013  December 1997  (2 years) Head teller at the Key Private Banking exclusive branch for high net worth clients in downtown Albany, NY. Bank Teller Chemical Bank January 1992  \u2013  December 1995  (4 years) Multiple locations in the NYC area Floating/demand teller at multiple locations in the Chemical Bank (ex-Manufacturers Hanover Trust) network. Chemical Bank purchased Chase in 1996 and assumed their name. Compliance Hardware Engineer IBM January 2001  \u2013 Present (14 years 8 months) Compliance Hardware Engineer IBM January 2001  \u2013 Present (14 years 8 months) Advisory Engineer/Scientist IBM May 2004  \u2013  June 2008  (4 years 2 months) Advisory Engineer/Scientist IBM May 2004  \u2013  June 2008  (4 years 2 months) Staff Engineer/Scientist IBM June 2001  \u2013  May 2004  (3 years) Staff Engineer/Scientist IBM June 2001  \u2013  May 2004  (3 years) Engineer/Scientist IBM January 2001  \u2013  June 2001  (6 months) Engineer/Scientist IBM January 2001  \u2013  June 2001  (6 months) Co-op IBM January 2000  \u2013  December 2000  (1 year) Engineering co-op Co-op IBM January 2000  \u2013  December 2000  (1 year) Engineering co-op Head Teller, Key Private Banking KeyBank January 1996  \u2013  December 1997  (2 years) Head teller at the Key Private Banking exclusive branch for high net worth clients in downtown Albany, NY. Head Teller, Key Private Banking KeyBank January 1996  \u2013  December 1997  (2 years) Head teller at the Key Private Banking exclusive branch for high net worth clients in downtown Albany, NY. Bank Teller Chemical Bank January 1992  \u2013  December 1995  (4 years) Multiple locations in the NYC area Floating/demand teller at multiple locations in the Chemical Bank (ex-Manufacturers Hanover Trust) network. Chemical Bank purchased Chase in 1996 and assumed their name. Bank Teller Chemical Bank January 1992  \u2013  December 1995  (4 years) Multiple locations in the NYC area Floating/demand teller at multiple locations in the Chemical Bank (ex-Manufacturers Hanover Trust) network. Chemical Bank purchased Chase in 1996 and assumed their name. Skills Product Safety Product Compliance Project Management UL TUV ISO 17025 Electronics... Environmental Compliance ITAR IEC Electromagnetic... Electronics Remaining calm in a... Written & Oral... Paperwork Engineering Metrology Calibration Electrical Engineering Integration Process Improvement Cross-functional Team... Testing Engineering Management See 9+ \u00a0 \u00a0 See less Skills  Product Safety Product Compliance Project Management UL TUV ISO 17025 Electronics... Environmental Compliance ITAR IEC Electromagnetic... Electronics Remaining calm in a... Written & Oral... Paperwork Engineering Metrology Calibration Electrical Engineering Integration Process Improvement Cross-functional Team... Testing Engineering Management See 9+ \u00a0 \u00a0 See less Product Safety Product Compliance Project Management UL TUV ISO 17025 Electronics... Environmental Compliance ITAR IEC Electromagnetic... Electronics Remaining calm in a... Written & Oral... Paperwork Engineering Metrology Calibration Electrical Engineering Integration Process Improvement Cross-functional Team... Testing Engineering Management See 9+ \u00a0 \u00a0 See less Product Safety Product Compliance Project Management UL TUV ISO 17025 Electronics... Environmental Compliance ITAR IEC Electromagnetic... Electronics Remaining calm in a... Written & Oral... Paperwork Engineering Metrology Calibration Electrical Engineering Integration Process Improvement Cross-functional Team... Testing Engineering Management See 9+ \u00a0 \u00a0 See less ", "Summary Senior systems engineer with an extensive federal & private sector employment background on cutting edge NASA, US Air Force, US Navy, DoD, FAA & NOAA RDT&E projects. Experience gained in systems, aerospace & electrical engineering program/project management & engineering design positions. Broad & in-depth experience in science, research, technology, studies, analysis, evaluation, requirements, operations concepts, systems architecture, modeling, simulation, multi-discipline engineering, design, development, integration, test, launch & operations. Expertise spans launch vehicles, missiles, spacecraft, satellites, space & earth & earth limb pointing instruments (e.g. Radio, Microwave, Millimeter, Infrared, Visible, Ultraviolet, X-ray, Gamma-ray), submarines, ships, aircraft, their operational environments & engineering subsystems and command, control & communications.  \n \n\u2022 Education:  \n\u2022 \u2022 Degree of Engineer (ENGR)  \n\u2022 \u2022 MSEE  \n\u2022 \u2022 BEE  \n \n\u2022 Licensed Professional Engineer (PE):  \n\u2022 \u2022 Registered & Licensed in Maryland (10424)  \n\u2022 \u2022 Licensed in New York (054096)  \n \n\u2022 Honors \nOver 50 honors/awards for engineering accomplishments in the federal & private sectors \n \nBroad engineering experience base and working knowledge of: \n\u2022 Aerodynamics \n\u2022 Hypersonics \n\u2022 Reentry \n\u2022 Gasdynamics \n\u2022 Magnetohydrodynamics \n\u2022 Plasmadynamics \n\u2022 CFD \n\u2022 Astrodynamics \n\u2022 Astrophysics \n\u2022 Space & Earth Sciences \n\u2022 Propulsion  \n\u2022 Guidance \n\u2022 Navigation \n\u2022 Controls \n\u2022 Kalman Filter \n\u2022 Robotics \n\u2022 Computer HW/SW  \n\u2022 Modelling \n\u2022 Simulations  \n\u2022 Power \n\u2022 Fission & Fusion \n\u2022 Avionics \n\u2022 Electronics \n\u2022 FPGA/ASICs \n\u2022 Photonics \n\u2022 Optics \n\u2022 RF  \n\u2022 Communications  \n\u2022 Antennas \n\u2022 Spread Spectrum \n\u2022 Remote sensing \n\u2022 Radar \n\u2022 Lidar \n\u2022 Laser \n\u2022 EMC/EMI \n\u2022 Structures \n\u2022 Mechanisms \n\u2022 Materials \n\u2022 Composites \n\u2022 MEMS/NEMS \n\u2022 Nanotechnology \n\u2022 Fluid Dynamics \n\u2022 Heat Transfer \n\u2022 Turbo-machinery \n\u2022 Hydraulics \n\u2022 Pneumatics \n\u2022 Acoustics \n\u2022 Pyrotechnics \n\u2022 ECLSS \n\u2022 Reliability \n\u2022 Fault Tolerance \n\u2022 Probabilistic Risk Assessment \n\u2022 Engineering Anomaly Investigations & Resolution Summary Senior systems engineer with an extensive federal & private sector employment background on cutting edge NASA, US Air Force, US Navy, DoD, FAA & NOAA RDT&E projects. Experience gained in systems, aerospace & electrical engineering program/project management & engineering design positions. Broad & in-depth experience in science, research, technology, studies, analysis, evaluation, requirements, operations concepts, systems architecture, modeling, simulation, multi-discipline engineering, design, development, integration, test, launch & operations. Expertise spans launch vehicles, missiles, spacecraft, satellites, space & earth & earth limb pointing instruments (e.g. Radio, Microwave, Millimeter, Infrared, Visible, Ultraviolet, X-ray, Gamma-ray), submarines, ships, aircraft, their operational environments & engineering subsystems and command, control & communications.  \n \n\u2022 Education:  \n\u2022 \u2022 Degree of Engineer (ENGR)  \n\u2022 \u2022 MSEE  \n\u2022 \u2022 BEE  \n \n\u2022 Licensed Professional Engineer (PE):  \n\u2022 \u2022 Registered & Licensed in Maryland (10424)  \n\u2022 \u2022 Licensed in New York (054096)  \n \n\u2022 Honors \nOver 50 honors/awards for engineering accomplishments in the federal & private sectors \n \nBroad engineering experience base and working knowledge of: \n\u2022 Aerodynamics \n\u2022 Hypersonics \n\u2022 Reentry \n\u2022 Gasdynamics \n\u2022 Magnetohydrodynamics \n\u2022 Plasmadynamics \n\u2022 CFD \n\u2022 Astrodynamics \n\u2022 Astrophysics \n\u2022 Space & Earth Sciences \n\u2022 Propulsion  \n\u2022 Guidance \n\u2022 Navigation \n\u2022 Controls \n\u2022 Kalman Filter \n\u2022 Robotics \n\u2022 Computer HW/SW  \n\u2022 Modelling \n\u2022 Simulations  \n\u2022 Power \n\u2022 Fission & Fusion \n\u2022 Avionics \n\u2022 Electronics \n\u2022 FPGA/ASICs \n\u2022 Photonics \n\u2022 Optics \n\u2022 RF  \n\u2022 Communications  \n\u2022 Antennas \n\u2022 Spread Spectrum \n\u2022 Remote sensing \n\u2022 Radar \n\u2022 Lidar \n\u2022 Laser \n\u2022 EMC/EMI \n\u2022 Structures \n\u2022 Mechanisms \n\u2022 Materials \n\u2022 Composites \n\u2022 MEMS/NEMS \n\u2022 Nanotechnology \n\u2022 Fluid Dynamics \n\u2022 Heat Transfer \n\u2022 Turbo-machinery \n\u2022 Hydraulics \n\u2022 Pneumatics \n\u2022 Acoustics \n\u2022 Pyrotechnics \n\u2022 ECLSS \n\u2022 Reliability \n\u2022 Fault Tolerance \n\u2022 Probabilistic Risk Assessment \n\u2022 Engineering Anomaly Investigations & Resolution Senior systems engineer with an extensive federal & private sector employment background on cutting edge NASA, US Air Force, US Navy, DoD, FAA & NOAA RDT&E projects. Experience gained in systems, aerospace & electrical engineering program/project management & engineering design positions. Broad & in-depth experience in science, research, technology, studies, analysis, evaluation, requirements, operations concepts, systems architecture, modeling, simulation, multi-discipline engineering, design, development, integration, test, launch & operations. Expertise spans launch vehicles, missiles, spacecraft, satellites, space & earth & earth limb pointing instruments (e.g. Radio, Microwave, Millimeter, Infrared, Visible, Ultraviolet, X-ray, Gamma-ray), submarines, ships, aircraft, their operational environments & engineering subsystems and command, control & communications.  \n \n\u2022 Education:  \n\u2022 \u2022 Degree of Engineer (ENGR)  \n\u2022 \u2022 MSEE  \n\u2022 \u2022 BEE  \n \n\u2022 Licensed Professional Engineer (PE):  \n\u2022 \u2022 Registered & Licensed in Maryland (10424)  \n\u2022 \u2022 Licensed in New York (054096)  \n \n\u2022 Honors \nOver 50 honors/awards for engineering accomplishments in the federal & private sectors \n \nBroad engineering experience base and working knowledge of: \n\u2022 Aerodynamics \n\u2022 Hypersonics \n\u2022 Reentry \n\u2022 Gasdynamics \n\u2022 Magnetohydrodynamics \n\u2022 Plasmadynamics \n\u2022 CFD \n\u2022 Astrodynamics \n\u2022 Astrophysics \n\u2022 Space & Earth Sciences \n\u2022 Propulsion  \n\u2022 Guidance \n\u2022 Navigation \n\u2022 Controls \n\u2022 Kalman Filter \n\u2022 Robotics \n\u2022 Computer HW/SW  \n\u2022 Modelling \n\u2022 Simulations  \n\u2022 Power \n\u2022 Fission & Fusion \n\u2022 Avionics \n\u2022 Electronics \n\u2022 FPGA/ASICs \n\u2022 Photonics \n\u2022 Optics \n\u2022 RF  \n\u2022 Communications  \n\u2022 Antennas \n\u2022 Spread Spectrum \n\u2022 Remote sensing \n\u2022 Radar \n\u2022 Lidar \n\u2022 Laser \n\u2022 EMC/EMI \n\u2022 Structures \n\u2022 Mechanisms \n\u2022 Materials \n\u2022 Composites \n\u2022 MEMS/NEMS \n\u2022 Nanotechnology \n\u2022 Fluid Dynamics \n\u2022 Heat Transfer \n\u2022 Turbo-machinery \n\u2022 Hydraulics \n\u2022 Pneumatics \n\u2022 Acoustics \n\u2022 Pyrotechnics \n\u2022 ECLSS \n\u2022 Reliability \n\u2022 Fault Tolerance \n\u2022 Probabilistic Risk Assessment \n\u2022 Engineering Anomaly Investigations & Resolution Senior systems engineer with an extensive federal & private sector employment background on cutting edge NASA, US Air Force, US Navy, DoD, FAA & NOAA RDT&E projects. Experience gained in systems, aerospace & electrical engineering program/project management & engineering design positions. Broad & in-depth experience in science, research, technology, studies, analysis, evaluation, requirements, operations concepts, systems architecture, modeling, simulation, multi-discipline engineering, design, development, integration, test, launch & operations. Expertise spans launch vehicles, missiles, spacecraft, satellites, space & earth & earth limb pointing instruments (e.g. Radio, Microwave, Millimeter, Infrared, Visible, Ultraviolet, X-ray, Gamma-ray), submarines, ships, aircraft, their operational environments & engineering subsystems and command, control & communications.  \n \n\u2022 Education:  \n\u2022 \u2022 Degree of Engineer (ENGR)  \n\u2022 \u2022 MSEE  \n\u2022 \u2022 BEE  \n \n\u2022 Licensed Professional Engineer (PE):  \n\u2022 \u2022 Registered & Licensed in Maryland (10424)  \n\u2022 \u2022 Licensed in New York (054096)  \n \n\u2022 Honors \nOver 50 honors/awards for engineering accomplishments in the federal & private sectors \n \nBroad engineering experience base and working knowledge of: \n\u2022 Aerodynamics \n\u2022 Hypersonics \n\u2022 Reentry \n\u2022 Gasdynamics \n\u2022 Magnetohydrodynamics \n\u2022 Plasmadynamics \n\u2022 CFD \n\u2022 Astrodynamics \n\u2022 Astrophysics \n\u2022 Space & Earth Sciences \n\u2022 Propulsion  \n\u2022 Guidance \n\u2022 Navigation \n\u2022 Controls \n\u2022 Kalman Filter \n\u2022 Robotics \n\u2022 Computer HW/SW  \n\u2022 Modelling \n\u2022 Simulations  \n\u2022 Power \n\u2022 Fission & Fusion \n\u2022 Avionics \n\u2022 Electronics \n\u2022 FPGA/ASICs \n\u2022 Photonics \n\u2022 Optics \n\u2022 RF  \n\u2022 Communications  \n\u2022 Antennas \n\u2022 Spread Spectrum \n\u2022 Remote sensing \n\u2022 Radar \n\u2022 Lidar \n\u2022 Laser \n\u2022 EMC/EMI \n\u2022 Structures \n\u2022 Mechanisms \n\u2022 Materials \n\u2022 Composites \n\u2022 MEMS/NEMS \n\u2022 Nanotechnology \n\u2022 Fluid Dynamics \n\u2022 Heat Transfer \n\u2022 Turbo-machinery \n\u2022 Hydraulics \n\u2022 Pneumatics \n\u2022 Acoustics \n\u2022 Pyrotechnics \n\u2022 ECLSS \n\u2022 Reliability \n\u2022 Fault Tolerance \n\u2022 Probabilistic Risk Assessment \n\u2022 Engineering Anomaly Investigations & Resolution Experience Mission Systems Engineer (Emeritus) NASA Goddard Space Flight Center August 2013  \u2013 Present (2 years 1 month) Greenbelt, Maryland NASA GSFC \n\u2022 Applied Engineering and Technology Directorate (AETD) \n\u2022 \u2022 Mission Engineering and Systems Analysis Division  \n\u2022 \u2022 \u2022 Mission Systems Engineering (Code 599) \n \nWork experiences and knowledge includes the following: \n \n\u2022 Provide systems engineering & RDT&E consultation to the Joint Polar Satellite System (JPSS) Flight Project Office. The JPSS is the United States polar-orbiting weather spacecraft which will provide environmental data from a 824 km sun synchronous orbit covering the entire Earth each day. This is a series of advanced new spacecraft and instruments which are in the planning and development stage. They will provide the basis for the observational data needed for the Earth's weather analysis & forecasting, climate modeling & prediction, environmental and oceanographic sciences. Each spacecraft features five new space instruments which provide the measurements needed for the derivation of this observational data\u200b: \ni.e. \n\u2022 \u2022 Cross-track Infrared Sounder (CriS) \n\u2022 \u2022 Ozone Mapping and Profiler Suite (OMPS) \n\u2022 \u2022 Visible Infrared Imaging Radiometer Suite (VIIRS) \n\u2022 \u2022 Advanced Technology Microwave Sounder (ATMS) \n\u2022 \u2022 Clouds and the Earth's Radiant System (CERES) \n\u2022 \u2022 Radiation Budget Instrument (RBI) - Replaces CERES on the JPSS-2 spacecraft \n \n\u2022 Aerospace engineering expertise \n \n\u2022 Mission, spacecraft and space instrument systems engineering expertise. \n \n\u2022 Engineering studies, analysis and evaluation. \n \n\u2022 Mission and satellite concepts. \n \n\u2022 Requirements documentation, evaluation and analysis. \n \n Mission Systems Engineer (Aerospace) NASA Goddard Space Flight Center 1988  \u2013  2013  (25 years) Greenbelt, Maryland NASA GSFC \n\u2022 Applied Engineering & Technology Directorate  \n\u2022 \u2022 Mission Engineering & Systems Analysis Division \n\u2022 \u2022 \u2022 Code 599 \n \nExperience & knowledge includes: \n \n\u2022 Mission expertise: space,atmospheric,earth,climate,weather,physical&bio sciences \n \n\u2022 Mission System Engineer for many NASA/NOAA/international spacecraft, space instrument & GSE projects.E.g. JPSS-1; RBSP; TDRSS/SN; OBPR FREE FLYER; LWS; STP; MMS; GEC; MAGCON; NANOSAT; DELTA-II/DPAF; POES; POES/DMSP & EOS/NOAA convergence; METOP; NOAA-O,P,Q; STS-66/CRISTA-SPAS; STS-54/DXS; STS-51/ORPHEUS-SPAS; STS-35/BBXRT; STS/WAMDII \n \n\u2022 Chief engineer for launch vehicles. Responsible for RDTE & ten successful NASA mission launches at Cape Canaveral AFS & Vandenberg AFB. E.g.3 launch vehicles carried a rover & orbiter to Mars (Pathfinder & Global Surveyor) & to an asteroid (NEAR)  \n \n\u2022 Chairman of design reviews for new NASA launch vehicles which successfully carried 3 spacecraft to Mars I.e.Delta II Med-lite(Mars Climate Orbiter;Mars Polar Lander;Deep Space 2) \n \n\u2022 Chairman of SEB & Technical Advisory Committees for new NASA launch vehicles & spacecraft procurements E.g.UELV;NOAA-O,P,Q  \n \n\u2022 Individually completed a series of priority studies for the NASA/GSFC Center Director (per congressional direction) enabling the NASA earth science & NOAA weather missions on a common satellite bus for major cost savings. Presented to NASA HQ & NOAA HQ as the EOS/NOAA convergence. Instruments accommodated were: \n \n\u2022 \u2022 NASA-EOS-PM: MODIS,AIRS,CERES,MIMR  \n\u2022 \u2022 NASA-EOS-ALT: GLAS,TMR,DORIS,SSALT  \n\u2022 \u2022 NOAA-POES: AMSU,MHS,HIRS,SBUV,VIRSR,SARR,SARP,DCS,TOMS,LEFI,SEM \n \n\u2022 Individually completed NASA LWS & STP Program mission studies E.g. Alternative launch vehicles,spacecraft & instruments \n \n\u2022 Review board memberships:E.g.STS/SPACELAB;UARS;FTS;ACE;ISS;POES; ULDB/CREAM;LISA;ST-5;STEREO;TDRSS/SN;GOES;HST;GLAST;LRO;tech-roadmaps;micro-thruster panel;Air Force DELTA-II/GPS IIR-1 failure \n \n\u2022 Wrote or responsible for reqmts,specs,ICDs,SEMP,RDT&E,OPS,RMA,PRA Electronics Engineer Federal Aviation Administration 1987  \u2013  1988  (1 year) Washington, DC FAA HQ \n\u2022 Office of Associate Administrator for Science and Advanced Technology \n\u2022 \u2022 AST-100  \n \nWork experiences and knowledge includes the following: \n \n\u2022 Aircraft RDT&E \n \n\u2022 Air Traffic Control (ATC) RDT&E, architecture and operational concepts \n \n\u2022 Systems studies, analyses and evaluation \n \n\u2022 Operations research \n \n\u2022 Satellites, radar, communication systems and aircraft avionics for air traffic control. E.g. Dedicated ATC satellites, GPS for ATC and aircraft collision avoidance system RDT&E \n \n\u2022 Aircraft, spacecraft & ground segment technology assessments. E.g. National Aerospace Plane (NASP), space based air traffic control and light detection & ranging (LIDAR) for atmospheric turbulence \n \n\u2022 Federal Inter-agency and intra-agency research and technology development. \n \n\u2022 Interfaced with DoD & NASA senior managers for exploring joint FAA-DoD-NASA requirements & technical programs. \n \n\u2022 Evaluation of DoD, USAF and NASA research and technology projects for possible commercial aircraft, air traffic control and airport application E.g. The possible implementation of a USAF fog dispersal system on aircraft runways at civilian airports. \n \n\u2022 Member of a DoD and FAA joint committee for the evaluation & critique of private sector independent research and development (IRAD) projects. Formal corporate on-sight visits, analysis of technology progress reports, corporate principal investigator technical presentations & final committee critiques & evaluations. E.g. Advanced electronics & optics. \n \n\u2022 Evaluations of aircraft safety, airport safety & security and RDT&E projects needed to improve these operations. E.g. Advanced radar solutions to the general aircraft & airport runway incursion problem for improved safety. Buried radio frequency (RF) sensors (intruders) for improved airport perimeter security. \n \n\u2022 Interfaced with industrial firms & FAA partners on RDT&E, requirements & possible technical solutions to aviation problems. E.g. MIT/Lincoln Laboratory, MITRE Staff Engineer/Scientist IBM 1982  \u2013  1987  (5 years) Gaithersburg, Maryland International Business Machines \n\u2022 Federal Systems Division \n\u2022 \u2022 Orbital Applications Department \n\u2022 \u2022 \u2022 Data Systems Modernization Project (DSM) \n\u2022 \u2022 \u2022 \u2022 Systems Engineering Branch \n \nWork experiences and knowledge includes the following:  \n \n\u2022 Systems engineer on a complex ground control RDT&E project for the USAF Satellite Control Facility to implement a distributed & modular computer control system with common core & mission unique software elements for controlling most of the DoD, USAF, US Navy and NASA satellite constellations. E.g.The Combined Release and Radiation Effects Satellite (CRRES), Military Satellite Communication System (MILSATCOM), Defense Satellite Communication System (DSCS), Air Force Satellite Communication System (AFSATCOM), Fleet Satellite Communication System (FLTSATCOM), Defense Meteorological Satellites Program (DMSP), Defense Support Program (DSP) and the Global Positioning System (GPS) were supported by this challenging effort. \n \n\u2022 This major effort involved all new computer hardware & 2.5 million lines of software code. The software code involved satellite mission planning, satellite mission unique simulation, tracking, orbit & attitude determination/change software & multi-satellite ops scheduling.  \n \n\u2022 Wrote and coordinated the requirements and subsystem specifications for the satellite mission unique software which was under formal configuration control. \n \n\u2022 Validated and coordinated with the USAF customer, subcontractors and software developers the mission unique satellite control algorithms for each satellite \n \n\u2022 Interfaced with the software design, development and test groups as the responsible systems engineer for mission unique software \n \n\u2022 Interfaced with the USAF customer, the Aerospace Corporation, Computer Sciences Corporation, Scitor Corporation, NASA & satellite users, as part of the product development team, to document and resolve project requirements, systems engineering, control algorithms, software development and test issues Electronics Engineer Naval Research Laboratory 1977  \u2013  1982  (5 years) Washington, DC NRL \n\u2022 Systems Research and Technology Directorate \n\u2022 \u2022 Radar Division, Code 5300 \n\u2022 \u2022 \u2022 Identification Systems Branch \n\u2022 \u2022 \u2022 \u2022 Code 5350 \n \nWork experiences and knowledge includes the following: \n \n\u2022 Research engineer on a project for future Identification Friend or Foe (IFF) systems. RDT&E efforts undertaken throughout the electromagnetic spectrum to identify groundbased, seabased, airborne and spaceborne military targets. E.g. Radio frequencies to optical wavelengths. \n \n\u2022 Studied, analyzed & evaluated radar systems research and development concepts pertinent to IFF. \n \n\u2022 Studied, analyzed & evaluated electronic communication systems research and development concepts pertinent to IFF. \n \n\u2022 Modeled candidate systems, simulated systems via computer techniques and estimated performance. E.g. Radar equations  \n \n\u2022 Investigated the fusion (integration) of sensor derived information with that of the more conventional cooperative IFF systems. E.g. Secondary radar. \n \n\u2022 Investigated exploratory development of new concepts to support identification systems. E.g. materials. \n \n\u2022 Proposed systems engineering architectures and operational concepts for new approaches to the IFF problem.  \n \n\u2022 Completed many formal NRL studies, technical memoranda and reports with respect to IFF, radar and communication systems. \n \n\u2022 Completed, documented and presented results of research, studies & analysis to NAVY sponsors and peer groups. E.g. Technical paper presented to 1st Annual Combat Identification Systems Conference, US Army Combat Surveillance and Target Acquisition Laboratory, Fort Monmouth, New Jersey, Oct 1981. Electronics Engineer United States Air Force 1975  \u2013  1977  (2 years) Pentagon, Arlington, Virginia USAF HQ  \n\u2022 Pentagon Air Staff  \n\u2022 \u2022 Research and Development Directorate  \n\u2022 \u2022 \u2022 Electronics Systems Division \n\u2022 \u2022 \u2022 \u2022 AFRDQPS \n\u2022 \u2022 \u2022 \u2022 AFRDQPC \n \nWork experiences and knowledge includes the following: \n \n\u2022 Advisor to US Air Force flag rank officers (Generals) \n \n\u2022 Primary area of responsibility was the next generation of jam resistant & secure aircraft-to-aircraft, aircraft-to-ground, aircraft-to-ship and satellite communication systems. \n \n\u2022 Program advocate for USAF research & development. E.g. Aircraft and spacecraft optical communications RDT&E, Applied Research (6.2) & Advanced Technology Development (6.3). \n \n\u2022 Provided Air Force, Army, Navy and Marine Corps electronics communication systems RDT&E planning and coordination to enable DoD interoperability. \n \n\u2022 AIr Force civilian representative for system requirements, verification and validation. \n \n\u2022 Air Force civilian representative for inter-agency and intra-agency RDT&E. \n \n\u2022 Air Force civilian representative providing technical briefings to other USAF/RDQ Divisions, other Air Staff Directorates, Major Commands, Joint Chiefs of Staff, Joint & Specified commands and Air Force Scientific Committees. \n \n\u2022 Air Force civilian representative interface to the major aerospace corporations, FFRDCs and non-profit organizations such as the MITRE and ANSER corporations for USAF electronic and optical communication systems operational requirements, feasible technical solutions and proposed RDT&E programs necessary to satisfy requirements. Electronics Engineer US Navy 1973  \u2013  1975  (2 years) Arlington, Virginia Naval Strategic Systems Project Office (NSSPO) \n\u2022 Technical Division  \n\u2022 \u2022 Missile Branch, SP-27 \n\u2022 \u2022 Missile Test & Instrumentation Branch, SP-25 \n \nWork experiences & knowledge includes the following: \n \n\u2022 Adviser to US Navy flag rank officers (Admirals).  \n \n\u2022 Fleet Ballistic Missile (FBM) RDT&E: I.e.Trident, Poseidon & Polaris Submarine Launched Ballistic Missiles (SLBM). \n \n\u2022 Responsible for RDT&E of on-board missile instrumentation components. E.g. Receivers, transmitters, antennas, sensors, transducers, RF propellant plume tests, RF link margins & RF spectrum \n \n\u2022 Responsible for space systems & other instrumentation needed for missile R&D & flight tests. E.g. radar systems, communication systems, optical systems, test range instrumented ships, Advanced Range Instrumentation Aircraft (ARIA) & Sonobuoy Missile Impact Location System (SMILS) \n \n\u2022 Responsible for inter-agency & intra-agency on-board missile & external instrumentation RDT&E needed for missile flight tests. E.g. Studies & analysis for the first use of GPS satellites (and proposed navy satellite constellations) for determining the Trident missile in-flight metric accuracy during tests from submarine launch to re-entry body ocean splashdown \n \n\u2022 Responsible project office engineer for RDT&E of on-board missile & USAF range safety components used during missile flight tests. E.g. Telemetry & destruct, modeling & simulation of missile destruct breakup \n \n\u2022 Responsible for real time monitoring, assessment & reporting, anomaly investigations & instrumentation fixes due to the performance of the FBM missiles during flight tests. Tests included missile underwater submarine launch through re-entry body ocean splashdown \n \n\u2022 Peer reviewed the technical objectives for each of the Trident Missile RDT&E flat pad launches at Cape Canaveral to demonstrate the missile performance capability \n \n\u2022 Project interface with other organizations for RDT&E of the FBM Missiles. E.g. Lockheed & IEC Corp, NRL, ONR, JHU/APL, USAF, NAVY, ARMY  Electronics Engineer US Navy 1966  \u2013  1973  (7 years) Brooklyn, New York Naval Applied Science Laboratory (NASL) \n\u2022 Scientific Department  \n\u2022 \u2022 Navigation Division  \n\u2022 \u2022 \u2022 Inertial Components Branch  \n\u2022 \u2022 \u2022 \u2022 Code 954 \n \nWork experiences and knowledge includes the following:  \n \n\u2022 Submarine and ships inertial navigation system (SINS). E.g. SINS for the fleet ballistic missile submarines (SSBN) carrying Poseidon and Polaris submarine launched ballistic missiles (SLBM/FBM). \n \n\u2022 Performed RDT&E of inertial navigation systems. \n \n\u2022 Performed RDT&E of inertial navigation sensors & components. \n \n\u2022 Performed inertial component accuracy studies, analysis and evaluation. \n \n\u2022 Area of expertise included stable platform & gimbal concepts, accelerometers, gyroscope design, test, evaluation & GSE. E.g Analyzed & bench tested selected SINS gyroscopes for output signal accuracy & stability and determined the required accuracy & stability of mechanical & electrical ground support equipment used to test SINS gyros during contractor qualification and acceptance tests. Objective was to ensure that the rate outputs meet the specified performance and FBM launch requirements when delivered to the Navy. \n \n\u2022 Investigated the feasibility of new materials, manufacturing and testing techniques to extend the life of SINS gyroscopes without effecting the accuracy & stability. Objective was to extend the life of the improved gyroscopes when in operational use in the SINS on the submarines & ships of the US Navy  \n \n\u2022 Inter-agency RDT&E & coordination of technical efforts. \n \n\u2022 Provided RDT&E technical planning, studies, documented analyses & evaluations and recommendations to naval sponsors. E.g. Naval Strategic System Project Office (NSSPO), Navigation Branch, SP-24 and the Naval Ship Engineering Center (NAVSEC) \n \n\u2022 Laboratory interface with contractors for the RDT&E of inertial components. E.g. North American Aviation/Autonetics, Northrup Corporation/Nortronics, Sperry Rand Corporation/Sperry Gyroscope Division, Dynamics Research Corporation and The Analytical Sciences Corporation. Mission Systems Engineer (Emeritus) NASA Goddard Space Flight Center August 2013  \u2013 Present (2 years 1 month) Greenbelt, Maryland NASA GSFC \n\u2022 Applied Engineering and Technology Directorate (AETD) \n\u2022 \u2022 Mission Engineering and Systems Analysis Division  \n\u2022 \u2022 \u2022 Mission Systems Engineering (Code 599) \n \nWork experiences and knowledge includes the following: \n \n\u2022 Provide systems engineering & RDT&E consultation to the Joint Polar Satellite System (JPSS) Flight Project Office. The JPSS is the United States polar-orbiting weather spacecraft which will provide environmental data from a 824 km sun synchronous orbit covering the entire Earth each day. This is a series of advanced new spacecraft and instruments which are in the planning and development stage. They will provide the basis for the observational data needed for the Earth's weather analysis & forecasting, climate modeling & prediction, environmental and oceanographic sciences. Each spacecraft features five new space instruments which provide the measurements needed for the derivation of this observational data\u200b: \ni.e. \n\u2022 \u2022 Cross-track Infrared Sounder (CriS) \n\u2022 \u2022 Ozone Mapping and Profiler Suite (OMPS) \n\u2022 \u2022 Visible Infrared Imaging Radiometer Suite (VIIRS) \n\u2022 \u2022 Advanced Technology Microwave Sounder (ATMS) \n\u2022 \u2022 Clouds and the Earth's Radiant System (CERES) \n\u2022 \u2022 Radiation Budget Instrument (RBI) - Replaces CERES on the JPSS-2 spacecraft \n \n\u2022 Aerospace engineering expertise \n \n\u2022 Mission, spacecraft and space instrument systems engineering expertise. \n \n\u2022 Engineering studies, analysis and evaluation. \n \n\u2022 Mission and satellite concepts. \n \n\u2022 Requirements documentation, evaluation and analysis. \n \n Mission Systems Engineer (Emeritus) NASA Goddard Space Flight Center August 2013  \u2013 Present (2 years 1 month) Greenbelt, Maryland NASA GSFC \n\u2022 Applied Engineering and Technology Directorate (AETD) \n\u2022 \u2022 Mission Engineering and Systems Analysis Division  \n\u2022 \u2022 \u2022 Mission Systems Engineering (Code 599) \n \nWork experiences and knowledge includes the following: \n \n\u2022 Provide systems engineering & RDT&E consultation to the Joint Polar Satellite System (JPSS) Flight Project Office. The JPSS is the United States polar-orbiting weather spacecraft which will provide environmental data from a 824 km sun synchronous orbit covering the entire Earth each day. This is a series of advanced new spacecraft and instruments which are in the planning and development stage. They will provide the basis for the observational data needed for the Earth's weather analysis & forecasting, climate modeling & prediction, environmental and oceanographic sciences. Each spacecraft features five new space instruments which provide the measurements needed for the derivation of this observational data\u200b: \ni.e. \n\u2022 \u2022 Cross-track Infrared Sounder (CriS) \n\u2022 \u2022 Ozone Mapping and Profiler Suite (OMPS) \n\u2022 \u2022 Visible Infrared Imaging Radiometer Suite (VIIRS) \n\u2022 \u2022 Advanced Technology Microwave Sounder (ATMS) \n\u2022 \u2022 Clouds and the Earth's Radiant System (CERES) \n\u2022 \u2022 Radiation Budget Instrument (RBI) - Replaces CERES on the JPSS-2 spacecraft \n \n\u2022 Aerospace engineering expertise \n \n\u2022 Mission, spacecraft and space instrument systems engineering expertise. \n \n\u2022 Engineering studies, analysis and evaluation. \n \n\u2022 Mission and satellite concepts. \n \n\u2022 Requirements documentation, evaluation and analysis. \n \n Mission Systems Engineer (Aerospace) NASA Goddard Space Flight Center 1988  \u2013  2013  (25 years) Greenbelt, Maryland NASA GSFC \n\u2022 Applied Engineering & Technology Directorate  \n\u2022 \u2022 Mission Engineering & Systems Analysis Division \n\u2022 \u2022 \u2022 Code 599 \n \nExperience & knowledge includes: \n \n\u2022 Mission expertise: space,atmospheric,earth,climate,weather,physical&bio sciences \n \n\u2022 Mission System Engineer for many NASA/NOAA/international spacecraft, space instrument & GSE projects.E.g. JPSS-1; RBSP; TDRSS/SN; OBPR FREE FLYER; LWS; STP; MMS; GEC; MAGCON; NANOSAT; DELTA-II/DPAF; POES; POES/DMSP & EOS/NOAA convergence; METOP; NOAA-O,P,Q; STS-66/CRISTA-SPAS; STS-54/DXS; STS-51/ORPHEUS-SPAS; STS-35/BBXRT; STS/WAMDII \n \n\u2022 Chief engineer for launch vehicles. Responsible for RDTE & ten successful NASA mission launches at Cape Canaveral AFS & Vandenberg AFB. E.g.3 launch vehicles carried a rover & orbiter to Mars (Pathfinder & Global Surveyor) & to an asteroid (NEAR)  \n \n\u2022 Chairman of design reviews for new NASA launch vehicles which successfully carried 3 spacecraft to Mars I.e.Delta II Med-lite(Mars Climate Orbiter;Mars Polar Lander;Deep Space 2) \n \n\u2022 Chairman of SEB & Technical Advisory Committees for new NASA launch vehicles & spacecraft procurements E.g.UELV;NOAA-O,P,Q  \n \n\u2022 Individually completed a series of priority studies for the NASA/GSFC Center Director (per congressional direction) enabling the NASA earth science & NOAA weather missions on a common satellite bus for major cost savings. Presented to NASA HQ & NOAA HQ as the EOS/NOAA convergence. Instruments accommodated were: \n \n\u2022 \u2022 NASA-EOS-PM: MODIS,AIRS,CERES,MIMR  \n\u2022 \u2022 NASA-EOS-ALT: GLAS,TMR,DORIS,SSALT  \n\u2022 \u2022 NOAA-POES: AMSU,MHS,HIRS,SBUV,VIRSR,SARR,SARP,DCS,TOMS,LEFI,SEM \n \n\u2022 Individually completed NASA LWS & STP Program mission studies E.g. Alternative launch vehicles,spacecraft & instruments \n \n\u2022 Review board memberships:E.g.STS/SPACELAB;UARS;FTS;ACE;ISS;POES; ULDB/CREAM;LISA;ST-5;STEREO;TDRSS/SN;GOES;HST;GLAST;LRO;tech-roadmaps;micro-thruster panel;Air Force DELTA-II/GPS IIR-1 failure \n \n\u2022 Wrote or responsible for reqmts,specs,ICDs,SEMP,RDT&E,OPS,RMA,PRA Mission Systems Engineer (Aerospace) NASA Goddard Space Flight Center 1988  \u2013  2013  (25 years) Greenbelt, Maryland NASA GSFC \n\u2022 Applied Engineering & Technology Directorate  \n\u2022 \u2022 Mission Engineering & Systems Analysis Division \n\u2022 \u2022 \u2022 Code 599 \n \nExperience & knowledge includes: \n \n\u2022 Mission expertise: space,atmospheric,earth,climate,weather,physical&bio sciences \n \n\u2022 Mission System Engineer for many NASA/NOAA/international spacecraft, space instrument & GSE projects.E.g. JPSS-1; RBSP; TDRSS/SN; OBPR FREE FLYER; LWS; STP; MMS; GEC; MAGCON; NANOSAT; DELTA-II/DPAF; POES; POES/DMSP & EOS/NOAA convergence; METOP; NOAA-O,P,Q; STS-66/CRISTA-SPAS; STS-54/DXS; STS-51/ORPHEUS-SPAS; STS-35/BBXRT; STS/WAMDII \n \n\u2022 Chief engineer for launch vehicles. Responsible for RDTE & ten successful NASA mission launches at Cape Canaveral AFS & Vandenberg AFB. E.g.3 launch vehicles carried a rover & orbiter to Mars (Pathfinder & Global Surveyor) & to an asteroid (NEAR)  \n \n\u2022 Chairman of design reviews for new NASA launch vehicles which successfully carried 3 spacecraft to Mars I.e.Delta II Med-lite(Mars Climate Orbiter;Mars Polar Lander;Deep Space 2) \n \n\u2022 Chairman of SEB & Technical Advisory Committees for new NASA launch vehicles & spacecraft procurements E.g.UELV;NOAA-O,P,Q  \n \n\u2022 Individually completed a series of priority studies for the NASA/GSFC Center Director (per congressional direction) enabling the NASA earth science & NOAA weather missions on a common satellite bus for major cost savings. Presented to NASA HQ & NOAA HQ as the EOS/NOAA convergence. Instruments accommodated were: \n \n\u2022 \u2022 NASA-EOS-PM: MODIS,AIRS,CERES,MIMR  \n\u2022 \u2022 NASA-EOS-ALT: GLAS,TMR,DORIS,SSALT  \n\u2022 \u2022 NOAA-POES: AMSU,MHS,HIRS,SBUV,VIRSR,SARR,SARP,DCS,TOMS,LEFI,SEM \n \n\u2022 Individually completed NASA LWS & STP Program mission studies E.g. Alternative launch vehicles,spacecraft & instruments \n \n\u2022 Review board memberships:E.g.STS/SPACELAB;UARS;FTS;ACE;ISS;POES; ULDB/CREAM;LISA;ST-5;STEREO;TDRSS/SN;GOES;HST;GLAST;LRO;tech-roadmaps;micro-thruster panel;Air Force DELTA-II/GPS IIR-1 failure \n \n\u2022 Wrote or responsible for reqmts,specs,ICDs,SEMP,RDT&E,OPS,RMA,PRA Electronics Engineer Federal Aviation Administration 1987  \u2013  1988  (1 year) Washington, DC FAA HQ \n\u2022 Office of Associate Administrator for Science and Advanced Technology \n\u2022 \u2022 AST-100  \n \nWork experiences and knowledge includes the following: \n \n\u2022 Aircraft RDT&E \n \n\u2022 Air Traffic Control (ATC) RDT&E, architecture and operational concepts \n \n\u2022 Systems studies, analyses and evaluation \n \n\u2022 Operations research \n \n\u2022 Satellites, radar, communication systems and aircraft avionics for air traffic control. E.g. Dedicated ATC satellites, GPS for ATC and aircraft collision avoidance system RDT&E \n \n\u2022 Aircraft, spacecraft & ground segment technology assessments. E.g. National Aerospace Plane (NASP), space based air traffic control and light detection & ranging (LIDAR) for atmospheric turbulence \n \n\u2022 Federal Inter-agency and intra-agency research and technology development. \n \n\u2022 Interfaced with DoD & NASA senior managers for exploring joint FAA-DoD-NASA requirements & technical programs. \n \n\u2022 Evaluation of DoD, USAF and NASA research and technology projects for possible commercial aircraft, air traffic control and airport application E.g. The possible implementation of a USAF fog dispersal system on aircraft runways at civilian airports. \n \n\u2022 Member of a DoD and FAA joint committee for the evaluation & critique of private sector independent research and development (IRAD) projects. Formal corporate on-sight visits, analysis of technology progress reports, corporate principal investigator technical presentations & final committee critiques & evaluations. E.g. Advanced electronics & optics. \n \n\u2022 Evaluations of aircraft safety, airport safety & security and RDT&E projects needed to improve these operations. E.g. Advanced radar solutions to the general aircraft & airport runway incursion problem for improved safety. Buried radio frequency (RF) sensors (intruders) for improved airport perimeter security. \n \n\u2022 Interfaced with industrial firms & FAA partners on RDT&E, requirements & possible technical solutions to aviation problems. E.g. MIT/Lincoln Laboratory, MITRE Electronics Engineer Federal Aviation Administration 1987  \u2013  1988  (1 year) Washington, DC FAA HQ \n\u2022 Office of Associate Administrator for Science and Advanced Technology \n\u2022 \u2022 AST-100  \n \nWork experiences and knowledge includes the following: \n \n\u2022 Aircraft RDT&E \n \n\u2022 Air Traffic Control (ATC) RDT&E, architecture and operational concepts \n \n\u2022 Systems studies, analyses and evaluation \n \n\u2022 Operations research \n \n\u2022 Satellites, radar, communication systems and aircraft avionics for air traffic control. E.g. Dedicated ATC satellites, GPS for ATC and aircraft collision avoidance system RDT&E \n \n\u2022 Aircraft, spacecraft & ground segment technology assessments. E.g. National Aerospace Plane (NASP), space based air traffic control and light detection & ranging (LIDAR) for atmospheric turbulence \n \n\u2022 Federal Inter-agency and intra-agency research and technology development. \n \n\u2022 Interfaced with DoD & NASA senior managers for exploring joint FAA-DoD-NASA requirements & technical programs. \n \n\u2022 Evaluation of DoD, USAF and NASA research and technology projects for possible commercial aircraft, air traffic control and airport application E.g. The possible implementation of a USAF fog dispersal system on aircraft runways at civilian airports. \n \n\u2022 Member of a DoD and FAA joint committee for the evaluation & critique of private sector independent research and development (IRAD) projects. Formal corporate on-sight visits, analysis of technology progress reports, corporate principal investigator technical presentations & final committee critiques & evaluations. E.g. Advanced electronics & optics. \n \n\u2022 Evaluations of aircraft safety, airport safety & security and RDT&E projects needed to improve these operations. E.g. Advanced radar solutions to the general aircraft & airport runway incursion problem for improved safety. Buried radio frequency (RF) sensors (intruders) for improved airport perimeter security. \n \n\u2022 Interfaced with industrial firms & FAA partners on RDT&E, requirements & possible technical solutions to aviation problems. E.g. MIT/Lincoln Laboratory, MITRE Staff Engineer/Scientist IBM 1982  \u2013  1987  (5 years) Gaithersburg, Maryland International Business Machines \n\u2022 Federal Systems Division \n\u2022 \u2022 Orbital Applications Department \n\u2022 \u2022 \u2022 Data Systems Modernization Project (DSM) \n\u2022 \u2022 \u2022 \u2022 Systems Engineering Branch \n \nWork experiences and knowledge includes the following:  \n \n\u2022 Systems engineer on a complex ground control RDT&E project for the USAF Satellite Control Facility to implement a distributed & modular computer control system with common core & mission unique software elements for controlling most of the DoD, USAF, US Navy and NASA satellite constellations. E.g.The Combined Release and Radiation Effects Satellite (CRRES), Military Satellite Communication System (MILSATCOM), Defense Satellite Communication System (DSCS), Air Force Satellite Communication System (AFSATCOM), Fleet Satellite Communication System (FLTSATCOM), Defense Meteorological Satellites Program (DMSP), Defense Support Program (DSP) and the Global Positioning System (GPS) were supported by this challenging effort. \n \n\u2022 This major effort involved all new computer hardware & 2.5 million lines of software code. The software code involved satellite mission planning, satellite mission unique simulation, tracking, orbit & attitude determination/change software & multi-satellite ops scheduling.  \n \n\u2022 Wrote and coordinated the requirements and subsystem specifications for the satellite mission unique software which was under formal configuration control. \n \n\u2022 Validated and coordinated with the USAF customer, subcontractors and software developers the mission unique satellite control algorithms for each satellite \n \n\u2022 Interfaced with the software design, development and test groups as the responsible systems engineer for mission unique software \n \n\u2022 Interfaced with the USAF customer, the Aerospace Corporation, Computer Sciences Corporation, Scitor Corporation, NASA & satellite users, as part of the product development team, to document and resolve project requirements, systems engineering, control algorithms, software development and test issues Staff Engineer/Scientist IBM 1982  \u2013  1987  (5 years) Gaithersburg, Maryland International Business Machines \n\u2022 Federal Systems Division \n\u2022 \u2022 Orbital Applications Department \n\u2022 \u2022 \u2022 Data Systems Modernization Project (DSM) \n\u2022 \u2022 \u2022 \u2022 Systems Engineering Branch \n \nWork experiences and knowledge includes the following:  \n \n\u2022 Systems engineer on a complex ground control RDT&E project for the USAF Satellite Control Facility to implement a distributed & modular computer control system with common core & mission unique software elements for controlling most of the DoD, USAF, US Navy and NASA satellite constellations. E.g.The Combined Release and Radiation Effects Satellite (CRRES), Military Satellite Communication System (MILSATCOM), Defense Satellite Communication System (DSCS), Air Force Satellite Communication System (AFSATCOM), Fleet Satellite Communication System (FLTSATCOM), Defense Meteorological Satellites Program (DMSP), Defense Support Program (DSP) and the Global Positioning System (GPS) were supported by this challenging effort. \n \n\u2022 This major effort involved all new computer hardware & 2.5 million lines of software code. The software code involved satellite mission planning, satellite mission unique simulation, tracking, orbit & attitude determination/change software & multi-satellite ops scheduling.  \n \n\u2022 Wrote and coordinated the requirements and subsystem specifications for the satellite mission unique software which was under formal configuration control. \n \n\u2022 Validated and coordinated with the USAF customer, subcontractors and software developers the mission unique satellite control algorithms for each satellite \n \n\u2022 Interfaced with the software design, development and test groups as the responsible systems engineer for mission unique software \n \n\u2022 Interfaced with the USAF customer, the Aerospace Corporation, Computer Sciences Corporation, Scitor Corporation, NASA & satellite users, as part of the product development team, to document and resolve project requirements, systems engineering, control algorithms, software development and test issues Electronics Engineer Naval Research Laboratory 1977  \u2013  1982  (5 years) Washington, DC NRL \n\u2022 Systems Research and Technology Directorate \n\u2022 \u2022 Radar Division, Code 5300 \n\u2022 \u2022 \u2022 Identification Systems Branch \n\u2022 \u2022 \u2022 \u2022 Code 5350 \n \nWork experiences and knowledge includes the following: \n \n\u2022 Research engineer on a project for future Identification Friend or Foe (IFF) systems. RDT&E efforts undertaken throughout the electromagnetic spectrum to identify groundbased, seabased, airborne and spaceborne military targets. E.g. Radio frequencies to optical wavelengths. \n \n\u2022 Studied, analyzed & evaluated radar systems research and development concepts pertinent to IFF. \n \n\u2022 Studied, analyzed & evaluated electronic communication systems research and development concepts pertinent to IFF. \n \n\u2022 Modeled candidate systems, simulated systems via computer techniques and estimated performance. E.g. Radar equations  \n \n\u2022 Investigated the fusion (integration) of sensor derived information with that of the more conventional cooperative IFF systems. E.g. Secondary radar. \n \n\u2022 Investigated exploratory development of new concepts to support identification systems. E.g. materials. \n \n\u2022 Proposed systems engineering architectures and operational concepts for new approaches to the IFF problem.  \n \n\u2022 Completed many formal NRL studies, technical memoranda and reports with respect to IFF, radar and communication systems. \n \n\u2022 Completed, documented and presented results of research, studies & analysis to NAVY sponsors and peer groups. E.g. Technical paper presented to 1st Annual Combat Identification Systems Conference, US Army Combat Surveillance and Target Acquisition Laboratory, Fort Monmouth, New Jersey, Oct 1981. Electronics Engineer Naval Research Laboratory 1977  \u2013  1982  (5 years) Washington, DC NRL \n\u2022 Systems Research and Technology Directorate \n\u2022 \u2022 Radar Division, Code 5300 \n\u2022 \u2022 \u2022 Identification Systems Branch \n\u2022 \u2022 \u2022 \u2022 Code 5350 \n \nWork experiences and knowledge includes the following: \n \n\u2022 Research engineer on a project for future Identification Friend or Foe (IFF) systems. RDT&E efforts undertaken throughout the electromagnetic spectrum to identify groundbased, seabased, airborne and spaceborne military targets. E.g. Radio frequencies to optical wavelengths. \n \n\u2022 Studied, analyzed & evaluated radar systems research and development concepts pertinent to IFF. \n \n\u2022 Studied, analyzed & evaluated electronic communication systems research and development concepts pertinent to IFF. \n \n\u2022 Modeled candidate systems, simulated systems via computer techniques and estimated performance. E.g. Radar equations  \n \n\u2022 Investigated the fusion (integration) of sensor derived information with that of the more conventional cooperative IFF systems. E.g. Secondary radar. \n \n\u2022 Investigated exploratory development of new concepts to support identification systems. E.g. materials. \n \n\u2022 Proposed systems engineering architectures and operational concepts for new approaches to the IFF problem.  \n \n\u2022 Completed many formal NRL studies, technical memoranda and reports with respect to IFF, radar and communication systems. \n \n\u2022 Completed, documented and presented results of research, studies & analysis to NAVY sponsors and peer groups. E.g. Technical paper presented to 1st Annual Combat Identification Systems Conference, US Army Combat Surveillance and Target Acquisition Laboratory, Fort Monmouth, New Jersey, Oct 1981. Electronics Engineer United States Air Force 1975  \u2013  1977  (2 years) Pentagon, Arlington, Virginia USAF HQ  \n\u2022 Pentagon Air Staff  \n\u2022 \u2022 Research and Development Directorate  \n\u2022 \u2022 \u2022 Electronics Systems Division \n\u2022 \u2022 \u2022 \u2022 AFRDQPS \n\u2022 \u2022 \u2022 \u2022 AFRDQPC \n \nWork experiences and knowledge includes the following: \n \n\u2022 Advisor to US Air Force flag rank officers (Generals) \n \n\u2022 Primary area of responsibility was the next generation of jam resistant & secure aircraft-to-aircraft, aircraft-to-ground, aircraft-to-ship and satellite communication systems. \n \n\u2022 Program advocate for USAF research & development. E.g. Aircraft and spacecraft optical communications RDT&E, Applied Research (6.2) & Advanced Technology Development (6.3). \n \n\u2022 Provided Air Force, Army, Navy and Marine Corps electronics communication systems RDT&E planning and coordination to enable DoD interoperability. \n \n\u2022 AIr Force civilian representative for system requirements, verification and validation. \n \n\u2022 Air Force civilian representative for inter-agency and intra-agency RDT&E. \n \n\u2022 Air Force civilian representative providing technical briefings to other USAF/RDQ Divisions, other Air Staff Directorates, Major Commands, Joint Chiefs of Staff, Joint & Specified commands and Air Force Scientific Committees. \n \n\u2022 Air Force civilian representative interface to the major aerospace corporations, FFRDCs and non-profit organizations such as the MITRE and ANSER corporations for USAF electronic and optical communication systems operational requirements, feasible technical solutions and proposed RDT&E programs necessary to satisfy requirements. Electronics Engineer United States Air Force 1975  \u2013  1977  (2 years) Pentagon, Arlington, Virginia USAF HQ  \n\u2022 Pentagon Air Staff  \n\u2022 \u2022 Research and Development Directorate  \n\u2022 \u2022 \u2022 Electronics Systems Division \n\u2022 \u2022 \u2022 \u2022 AFRDQPS \n\u2022 \u2022 \u2022 \u2022 AFRDQPC \n \nWork experiences and knowledge includes the following: \n \n\u2022 Advisor to US Air Force flag rank officers (Generals) \n \n\u2022 Primary area of responsibility was the next generation of jam resistant & secure aircraft-to-aircraft, aircraft-to-ground, aircraft-to-ship and satellite communication systems. \n \n\u2022 Program advocate for USAF research & development. E.g. Aircraft and spacecraft optical communications RDT&E, Applied Research (6.2) & Advanced Technology Development (6.3). \n \n\u2022 Provided Air Force, Army, Navy and Marine Corps electronics communication systems RDT&E planning and coordination to enable DoD interoperability. \n \n\u2022 AIr Force civilian representative for system requirements, verification and validation. \n \n\u2022 Air Force civilian representative for inter-agency and intra-agency RDT&E. \n \n\u2022 Air Force civilian representative providing technical briefings to other USAF/RDQ Divisions, other Air Staff Directorates, Major Commands, Joint Chiefs of Staff, Joint & Specified commands and Air Force Scientific Committees. \n \n\u2022 Air Force civilian representative interface to the major aerospace corporations, FFRDCs and non-profit organizations such as the MITRE and ANSER corporations for USAF electronic and optical communication systems operational requirements, feasible technical solutions and proposed RDT&E programs necessary to satisfy requirements. Electronics Engineer US Navy 1973  \u2013  1975  (2 years) Arlington, Virginia Naval Strategic Systems Project Office (NSSPO) \n\u2022 Technical Division  \n\u2022 \u2022 Missile Branch, SP-27 \n\u2022 \u2022 Missile Test & Instrumentation Branch, SP-25 \n \nWork experiences & knowledge includes the following: \n \n\u2022 Adviser to US Navy flag rank officers (Admirals).  \n \n\u2022 Fleet Ballistic Missile (FBM) RDT&E: I.e.Trident, Poseidon & Polaris Submarine Launched Ballistic Missiles (SLBM). \n \n\u2022 Responsible for RDT&E of on-board missile instrumentation components. E.g. Receivers, transmitters, antennas, sensors, transducers, RF propellant plume tests, RF link margins & RF spectrum \n \n\u2022 Responsible for space systems & other instrumentation needed for missile R&D & flight tests. E.g. radar systems, communication systems, optical systems, test range instrumented ships, Advanced Range Instrumentation Aircraft (ARIA) & Sonobuoy Missile Impact Location System (SMILS) \n \n\u2022 Responsible for inter-agency & intra-agency on-board missile & external instrumentation RDT&E needed for missile flight tests. E.g. Studies & analysis for the first use of GPS satellites (and proposed navy satellite constellations) for determining the Trident missile in-flight metric accuracy during tests from submarine launch to re-entry body ocean splashdown \n \n\u2022 Responsible project office engineer for RDT&E of on-board missile & USAF range safety components used during missile flight tests. E.g. Telemetry & destruct, modeling & simulation of missile destruct breakup \n \n\u2022 Responsible for real time monitoring, assessment & reporting, anomaly investigations & instrumentation fixes due to the performance of the FBM missiles during flight tests. Tests included missile underwater submarine launch through re-entry body ocean splashdown \n \n\u2022 Peer reviewed the technical objectives for each of the Trident Missile RDT&E flat pad launches at Cape Canaveral to demonstrate the missile performance capability \n \n\u2022 Project interface with other organizations for RDT&E of the FBM Missiles. E.g. Lockheed & IEC Corp, NRL, ONR, JHU/APL, USAF, NAVY, ARMY  Electronics Engineer US Navy 1973  \u2013  1975  (2 years) Arlington, Virginia Naval Strategic Systems Project Office (NSSPO) \n\u2022 Technical Division  \n\u2022 \u2022 Missile Branch, SP-27 \n\u2022 \u2022 Missile Test & Instrumentation Branch, SP-25 \n \nWork experiences & knowledge includes the following: \n \n\u2022 Adviser to US Navy flag rank officers (Admirals).  \n \n\u2022 Fleet Ballistic Missile (FBM) RDT&E: I.e.Trident, Poseidon & Polaris Submarine Launched Ballistic Missiles (SLBM). \n \n\u2022 Responsible for RDT&E of on-board missile instrumentation components. E.g. Receivers, transmitters, antennas, sensors, transducers, RF propellant plume tests, RF link margins & RF spectrum \n \n\u2022 Responsible for space systems & other instrumentation needed for missile R&D & flight tests. E.g. radar systems, communication systems, optical systems, test range instrumented ships, Advanced Range Instrumentation Aircraft (ARIA) & Sonobuoy Missile Impact Location System (SMILS) \n \n\u2022 Responsible for inter-agency & intra-agency on-board missile & external instrumentation RDT&E needed for missile flight tests. E.g. Studies & analysis for the first use of GPS satellites (and proposed navy satellite constellations) for determining the Trident missile in-flight metric accuracy during tests from submarine launch to re-entry body ocean splashdown \n \n\u2022 Responsible project office engineer for RDT&E of on-board missile & USAF range safety components used during missile flight tests. E.g. Telemetry & destruct, modeling & simulation of missile destruct breakup \n \n\u2022 Responsible for real time monitoring, assessment & reporting, anomaly investigations & instrumentation fixes due to the performance of the FBM missiles during flight tests. Tests included missile underwater submarine launch through re-entry body ocean splashdown \n \n\u2022 Peer reviewed the technical objectives for each of the Trident Missile RDT&E flat pad launches at Cape Canaveral to demonstrate the missile performance capability \n \n\u2022 Project interface with other organizations for RDT&E of the FBM Missiles. E.g. Lockheed & IEC Corp, NRL, ONR, JHU/APL, USAF, NAVY, ARMY  Electronics Engineer US Navy 1966  \u2013  1973  (7 years) Brooklyn, New York Naval Applied Science Laboratory (NASL) \n\u2022 Scientific Department  \n\u2022 \u2022 Navigation Division  \n\u2022 \u2022 \u2022 Inertial Components Branch  \n\u2022 \u2022 \u2022 \u2022 Code 954 \n \nWork experiences and knowledge includes the following:  \n \n\u2022 Submarine and ships inertial navigation system (SINS). E.g. SINS for the fleet ballistic missile submarines (SSBN) carrying Poseidon and Polaris submarine launched ballistic missiles (SLBM/FBM). \n \n\u2022 Performed RDT&E of inertial navigation systems. \n \n\u2022 Performed RDT&E of inertial navigation sensors & components. \n \n\u2022 Performed inertial component accuracy studies, analysis and evaluation. \n \n\u2022 Area of expertise included stable platform & gimbal concepts, accelerometers, gyroscope design, test, evaluation & GSE. E.g Analyzed & bench tested selected SINS gyroscopes for output signal accuracy & stability and determined the required accuracy & stability of mechanical & electrical ground support equipment used to test SINS gyros during contractor qualification and acceptance tests. Objective was to ensure that the rate outputs meet the specified performance and FBM launch requirements when delivered to the Navy. \n \n\u2022 Investigated the feasibility of new materials, manufacturing and testing techniques to extend the life of SINS gyroscopes without effecting the accuracy & stability. Objective was to extend the life of the improved gyroscopes when in operational use in the SINS on the submarines & ships of the US Navy  \n \n\u2022 Inter-agency RDT&E & coordination of technical efforts. \n \n\u2022 Provided RDT&E technical planning, studies, documented analyses & evaluations and recommendations to naval sponsors. E.g. Naval Strategic System Project Office (NSSPO), Navigation Branch, SP-24 and the Naval Ship Engineering Center (NAVSEC) \n \n\u2022 Laboratory interface with contractors for the RDT&E of inertial components. E.g. North American Aviation/Autonetics, Northrup Corporation/Nortronics, Sperry Rand Corporation/Sperry Gyroscope Division, Dynamics Research Corporation and The Analytical Sciences Corporation. Electronics Engineer US Navy 1966  \u2013  1973  (7 years) Brooklyn, New York Naval Applied Science Laboratory (NASL) \n\u2022 Scientific Department  \n\u2022 \u2022 Navigation Division  \n\u2022 \u2022 \u2022 Inertial Components Branch  \n\u2022 \u2022 \u2022 \u2022 Code 954 \n \nWork experiences and knowledge includes the following:  \n \n\u2022 Submarine and ships inertial navigation system (SINS). E.g. SINS for the fleet ballistic missile submarines (SSBN) carrying Poseidon and Polaris submarine launched ballistic missiles (SLBM/FBM). \n \n\u2022 Performed RDT&E of inertial navigation systems. \n \n\u2022 Performed RDT&E of inertial navigation sensors & components. \n \n\u2022 Performed inertial component accuracy studies, analysis and evaluation. \n \n\u2022 Area of expertise included stable platform & gimbal concepts, accelerometers, gyroscope design, test, evaluation & GSE. E.g Analyzed & bench tested selected SINS gyroscopes for output signal accuracy & stability and determined the required accuracy & stability of mechanical & electrical ground support equipment used to test SINS gyros during contractor qualification and acceptance tests. Objective was to ensure that the rate outputs meet the specified performance and FBM launch requirements when delivered to the Navy. \n \n\u2022 Investigated the feasibility of new materials, manufacturing and testing techniques to extend the life of SINS gyroscopes without effecting the accuracy & stability. Objective was to extend the life of the improved gyroscopes when in operational use in the SINS on the submarines & ships of the US Navy  \n \n\u2022 Inter-agency RDT&E & coordination of technical efforts. \n \n\u2022 Provided RDT&E technical planning, studies, documented analyses & evaluations and recommendations to naval sponsors. E.g. Naval Strategic System Project Office (NSSPO), Navigation Branch, SP-24 and the Naval Ship Engineering Center (NAVSEC) \n \n\u2022 Laboratory interface with contractors for the RDT&E of inertial components. E.g. North American Aviation/Autonetics, Northrup Corporation/Nortronics, Sperry Rand Corporation/Sperry Gyroscope Division, Dynamics Research Corporation and The Analytical Sciences Corporation. Skills Systems Engineering Aerospace Engineering Electrical Engineering Engineering Spacecraft Aircraft Electronics Avionics Radar DoD R&D Space Systems Satellite NASA Air Force Navy NOAA FAA Trident Missile Launch Vehicles Studies and Analysis Inertial Guidance and... Inertial Navigation... Project and Engineering... Weather Satellites and... Radar Systems Space Instruments Systems Integration,... Satellite Ground... GPS Aviation Air Traffic... Communication Systems Control Systems Engineering Requirements Subsystem Design Mechanical Subsystem Propulsion Subsystem Structural Subsystem Electrical Subsystem Power Subsystem Communication Subsystem Optical Communications Optical Sensors Radio Frequency... RF Link Budgets Engineering Margin... EMI/EMC Reliability... Satellites Research and Development See 35+ \u00a0 \u00a0 See less Skills  Systems Engineering Aerospace Engineering Electrical Engineering Engineering Spacecraft Aircraft Electronics Avionics Radar DoD R&D Space Systems Satellite NASA Air Force Navy NOAA FAA Trident Missile Launch Vehicles Studies and Analysis Inertial Guidance and... Inertial Navigation... Project and Engineering... Weather Satellites and... Radar Systems Space Instruments Systems Integration,... Satellite Ground... GPS Aviation Air Traffic... Communication Systems Control Systems Engineering Requirements Subsystem Design Mechanical Subsystem Propulsion Subsystem Structural Subsystem Electrical Subsystem Power Subsystem Communication Subsystem Optical Communications Optical Sensors Radio Frequency... RF Link Budgets Engineering Margin... EMI/EMC Reliability... Satellites Research and Development See 35+ \u00a0 \u00a0 See less Systems Engineering Aerospace Engineering Electrical Engineering Engineering Spacecraft Aircraft Electronics Avionics Radar DoD R&D Space Systems Satellite NASA Air Force Navy NOAA FAA Trident Missile Launch Vehicles Studies and Analysis Inertial Guidance and... Inertial Navigation... Project and Engineering... Weather Satellites and... Radar Systems Space Instruments Systems Integration,... Satellite Ground... GPS Aviation Air Traffic... Communication Systems Control Systems Engineering Requirements Subsystem Design Mechanical Subsystem Propulsion Subsystem Structural Subsystem Electrical Subsystem Power Subsystem Communication Subsystem Optical Communications Optical Sensors Radio Frequency... RF Link Budgets Engineering Margin... EMI/EMC Reliability... Satellites Research and Development See 35+ \u00a0 \u00a0 See less Systems Engineering Aerospace Engineering Electrical Engineering Engineering Spacecraft Aircraft Electronics Avionics Radar DoD R&D Space Systems Satellite NASA Air Force Navy NOAA FAA Trident Missile Launch Vehicles Studies and Analysis Inertial Guidance and... Inertial Navigation... Project and Engineering... Weather Satellites and... Radar Systems Space Instruments Systems Integration,... Satellite Ground... GPS Aviation Air Traffic... Communication Systems Control Systems Engineering Requirements Subsystem Design Mechanical Subsystem Propulsion Subsystem Structural Subsystem Electrical Subsystem Power Subsystem Communication Subsystem Optical Communications Optical Sensors Radio Frequency... RF Link Budgets Engineering Margin... EMI/EMC Reliability... Satellites Research and Development See 35+ \u00a0 \u00a0 See less Education The George Washington University - School of Engineering & Applied Science Degree of Engineer (ENGR),  Electrical and Electronics Engineering 1977  \u2013 1979 Degree of Engineer (ENGR) conferred upon completion of 36 electrical engineering graduate course credits beyond the Masters Degree (MSEE). Area of concentration in electrical engineering was Electrophysics. (3.92 / 4.00) \n \nUS Navy sponsored and paid full tuition. \n \n36 Graduate credits completed for Degree of Engineer (ENGR) \n \nExamples with number of courses in sequence:  \n \n\u2022 Natural Modes & Transients in Electrical Systems (1) \n\u2022 Stochastic Signals, Noise & Processes in Electrical Engineering (2) \n\u2022 Physical Electronics (2) \n\u2022 Electrodynamics (1) \n\u2022 Waves in Random Media (1) \n\u2022 High-Frequency Electronics (1) \n\u2022 Electronics of Lasers (1) \n\u2022 Sonar Systems (1) \n\u2022 Direct Electrical Energy Conversion (1) \n New York University - Polytechnic School of Engineering Master of Science Electrical Engineering (MSEE),  Electrical and Electronics Engineering 1966  \u2013 1969 Formerly: New York University - School of Engineering and Science  \n \nUS Navy sponsored and paid full tuition \n \n36 Graduate credits completed for MSEE degree \n \nExamples with number of courses in sequence:  \n \n\u2022 Plasma Dynamics (2) - Professor N. Marcuvitz instructor (WWII MIT Radiation Laboratory head)  \n\u2022 Electromagnetic Wave Propagation (2) \n\u2022 Functions of a Complex Variable (1) \n\u2022 Engineering Statistics (2) \n\u2022 Linear Algebra & Matrices (2) \n\u2022 Transform Analysis of Networks (1) \n\u2022 Feedback Control Systems (1) \n\u2022 Analysis & Design of Active Circuits (1) \n \n Pratt Institute - School of Engineering and Science Bachelor of Electrical Engineering (BEE),  Electrical and Electronics Engineering 1961  \u2013 1966 Scholarship: 5 years.1st & 5th years Navy paid tuition & books & attendance at this college was full time. The 2nd to 4th years employed 1/2 time & attended college 1/2 time during the day (13 credits per semester). Worked summers. Employed at the US Naval Applied Science Lab, Inertial Navigation Branch, Code 953. \n \nABET (Engineering Accreditation Commission) BEE Degree Program. \n \nUS Navy sponsored student trainee (work/study) \n \n152 credits completed for BEE degree \n \nExamples with # of courses in sequence:  \n \n\u2022 Calculus (3)  \n\u2022 Differential Equations (1)  \n\u2022 Mathematics of Engineering Analysis (2)  \n\u2022 Probability & Statistics (1)  \n\u2022 Physics (4)  \n\u2022 Chemistry (2)  \n\u2022 Electric Circuits (3)  \n\u2022 Electronics (5)  \n\u2022 Electromagnetics,Fields&Waves (2)  \n\u2022 Servomechanisms (1)  \n\u2022 Computers (1)  \n\u2022 Statics (1) \n\u2022 Dynamics (1) \n\u2022 Materials (1) \n\u2022 Mechanics of Materials (1)  \n\u2022 Thermodynamics (1)  \n\u2022 Heat Transfer (1) \n\u2022 Energy Conversion (1) \n\u2022 Engineering Economics (1) \n\u2022 Engineering Labs (6) \n\u2022 Liberal Arts (8) Continuing Education Engineering Courses Examples: Employer sponsored and completed, \n \nYears: 1966-2013 \n \nSatellite Ground Control - Lecturer & Attendee \nMicro-satellites \nLaunch Vehicles \nSpace Radiation: Environment & Effects on Systems \nEngineering Control: Theory & Applications \nSatellite Orbit & Attitude Control \nInertial Navigation Systems \nKalman Filtering \nFlight Software \nSpace Based Remote Sensing \nAdvanced Radar Systems \nAdaptive Optics \nSpace Based Laser Systems \nGlobal Positioning System \nSpace Hardware & Instrumentation \nSpacecraft Structures \nStructural Assessment of Propulsion Systems \nSpace Vehicle Mechanisms \nMechanical Vibrations & Control \nData Analysis for Mechanical Vibrations \nFracture Control & Mechanics \nSpace Communications Technology \nSatellite Communications Systems \nSpread Spectrum Communication Systems \nDigital Signal Processing \nCommunication Networks \nSemiconductor Electronics \nSolid State Microwave Sources \nAerospace Power Systems Engineering \nSpacecraft Thermal Control \nSpace Systems Pyrotechnics \nSpace Science Continuing Education Project Management Courses Examples: Employer sponsored and completed \n \nYears: 1966-2013: \n \nProject Management \nAdvanced Project Management \nSystems Engineering Principles and Practices \nSystems Engineering For Project Managers \nSpacecraft Design & Systems Engineering \nSpacecraft Mission Planning, Design and Analysis \nDesigning Cost-Effective Space Missions \nSystems Acquisition Management \nDefense Procurement Management \nRisk Assessment and Management \nManaging System Project Risk \nSpace Mission Analysis and Design \nMechanical Design and Test Requirements for Spacecraft \nTechnical Evaluation and Analysis Process \nMajor Subcontractor Management \nTypes of Contracts \nReliability Engineering \nFailure Analysis and Diagnosis \nSource Evaluation Board \nTaguchi Quality Engineering \nAir Traffic Control for Executives \nMilitary Speech Technology \nExpert Systems \nTechnical Writing \nHow To Make Presentations With Confidence & Power \nMaking Meetings Work Continuing Education Professional Engineer Registration Courses National Society of Professional Engineers (NSPE) sponsored courses \n \nRequired, approved and completed continuing education short courses needed to maintain State of Maryland Professional Engineering (PE) competency. 24 Professional Development Hours (PDH) completed for each two year license renewal registration period up to and including the current period (2013 -2017). \n \nCategories of courses completed are as follows: \n \nEngineering  \nEngineering Management \nEngineering Ethics The George Washington University - School of Engineering & Applied Science Degree of Engineer (ENGR),  Electrical and Electronics Engineering 1977  \u2013 1979 Degree of Engineer (ENGR) conferred upon completion of 36 electrical engineering graduate course credits beyond the Masters Degree (MSEE). Area of concentration in electrical engineering was Electrophysics. (3.92 / 4.00) \n \nUS Navy sponsored and paid full tuition. \n \n36 Graduate credits completed for Degree of Engineer (ENGR) \n \nExamples with number of courses in sequence:  \n \n\u2022 Natural Modes & Transients in Electrical Systems (1) \n\u2022 Stochastic Signals, Noise & Processes in Electrical Engineering (2) \n\u2022 Physical Electronics (2) \n\u2022 Electrodynamics (1) \n\u2022 Waves in Random Media (1) \n\u2022 High-Frequency Electronics (1) \n\u2022 Electronics of Lasers (1) \n\u2022 Sonar Systems (1) \n\u2022 Direct Electrical Energy Conversion (1) \n The George Washington University - School of Engineering & Applied Science Degree of Engineer (ENGR),  Electrical and Electronics Engineering 1977  \u2013 1979 Degree of Engineer (ENGR) conferred upon completion of 36 electrical engineering graduate course credits beyond the Masters Degree (MSEE). Area of concentration in electrical engineering was Electrophysics. (3.92 / 4.00) \n \nUS Navy sponsored and paid full tuition. \n \n36 Graduate credits completed for Degree of Engineer (ENGR) \n \nExamples with number of courses in sequence:  \n \n\u2022 Natural Modes & Transients in Electrical Systems (1) \n\u2022 Stochastic Signals, Noise & Processes in Electrical Engineering (2) \n\u2022 Physical Electronics (2) \n\u2022 Electrodynamics (1) \n\u2022 Waves in Random Media (1) \n\u2022 High-Frequency Electronics (1) \n\u2022 Electronics of Lasers (1) \n\u2022 Sonar Systems (1) \n\u2022 Direct Electrical Energy Conversion (1) \n The George Washington University - School of Engineering & Applied Science Degree of Engineer (ENGR),  Electrical and Electronics Engineering 1977  \u2013 1979 Degree of Engineer (ENGR) conferred upon completion of 36 electrical engineering graduate course credits beyond the Masters Degree (MSEE). Area of concentration in electrical engineering was Electrophysics. (3.92 / 4.00) \n \nUS Navy sponsored and paid full tuition. \n \n36 Graduate credits completed for Degree of Engineer (ENGR) \n \nExamples with number of courses in sequence:  \n \n\u2022 Natural Modes & Transients in Electrical Systems (1) \n\u2022 Stochastic Signals, Noise & Processes in Electrical Engineering (2) \n\u2022 Physical Electronics (2) \n\u2022 Electrodynamics (1) \n\u2022 Waves in Random Media (1) \n\u2022 High-Frequency Electronics (1) \n\u2022 Electronics of Lasers (1) \n\u2022 Sonar Systems (1) \n\u2022 Direct Electrical Energy Conversion (1) \n New York University - Polytechnic School of Engineering Master of Science Electrical Engineering (MSEE),  Electrical and Electronics Engineering 1966  \u2013 1969 Formerly: New York University - School of Engineering and Science  \n \nUS Navy sponsored and paid full tuition \n \n36 Graduate credits completed for MSEE degree \n \nExamples with number of courses in sequence:  \n \n\u2022 Plasma Dynamics (2) - Professor N. Marcuvitz instructor (WWII MIT Radiation Laboratory head)  \n\u2022 Electromagnetic Wave Propagation (2) \n\u2022 Functions of a Complex Variable (1) \n\u2022 Engineering Statistics (2) \n\u2022 Linear Algebra & Matrices (2) \n\u2022 Transform Analysis of Networks (1) \n\u2022 Feedback Control Systems (1) \n\u2022 Analysis & Design of Active Circuits (1) \n \n New York University - Polytechnic School of Engineering Master of Science Electrical Engineering (MSEE),  Electrical and Electronics Engineering 1966  \u2013 1969 Formerly: New York University - School of Engineering and Science  \n \nUS Navy sponsored and paid full tuition \n \n36 Graduate credits completed for MSEE degree \n \nExamples with number of courses in sequence:  \n \n\u2022 Plasma Dynamics (2) - Professor N. Marcuvitz instructor (WWII MIT Radiation Laboratory head)  \n\u2022 Electromagnetic Wave Propagation (2) \n\u2022 Functions of a Complex Variable (1) \n\u2022 Engineering Statistics (2) \n\u2022 Linear Algebra & Matrices (2) \n\u2022 Transform Analysis of Networks (1) \n\u2022 Feedback Control Systems (1) \n\u2022 Analysis & Design of Active Circuits (1) \n \n New York University - Polytechnic School of Engineering Master of Science Electrical Engineering (MSEE),  Electrical and Electronics Engineering 1966  \u2013 1969 Formerly: New York University - School of Engineering and Science  \n \nUS Navy sponsored and paid full tuition \n \n36 Graduate credits completed for MSEE degree \n \nExamples with number of courses in sequence:  \n \n\u2022 Plasma Dynamics (2) - Professor N. Marcuvitz instructor (WWII MIT Radiation Laboratory head)  \n\u2022 Electromagnetic Wave Propagation (2) \n\u2022 Functions of a Complex Variable (1) \n\u2022 Engineering Statistics (2) \n\u2022 Linear Algebra & Matrices (2) \n\u2022 Transform Analysis of Networks (1) \n\u2022 Feedback Control Systems (1) \n\u2022 Analysis & Design of Active Circuits (1) \n \n Pratt Institute - School of Engineering and Science Bachelor of Electrical Engineering (BEE),  Electrical and Electronics Engineering 1961  \u2013 1966 Scholarship: 5 years.1st & 5th years Navy paid tuition & books & attendance at this college was full time. The 2nd to 4th years employed 1/2 time & attended college 1/2 time during the day (13 credits per semester). Worked summers. Employed at the US Naval Applied Science Lab, Inertial Navigation Branch, Code 953. \n \nABET (Engineering Accreditation Commission) BEE Degree Program. \n \nUS Navy sponsored student trainee (work/study) \n \n152 credits completed for BEE degree \n \nExamples with # of courses in sequence:  \n \n\u2022 Calculus (3)  \n\u2022 Differential Equations (1)  \n\u2022 Mathematics of Engineering Analysis (2)  \n\u2022 Probability & Statistics (1)  \n\u2022 Physics (4)  \n\u2022 Chemistry (2)  \n\u2022 Electric Circuits (3)  \n\u2022 Electronics (5)  \n\u2022 Electromagnetics,Fields&Waves (2)  \n\u2022 Servomechanisms (1)  \n\u2022 Computers (1)  \n\u2022 Statics (1) \n\u2022 Dynamics (1) \n\u2022 Materials (1) \n\u2022 Mechanics of Materials (1)  \n\u2022 Thermodynamics (1)  \n\u2022 Heat Transfer (1) \n\u2022 Energy Conversion (1) \n\u2022 Engineering Economics (1) \n\u2022 Engineering Labs (6) \n\u2022 Liberal Arts (8) Pratt Institute - School of Engineering and Science Bachelor of Electrical Engineering (BEE),  Electrical and Electronics Engineering 1961  \u2013 1966 Scholarship: 5 years.1st & 5th years Navy paid tuition & books & attendance at this college was full time. The 2nd to 4th years employed 1/2 time & attended college 1/2 time during the day (13 credits per semester). Worked summers. Employed at the US Naval Applied Science Lab, Inertial Navigation Branch, Code 953. \n \nABET (Engineering Accreditation Commission) BEE Degree Program. \n \nUS Navy sponsored student trainee (work/study) \n \n152 credits completed for BEE degree \n \nExamples with # of courses in sequence:  \n \n\u2022 Calculus (3)  \n\u2022 Differential Equations (1)  \n\u2022 Mathematics of Engineering Analysis (2)  \n\u2022 Probability & Statistics (1)  \n\u2022 Physics (4)  \n\u2022 Chemistry (2)  \n\u2022 Electric Circuits (3)  \n\u2022 Electronics (5)  \n\u2022 Electromagnetics,Fields&Waves (2)  \n\u2022 Servomechanisms (1)  \n\u2022 Computers (1)  \n\u2022 Statics (1) \n\u2022 Dynamics (1) \n\u2022 Materials (1) \n\u2022 Mechanics of Materials (1)  \n\u2022 Thermodynamics (1)  \n\u2022 Heat Transfer (1) \n\u2022 Energy Conversion (1) \n\u2022 Engineering Economics (1) \n\u2022 Engineering Labs (6) \n\u2022 Liberal Arts (8) Pratt Institute - School of Engineering and Science Bachelor of Electrical Engineering (BEE),  Electrical and Electronics Engineering 1961  \u2013 1966 Scholarship: 5 years.1st & 5th years Navy paid tuition & books & attendance at this college was full time. The 2nd to 4th years employed 1/2 time & attended college 1/2 time during the day (13 credits per semester). Worked summers. Employed at the US Naval Applied Science Lab, Inertial Navigation Branch, Code 953. \n \nABET (Engineering Accreditation Commission) BEE Degree Program. \n \nUS Navy sponsored student trainee (work/study) \n \n152 credits completed for BEE degree \n \nExamples with # of courses in sequence:  \n \n\u2022 Calculus (3)  \n\u2022 Differential Equations (1)  \n\u2022 Mathematics of Engineering Analysis (2)  \n\u2022 Probability & Statistics (1)  \n\u2022 Physics (4)  \n\u2022 Chemistry (2)  \n\u2022 Electric Circuits (3)  \n\u2022 Electronics (5)  \n\u2022 Electromagnetics,Fields&Waves (2)  \n\u2022 Servomechanisms (1)  \n\u2022 Computers (1)  \n\u2022 Statics (1) \n\u2022 Dynamics (1) \n\u2022 Materials (1) \n\u2022 Mechanics of Materials (1)  \n\u2022 Thermodynamics (1)  \n\u2022 Heat Transfer (1) \n\u2022 Energy Conversion (1) \n\u2022 Engineering Economics (1) \n\u2022 Engineering Labs (6) \n\u2022 Liberal Arts (8) Continuing Education Engineering Courses Examples: Employer sponsored and completed, \n \nYears: 1966-2013 \n \nSatellite Ground Control - Lecturer & Attendee \nMicro-satellites \nLaunch Vehicles \nSpace Radiation: Environment & Effects on Systems \nEngineering Control: Theory & Applications \nSatellite Orbit & Attitude Control \nInertial Navigation Systems \nKalman Filtering \nFlight Software \nSpace Based Remote Sensing \nAdvanced Radar Systems \nAdaptive Optics \nSpace Based Laser Systems \nGlobal Positioning System \nSpace Hardware & Instrumentation \nSpacecraft Structures \nStructural Assessment of Propulsion Systems \nSpace Vehicle Mechanisms \nMechanical Vibrations & Control \nData Analysis for Mechanical Vibrations \nFracture Control & Mechanics \nSpace Communications Technology \nSatellite Communications Systems \nSpread Spectrum Communication Systems \nDigital Signal Processing \nCommunication Networks \nSemiconductor Electronics \nSolid State Microwave Sources \nAerospace Power Systems Engineering \nSpacecraft Thermal Control \nSpace Systems Pyrotechnics \nSpace Science Continuing Education Engineering Courses Examples: Employer sponsored and completed, \n \nYears: 1966-2013 \n \nSatellite Ground Control - Lecturer & Attendee \nMicro-satellites \nLaunch Vehicles \nSpace Radiation: Environment & Effects on Systems \nEngineering Control: Theory & Applications \nSatellite Orbit & Attitude Control \nInertial Navigation Systems \nKalman Filtering \nFlight Software \nSpace Based Remote Sensing \nAdvanced Radar Systems \nAdaptive Optics \nSpace Based Laser Systems \nGlobal Positioning System \nSpace Hardware & Instrumentation \nSpacecraft Structures \nStructural Assessment of Propulsion Systems \nSpace Vehicle Mechanisms \nMechanical Vibrations & Control \nData Analysis for Mechanical Vibrations \nFracture Control & Mechanics \nSpace Communications Technology \nSatellite Communications Systems \nSpread Spectrum Communication Systems \nDigital Signal Processing \nCommunication Networks \nSemiconductor Electronics \nSolid State Microwave Sources \nAerospace Power Systems Engineering \nSpacecraft Thermal Control \nSpace Systems Pyrotechnics \nSpace Science Continuing Education Engineering Courses Examples: Employer sponsored and completed, \n \nYears: 1966-2013 \n \nSatellite Ground Control - Lecturer & Attendee \nMicro-satellites \nLaunch Vehicles \nSpace Radiation: Environment & Effects on Systems \nEngineering Control: Theory & Applications \nSatellite Orbit & Attitude Control \nInertial Navigation Systems \nKalman Filtering \nFlight Software \nSpace Based Remote Sensing \nAdvanced Radar Systems \nAdaptive Optics \nSpace Based Laser Systems \nGlobal Positioning System \nSpace Hardware & Instrumentation \nSpacecraft Structures \nStructural Assessment of Propulsion Systems \nSpace Vehicle Mechanisms \nMechanical Vibrations & Control \nData Analysis for Mechanical Vibrations \nFracture Control & Mechanics \nSpace Communications Technology \nSatellite Communications Systems \nSpread Spectrum Communication Systems \nDigital Signal Processing \nCommunication Networks \nSemiconductor Electronics \nSolid State Microwave Sources \nAerospace Power Systems Engineering \nSpacecraft Thermal Control \nSpace Systems Pyrotechnics \nSpace Science Continuing Education Project Management Courses Examples: Employer sponsored and completed \n \nYears: 1966-2013: \n \nProject Management \nAdvanced Project Management \nSystems Engineering Principles and Practices \nSystems Engineering For Project Managers \nSpacecraft Design & Systems Engineering \nSpacecraft Mission Planning, Design and Analysis \nDesigning Cost-Effective Space Missions \nSystems Acquisition Management \nDefense Procurement Management \nRisk Assessment and Management \nManaging System Project Risk \nSpace Mission Analysis and Design \nMechanical Design and Test Requirements for Spacecraft \nTechnical Evaluation and Analysis Process \nMajor Subcontractor Management \nTypes of Contracts \nReliability Engineering \nFailure Analysis and Diagnosis \nSource Evaluation Board \nTaguchi Quality Engineering \nAir Traffic Control for Executives \nMilitary Speech Technology \nExpert Systems \nTechnical Writing \nHow To Make Presentations With Confidence & Power \nMaking Meetings Work Continuing Education Project Management Courses Examples: Employer sponsored and completed \n \nYears: 1966-2013: \n \nProject Management \nAdvanced Project Management \nSystems Engineering Principles and Practices \nSystems Engineering For Project Managers \nSpacecraft Design & Systems Engineering \nSpacecraft Mission Planning, Design and Analysis \nDesigning Cost-Effective Space Missions \nSystems Acquisition Management \nDefense Procurement Management \nRisk Assessment and Management \nManaging System Project Risk \nSpace Mission Analysis and Design \nMechanical Design and Test Requirements for Spacecraft \nTechnical Evaluation and Analysis Process \nMajor Subcontractor Management \nTypes of Contracts \nReliability Engineering \nFailure Analysis and Diagnosis \nSource Evaluation Board \nTaguchi Quality Engineering \nAir Traffic Control for Executives \nMilitary Speech Technology \nExpert Systems \nTechnical Writing \nHow To Make Presentations With Confidence & Power \nMaking Meetings Work Continuing Education Project Management Courses Examples: Employer sponsored and completed \n \nYears: 1966-2013: \n \nProject Management \nAdvanced Project Management \nSystems Engineering Principles and Practices \nSystems Engineering For Project Managers \nSpacecraft Design & Systems Engineering \nSpacecraft Mission Planning, Design and Analysis \nDesigning Cost-Effective Space Missions \nSystems Acquisition Management \nDefense Procurement Management \nRisk Assessment and Management \nManaging System Project Risk \nSpace Mission Analysis and Design \nMechanical Design and Test Requirements for Spacecraft \nTechnical Evaluation and Analysis Process \nMajor Subcontractor Management \nTypes of Contracts \nReliability Engineering \nFailure Analysis and Diagnosis \nSource Evaluation Board \nTaguchi Quality Engineering \nAir Traffic Control for Executives \nMilitary Speech Technology \nExpert Systems \nTechnical Writing \nHow To Make Presentations With Confidence & Power \nMaking Meetings Work Continuing Education Professional Engineer Registration Courses National Society of Professional Engineers (NSPE) sponsored courses \n \nRequired, approved and completed continuing education short courses needed to maintain State of Maryland Professional Engineering (PE) competency. 24 Professional Development Hours (PDH) completed for each two year license renewal registration period up to and including the current period (2013 -2017). \n \nCategories of courses completed are as follows: \n \nEngineering  \nEngineering Management \nEngineering Ethics Continuing Education Professional Engineer Registration Courses National Society of Professional Engineers (NSPE) sponsored courses \n \nRequired, approved and completed continuing education short courses needed to maintain State of Maryland Professional Engineering (PE) competency. 24 Professional Development Hours (PDH) completed for each two year license renewal registration period up to and including the current period (2013 -2017). \n \nCategories of courses completed are as follows: \n \nEngineering  \nEngineering Management \nEngineering Ethics Continuing Education Professional Engineer Registration Courses National Society of Professional Engineers (NSPE) sponsored courses \n \nRequired, approved and completed continuing education short courses needed to maintain State of Maryland Professional Engineering (PE) competency. 24 Professional Development Hours (PDH) completed for each two year license renewal registration period up to and including the current period (2013 -2017). \n \nCategories of courses completed are as follows: \n \nEngineering  \nEngineering Management \nEngineering Ethics Honors & Awards Over 50 career honors and awards for RDT&E engineering accomplishments. Government and private sector awards included. Examples: \n \n\u2022 NASA HQ - Group Achievement Award, Van Allen Probes, 2 Radiation Belt Storm Spacecraft (RBSP), 2013  \n \n\u2022 NASA HQ - Group Achievement Award, Space Network, new TDRS ground station, 2008 \n \n\u2022 NASA GSFC - Certificate for Individual Special Act, Peer Review & Meetings,Lunar Reconnaissance Orbiter (LRO),2007 \n \n\u2022 NASA GSFC -Group Achievement Award, NASA HQ Office of Biological & Physical Research (Code U) new start initiative, 2 spacecraft,2003 \n \n\u2022 NASA HQ - Letter of Appreciation, Nano-spacecraft technology, NASA Office of Space Science, 1998 \n \n\u2022 McDonnell Douglas Aerospace Corp - Letter of Commendation, Delta II Launch Vehicle leadership role successes,1997 \n \n\u2022 NASA HQ - Group Achievement Award,RADARSAT,XTE,NEAR,POLAR spacecraft, Delta II Launches,1997 \n \n\u2022 NASA GSFC - Group Achievement Award, Mars1996 Delta II Launch Vehicle Team,1997 \n \n\u2022 NASA GSFC - Certificates of Outstanding Performance,1992,1993,1994,1995  \n \n\u2022 NASA GSFC - Exceptional Achievement Award,1995 \n \n\u2022 NASA GSFC - Productivity Group Award,1995 \n \n\u2022 NASA GSFC - Certificate of Appreciation, Space Shuttle (STS-54) Diffuse X-ray Spectrometer (DXS) Mission effort,1993 \n \n\u2022 NASA HQ - Group Achievement Award, Space Shuttle SPACELAB Improvement Working Group,1992 \n \n\u2022 NASA HQ - Certificate of Appreciation, Space Shuttle (STS-35) ASTRO-1 Mission effort, Broad Band X-ray Telescope (BBXRT),1991 \n \n\u2022 NASA HQ - Letters of Appreciation & Commendation, Space Shuttle SHEAL/ORFEUS Study & ASTRO-SPAS Program,1988,1989 \n \n\u2022 IBM - Certificate of Appreciation, Satellite Control Facility (SCF) accomplishments,1986 \n \n\u2022 IBM - Performance Awards,1983,1984 \n \n\u2022 U.S. Air Force - Letter of Commendation, SCF technical effort,1983 \n \n\u2022 U.S. Army - Certificate of Appreciation, Conference Technical Paper,1982 \n \n\u2022 NRL - Special Achievement Award,1981 \n \n\u2022 HQ USAF (Air Staff) - Outstanding Performance,1977 \n \n\u2022 Naval Strategic Systems Project Office - Certificates of Significant Contributions and Merit, Fleet Ballistic Missile (FBM) Program,1973,1973 \n \n \n \n \n \n \n Over 50 career honors and awards for RDT&E engineering accomplishments. Government and private sector awards included. Examples: \n \n\u2022 NASA HQ - Group Achievement Award, Van Allen Probes, 2 Radiation Belt Storm Spacecraft (RBSP), 2013  \n \n\u2022 NASA HQ - Group Achievement Award, Space Network, new TDRS ground station, 2008 \n \n\u2022 NASA GSFC - Certificate for Individual Special Act, Peer Review & Meetings,Lunar Reconnaissance Orbiter (LRO),2007 \n \n\u2022 NASA GSFC -Group Achievement Award, NASA HQ Office of Biological & Physical Research (Code U) new start initiative, 2 spacecraft,2003 \n \n\u2022 NASA HQ - Letter of Appreciation, Nano-spacecraft technology, NASA Office of Space Science, 1998 \n \n\u2022 McDonnell Douglas Aerospace Corp - Letter of Commendation, Delta II Launch Vehicle leadership role successes,1997 \n \n\u2022 NASA HQ - Group Achievement Award,RADARSAT,XTE,NEAR,POLAR spacecraft, Delta II Launches,1997 \n \n\u2022 NASA GSFC - Group Achievement Award, Mars1996 Delta II Launch Vehicle Team,1997 \n \n\u2022 NASA GSFC - Certificates of Outstanding Performance,1992,1993,1994,1995  \n \n\u2022 NASA GSFC - Exceptional Achievement Award,1995 \n \n\u2022 NASA GSFC - Productivity Group Award,1995 \n \n\u2022 NASA GSFC - Certificate of Appreciation, Space Shuttle (STS-54) Diffuse X-ray Spectrometer (DXS) Mission effort,1993 \n \n\u2022 NASA HQ - Group Achievement Award, Space Shuttle SPACELAB Improvement Working Group,1992 \n \n\u2022 NASA HQ - Certificate of Appreciation, Space Shuttle (STS-35) ASTRO-1 Mission effort, Broad Band X-ray Telescope (BBXRT),1991 \n \n\u2022 NASA HQ - Letters of Appreciation & Commendation, Space Shuttle SHEAL/ORFEUS Study & ASTRO-SPAS Program,1988,1989 \n \n\u2022 IBM - Certificate of Appreciation, Satellite Control Facility (SCF) accomplishments,1986 \n \n\u2022 IBM - Performance Awards,1983,1984 \n \n\u2022 U.S. Air Force - Letter of Commendation, SCF technical effort,1983 \n \n\u2022 U.S. Army - Certificate of Appreciation, Conference Technical Paper,1982 \n \n\u2022 NRL - Special Achievement Award,1981 \n \n\u2022 HQ USAF (Air Staff) - Outstanding Performance,1977 \n \n\u2022 Naval Strategic Systems Project Office - Certificates of Significant Contributions and Merit, Fleet Ballistic Missile (FBM) Program,1973,1973 \n \n \n \n \n \n \n Over 50 career honors and awards for RDT&E engineering accomplishments. Government and private sector awards included. Examples: \n \n\u2022 NASA HQ - Group Achievement Award, Van Allen Probes, 2 Radiation Belt Storm Spacecraft (RBSP), 2013  \n \n\u2022 NASA HQ - Group Achievement Award, Space Network, new TDRS ground station, 2008 \n \n\u2022 NASA GSFC - Certificate for Individual Special Act, Peer Review & Meetings,Lunar Reconnaissance Orbiter (LRO),2007 \n \n\u2022 NASA GSFC -Group Achievement Award, NASA HQ Office of Biological & Physical Research (Code U) new start initiative, 2 spacecraft,2003 \n \n\u2022 NASA HQ - Letter of Appreciation, Nano-spacecraft technology, NASA Office of Space Science, 1998 \n \n\u2022 McDonnell Douglas Aerospace Corp - Letter of Commendation, Delta II Launch Vehicle leadership role successes,1997 \n \n\u2022 NASA HQ - Group Achievement Award,RADARSAT,XTE,NEAR,POLAR spacecraft, Delta II Launches,1997 \n \n\u2022 NASA GSFC - Group Achievement Award, Mars1996 Delta II Launch Vehicle Team,1997 \n \n\u2022 NASA GSFC - Certificates of Outstanding Performance,1992,1993,1994,1995  \n \n\u2022 NASA GSFC - Exceptional Achievement Award,1995 \n \n\u2022 NASA GSFC - Productivity Group Award,1995 \n \n\u2022 NASA GSFC - Certificate of Appreciation, Space Shuttle (STS-54) Diffuse X-ray Spectrometer (DXS) Mission effort,1993 \n \n\u2022 NASA HQ - Group Achievement Award, Space Shuttle SPACELAB Improvement Working Group,1992 \n \n\u2022 NASA HQ - Certificate of Appreciation, Space Shuttle (STS-35) ASTRO-1 Mission effort, Broad Band X-ray Telescope (BBXRT),1991 \n \n\u2022 NASA HQ - Letters of Appreciation & Commendation, Space Shuttle SHEAL/ORFEUS Study & ASTRO-SPAS Program,1988,1989 \n \n\u2022 IBM - Certificate of Appreciation, Satellite Control Facility (SCF) accomplishments,1986 \n \n\u2022 IBM - Performance Awards,1983,1984 \n \n\u2022 U.S. Air Force - Letter of Commendation, SCF technical effort,1983 \n \n\u2022 U.S. Army - Certificate of Appreciation, Conference Technical Paper,1982 \n \n\u2022 NRL - Special Achievement Award,1981 \n \n\u2022 HQ USAF (Air Staff) - Outstanding Performance,1977 \n \n\u2022 Naval Strategic Systems Project Office - Certificates of Significant Contributions and Merit, Fleet Ballistic Missile (FBM) Program,1973,1973 \n \n \n \n \n \n \n Over 50 career honors and awards for RDT&E engineering accomplishments. Government and private sector awards included. Examples: \n \n\u2022 NASA HQ - Group Achievement Award, Van Allen Probes, 2 Radiation Belt Storm Spacecraft (RBSP), 2013  \n \n\u2022 NASA HQ - Group Achievement Award, Space Network, new TDRS ground station, 2008 \n \n\u2022 NASA GSFC - Certificate for Individual Special Act, Peer Review & Meetings,Lunar Reconnaissance Orbiter (LRO),2007 \n \n\u2022 NASA GSFC -Group Achievement Award, NASA HQ Office of Biological & Physical Research (Code U) new start initiative, 2 spacecraft,2003 \n \n\u2022 NASA HQ - Letter of Appreciation, Nano-spacecraft technology, NASA Office of Space Science, 1998 \n \n\u2022 McDonnell Douglas Aerospace Corp - Letter of Commendation, Delta II Launch Vehicle leadership role successes,1997 \n \n\u2022 NASA HQ - Group Achievement Award,RADARSAT,XTE,NEAR,POLAR spacecraft, Delta II Launches,1997 \n \n\u2022 NASA GSFC - Group Achievement Award, Mars1996 Delta II Launch Vehicle Team,1997 \n \n\u2022 NASA GSFC - Certificates of Outstanding Performance,1992,1993,1994,1995  \n \n\u2022 NASA GSFC - Exceptional Achievement Award,1995 \n \n\u2022 NASA GSFC - Productivity Group Award,1995 \n \n\u2022 NASA GSFC - Certificate of Appreciation, Space Shuttle (STS-54) Diffuse X-ray Spectrometer (DXS) Mission effort,1993 \n \n\u2022 NASA HQ - Group Achievement Award, Space Shuttle SPACELAB Improvement Working Group,1992 \n \n\u2022 NASA HQ - Certificate of Appreciation, Space Shuttle (STS-35) ASTRO-1 Mission effort, Broad Band X-ray Telescope (BBXRT),1991 \n \n\u2022 NASA HQ - Letters of Appreciation & Commendation, Space Shuttle SHEAL/ORFEUS Study & ASTRO-SPAS Program,1988,1989 \n \n\u2022 IBM - Certificate of Appreciation, Satellite Control Facility (SCF) accomplishments,1986 \n \n\u2022 IBM - Performance Awards,1983,1984 \n \n\u2022 U.S. Air Force - Letter of Commendation, SCF technical effort,1983 \n \n\u2022 U.S. Army - Certificate of Appreciation, Conference Technical Paper,1982 \n \n\u2022 NRL - Special Achievement Award,1981 \n \n\u2022 HQ USAF (Air Staff) - Outstanding Performance,1977 \n \n\u2022 Naval Strategic Systems Project Office - Certificates of Significant Contributions and Merit, Fleet Ballistic Missile (FBM) Program,1973,1973 \n \n \n \n \n \n \n ", "Summary Sr. Hardware Design Engineer with over 10 years of design expertise. \n \nSuccessful development of projects from concept to production and manufacturing ramp-up. \n \nDesign expertise includes: \n- PCB design \n- Verilog RTL targeting Toshiba ASIC, Xilinx FPGA and Altera FPGA devices \n- Microcode and system software development in C \n- Embedded systems \n- Transforming requirements into prototype - and prototype into functioning and manufacturable design. \n \nInterface Standards - SPI, PCI, SerDes, USB, LVDS, RS-232, IEEE1284, I2C, DisplayPort, DVI \nRTL Simulation and Synthesis - Cadence Verilog-XL, Synopsys, ModelSim \nSchematic design - Mentor Graphics DC, Orcad, Viewlogic \nLayout design - Mentor Graphics Expedition \nConfiguration Management - Agile, StarTeam Specialties:ASIC and FPGA Design, C Programming, Computer Hardware, Control Systems, Digital Design, Embedded Systems, PCB layout, PCI, IEEE 1284, SCSI, UNIX, Verilog, Synopsys, Altera, Xilinx ISE, MIPS, ModelSim, OrCAD, Viewlogic, Logic Analyzer, DSO, PLI, TCP/IP, RS422, RS485, I2C, FORTRAN, BASIC, COBOL, x86 ASM, Linux, Control Systems, Windows, Simulation, perl, BOM, USB, python, 100Base-TX, Ethernet, Altera Cyclone, Xilinx Spartan, Virtex Summary Sr. Hardware Design Engineer with over 10 years of design expertise. \n \nSuccessful development of projects from concept to production and manufacturing ramp-up. \n \nDesign expertise includes: \n- PCB design \n- Verilog RTL targeting Toshiba ASIC, Xilinx FPGA and Altera FPGA devices \n- Microcode and system software development in C \n- Embedded systems \n- Transforming requirements into prototype - and prototype into functioning and manufacturable design. \n \nInterface Standards - SPI, PCI, SerDes, USB, LVDS, RS-232, IEEE1284, I2C, DisplayPort, DVI \nRTL Simulation and Synthesis - Cadence Verilog-XL, Synopsys, ModelSim \nSchematic design - Mentor Graphics DC, Orcad, Viewlogic \nLayout design - Mentor Graphics Expedition \nConfiguration Management - Agile, StarTeam Specialties:ASIC and FPGA Design, C Programming, Computer Hardware, Control Systems, Digital Design, Embedded Systems, PCB layout, PCI, IEEE 1284, SCSI, UNIX, Verilog, Synopsys, Altera, Xilinx ISE, MIPS, ModelSim, OrCAD, Viewlogic, Logic Analyzer, DSO, PLI, TCP/IP, RS422, RS485, I2C, FORTRAN, BASIC, COBOL, x86 ASM, Linux, Control Systems, Windows, Simulation, perl, BOM, USB, python, 100Base-TX, Ethernet, Altera Cyclone, Xilinx Spartan, Virtex Sr. Hardware Design Engineer with over 10 years of design expertise. \n \nSuccessful development of projects from concept to production and manufacturing ramp-up. \n \nDesign expertise includes: \n- PCB design \n- Verilog RTL targeting Toshiba ASIC, Xilinx FPGA and Altera FPGA devices \n- Microcode and system software development in C \n- Embedded systems \n- Transforming requirements into prototype - and prototype into functioning and manufacturable design. \n \nInterface Standards - SPI, PCI, SerDes, USB, LVDS, RS-232, IEEE1284, I2C, DisplayPort, DVI \nRTL Simulation and Synthesis - Cadence Verilog-XL, Synopsys, ModelSim \nSchematic design - Mentor Graphics DC, Orcad, Viewlogic \nLayout design - Mentor Graphics Expedition \nConfiguration Management - Agile, StarTeam Specialties:ASIC and FPGA Design, C Programming, Computer Hardware, Control Systems, Digital Design, Embedded Systems, PCB layout, PCI, IEEE 1284, SCSI, UNIX, Verilog, Synopsys, Altera, Xilinx ISE, MIPS, ModelSim, OrCAD, Viewlogic, Logic Analyzer, DSO, PLI, TCP/IP, RS422, RS485, I2C, FORTRAN, BASIC, COBOL, x86 ASM, Linux, Control Systems, Windows, Simulation, perl, BOM, USB, python, 100Base-TX, Ethernet, Altera Cyclone, Xilinx Spartan, Virtex Sr. Hardware Design Engineer with over 10 years of design expertise. \n \nSuccessful development of projects from concept to production and manufacturing ramp-up. \n \nDesign expertise includes: \n- PCB design \n- Verilog RTL targeting Toshiba ASIC, Xilinx FPGA and Altera FPGA devices \n- Microcode and system software development in C \n- Embedded systems \n- Transforming requirements into prototype - and prototype into functioning and manufacturable design. \n \nInterface Standards - SPI, PCI, SerDes, USB, LVDS, RS-232, IEEE1284, I2C, DisplayPort, DVI \nRTL Simulation and Synthesis - Cadence Verilog-XL, Synopsys, ModelSim \nSchematic design - Mentor Graphics DC, Orcad, Viewlogic \nLayout design - Mentor Graphics Expedition \nConfiguration Management - Agile, StarTeam Specialties:ASIC and FPGA Design, C Programming, Computer Hardware, Control Systems, Digital Design, Embedded Systems, PCB layout, PCI, IEEE 1284, SCSI, UNIX, Verilog, Synopsys, Altera, Xilinx ISE, MIPS, ModelSim, OrCAD, Viewlogic, Logic Analyzer, DSO, PLI, TCP/IP, RS422, RS485, I2C, FORTRAN, BASIC, COBOL, x86 ASM, Linux, Control Systems, Windows, Simulation, perl, BOM, USB, python, 100Base-TX, Ethernet, Altera Cyclone, Xilinx Spartan, Virtex Experience Hardware Engineer Microsoft April 2011  \u2013 Present (4 years 5 months) Hardware Engineer Quantum3D February 2010  \u2013  April 2011  (1 year 3 months) Design, integration and build of digital display devices for simulation environments. Responsible for product development of compact and low power designs utilizing high speed SerDes and FPGA's Hardware Engineer Telespree Communications January 1999  \u2013  February 2000  (1 year 2 months) Responsible for hardware development of disposable cellular phone based on PCS-1900. Responsible for evaluation and selection of baseband digital chipsets and management of RF design. Implemented and integrated hardware design with firmware engineer and Industrial Design team. Successful prototype used to secure additional funding. Hardware Engineer Electronics For Imaging August 1995  \u2013  August 1998  (3 years 1 month) Responsible for hardware development of multiple printer controller boards used in Canon, IBM, Xerox and Ricoh color laser printers. Responsible for design, schematic capture, board layout, board bring-up, system integration, FCC Compliance, release to manufacturing and sustaining engineering. Hardware based on MIPS 4700 processor running VxWorks RTOS. Responsible for development of a PCI to IEEE 1284 printer interface ASIC used in all EFI printer controller products from low end embedded systems to high end production printer systems. Developed in Verilog, simulated in Verilog-XL, and synthesized with Synopsys Design Compiler, this ASIC was completed in 6 months. Additional responsibilities included hardware development of printer controller designs including Fiery LX (Black and White controller), Fiery-X2 (low cost stand-alone controller) and 4 different embedded Fiery-X2e systems. Managed multiple designs and a team of engineers. Hardware Engineer Network Computing Devices March 1995  \u2013  August 1995  (6 months) Responsible for hardware development of NCD\u2019s next generation X-terminal. Responsible for design, schematic capture, board layout, prototype debug, BOM, FCC approval, and release to manufacturing. Developed 100Base-TX and 100Base-T4 Ethernet adapters for NCD proprietary bus. Hardware Engineer Phase Shift Technologies May 1994  \u2013  September 1994  (5 months) Responsible for Hardware development of optical measuring microscopes and interferometers. Responsible for upgrade and maintenance of TMS320C30 firmware residing in an image processing and control system used to manipulate light interference fringe patterns for non-contact depth measurement. Designed and developed unit tests for a PC based image processing adapter. Acquired skills in TMS320C30 programming, Brooktree RAMDAC programming, and RS170A video standard. Managed manufacturing personnel and facilities. Associate Engineer/Scientist IBM January 1989  \u2013  August 1993  (4 years 8 months) Responsible for development, board bring-up and integration of a MicroChannel hardware monitor. Communicated via SCSI with host running remote debugger software. Used as ground test and development equipment for Space Station Freedom. Also responsible for programming test diagnostics using IBM\u2019s Advanced Diagnostics test driver software. Diagnostic code written in C with mixed Assembly. Acquired skills with SCSI protocol, Viewlogic Workview, PCB layout tools, Intel 80186 ICE, IBM PS/2 hardware, and UNIX. Hardware Engineer Microsoft April 2011  \u2013 Present (4 years 5 months) Hardware Engineer Microsoft April 2011  \u2013 Present (4 years 5 months) Hardware Engineer Quantum3D February 2010  \u2013  April 2011  (1 year 3 months) Design, integration and build of digital display devices for simulation environments. Responsible for product development of compact and low power designs utilizing high speed SerDes and FPGA's Hardware Engineer Quantum3D February 2010  \u2013  April 2011  (1 year 3 months) Design, integration and build of digital display devices for simulation environments. Responsible for product development of compact and low power designs utilizing high speed SerDes and FPGA's Hardware Engineer Telespree Communications January 1999  \u2013  February 2000  (1 year 2 months) Responsible for hardware development of disposable cellular phone based on PCS-1900. Responsible for evaluation and selection of baseband digital chipsets and management of RF design. Implemented and integrated hardware design with firmware engineer and Industrial Design team. Successful prototype used to secure additional funding. Hardware Engineer Telespree Communications January 1999  \u2013  February 2000  (1 year 2 months) Responsible for hardware development of disposable cellular phone based on PCS-1900. Responsible for evaluation and selection of baseband digital chipsets and management of RF design. Implemented and integrated hardware design with firmware engineer and Industrial Design team. Successful prototype used to secure additional funding. Hardware Engineer Electronics For Imaging August 1995  \u2013  August 1998  (3 years 1 month) Responsible for hardware development of multiple printer controller boards used in Canon, IBM, Xerox and Ricoh color laser printers. Responsible for design, schematic capture, board layout, board bring-up, system integration, FCC Compliance, release to manufacturing and sustaining engineering. Hardware based on MIPS 4700 processor running VxWorks RTOS. Responsible for development of a PCI to IEEE 1284 printer interface ASIC used in all EFI printer controller products from low end embedded systems to high end production printer systems. Developed in Verilog, simulated in Verilog-XL, and synthesized with Synopsys Design Compiler, this ASIC was completed in 6 months. Additional responsibilities included hardware development of printer controller designs including Fiery LX (Black and White controller), Fiery-X2 (low cost stand-alone controller) and 4 different embedded Fiery-X2e systems. Managed multiple designs and a team of engineers. Hardware Engineer Electronics For Imaging August 1995  \u2013  August 1998  (3 years 1 month) Responsible for hardware development of multiple printer controller boards used in Canon, IBM, Xerox and Ricoh color laser printers. Responsible for design, schematic capture, board layout, board bring-up, system integration, FCC Compliance, release to manufacturing and sustaining engineering. Hardware based on MIPS 4700 processor running VxWorks RTOS. Responsible for development of a PCI to IEEE 1284 printer interface ASIC used in all EFI printer controller products from low end embedded systems to high end production printer systems. Developed in Verilog, simulated in Verilog-XL, and synthesized with Synopsys Design Compiler, this ASIC was completed in 6 months. Additional responsibilities included hardware development of printer controller designs including Fiery LX (Black and White controller), Fiery-X2 (low cost stand-alone controller) and 4 different embedded Fiery-X2e systems. Managed multiple designs and a team of engineers. Hardware Engineer Network Computing Devices March 1995  \u2013  August 1995  (6 months) Responsible for hardware development of NCD\u2019s next generation X-terminal. Responsible for design, schematic capture, board layout, prototype debug, BOM, FCC approval, and release to manufacturing. Developed 100Base-TX and 100Base-T4 Ethernet adapters for NCD proprietary bus. Hardware Engineer Network Computing Devices March 1995  \u2013  August 1995  (6 months) Responsible for hardware development of NCD\u2019s next generation X-terminal. Responsible for design, schematic capture, board layout, prototype debug, BOM, FCC approval, and release to manufacturing. Developed 100Base-TX and 100Base-T4 Ethernet adapters for NCD proprietary bus. Hardware Engineer Phase Shift Technologies May 1994  \u2013  September 1994  (5 months) Responsible for Hardware development of optical measuring microscopes and interferometers. Responsible for upgrade and maintenance of TMS320C30 firmware residing in an image processing and control system used to manipulate light interference fringe patterns for non-contact depth measurement. Designed and developed unit tests for a PC based image processing adapter. Acquired skills in TMS320C30 programming, Brooktree RAMDAC programming, and RS170A video standard. Managed manufacturing personnel and facilities. Hardware Engineer Phase Shift Technologies May 1994  \u2013  September 1994  (5 months) Responsible for Hardware development of optical measuring microscopes and interferometers. Responsible for upgrade and maintenance of TMS320C30 firmware residing in an image processing and control system used to manipulate light interference fringe patterns for non-contact depth measurement. Designed and developed unit tests for a PC based image processing adapter. Acquired skills in TMS320C30 programming, Brooktree RAMDAC programming, and RS170A video standard. Managed manufacturing personnel and facilities. Associate Engineer/Scientist IBM January 1989  \u2013  August 1993  (4 years 8 months) Responsible for development, board bring-up and integration of a MicroChannel hardware monitor. Communicated via SCSI with host running remote debugger software. Used as ground test and development equipment for Space Station Freedom. Also responsible for programming test diagnostics using IBM\u2019s Advanced Diagnostics test driver software. Diagnostic code written in C with mixed Assembly. Acquired skills with SCSI protocol, Viewlogic Workview, PCB layout tools, Intel 80186 ICE, IBM PS/2 hardware, and UNIX. Associate Engineer/Scientist IBM January 1989  \u2013  August 1993  (4 years 8 months) Responsible for development, board bring-up and integration of a MicroChannel hardware monitor. Communicated via SCSI with host running remote debugger software. Used as ground test and development equipment for Space Station Freedom. Also responsible for programming test diagnostics using IBM\u2019s Advanced Diagnostics test driver software. Diagnostic code written in C with mixed Assembly. Acquired skills with SCSI protocol, Viewlogic Workview, PCB layout tools, Intel 80186 ICE, IBM PS/2 hardware, and UNIX. Skills Embedded Systems Debugging Verilog FPGA Hardware Architecture Firmware USB Skills  Embedded Systems Debugging Verilog FPGA Hardware Architecture Firmware USB Embedded Systems Debugging Verilog FPGA Hardware Architecture Firmware USB Embedded Systems Debugging Verilog FPGA Hardware Architecture Firmware USB Education University of Arizona BSEE,  Control Systems Engineering ,  Digital Design 1985  \u2013 1988 University of Arizona BSEE,  Control Systems Engineering ,  Digital Design 1985  \u2013 1988 University of Arizona BSEE,  Control Systems Engineering ,  Digital Design 1985  \u2013 1988 University of Arizona BSEE,  Control Systems Engineering ,  Digital Design 1985  \u2013 1988 ", "Summary Career Objective: A vibrant position where the hardware and software experience gained during my thirty-one years at FoxConn, Motorola, Philips Communications, CORE Engineering and IBM development labs will be challenged and further expanded. Positions with my last three employers focused on Wireless technologies (Local Connectivity, Cellular, and Paging), mostly at a PCB-level hardware design using CADence\u00ae and Mentor Graphics\u00ae. First two employers acquired Digital and Analog VLSI expertise focused on SCSI and ISDN (PC Storage and Telecomm.) applications. Worked using high-level (software-like) ASIC development methodologies; designed, simulated and tested ASICs using high-level languages. Adept in design of CMOS transistor ckts, Analog & Digital circuits and \u03bcProcessor-based systems. \nDeeply interested in development of wearable Personal \u201cCommputing\u201d multimedia platforms. Summary Career Objective: A vibrant position where the hardware and software experience gained during my thirty-one years at FoxConn, Motorola, Philips Communications, CORE Engineering and IBM development labs will be challenged and further expanded. Positions with my last three employers focused on Wireless technologies (Local Connectivity, Cellular, and Paging), mostly at a PCB-level hardware design using CADence\u00ae and Mentor Graphics\u00ae. First two employers acquired Digital and Analog VLSI expertise focused on SCSI and ISDN (PC Storage and Telecomm.) applications. Worked using high-level (software-like) ASIC development methodologies; designed, simulated and tested ASICs using high-level languages. Adept in design of CMOS transistor ckts, Analog & Digital circuits and \u03bcProcessor-based systems. \nDeeply interested in development of wearable Personal \u201cCommputing\u201d multimedia platforms. Career Objective: A vibrant position where the hardware and software experience gained during my thirty-one years at FoxConn, Motorola, Philips Communications, CORE Engineering and IBM development labs will be challenged and further expanded. Positions with my last three employers focused on Wireless technologies (Local Connectivity, Cellular, and Paging), mostly at a PCB-level hardware design using CADence\u00ae and Mentor Graphics\u00ae. First two employers acquired Digital and Analog VLSI expertise focused on SCSI and ISDN (PC Storage and Telecomm.) applications. Worked using high-level (software-like) ASIC development methodologies; designed, simulated and tested ASICs using high-level languages. Adept in design of CMOS transistor ckts, Analog & Digital circuits and \u03bcProcessor-based systems. \nDeeply interested in development of wearable Personal \u201cCommputing\u201d multimedia platforms. Career Objective: A vibrant position where the hardware and software experience gained during my thirty-one years at FoxConn, Motorola, Philips Communications, CORE Engineering and IBM development labs will be challenged and further expanded. Positions with my last three employers focused on Wireless technologies (Local Connectivity, Cellular, and Paging), mostly at a PCB-level hardware design using CADence\u00ae and Mentor Graphics\u00ae. First two employers acquired Digital and Analog VLSI expertise focused on SCSI and ISDN (PC Storage and Telecomm.) applications. Worked using high-level (software-like) ASIC development methodologies; designed, simulated and tested ASICs using high-level languages. Adept in design of CMOS transistor ckts, Analog & Digital circuits and \u03bcProcessor-based systems. \nDeeply interested in development of wearable Personal \u201cCommputing\u201d multimedia platforms. Experience Senior Electronic Engineer Magic Leap, Inc. September 2013  \u2013 Present (2 years) Fort Lauderdale, FL Electronics Engineer, Tech. Staff FoxConn June 2008  \u2013  June 2013  (5 years 1 month) Sunrise, Florida, USA Worked in the development of QualComm chipset based Android 4.0 (ICS) ruggedized handsets. Particularly focused on Audio performance per ETSI/3GPP 126.131/132 as well as BlueTooth/WiFi performance in the context of QualComm's APQ8060A and WCN3660 devices. Worked closely with OnSemi in the integration of their BR262 Noise-Cancelling chip into such handsets. \nResponsible for several iDEN handsets' BlueTooth circuitry which included usage of csr BlueCore 3 and 7 devices as well as Broadcom BCM2070. This included as well extensive analysis and troubleshooting the FM Broadcast receiver portion of csr's BC7820 device which led to significant behavioral improvements over the recommended csr configuration. \n \nPerformed troubleshooting of handset power management issues on an as-needed basis. \nPerformed USB compliance testing using Tektronix Oscilloscopes and TDSUSB utility. \n \nPerformed preliminary development of Near-Field Communications (NFC) circuitry for an iDEN handset, however such program was dropped due to customer not developing its business plan. Extensively worked with NXP on PN65N (PN544+SmartMX) devices embodied in such design. \n \nAll circuit development was done mostly using CADence\u00ae V16.X and in one instance Mentor Graphics\u00ae as well. Lead Hardware Engineer Motorola December 1999  \u2013  March 2008  (8 years 4 months) Plantation, Florida, USA TI-based WiFi (WL1253) and BT (BRF6300) portion of Motorola\u2019s first generation WiMAX proto phone as well as schematic for second generation concept phone using TI WL1273. Worked with team to refine RF Co-Ex algorithms between WiMAX chipset and WL1273. Wrote factory test documentats for WiFi and BT sections. USB 2.0 HiSpeed Electrical Test suite, using Tek TDS oscilloscope.(Late 2005 to Mar. 2008). \n \nHysterectic low-battery voltage motor drive circuitry for \u201cWirelessWheels\u201d (Nikko joint venture) Freescale ZigBee\u00ae chips-Radio board. \n \nZeus Digital video I/O exerciser test board sch.-(1st half 2005). \n \nMicroDisplay TV concept-phone showcasing MicropOptical/Kopin display glasses on a modified i866 enabling full mobile broadcast (NTSC) TV reception. (Feb. 2005). \n \n1st fully-integrated Near Field Communications concept phone (modified i866) with flex antenna behind Caller ID display window bezel, using Philips Tama and SmartMX chipset. Showcased Nov. 2005 at Cartes RFID/Card trade show in France where it was sole fully-integrated handset(2004). \n \ni733 \u201cNorthern Lights\u201d Limited-Edition handset FlipFlex, Xmas 2004. \n \nP2K-connected BT dongle (csr BC02-Flash based) & companion Flashing fixture to BT-enable i730 phones needed for MotoHealth trials(2004). \n \nWLAN schematics of Motorola\u2018s first WLAN integrated handset based on TI\u2019s/Radia TNET1100B chipset(2003). \n \nFlex with a module endowed with CSR BC02 device for special i95 phone. Enabled carriers to BT-populate handsets upon demand from thier customer. Used at Ford Motor and SvcMaster BT trials as well as MicroDisplay+Headset+Keyboard over BT demonstrators.(End 2002, beg. 2003). \n \n1st Motorola 802.11b-enabled proto phone by adapting CF-based Intersil Prism II chipset to spec. modified i95 handset(2002). \n \nBT hardware portion of Motorola\u2019s first concept phone (Stretch i85) with fully-integrated BT using CSR BC01B hosted by the i85's processor.(2000~2001). \nWork done using Mentor Graphics\u00ae exc. WL1273 done in CADence\u00ae. Senior Hardware Engineer Philips Consumer Communications July 1997  \u2013  December 1999  (2 years 6 months) Fremont/Sunnyvale, California, USA Investigated connectivity options for future 3G cell handset products, became familiar with USB and MicroDisplay technologies. Steering member of the USB MiniConn SubCommittee. Was individual that suggested the addition of the fifth pin and keying on the MiniConn connector to identify cable orientation as Master or Slave. Was involved in development of demonstration platform for 3G Wide-Bandwidth CDMA cellular phones. Also responsible for development of PCB for Flex\u00ae protocol alphanumeric pagers based on 80C51 derivative (80CL881). Developed schematic designs and supervised PCB layout with Mentor Graphics\u00ae tools. Involved in all the pager's DC power conversion issues. Provided extensive technical assistance to manufacturing personnel to ease release to Guadalajara, Mexico. Electronics Hardware Development Engineer Core International/Engineering, div. of AIWA August 1993  \u2013  July 1997  (4 years) Boca Raton, Florida, USA Responsible for complete design and development of low and mid-end SCSI RAID systems. This included evaluating/recommending almost every component contained in such systems, as well as performing PC board design (using OrCAD SDT-386+\u00ae, later Viewlogic\u00ae), PLD/FPGA design (using ABEL\u00ae 5.0 HDL and Xilinx XACT\u00ae), and power, analog, SCSI signal quality design entailed in creating the specialized SCSI controllers contained herein. Duties involved extensive interaction with my team-mates, electronic components vendors/suppliers and engineers from our corporate parents, AIWA Inc. Senior Associate Engineer/Scientist IBM October 1986  \u2013  July 1993  (6 years 10 months) Boca Raton, Florida, USA Responsible for Analog simulation of bus drivers in SCSI and processor bus environments using IBM's ASTAP circuit simulation language. Served as consultant for IBM Boca and IBM Austin on signal quality issues. Lead designer of VLSI cells of slew-rate controlled, feedback-loop drivers for use in transmission line environments, particularly SCSI. My expertise enabled IBM Boca to use IBM Burlington's CMOS technology in lieu of an outside ASIC supplier's. Several million dollars were saved through this effort. Also worked with the Built-In Self-Test IBM VLSI tools, for whose usage I was at the forefront in Boca. \n \nDuring the last three years at IBM served as an internal consultant, providing advice to several CMOS logic designers on usage of the IBM VLSI tools. Directed other engineers how to design for LSSD testability rules and perform timing delay analysis. \nEthernet front-end design; Reviewed many different vendor offerings, as to recommend best choice for MAU portion of an Ethernet controller card that was to be developed for PS/2's. Acquired knowledge of Ethernet's (IEEE 802.3) physical and data link layers. \nDesigned Basic Rate ISDN card which interfaces an 80C186 microprocessor to an IBM ISDN, \u03bc-channel based IC using TTL logic. \nDesigned Primary Rate ISDN support 10k Cells CMOS Gate Array. Was the focal point for ISDN primary rate design in IBM Boca Rat\u00f3n and several other IBM sites across the nation, where my design and trouble-shooting advice was often sought. Associate Engineer/Scientist IBM June 1983  \u2013  December 1984  (1 year 7 months) Boca Raton, Florida, USA Designed logic for early version of front control panel used on the first 9370 type computers. \nDesigned 400~600 Watts switching power systems. First in IBM Boca Raton to create a micro-controller supervised power supply. Also designed portions of the power train of such supplies and conducted qualifying tests on the supplies. Junior Engineer IBM June 1982  \u2013  May 1983  (1 year) Boca Raton, Florida, USA Created rolling test-bench loaded with IEEE-488 instruments, in order to perform better analysis of power systems. Wrote Personal Computer (BASIC) software for controlling such instruments. Designed portions of 400 Watt power supplies, as well as troubleshooted them. Senior Electronic Engineer Magic Leap, Inc. September 2013  \u2013 Present (2 years) Fort Lauderdale, FL Senior Electronic Engineer Magic Leap, Inc. September 2013  \u2013 Present (2 years) Fort Lauderdale, FL Electronics Engineer, Tech. Staff FoxConn June 2008  \u2013  June 2013  (5 years 1 month) Sunrise, Florida, USA Worked in the development of QualComm chipset based Android 4.0 (ICS) ruggedized handsets. Particularly focused on Audio performance per ETSI/3GPP 126.131/132 as well as BlueTooth/WiFi performance in the context of QualComm's APQ8060A and WCN3660 devices. Worked closely with OnSemi in the integration of their BR262 Noise-Cancelling chip into such handsets. \nResponsible for several iDEN handsets' BlueTooth circuitry which included usage of csr BlueCore 3 and 7 devices as well as Broadcom BCM2070. This included as well extensive analysis and troubleshooting the FM Broadcast receiver portion of csr's BC7820 device which led to significant behavioral improvements over the recommended csr configuration. \n \nPerformed troubleshooting of handset power management issues on an as-needed basis. \nPerformed USB compliance testing using Tektronix Oscilloscopes and TDSUSB utility. \n \nPerformed preliminary development of Near-Field Communications (NFC) circuitry for an iDEN handset, however such program was dropped due to customer not developing its business plan. Extensively worked with NXP on PN65N (PN544+SmartMX) devices embodied in such design. \n \nAll circuit development was done mostly using CADence\u00ae V16.X and in one instance Mentor Graphics\u00ae as well. Electronics Engineer, Tech. Staff FoxConn June 2008  \u2013  June 2013  (5 years 1 month) Sunrise, Florida, USA Worked in the development of QualComm chipset based Android 4.0 (ICS) ruggedized handsets. Particularly focused on Audio performance per ETSI/3GPP 126.131/132 as well as BlueTooth/WiFi performance in the context of QualComm's APQ8060A and WCN3660 devices. Worked closely with OnSemi in the integration of their BR262 Noise-Cancelling chip into such handsets. \nResponsible for several iDEN handsets' BlueTooth circuitry which included usage of csr BlueCore 3 and 7 devices as well as Broadcom BCM2070. This included as well extensive analysis and troubleshooting the FM Broadcast receiver portion of csr's BC7820 device which led to significant behavioral improvements over the recommended csr configuration. \n \nPerformed troubleshooting of handset power management issues on an as-needed basis. \nPerformed USB compliance testing using Tektronix Oscilloscopes and TDSUSB utility. \n \nPerformed preliminary development of Near-Field Communications (NFC) circuitry for an iDEN handset, however such program was dropped due to customer not developing its business plan. Extensively worked with NXP on PN65N (PN544+SmartMX) devices embodied in such design. \n \nAll circuit development was done mostly using CADence\u00ae V16.X and in one instance Mentor Graphics\u00ae as well. Lead Hardware Engineer Motorola December 1999  \u2013  March 2008  (8 years 4 months) Plantation, Florida, USA TI-based WiFi (WL1253) and BT (BRF6300) portion of Motorola\u2019s first generation WiMAX proto phone as well as schematic for second generation concept phone using TI WL1273. Worked with team to refine RF Co-Ex algorithms between WiMAX chipset and WL1273. Wrote factory test documentats for WiFi and BT sections. USB 2.0 HiSpeed Electrical Test suite, using Tek TDS oscilloscope.(Late 2005 to Mar. 2008). \n \nHysterectic low-battery voltage motor drive circuitry for \u201cWirelessWheels\u201d (Nikko joint venture) Freescale ZigBee\u00ae chips-Radio board. \n \nZeus Digital video I/O exerciser test board sch.-(1st half 2005). \n \nMicroDisplay TV concept-phone showcasing MicropOptical/Kopin display glasses on a modified i866 enabling full mobile broadcast (NTSC) TV reception. (Feb. 2005). \n \n1st fully-integrated Near Field Communications concept phone (modified i866) with flex antenna behind Caller ID display window bezel, using Philips Tama and SmartMX chipset. Showcased Nov. 2005 at Cartes RFID/Card trade show in France where it was sole fully-integrated handset(2004). \n \ni733 \u201cNorthern Lights\u201d Limited-Edition handset FlipFlex, Xmas 2004. \n \nP2K-connected BT dongle (csr BC02-Flash based) & companion Flashing fixture to BT-enable i730 phones needed for MotoHealth trials(2004). \n \nWLAN schematics of Motorola\u2018s first WLAN integrated handset based on TI\u2019s/Radia TNET1100B chipset(2003). \n \nFlex with a module endowed with CSR BC02 device for special i95 phone. Enabled carriers to BT-populate handsets upon demand from thier customer. Used at Ford Motor and SvcMaster BT trials as well as MicroDisplay+Headset+Keyboard over BT demonstrators.(End 2002, beg. 2003). \n \n1st Motorola 802.11b-enabled proto phone by adapting CF-based Intersil Prism II chipset to spec. modified i95 handset(2002). \n \nBT hardware portion of Motorola\u2019s first concept phone (Stretch i85) with fully-integrated BT using CSR BC01B hosted by the i85's processor.(2000~2001). \nWork done using Mentor Graphics\u00ae exc. WL1273 done in CADence\u00ae. Lead Hardware Engineer Motorola December 1999  \u2013  March 2008  (8 years 4 months) Plantation, Florida, USA TI-based WiFi (WL1253) and BT (BRF6300) portion of Motorola\u2019s first generation WiMAX proto phone as well as schematic for second generation concept phone using TI WL1273. Worked with team to refine RF Co-Ex algorithms between WiMAX chipset and WL1273. Wrote factory test documentats for WiFi and BT sections. USB 2.0 HiSpeed Electrical Test suite, using Tek TDS oscilloscope.(Late 2005 to Mar. 2008). \n \nHysterectic low-battery voltage motor drive circuitry for \u201cWirelessWheels\u201d (Nikko joint venture) Freescale ZigBee\u00ae chips-Radio board. \n \nZeus Digital video I/O exerciser test board sch.-(1st half 2005). \n \nMicroDisplay TV concept-phone showcasing MicropOptical/Kopin display glasses on a modified i866 enabling full mobile broadcast (NTSC) TV reception. (Feb. 2005). \n \n1st fully-integrated Near Field Communications concept phone (modified i866) with flex antenna behind Caller ID display window bezel, using Philips Tama and SmartMX chipset. Showcased Nov. 2005 at Cartes RFID/Card trade show in France where it was sole fully-integrated handset(2004). \n \ni733 \u201cNorthern Lights\u201d Limited-Edition handset FlipFlex, Xmas 2004. \n \nP2K-connected BT dongle (csr BC02-Flash based) & companion Flashing fixture to BT-enable i730 phones needed for MotoHealth trials(2004). \n \nWLAN schematics of Motorola\u2018s first WLAN integrated handset based on TI\u2019s/Radia TNET1100B chipset(2003). \n \nFlex with a module endowed with CSR BC02 device for special i95 phone. Enabled carriers to BT-populate handsets upon demand from thier customer. Used at Ford Motor and SvcMaster BT trials as well as MicroDisplay+Headset+Keyboard over BT demonstrators.(End 2002, beg. 2003). \n \n1st Motorola 802.11b-enabled proto phone by adapting CF-based Intersil Prism II chipset to spec. modified i95 handset(2002). \n \nBT hardware portion of Motorola\u2019s first concept phone (Stretch i85) with fully-integrated BT using CSR BC01B hosted by the i85's processor.(2000~2001). \nWork done using Mentor Graphics\u00ae exc. WL1273 done in CADence\u00ae. Senior Hardware Engineer Philips Consumer Communications July 1997  \u2013  December 1999  (2 years 6 months) Fremont/Sunnyvale, California, USA Investigated connectivity options for future 3G cell handset products, became familiar with USB and MicroDisplay technologies. Steering member of the USB MiniConn SubCommittee. Was individual that suggested the addition of the fifth pin and keying on the MiniConn connector to identify cable orientation as Master or Slave. Was involved in development of demonstration platform for 3G Wide-Bandwidth CDMA cellular phones. Also responsible for development of PCB for Flex\u00ae protocol alphanumeric pagers based on 80C51 derivative (80CL881). Developed schematic designs and supervised PCB layout with Mentor Graphics\u00ae tools. Involved in all the pager's DC power conversion issues. Provided extensive technical assistance to manufacturing personnel to ease release to Guadalajara, Mexico. Senior Hardware Engineer Philips Consumer Communications July 1997  \u2013  December 1999  (2 years 6 months) Fremont/Sunnyvale, California, USA Investigated connectivity options for future 3G cell handset products, became familiar with USB and MicroDisplay technologies. Steering member of the USB MiniConn SubCommittee. Was individual that suggested the addition of the fifth pin and keying on the MiniConn connector to identify cable orientation as Master or Slave. Was involved in development of demonstration platform for 3G Wide-Bandwidth CDMA cellular phones. Also responsible for development of PCB for Flex\u00ae protocol alphanumeric pagers based on 80C51 derivative (80CL881). Developed schematic designs and supervised PCB layout with Mentor Graphics\u00ae tools. Involved in all the pager's DC power conversion issues. Provided extensive technical assistance to manufacturing personnel to ease release to Guadalajara, Mexico. Electronics Hardware Development Engineer Core International/Engineering, div. of AIWA August 1993  \u2013  July 1997  (4 years) Boca Raton, Florida, USA Responsible for complete design and development of low and mid-end SCSI RAID systems. This included evaluating/recommending almost every component contained in such systems, as well as performing PC board design (using OrCAD SDT-386+\u00ae, later Viewlogic\u00ae), PLD/FPGA design (using ABEL\u00ae 5.0 HDL and Xilinx XACT\u00ae), and power, analog, SCSI signal quality design entailed in creating the specialized SCSI controllers contained herein. Duties involved extensive interaction with my team-mates, electronic components vendors/suppliers and engineers from our corporate parents, AIWA Inc. Electronics Hardware Development Engineer Core International/Engineering, div. of AIWA August 1993  \u2013  July 1997  (4 years) Boca Raton, Florida, USA Responsible for complete design and development of low and mid-end SCSI RAID systems. This included evaluating/recommending almost every component contained in such systems, as well as performing PC board design (using OrCAD SDT-386+\u00ae, later Viewlogic\u00ae), PLD/FPGA design (using ABEL\u00ae 5.0 HDL and Xilinx XACT\u00ae), and power, analog, SCSI signal quality design entailed in creating the specialized SCSI controllers contained herein. Duties involved extensive interaction with my team-mates, electronic components vendors/suppliers and engineers from our corporate parents, AIWA Inc. Senior Associate Engineer/Scientist IBM October 1986  \u2013  July 1993  (6 years 10 months) Boca Raton, Florida, USA Responsible for Analog simulation of bus drivers in SCSI and processor bus environments using IBM's ASTAP circuit simulation language. Served as consultant for IBM Boca and IBM Austin on signal quality issues. Lead designer of VLSI cells of slew-rate controlled, feedback-loop drivers for use in transmission line environments, particularly SCSI. My expertise enabled IBM Boca to use IBM Burlington's CMOS technology in lieu of an outside ASIC supplier's. Several million dollars were saved through this effort. Also worked with the Built-In Self-Test IBM VLSI tools, for whose usage I was at the forefront in Boca. \n \nDuring the last three years at IBM served as an internal consultant, providing advice to several CMOS logic designers on usage of the IBM VLSI tools. Directed other engineers how to design for LSSD testability rules and perform timing delay analysis. \nEthernet front-end design; Reviewed many different vendor offerings, as to recommend best choice for MAU portion of an Ethernet controller card that was to be developed for PS/2's. Acquired knowledge of Ethernet's (IEEE 802.3) physical and data link layers. \nDesigned Basic Rate ISDN card which interfaces an 80C186 microprocessor to an IBM ISDN, \u03bc-channel based IC using TTL logic. \nDesigned Primary Rate ISDN support 10k Cells CMOS Gate Array. Was the focal point for ISDN primary rate design in IBM Boca Rat\u00f3n and several other IBM sites across the nation, where my design and trouble-shooting advice was often sought. Senior Associate Engineer/Scientist IBM October 1986  \u2013  July 1993  (6 years 10 months) Boca Raton, Florida, USA Responsible for Analog simulation of bus drivers in SCSI and processor bus environments using IBM's ASTAP circuit simulation language. Served as consultant for IBM Boca and IBM Austin on signal quality issues. Lead designer of VLSI cells of slew-rate controlled, feedback-loop drivers for use in transmission line environments, particularly SCSI. My expertise enabled IBM Boca to use IBM Burlington's CMOS technology in lieu of an outside ASIC supplier's. Several million dollars were saved through this effort. Also worked with the Built-In Self-Test IBM VLSI tools, for whose usage I was at the forefront in Boca. \n \nDuring the last three years at IBM served as an internal consultant, providing advice to several CMOS logic designers on usage of the IBM VLSI tools. Directed other engineers how to design for LSSD testability rules and perform timing delay analysis. \nEthernet front-end design; Reviewed many different vendor offerings, as to recommend best choice for MAU portion of an Ethernet controller card that was to be developed for PS/2's. Acquired knowledge of Ethernet's (IEEE 802.3) physical and data link layers. \nDesigned Basic Rate ISDN card which interfaces an 80C186 microprocessor to an IBM ISDN, \u03bc-channel based IC using TTL logic. \nDesigned Primary Rate ISDN support 10k Cells CMOS Gate Array. Was the focal point for ISDN primary rate design in IBM Boca Rat\u00f3n and several other IBM sites across the nation, where my design and trouble-shooting advice was often sought. Associate Engineer/Scientist IBM June 1983  \u2013  December 1984  (1 year 7 months) Boca Raton, Florida, USA Designed logic for early version of front control panel used on the first 9370 type computers. \nDesigned 400~600 Watts switching power systems. First in IBM Boca Raton to create a micro-controller supervised power supply. Also designed portions of the power train of such supplies and conducted qualifying tests on the supplies. Associate Engineer/Scientist IBM June 1983  \u2013  December 1984  (1 year 7 months) Boca Raton, Florida, USA Designed logic for early version of front control panel used on the first 9370 type computers. \nDesigned 400~600 Watts switching power systems. First in IBM Boca Raton to create a micro-controller supervised power supply. Also designed portions of the power train of such supplies and conducted qualifying tests on the supplies. Junior Engineer IBM June 1982  \u2013  May 1983  (1 year) Boca Raton, Florida, USA Created rolling test-bench loaded with IEEE-488 instruments, in order to perform better analysis of power systems. Wrote Personal Computer (BASIC) software for controlling such instruments. Designed portions of 400 Watt power supplies, as well as troubleshooted them. Junior Engineer IBM June 1982  \u2013  May 1983  (1 year) Boca Raton, Florida, USA Created rolling test-bench loaded with IEEE-488 instruments, in order to perform better analysis of power systems. Wrote Personal Computer (BASIC) software for controlling such instruments. Designed portions of 400 Watt power supplies, as well as troubleshooted them. Languages English Full professional proficiency Spanish Native or bilingual proficiency German Limited working proficiency English Full professional proficiency Spanish Native or bilingual proficiency German Limited working proficiency English Full professional proficiency Spanish Native or bilingual proficiency German Limited working proficiency Full professional proficiency Native or bilingual proficiency Limited working proficiency Education University of Florida Electrical Engineering 1985  \u2013 1986 Activities and Societies:\u00a0 Forty Graduate Semester Credits University of Florida BSEE,  Electronics Engineering (Computer Eng. Focus) 1979  \u2013 1982 Activities and Societies:\u00a0 Eta Kappa Nu ,  Tau Beta Pi University of Florida Electrical Engineering 1985  \u2013 1986 Activities and Societies:\u00a0 Forty Graduate Semester Credits University of Florida Electrical Engineering 1985  \u2013 1986 Activities and Societies:\u00a0 Forty Graduate Semester Credits University of Florida Electrical Engineering 1985  \u2013 1986 Activities and Societies:\u00a0 Forty Graduate Semester Credits University of Florida BSEE,  Electronics Engineering (Computer Eng. Focus) 1979  \u2013 1982 Activities and Societies:\u00a0 Eta Kappa Nu ,  Tau Beta Pi University of Florida BSEE,  Electronics Engineering (Computer Eng. Focus) 1979  \u2013 1982 Activities and Societies:\u00a0 Eta Kappa Nu ,  Tau Beta Pi University of Florida BSEE,  Electronics Engineering (Computer Eng. Focus) 1979  \u2013 1982 Activities and Societies:\u00a0 Eta Kappa Nu ,  Tau Beta Pi ", "Summary A varied career starting as a Materials Scientist at IBM, Restauranteur, small town city mayor, rocket parts manufacturing and then locomotive remanufacturing at MPI, Wabtec and GE. Engineering tools include AutoCad, Pro E, Finite element analysis, Project, Excel, Word, lean manufacturing, kaisen, six sigma. Summary A varied career starting as a Materials Scientist at IBM, Restauranteur, small town city mayor, rocket parts manufacturing and then locomotive remanufacturing at MPI, Wabtec and GE. Engineering tools include AutoCad, Pro E, Finite element analysis, Project, Excel, Word, lean manufacturing, kaisen, six sigma. A varied career starting as a Materials Scientist at IBM, Restauranteur, small town city mayor, rocket parts manufacturing and then locomotive remanufacturing at MPI, Wabtec and GE. Engineering tools include AutoCad, Pro E, Finite element analysis, Project, Excel, Word, lean manufacturing, kaisen, six sigma. A varied career starting as a Materials Scientist at IBM, Restauranteur, small town city mayor, rocket parts manufacturing and then locomotive remanufacturing at MPI, Wabtec and GE. Engineering tools include AutoCad, Pro E, Finite element analysis, Project, Excel, Word, lean manufacturing, kaisen, six sigma. Experience Chief Engineer Higher Power Industries February 2014  \u2013 Present (1 year 7 months) Yonkers , NY Locomotive design of Modifications, and upgrades. Head end power design and installation for passenger locomotives. International sourcing of locomotives, engines, components. Consultation for best practices, engine repair, repair processes of EMD components and locomotives. Chief Engineer Transportation Technology Inc. Yonkers NY September 2013  \u2013 Present (2 years) Design of modifications to locomotives to lighten, change the gage, reduce the height and width for locomotives for export . \n \nDesign of re-power to upgrade existing prime movers to current, more, efficient diesel engines. Locomotive design manager Allegheny Creative Energy Solutions August 2011  \u2013  April 2013  (1 year 9 months) Pottstown Pa Locomotive design manager with design firm whose objectives were to design and build natural gas locomotives. Much of the work was using Pro E Engineering software to create solid models of the modifications and subsequent finite element analysis. \n \nDesign included the adaption of a stationary German Natural Gas generating set to locomotive use. This included fuel heaters, controls and piping. \n \nDesign included fuel tender with across the coupler flexible stainless piping, quick connect, no-spill fittings and based in high pressure compressed natural gas. Engineering Manager/Quality Manager American Motive Power, Dansville, NY March 2006  \u2013  January 2011  (4 years 11 months) Dansville NY Engineering Manager with a start up railroad service company filling two other temporary positions as Quality Manager and Estimating. The startup process required that I establish processes and documentation for the Diesel Engine Rebuild line as well as the Locomotive Rebuild Line. I developed and wrote all the procedures for the disassembly, qualification, weld repair, NDT inspection, machining and load testing of EMD engines.  \nProvided technical supervision for successful completion of two new Rail Power multiple gen set locomotives. Created processes for re-cambering ( the straightening of bent frames) of SD40-2 frames for the two gen set locomotives. \nDesigned head end power modifications for upgrade to new head end power plants on GP40-2 and F59PHI locomotives. \nRebuilt and upgraded V12-710 engines to include new crankshafts and counter-weights for tier 0+. Performed extensive dynamometer testing for North Carolina Department of Transportation. \nAs Quality Manager I have written our Quality Manual based on AAR M1003 sec J and initiated the process of leading toward certification which was awarded April 2010. Engineering Manager General Electric Transportation Systems, May 1999  \u2013  March 2006  (6 years 11 months) San Luis Potosi, Mexico 2005 Mechanical Engineer responsible for technical projects in support of the Diesel Engine rebuild assembly line. Was instrumental in improving the quality of the SLP engine line and reducing the defects from 4.7 DFU to .027DFU. \n2003 As Program Manager, I was responsible for interfacing with the clients on technical as well as commercial issues and defining those requirements to the production management team for their implementation. Had clients in Canada and Australia as well as Peru, Mexico and the U.S. Design Engineer Wabtec April 2002  \u2013  March 2003  (1 year) San Luis Potosi Mexico Design Engineer responsible for major re-design of various locomotives including projects requiring \nconversion from four to six axles and shortening of three different models to meet height restrictions. Designed fixtures for straightening GP40 mainframes based on cold forming as well as hot forming methods. \nResponsible for the technical qualification of the wheel mounting shop from initiation of procedures through certification by AAR. Developed the processes for the lathes used in turning locomotive axles, followed by \ngrinding and burnishing. Developed fixtures for magnetic particle inspection of locomotive wheel axles and bull gears. Repair Services Engineer Motive Power Incorporated 1999  \u2013  March 2001  (2 years) San Luis Potosi, Mexico Repair Services Engineer responsible for the repair of EMD and GE locomotives, quoting repairs on wrecked locomotives Materials Engineer IBM Office Products Division 1969  \u2013  1976  (7 years) Austin Texas \u2022\tReceived patent and \"IBM Outstanding Contribution Award\" for work on ink jet printer using powder metallurgy technology to an ink absorbing application.\t \n\u2022\tManager of the materials engineering department; performed failure analysis of machine components using laboratory techniques such as scanning electron microscope, fatigue testers, tensile machine. \n\u2022\tFailure analysis of axles and gears used in office products; used fractographic analysis to determine cause of failure of mechanical components.  \n\u2022\tWear studies of surface treatments for office products axles and journals; experimented with electroless nickel, hard chrome and untreated steel surfaces to optimize wear performance. \n\u2022\tEstablished an experimental powder metallurgy model shop to design and fabricate powder metallurgy parts for office products. Chief Engineer Higher Power Industries February 2014  \u2013 Present (1 year 7 months) Yonkers , NY Locomotive design of Modifications, and upgrades. Head end power design and installation for passenger locomotives. International sourcing of locomotives, engines, components. Consultation for best practices, engine repair, repair processes of EMD components and locomotives. Chief Engineer Higher Power Industries February 2014  \u2013 Present (1 year 7 months) Yonkers , NY Locomotive design of Modifications, and upgrades. Head end power design and installation for passenger locomotives. International sourcing of locomotives, engines, components. Consultation for best practices, engine repair, repair processes of EMD components and locomotives. Chief Engineer Transportation Technology Inc. Yonkers NY September 2013  \u2013 Present (2 years) Design of modifications to locomotives to lighten, change the gage, reduce the height and width for locomotives for export . \n \nDesign of re-power to upgrade existing prime movers to current, more, efficient diesel engines. Chief Engineer Transportation Technology Inc. Yonkers NY September 2013  \u2013 Present (2 years) Design of modifications to locomotives to lighten, change the gage, reduce the height and width for locomotives for export . \n \nDesign of re-power to upgrade existing prime movers to current, more, efficient diesel engines. Locomotive design manager Allegheny Creative Energy Solutions August 2011  \u2013  April 2013  (1 year 9 months) Pottstown Pa Locomotive design manager with design firm whose objectives were to design and build natural gas locomotives. Much of the work was using Pro E Engineering software to create solid models of the modifications and subsequent finite element analysis. \n \nDesign included the adaption of a stationary German Natural Gas generating set to locomotive use. This included fuel heaters, controls and piping. \n \nDesign included fuel tender with across the coupler flexible stainless piping, quick connect, no-spill fittings and based in high pressure compressed natural gas. Locomotive design manager Allegheny Creative Energy Solutions August 2011  \u2013  April 2013  (1 year 9 months) Pottstown Pa Locomotive design manager with design firm whose objectives were to design and build natural gas locomotives. Much of the work was using Pro E Engineering software to create solid models of the modifications and subsequent finite element analysis. \n \nDesign included the adaption of a stationary German Natural Gas generating set to locomotive use. This included fuel heaters, controls and piping. \n \nDesign included fuel tender with across the coupler flexible stainless piping, quick connect, no-spill fittings and based in high pressure compressed natural gas. Engineering Manager/Quality Manager American Motive Power, Dansville, NY March 2006  \u2013  January 2011  (4 years 11 months) Dansville NY Engineering Manager with a start up railroad service company filling two other temporary positions as Quality Manager and Estimating. The startup process required that I establish processes and documentation for the Diesel Engine Rebuild line as well as the Locomotive Rebuild Line. I developed and wrote all the procedures for the disassembly, qualification, weld repair, NDT inspection, machining and load testing of EMD engines.  \nProvided technical supervision for successful completion of two new Rail Power multiple gen set locomotives. Created processes for re-cambering ( the straightening of bent frames) of SD40-2 frames for the two gen set locomotives. \nDesigned head end power modifications for upgrade to new head end power plants on GP40-2 and F59PHI locomotives. \nRebuilt and upgraded V12-710 engines to include new crankshafts and counter-weights for tier 0+. Performed extensive dynamometer testing for North Carolina Department of Transportation. \nAs Quality Manager I have written our Quality Manual based on AAR M1003 sec J and initiated the process of leading toward certification which was awarded April 2010. Engineering Manager/Quality Manager American Motive Power, Dansville, NY March 2006  \u2013  January 2011  (4 years 11 months) Dansville NY Engineering Manager with a start up railroad service company filling two other temporary positions as Quality Manager and Estimating. The startup process required that I establish processes and documentation for the Diesel Engine Rebuild line as well as the Locomotive Rebuild Line. I developed and wrote all the procedures for the disassembly, qualification, weld repair, NDT inspection, machining and load testing of EMD engines.  \nProvided technical supervision for successful completion of two new Rail Power multiple gen set locomotives. Created processes for re-cambering ( the straightening of bent frames) of SD40-2 frames for the two gen set locomotives. \nDesigned head end power modifications for upgrade to new head end power plants on GP40-2 and F59PHI locomotives. \nRebuilt and upgraded V12-710 engines to include new crankshafts and counter-weights for tier 0+. Performed extensive dynamometer testing for North Carolina Department of Transportation. \nAs Quality Manager I have written our Quality Manual based on AAR M1003 sec J and initiated the process of leading toward certification which was awarded April 2010. Engineering Manager General Electric Transportation Systems, May 1999  \u2013  March 2006  (6 years 11 months) San Luis Potosi, Mexico 2005 Mechanical Engineer responsible for technical projects in support of the Diesel Engine rebuild assembly line. Was instrumental in improving the quality of the SLP engine line and reducing the defects from 4.7 DFU to .027DFU. \n2003 As Program Manager, I was responsible for interfacing with the clients on technical as well as commercial issues and defining those requirements to the production management team for their implementation. Had clients in Canada and Australia as well as Peru, Mexico and the U.S. Engineering Manager General Electric Transportation Systems, May 1999  \u2013  March 2006  (6 years 11 months) San Luis Potosi, Mexico 2005 Mechanical Engineer responsible for technical projects in support of the Diesel Engine rebuild assembly line. Was instrumental in improving the quality of the SLP engine line and reducing the defects from 4.7 DFU to .027DFU. \n2003 As Program Manager, I was responsible for interfacing with the clients on technical as well as commercial issues and defining those requirements to the production management team for their implementation. Had clients in Canada and Australia as well as Peru, Mexico and the U.S. Design Engineer Wabtec April 2002  \u2013  March 2003  (1 year) San Luis Potosi Mexico Design Engineer responsible for major re-design of various locomotives including projects requiring \nconversion from four to six axles and shortening of three different models to meet height restrictions. Designed fixtures for straightening GP40 mainframes based on cold forming as well as hot forming methods. \nResponsible for the technical qualification of the wheel mounting shop from initiation of procedures through certification by AAR. Developed the processes for the lathes used in turning locomotive axles, followed by \ngrinding and burnishing. Developed fixtures for magnetic particle inspection of locomotive wheel axles and bull gears. Design Engineer Wabtec April 2002  \u2013  March 2003  (1 year) San Luis Potosi Mexico Design Engineer responsible for major re-design of various locomotives including projects requiring \nconversion from four to six axles and shortening of three different models to meet height restrictions. Designed fixtures for straightening GP40 mainframes based on cold forming as well as hot forming methods. \nResponsible for the technical qualification of the wheel mounting shop from initiation of procedures through certification by AAR. Developed the processes for the lathes used in turning locomotive axles, followed by \ngrinding and burnishing. Developed fixtures for magnetic particle inspection of locomotive wheel axles and bull gears. Repair Services Engineer Motive Power Incorporated 1999  \u2013  March 2001  (2 years) San Luis Potosi, Mexico Repair Services Engineer responsible for the repair of EMD and GE locomotives, quoting repairs on wrecked locomotives Repair Services Engineer Motive Power Incorporated 1999  \u2013  March 2001  (2 years) San Luis Potosi, Mexico Repair Services Engineer responsible for the repair of EMD and GE locomotives, quoting repairs on wrecked locomotives Materials Engineer IBM Office Products Division 1969  \u2013  1976  (7 years) Austin Texas \u2022\tReceived patent and \"IBM Outstanding Contribution Award\" for work on ink jet printer using powder metallurgy technology to an ink absorbing application.\t \n\u2022\tManager of the materials engineering department; performed failure analysis of machine components using laboratory techniques such as scanning electron microscope, fatigue testers, tensile machine. \n\u2022\tFailure analysis of axles and gears used in office products; used fractographic analysis to determine cause of failure of mechanical components.  \n\u2022\tWear studies of surface treatments for office products axles and journals; experimented with electroless nickel, hard chrome and untreated steel surfaces to optimize wear performance. \n\u2022\tEstablished an experimental powder metallurgy model shop to design and fabricate powder metallurgy parts for office products. Materials Engineer IBM Office Products Division 1969  \u2013  1976  (7 years) Austin Texas \u2022\tReceived patent and \"IBM Outstanding Contribution Award\" for work on ink jet printer using powder metallurgy technology to an ink absorbing application.\t \n\u2022\tManager of the materials engineering department; performed failure analysis of machine components using laboratory techniques such as scanning electron microscope, fatigue testers, tensile machine. \n\u2022\tFailure analysis of axles and gears used in office products; used fractographic analysis to determine cause of failure of mechanical components.  \n\u2022\tWear studies of surface treatments for office products axles and journals; experimented with electroless nickel, hard chrome and untreated steel surfaces to optimize wear performance. \n\u2022\tEstablished an experimental powder metallurgy model shop to design and fabricate powder metallurgy parts for office products. Languages Spanish Full professional proficiency English Native or bilingual proficiency French Elementary proficiency Spanish Full professional proficiency English Native or bilingual proficiency French Elementary proficiency Spanish Full professional proficiency English Native or bilingual proficiency French Elementary proficiency Full professional proficiency Native or bilingual proficiency Elementary proficiency Skills Successful Manager, and... Project Planning Engineering Rail Change Management Project Management Skills  Successful Manager, and... Project Planning Engineering Rail Change Management Project Management Successful Manager, and... Project Planning Engineering Rail Change Management Project Management Successful Manager, and... Project Planning Engineering Rail Change Management Project Management Education UTEP BS Metallurgical Engineering,  Production Metallurgy , 3.2 1965  \u2013 1970 Activities and Societies:\u00a0 Tau Beta Pi ,  Scabbard and Blade UTEP BS Metallurgical Engineering,  Production Metallurgy , 3.2 1965  \u2013 1970 Activities and Societies:\u00a0 Tau Beta Pi ,  Scabbard and Blade UTEP BS Metallurgical Engineering,  Production Metallurgy , 3.2 1965  \u2013 1970 Activities and Societies:\u00a0 Tau Beta Pi ,  Scabbard and Blade UTEP BS Metallurgical Engineering,  Production Metallurgy , 3.2 1965  \u2013 1970 Activities and Societies:\u00a0 Tau Beta Pi ,  Scabbard and Blade ", "Summary \u2022 Result-oriented SI/PI Electrical Engineer with more than 12 years of experience in Signal and Power Integrity, transmission line and EM theory, RF and Microwave techniques. Strong problem solving skills and debug experience. Unique blend of technical ability and talent with very strong and effective people interfacing skills \n\u2022 Solid understanding of issues involving Electromagnetics, Signal and Power Integrity (timing, ground bounce, simultaneous switching noise, noise margins, current return path, impedance matching, transmission lines, termination schemes, channel loss, crosstalk and PDN decoupling strategy) \n\u2022 Working experience with memory and serial interfaces: DDR4, DDR3, DDR2; LPDDR4 and LPDDR3; UDIMM and RDIMM; PCIE, SAS and SATA; USB, XAUI and SGMII; 10GBASE, SFP+ and SFF-8431; 10-28Gbps SerDes \n\u2022 Advanced user of various Signal/Power Integrity, 3D/2D EM and circuit simulation tools: Ansoft HFSS, Q3D, SiWave and Designer; SpeedXP Suite (Speed2000, Power SI, Power DC, OptimizePI, XtractIM, Channel Designer); HyperLynx SI and PI; Agilent Advanced Design System (ADS), ADS Momentum and EMDS; IE3D, CST, Sonnet and Integrand EMX; SPICE, Finesim and Spectre; Matlab and Mathematica  \n\u2022 Experienced user of Cadence Package (APD) and PCB design tools, Cadence Virtuoso Layout as well as Agilent ADS layout environment \n\u2022 Development of SPICE models for passive on-silicon/package/board devices (transmission line interconnects, inductors, MIM and VPP capacitors, baluns, transformers) and use of IBIS & IBIS-AMI models in SI/PI simulations \n\u2022 Measurements: Memory Interface Timing; TDR and S-parameters; EYE diagram, jitter and BER; clock phase noise; power delivery network in time and frequency domains \n\u2022 Experienced user of lab equipment: Network Analyzer (VNA), Real-Time and Sampling Oscilloscopes, Time Domain Reflectometer (TDR), Bit Error Tester (BERT), Digital Communications Analyzer (DCA-J), Clock Data Recovery Module (CDR), Phase Noise Analyzer and Probe Station Summary \u2022 Result-oriented SI/PI Electrical Engineer with more than 12 years of experience in Signal and Power Integrity, transmission line and EM theory, RF and Microwave techniques. Strong problem solving skills and debug experience. Unique blend of technical ability and talent with very strong and effective people interfacing skills \n\u2022 Solid understanding of issues involving Electromagnetics, Signal and Power Integrity (timing, ground bounce, simultaneous switching noise, noise margins, current return path, impedance matching, transmission lines, termination schemes, channel loss, crosstalk and PDN decoupling strategy) \n\u2022 Working experience with memory and serial interfaces: DDR4, DDR3, DDR2; LPDDR4 and LPDDR3; UDIMM and RDIMM; PCIE, SAS and SATA; USB, XAUI and SGMII; 10GBASE, SFP+ and SFF-8431; 10-28Gbps SerDes \n\u2022 Advanced user of various Signal/Power Integrity, 3D/2D EM and circuit simulation tools: Ansoft HFSS, Q3D, SiWave and Designer; SpeedXP Suite (Speed2000, Power SI, Power DC, OptimizePI, XtractIM, Channel Designer); HyperLynx SI and PI; Agilent Advanced Design System (ADS), ADS Momentum and EMDS; IE3D, CST, Sonnet and Integrand EMX; SPICE, Finesim and Spectre; Matlab and Mathematica  \n\u2022 Experienced user of Cadence Package (APD) and PCB design tools, Cadence Virtuoso Layout as well as Agilent ADS layout environment \n\u2022 Development of SPICE models for passive on-silicon/package/board devices (transmission line interconnects, inductors, MIM and VPP capacitors, baluns, transformers) and use of IBIS & IBIS-AMI models in SI/PI simulations \n\u2022 Measurements: Memory Interface Timing; TDR and S-parameters; EYE diagram, jitter and BER; clock phase noise; power delivery network in time and frequency domains \n\u2022 Experienced user of lab equipment: Network Analyzer (VNA), Real-Time and Sampling Oscilloscopes, Time Domain Reflectometer (TDR), Bit Error Tester (BERT), Digital Communications Analyzer (DCA-J), Clock Data Recovery Module (CDR), Phase Noise Analyzer and Probe Station \u2022 Result-oriented SI/PI Electrical Engineer with more than 12 years of experience in Signal and Power Integrity, transmission line and EM theory, RF and Microwave techniques. Strong problem solving skills and debug experience. Unique blend of technical ability and talent with very strong and effective people interfacing skills \n\u2022 Solid understanding of issues involving Electromagnetics, Signal and Power Integrity (timing, ground bounce, simultaneous switching noise, noise margins, current return path, impedance matching, transmission lines, termination schemes, channel loss, crosstalk and PDN decoupling strategy) \n\u2022 Working experience with memory and serial interfaces: DDR4, DDR3, DDR2; LPDDR4 and LPDDR3; UDIMM and RDIMM; PCIE, SAS and SATA; USB, XAUI and SGMII; 10GBASE, SFP+ and SFF-8431; 10-28Gbps SerDes \n\u2022 Advanced user of various Signal/Power Integrity, 3D/2D EM and circuit simulation tools: Ansoft HFSS, Q3D, SiWave and Designer; SpeedXP Suite (Speed2000, Power SI, Power DC, OptimizePI, XtractIM, Channel Designer); HyperLynx SI and PI; Agilent Advanced Design System (ADS), ADS Momentum and EMDS; IE3D, CST, Sonnet and Integrand EMX; SPICE, Finesim and Spectre; Matlab and Mathematica  \n\u2022 Experienced user of Cadence Package (APD) and PCB design tools, Cadence Virtuoso Layout as well as Agilent ADS layout environment \n\u2022 Development of SPICE models for passive on-silicon/package/board devices (transmission line interconnects, inductors, MIM and VPP capacitors, baluns, transformers) and use of IBIS & IBIS-AMI models in SI/PI simulations \n\u2022 Measurements: Memory Interface Timing; TDR and S-parameters; EYE diagram, jitter and BER; clock phase noise; power delivery network in time and frequency domains \n\u2022 Experienced user of lab equipment: Network Analyzer (VNA), Real-Time and Sampling Oscilloscopes, Time Domain Reflectometer (TDR), Bit Error Tester (BERT), Digital Communications Analyzer (DCA-J), Clock Data Recovery Module (CDR), Phase Noise Analyzer and Probe Station \u2022 Result-oriented SI/PI Electrical Engineer with more than 12 years of experience in Signal and Power Integrity, transmission line and EM theory, RF and Microwave techniques. Strong problem solving skills and debug experience. Unique blend of technical ability and talent with very strong and effective people interfacing skills \n\u2022 Solid understanding of issues involving Electromagnetics, Signal and Power Integrity (timing, ground bounce, simultaneous switching noise, noise margins, current return path, impedance matching, transmission lines, termination schemes, channel loss, crosstalk and PDN decoupling strategy) \n\u2022 Working experience with memory and serial interfaces: DDR4, DDR3, DDR2; LPDDR4 and LPDDR3; UDIMM and RDIMM; PCIE, SAS and SATA; USB, XAUI and SGMII; 10GBASE, SFP+ and SFF-8431; 10-28Gbps SerDes \n\u2022 Advanced user of various Signal/Power Integrity, 3D/2D EM and circuit simulation tools: Ansoft HFSS, Q3D, SiWave and Designer; SpeedXP Suite (Speed2000, Power SI, Power DC, OptimizePI, XtractIM, Channel Designer); HyperLynx SI and PI; Agilent Advanced Design System (ADS), ADS Momentum and EMDS; IE3D, CST, Sonnet and Integrand EMX; SPICE, Finesim and Spectre; Matlab and Mathematica  \n\u2022 Experienced user of Cadence Package (APD) and PCB design tools, Cadence Virtuoso Layout as well as Agilent ADS layout environment \n\u2022 Development of SPICE models for passive on-silicon/package/board devices (transmission line interconnects, inductors, MIM and VPP capacitors, baluns, transformers) and use of IBIS & IBIS-AMI models in SI/PI simulations \n\u2022 Measurements: Memory Interface Timing; TDR and S-parameters; EYE diagram, jitter and BER; clock phase noise; power delivery network in time and frequency domains \n\u2022 Experienced user of lab equipment: Network Analyzer (VNA), Real-Time and Sampling Oscilloscopes, Time Domain Reflectometer (TDR), Bit Error Tester (BERT), Digital Communications Analyzer (DCA-J), Clock Data Recovery Module (CDR), Phase Noise Analyzer and Probe Station Experience Principal Engineer, Systems Design Engineering Rambus August 2014  \u2013 Present (1 year 1 month) Sunnyvale Staff Signal / Power Integrity Engineer Samsung Electronics August 2013  \u2013  July 2014  (1 year) San Jose, CA, USA \u2022\tParticipated in ARM-based SOC package and characterization board definitions (stackup selection, bump/ball map assignment, power/ground plane/island and signal layer selection) \n\u2022\tPerformed signal/power integrity analysis of ARM-based SOC covering the span from package and board to the whole system  \n\u2022\tDesigned package and board stackups, developed layout design guidelines and constraints \n\u2022\tProvided best signal/power integrity design practices and design guidelines to package/board designers \n\u2022\tPerformed package, board and system level signal/power integrity feasibility study and sign-off simulations (DDR3, DDR4, UDIMM and RDIMM; TRACE interface; PCIE Gen2/3, SATA3, USB2, XAUI, SGMII and 10GBASE-R) \n\u2022\tSimulated serial link channels using different equalization settings to find out proper settings for channels to pass PCIE/SATA/USB/XAUI/SGMII/10GBASE-R compliance testing requirements Product Engineer, Senior Member of Technical Staff Altera June 2010  \u2013  August 2013  (3 years 3 months) San Jose, CA, USA \u2022 Worked as a PCB characterization board design lead and coordinator (PCB material and stackup selection, development of design rules, constraints and guidelines, high-speed connector footprint design optimization, serial and parallel interface design and channel loss prediction, power delivery network (PDN) decoupling scheme design, review and resolve PCB manufacturing DFM related issues, total cost estimation and ways to reduce it) \n\u2022 Evaluated high-speed hardware (coaxial cables, single and high-density connectors, adapters, sockets, PCB materials and PCB manufacturing process) \n\u2022 Designed host and module compliance boards as per SFF-8431 and optimized SFP+ connector footprint \n\u2022 Worked with mechanical engineers on prototyping new connectors and sockets. After new hardware samples were manufactured, performed measurements (TDR, insertion and return loss, crosstalk, signal to signal skew, rise/fall time, EYE-diagram, jitter and IR-drop) to determine if new hardware performed within required specs  \n\u2022 Designed, modeled and measured in the lab on-die/package/PCB power delivery networks in time and frequency domains \n\u2022 Developed hardware test plans, Quartus software FPGA programming patterns and characterized in the lab different FPGA blocks (high-speed serial and memory parallel interfaces, core and periphery PDNs, PLL, core global and periphery clock jitter, DDR3 clock jitter, transceiver (28Gbps, TX/RX)) Senior Signal and Power Integrity Engineer Adaptec April 2009  \u2013  June 2010  (1 year 3 months) Milpitas, CA, USA \u2022\tPerformed signal and power integrity analysis of hard disk drive RAID controller systems \n\u2022\tPerformed signal and power integrity modeling and simulations of memory and high-speed serial interfaces (DDR3, DDR2, UDIMM and RDIMM; PCIE, SAS and SATA) \n\u2022\tEvaluated SAS/SATA cables using TDR and lab test bench with running hard disk drive RAID controller link \n\u2022\tPerformed memory interface timing as well as EYE diagram, jitter, BER and TDR measurements including PCIE/SAS/SATA compliance testing \n\u2022\tParticipated in a product design by working with board PCB designer to make sure that board design is done following required design constraints, guidelines and best signal/power integrity practices Senior Application Engineer Lorentz Solution, Inc. June 2008  \u2013  April 2009  (11 months) Milpitas, CA, USA \u2022\tSupported electromagnetic simulation and inductor design tools \n\u2022\tSupported interconnect electromagnetic extraction tool \n\u2022\tDemonstrated tools to potential customers and performed customer training \n\u2022\tManaged new and existing customer relationships Staff Device Engineer RFMD July 2004  \u2013  June 2008  (4 years) Greensboro, NC, USA \u2022\tDesigned, modeled and measured on/off-chip passive devices (transmission lines, capacitors, inductors and baluns) \n\u2022\tConducted EM modeling of various packages (QFN lead-frame, BGA and flip-chip) and laminate board modules for power amplifier (PA) modules and transceiver chips \n\u2022\tPerformed EMI analysis of a conformal package shielding using HFSS \n\u2022\tConducted comprehensive correlation of simulation to measurements using EM simulation tools and VNA \n\u2022\tDeveloped new de-embedding techniques for accurate measurement of passive devices Advisory Engineer / Scientist IBM September 2001  \u2013  July 2004  (2 years 11 months) Burlington, VT, USA \u2022\tPerformed electromagnetic modeling and developed on-chip passive device models for Cadence/ADS SiGe and BiCMOS design kits (transmission line interconnects, coplanar waveguides, inductors, capacitors, transformers, matching stubs, couplers and other structures) \n\u2022\tDeveloped new analytic techniques for calculating electrical parameters of passive on-chip devices \n\u2022\tActed as a team lead for the \"on-chip interconnect and microwave passive devices\" project Principal Engineer, Systems Design Engineering Rambus August 2014  \u2013 Present (1 year 1 month) Sunnyvale Principal Engineer, Systems Design Engineering Rambus August 2014  \u2013 Present (1 year 1 month) Sunnyvale Staff Signal / Power Integrity Engineer Samsung Electronics August 2013  \u2013  July 2014  (1 year) San Jose, CA, USA \u2022\tParticipated in ARM-based SOC package and characterization board definitions (stackup selection, bump/ball map assignment, power/ground plane/island and signal layer selection) \n\u2022\tPerformed signal/power integrity analysis of ARM-based SOC covering the span from package and board to the whole system  \n\u2022\tDesigned package and board stackups, developed layout design guidelines and constraints \n\u2022\tProvided best signal/power integrity design practices and design guidelines to package/board designers \n\u2022\tPerformed package, board and system level signal/power integrity feasibility study and sign-off simulations (DDR3, DDR4, UDIMM and RDIMM; TRACE interface; PCIE Gen2/3, SATA3, USB2, XAUI, SGMII and 10GBASE-R) \n\u2022\tSimulated serial link channels using different equalization settings to find out proper settings for channels to pass PCIE/SATA/USB/XAUI/SGMII/10GBASE-R compliance testing requirements Staff Signal / Power Integrity Engineer Samsung Electronics August 2013  \u2013  July 2014  (1 year) San Jose, CA, USA \u2022\tParticipated in ARM-based SOC package and characterization board definitions (stackup selection, bump/ball map assignment, power/ground plane/island and signal layer selection) \n\u2022\tPerformed signal/power integrity analysis of ARM-based SOC covering the span from package and board to the whole system  \n\u2022\tDesigned package and board stackups, developed layout design guidelines and constraints \n\u2022\tProvided best signal/power integrity design practices and design guidelines to package/board designers \n\u2022\tPerformed package, board and system level signal/power integrity feasibility study and sign-off simulations (DDR3, DDR4, UDIMM and RDIMM; TRACE interface; PCIE Gen2/3, SATA3, USB2, XAUI, SGMII and 10GBASE-R) \n\u2022\tSimulated serial link channels using different equalization settings to find out proper settings for channels to pass PCIE/SATA/USB/XAUI/SGMII/10GBASE-R compliance testing requirements Product Engineer, Senior Member of Technical Staff Altera June 2010  \u2013  August 2013  (3 years 3 months) San Jose, CA, USA \u2022 Worked as a PCB characterization board design lead and coordinator (PCB material and stackup selection, development of design rules, constraints and guidelines, high-speed connector footprint design optimization, serial and parallel interface design and channel loss prediction, power delivery network (PDN) decoupling scheme design, review and resolve PCB manufacturing DFM related issues, total cost estimation and ways to reduce it) \n\u2022 Evaluated high-speed hardware (coaxial cables, single and high-density connectors, adapters, sockets, PCB materials and PCB manufacturing process) \n\u2022 Designed host and module compliance boards as per SFF-8431 and optimized SFP+ connector footprint \n\u2022 Worked with mechanical engineers on prototyping new connectors and sockets. After new hardware samples were manufactured, performed measurements (TDR, insertion and return loss, crosstalk, signal to signal skew, rise/fall time, EYE-diagram, jitter and IR-drop) to determine if new hardware performed within required specs  \n\u2022 Designed, modeled and measured in the lab on-die/package/PCB power delivery networks in time and frequency domains \n\u2022 Developed hardware test plans, Quartus software FPGA programming patterns and characterized in the lab different FPGA blocks (high-speed serial and memory parallel interfaces, core and periphery PDNs, PLL, core global and periphery clock jitter, DDR3 clock jitter, transceiver (28Gbps, TX/RX)) Product Engineer, Senior Member of Technical Staff Altera June 2010  \u2013  August 2013  (3 years 3 months) San Jose, CA, USA \u2022 Worked as a PCB characterization board design lead and coordinator (PCB material and stackup selection, development of design rules, constraints and guidelines, high-speed connector footprint design optimization, serial and parallel interface design and channel loss prediction, power delivery network (PDN) decoupling scheme design, review and resolve PCB manufacturing DFM related issues, total cost estimation and ways to reduce it) \n\u2022 Evaluated high-speed hardware (coaxial cables, single and high-density connectors, adapters, sockets, PCB materials and PCB manufacturing process) \n\u2022 Designed host and module compliance boards as per SFF-8431 and optimized SFP+ connector footprint \n\u2022 Worked with mechanical engineers on prototyping new connectors and sockets. After new hardware samples were manufactured, performed measurements (TDR, insertion and return loss, crosstalk, signal to signal skew, rise/fall time, EYE-diagram, jitter and IR-drop) to determine if new hardware performed within required specs  \n\u2022 Designed, modeled and measured in the lab on-die/package/PCB power delivery networks in time and frequency domains \n\u2022 Developed hardware test plans, Quartus software FPGA programming patterns and characterized in the lab different FPGA blocks (high-speed serial and memory parallel interfaces, core and periphery PDNs, PLL, core global and periphery clock jitter, DDR3 clock jitter, transceiver (28Gbps, TX/RX)) Senior Signal and Power Integrity Engineer Adaptec April 2009  \u2013  June 2010  (1 year 3 months) Milpitas, CA, USA \u2022\tPerformed signal and power integrity analysis of hard disk drive RAID controller systems \n\u2022\tPerformed signal and power integrity modeling and simulations of memory and high-speed serial interfaces (DDR3, DDR2, UDIMM and RDIMM; PCIE, SAS and SATA) \n\u2022\tEvaluated SAS/SATA cables using TDR and lab test bench with running hard disk drive RAID controller link \n\u2022\tPerformed memory interface timing as well as EYE diagram, jitter, BER and TDR measurements including PCIE/SAS/SATA compliance testing \n\u2022\tParticipated in a product design by working with board PCB designer to make sure that board design is done following required design constraints, guidelines and best signal/power integrity practices Senior Signal and Power Integrity Engineer Adaptec April 2009  \u2013  June 2010  (1 year 3 months) Milpitas, CA, USA \u2022\tPerformed signal and power integrity analysis of hard disk drive RAID controller systems \n\u2022\tPerformed signal and power integrity modeling and simulations of memory and high-speed serial interfaces (DDR3, DDR2, UDIMM and RDIMM; PCIE, SAS and SATA) \n\u2022\tEvaluated SAS/SATA cables using TDR and lab test bench with running hard disk drive RAID controller link \n\u2022\tPerformed memory interface timing as well as EYE diagram, jitter, BER and TDR measurements including PCIE/SAS/SATA compliance testing \n\u2022\tParticipated in a product design by working with board PCB designer to make sure that board design is done following required design constraints, guidelines and best signal/power integrity practices Senior Application Engineer Lorentz Solution, Inc. June 2008  \u2013  April 2009  (11 months) Milpitas, CA, USA \u2022\tSupported electromagnetic simulation and inductor design tools \n\u2022\tSupported interconnect electromagnetic extraction tool \n\u2022\tDemonstrated tools to potential customers and performed customer training \n\u2022\tManaged new and existing customer relationships Senior Application Engineer Lorentz Solution, Inc. June 2008  \u2013  April 2009  (11 months) Milpitas, CA, USA \u2022\tSupported electromagnetic simulation and inductor design tools \n\u2022\tSupported interconnect electromagnetic extraction tool \n\u2022\tDemonstrated tools to potential customers and performed customer training \n\u2022\tManaged new and existing customer relationships Staff Device Engineer RFMD July 2004  \u2013  June 2008  (4 years) Greensboro, NC, USA \u2022\tDesigned, modeled and measured on/off-chip passive devices (transmission lines, capacitors, inductors and baluns) \n\u2022\tConducted EM modeling of various packages (QFN lead-frame, BGA and flip-chip) and laminate board modules for power amplifier (PA) modules and transceiver chips \n\u2022\tPerformed EMI analysis of a conformal package shielding using HFSS \n\u2022\tConducted comprehensive correlation of simulation to measurements using EM simulation tools and VNA \n\u2022\tDeveloped new de-embedding techniques for accurate measurement of passive devices Staff Device Engineer RFMD July 2004  \u2013  June 2008  (4 years) Greensboro, NC, USA \u2022\tDesigned, modeled and measured on/off-chip passive devices (transmission lines, capacitors, inductors and baluns) \n\u2022\tConducted EM modeling of various packages (QFN lead-frame, BGA and flip-chip) and laminate board modules for power amplifier (PA) modules and transceiver chips \n\u2022\tPerformed EMI analysis of a conformal package shielding using HFSS \n\u2022\tConducted comprehensive correlation of simulation to measurements using EM simulation tools and VNA \n\u2022\tDeveloped new de-embedding techniques for accurate measurement of passive devices Advisory Engineer / Scientist IBM September 2001  \u2013  July 2004  (2 years 11 months) Burlington, VT, USA \u2022\tPerformed electromagnetic modeling and developed on-chip passive device models for Cadence/ADS SiGe and BiCMOS design kits (transmission line interconnects, coplanar waveguides, inductors, capacitors, transformers, matching stubs, couplers and other structures) \n\u2022\tDeveloped new analytic techniques for calculating electrical parameters of passive on-chip devices \n\u2022\tActed as a team lead for the \"on-chip interconnect and microwave passive devices\" project Advisory Engineer / Scientist IBM September 2001  \u2013  July 2004  (2 years 11 months) Burlington, VT, USA \u2022\tPerformed electromagnetic modeling and developed on-chip passive device models for Cadence/ADS SiGe and BiCMOS design kits (transmission line interconnects, coplanar waveguides, inductors, capacitors, transformers, matching stubs, couplers and other structures) \n\u2022\tDeveloped new analytic techniques for calculating electrical parameters of passive on-chip devices \n\u2022\tActed as a team lead for the \"on-chip interconnect and microwave passive devices\" project Languages   Skills Signal Integrity Power Integrity HSPICE SPICE Agilent ADS Cadence Virtuoso DDR4 PCIE Gen2/3 EDA SATA Parasitic Extraction Mixed Signal DDR3 SAS USB2 XAUI SGMII 10GBASE HFSS Q3D PowerSI 28Gbps Matlab TDR S-parameters EYE-diagram Jitter Measurements Spectre Simulations ASIC Cadence Electrical Engineering Electromagnetics Analog RF PCB design Debugging PCB Design See 24+ \u00a0 \u00a0 See less Skills  Signal Integrity Power Integrity HSPICE SPICE Agilent ADS Cadence Virtuoso DDR4 PCIE Gen2/3 EDA SATA Parasitic Extraction Mixed Signal DDR3 SAS USB2 XAUI SGMII 10GBASE HFSS Q3D PowerSI 28Gbps Matlab TDR S-parameters EYE-diagram Jitter Measurements Spectre Simulations ASIC Cadence Electrical Engineering Electromagnetics Analog RF PCB design Debugging PCB Design See 24+ \u00a0 \u00a0 See less Signal Integrity Power Integrity HSPICE SPICE Agilent ADS Cadence Virtuoso DDR4 PCIE Gen2/3 EDA SATA Parasitic Extraction Mixed Signal DDR3 SAS USB2 XAUI SGMII 10GBASE HFSS Q3D PowerSI 28Gbps Matlab TDR S-parameters EYE-diagram Jitter Measurements Spectre Simulations ASIC Cadence Electrical Engineering Electromagnetics Analog RF PCB design Debugging PCB Design See 24+ \u00a0 \u00a0 See less Signal Integrity Power Integrity HSPICE SPICE Agilent ADS Cadence Virtuoso DDR4 PCIE Gen2/3 EDA SATA Parasitic Extraction Mixed Signal DDR3 SAS USB2 XAUI SGMII 10GBASE HFSS Q3D PowerSI 28Gbps Matlab TDR S-parameters EYE-diagram Jitter Measurements Spectre Simulations ASIC Cadence Electrical Engineering Electromagnetics Analog RF PCB design Debugging PCB Design See 24+ \u00a0 \u00a0 See less Education Arizona State University PhD,  Electrical Engineering 1998  \u2013 2001 Moscow Institute of Physics and Technology MSc,  Electrical Engineering June 1995  \u2013 June 1997 Moscow Institute of Physics and Technology BSc,  Electrical Engineering September 1991  \u2013 June 1995 Phismat (Almaty, Kazakhstan) Arizona State University PhD,  Electrical Engineering 1998  \u2013 2001 Arizona State University PhD,  Electrical Engineering 1998  \u2013 2001 Arizona State University PhD,  Electrical Engineering 1998  \u2013 2001 Moscow Institute of Physics and Technology MSc,  Electrical Engineering June 1995  \u2013 June 1997 Moscow Institute of Physics and Technology MSc,  Electrical Engineering June 1995  \u2013 June 1997 Moscow Institute of Physics and Technology MSc,  Electrical Engineering June 1995  \u2013 June 1997 Moscow Institute of Physics and Technology BSc,  Electrical Engineering September 1991  \u2013 June 1995 Moscow Institute of Physics and Technology BSc,  Electrical Engineering September 1991  \u2013 June 1995 Moscow Institute of Physics and Technology BSc,  Electrical Engineering September 1991  \u2013 June 1995 Phismat (Almaty, Kazakhstan) Phismat (Almaty, Kazakhstan) Phismat (Almaty, Kazakhstan) Honors & Awards ", "Summary Experience with DO-178B compliant software, embedded software design/algorithms and Java software development Specialties:DO-178B compliant software, embedded software design/algorithms and Java software development Summary Experience with DO-178B compliant software, embedded software design/algorithms and Java software development Specialties:DO-178B compliant software, embedded software design/algorithms and Java software development Experience with DO-178B compliant software, embedded software design/algorithms and Java software development Specialties:DO-178B compliant software, embedded software design/algorithms and Java software development Experience with DO-178B compliant software, embedded software design/algorithms and Java software development Specialties:DO-178B compliant software, embedded software design/algorithms and Java software development Experience Sr. Software Engineer (Lead Software Engineer) Ultra Electronics December 2010  \u2013 Present (4 years 9 months) Software Programmer Nuance Communications February 2009  \u2013  December 2010  (1 year 11 months) Design Engineer Sensata Technologies March 2006  \u2013  November 2008  (2 years 9 months) Design Engineer Texas Instruments September 2002  \u2013  March 2006  (3 years 7 months) Engineer/Scientist IBM June 2001  \u2013  September 2002  (1 year 4 months) Sr. Software Engineer (Lead Software Engineer) Ultra Electronics December 2010  \u2013 Present (4 years 9 months) Sr. Software Engineer (Lead Software Engineer) Ultra Electronics December 2010  \u2013 Present (4 years 9 months) Software Programmer Nuance Communications February 2009  \u2013  December 2010  (1 year 11 months) Software Programmer Nuance Communications February 2009  \u2013  December 2010  (1 year 11 months) Design Engineer Sensata Technologies March 2006  \u2013  November 2008  (2 years 9 months) Design Engineer Sensata Technologies March 2006  \u2013  November 2008  (2 years 9 months) Design Engineer Texas Instruments September 2002  \u2013  March 2006  (3 years 7 months) Design Engineer Texas Instruments September 2002  \u2013  March 2006  (3 years 7 months) Engineer/Scientist IBM June 2001  \u2013  September 2002  (1 year 4 months) Engineer/Scientist IBM June 2001  \u2013  September 2002  (1 year 4 months) Skills Embedded Software DO-178B Software Engineering Agile Methodologies Embedded Systems Testing Linux C Java Software Design System Architecture C++ Android Development Java Enterprise Edition Design Patterns Object Oriented Design Software Requirements SQL Software Configuration... Software Verification See 5+ \u00a0 \u00a0 See less Skills  Embedded Software DO-178B Software Engineering Agile Methodologies Embedded Systems Testing Linux C Java Software Design System Architecture C++ Android Development Java Enterprise Edition Design Patterns Object Oriented Design Software Requirements SQL Software Configuration... Software Verification See 5+ \u00a0 \u00a0 See less Embedded Software DO-178B Software Engineering Agile Methodologies Embedded Systems Testing Linux C Java Software Design System Architecture C++ Android Development Java Enterprise Edition Design Patterns Object Oriented Design Software Requirements SQL Software Configuration... Software Verification See 5+ \u00a0 \u00a0 See less Embedded Software DO-178B Software Engineering Agile Methodologies Embedded Systems Testing Linux C Java Software Design System Architecture C++ Android Development Java Enterprise Edition Design Patterns Object Oriented Design Software Requirements SQL Software Configuration... Software Verification See 5+ \u00a0 \u00a0 See less Education Binghamton University MSCE,  Engineering 1999  \u2013 2001 State University of New York at Binghamton BSEE,  Electrical Engineering 1995  \u2013 1999 Binghamton University MSCE,  Engineering 1999  \u2013 2001 Binghamton University MSCE,  Engineering 1999  \u2013 2001 Binghamton University MSCE,  Engineering 1999  \u2013 2001 State University of New York at Binghamton BSEE,  Electrical Engineering 1995  \u2013 1999 State University of New York at Binghamton BSEE,  Electrical Engineering 1995  \u2013 1999 State University of New York at Binghamton BSEE,  Electrical Engineering 1995  \u2013 1999 ", "Skills Functional Verification Emulation Open Verification... Cadence Set Top Box SoC ASIC Hardware SystemVerilog Verilog Test Planning Debugging ARM Processors VLSI TCL RTL coding Silicon Validation Embedded Systems Integrated Circuit... IC See 6+ \u00a0 \u00a0 See less Skills  Functional Verification Emulation Open Verification... Cadence Set Top Box SoC ASIC Hardware SystemVerilog Verilog Test Planning Debugging ARM Processors VLSI TCL RTL coding Silicon Validation Embedded Systems Integrated Circuit... IC See 6+ \u00a0 \u00a0 See less Functional Verification Emulation Open Verification... Cadence Set Top Box SoC ASIC Hardware SystemVerilog Verilog Test Planning Debugging ARM Processors VLSI TCL RTL coding Silicon Validation Embedded Systems Integrated Circuit... IC See 6+ \u00a0 \u00a0 See less Functional Verification Emulation Open Verification... Cadence Set Top Box SoC ASIC Hardware SystemVerilog Verilog Test Planning Debugging ARM Processors VLSI TCL RTL coding Silicon Validation Embedded Systems Integrated Circuit... IC See 6+ \u00a0 \u00a0 See less ", "Experience Software Engineer Amazon March 2015  \u2013 Present (6 months) Vancouver, Canada Area Software Engineer CERN November 2010  \u2013  December 2014  (4 years 2 months) Integrate a set of 6 J2EE applications into a single one, reducing the maintenance and support by 50%. The challenges have been not only technical, but also at the level of the negotiations, as all the different participants had existing expectations about the project. \n \nI am also part of the development team of several other applications in the field of project management and access control. Most of the work performed in this area is done with Grails and GWT. Microsoft Office Consultant International Labour Organization (ILO) July 2012  \u2013  September 2012  (3 months) Geneva Area, Switzerland Develop a set of macros to speed and improve the calculation of several statistics, reducing the work load of two people by 30%. Software Engineer SOFGEN March 2010  \u2013  October 2010  (8 months) Geneva Area, Switzerland Refactor an application for data integration in a tax calculation solution called SaveTax. I managed to get a factor 40 of speed improvement. Freelance Software Engineer International Labour Organization (ILO) January 2010  \u2013  March 2010  (3 months) Geneva Area, Switzerland Design and develop a database for a collaboration project in Africa called PITS. Software Engineer/Computer Scientist CERN January 2008  \u2013  December 2009  (2 years) Geneva Area, Switzerland Development and testing for validation and performance of mathematical and statistical algorithms. The work produced was integrated into the ROOT framework and is used by all the experiments at the LHC. \n \nResponsible for the development of a GUI assistant to work with the mathematical libraries. Summer Student CERN June 2006  \u2013  September 2006  (4 months) Geneva Area, Switzerland Development and debugging of the GUI of the ROOT system upon user requirements. Software Engineer Julietta Reseach Group September 2005  \u2013  June 2006  (10 months) Seville Research within a Natural Language Processing group in the University of Seville. It lead to the publication of on paper. \n \nLater it became a spin-off called Intelligent Dialog Systems Software Engineer/Computer Scientist IBM January 2004  \u2013  June 2004  (6 months) I was given a software to process text that was not efficient enough. I managed to achieved an exponential speed improvement in an algorithm on natural language that allowed it to be used in several IBM research centres around the world. I also published the work as an article. Software Engineer/Computer Scientist Gesdata Soluciones June 2002  \u2013  September 2002  (4 months) Web sites design. Software Engineer Amazon March 2015  \u2013 Present (6 months) Vancouver, Canada Area Software Engineer Amazon March 2015  \u2013 Present (6 months) Vancouver, Canada Area Software Engineer CERN November 2010  \u2013  December 2014  (4 years 2 months) Integrate a set of 6 J2EE applications into a single one, reducing the maintenance and support by 50%. The challenges have been not only technical, but also at the level of the negotiations, as all the different participants had existing expectations about the project. \n \nI am also part of the development team of several other applications in the field of project management and access control. Most of the work performed in this area is done with Grails and GWT. Software Engineer CERN November 2010  \u2013  December 2014  (4 years 2 months) Integrate a set of 6 J2EE applications into a single one, reducing the maintenance and support by 50%. The challenges have been not only technical, but also at the level of the negotiations, as all the different participants had existing expectations about the project. \n \nI am also part of the development team of several other applications in the field of project management and access control. Most of the work performed in this area is done with Grails and GWT. Microsoft Office Consultant International Labour Organization (ILO) July 2012  \u2013  September 2012  (3 months) Geneva Area, Switzerland Develop a set of macros to speed and improve the calculation of several statistics, reducing the work load of two people by 30%. Microsoft Office Consultant International Labour Organization (ILO) July 2012  \u2013  September 2012  (3 months) Geneva Area, Switzerland Develop a set of macros to speed and improve the calculation of several statistics, reducing the work load of two people by 30%. Software Engineer SOFGEN March 2010  \u2013  October 2010  (8 months) Geneva Area, Switzerland Refactor an application for data integration in a tax calculation solution called SaveTax. I managed to get a factor 40 of speed improvement. Software Engineer SOFGEN March 2010  \u2013  October 2010  (8 months) Geneva Area, Switzerland Refactor an application for data integration in a tax calculation solution called SaveTax. I managed to get a factor 40 of speed improvement. Freelance Software Engineer International Labour Organization (ILO) January 2010  \u2013  March 2010  (3 months) Geneva Area, Switzerland Design and develop a database for a collaboration project in Africa called PITS. Freelance Software Engineer International Labour Organization (ILO) January 2010  \u2013  March 2010  (3 months) Geneva Area, Switzerland Design and develop a database for a collaboration project in Africa called PITS. Software Engineer/Computer Scientist CERN January 2008  \u2013  December 2009  (2 years) Geneva Area, Switzerland Development and testing for validation and performance of mathematical and statistical algorithms. The work produced was integrated into the ROOT framework and is used by all the experiments at the LHC. \n \nResponsible for the development of a GUI assistant to work with the mathematical libraries. Software Engineer/Computer Scientist CERN January 2008  \u2013  December 2009  (2 years) Geneva Area, Switzerland Development and testing for validation and performance of mathematical and statistical algorithms. The work produced was integrated into the ROOT framework and is used by all the experiments at the LHC. \n \nResponsible for the development of a GUI assistant to work with the mathematical libraries. Summer Student CERN June 2006  \u2013  September 2006  (4 months) Geneva Area, Switzerland Development and debugging of the GUI of the ROOT system upon user requirements. Summer Student CERN June 2006  \u2013  September 2006  (4 months) Geneva Area, Switzerland Development and debugging of the GUI of the ROOT system upon user requirements. Software Engineer Julietta Reseach Group September 2005  \u2013  June 2006  (10 months) Seville Research within a Natural Language Processing group in the University of Seville. It lead to the publication of on paper. \n \nLater it became a spin-off called Intelligent Dialog Systems Software Engineer Julietta Reseach Group September 2005  \u2013  June 2006  (10 months) Seville Research within a Natural Language Processing group in the University of Seville. It lead to the publication of on paper. \n \nLater it became a spin-off called Intelligent Dialog Systems Software Engineer/Computer Scientist IBM January 2004  \u2013  June 2004  (6 months) I was given a software to process text that was not efficient enough. I managed to achieved an exponential speed improvement in an algorithm on natural language that allowed it to be used in several IBM research centres around the world. I also published the work as an article. Software Engineer/Computer Scientist IBM January 2004  \u2013  June 2004  (6 months) I was given a software to process text that was not efficient enough. I managed to achieved an exponential speed improvement in an algorithm on natural language that allowed it to be used in several IBM research centres around the world. I also published the work as an article. Software Engineer/Computer Scientist Gesdata Soluciones June 2002  \u2013  September 2002  (4 months) Web sites design. Software Engineer/Computer Scientist Gesdata Soluciones June 2002  \u2013  September 2002  (4 months) Web sites design. Languages English Native or bilingual proficiency Spanish Native or bilingual proficiency French Professional working proficiency English Native or bilingual proficiency Spanish Native or bilingual proficiency French Professional working proficiency English Native or bilingual proficiency Spanish Native or bilingual proficiency French Professional working proficiency Native or bilingual proficiency Native or bilingual proficiency Professional working proficiency Skills Software Design Java Algorithms Distributed Systems High Performance... Linux Python Artificial Intelligence C++ Databases Computer Science Eclipse Natural Language... Spring C Web Development XML Software Engineering LaTeX Bash Machine Learning Open Source Java Enterprise Edition Programming See 9+ \u00a0 \u00a0 See less Skills  Software Design Java Algorithms Distributed Systems High Performance... Linux Python Artificial Intelligence C++ Databases Computer Science Eclipse Natural Language... Spring C Web Development XML Software Engineering LaTeX Bash Machine Learning Open Source Java Enterprise Edition Programming See 9+ \u00a0 \u00a0 See less Software Design Java Algorithms Distributed Systems High Performance... Linux Python Artificial Intelligence C++ Databases Computer Science Eclipse Natural Language... Spring C Web Development XML Software Engineering LaTeX Bash Machine Learning Open Source Java Enterprise Edition Programming See 9+ \u00a0 \u00a0 See less Software Design Java Algorithms Distributed Systems High Performance... Linux Python Artificial Intelligence C++ Databases Computer Science Eclipse Natural Language... Spring C Web Development XML Software Engineering LaTeX Bash Machine Learning Open Source Java Enterprise Edition Programming See 9+ \u00a0 \u00a0 See less Education University of Sussex MSc,  Artificial Intelligence , Honors 2006  \u2013 2007 I develop a self-driven car my thesis based on computer vision (optic flow). University of Sussex Master's degree,  Artificial Intelligence , Honors 2004  \u2013 2005 This was as an exchange student while doing my master's degree in Seville. Universidad de Sevilla MSc,  Computer Science 2003  \u2013 2005 Universidad de C\u00e1diz Bachelor,  Software Engineer , First Class Honour 2000  \u2013 2003 University of Sussex MSc,  Artificial Intelligence , Honors 2006  \u2013 2007 I develop a self-driven car my thesis based on computer vision (optic flow). University of Sussex MSc,  Artificial Intelligence , Honors 2006  \u2013 2007 I develop a self-driven car my thesis based on computer vision (optic flow). University of Sussex MSc,  Artificial Intelligence , Honors 2006  \u2013 2007 I develop a self-driven car my thesis based on computer vision (optic flow). University of Sussex Master's degree,  Artificial Intelligence , Honors 2004  \u2013 2005 This was as an exchange student while doing my master's degree in Seville. University of Sussex Master's degree,  Artificial Intelligence , Honors 2004  \u2013 2005 This was as an exchange student while doing my master's degree in Seville. University of Sussex Master's degree,  Artificial Intelligence , Honors 2004  \u2013 2005 This was as an exchange student while doing my master's degree in Seville. Universidad de Sevilla MSc,  Computer Science 2003  \u2013 2005 Universidad de Sevilla MSc,  Computer Science 2003  \u2013 2005 Universidad de Sevilla MSc,  Computer Science 2003  \u2013 2005 Universidad de C\u00e1diz Bachelor,  Software Engineer , First Class Honour 2000  \u2013 2003 Universidad de C\u00e1diz Bachelor,  Software Engineer , First Class Honour 2000  \u2013 2003 Universidad de C\u00e1diz Bachelor,  Software Engineer , First Class Honour 2000  \u2013 2003 Honors & Awards Additional Honors & Awards Award on the best qualifications in the Software Engineering School of the University of Cadiz in the promotion 2000-2003. Additional Honors & Awards Award on the best qualifications in the Software Engineering School of the University of Cadiz in the promotion 2000-2003. Additional Honors & Awards Award on the best qualifications in the Software Engineering School of the University of Cadiz in the promotion 2000-2003. Additional Honors & Awards Award on the best qualifications in the Software Engineering School of the University of Cadiz in the promotion 2000-2003. ", "Summary Innovative, self-motivated, performance-driven, results oriented hands-on Medical Device expert with broad based experience in launching products from concept to commercialization in a fast-paced environments. Skilled in team building and strategic planning. Demonstrated ability to work in high pressure situations with aggressive time requirements. Well rounded experience in R&D (5 patents), Process Development, Manufacturing Engineering, Supplier Quality Engineering and Project Management. \n \nAn expert in ramping volumes and continuously improving yields by applying Lean manufacturing methodologies, Six-sigma, DoE, continuous flow manufacturing techniques, SPC, 5S and Continuous Improvement Methods. Specialties:Project Management, Supplier Quality Engineering, Manufacturing Engineering, Process Development, R&D, New Products Introduction, Advanced Sorcing Engineering, Six Sigma, MQS techniques, SPC, Six-sigma, DoE, Kaizen events, DMAIC root cause analysis, Lean manufacturing methods, 5S, Continuous Improvement Methods, Catheter, and Materials. Summary Innovative, self-motivated, performance-driven, results oriented hands-on Medical Device expert with broad based experience in launching products from concept to commercialization in a fast-paced environments. Skilled in team building and strategic planning. Demonstrated ability to work in high pressure situations with aggressive time requirements. Well rounded experience in R&D (5 patents), Process Development, Manufacturing Engineering, Supplier Quality Engineering and Project Management. \n \nAn expert in ramping volumes and continuously improving yields by applying Lean manufacturing methodologies, Six-sigma, DoE, continuous flow manufacturing techniques, SPC, 5S and Continuous Improvement Methods. Specialties:Project Management, Supplier Quality Engineering, Manufacturing Engineering, Process Development, R&D, New Products Introduction, Advanced Sorcing Engineering, Six Sigma, MQS techniques, SPC, Six-sigma, DoE, Kaizen events, DMAIC root cause analysis, Lean manufacturing methods, 5S, Continuous Improvement Methods, Catheter, and Materials. Innovative, self-motivated, performance-driven, results oriented hands-on Medical Device expert with broad based experience in launching products from concept to commercialization in a fast-paced environments. Skilled in team building and strategic planning. Demonstrated ability to work in high pressure situations with aggressive time requirements. Well rounded experience in R&D (5 patents), Process Development, Manufacturing Engineering, Supplier Quality Engineering and Project Management. \n \nAn expert in ramping volumes and continuously improving yields by applying Lean manufacturing methodologies, Six-sigma, DoE, continuous flow manufacturing techniques, SPC, 5S and Continuous Improvement Methods. Specialties:Project Management, Supplier Quality Engineering, Manufacturing Engineering, Process Development, R&D, New Products Introduction, Advanced Sorcing Engineering, Six Sigma, MQS techniques, SPC, Six-sigma, DoE, Kaizen events, DMAIC root cause analysis, Lean manufacturing methods, 5S, Continuous Improvement Methods, Catheter, and Materials. Innovative, self-motivated, performance-driven, results oriented hands-on Medical Device expert with broad based experience in launching products from concept to commercialization in a fast-paced environments. Skilled in team building and strategic planning. Demonstrated ability to work in high pressure situations with aggressive time requirements. Well rounded experience in R&D (5 patents), Process Development, Manufacturing Engineering, Supplier Quality Engineering and Project Management. \n \nAn expert in ramping volumes and continuously improving yields by applying Lean manufacturing methodologies, Six-sigma, DoE, continuous flow manufacturing techniques, SPC, 5S and Continuous Improvement Methods. Specialties:Project Management, Supplier Quality Engineering, Manufacturing Engineering, Process Development, R&D, New Products Introduction, Advanced Sorcing Engineering, Six Sigma, MQS techniques, SPC, Six-sigma, DoE, Kaizen events, DMAIC root cause analysis, Lean manufacturing methods, 5S, Continuous Improvement Methods, Catheter, and Materials. Experience Principal Advanced Sourcing Engineer Stryker November 2012  \u2013 Present (2 years 10 months) Stryker is one of the world\u2019s leading medical technology companies and is dedicated to helping healthcare professionals perform their jobs more efficiently while enhancing patient care. The Company offers a diverse array of innovative medical technologies, including reconstructive, medical and surgical, and neurotechnology and spine products to help people lead more active and more satisfying lives. \n\u2022 Investigate, analyze and evaluate best-of-class suppliers to meet New Technology and Product Pipeline requirements based on processes, volume, quality and controls. \n\u2022 Provide DFM design & early product specs & drawing reviews to flush out spec & drawing issues. \n\u2022 Support R&D and Marketing goals by providing innovative solutions, attaining project timeline milestones and executing flawless new product launch at suppliers \n\u2022 Establish Make vs. Buy analysis & decisions for the Video and Video Accessories product lines. \n\u2022 Develop cost models to support sourcing decisions, maximizing gross margins for product life cycle and insuring the strategic supplier base has optimal process, location, cost and quality. \n\u2022 Establish supplier controls, validations, verifications, documentation, process analysis and requirements for each component/sub-assembly/product. Project Leader and Principal Supplier Quality Engineer Abbott Vascular Structural Heart September 2010  \u2013  November 2012  (2 years 3 months) The MitraClip Mitral Valve Repair System is used by interventional cardiologists and reduces mitral regurgitation (MR), adapting the open surgical double-orifice technique in a less invasive catheter-based procedure. The system consists of three major subsystems, a Steerable Guide Catheter, a Clip Delivery System and the MitraClip device (implant). \n\u2022 Drove Supplier Quality Reliability program to improve and control critical supplier processes, equipment and product. Analyzed attribute & variable data, yield losses and NCR rejects to focus supplier process and quality improvements. \n\u2022 Project Team Leader replacing \"stage tooling process\" with progressive dies. Qualified dies through FDA via Regulatory Affairs (RA), completing Master Plans, project schedules, project justification, resource allocation, and product testing. Monthly status provided to senior mgt. \n\u2022 Implemented PFMEAs, Control Plans, fishbone diagrams, 5S, gage R&Rs, capability studies and SPC within supplier processes to improve yield, Cpk and drive towards Six Sigma. \n\u2022 Documented inspection procedures, defined equipment and tooling and standardized data collection for all incoming supplier components.  \n\u2022 Insure dimensional spec conformance by executing First Article Inspections & capability studies. \n\u2022 Reduced incoming parts failures 6% by implementing supplier IQ/OQ/PQ studies & control plans. \n\u2022 Implemented new inspection equipment, fixtures and procedures by utilizing MSA techniques including gage R&R and capability studies, and population \"T\" & \"F\" testing. Sr. Manufacturing Process Engineer dpiX, LLC June 2005  \u2013  September 2010  (5 years 4 months) Thin film amorphous silicon photodiode arrays are manufactured for Class III digital x-ray machines. This technology replaces x-ray film and allows improved contrast.  \n* Developed performance metrics for manufacturing, i.e. CT, WIP moves, process capabilities, line capacity and define high volume \u201cfuture state\u201d continuous flow semi-conductor production line  \n* Worked with reliability, quality and process teams to understand and improve yield losses to meet cost, quality and reliability targets \n* Currently establishing a Gen-4 flat panel display manufacturing process line in Colorado, USA. Facility retrofit, tool specs, process flow, equipment suppliers, product offerings and initial hiring complete. Technology transfer, equipment IQ-OQ-PQ & process qualifications underway. Senior Process Engineer PerkinElmer Optoelectronics November 2003  \u2013  June 2005  (1 year 8 months) * Improved outgoing quality 18%, increased first time process yields 6% and reduced scrap 8% by improving significant equipment and processes utilizing Six Sigma tools and Manufacturing Quality Systems (MQS), i.e. PFMEA, Control Plans, SPC, Poke Yoke and Kaizen events \n* Raised final assembly yield 23% by utilizing DMAIC root cause analysis on top yield losses. Once yield fixes were completed, implemented SPC to insure product/process conformance. \n* Reduced WIP 9% and inventory 22% by leading multiple Kaizen Blitz on key manufacturing work centers, optimizing processes and material flow  \n* Reduced manufacturing floor space by 16% by utilizing Lean and 5S manufacturing methods \n* Reduced CT 68% by implementing single part and small lot Demand Flow Technology (DFT) \n* Reduced direct labor hours by 14% by reducing hidden factory rework loops identified after implementing a home grown Microsoft Access yield database \n* Developed BOM structure (flattened and phantom) based on MRP, DFT and process flow requirements. Executed multi-level changes on 900+ BOMs \n* Defined factory contamination controls and methods, product storage policies, contamination specs and implemented factory cleanroom garment usage \n* Developed lean manufacturing process Operation Methods Sheets (OMS) and trained floor operators  \n* Implemented manufacturing training procedures, operational checklists, and qualification tests Senior Development Engineer/Scientist IBM Storage Division January 2000  \u2013  April 2003  (3 years 4 months) * Generated 18% increased yield, 20% increased volume, and improved quality from 3-sigma to 6-sigma on critical specs by implementing Poke Yokes, SPC and DMAIC root cause analysis \n* Generated in excess of $110M in profit through qualification of six new Head Disk Drive products over a four year period, embedding R&D\u2019s latest technology into early new product build cycles \n* Achieved 100% customer qualification on all transferred new product volume builds into worldwide manufacturing plants in Europe, North America, Latin America, and Asia \n* Saved over $7.2M the first year, improving yield 6% by inventing and implementing an automatic non-contact sodium bicarbonate cleaning system. Received US Patent 6419566 B1 \n* Improved wafer and fabrication development pilot line \u201con time\u201d deliveries 47%, reduced \u201corder to delivery\u201d cycle time 83% and increased customer satisfaction 17% by implementing Continuous Process Improvement (CPI) techniques and improving manufacturing process flow efficiency \n* Reduced cycle time 67% and increased customer satisfaction 28% by implementing focused CPI programs on high impact operations, shop floor controls, and expediter team efficiencies \n* Saved $910K per year and slightly increased yield by replacing Prop.65 solvents with NMP and state-of-the-art ultrasonic cleaning technology \n* Improved contamination yield 11%, saving $13.3M per year through the development of an environmentally friendly dry sodium bicarbonate photo resist strip processes Advisory Development Engineer / Scientist IBM Storage Technology January 1985  \u2013  January 2000  (15 years 1 month) * Increased test yields 12% by eliminating process induced Electro Static Discharge (ESD) damage  \n* Improved product quality 6% and increased field performance MTBF 9% by identifying and correcting process issues using DMAIC root cause analysis techniques \n* Collaborated with R&D to formulate adhesive and planarization materials to bond thousands of individual chips in a single array for photo, etch and ion milling processing. US Patent submitted \n* Attained 5.5% greater overall process yield by driving product design for manufacturability  \n* Increased yields 11% by implementing Statistical Process Control (SPC) on critical Fabrication process parameters Principal Advanced Sourcing Engineer Stryker November 2012  \u2013 Present (2 years 10 months) Stryker is one of the world\u2019s leading medical technology companies and is dedicated to helping healthcare professionals perform their jobs more efficiently while enhancing patient care. The Company offers a diverse array of innovative medical technologies, including reconstructive, medical and surgical, and neurotechnology and spine products to help people lead more active and more satisfying lives. \n\u2022 Investigate, analyze and evaluate best-of-class suppliers to meet New Technology and Product Pipeline requirements based on processes, volume, quality and controls. \n\u2022 Provide DFM design & early product specs & drawing reviews to flush out spec & drawing issues. \n\u2022 Support R&D and Marketing goals by providing innovative solutions, attaining project timeline milestones and executing flawless new product launch at suppliers \n\u2022 Establish Make vs. Buy analysis & decisions for the Video and Video Accessories product lines. \n\u2022 Develop cost models to support sourcing decisions, maximizing gross margins for product life cycle and insuring the strategic supplier base has optimal process, location, cost and quality. \n\u2022 Establish supplier controls, validations, verifications, documentation, process analysis and requirements for each component/sub-assembly/product. Principal Advanced Sourcing Engineer Stryker November 2012  \u2013 Present (2 years 10 months) Stryker is one of the world\u2019s leading medical technology companies and is dedicated to helping healthcare professionals perform their jobs more efficiently while enhancing patient care. The Company offers a diverse array of innovative medical technologies, including reconstructive, medical and surgical, and neurotechnology and spine products to help people lead more active and more satisfying lives. \n\u2022 Investigate, analyze and evaluate best-of-class suppliers to meet New Technology and Product Pipeline requirements based on processes, volume, quality and controls. \n\u2022 Provide DFM design & early product specs & drawing reviews to flush out spec & drawing issues. \n\u2022 Support R&D and Marketing goals by providing innovative solutions, attaining project timeline milestones and executing flawless new product launch at suppliers \n\u2022 Establish Make vs. Buy analysis & decisions for the Video and Video Accessories product lines. \n\u2022 Develop cost models to support sourcing decisions, maximizing gross margins for product life cycle and insuring the strategic supplier base has optimal process, location, cost and quality. \n\u2022 Establish supplier controls, validations, verifications, documentation, process analysis and requirements for each component/sub-assembly/product. Project Leader and Principal Supplier Quality Engineer Abbott Vascular Structural Heart September 2010  \u2013  November 2012  (2 years 3 months) The MitraClip Mitral Valve Repair System is used by interventional cardiologists and reduces mitral regurgitation (MR), adapting the open surgical double-orifice technique in a less invasive catheter-based procedure. The system consists of three major subsystems, a Steerable Guide Catheter, a Clip Delivery System and the MitraClip device (implant). \n\u2022 Drove Supplier Quality Reliability program to improve and control critical supplier processes, equipment and product. Analyzed attribute & variable data, yield losses and NCR rejects to focus supplier process and quality improvements. \n\u2022 Project Team Leader replacing \"stage tooling process\" with progressive dies. Qualified dies through FDA via Regulatory Affairs (RA), completing Master Plans, project schedules, project justification, resource allocation, and product testing. Monthly status provided to senior mgt. \n\u2022 Implemented PFMEAs, Control Plans, fishbone diagrams, 5S, gage R&Rs, capability studies and SPC within supplier processes to improve yield, Cpk and drive towards Six Sigma. \n\u2022 Documented inspection procedures, defined equipment and tooling and standardized data collection for all incoming supplier components.  \n\u2022 Insure dimensional spec conformance by executing First Article Inspections & capability studies. \n\u2022 Reduced incoming parts failures 6% by implementing supplier IQ/OQ/PQ studies & control plans. \n\u2022 Implemented new inspection equipment, fixtures and procedures by utilizing MSA techniques including gage R&R and capability studies, and population \"T\" & \"F\" testing. Project Leader and Principal Supplier Quality Engineer Abbott Vascular Structural Heart September 2010  \u2013  November 2012  (2 years 3 months) The MitraClip Mitral Valve Repair System is used by interventional cardiologists and reduces mitral regurgitation (MR), adapting the open surgical double-orifice technique in a less invasive catheter-based procedure. The system consists of three major subsystems, a Steerable Guide Catheter, a Clip Delivery System and the MitraClip device (implant). \n\u2022 Drove Supplier Quality Reliability program to improve and control critical supplier processes, equipment and product. Analyzed attribute & variable data, yield losses and NCR rejects to focus supplier process and quality improvements. \n\u2022 Project Team Leader replacing \"stage tooling process\" with progressive dies. Qualified dies through FDA via Regulatory Affairs (RA), completing Master Plans, project schedules, project justification, resource allocation, and product testing. Monthly status provided to senior mgt. \n\u2022 Implemented PFMEAs, Control Plans, fishbone diagrams, 5S, gage R&Rs, capability studies and SPC within supplier processes to improve yield, Cpk and drive towards Six Sigma. \n\u2022 Documented inspection procedures, defined equipment and tooling and standardized data collection for all incoming supplier components.  \n\u2022 Insure dimensional spec conformance by executing First Article Inspections & capability studies. \n\u2022 Reduced incoming parts failures 6% by implementing supplier IQ/OQ/PQ studies & control plans. \n\u2022 Implemented new inspection equipment, fixtures and procedures by utilizing MSA techniques including gage R&R and capability studies, and population \"T\" & \"F\" testing. Sr. Manufacturing Process Engineer dpiX, LLC June 2005  \u2013  September 2010  (5 years 4 months) Thin film amorphous silicon photodiode arrays are manufactured for Class III digital x-ray machines. This technology replaces x-ray film and allows improved contrast.  \n* Developed performance metrics for manufacturing, i.e. CT, WIP moves, process capabilities, line capacity and define high volume \u201cfuture state\u201d continuous flow semi-conductor production line  \n* Worked with reliability, quality and process teams to understand and improve yield losses to meet cost, quality and reliability targets \n* Currently establishing a Gen-4 flat panel display manufacturing process line in Colorado, USA. Facility retrofit, tool specs, process flow, equipment suppliers, product offerings and initial hiring complete. Technology transfer, equipment IQ-OQ-PQ & process qualifications underway. Sr. Manufacturing Process Engineer dpiX, LLC June 2005  \u2013  September 2010  (5 years 4 months) Thin film amorphous silicon photodiode arrays are manufactured for Class III digital x-ray machines. This technology replaces x-ray film and allows improved contrast.  \n* Developed performance metrics for manufacturing, i.e. CT, WIP moves, process capabilities, line capacity and define high volume \u201cfuture state\u201d continuous flow semi-conductor production line  \n* Worked with reliability, quality and process teams to understand and improve yield losses to meet cost, quality and reliability targets \n* Currently establishing a Gen-4 flat panel display manufacturing process line in Colorado, USA. Facility retrofit, tool specs, process flow, equipment suppliers, product offerings and initial hiring complete. Technology transfer, equipment IQ-OQ-PQ & process qualifications underway. Senior Process Engineer PerkinElmer Optoelectronics November 2003  \u2013  June 2005  (1 year 8 months) * Improved outgoing quality 18%, increased first time process yields 6% and reduced scrap 8% by improving significant equipment and processes utilizing Six Sigma tools and Manufacturing Quality Systems (MQS), i.e. PFMEA, Control Plans, SPC, Poke Yoke and Kaizen events \n* Raised final assembly yield 23% by utilizing DMAIC root cause analysis on top yield losses. Once yield fixes were completed, implemented SPC to insure product/process conformance. \n* Reduced WIP 9% and inventory 22% by leading multiple Kaizen Blitz on key manufacturing work centers, optimizing processes and material flow  \n* Reduced manufacturing floor space by 16% by utilizing Lean and 5S manufacturing methods \n* Reduced CT 68% by implementing single part and small lot Demand Flow Technology (DFT) \n* Reduced direct labor hours by 14% by reducing hidden factory rework loops identified after implementing a home grown Microsoft Access yield database \n* Developed BOM structure (flattened and phantom) based on MRP, DFT and process flow requirements. Executed multi-level changes on 900+ BOMs \n* Defined factory contamination controls and methods, product storage policies, contamination specs and implemented factory cleanroom garment usage \n* Developed lean manufacturing process Operation Methods Sheets (OMS) and trained floor operators  \n* Implemented manufacturing training procedures, operational checklists, and qualification tests Senior Process Engineer PerkinElmer Optoelectronics November 2003  \u2013  June 2005  (1 year 8 months) * Improved outgoing quality 18%, increased first time process yields 6% and reduced scrap 8% by improving significant equipment and processes utilizing Six Sigma tools and Manufacturing Quality Systems (MQS), i.e. PFMEA, Control Plans, SPC, Poke Yoke and Kaizen events \n* Raised final assembly yield 23% by utilizing DMAIC root cause analysis on top yield losses. Once yield fixes were completed, implemented SPC to insure product/process conformance. \n* Reduced WIP 9% and inventory 22% by leading multiple Kaizen Blitz on key manufacturing work centers, optimizing processes and material flow  \n* Reduced manufacturing floor space by 16% by utilizing Lean and 5S manufacturing methods \n* Reduced CT 68% by implementing single part and small lot Demand Flow Technology (DFT) \n* Reduced direct labor hours by 14% by reducing hidden factory rework loops identified after implementing a home grown Microsoft Access yield database \n* Developed BOM structure (flattened and phantom) based on MRP, DFT and process flow requirements. Executed multi-level changes on 900+ BOMs \n* Defined factory contamination controls and methods, product storage policies, contamination specs and implemented factory cleanroom garment usage \n* Developed lean manufacturing process Operation Methods Sheets (OMS) and trained floor operators  \n* Implemented manufacturing training procedures, operational checklists, and qualification tests Senior Development Engineer/Scientist IBM Storage Division January 2000  \u2013  April 2003  (3 years 4 months) * Generated 18% increased yield, 20% increased volume, and improved quality from 3-sigma to 6-sigma on critical specs by implementing Poke Yokes, SPC and DMAIC root cause analysis \n* Generated in excess of $110M in profit through qualification of six new Head Disk Drive products over a four year period, embedding R&D\u2019s latest technology into early new product build cycles \n* Achieved 100% customer qualification on all transferred new product volume builds into worldwide manufacturing plants in Europe, North America, Latin America, and Asia \n* Saved over $7.2M the first year, improving yield 6% by inventing and implementing an automatic non-contact sodium bicarbonate cleaning system. Received US Patent 6419566 B1 \n* Improved wafer and fabrication development pilot line \u201con time\u201d deliveries 47%, reduced \u201corder to delivery\u201d cycle time 83% and increased customer satisfaction 17% by implementing Continuous Process Improvement (CPI) techniques and improving manufacturing process flow efficiency \n* Reduced cycle time 67% and increased customer satisfaction 28% by implementing focused CPI programs on high impact operations, shop floor controls, and expediter team efficiencies \n* Saved $910K per year and slightly increased yield by replacing Prop.65 solvents with NMP and state-of-the-art ultrasonic cleaning technology \n* Improved contamination yield 11%, saving $13.3M per year through the development of an environmentally friendly dry sodium bicarbonate photo resist strip processes Senior Development Engineer/Scientist IBM Storage Division January 2000  \u2013  April 2003  (3 years 4 months) * Generated 18% increased yield, 20% increased volume, and improved quality from 3-sigma to 6-sigma on critical specs by implementing Poke Yokes, SPC and DMAIC root cause analysis \n* Generated in excess of $110M in profit through qualification of six new Head Disk Drive products over a four year period, embedding R&D\u2019s latest technology into early new product build cycles \n* Achieved 100% customer qualification on all transferred new product volume builds into worldwide manufacturing plants in Europe, North America, Latin America, and Asia \n* Saved over $7.2M the first year, improving yield 6% by inventing and implementing an automatic non-contact sodium bicarbonate cleaning system. Received US Patent 6419566 B1 \n* Improved wafer and fabrication development pilot line \u201con time\u201d deliveries 47%, reduced \u201corder to delivery\u201d cycle time 83% and increased customer satisfaction 17% by implementing Continuous Process Improvement (CPI) techniques and improving manufacturing process flow efficiency \n* Reduced cycle time 67% and increased customer satisfaction 28% by implementing focused CPI programs on high impact operations, shop floor controls, and expediter team efficiencies \n* Saved $910K per year and slightly increased yield by replacing Prop.65 solvents with NMP and state-of-the-art ultrasonic cleaning technology \n* Improved contamination yield 11%, saving $13.3M per year through the development of an environmentally friendly dry sodium bicarbonate photo resist strip processes Advisory Development Engineer / Scientist IBM Storage Technology January 1985  \u2013  January 2000  (15 years 1 month) * Increased test yields 12% by eliminating process induced Electro Static Discharge (ESD) damage  \n* Improved product quality 6% and increased field performance MTBF 9% by identifying and correcting process issues using DMAIC root cause analysis techniques \n* Collaborated with R&D to formulate adhesive and planarization materials to bond thousands of individual chips in a single array for photo, etch and ion milling processing. US Patent submitted \n* Attained 5.5% greater overall process yield by driving product design for manufacturability  \n* Increased yields 11% by implementing Statistical Process Control (SPC) on critical Fabrication process parameters Advisory Development Engineer / Scientist IBM Storage Technology January 1985  \u2013  January 2000  (15 years 1 month) * Increased test yields 12% by eliminating process induced Electro Static Discharge (ESD) damage  \n* Improved product quality 6% and increased field performance MTBF 9% by identifying and correcting process issues using DMAIC root cause analysis techniques \n* Collaborated with R&D to formulate adhesive and planarization materials to bond thousands of individual chips in a single array for photo, etch and ion milling processing. US Patent submitted \n* Attained 5.5% greater overall process yield by driving product design for manufacturability  \n* Increased yields 11% by implementing Statistical Process Control (SPC) on critical Fabrication process parameters Skills SPC Root Cause Analysis 5S Process Development Six Sigma Medical Devices Continuous Improvement Kaizen Lean Manufacturing Process Engineering Process Improvement Statistics FMEA Minitab Cross-functional Team... Data Analysis DMAIC Engineering Quality System Process Simulation Design of Experiments ISO 13485 Failure Analysis Design Control Semiconductors Catheters Validation/Verification Metrology DFM DFMEA/PFMEA CAPA FDA Thin Films Demand Flow Technology Value Stream Mapping Supplier Sourcing Supplier Development Validation Design for Manufacturing R&D Supplier Quality Testing Product Development ISO Engineering Management V&V Quality Management Program Management Process Optimization Quality Assurance See 35+ \u00a0 \u00a0 See less Skills  SPC Root Cause Analysis 5S Process Development Six Sigma Medical Devices Continuous Improvement Kaizen Lean Manufacturing Process Engineering Process Improvement Statistics FMEA Minitab Cross-functional Team... Data Analysis DMAIC Engineering Quality System Process Simulation Design of Experiments ISO 13485 Failure Analysis Design Control Semiconductors Catheters Validation/Verification Metrology DFM DFMEA/PFMEA CAPA FDA Thin Films Demand Flow Technology Value Stream Mapping Supplier Sourcing Supplier Development Validation Design for Manufacturing R&D Supplier Quality Testing Product Development ISO Engineering Management V&V Quality Management Program Management Process Optimization Quality Assurance See 35+ \u00a0 \u00a0 See less SPC Root Cause Analysis 5S Process Development Six Sigma Medical Devices Continuous Improvement Kaizen Lean Manufacturing Process Engineering Process Improvement Statistics FMEA Minitab Cross-functional Team... Data Analysis DMAIC Engineering Quality System Process Simulation Design of Experiments ISO 13485 Failure Analysis Design Control Semiconductors Catheters Validation/Verification Metrology DFM DFMEA/PFMEA CAPA FDA Thin Films Demand Flow Technology Value Stream Mapping Supplier Sourcing Supplier Development Validation Design for Manufacturing R&D Supplier Quality Testing Product Development ISO Engineering Management V&V Quality Management Program Management Process Optimization Quality Assurance See 35+ \u00a0 \u00a0 See less SPC Root Cause Analysis 5S Process Development Six Sigma Medical Devices Continuous Improvement Kaizen Lean Manufacturing Process Engineering Process Improvement Statistics FMEA Minitab Cross-functional Team... Data Analysis DMAIC Engineering Quality System Process Simulation Design of Experiments ISO 13485 Failure Analysis Design Control Semiconductors Catheters Validation/Verification Metrology DFM DFMEA/PFMEA CAPA FDA Thin Films Demand Flow Technology Value Stream Mapping Supplier Sourcing Supplier Development Validation Design for Manufacturing R&D Supplier Quality Testing Product Development ISO Engineering Management V&V Quality Management Program Management Process Optimization Quality Assurance See 35+ \u00a0 \u00a0 See less Education San Jose State University MBA & MS Mechanical Engineering 1978  \u2013 1981 Loyola Marymount University BSME,  Mechanical Engineering 1973  \u2013 1977 San Jose State University MBA & MS Mechanical Engineering 1978  \u2013 1981 San Jose State University MBA & MS Mechanical Engineering 1978  \u2013 1981 San Jose State University MBA & MS Mechanical Engineering 1978  \u2013 1981 Loyola Marymount University BSME,  Mechanical Engineering 1973  \u2013 1977 Loyola Marymount University BSME,  Mechanical Engineering 1973  \u2013 1977 Loyola Marymount University BSME,  Mechanical Engineering 1973  \u2013 1977 ", "Summary Member: International Christian Coaching Association \nOnline Classes completed: International Christian Coaching Association \n \nCoaching 101 \nCoaching 201 \nStress Management \n \nCertification through ICCA in process. \n \nCompassion Counseling Center Rochester, MN  \n3 Years volunteer Christian Lay counselor \n \nDivorce Care Support Group Facilitator  \n5 Years Summary Member: International Christian Coaching Association \nOnline Classes completed: International Christian Coaching Association \n \nCoaching 101 \nCoaching 201 \nStress Management \n \nCertification through ICCA in process. \n \nCompassion Counseling Center Rochester, MN  \n3 Years volunteer Christian Lay counselor \n \nDivorce Care Support Group Facilitator  \n5 Years Member: International Christian Coaching Association \nOnline Classes completed: International Christian Coaching Association \n \nCoaching 101 \nCoaching 201 \nStress Management \n \nCertification through ICCA in process. \n \nCompassion Counseling Center Rochester, MN  \n3 Years volunteer Christian Lay counselor \n \nDivorce Care Support Group Facilitator  \n5 Years Member: International Christian Coaching Association \nOnline Classes completed: International Christian Coaching Association \n \nCoaching 101 \nCoaching 201 \nStress Management \n \nCertification through ICCA in process. \n \nCompassion Counseling Center Rochester, MN  \n3 Years volunteer Christian Lay counselor \n \nDivorce Care Support Group Facilitator  \n5 Years Experience Electrical Engineer Technology Contract Services July 2014  \u2013 Present (1 year 2 months) Rochester, Minnesota Area Contract Technology Projects Electrical Engineer - Advisory Engineer Scientist Contract Engineer 2006  \u2013  2012  (6 years) Advisory Engineer Scientist IBM Rochester January 1999  \u2013  November 2007  (8 years 11 months) Leading system power hardware and firmware integration test team for AS/400 i/p Series High/Med/Low end servers.  \nImproved the quality by 40% from the previous year of the delivered power sub-system firmware by capturing problems that previously escaped to customers. \nPerformed power sub-system hardware and firmware bring-up for new systems that met or exceeded schedules. \nPerformed hands on integration of analog and digital components of the power sub-system using oscilloscopes and logic analyzers. \nLed, managed, and coordinated efforts of 7 new-employees to improve the quality of the power sub-system hardware/firmware deliverable while also saving money.  \nDesigned and documented power integration and test process that was adopted for all future products.  \nDespite the challenges of leading in a 3 development site environment, ensured the resolution of all problems found during testing.  \nProvided cross 3 site 7day/24hr pager lab support for analog/digital/firmware power problems to remove road blocks to system schedules. Advisory Engineer IBM Development Lab Rochester MN October 1976  \u2013  November 2007  (31 years 2 months) SELF EMPLOYED IBM CORPORATION January 1976  \u2013  January 2006  (30 years 1 month) WEB SITE DESIGN/ONLINE SALES AND PMI CLASSES 2006 - PRESENT \nPerformed Freelance Website Design in CSS and XHTML for Clients. \nStarted online company selling weight loss supplement and provided client support. \nTaking classes to prepare for Project Management Institute Certification Test in 2010.  \nCompleted the following online courses: PERL programming, Introduction to Networking (TCPIP), Introduction to CSS and XHTML, Intermediate CSS and XHTML, Introduction to PHP and MYSQL, Effective Web Site Design and Achieving Top Search Engine Positions. \nCompleted Project Management Fundamentals, Currently enrolled in Project Management Certification preparation course. Senior Associate Engineer / Staff Engineer Scientist IBM Rochester January 1989  \u2013  January 1999  (10 years 1 month) Assured product development process for AS/400 system processors, memory, firmware and service processors. \nProject managed non-typical products attached to AS/400, which did not follow normal development processes.  \nEnsured development of functions/products customers wanted and needed, including availability/performance/optical and remote workstation attachments. Researched future technology development and advised upper management.  \nPerformed hands on IBM hard drive and SPD Bus interface testing and error injection, learning interface protocol and uncovering problems. \nAssisted in activities beyond job scope that resulted in the Malcom Baldridge Quality Award for site. Senior Lab Technician / Lab Specialist / Senior Lab Specialist IBM Rochester January 1979  \u2013  January 1989  (10 years 1 month) Engineering and Development Hardware System/Sub-system Test coordinator for AS/400 systems, workstation controllers and vendor boxes. \nConsulted with processor development to ensure good development process methodologies were followed. \nCoordinated cross site Toronto/Raleigh/Rochester Manufacturing Verification Tests. Ensured manufacturing processes resulted in error free products shipped to customers.  \nPerformed hands on hardware testing and memory timing analysis to ensure the memory interface works error free. \nDesigned and implemented a tool to simulate X.21 networks which allowed IBM to inexpensively test system to maximum configuration.  \nDebug of TWINAX protocol monitor. Generated bill of materials, etched cards, working drawings to allow mass production of TWINAX Monitor tool to IBM US sites and Japan. Customer Engineer / Associate CE / CE Trainee IBM Branch Office January 1976  \u2013  January 1979  (3 years 1 month) Serviced IBM machines for Field Engineering Division. \n \nReceived branch manager award for handling 2.5 times the territory handled by a CE at my level. \nSuccessfully responded to many, varied machine challenges despite minimal training. \nInherited a very poorly run territory of IBM machines in need of much preventive maintenance and got all machines up to date while managing frequent customer calls. \nAward received for re-building the Selectric I/O consoles for System CE's in the branch office. \nRepaired 129/029/059 Keypunches, Data Recording Equipment, System Selectric I/O and teleprocessing equipment. Electrical Engineer Technology Contract Services July 2014  \u2013 Present (1 year 2 months) Rochester, Minnesota Area Contract Technology Projects Electrical Engineer Technology Contract Services July 2014  \u2013 Present (1 year 2 months) Rochester, Minnesota Area Contract Technology Projects Electrical Engineer - Advisory Engineer Scientist Contract Engineer 2006  \u2013  2012  (6 years) Electrical Engineer - Advisory Engineer Scientist Contract Engineer 2006  \u2013  2012  (6 years) Advisory Engineer Scientist IBM Rochester January 1999  \u2013  November 2007  (8 years 11 months) Leading system power hardware and firmware integration test team for AS/400 i/p Series High/Med/Low end servers.  \nImproved the quality by 40% from the previous year of the delivered power sub-system firmware by capturing problems that previously escaped to customers. \nPerformed power sub-system hardware and firmware bring-up for new systems that met or exceeded schedules. \nPerformed hands on integration of analog and digital components of the power sub-system using oscilloscopes and logic analyzers. \nLed, managed, and coordinated efforts of 7 new-employees to improve the quality of the power sub-system hardware/firmware deliverable while also saving money.  \nDesigned and documented power integration and test process that was adopted for all future products.  \nDespite the challenges of leading in a 3 development site environment, ensured the resolution of all problems found during testing.  \nProvided cross 3 site 7day/24hr pager lab support for analog/digital/firmware power problems to remove road blocks to system schedules. Advisory Engineer Scientist IBM Rochester January 1999  \u2013  November 2007  (8 years 11 months) Leading system power hardware and firmware integration test team for AS/400 i/p Series High/Med/Low end servers.  \nImproved the quality by 40% from the previous year of the delivered power sub-system firmware by capturing problems that previously escaped to customers. \nPerformed power sub-system hardware and firmware bring-up for new systems that met or exceeded schedules. \nPerformed hands on integration of analog and digital components of the power sub-system using oscilloscopes and logic analyzers. \nLed, managed, and coordinated efforts of 7 new-employees to improve the quality of the power sub-system hardware/firmware deliverable while also saving money.  \nDesigned and documented power integration and test process that was adopted for all future products.  \nDespite the challenges of leading in a 3 development site environment, ensured the resolution of all problems found during testing.  \nProvided cross 3 site 7day/24hr pager lab support for analog/digital/firmware power problems to remove road blocks to system schedules. Advisory Engineer IBM Development Lab Rochester MN October 1976  \u2013  November 2007  (31 years 2 months) Advisory Engineer IBM Development Lab Rochester MN October 1976  \u2013  November 2007  (31 years 2 months) SELF EMPLOYED IBM CORPORATION January 1976  \u2013  January 2006  (30 years 1 month) WEB SITE DESIGN/ONLINE SALES AND PMI CLASSES 2006 - PRESENT \nPerformed Freelance Website Design in CSS and XHTML for Clients. \nStarted online company selling weight loss supplement and provided client support. \nTaking classes to prepare for Project Management Institute Certification Test in 2010.  \nCompleted the following online courses: PERL programming, Introduction to Networking (TCPIP), Introduction to CSS and XHTML, Intermediate CSS and XHTML, Introduction to PHP and MYSQL, Effective Web Site Design and Achieving Top Search Engine Positions. \nCompleted Project Management Fundamentals, Currently enrolled in Project Management Certification preparation course. SELF EMPLOYED IBM CORPORATION January 1976  \u2013  January 2006  (30 years 1 month) WEB SITE DESIGN/ONLINE SALES AND PMI CLASSES 2006 - PRESENT \nPerformed Freelance Website Design in CSS and XHTML for Clients. \nStarted online company selling weight loss supplement and provided client support. \nTaking classes to prepare for Project Management Institute Certification Test in 2010.  \nCompleted the following online courses: PERL programming, Introduction to Networking (TCPIP), Introduction to CSS and XHTML, Intermediate CSS and XHTML, Introduction to PHP and MYSQL, Effective Web Site Design and Achieving Top Search Engine Positions. \nCompleted Project Management Fundamentals, Currently enrolled in Project Management Certification preparation course. Senior Associate Engineer / Staff Engineer Scientist IBM Rochester January 1989  \u2013  January 1999  (10 years 1 month) Assured product development process for AS/400 system processors, memory, firmware and service processors. \nProject managed non-typical products attached to AS/400, which did not follow normal development processes.  \nEnsured development of functions/products customers wanted and needed, including availability/performance/optical and remote workstation attachments. Researched future technology development and advised upper management.  \nPerformed hands on IBM hard drive and SPD Bus interface testing and error injection, learning interface protocol and uncovering problems. \nAssisted in activities beyond job scope that resulted in the Malcom Baldridge Quality Award for site. Senior Associate Engineer / Staff Engineer Scientist IBM Rochester January 1989  \u2013  January 1999  (10 years 1 month) Assured product development process for AS/400 system processors, memory, firmware and service processors. \nProject managed non-typical products attached to AS/400, which did not follow normal development processes.  \nEnsured development of functions/products customers wanted and needed, including availability/performance/optical and remote workstation attachments. Researched future technology development and advised upper management.  \nPerformed hands on IBM hard drive and SPD Bus interface testing and error injection, learning interface protocol and uncovering problems. \nAssisted in activities beyond job scope that resulted in the Malcom Baldridge Quality Award for site. Senior Lab Technician / Lab Specialist / Senior Lab Specialist IBM Rochester January 1979  \u2013  January 1989  (10 years 1 month) Engineering and Development Hardware System/Sub-system Test coordinator for AS/400 systems, workstation controllers and vendor boxes. \nConsulted with processor development to ensure good development process methodologies were followed. \nCoordinated cross site Toronto/Raleigh/Rochester Manufacturing Verification Tests. Ensured manufacturing processes resulted in error free products shipped to customers.  \nPerformed hands on hardware testing and memory timing analysis to ensure the memory interface works error free. \nDesigned and implemented a tool to simulate X.21 networks which allowed IBM to inexpensively test system to maximum configuration.  \nDebug of TWINAX protocol monitor. Generated bill of materials, etched cards, working drawings to allow mass production of TWINAX Monitor tool to IBM US sites and Japan. Senior Lab Technician / Lab Specialist / Senior Lab Specialist IBM Rochester January 1979  \u2013  January 1989  (10 years 1 month) Engineering and Development Hardware System/Sub-system Test coordinator for AS/400 systems, workstation controllers and vendor boxes. \nConsulted with processor development to ensure good development process methodologies were followed. \nCoordinated cross site Toronto/Raleigh/Rochester Manufacturing Verification Tests. Ensured manufacturing processes resulted in error free products shipped to customers.  \nPerformed hands on hardware testing and memory timing analysis to ensure the memory interface works error free. \nDesigned and implemented a tool to simulate X.21 networks which allowed IBM to inexpensively test system to maximum configuration.  \nDebug of TWINAX protocol monitor. Generated bill of materials, etched cards, working drawings to allow mass production of TWINAX Monitor tool to IBM US sites and Japan. Customer Engineer / Associate CE / CE Trainee IBM Branch Office January 1976  \u2013  January 1979  (3 years 1 month) Serviced IBM machines for Field Engineering Division. \n \nReceived branch manager award for handling 2.5 times the territory handled by a CE at my level. \nSuccessfully responded to many, varied machine challenges despite minimal training. \nInherited a very poorly run territory of IBM machines in need of much preventive maintenance and got all machines up to date while managing frequent customer calls. \nAward received for re-building the Selectric I/O consoles for System CE's in the branch office. \nRepaired 129/029/059 Keypunches, Data Recording Equipment, System Selectric I/O and teleprocessing equipment. Customer Engineer / Associate CE / CE Trainee IBM Branch Office January 1976  \u2013  January 1979  (3 years 1 month) Serviced IBM machines for Field Engineering Division. \n \nReceived branch manager award for handling 2.5 times the territory handled by a CE at my level. \nSuccessfully responded to many, varied machine challenges despite minimal training. \nInherited a very poorly run territory of IBM machines in need of much preventive maintenance and got all machines up to date while managing frequent customer calls. \nAward received for re-building the Selectric I/O consoles for System CE's in the branch office. \nRepaired 129/029/059 Keypunches, Data Recording Equipment, System Selectric I/O and teleprocessing equipment. Skills Testing Hardware Project Management Electrical Engineering Management Training Integration Programming Servers Networking Skills  Testing Hardware Project Management Electrical Engineering Management Training Integration Programming Servers Networking Testing Hardware Project Management Electrical Engineering Management Training Integration Programming Servers Networking Testing Hardware Project Management Electrical Engineering Management Training Integration Programming Servers Networking Education International Business Machines UTEP,  Electrical Engineer 1980  \u2013 1989 This was a special program for internal employees to be promoted into the engineering positions from technician level.. \nI attended Rochester Community college and University of MN Unite classes for Electrical Engineering. I worked Full time and went to classes part time for 9 years to complete the requirements. Was promoted to Staff Engineer in 1990. International Business Machines UTEP,  Electrical Engineer 1980  \u2013 1989 This was a special program for internal employees to be promoted into the engineering positions from technician level.. \nI attended Rochester Community college and University of MN Unite classes for Electrical Engineering. I worked Full time and went to classes part time for 9 years to complete the requirements. Was promoted to Staff Engineer in 1990. International Business Machines UTEP,  Electrical Engineer 1980  \u2013 1989 This was a special program for internal employees to be promoted into the engineering positions from technician level.. \nI attended Rochester Community college and University of MN Unite classes for Electrical Engineering. I worked Full time and went to classes part time for 9 years to complete the requirements. Was promoted to Staff Engineer in 1990. International Business Machines UTEP,  Electrical Engineer 1980  \u2013 1989 This was a special program for internal employees to be promoted into the engineering positions from technician level.. \nI attended Rochester Community college and University of MN Unite classes for Electrical Engineering. I worked Full time and went to classes part time for 9 years to complete the requirements. Was promoted to Staff Engineer in 1990. ", "Summary Detail-oriented Firmware Engineering professional with expertise in all phases of software development. Effectively analyzes, designs and implements embedded software products that encompass client server architecture and object-oriented design. Demonstrated successes and strong work ethic prove to enhance existing systems with new features and performance improvements. \n \nCore Competencies in: \n\u2022\tC and C++ Programming Languages \n\u2022\tObject-oriented Design and Programming \n\u2022\tTroubleshooting and Debugging\t \n\u2022\tSoftware Engineering and Development\t \n\u2022\tTesting Methodologies \n\u2022\tEmbedded Software and Systems\t \n\u2022\tDevice Drivers \n\u2022\tDistributed Systems\t \n\u2022\tMulti-threaded Design \n\u2022\tShell Scripting\t \n\u2022\tAgile Methodologies Summary Detail-oriented Firmware Engineering professional with expertise in all phases of software development. Effectively analyzes, designs and implements embedded software products that encompass client server architecture and object-oriented design. Demonstrated successes and strong work ethic prove to enhance existing systems with new features and performance improvements. \n \nCore Competencies in: \n\u2022\tC and C++ Programming Languages \n\u2022\tObject-oriented Design and Programming \n\u2022\tTroubleshooting and Debugging\t \n\u2022\tSoftware Engineering and Development\t \n\u2022\tTesting Methodologies \n\u2022\tEmbedded Software and Systems\t \n\u2022\tDevice Drivers \n\u2022\tDistributed Systems\t \n\u2022\tMulti-threaded Design \n\u2022\tShell Scripting\t \n\u2022\tAgile Methodologies Detail-oriented Firmware Engineering professional with expertise in all phases of software development. Effectively analyzes, designs and implements embedded software products that encompass client server architecture and object-oriented design. Demonstrated successes and strong work ethic prove to enhance existing systems with new features and performance improvements. \n \nCore Competencies in: \n\u2022\tC and C++ Programming Languages \n\u2022\tObject-oriented Design and Programming \n\u2022\tTroubleshooting and Debugging\t \n\u2022\tSoftware Engineering and Development\t \n\u2022\tTesting Methodologies \n\u2022\tEmbedded Software and Systems\t \n\u2022\tDevice Drivers \n\u2022\tDistributed Systems\t \n\u2022\tMulti-threaded Design \n\u2022\tShell Scripting\t \n\u2022\tAgile Methodologies Detail-oriented Firmware Engineering professional with expertise in all phases of software development. Effectively analyzes, designs and implements embedded software products that encompass client server architecture and object-oriented design. Demonstrated successes and strong work ethic prove to enhance existing systems with new features and performance improvements. \n \nCore Competencies in: \n\u2022\tC and C++ Programming Languages \n\u2022\tObject-oriented Design and Programming \n\u2022\tTroubleshooting and Debugging\t \n\u2022\tSoftware Engineering and Development\t \n\u2022\tTesting Methodologies \n\u2022\tEmbedded Software and Systems\t \n\u2022\tDevice Drivers \n\u2022\tDistributed Systems\t \n\u2022\tMulti-threaded Design \n\u2022\tShell Scripting\t \n\u2022\tAgile Methodologies Experience Senior Firmware Engineer HGST, a Western Digital company September 2013  \u2013 Present (2 years) Staff Software Engineer IBM January 1996  \u2013  July 2013  (17 years 7 months) Rochester, Minnesota Area Conceptualized, designed, and developed robust embedded software for 5 generations of IBM Power Systems service processor, in both Linux and custom RT-OS environments. \n\u2022 Served as team leader and cross-site coordinator for an object-oriented CIM communications layer. \n\u2022\tArchitected a robust method to safely update Flash, acting as functional owner of code update component. \n\u2022\tDeveloped an object-oriented model of service processor power sequence, checking hardware, and reducing code complexity which replaced functions scattered in legacy code base. \n\u2022\tTeam leader for a Linux hot-plug manager component. \n\u2022\tCreated a real time clock component that bridged host OS to service processor clock hardware which compensated for message latency. \n\u2022\tOwned a component that built up a hierarchical map of server hardware and capabilities in Host OS server memory. Published architecture and specifications to host OS development community. Staff Software Engineer IBM January 1995  \u2013  December 1995  (1 year) Rochester, Minnesota Area Developed a diagnostic device driver framework. Staff Engineer / Scientist IBM July 1993  \u2013  December 1994  (1 year 6 months) Rochester, Minnesota Area Lead engineer for RAID storage systems maintenance effectiveness testing, setting schedules, writing test plans, and supervising testing activities. Produced a field maintenance manual containing diagnostic procedures based on tests performed. Staff Engineer / Scientist IBM March 1988  \u2013  June 1993  (5 years 4 months) Rochester, Minnesota Area Process Engineer for magnetic test and geometry measurement of over 4M thin film disks produced annually, concentrating on daily yield management, process feedback, and test optimization, guiding a quality team to boost yields above 95%. Used sampling techniques to cut test times by 50%. Staff Engineer / Scientist IBM December 1983  \u2013  February 1988  (4 years 3 months) Rochester, Minnesota Area Developed test strategies and influenced product design to incorporate self test into disk drive manufacturing process. Created surface analysis test algorithms in support of pilot manufacturing line and disk drive development activities. Staff Engineer / Scientist IBM June 1982  \u2013  November 1983  (1 year 6 months) United Kingdom Directed teams in developing both software and hardware for HDD surface analysis testing. Senior Associate Engineer IBM January 1978  \u2013  May 1982  (4 years 5 months) Rochester, Minnesota Area Designed the digital logic for first 2 generations magnetic surface analysis disk testers used in disk manufacturing. Senior Firmware Engineer HGST, a Western Digital company September 2013  \u2013 Present (2 years) Senior Firmware Engineer HGST, a Western Digital company September 2013  \u2013 Present (2 years) Staff Software Engineer IBM January 1996  \u2013  July 2013  (17 years 7 months) Rochester, Minnesota Area Conceptualized, designed, and developed robust embedded software for 5 generations of IBM Power Systems service processor, in both Linux and custom RT-OS environments. \n\u2022 Served as team leader and cross-site coordinator for an object-oriented CIM communications layer. \n\u2022\tArchitected a robust method to safely update Flash, acting as functional owner of code update component. \n\u2022\tDeveloped an object-oriented model of service processor power sequence, checking hardware, and reducing code complexity which replaced functions scattered in legacy code base. \n\u2022\tTeam leader for a Linux hot-plug manager component. \n\u2022\tCreated a real time clock component that bridged host OS to service processor clock hardware which compensated for message latency. \n\u2022\tOwned a component that built up a hierarchical map of server hardware and capabilities in Host OS server memory. Published architecture and specifications to host OS development community. Staff Software Engineer IBM January 1996  \u2013  July 2013  (17 years 7 months) Rochester, Minnesota Area Conceptualized, designed, and developed robust embedded software for 5 generations of IBM Power Systems service processor, in both Linux and custom RT-OS environments. \n\u2022 Served as team leader and cross-site coordinator for an object-oriented CIM communications layer. \n\u2022\tArchitected a robust method to safely update Flash, acting as functional owner of code update component. \n\u2022\tDeveloped an object-oriented model of service processor power sequence, checking hardware, and reducing code complexity which replaced functions scattered in legacy code base. \n\u2022\tTeam leader for a Linux hot-plug manager component. \n\u2022\tCreated a real time clock component that bridged host OS to service processor clock hardware which compensated for message latency. \n\u2022\tOwned a component that built up a hierarchical map of server hardware and capabilities in Host OS server memory. Published architecture and specifications to host OS development community. Staff Software Engineer IBM January 1995  \u2013  December 1995  (1 year) Rochester, Minnesota Area Developed a diagnostic device driver framework. Staff Software Engineer IBM January 1995  \u2013  December 1995  (1 year) Rochester, Minnesota Area Developed a diagnostic device driver framework. Staff Engineer / Scientist IBM July 1993  \u2013  December 1994  (1 year 6 months) Rochester, Minnesota Area Lead engineer for RAID storage systems maintenance effectiveness testing, setting schedules, writing test plans, and supervising testing activities. Produced a field maintenance manual containing diagnostic procedures based on tests performed. Staff Engineer / Scientist IBM July 1993  \u2013  December 1994  (1 year 6 months) Rochester, Minnesota Area Lead engineer for RAID storage systems maintenance effectiveness testing, setting schedules, writing test plans, and supervising testing activities. Produced a field maintenance manual containing diagnostic procedures based on tests performed. Staff Engineer / Scientist IBM March 1988  \u2013  June 1993  (5 years 4 months) Rochester, Minnesota Area Process Engineer for magnetic test and geometry measurement of over 4M thin film disks produced annually, concentrating on daily yield management, process feedback, and test optimization, guiding a quality team to boost yields above 95%. Used sampling techniques to cut test times by 50%. Staff Engineer / Scientist IBM March 1988  \u2013  June 1993  (5 years 4 months) Rochester, Minnesota Area Process Engineer for magnetic test and geometry measurement of over 4M thin film disks produced annually, concentrating on daily yield management, process feedback, and test optimization, guiding a quality team to boost yields above 95%. Used sampling techniques to cut test times by 50%. Staff Engineer / Scientist IBM December 1983  \u2013  February 1988  (4 years 3 months) Rochester, Minnesota Area Developed test strategies and influenced product design to incorporate self test into disk drive manufacturing process. Created surface analysis test algorithms in support of pilot manufacturing line and disk drive development activities. Staff Engineer / Scientist IBM December 1983  \u2013  February 1988  (4 years 3 months) Rochester, Minnesota Area Developed test strategies and influenced product design to incorporate self test into disk drive manufacturing process. Created surface analysis test algorithms in support of pilot manufacturing line and disk drive development activities. Staff Engineer / Scientist IBM June 1982  \u2013  November 1983  (1 year 6 months) United Kingdom Directed teams in developing both software and hardware for HDD surface analysis testing. Staff Engineer / Scientist IBM June 1982  \u2013  November 1983  (1 year 6 months) United Kingdom Directed teams in developing both software and hardware for HDD surface analysis testing. Senior Associate Engineer IBM January 1978  \u2013  May 1982  (4 years 5 months) Rochester, Minnesota Area Designed the digital logic for first 2 generations magnetic surface analysis disk testers used in disk manufacturing. Senior Associate Engineer IBM January 1978  \u2013  May 1982  (4 years 5 months) Rochester, Minnesota Area Designed the digital logic for first 2 generations magnetic surface analysis disk testers used in disk manufacturing. Skills Software Development Software Engineering C++ Linux Unix C Perl Embedded Systems Agile Methodologies Storage Testing Shell Scripting Debugging Eclipse Embedded Software Device Drivers Software Design ClearCase TCP/IP Object Oriented Design Subversion Multithreading System Architecture Distributed Systems CVS Programming Algorithms Operating Systems Firmware Architectures Hardware RTOS UML Embedded Linux Bash Python Linux Kernel Design Patterns Unix Shell Scripting Test Automation OOP Test Planning See 27+ \u00a0 \u00a0 See less Skills  Software Development Software Engineering C++ Linux Unix C Perl Embedded Systems Agile Methodologies Storage Testing Shell Scripting Debugging Eclipse Embedded Software Device Drivers Software Design ClearCase TCP/IP Object Oriented Design Subversion Multithreading System Architecture Distributed Systems CVS Programming Algorithms Operating Systems Firmware Architectures Hardware RTOS UML Embedded Linux Bash Python Linux Kernel Design Patterns Unix Shell Scripting Test Automation OOP Test Planning See 27+ \u00a0 \u00a0 See less Software Development Software Engineering C++ Linux Unix C Perl Embedded Systems Agile Methodologies Storage Testing Shell Scripting Debugging Eclipse Embedded Software Device Drivers Software Design ClearCase TCP/IP Object Oriented Design Subversion Multithreading System Architecture Distributed Systems CVS Programming Algorithms Operating Systems Firmware Architectures Hardware RTOS UML Embedded Linux Bash Python Linux Kernel Design Patterns Unix Shell Scripting Test Automation OOP Test Planning See 27+ \u00a0 \u00a0 See less Software Development Software Engineering C++ Linux Unix C Perl Embedded Systems Agile Methodologies Storage Testing Shell Scripting Debugging Eclipse Embedded Software Device Drivers Software Design ClearCase TCP/IP Object Oriented Design Subversion Multithreading System Architecture Distributed Systems CVS Programming Algorithms Operating Systems Firmware Architectures Hardware RTOS UML Embedded Linux Bash Python Linux Kernel Design Patterns Unix Shell Scripting Test Automation OOP Test Planning See 27+ \u00a0 \u00a0 See less Education University of Wisconsin - Madison Bachelor of Science (BS),  Electrical and Electronics Engineering Winona State University C and C++ Programming Languages and Advanced Techniques University of Wisconsin - Madison Bachelor of Science (BS),  Electrical and Electronics Engineering University of Wisconsin - Madison Bachelor of Science (BS),  Electrical and Electronics Engineering University of Wisconsin - Madison Bachelor of Science (BS),  Electrical and Electronics Engineering Winona State University C and C++ Programming Languages and Advanced Techniques Winona State University C and C++ Programming Languages and Advanced Techniques Winona State University C and C++ Programming Languages and Advanced Techniques ", "Skills Verilog Hardware Signal Integrity EDA Ethernet PCB design Electronics Integration Product Development Project Management PCIe FPGA Embedded Systems Hardware Architecture Logic Design Debugging Simulations ASIC VHDL Processors Digital Signal... Device Drivers Wireless RTL design IC Firmware Semiconductors Physical Design RF SoC Analog System Architecture Mixed Signal SCSI PCB Design RTL Design See 21+ \u00a0 \u00a0 See less Skills  Verilog Hardware Signal Integrity EDA Ethernet PCB design Electronics Integration Product Development Project Management PCIe FPGA Embedded Systems Hardware Architecture Logic Design Debugging Simulations ASIC VHDL Processors Digital Signal... Device Drivers Wireless RTL design IC Firmware Semiconductors Physical Design RF SoC Analog System Architecture Mixed Signal SCSI PCB Design RTL Design See 21+ \u00a0 \u00a0 See less Verilog Hardware Signal Integrity EDA Ethernet PCB design Electronics Integration Product Development Project Management PCIe FPGA Embedded Systems Hardware Architecture Logic Design Debugging Simulations ASIC VHDL Processors Digital Signal... Device Drivers Wireless RTL design IC Firmware Semiconductors Physical Design RF SoC Analog System Architecture Mixed Signal SCSI PCB Design RTL Design See 21+ \u00a0 \u00a0 See less Verilog Hardware Signal Integrity EDA Ethernet PCB design Electronics Integration Product Development Project Management PCIe FPGA Embedded Systems Hardware Architecture Logic Design Debugging Simulations ASIC VHDL Processors Digital Signal... Device Drivers Wireless RTL design IC Firmware Semiconductors Physical Design RF SoC Analog System Architecture Mixed Signal SCSI PCB Design RTL Design See 21+ \u00a0 \u00a0 See less ", "Summary Senior Staff Engineer with extensive experience and technical leadership in ASIC architecture and digital Logic design/verification, post silicon bring up and validation in networking ASIC/SOC product development. Summary Senior Staff Engineer with extensive experience and technical leadership in ASIC architecture and digital Logic design/verification, post silicon bring up and validation in networking ASIC/SOC product development. Senior Staff Engineer with extensive experience and technical leadership in ASIC architecture and digital Logic design/verification, post silicon bring up and validation in networking ASIC/SOC product development. Senior Staff Engineer with extensive experience and technical leadership in ASIC architecture and digital Logic design/verification, post silicon bring up and validation in networking ASIC/SOC product development. Experience Senior Staff Engineer Samsung Semiconductor, Inc. December 2013  \u2013 Present (1 year 9 months) Milpitas, CA Senior Engineer/Scientist IBM Corp August 2010  \u2013  November 2013  (3 years 4 months) Research Triangle Park, NC Advisory Engineer/Scientist IBM June 2005  \u2013  August 2010  (5 years 3 months) Staff Engineer/Scientist IBM Corp. May 2001  \u2013  June 2005  (4 years 2 months) Staff Engineer Motorola September 1999  \u2013  May 2001  (1 year 9 months) Senior Staff Engineer Samsung Semiconductor, Inc. December 2013  \u2013 Present (1 year 9 months) Milpitas, CA Senior Staff Engineer Samsung Semiconductor, Inc. December 2013  \u2013 Present (1 year 9 months) Milpitas, CA Senior Engineer/Scientist IBM Corp August 2010  \u2013  November 2013  (3 years 4 months) Research Triangle Park, NC Senior Engineer/Scientist IBM Corp August 2010  \u2013  November 2013  (3 years 4 months) Research Triangle Park, NC Advisory Engineer/Scientist IBM June 2005  \u2013  August 2010  (5 years 3 months) Advisory Engineer/Scientist IBM June 2005  \u2013  August 2010  (5 years 3 months) Staff Engineer/Scientist IBM Corp. May 2001  \u2013  June 2005  (4 years 2 months) Staff Engineer/Scientist IBM Corp. May 2001  \u2013  June 2005  (4 years 2 months) Staff Engineer Motorola September 1999  \u2013  May 2001  (1 year 9 months) Staff Engineer Motorola September 1999  \u2013  May 2001  (1 year 9 months) Languages Chinese Native or bilingual proficiency English Full professional proficiency Chinese Native or bilingual proficiency English Full professional proficiency Chinese Native or bilingual proficiency English Full professional proficiency Native or bilingual proficiency Full professional proficiency Skills Logic Design Timing Closure Perl VHDL TCL Physical Design Functional Verification VLSI ASIC C Verilog Embedded Systems Unix Linux C++ Computer Architecture Simulation and Modeling Router/Switch hardware... Converged Enhanced... IEEE 802.3 IEEE 802.1Qbg 100G/40G/10G/1G Ethernet TCP/IP TCP/IP offload and... Intelligent NIC design Data Center Switching Data Center Switch Flow... Design for Test ASIC Metodology Virtualization of... System on Chip Tcl-Tk Network Processor Design Ethernet SoC Data Center Algorithms Simulations Debugging DFT See 25+ \u00a0 \u00a0 See less Skills  Logic Design Timing Closure Perl VHDL TCL Physical Design Functional Verification VLSI ASIC C Verilog Embedded Systems Unix Linux C++ Computer Architecture Simulation and Modeling Router/Switch hardware... Converged Enhanced... IEEE 802.3 IEEE 802.1Qbg 100G/40G/10G/1G Ethernet TCP/IP TCP/IP offload and... Intelligent NIC design Data Center Switching Data Center Switch Flow... Design for Test ASIC Metodology Virtualization of... System on Chip Tcl-Tk Network Processor Design Ethernet SoC Data Center Algorithms Simulations Debugging DFT See 25+ \u00a0 \u00a0 See less Logic Design Timing Closure Perl VHDL TCL Physical Design Functional Verification VLSI ASIC C Verilog Embedded Systems Unix Linux C++ Computer Architecture Simulation and Modeling Router/Switch hardware... Converged Enhanced... IEEE 802.3 IEEE 802.1Qbg 100G/40G/10G/1G Ethernet TCP/IP TCP/IP offload and... Intelligent NIC design Data Center Switching Data Center Switch Flow... Design for Test ASIC Metodology Virtualization of... System on Chip Tcl-Tk Network Processor Design Ethernet SoC Data Center Algorithms Simulations Debugging DFT See 25+ \u00a0 \u00a0 See less Logic Design Timing Closure Perl VHDL TCL Physical Design Functional Verification VLSI ASIC C Verilog Embedded Systems Unix Linux C++ Computer Architecture Simulation and Modeling Router/Switch hardware... Converged Enhanced... IEEE 802.3 IEEE 802.1Qbg 100G/40G/10G/1G Ethernet TCP/IP TCP/IP offload and... Intelligent NIC design Data Center Switching Data Center Switch Flow... Design for Test ASIC Metodology Virtualization of... System on Chip Tcl-Tk Network Processor Design Ethernet SoC Data Center Algorithms Simulations Debugging DFT See 25+ \u00a0 \u00a0 See less Education North Carolina State University PHD,  Computer Engineering 1996  \u2013 1999 Dissertation titled \u201cPerformance Modeling and Evaluation of an MPLS Architecture using the DTM technology\" 1999 \n \n\"Queuing Networks Modelling for a Packet Router Architecture Using the DTM Technology\". IEEE ICC (1) 2000: 186-191 \n \n\"Fair Efficient Call Admission Control Policies for Heterogeneous Traffic Streams in a Packet Routing Server Using the DTM Technology\". NETWORKING 2000: 620-631 Syracuse University Master,  Electrical Engineer 1994  \u2013 1995 North Carolina State University PHD,  Computer Engineering 1996  \u2013 1999 Dissertation titled \u201cPerformance Modeling and Evaluation of an MPLS Architecture using the DTM technology\" 1999 \n \n\"Queuing Networks Modelling for a Packet Router Architecture Using the DTM Technology\". IEEE ICC (1) 2000: 186-191 \n \n\"Fair Efficient Call Admission Control Policies for Heterogeneous Traffic Streams in a Packet Routing Server Using the DTM Technology\". NETWORKING 2000: 620-631 North Carolina State University PHD,  Computer Engineering 1996  \u2013 1999 Dissertation titled \u201cPerformance Modeling and Evaluation of an MPLS Architecture using the DTM technology\" 1999 \n \n\"Queuing Networks Modelling for a Packet Router Architecture Using the DTM Technology\". IEEE ICC (1) 2000: 186-191 \n \n\"Fair Efficient Call Admission Control Policies for Heterogeneous Traffic Streams in a Packet Routing Server Using the DTM Technology\". NETWORKING 2000: 620-631 North Carolina State University PHD,  Computer Engineering 1996  \u2013 1999 Dissertation titled \u201cPerformance Modeling and Evaluation of an MPLS Architecture using the DTM technology\" 1999 \n \n\"Queuing Networks Modelling for a Packet Router Architecture Using the DTM Technology\". IEEE ICC (1) 2000: 186-191 \n \n\"Fair Efficient Call Admission Control Policies for Heterogeneous Traffic Streams in a Packet Routing Server Using the DTM Technology\". NETWORKING 2000: 620-631 Syracuse University Master,  Electrical Engineer 1994  \u2013 1995 Syracuse University Master,  Electrical Engineer 1994  \u2013 1995 Syracuse University Master,  Electrical Engineer 1994  \u2013 1995 ", "Experience Senior Engineer IBM Almaden Research Center January 2010  \u2013 Present (5 years 8 months) Sole Proprietor Erpelding Enterprises January 2005  \u2013  March 2011  (6 years 3 months) Senior Engineer Hitachi Global Storage Technologies, Inc. January 2003  \u2013  December 2004  (2 years) Technology Lead / Contract Manager International Business Machines Corp. July 1972  \u2013  December 2002  (30 years 6 months) Lead Engineer / Product Engineer International Business Machines Corp. July 1972  \u2013  December 2002  (30 years 6 months) R&D Engineer / Scientist IBM, San Jose, CA July 1972  \u2013  December 2002  (30 years 6 months) Sr. Engineer Hitachi/IBM 2001  \u2013  2002  (1 year) Senior Engineer IBM 1972  \u2013  2002  (30 years) Senior Engineer IBM Almaden Research Center January 2010  \u2013 Present (5 years 8 months) Senior Engineer IBM Almaden Research Center January 2010  \u2013 Present (5 years 8 months) Sole Proprietor Erpelding Enterprises January 2005  \u2013  March 2011  (6 years 3 months) Sole Proprietor Erpelding Enterprises January 2005  \u2013  March 2011  (6 years 3 months) Senior Engineer Hitachi Global Storage Technologies, Inc. January 2003  \u2013  December 2004  (2 years) Senior Engineer Hitachi Global Storage Technologies, Inc. January 2003  \u2013  December 2004  (2 years) Technology Lead / Contract Manager International Business Machines Corp. July 1972  \u2013  December 2002  (30 years 6 months) Technology Lead / Contract Manager International Business Machines Corp. July 1972  \u2013  December 2002  (30 years 6 months) Lead Engineer / Product Engineer International Business Machines Corp. July 1972  \u2013  December 2002  (30 years 6 months) Lead Engineer / Product Engineer International Business Machines Corp. July 1972  \u2013  December 2002  (30 years 6 months) R&D Engineer / Scientist IBM, San Jose, CA July 1972  \u2013  December 2002  (30 years 6 months) R&D Engineer / Scientist IBM, San Jose, CA July 1972  \u2013  December 2002  (30 years 6 months) Sr. Engineer Hitachi/IBM 2001  \u2013  2002  (1 year) Sr. Engineer Hitachi/IBM 2001  \u2013  2002  (1 year) Senior Engineer IBM 1972  \u2013  2002  (30 years) Senior Engineer IBM 1972  \u2013  2002  (30 years) Skills Manufacturing Cross-functional Team... Competitive Analysis Semiconductors Patents Product Development Engineering Skills  Manufacturing Cross-functional Team... Competitive Analysis Semiconductors Patents Product Development Engineering Manufacturing Cross-functional Team... Competitive Analysis Semiconductors Patents Product Development Engineering Manufacturing Cross-functional Team... Competitive Analysis Semiconductors Patents Product Development Engineering Education Loyola Marymount University 1968  \u2013 1972 Loyola Marymount University 1968  \u2013 1972 Loyola Marymount University 1968  \u2013 1972 Loyola Marymount University 1968  \u2013 1972 Honors & Awards Additional Honors & Awards With IBM: \n- Honored at two (2) Corporate Technical Recognition Events \n- Eight (8) Invention Plateau Awards \n- Three (3) awards for Outstanding Technical Achievement \n- One (1) award for Outstanding Achievement \n- One (1) Division Award \n \nWith Hitachi: \n- One (1) Golden Patent Award \n \nWith IBM & Hitachi: \n- Thirty-five (35) US Patents Issued \n- Four (4) US Patent Applications Pending Additional Honors & Awards With IBM: \n- Honored at two (2) Corporate Technical Recognition Events \n- Eight (8) Invention Plateau Awards \n- Three (3) awards for Outstanding Technical Achievement \n- One (1) award for Outstanding Achievement \n- One (1) Division Award \n \nWith Hitachi: \n- One (1) Golden Patent Award \n \nWith IBM & Hitachi: \n- Thirty-five (35) US Patents Issued \n- Four (4) US Patent Applications Pending Additional Honors & Awards With IBM: \n- Honored at two (2) Corporate Technical Recognition Events \n- Eight (8) Invention Plateau Awards \n- Three (3) awards for Outstanding Technical Achievement \n- One (1) award for Outstanding Achievement \n- One (1) Division Award \n \nWith Hitachi: \n- One (1) Golden Patent Award \n \nWith IBM & Hitachi: \n- Thirty-five (35) US Patents Issued \n- Four (4) US Patent Applications Pending Additional Honors & Awards With IBM: \n- Honored at two (2) Corporate Technical Recognition Events \n- Eight (8) Invention Plateau Awards \n- Three (3) awards for Outstanding Technical Achievement \n- One (1) award for Outstanding Achievement \n- One (1) Division Award \n \nWith Hitachi: \n- One (1) Golden Patent Award \n \nWith IBM & Hitachi: \n- Thirty-five (35) US Patents Issued \n- Four (4) US Patent Applications Pending "]}