[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/PartSelectParent/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/PartSelectParent/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<94> s<93> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<13> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<13> s<12> l<1:8> el<1:11>
n<> u<4> t<PortDir_Out> p<9> s<8> l<1:12> el<1:18>
n<> u<5> t<IntegerAtomType_Int> p<6> l<1:19> el<1:22>
n<> u<6> t<Data_type> p<7> c<5> l<1:19> el<1:22>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<1:19> el<1:22>
n<> u<8> t<Net_port_type> p<9> c<7> l<1:19> el<1:22>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<1:12> el<1:22>
n<o> u<10> t<StringConst> p<11> l<1:23> el<1:24>
n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<1:12> el<1:24>
n<> u<12> t<List_of_port_declarations> p<13> c<11> l<1:11> el<1:25>
n<> u<13> t<Module_ansi_header> p<91> c<2> s<63> l<1:1> el<1:26>
n<o> u<14> t<StringConst> p<15> l<3:7> el<3:8>
n<> u<15> t<Ps_or_hierarchical_identifier> p<18> c<14> s<17> l<3:7> el<3:8>
n<> u<16> t<Bit_select> p<17> l<3:9> el<3:9>
n<> u<17> t<Select> p<18> c<16> l<3:9> el<3:9>
n<> u<18> t<Variable_lvalue> p<24> c<15> s<19> l<3:7> el<3:8>
n<> u<19> t<AssignOp_Assign> p<24> s<23> l<3:9> el<3:10>
n<0> u<20> t<IntConst> p<21> l<3:11> el<3:12>
n<> u<21> t<Primary_literal> p<22> c<20> l<3:11> el<3:12>
n<> u<22> t<Primary> p<23> c<21> l<3:11> el<3:12>
n<> u<23> t<Expression> p<24> c<22> l<3:11> el<3:12>
n<> u<24> t<Operator_assignment> p<25> c<18> l<3:7> el<3:12>
n<> u<25> t<Blocking_assignment> p<26> c<24> l<3:7> el<3:12>
n<> u<26> t<Statement_item> p<27> c<25> l<3:7> el<3:13>
n<> u<27> t<Statement> p<28> c<26> l<3:7> el<3:13>
n<> u<28> t<Statement_or_null> p<56> c<27> s<54> l<3:7> el<3:13>
n<o> u<29> t<StringConst> p<30> l<4:8> el<4:9>
n<> u<30> t<Ps_or_hierarchical_identifier> p<43> c<29> s<42> l<4:8> el<4:9>
n<> u<31> t<Bit_select> p<42> s<41> l<4:9> el<4:9>
n<1> u<32> t<IntConst> p<33> l<4:10> el<4:11>
n<> u<33> t<Primary_literal> p<34> c<32> l<4:10> el<4:11>
n<> u<34> t<Constant_primary> p<35> c<33> l<4:10> el<4:11>
n<> u<35> t<Constant_expression> p<40> c<34> s<39> l<4:10> el<4:11>
n<0> u<36> t<IntConst> p<37> l<4:12> el<4:13>
n<> u<37> t<Primary_literal> p<38> c<36> l<4:12> el<4:13>
n<> u<38> t<Constant_primary> p<39> c<37> l<4:12> el<4:13>
n<> u<39> t<Constant_expression> p<40> c<38> l<4:12> el<4:13>
n<> u<40> t<Constant_range> p<41> c<35> l<4:10> el<4:13>
n<> u<41> t<Part_select_range> p<42> c<40> l<4:10> el<4:13>
n<> u<42> t<Select> p<43> c<31> l<4:9> el<4:14>
n<> u<43> t<Variable_lvalue> p<44> c<30> l<4:8> el<4:14>
n<> u<44> t<Variable_lvalue> p<50> c<43> s<45> l<4:7> el<4:15>
n<> u<45> t<AssignOp_Assign> p<50> s<49> l<4:16> el<4:17>
n<2'b11> u<46> t<IntConst> p<47> l<4:18> el<4:23>
n<> u<47> t<Primary_literal> p<48> c<46> l<4:18> el<4:23>
n<> u<48> t<Primary> p<49> c<47> l<4:18> el<4:23>
n<> u<49> t<Expression> p<50> c<48> l<4:18> el<4:23>
n<> u<50> t<Operator_assignment> p<51> c<44> l<4:7> el<4:23>
n<> u<51> t<Blocking_assignment> p<52> c<50> l<4:7> el<4:23>
n<> u<52> t<Statement_item> p<53> c<51> l<4:7> el<4:24>
n<> u<53> t<Statement> p<54> c<52> l<4:7> el<4:24>
n<> u<54> t<Statement_or_null> p<56> c<53> s<55> l<4:7> el<4:24>
n<> u<55> t<END> p<56> l<5:4> el<5:7>
n<> u<56> t<Seq_block> p<57> c<28> l<2:12> el<5:7>
n<> u<57> t<Statement_item> p<58> c<56> l<2:12> el<5:7>
n<> u<58> t<Statement> p<59> c<57> l<2:12> el<5:7>
n<> u<59> t<Statement_or_null> p<60> c<58> l<2:12> el<5:7>
n<> u<60> t<Initial_construct> p<61> c<59> l<2:4> el<5:7>
n<> u<61> t<Module_common_item> p<62> c<60> l<2:4> el<5:7>
n<> u<62> t<Module_or_generate_item> p<63> c<61> l<2:4> el<5:7>
n<> u<63> t<Non_port_module_item> p<91> c<62> s<89> l<2:4> el<5:7>
n<o> u<64> t<StringConst> p<65> l<7:14> el<7:15>
n<> u<65> t<Ps_or_hierarchical_identifier> p<78> c<64> s<77> l<7:14> el<7:15>
n<> u<66> t<Constant_bit_select> p<77> s<76> l<7:15> el<7:15>
n<1> u<67> t<IntConst> p<68> l<7:16> el<7:17>
n<> u<68> t<Primary_literal> p<69> c<67> l<7:16> el<7:17>
n<> u<69> t<Constant_primary> p<70> c<68> l<7:16> el<7:17>
n<> u<70> t<Constant_expression> p<75> c<69> s<74> l<7:16> el<7:17>
n<0> u<71> t<IntConst> p<72> l<7:18> el<7:19>
n<> u<72> t<Primary_literal> p<73> c<71> l<7:18> el<7:19>
n<> u<73> t<Constant_primary> p<74> c<72> l<7:18> el<7:19>
n<> u<74> t<Constant_expression> p<75> c<73> l<7:18> el<7:19>
n<> u<75> t<Constant_range> p<76> c<70> l<7:16> el<7:19>
n<> u<76> t<Constant_part_select_range> p<77> c<75> l<7:16> el<7:19>
n<> u<77> t<Constant_select> p<78> c<66> l<7:15> el<7:20>
n<> u<78> t<Net_lvalue> p<79> c<65> l<7:14> el<7:20>
n<> u<79> t<Net_lvalue> p<84> c<78> s<83> l<7:13> el<7:21>
n<2'b11> u<80> t<IntConst> p<81> l<7:24> el<7:29>
n<> u<81> t<Primary_literal> p<82> c<80> l<7:24> el<7:29>
n<> u<82> t<Primary> p<83> c<81> l<7:24> el<7:29>
n<> u<83> t<Expression> p<84> c<82> l<7:24> el<7:29>
n<> u<84> t<Net_assignment> p<85> c<79> l<7:13> el<7:29>
n<> u<85> t<List_of_net_assignments> p<86> c<84> l<7:13> el<7:29>
n<> u<86> t<Continuous_assign> p<87> c<85> l<7:4> el<7:30>
n<> u<87> t<Module_common_item> p<88> c<86> l<7:4> el<7:30>
n<> u<88> t<Module_or_generate_item> p<89> c<87> l<7:4> el<7:30>
n<> u<89> t<Non_port_module_item> p<91> c<88> s<90> l<7:4> el<7:30>
n<> u<90> t<ENDMODULE> p<91> l<8:1> el<8:10>
n<> u<91> t<Module_declaration> p<92> c<13> l<1:1> el<8:10>
n<> u<92> t<Description> p<93> c<91> l<1:1> el<8:10>
n<> u<93> t<Source_text> p<94> c<92> l<1:1> el<8:10>
n<> u<94> t<Top_level_rule> c<1> l<1:1> el<9:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelectParent/dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/PartSelectParent/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/PartSelectParent/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                             2
begin                                                  1
constant                                              10
cont_assign                                            2
design                                                 1
initial                                                1
int_typespec                                           3
int_var                                                1
logic_net                                              1
module_inst                                            3
operation                                              3
part_select                                            3
port                                                   2
ref_obj                                                6
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assignment                                             4
begin                                                  2
constant                                              10
cont_assign                                            3
design                                                 1
initial                                                2
int_typespec                                           3
int_var                                                1
logic_net                                              1
module_inst                                            3
operation                                              5
part_select                                            5
port                                                   3
ref_obj                                                9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PartSelectParent/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PartSelectParent/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PartSelectParent/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectParent/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectParent/dut.sv, line:1:1, endln:8:10
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiPort:
  \_port: (o), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectParent/dut.sv, line:1:1, endln:8:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o.o), line:1:23, endln:1:24
      |vpiParent:
      \_port: (o), line:1:23, endln:1:24
      |vpiName:o
      |vpiFullName:work@top.o.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:23, endln:1:24
    |vpiTypedef:
    \_ref_obj: (work@top.o)
      |vpiParent:
      \_port: (o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_typespec: , line:1:19, endln:1:22
  |vpiProcess:
  \_initial: , line:2:4, endln:5:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectParent/dut.sv, line:1:1, endln:8:10
    |vpiStmt:
    \_begin: (work@top), line:2:12, endln:5:7
      |vpiParent:
      \_initial: , line:2:4, endln:5:7
      |vpiFullName:work@top
      |vpiStmt:
      \_assignment: , line:3:7, endln:3:12
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:5:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:3:11, endln:3:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.o), line:3:7, endln:3:8
          |vpiParent:
          \_assignment: , line:3:7, endln:3:12
          |vpiName:o
          |vpiFullName:work@top.o
          |vpiActual:
          \_logic_net: (work@top.o), line:1:23, endln:1:24
      |vpiStmt:
      \_assignment: , line:4:7, endln:4:23
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:5:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:4:18, endln:4:23
          |vpiDecompile:2'b11
          |vpiSize:2
          |BIN:11
          |vpiConstType:3
        |vpiLhs:
        \_operation: , line:4:7, endln:4:15
          |vpiParent:
          \_assignment: , line:4:7, endln:4:23
          |vpiOpType:33
          |vpiOperand:
          \_part_select: o (work@top.o), line:4:8, endln:4:14
            |vpiParent:
            \_operation: , line:4:7, endln:4:15
            |vpiName:o
            |vpiFullName:work@top.o
            |vpiDefName:o
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:4:10, endln:4:11
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:4:12, endln:4:13
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:7:13, endln:7:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectParent/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_constant: , line:7:24, endln:7:29
      |vpiParent:
      \_cont_assign: , line:7:13, endln:7:29
      |vpiDecompile:2'b11
      |vpiSize:2
      |BIN:11
      |vpiConstType:3
    |vpiLhs:
    \_operation: , line:7:14, endln:7:20
      |vpiParent:
      \_cont_assign: , line:7:13, endln:7:29
      |vpiOpType:33
      |vpiOperand:
      \_part_select: o (work@top.o), line:7:14, endln:7:20
        |vpiParent:
        \_operation: , line:7:14, endln:7:20
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiDefName:o
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:7:16, endln:7:17
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:18, endln:7:19
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectParent/dut.sv, line:1:1, endln:8:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.o), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectParent/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_ref_obj: (work@top.o)
      |vpiParent:
      \_int_var: (work@top.o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_typespec: , line:1:19, endln:1:22
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiVisibility:1
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectParent/dut.sv, line:1:1, endln:8:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:1:23, endln:1:24
      |vpiParent:
      \_port: (o), line:1:23, endln:1:24
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:1:23, endln:1:24
    |vpiTypedef:
    \_ref_obj: (work@top.o)
      |vpiParent:
      \_port: (o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_typespec: , line:1:19, endln:1:22
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectParent/dut.sv, line:1:1, endln:8:10
  |vpiProcess:
  \_initial: , line:2:4, endln:5:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectParent/dut.sv, line:1:1, endln:8:10
    |vpiStmt:
    \_begin: (work@top), line:2:12, endln:5:7
      |vpiParent:
      \_initial: , line:2:4, endln:5:7
      |vpiFullName:work@top
      |vpiStmt:
      \_assignment: , line:3:7, endln:3:12
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:5:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:3:11, endln:3:12
        |vpiLhs:
        \_ref_obj: (work@top.o), line:3:7, endln:3:8
          |vpiParent:
          \_assignment: , line:3:7, endln:3:12
          |vpiName:o
          |vpiFullName:work@top.o
          |vpiActual:
          \_int_var: (work@top.o), line:1:23, endln:1:24
      |vpiStmt:
      \_assignment: , line:4:7, endln:4:23
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:5:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:4:18, endln:4:23
        |vpiLhs:
        \_operation: , line:4:7, endln:4:15
          |vpiParent:
          \_assignment: , line:4:7, endln:4:23
          |vpiOpType:33
          |vpiOperand:
          \_part_select: o (work@top.o), line:4:8, endln:4:14
            |vpiParent:
            \_operation: , line:4:7, endln:4:15
            |vpiName:o
            |vpiFullName:work@top.o
            |vpiDefName:o
            |vpiActual:
            \_int_var: (work@top.o), line:1:23, endln:1:24
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:4:10, endln:4:11
            |vpiRightRange:
            \_constant: , line:4:12, endln:4:13
  |vpiContAssign:
  \_cont_assign: , line:7:13, endln:7:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectParent/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_constant: , line:7:24, endln:7:29
    |vpiLhs:
    \_operation: , line:7:14, endln:7:20
      |vpiParent:
      \_cont_assign: , line:7:13, endln:7:29
      |vpiOpType:33
      |vpiOperand:
      \_part_select: o (work@top.o), line:7:14, endln:7:20
        |vpiParent:
        \_operation: , line:7:14, endln:7:20
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiDefName:o
        |vpiActual:
        \_int_var: (work@top.o), line:1:23, endln:1:24
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:7:16, endln:7:17
          |vpiParent:
          \_part_select: o (work@top.o), line:7:14, endln:7:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:18, endln:7:19
          |vpiParent:
          \_part_select: o (work@top.o), line:7:14, endln:7:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
\_weaklyReferenced:
\_int_typespec: , line:1:19, endln:1:22
  |vpiSigned:1
\_int_typespec: , line:1:19, endln:1:22
  |vpiParent:
  \_int_var: (work@top.o), line:1:23, endln:1:24
  |vpiSigned:1
\_int_typespec: , line:1:19, endln:1:22
  |vpiSigned:1
\_cont_assign: , line:7:13, endln:7:29
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectParent/dut.sv, line:1:1, endln:8:10
  |vpiRhs:
  \_constant: , line:7:24, endln:7:29
  |vpiLhs:
  \_operation: , line:7:14, endln:7:20
    |vpiParent:
    \_cont_assign: , line:7:13, endln:7:29
    |vpiOpType:33
    |vpiOperand:
    \_part_select: o (work@top.o), line:7:14, endln:7:20
      |vpiParent:
      \_operation: , line:7:14, endln:7:20
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiDefName:o
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_constant: , line:7:16, endln:7:17
      |vpiRightRange:
      \_constant: , line:7:18, endln:7:19
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PartSelectParent/dut.sv | ${SURELOG_DIR}/build/regression/PartSelectParent/roundtrip/dut_000.sv | 3 | 8 |