$date
	Sun Oct 12 14:49:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BCD_to_GRAY_tb $end
$var wire 1 ! g3 $end
$var wire 1 " g2 $end
$var wire 1 # g1 $end
$var wire 1 $ g0 $end
$var reg 1 % b0 $end
$var reg 1 & b1 $end
$var reg 1 ' b2 $end
$var reg 1 ( b3 $end
$scope module dut $end
$var wire 1 % b0 $end
$var wire 1 & b1 $end
$var wire 1 ' b2 $end
$var wire 1 ) b3 $end
$var wire 1 $ g0 $end
$var wire 1 # g1 $end
$var wire 1 " g2 $end
$var wire 1 ! g3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
z)
0(
0'
0&
0%
0$
0#
x"
z!
$end
#5
1(
#10
1#
0(
1'
#15
1(
#20
1$
0(
0'
1&
#25
1(
#30
0#
0(
1'
#35
1(
#40
0(
0'
0&
1%
#45
1(
#50
