#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun 20 16:47:28 2022
# Process ID: 18111
# Current directory: /home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.runs/CLRX_clk_wiz_0_0_synth_1
# Command line: vivado -log CLRX_clk_wiz_0_0.vds -tempDir logs/ -product Vivado -mode batch -messageDb vivado.pb -notrace -source CLRX_clk_wiz_0_0.tcl
# Log file: /home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.runs/CLRX_clk_wiz_0_0_synth_1/CLRX_clk_wiz_0_0.vds
# Journal file: /home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.runs/CLRX_clk_wiz_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source CLRX_clk_wiz_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1527.230 ; gain = 63.016 ; free physical = 3714 ; free virtual = 76478
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bipin/CameraLink_hash/DEV/7series/RX_Project/RX.v1/dual_cl_rx_7s_ip_encrypt_2019.2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/XilinxTools/2019.2/Vivado/2019.2/data/ip'.
Command: synth_design -top CLRX_clk_wiz_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18692 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2014.137 ; gain = 198.715 ; free physical = 1848 ; free virtual = 74616
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CLRX_clk_wiz_0_0' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0.v:72]
INFO: [Synth 8-638] synthesizing module 'CLRX_clk_wiz_0_0_axi_clk_config' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_axi_clk_config.vhd:179]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CLRX_clk_wiz_0_0_axi_lite_ipif' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000011111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'CLRX_clk_wiz_0_0_slave_attachment' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_slave_attachment.vhd:236]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'CLRX_clk_wiz_0_0_address_decoder' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_address_decoder.vhd:186]
	Parameter C_BUS_AWIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'CLRX_clk_wiz_0_0_pselect_f' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 6 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b00000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'CLRX_clk_wiz_0_0_pselect_f' (1#1) [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'CLRX_clk_wiz_0_0_pselect_f__parameterized0' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'CLRX_clk_wiz_0_0_pselect_f__parameterized0' (1#1) [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'CLRX_clk_wiz_0_0_pselect_f__parameterized1' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'CLRX_clk_wiz_0_0_pselect_f__parameterized1' (1#1) [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'CLRX_clk_wiz_0_0_pselect_f__parameterized2' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'CLRX_clk_wiz_0_0_pselect_f__parameterized2' (1#1) [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'CLRX_clk_wiz_0_0_pselect_f__parameterized3' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'CLRX_clk_wiz_0_0_pselect_f__parameterized3' (1#1) [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'CLRX_clk_wiz_0_0_pselect_f__parameterized4' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'CLRX_clk_wiz_0_0_pselect_f__parameterized4' (1#1) [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'CLRX_clk_wiz_0_0_pselect_f__parameterized5' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'CLRX_clk_wiz_0_0_pselect_f__parameterized5' (1#1) [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'CLRX_clk_wiz_0_0_pselect_f__parameterized6' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'CLRX_clk_wiz_0_0_pselect_f__parameterized6' (1#1) [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'CLRX_clk_wiz_0_0_pselect_f__parameterized7' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'CLRX_clk_wiz_0_0_pselect_f__parameterized7' (1#1) [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'CLRX_clk_wiz_0_0_pselect_f__parameterized8' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 0 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b01000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'CLRX_clk_wiz_0_0_pselect_f__parameterized8' (1#1) [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'CLRX_clk_wiz_0_0_address_decoder' (2#1) [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_address_decoder.vhd:186]
INFO: [Synth 8-226] default block is never used [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_slave_attachment.vhd:438]
INFO: [Synth 8-256] done synthesizing module 'CLRX_clk_wiz_0_0_slave_attachment' (3#1) [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_slave_attachment.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'CLRX_clk_wiz_0_0_axi_lite_ipif' (4#1) [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'CLRX_clk_wiz_0_0_clk_wiz_drp' declared at '/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_clk_wiz_drp.vhd:115' bound to instance 'CLK_CORE_DRP_I' of component 'CLRX_clk_wiz_0_0_clk_wiz_drp' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_axi_clk_config.vhd:444]
INFO: [Synth 8-638] synthesizing module 'CLRX_clk_wiz_0_0_clk_wiz_drp' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_clk_wiz_drp.vhd:155]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'CLRX_clk_wiz_0_0_clk_wiz' declared at '/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_clk_wiz.v:70' bound to instance 'clk_inst' of component 'CLRX_clk_wiz_0_0_clk_wiz' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_clk_wiz_drp.vhd:554]
INFO: [Synth 8-6157] synthesizing module 'CLRX_clk_wiz_0_0_clk_wiz' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/XilinxTools/2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (5#1) [/opt/XilinxTools/2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/XilinxTools/2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (6#1) [/opt/XilinxTools/2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/XilinxTools/2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (7#1) [/opt/XilinxTools/2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'CLRX_clk_wiz_0_0_clk_wiz' (8#1) [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_clk_wiz.v:70]
	Parameter S1_Power bound to: 16'b1111111111111111 
	Parameter S1_CLKOUT0_1 bound to: 16'b0001000101000101 
	Parameter S1_CLKOUT0_2 bound to: 16'b0000000000000000 
	Parameter S1_CLKOUT1_1 bound to: 16'b0001000101000101 
	Parameter S1_CLKOUT1_2 bound to: 16'b0000000000000000 
	Parameter S1_CLKOUT2_1 bound to: 16'b0001000101000101 
	Parameter S1_CLKOUT2_2 bound to: 16'b0000000000000000 
	Parameter S1_CLKOUT3_1 bound to: 16'b0001000001000001 
	Parameter S1_CLKOUT3_2 bound to: 16'b0000000011000000 
	Parameter S1_CLKOUT4_1 bound to: 16'b0001000001000001 
	Parameter S1_CLKOUT4_2 bound to: 16'b0000000011000000 
	Parameter S1_CLKOUT5_1 bound to: 16'b0001000001000001 
	Parameter S1_CLKOUT5_2 bound to: 16'b0000000011000000 
	Parameter S1_CLKOUT6_1 bound to: 16'b0001000001000001 
	Parameter S1_CLKOUT6_2 bound to: 16'b0000000011000000 
	Parameter S1_DIVCLK bound to: 16'b0001000001000001 
	Parameter S1_CLKFBOUT_1 bound to: 16'b0001000101000101 
	Parameter S1_CLKFBOUT_2 bound to: 16'b0000000000000000 
	Parameter S1_Lock_1 bound to: 16'b0000000111101000 
	Parameter S1_Lock_2 bound to: 16'b0111000000000001 
	Parameter S1_Lock_3 bound to: 16'b0111000111101001 
	Parameter S1_Filter_1 bound to: 16'b0000100000000000 
	Parameter S1_Filter_2 bound to: 16'b0001000100000000 
INFO: [Synth 8-3491] module 'CLRX_clk_wiz_0_0_mmcm_drp' declared at '/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v:47' bound to instance 'mmcm_drp_inst' of component 'CLRX_clk_wiz_0_0_mmcm_drp' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_clk_wiz_drp.vhd:574]
INFO: [Synth 8-6157] synthesizing module 'CLRX_clk_wiz_0_0_mmcm_drp' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v:47]
	Parameter S1_Power bound to: 16'b1111111111111111 
	Parameter S1_CLKOUT0_1 bound to: 16'b0001000101000101 
	Parameter S1_CLKOUT0_2 bound to: 16'b0000000000000000 
	Parameter S1_CLKOUT1_1 bound to: 16'b0001000101000101 
	Parameter S1_CLKOUT1_2 bound to: 16'b0000000000000000 
	Parameter S1_CLKOUT2_1 bound to: 16'b0001000101000101 
	Parameter S1_CLKOUT2_2 bound to: 16'b0000000000000000 
	Parameter S1_CLKOUT3_1 bound to: 16'b0001000001000001 
	Parameter S1_CLKOUT3_2 bound to: 16'b0000000011000000 
	Parameter S1_CLKOUT4_1 bound to: 16'b0001000001000001 
	Parameter S1_CLKOUT4_2 bound to: 16'b0000000011000000 
	Parameter S1_CLKOUT5_1 bound to: 16'b0001000001000001 
	Parameter S1_CLKOUT5_2 bound to: 16'b0000000011000000 
	Parameter S1_CLKOUT6_1 bound to: 16'b0001000001000001 
	Parameter S1_CLKOUT6_2 bound to: 16'b0000000011000000 
	Parameter S1_DIVCLK bound to: 16'b0001000001000001 
	Parameter S1_CLKFBOUT_1 bound to: 16'b0001000101000101 
	Parameter S1_CLKFBOUT_2 bound to: 16'b0000000000000000 
	Parameter S1_Lock_1 bound to: 16'b0000000111101000 
	Parameter S1_Lock_2 bound to: 16'b0111000000000001 
	Parameter S1_Lock_3 bound to: 16'b0111000111101001 
	Parameter S1_Filter_1 bound to: 16'b0000100000000000 
	Parameter S1_Filter_2 bound to: 16'b0001000100000000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter S2_BANDWIDTH bound to: LOW - type: string 
	Parameter RESTART bound to: 4'b0001 
	Parameter WAIT_LOCK bound to: 4'b0010 
	Parameter WAIT_SEN bound to: 4'b0011 
	Parameter ADDRESS bound to: 4'b0100 
	Parameter WAIT_A_DRDY bound to: 4'b0101 
	Parameter BITMASK bound to: 4'b0110 
	Parameter BITSET bound to: 4'b0111 
	Parameter WRITE bound to: 4'b1000 
	Parameter WAIT_DRDY bound to: 4'b1001 
	Parameter STATE_COUNT_CONST bound to: 23 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v:138]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v:304]
INFO: [Synth 8-6155] done synthesizing module 'CLRX_clk_wiz_0_0_mmcm_drp' (9#1) [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v:47]
WARNING: [Synth 8-3848] Net clk_mon_error_reg_sig in module/entity CLRX_clk_wiz_0_0_clk_wiz_drp does not have driver. [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_clk_wiz_drp.vhd:315]
INFO: [Synth 8-256] done synthesizing module 'CLRX_clk_wiz_0_0_clk_wiz_drp' (10#1) [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_clk_wiz_drp.vhd:155]
INFO: [Synth 8-638] synthesizing module 'CLRX_clk_wiz_0_0_soft_reset' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'CLRX_clk_wiz_0_0_soft_reset' (11#1) [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/CLRX_clk_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'CLRX_clk_wiz_0_0_axi_clk_config' (12#1) [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_axi_clk_config.vhd:179]
INFO: [Synth 8-6155] done synthesizing module 'CLRX_clk_wiz_0_0' (13#1) [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0.v:72]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[0]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[5]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[6]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[7]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[8]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[9]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[10]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[11]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[12]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[13]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[14]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[15]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[16]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[17]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[18]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[19]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[20]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[21]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[22]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[23]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[24]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[25]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[26]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[27]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_BE[0]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_BE[1]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_soft_reset has unconnected port Bus2IP_BE[2]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[15]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[14]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[13]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[12]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[11]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[10]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[9]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[8]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[7]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[6]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[5]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[4]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[3]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[2]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[1]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[0]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_clk_wiz_drp has unconnected port Bus2IP_RdCE[5]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_clk_wiz_drp has unconnected port Bus2IP_RdCE[6]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_clk_wiz_drp has unconnected port Bus2IP_RdCE[7]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_clk_wiz_drp has unconnected port Bus2IP_WrCE[0]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_clk_wiz_drp has unconnected port Bus2IP_WrCE[5]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_clk_wiz_drp has unconnected port Bus2IP_WrCE[6]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_clk_wiz_drp has unconnected port Bus2IP_WrCE[7]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[0]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[1]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[2]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[3]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[4]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[5]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[6]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[7]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[8]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[9]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_pselect_f__parameterized8 has unconnected port A[10]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_pselect_f has unconnected port A[6]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_pselect_f has unconnected port A[7]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_pselect_f has unconnected port A[8]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_pselect_f has unconnected port A[9]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_pselect_f has unconnected port A[10]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_address_decoder has unconnected port Bus_RNW
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2085.855 ; gain = 270.434 ; free physical = 2300 ; free virtual = 75060
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2092.793 ; gain = 277.371 ; free physical = 2984 ; free virtual = 75745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2092.793 ; gain = 277.371 ; free physical = 2984 ; free virtual = 75745
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2102.699 ; gain = 0.000 ; free physical = 2899 ; free virtual = 75659
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.runs/CLRX_clk_wiz_0_0_synth_1/logs/.Xil_bipin/Vivado-18111-delltower5810/CLRX_clk_wiz_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.runs/CLRX_clk_wiz_0_0_synth_1/logs/.Xil_bipin/Vivado-18111-delltower5810/CLRX_clk_wiz_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.runs/CLRX_clk_wiz_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.runs/CLRX_clk_wiz_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2262.512 ; gain = 0.000 ; free physical = 3490 ; free virtual = 76252
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2262.512 ; gain = 0.000 ; free physical = 3494 ; free virtual = 76255
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2262.512 ; gain = 447.090 ; free physical = 3166 ; free virtual = 75942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2262.512 ; gain = 447.090 ; free physical = 3168 ; free virtual = 75944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.runs/CLRX_clk_wiz_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2262.512 ; gain = 447.090 ; free physical = 3140 ; free virtual = 75911
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CLRX_clk_wiz_0_0_slave_attachment'
INFO: [Synth 8-4471] merging register 'ram_reg[62][38:0]' into 'ram_reg[63][38:0]' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v:227]
INFO: [Synth 8-4471] merging register 'ram_reg[61][38:0]' into 'ram_reg[63][38:0]' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v:227]
INFO: [Synth 8-4471] merging register 'ram_reg[60][38:0]' into 'ram_reg[63][38:0]' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v:227]
INFO: [Synth 8-4471] merging register 'ram_reg[59][38:0]' into 'ram_reg[63][38:0]' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v:227]
INFO: [Synth 8-4471] merging register 'ram_reg[58][38:0]' into 'ram_reg[63][38:0]' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v:227]
INFO: [Synth 8-4471] merging register 'ram_reg[57][38:0]' into 'ram_reg[63][38:0]' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v:227]
INFO: [Synth 8-4471] merging register 'ram_reg[56][38:0]' into 'ram_reg[63][38:0]' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v:227]
INFO: [Synth 8-4471] merging register 'ram_reg[55][38:0]' into 'ram_reg[63][38:0]' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v:227]
INFO: [Synth 8-4471] merging register 'ram_reg[54][38:0]' into 'ram_reg[63][38:0]' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v:227]
INFO: [Synth 8-4471] merging register 'ram_reg[53][38:0]' into 'ram_reg[63][38:0]' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v:227]
INFO: [Synth 8-4471] merging register 'ram_reg[52][38:0]' into 'ram_reg[63][38:0]' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v:227]
INFO: [Synth 8-4471] merging register 'ram_reg[51][38:0]' into 'ram_reg[63][38:0]' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v:227]
INFO: [Synth 8-4471] merging register 'ram_reg[50][38:0]' into 'ram_reg[63][38:0]' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v:227]
INFO: [Synth 8-4471] merging register 'ram_reg[49][38:0]' into 'ram_reg[63][38:0]' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v:227]
INFO: [Synth 8-4471] merging register 'ram_reg[48][38:0]' into 'ram_reg[63][38:0]' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v:227]
INFO: [Synth 8-4471] merging register 'ram_reg[47][38:0]' into 'ram_reg[63][38:0]' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_mmcm_pll_drp.v:227]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'CLRX_clk_wiz_0_0_mmcm_drp'
WARNING: [Synth 8-3936] Found unconnected internal register 'clkout0_reg_reg' and it is trimmed from '32' to '18' bits. [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_clk_wiz_drp.vhd:421]
WARNING: [Synth 8-3936] Found unconnected internal register 'clkfbout_reg_reg' and it is trimmed from '32' to '26' bits. [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_clk_wiz_drp.vhd:418]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CLRX_clk_wiz_0_0_slave_attachment'
INFO: [Synth 8-6159] Found Keep on FSM register 'current_state_reg' in module 'CLRX_clk_wiz_0_0_mmcm_drp', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 RESTART |                             0001 |                             0001
               WAIT_LOCK |                             0010 |                             0010
                WAIT_SEN |                             0011 |                             0011
                 ADDRESS |                             0100 |                             0100
             WAIT_A_DRDY |                             0101 |                             0101
                 BITMASK |                             0110 |                             0110
                  BITSET |                             0111 |                             0111
                   WRITE |                             1000 |                             1000
               WAIT_DRDY |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2262.512 ; gain = 447.090 ; free physical = 2980 ; free virtual = 75746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 26    
	               32 Bit    Registers := 34    
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 42    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 87    
	  10 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 37    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CLRX_clk_wiz_0_0_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CLRX_clk_wiz_0_0_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CLRX_clk_wiz_0_0_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CLRX_clk_wiz_0_0_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CLRX_clk_wiz_0_0_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CLRX_clk_wiz_0_0_pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CLRX_clk_wiz_0_0_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CLRX_clk_wiz_0_0_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CLRX_clk_wiz_0_0_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CLRX_clk_wiz_0_0_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
Module CLRX_clk_wiz_0_0_slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module CLRX_clk_wiz_0_0_mmcm_drp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 26    
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  10 Input     16 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 9     
Module CLRX_clk_wiz_0_0_clk_wiz_drp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 33    
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 74    
	   5 Input      1 Bit        Muxes := 37    
Module CLRX_clk_wiz_0_0_soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module CLRX_clk_wiz_0_0_axi_clk_config 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'bus2ip_reset_active_high_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.srcs/sources_1/bd/CLRX/ip/CLRX_clk_wiz_0_0/CLRX_clk_wiz_0_0_axi_clk_config.vhd:427]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[15]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[14]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[13]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[12]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[11]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[10]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[9]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[8]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[7]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[6]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[5]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[4]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[3]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[2]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[1]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_mmcm_drp has unconnected port S2_Power[0]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_clk_wiz_drp has unconnected port Bus2IP_WrCE[0]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_clk_wiz_drp has unconnected port Bus2IP_WrCE[5]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_clk_wiz_drp has unconnected port Bus2IP_WrCE[6]
WARNING: [Synth 8-3331] design CLRX_clk_wiz_0_0_clk_wiz_drp has unconnected port Bus2IP_WrCE[7]
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[63][32]' (FDRE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[23][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[46][32]' (FDRE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[23][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[44][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[40][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[37][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[36][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[35][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[33][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[31][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[30][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[29][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[27][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[25][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][32]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[23][32]' (FDRE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[23][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[63][33]' (FDRE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[23][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[46][33]' (FDRE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[23][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[44][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[40][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[37][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[36][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[35][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[33][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[31][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[30][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[29][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[27][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[25][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][33]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[23][33]' (FDRE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[23][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[63][34]' (FDRE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[23][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[46][34]' (FDRE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[23][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[44][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[40][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[37][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[36][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[35][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[33][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[31][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[30][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[29][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[27][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[25][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][34]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[23][34]' (FDRE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[23][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[63][35]' (FDRE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[23][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[46][35]' (FDSE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[46][37]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[44][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[40][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[39][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[37][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[36][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[35][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[33][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][16]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[31][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[30][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[29][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[27][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[25][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][35]' (FDE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[23][35]' (FDSE) to 'inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[23][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[46][37] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[45][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[25][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[23][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_d_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_d_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_d_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_d_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_d_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_d_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_d_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_d_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_d_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_d_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_d_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_d_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_d_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_d_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_d_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/clk_mon_error_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[24] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 2262.512 ; gain = 447.090 ; free physical = 2826 ; free virtual = 75607
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
Reading logs//.Xil_bipin/Vivado-18111-delltower5810/realtime/CLRX_clk_wiz_0_0_synth.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:20 . Memory (MB): peak = 2262.512 ; gain = 447.090 ; free physical = 2287 ; free virtual = 75063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:28 . Memory (MB): peak = 2262.512 ; gain = 447.090 ; free physical = 2930 ; free virtual = 75710
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:30 . Memory (MB): peak = 2262.512 ; gain = 447.090 ; free physical = 2855 ; free virtual = 75635
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 2262.512 ; gain = 447.090 ; free physical = 2282 ; free virtual = 75066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 2262.512 ; gain = 447.090 ; free physical = 2282 ; free virtual = 75066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 2262.512 ; gain = 447.090 ; free physical = 2254 ; free virtual = 75038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 2262.512 ; gain = 447.090 ; free physical = 2252 ; free virtual = 75035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 2262.512 ; gain = 447.090 ; free physical = 2248 ; free virtual = 75031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 2262.512 ; gain = 447.090 ; free physical = 2246 ; free virtual = 75030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |LUT1       |     2|
|3     |LUT2       |    70|
|4     |LUT3       |    89|
|5     |LUT4       |    45|
|6     |LUT5       |    52|
|7     |LUT6       |   551|
|8     |MMCME2_ADV |     1|
|9     |MUXF7      |   139|
|10    |MUXF8      |    17|
|11    |FDRE       |  1574|
|12    |FDSE       |    82|
|13    |IBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------+----------------------------------+------+
|      |Instance                 |Module                            |Cells |
+------+-------------------------+----------------------------------+------+
|1     |top                      |                                  |  2627|
|2     |  inst                   |CLRX_clk_wiz_0_0_axi_clk_config   |  2627|
|3     |    AXI_LITE_IPIF_I      |CLRX_clk_wiz_0_0_axi_lite_ipif    |   316|
|4     |      I_SLAVE_ATTACHMENT |CLRX_clk_wiz_0_0_slave_attachment |   316|
|5     |        I_DECODER        |CLRX_clk_wiz_0_0_address_decoder  |   128|
|6     |    CLK_CORE_DRP_I       |CLRX_clk_wiz_0_0_clk_wiz_drp      |  2266|
|7     |      clk_inst           |CLRX_clk_wiz_0_0_clk_wiz          |     6|
|8     |      mmcm_drp_inst      |CLRX_clk_wiz_0_0_mmcm_drp         |   686|
|9     |    SOFT_RESET_I         |CLRX_clk_wiz_0_0_soft_reset       |    35|
+------+-------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 2262.512 ; gain = 447.090 ; free physical = 2246 ; free virtual = 75029
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:32 . Memory (MB): peak = 2262.512 ; gain = 277.371 ; free physical = 2288 ; free virtual = 75071
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 2262.512 ; gain = 447.090 ; free physical = 2287 ; free virtual = 75071
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2262.512 ; gain = 0.000 ; free physical = 2345 ; free virtual = 75129
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.020 ; gain = 0.000 ; free physical = 2195 ; free virtual = 74978
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
247 Infos, 94 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:02:06 . Memory (MB): peak = 2285.020 ; gain = 723.070 ; free physical = 2283 ; free virtual = 75066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.020 ; gain = 0.000 ; free physical = 2285 ; free virtual = 75068
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.runs/CLRX_clk_wiz_0_0_synth_1/CLRX_clk_wiz_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP CLRX_clk_wiz_0_0, cache-ID = 030e65982523fa4b
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2309.031 ; gain = 0.000 ; free physical = 2182 ; free virtual = 74968
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bipin/CameraLink_hash/DEV/7series/RX_Project/project/cl_rx_7series_iWave_yv_iWave_cl_2019.2/cl_rx_7series_iWave_yv_iWave_cl_2019.2.runs/CLRX_clk_wiz_0_0_synth_1/CLRX_clk_wiz_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CLRX_clk_wiz_0_0_utilization_synth.rpt -pb CLRX_clk_wiz_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 20 16:49:56 2022...
