# Icarus Verilog outputs
*.vcd
sim.out

# Optional temp files
*.log
*.tmp
