$date
	Wed Dec 24 11:37:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_up_down_counter $end
$var wire 4 ! count [3:0] $end
$var parameter 32 " N $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$var reg 1 % rst $end
$var reg 1 & up_down $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ en $end
$var wire 1 % rst $end
$var wire 1 & up_down $end
$var parameter 32 ' N $end
$var reg 4 ( count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 '
b100 "
$end
#0
$dumpvars
bx (
1&
1%
0$
0#
bx !
$end
#5000
b0 !
b0 (
1#
#10000
0#
#15000
1#
#20000
0#
#25000
1$
0%
1#
#30000
0#
#35000
b1 !
b1 (
1#
#40000
0#
#45000
b10 !
b10 (
1#
#50000
0#
#55000
b11 !
b11 (
1#
#60000
0#
#65000
b100 !
b100 (
1#
#70000
0#
#75000
b11 !
b11 (
0&
1#
#80000
0#
#85000
b10 !
b10 (
1#
#90000
0#
#95000
b1 !
b1 (
1#
#100000
0#
#105000
b0 !
b0 (
1#
#110000
0#
#115000
b1111 !
b1111 (
1#
#120000
0#
#125000
0$
1#
#130000
0#
#135000
1#
#140000
0#
#145000
1#
#150000
0#
#155000
1#
#160000
0#
#165000
1#
#170000
0#
#175000
1#
