;redcode
;assert 1
	SPL 0, <-2
	CMP -217, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, <-720
	SUB 10, @0
	MOV -1, <-20
	MOV -1, <-20
	ADD 5, @0
	SLT #0, 0
	SPL 0, #-2
	SPL 0, -6
	SUB 330, @-0
	ADD 130, 9
	SUB 10, @0
	SUB @121, 103
	SUB @121, 103
	SUB -217, <-120
	SUB 10, @0
	ADD 130, 9
	MOV 100, @9
	SUB @121, 106
	SLT #271, <1
	ADD #271, <1
	ADD #271, <1
	SPL 40, -6
	SUB -101, <-7
	SPL 500, -6
	SUB 21, @12
	ADD #271, <1
	SPL 0, <-2
	MOV -1, <-20
	ADD 5, @0
	MOV -7, <-20
	SPL 0, -6
	CMP -217, <-120
	DAT #156, #40
	SPL 0, #-2
	SPL 0, #-2
	CMP -217, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP -217, -630
	MOV -1, <-20
	DJN -217, -120
	DJN -217, -120
	MOV -1, <-20
	SPL 0, -6
	MOV -1, <-20
