Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.3.1 (win64) Build 1034051 Fri Oct  3 17:14:12 MDT 2014
| Date             : Wed Apr 22 10:06:37 2015
| Host             : PC011313 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.527 |
| Dynamic (W)              | 1.398 |
| Device Static (W)        | 0.129 |
| Total Off-Chip Power (W) | 0.121 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 67.4  |
| Junction Temperature (C) | 42.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.019 |        3 |       --- |             --- |
| Slice Logic             |     0.014 |    10857 |       --- |             --- |
|   LUT as Logic          |     0.013 |     3603 |     17600 |           20.47 |
|   Register              |    <0.001 |     4970 |     35200 |           14.11 |
|   CARRY4                |    <0.001 |      155 |      4400 |            3.52 |
|   F7/F8 Muxes           |    <0.001 |      125 |     17600 |            0.71 |
|   LUT as Shift Register |    <0.001 |      383 |      6000 |            6.38 |
|   Others                |     0.000 |      546 |       --- |             --- |
| Signals                 |     0.017 |     7496 |       --- |             --- |
| I/O                     |     0.005 |       15 |       100 |           15.00 |
| PS7                     |     1.343 |        1 |       --- |             --- |
| Static Power            |     0.129 |          |           |                 |
| Total                   |     1.527 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.057 |       0.050 |      0.007 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.412 |       0.384 |      0.028 |
| Vccpaux   |       1.800 |     0.069 |       0.058 |      0.010 |
| Vccpll    |       1.800 |     0.115 |       0.112 |      0.003 |
| Vcco_ddr  |       1.500 |     0.511 |       0.509 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------+-----------+
| Name                                                         | Power (W) |
+--------------------------------------------------------------+-----------+
| design_1_wrapper                                             |     1.398 |
|   design_1_i                                                 |     1.393 |
|     Axis_Data                                                |    <0.001 |
|       U0                                                     |    <0.001 |
|         AXI_LITE_IPIF_I                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                 |    <0.001 |
|             I_DECODER                                        |    <0.001 |
|         gpio_core_1                                          |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                        |    <0.001 |
|     CE                                                       |    <0.001 |
|       U0                                                     |    <0.001 |
|         AXI_LITE_IPIF_I                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                 |    <0.001 |
|             I_DECODER                                        |    <0.001 |
|         gpio_core_1                                          |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                        |    <0.001 |
|     PmodACL_Demo_1                                           |     0.002 |
|       U0                                                     |     0.002 |
|         SDATA                                                |    <0.001 |
|         SPI                                                  |     0.002 |
|           C0                                                 |     0.001 |
|           C1                                                 |    <0.001 |
|           C2                                                 |    <0.001 |
|         genStart                                             |    <0.001 |
|     axis_sw                                                  |    <0.001 |
|       U0                                                     |    <0.001 |
|         AXI_LITE_IPIF_I                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                 |    <0.001 |
|             I_DECODER                                        |    <0.001 |
|         gpio_core_1                                          |    <0.001 |
|     btn                                                      |    <0.001 |
|       U0                                                     |    <0.001 |
|         AXI_LITE_IPIF_I                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                 |    <0.001 |
|             I_DECODER                                        |    <0.001 |
|         gpio_core_1                                          |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                        |    <0.001 |
|     processing_system7_0                                     |     1.344 |
|       inst                                                   |     1.344 |
|     processing_system7_0_axi_periph                          |     0.044 |
|       m00_couplers                                           |     0.005 |
|         auto_pc                                              |     0.005 |
|           inst                                               |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.005 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.002 |
|                 rd_data_fifo_0                               |    <0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m01_couplers                                           |     0.006 |
|         auto_pc                                              |     0.006 |
|           inst                                               |     0.006 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.006 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.002 |
|                 rd_data_fifo_0                               |     0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m02_couplers                                           |     0.006 |
|         auto_pc                                              |     0.006 |
|           inst                                               |     0.006 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.006 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.002 |
|                 rd_data_fifo_0                               |     0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m03_couplers                                           |     0.006 |
|         auto_pc                                              |     0.006 |
|           inst                                               |     0.006 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.006 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.002 |
|                 rd_data_fifo_0                               |     0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m06_couplers                                           |     0.006 |
|         auto_pc                                              |     0.006 |
|           inst                                               |     0.006 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.006 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.002 |
|                 rd_data_fifo_0                               |     0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m07_couplers                                           |     0.006 |
|         auto_pc                                              |     0.006 |
|           inst                                               |     0.006 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.006 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.002 |
|                 rd_data_fifo_0                               |     0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       s00_couplers                                           |     0.000 |
|         auto_pc                                              |     0.000 |
|       xbar                                                   |     0.010 |
|         inst                                                 |     0.010 |
|           gen_samd.crossbar_samd                             |     0.010 |
|             addr_arbiter_ar                                  |    <0.001 |
|             addr_arbiter_aw                                  |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst               |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[6].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[7].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[8].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar  |     0.002 |
|               gen_multi_thread.arbiter_resp_inst             |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread         |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw |     0.003 |
|               gen_multi_thread.arbiter_resp_inst             |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread         |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si   |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w   |    <0.001 |
|               wrouter_aw_fifo                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1               |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1               |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1               |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1               |    <0.001 |
|             splitter_aw_mi                                   |    <0.001 |
|     rst                                                      |    <0.001 |
|       U0                                                     |    <0.001 |
|         AXI_LITE_IPIF_I                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                 |    <0.001 |
|             I_DECODER                                        |    <0.001 |
|         gpio_core_1                                          |    <0.001 |
|     rst_processing_system7_0_50M                             |    <0.001 |
|       U0                                                     |    <0.001 |
|         EXT_LPF                                              |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                          |    <0.001 |
|         SEQ                                                  |    <0.001 |
|           SEQ_COUNTER                                        |    <0.001 |
|     sw                                                       |    <0.001 |
|       U0                                                     |    <0.001 |
|         AXI_LITE_IPIF_I                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                 |    <0.001 |
|             I_DECODER                                        |    <0.001 |
|         gpio_core_1                                          |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                        |    <0.001 |
+--------------------------------------------------------------+-----------+


