Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jul 24 16:35:04 2023
| Host         : LAPTOP-IKQBRPMO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -unique_pins -datasheet -name timing_1 -file D:/FPGA_DATA/lab_practise/FourAdder_CLA/FourAdder_CLA.hw/timing_report.txt
| Design       : FourAdder_CLA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.846ns  (logic 3.780ns (64.652%)  route 2.066ns (35.348%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
                                                                      r  B_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  B_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.721    B_IBUF[1]
                                                                      r  So_OBUF[3]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.871 r  So_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     2.338    C2
                                                                      r  Cout_OBUF_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.462 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.262    Cout_OBUF
                                                                      r  Cout_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     5.846 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     5.846    Cout
                                                                      r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            So[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.846ns  (logic 3.780ns (64.652%)  route 2.066ns (35.348%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
                                                                      r  B_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  B_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.721    B_IBUF[1]
                                                                      r  So_OBUF[3]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.871 r  So_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     2.338    C2
                                                                      r  So_OBUF[2]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     2.462 r  So_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.262    So_OBUF[2]
                                                                      r  So_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     5.846 r  So_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.846    So[2]
                                                                      r  So[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            So[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.838ns  (logic 3.772ns (64.604%)  route 2.066ns (35.396%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
                                                                      r  B_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  B_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.721    B_IBUF[1]
                                                                      r  So_OBUF[3]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.871 r  So_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     2.338    C2
                                                                      r  So_OBUF[3]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.116     2.454 r  So_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.254    So_OBUF[3]
                                                                      r  So_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     5.838 r  So_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.838    So[3]
                                                                      r  So[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            So[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.229ns  (logic 3.630ns (69.413%)  route 1.599ns (30.587%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
                                                                      r  B_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  B_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.800     1.721    B_IBUF[0]
                                                                      r  So_OBUF[0]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.845 r  So_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.645    So_OBUF[0]
                                                                      r  So_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     5.229 r  So_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.229    So[0]
                                                                      r  So[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            So[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.229ns  (logic 3.630ns (69.413%)  route 1.599ns (30.587%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
                                                                      r  B_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  B_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.721    B_IBUF[1]
                                                                      r  So_OBUF[1]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.845 r  So_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.645    So_OBUF[1]
                                                                      r  So_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     5.229 r  So_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.229    So[1]
                                                                      r  So[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            So[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.969ns  (logic 1.295ns (65.766%)  route 0.674ns (34.234%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
                                                                      r  A_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  A_IBUF[2]_inst/O
                         net (fo=3, unplaced)         0.337     0.488    A_IBUF[2]
                                                                      r  So_OBUF[3]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     0.531 r  So_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.868    So_OBUF[3]
                                                                      r  So_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.101     1.969 r  So_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.969    So[3]
                                                                      r  So[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.297ns (65.800%)  route 0.674ns (34.200%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
                                                                      r  A_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  A_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.337     0.488    A_IBUF[3]
                                                                      r  Cout_OBUF_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.533 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.870    Cout_OBUF
                                                                      r  Cout_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.101     1.971 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     1.971    Cout
                                                                      r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            So[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.297ns (65.800%)  route 0.674ns (34.200%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
                                                                      r  B_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  B_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.488    B_IBUF[0]
                                                                      r  So_OBUF[0]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.533 r  So_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.870    So_OBUF[0]
                                                                      r  So_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.101     1.971 r  So_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.971    So[0]
                                                                      r  So[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            So[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.297ns (65.800%)  route 0.674ns (34.200%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
                                                                      r  B_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  B_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.337     0.488    B_IBUF[1]
                                                                      r  So_OBUF[1]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.533 r  So_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.870    So_OBUF[1]
                                                                      r  So_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.101     1.971 r  So_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.971    So[1]
                                                                      r  So[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            So[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.297ns (65.800%)  route 0.674ns (34.200%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
                                                                      r  B_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  B_IBUF[2]_inst/O
                         net (fo=3, unplaced)         0.337     0.488    B_IBUF[2]
                                                                      r  So_OBUF[2]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.533 r  So_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.870    So_OBUF[2]
                                                                      r  So_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.101     1.971 r  So_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.971    So[2]
                                                                      r  So[2] (OUT)
  -------------------------------------------------------------------    -------------------





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Combinational Delays

-----+-------+-----------+---------+-----------+---------+
From | To    |   Max     | Process |   Min     | Process |
Port | Port  | Delay(ns) | Corner  | Delay(ns) | Corner  |
-----+-------+-----------+---------+-----------+---------+
A[0] | Cout  |     5.844 | SLOW    |     2.211 | FAST    |
A[0] | So[0] |     5.229 | SLOW    |     1.971 | FAST    |
A[0] | So[1] |     5.229 | SLOW    |     1.971 | FAST    |
A[0] | So[2] |     5.844 | SLOW    |     2.211 | FAST    |
A[0] | So[3] |     5.836 | SLOW    |     2.214 | FAST    |
A[1] | Cout  |     5.812 | SLOW    |     2.216 | FAST    |
A[1] | So[1] |     5.229 | SLOW    |     1.971 | FAST    |
A[1] | So[2] |     5.812 | SLOW    |     2.216 | FAST    |
A[1] | So[3] |     5.804 | SLOW    |     2.219 | FAST    |
A[2] | Cout  |     5.229 | SLOW    |     1.971 | FAST    |
A[2] | So[2] |     5.229 | SLOW    |     1.971 | FAST    |
A[2] | So[3] |     5.253 | SLOW    |     1.969 | FAST    |
A[3] | Cout  |     5.229 | SLOW    |     1.971 | FAST    |
A[3] | So[3] |     5.255 | SLOW    |     1.970 | FAST    |
B[0] | Cout  |     5.842 | SLOW    |     2.212 | FAST    |
B[0] | So[0] |     5.229 | SLOW    |     1.971 | FAST    |
B[0] | So[1] |     5.229 | SLOW    |     1.971 | FAST    |
B[0] | So[2] |     5.842 | SLOW    |     2.212 | FAST    |
B[0] | So[3] |     5.834 | SLOW    |     2.215 | FAST    |
B[1] | Cout  |     5.846 | SLOW    |     2.214 | FAST    |
B[1] | So[1] |     5.229 | SLOW    |     1.971 | FAST    |
B[1] | So[2] |     5.846 | SLOW    |     2.214 | FAST    |
B[1] | So[3] |     5.838 | SLOW    |     2.217 | FAST    |
B[2] | Cout  |     5.229 | SLOW    |     1.971 | FAST    |
B[2] | So[2] |     5.229 | SLOW    |     1.971 | FAST    |
B[2] | So[3] |     5.251 | SLOW    |     1.970 | FAST    |
B[3] | Cout  |     5.229 | SLOW    |     1.971 | FAST    |
B[3] | So[3] |     5.255 | SLOW    |     1.972 | FAST    |
Cin  | Cout  |     5.846 | SLOW    |     2.212 | FAST    |
Cin  | So[0] |     5.229 | SLOW    |     1.971 | FAST    |
Cin  | So[1] |     5.229 | SLOW    |     1.971 | FAST    |
Cin  | So[2] |     5.846 | SLOW    |     2.212 | FAST    |
Cin  | So[3] |     5.838 | SLOW    |     2.215 | FAST    |
-----+-------+-----------+---------+-----------+---------+



