{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595339603902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595339603902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 21 09:53:23 2020 " "Processing started: Tue Jul 21 09:53:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595339603902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595339603902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dec_mux -c dec_mux " "Command: quartus_map --read_settings_files=on --write_settings_files=off dec_mux -c dec_mux" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595339603903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1595339604340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1595339604340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog_labs/lab1/rtl/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog_labs/lab1/rtl/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../rtl/decoder.v" "" { Text "D:/Verilog_Labs/lab1/rtl/decoder.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595339611690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595339611690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog_labs/lab1/sim/tri_logic.v 2 2 " "Found 2 design units, including 2 entities, in source file /verilog_labs/lab1/sim/tri_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_logic " "Found entity 1: tri_logic" {  } { { "../sim/tri_logic.v" "" { Text "D:/Verilog_Labs/lab1/sim/tri_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595339611692 ""} { "Info" "ISGN_ENTITY_NAME" "2 tri_l " "Found entity 2: tri_l" {  } { { "../sim/tri_logic.v" "" { Text "D:/Verilog_Labs/lab1/sim/tri_logic.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595339611692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595339611692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog_labs/lab1/sim/dec_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog_labs/lab1/sim/dec_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_mux " "Found entity 1: dec_mux" {  } { { "../sim/dec_mux.v" "" { Text "D:/Verilog_Labs/lab1/sim/dec_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595339611694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595339611694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dec_mux " "Elaborating entity \"dec_mux\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1595339611725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:D1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:D1\"" {  } { { "../sim/dec_mux.v" "D1" { Text "D:/Verilog_Labs/lab1/sim/dec_mux.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595339611727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_l tri_l:tl1 " "Elaborating entity \"tri_l\" for hierarchy \"tri_l:tl1\"" {  } { { "../sim/dec_mux.v" "tl1" { Text "D:/Verilog_Labs/lab1/sim/dec_mux.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595339611729 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "pin z conflicting nodes \"tri_l:tl1\|y_out\" and \"tri_l:tl2\|y_out\" " "The pin \"z\" has multiple drivers due to the conflicting nodes \"tri_l:tl1\|y_out\" and \"tri_l:tl2\|y_out\"" {  } { { "../sim/dec_mux.v" "" { Text "D:/Verilog_Labs/lab1/sim/dec_mux.v" 1 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1595339612057 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595339612092 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 21 09:53:32 2020 " "Processing ended: Tue Jul 21 09:53:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595339612092 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595339612092 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595339612092 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1595339612092 ""}
