Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sat Jun 21 20:33:22 2025
| Host         : SwigSwag running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.871        0.000                      0                 2002        0.080        0.000                      0                 2002        4.020        0.000                       0                   897  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.871        0.000                      0                 2002        0.080        0.000                      0                 2002        4.020        0.000                       0                   897  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/cntMilliSecond_3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 2.042ns (31.139%)  route 4.516ns (68.861%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.598     5.119    gameTop/soundEngine/tone_3/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     6.001 r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/DOADO[11]
                         net (fo=2, routed)           1.394     7.395    gameTop/soundEngine/tone_3/RamInitSpWf/durReg_3[11]
    SLICE_X3Y57          LUT4 (Prop_lut4_I0_O)        0.124     7.519 r  gameTop/soundEngine/tone_3/RamInitSpWf/_T_95_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.519    gameTop/soundEngine/tone_3_n_32
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.069 r  gameTop/soundEngine/_T_95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.069    gameTop/soundEngine/_T_95_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.226 r  gameTop/soundEngine/_T_95_carry__1/CO[1]
                         net (fo=2, routed)           1.597     9.823    gameTop/soundEngine/_T_95
    SLICE_X28Y59         LUT3 (Prop_lut3_I1_O)        0.329    10.152 r  gameTop/soundEngine/cntMilliSecond_3[0]_i_1/O
                         net (fo=20, routed)          1.525    11.677    gameTop/soundEngine/cntMilliSecond_3[0]_i_1_n_0
    SLICE_X2Y56          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.509    14.850    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X2Y56          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_3_reg[4]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y56          FDRE (Setup_fdre_C_R)       -0.524    14.549    gameTop/soundEngine/cntMilliSecond_3_reg[4]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                         -11.677    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/cntMilliSecond_3_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 2.042ns (31.139%)  route 4.516ns (68.861%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.598     5.119    gameTop/soundEngine/tone_3/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     6.001 r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/DOADO[11]
                         net (fo=2, routed)           1.394     7.395    gameTop/soundEngine/tone_3/RamInitSpWf/durReg_3[11]
    SLICE_X3Y57          LUT4 (Prop_lut4_I0_O)        0.124     7.519 r  gameTop/soundEngine/tone_3/RamInitSpWf/_T_95_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.519    gameTop/soundEngine/tone_3_n_32
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.069 r  gameTop/soundEngine/_T_95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.069    gameTop/soundEngine/_T_95_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.226 r  gameTop/soundEngine/_T_95_carry__1/CO[1]
                         net (fo=2, routed)           1.597     9.823    gameTop/soundEngine/_T_95
    SLICE_X28Y59         LUT3 (Prop_lut3_I1_O)        0.329    10.152 r  gameTop/soundEngine/cntMilliSecond_3[0]_i_1/O
                         net (fo=20, routed)          1.525    11.677    gameTop/soundEngine/cntMilliSecond_3[0]_i_1_n_0
    SLICE_X2Y56          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_3_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.509    14.850    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X2Y56          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_3_reg[5]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y56          FDRE (Setup_fdre_C_R)       -0.524    14.549    gameTop/soundEngine/cntMilliSecond_3_reg[5]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                         -11.677    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/cntMilliSecond_3_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 2.042ns (31.139%)  route 4.516ns (68.861%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.598     5.119    gameTop/soundEngine/tone_3/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     6.001 r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/DOADO[11]
                         net (fo=2, routed)           1.394     7.395    gameTop/soundEngine/tone_3/RamInitSpWf/durReg_3[11]
    SLICE_X3Y57          LUT4 (Prop_lut4_I0_O)        0.124     7.519 r  gameTop/soundEngine/tone_3/RamInitSpWf/_T_95_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.519    gameTop/soundEngine/tone_3_n_32
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.069 r  gameTop/soundEngine/_T_95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.069    gameTop/soundEngine/_T_95_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.226 r  gameTop/soundEngine/_T_95_carry__1/CO[1]
                         net (fo=2, routed)           1.597     9.823    gameTop/soundEngine/_T_95
    SLICE_X28Y59         LUT3 (Prop_lut3_I1_O)        0.329    10.152 r  gameTop/soundEngine/cntMilliSecond_3[0]_i_1/O
                         net (fo=20, routed)          1.525    11.677    gameTop/soundEngine/cntMilliSecond_3[0]_i_1_n_0
    SLICE_X2Y56          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_3_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.509    14.850    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X2Y56          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_3_reg[6]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y56          FDRE (Setup_fdre_C_R)       -0.524    14.549    gameTop/soundEngine/cntMilliSecond_3_reg[6]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                         -11.677    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/cntMilliSecond_3_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 2.042ns (31.139%)  route 4.516ns (68.861%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.598     5.119    gameTop/soundEngine/tone_3/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     6.001 r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/DOADO[11]
                         net (fo=2, routed)           1.394     7.395    gameTop/soundEngine/tone_3/RamInitSpWf/durReg_3[11]
    SLICE_X3Y57          LUT4 (Prop_lut4_I0_O)        0.124     7.519 r  gameTop/soundEngine/tone_3/RamInitSpWf/_T_95_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.519    gameTop/soundEngine/tone_3_n_32
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.069 r  gameTop/soundEngine/_T_95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.069    gameTop/soundEngine/_T_95_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.226 r  gameTop/soundEngine/_T_95_carry__1/CO[1]
                         net (fo=2, routed)           1.597     9.823    gameTop/soundEngine/_T_95
    SLICE_X28Y59         LUT3 (Prop_lut3_I1_O)        0.329    10.152 r  gameTop/soundEngine/cntMilliSecond_3[0]_i_1/O
                         net (fo=20, routed)          1.525    11.677    gameTop/soundEngine/cntMilliSecond_3[0]_i_1_n_0
    SLICE_X2Y56          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_3_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.509    14.850    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X2Y56          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_3_reg[7]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y56          FDRE (Setup_fdre_C_R)       -0.524    14.549    gameTop/soundEngine/cntMilliSecond_3_reg[7]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                         -11.677    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/cntMilliSecond_3_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 2.042ns (31.715%)  route 4.397ns (68.285%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.598     5.119    gameTop/soundEngine/tone_3/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     6.001 r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/DOADO[11]
                         net (fo=2, routed)           1.394     7.395    gameTop/soundEngine/tone_3/RamInitSpWf/durReg_3[11]
    SLICE_X3Y57          LUT4 (Prop_lut4_I0_O)        0.124     7.519 r  gameTop/soundEngine/tone_3/RamInitSpWf/_T_95_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.519    gameTop/soundEngine/tone_3_n_32
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.069 r  gameTop/soundEngine/_T_95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.069    gameTop/soundEngine/_T_95_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.226 r  gameTop/soundEngine/_T_95_carry__1/CO[1]
                         net (fo=2, routed)           1.597     9.823    gameTop/soundEngine/_T_95
    SLICE_X28Y59         LUT3 (Prop_lut3_I1_O)        0.329    10.152 r  gameTop/soundEngine/cntMilliSecond_3[0]_i_1/O
                         net (fo=20, routed)          1.406    11.558    gameTop/soundEngine/cntMilliSecond_3[0]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_3_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.508    14.849    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X2Y57          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_3_reg[10]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    14.548    gameTop/soundEngine/cntMilliSecond_3_reg[10]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/cntMilliSecond_3_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 2.042ns (31.715%)  route 4.397ns (68.285%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.598     5.119    gameTop/soundEngine/tone_3/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     6.001 r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/DOADO[11]
                         net (fo=2, routed)           1.394     7.395    gameTop/soundEngine/tone_3/RamInitSpWf/durReg_3[11]
    SLICE_X3Y57          LUT4 (Prop_lut4_I0_O)        0.124     7.519 r  gameTop/soundEngine/tone_3/RamInitSpWf/_T_95_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.519    gameTop/soundEngine/tone_3_n_32
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.069 r  gameTop/soundEngine/_T_95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.069    gameTop/soundEngine/_T_95_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.226 r  gameTop/soundEngine/_T_95_carry__1/CO[1]
                         net (fo=2, routed)           1.597     9.823    gameTop/soundEngine/_T_95
    SLICE_X28Y59         LUT3 (Prop_lut3_I1_O)        0.329    10.152 r  gameTop/soundEngine/cntMilliSecond_3[0]_i_1/O
                         net (fo=20, routed)          1.406    11.558    gameTop/soundEngine/cntMilliSecond_3[0]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_3_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.508    14.849    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X2Y57          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_3_reg[11]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    14.548    gameTop/soundEngine/cntMilliSecond_3_reg[11]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/cntMilliSecond_3_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 2.042ns (31.715%)  route 4.397ns (68.285%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.598     5.119    gameTop/soundEngine/tone_3/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     6.001 r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/DOADO[11]
                         net (fo=2, routed)           1.394     7.395    gameTop/soundEngine/tone_3/RamInitSpWf/durReg_3[11]
    SLICE_X3Y57          LUT4 (Prop_lut4_I0_O)        0.124     7.519 r  gameTop/soundEngine/tone_3/RamInitSpWf/_T_95_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.519    gameTop/soundEngine/tone_3_n_32
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.069 r  gameTop/soundEngine/_T_95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.069    gameTop/soundEngine/_T_95_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.226 r  gameTop/soundEngine/_T_95_carry__1/CO[1]
                         net (fo=2, routed)           1.597     9.823    gameTop/soundEngine/_T_95
    SLICE_X28Y59         LUT3 (Prop_lut3_I1_O)        0.329    10.152 r  gameTop/soundEngine/cntMilliSecond_3[0]_i_1/O
                         net (fo=20, routed)          1.406    11.558    gameTop/soundEngine/cntMilliSecond_3[0]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_3_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.508    14.849    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X2Y57          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_3_reg[8]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    14.548    gameTop/soundEngine/cntMilliSecond_3_reg[8]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/cntMilliSecond_3_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 2.042ns (31.715%)  route 4.397ns (68.285%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.598     5.119    gameTop/soundEngine/tone_3/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     6.001 r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/DOADO[11]
                         net (fo=2, routed)           1.394     7.395    gameTop/soundEngine/tone_3/RamInitSpWf/durReg_3[11]
    SLICE_X3Y57          LUT4 (Prop_lut4_I0_O)        0.124     7.519 r  gameTop/soundEngine/tone_3/RamInitSpWf/_T_95_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.519    gameTop/soundEngine/tone_3_n_32
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.069 r  gameTop/soundEngine/_T_95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.069    gameTop/soundEngine/_T_95_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.226 r  gameTop/soundEngine/_T_95_carry__1/CO[1]
                         net (fo=2, routed)           1.597     9.823    gameTop/soundEngine/_T_95
    SLICE_X28Y59         LUT3 (Prop_lut3_I1_O)        0.329    10.152 r  gameTop/soundEngine/cntMilliSecond_3[0]_i_1/O
                         net (fo=20, routed)          1.406    11.558    gameTop/soundEngine/cntMilliSecond_3[0]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_3_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.508    14.849    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X2Y57          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_3_reg[9]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    14.548    gameTop/soundEngine/cntMilliSecond_3_reg[9]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/cntMilliSecond_3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 2.042ns (32.450%)  route 4.251ns (67.550%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.598     5.119    gameTop/soundEngine/tone_3/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     6.001 r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/DOADO[11]
                         net (fo=2, routed)           1.394     7.395    gameTop/soundEngine/tone_3/RamInitSpWf/durReg_3[11]
    SLICE_X3Y57          LUT4 (Prop_lut4_I0_O)        0.124     7.519 r  gameTop/soundEngine/tone_3/RamInitSpWf/_T_95_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.519    gameTop/soundEngine/tone_3_n_32
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.069 r  gameTop/soundEngine/_T_95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.069    gameTop/soundEngine/_T_95_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.226 r  gameTop/soundEngine/_T_95_carry__1/CO[1]
                         net (fo=2, routed)           1.597     9.823    gameTop/soundEngine/_T_95
    SLICE_X28Y59         LUT3 (Prop_lut3_I1_O)        0.329    10.152 r  gameTop/soundEngine/cntMilliSecond_3[0]_i_1/O
                         net (fo=20, routed)          1.260    11.412    gameTop/soundEngine/cntMilliSecond_3[0]_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.509    14.850    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_3_reg[0]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y55          FDRE (Setup_fdre_C_R)       -0.524    14.549    gameTop/soundEngine/cntMilliSecond_3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/cntMilliSecond_3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 2.042ns (32.450%)  route 4.251ns (67.550%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.598     5.119    gameTop/soundEngine/tone_3/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     6.001 r  gameTop/soundEngine/tone_3/RamInitSpWf/RAM_reg/DOADO[11]
                         net (fo=2, routed)           1.394     7.395    gameTop/soundEngine/tone_3/RamInitSpWf/durReg_3[11]
    SLICE_X3Y57          LUT4 (Prop_lut4_I0_O)        0.124     7.519 r  gameTop/soundEngine/tone_3/RamInitSpWf/_T_95_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.519    gameTop/soundEngine/tone_3_n_32
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.069 r  gameTop/soundEngine/_T_95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.069    gameTop/soundEngine/_T_95_carry__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.226 r  gameTop/soundEngine/_T_95_carry__1/CO[1]
                         net (fo=2, routed)           1.597     9.823    gameTop/soundEngine/_T_95
    SLICE_X28Y59         LUT3 (Prop_lut3_I1_O)        0.329    10.152 r  gameTop/soundEngine/cntMilliSecond_3[0]_i_1/O
                         net (fo=20, routed)          1.260    11.412    gameTop/soundEngine/cntMilliSecond_3[0]_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.509    14.850    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_3_reg[1]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y55          FDRE (Setup_fdre_C_R)       -0.524    14.549    gameTop/soundEngine/cntMilliSecond_3_reg[1]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                  3.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 gameTop/soundEngine/toneIndex_5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.870%)  route 0.180ns (56.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.565     1.448    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X9Y52          FDRE                                         r  gameTop/soundEngine/toneIndex_5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  gameTop/soundEngine/toneIndex_5_reg[1]/Q
                         net (fo=8, routed)           0.180     1.770    gameTop/soundEngine/tone_5/RamInitSpWf/Q[1]
    RAMB18_X0Y21         RAMB18E1                                     r  gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.877     2.005    gameTop/soundEngine/tone_5/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y21         RAMB18E1                                     r  gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.690    gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 gameTop/soundEngine/toneIndex_5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.658%)  route 0.182ns (56.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.565     1.448    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X9Y52          FDRE                                         r  gameTop/soundEngine/toneIndex_5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  gameTop/soundEngine/toneIndex_5_reg[1]/Q
                         net (fo=8, routed)           0.182     1.771    gameTop/soundEngine/tone_5/RamInitSpWf/Q[1]
    RAMB18_X0Y21         RAMB18E1                                     r  gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.876     2.004    gameTop/soundEngine/tone_5/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y21         RAMB18E1                                     r  gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.689    gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 gameTop/soundEngine/cntMilliSecond_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/cntMilliSecond_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.567     1.450    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  gameTop/soundEngine/cntMilliSecond_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  gameTop/soundEngine/cntMilliSecond_2_reg[6]/Q
                         net (fo=3, routed)           0.126     1.740    gameTop/soundEngine/cntMilliSecond_2_reg[6]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  gameTop/soundEngine/cntMilliSecond_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.897    gameTop/soundEngine/cntMilliSecond_2_reg[4]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.950 r  gameTop/soundEngine/cntMilliSecond_2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    gameTop/soundEngine/cntMilliSecond_2_reg[8]_i_1_n_7
    SLICE_X50Y50         FDRE                                         r  gameTop/soundEngine/cntMilliSecond_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.835     1.963    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  gameTop/soundEngine/cntMilliSecond_2_reg[8]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    gameTop/soundEngine/cntMilliSecond_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 gameTop/soundEngine/cntMilliSecond_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/cntMilliSecond_1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.594     1.477    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  gameTop/soundEngine/cntMilliSecond_1_reg[14]/Q
                         net (fo=3, routed)           0.127     1.768    gameTop/soundEngine/cntMilliSecond_1_reg[14]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  gameTop/soundEngine/cntMilliSecond_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.924    gameTop/soundEngine/cntMilliSecond_1_reg[12]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.977 r  gameTop/soundEngine/cntMilliSecond_1_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    gameTop/soundEngine/cntMilliSecond_1_reg[16]_i_1_n_7
    SLICE_X6Y50          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.863     1.990    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  gameTop/soundEngine/cntMilliSecond_1_reg[16]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.880    gameTop/soundEngine/cntMilliSecond_1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 gameTop/soundEngine/cntMilliSecond_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/cntMilliSecond_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.569     1.452    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  gameTop/soundEngine/cntMilliSecond_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  gameTop/soundEngine/cntMilliSecond_0_reg[6]/Q
                         net (fo=3, routed)           0.127     1.743    gameTop/soundEngine/cntMilliSecond_0_reg[6]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.899 r  gameTop/soundEngine/cntMilliSecond_0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.899    gameTop/soundEngine/cntMilliSecond_0_reg[4]_i_1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.952 r  gameTop/soundEngine/cntMilliSecond_0_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    gameTop/soundEngine/cntMilliSecond_0_reg[8]_i_1_n_7
    SLICE_X56Y50         FDRE                                         r  gameTop/soundEngine/cntMilliSecond_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.835     1.963    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  gameTop/soundEngine/cntMilliSecond_0_reg[8]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    gameTop/soundEngine/cntMilliSecond_0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 gameTop/soundEngine/toneIndex_5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.412%)  route 0.197ns (54.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.565     1.448    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  gameTop/soundEngine/toneIndex_5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  gameTop/soundEngine/toneIndex_5_reg[6]/Q
                         net (fo=5, routed)           0.197     1.809    gameTop/soundEngine/tone_5/RamInitSpWf/Q[6]
    RAMB18_X0Y21         RAMB18E1                                     r  gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.877     2.005    gameTop/soundEngine/tone_5/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y21         RAMB18E1                                     r  gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.527    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.710    gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 gameTop/soundEngine/toneIndex_5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.412%)  route 0.197ns (54.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.565     1.448    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  gameTop/soundEngine/toneIndex_5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  gameTop/soundEngine/toneIndex_5_reg[6]/Q
                         net (fo=5, routed)           0.197     1.809    gameTop/soundEngine/tone_5/RamInitSpWf/Q[6]
    RAMB18_X0Y21         RAMB18E1                                     r  gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.876     2.004    gameTop/soundEngine/tone_5/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y21         RAMB18E1                                     r  gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.526    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.709    gameTop/soundEngine/tone_5/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 gameTop/soundEngine/toneIndex_4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/tone_4/RamInitSpWf/RAM_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.000%)  route 0.200ns (55.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.564     1.447    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  gameTop/soundEngine/toneIndex_4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  gameTop/soundEngine/toneIndex_4_reg[3]/Q
                         net (fo=6, routed)           0.200     1.812    gameTop/soundEngine/tone_4/RamInitSpWf/Q[3]
    RAMB18_X1Y23         RAMB18E1                                     r  gameTop/soundEngine/tone_4/RamInitSpWf/RAM_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.876     2.004    gameTop/soundEngine/tone_4/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  gameTop/soundEngine/tone_4/RamInitSpWf/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.526    
    RAMB18_X1Y23         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.709    gameTop/soundEngine/tone_4/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 gameTop/soundEngine/toneIndex_4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/tone_4/RamInitSpWf/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.808%)  route 0.202ns (55.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.564     1.447    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  gameTop/soundEngine/toneIndex_4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  gameTop/soundEngine/toneIndex_4_reg[3]/Q
                         net (fo=6, routed)           0.202     1.813    gameTop/soundEngine/tone_4/RamInitSpWf/Q[3]
    RAMB18_X1Y23         RAMB18E1                                     r  gameTop/soundEngine/tone_4/RamInitSpWf/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.875     2.003    gameTop/soundEngine/tone_4/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  gameTop/soundEngine/tone_4/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.525    
    RAMB18_X1Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.708    gameTop/soundEngine/tone_4/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 gameTop/soundEngine/cntMilliSecond_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/soundEngine/cntMilliSecond_2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.567     1.450    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  gameTop/soundEngine/cntMilliSecond_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  gameTop/soundEngine/cntMilliSecond_2_reg[6]/Q
                         net (fo=3, routed)           0.126     1.740    gameTop/soundEngine/cntMilliSecond_2_reg[6]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  gameTop/soundEngine/cntMilliSecond_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.897    gameTop/soundEngine/cntMilliSecond_2_reg[4]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.963 r  gameTop/soundEngine/cntMilliSecond_2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.963    gameTop/soundEngine/cntMilliSecond_2_reg[8]_i_1_n_5
    SLICE_X50Y50         FDRE                                         r  gameTop/soundEngine/cntMilliSecond_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.835     1.963    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  gameTop/soundEngine/cntMilliSecond_2_reg[10]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    gameTop/soundEngine/cntMilliSecond_2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y29  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y30  gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y31  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y28  gameTop/graphicEngineVGA/backTileMemories_0/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y27  gameTop/graphicEngineVGA/backTileMemories_1/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y27  gameTop/graphicEngineVGA/backTileMemories_2/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24  gameTop/graphicEngineVGA/backTileMemories_3/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26  gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y29  gameTop/graphicEngineVGA/backTileMemories_4/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y25  gameTop/graphicEngineVGA/backTileMemories_5/RamInitSpWf/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y65  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y65  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y65  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y65  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y65  gameTop/graphicEngineVGA/_T_756_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y65  gameTop/graphicEngineVGA/_T_756_1_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y57  _T_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y57  _T_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y57  _T_2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y57  _T_2_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y65  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y65  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y65  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y65  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y65  gameTop/graphicEngineVGA/_T_756_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y65  gameTop/graphicEngineVGA/_T_756_1_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y57  _T_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y57  _T_1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y57  _T_2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y57  _T_2_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/soundEngine/channel_7_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_soundOutput
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.060ns  (logic 4.216ns (41.905%)  route 5.844ns (58.095%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.553     5.074    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X9Y62          FDRE                                         r  gameTop/soundEngine/channel_7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.456     5.530 r  gameTop/soundEngine/channel_7_reg/Q
                         net (fo=2, routed)           1.549     7.079    gameTop/soundEngine/channel_7
    SLICE_X28Y55         LUT4 (Prop_lut4_I2_O)        0.124     7.203 r  gameTop/soundEngine/io_soundOutput_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.444     7.647    gameTop/soundEngine/io_soundOutput_OBUF_inst_i_2_n_0
    SLICE_X28Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.771 r  gameTop/soundEngine/io_soundOutput_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.851    11.622    io_soundOutput_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.512    15.134 r  io_soundOutput_OBUF_inst/O
                         net (fo=0)                   0.000    15.134    io_soundOutput
    A16                                                               r  io_soundOutput (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_14_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.811ns  (logic 4.146ns (53.071%)  route 3.666ns (46.929%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.546     5.067    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  gameTop/graphicEngineVGA/_T_14_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.478     5.545 r  gameTop/graphicEngineVGA/_T_14_0_reg__0/Q
                         net (fo=1, routed)           3.666     9.211    io_Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.668    12.878 r  io_Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.878    io_Hsync
    P19                                                               r  io_Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_765_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.695ns  (logic 3.951ns (51.351%)  route 3.743ns (48.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.551     5.072    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X44Y62         FDRE                                         r  gameTop/graphicEngineVGA/_T_765_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  gameTop/graphicEngineVGA/_T_765_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.743     9.271    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495    12.767 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.767    io_vgaBlue[0]
    N18                                                               r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_765_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.602ns  (logic 3.975ns (52.286%)  route 3.627ns (47.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.551     5.072    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X44Y62         FDRE                                         r  gameTop/graphicEngineVGA/_T_765_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  gameTop/graphicEngineVGA/_T_765_reg[2]/Q
                         net (fo=1, routed)           3.627     9.155    io_vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.674 r  io_vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.674    io_vgaBlue[2]
    K18                                                               r  io_vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_765_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.578ns  (logic 3.981ns (52.529%)  route 3.597ns (47.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.551     5.072    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X44Y62         FDRE                                         r  gameTop/graphicEngineVGA/_T_765_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  gameTop/graphicEngineVGA/_T_765_reg[3]/Q
                         net (fo=1, routed)           3.597     9.125    io_vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.650 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.650    io_vgaBlue[3]
    J18                                                               r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_764_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.415ns  (logic 3.977ns (53.636%)  route 3.438ns (46.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.552     5.073    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X44Y61         FDRE                                         r  gameTop/graphicEngineVGA/_T_764_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  gameTop/graphicEngineVGA/_T_764_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.438     8.967    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.487 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.487    io_vgaGreen[0]
    J17                                                               r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_763_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.398ns  (logic 3.980ns (53.793%)  route 3.419ns (46.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.553     5.074    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X44Y60         FDRE                                         r  gameTop/graphicEngineVGA/_T_763_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  gameTop/graphicEngineVGA/_T_763_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.419     8.948    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.472 r  io_vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.472    io_vgaRed[0]
    G19                                                               r  io_vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_763_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.377ns  (logic 3.980ns (53.953%)  route 3.397ns (46.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.553     5.074    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X44Y60         FDRE                                         r  gameTop/graphicEngineVGA/_T_763_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  gameTop/graphicEngineVGA/_T_763_reg[2]/Q
                         net (fo=1, routed)           3.397     8.927    io_vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.451 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.451    io_vgaRed[2]
    J19                                                               r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_764_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.371ns  (logic 3.985ns (54.064%)  route 3.386ns (45.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.552     5.073    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X44Y61         FDRE                                         r  gameTop/graphicEngineVGA/_T_764_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  gameTop/graphicEngineVGA/_T_764_reg[2]/Q
                         net (fo=1, routed)           3.386     8.915    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.444 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.444    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_16_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.371ns  (logic 4.158ns (56.416%)  route 3.213ns (43.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.546     5.067    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  gameTop/graphicEngineVGA/_T_16_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.478     5.545 r  gameTop/graphicEngineVGA/_T_16_0_reg__0/Q
                         net (fo=1, routed)           3.213     8.757    io_Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.680    12.438 r  io_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.438    io_Vsync
    R19                                                               r  io_Vsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_missingFrameError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.363ns (67.350%)  route 0.661ns (32.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X55Y76         FDRE                                         r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/Q
                         net (fo=2, routed)           0.661     2.237    io_missingFrameError_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.460 r  io_missingFrameError_OBUF_inst/O
                         net (fo=0)                   0.000     3.460    io_missingFrameError
    L1                                                                r  io_missingFrameError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_763_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.361ns (59.477%)  route 0.927ns (40.523%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X44Y60         FDRE                                         r  gameTop/graphicEngineVGA/_T_763_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/_T_763_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.927     2.512    lopt_10
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.732 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.732    io_vgaRed[1]
    H19                                                               r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_765_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.346ns (56.897%)  route 1.019ns (43.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.559     1.442    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X44Y62         FDRE                                         r  gameTop/graphicEngineVGA/_T_765_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  gameTop/graphicEngineVGA/_T_765_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.019     2.603    lopt_2
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.807 r  io_vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.807    io_vgaBlue[1]
    L18                                                               r  io_vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_764_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.372ns (57.844%)  route 1.000ns (42.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X44Y61         FDRE                                         r  gameTop/graphicEngineVGA/_T_764_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/_T_764_reg[3]/Q
                         net (fo=1, routed)           1.000     2.584    io_vgaGreen_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.816 r  io_vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.816    io_vgaGreen[3]
    D17                                                               r  io_vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_764_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.348ns (56.692%)  route 1.029ns (43.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X44Y61         FDRE                                         r  gameTop/graphicEngineVGA/_T_764_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/_T_764_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.029     2.614    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.820 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.820    io_vgaGreen[1]
    H17                                                               r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_16_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.406ns (58.700%)  route 0.990ns (41.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.557     1.440    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  gameTop/graphicEngineVGA/_T_16_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.148     1.588 r  gameTop/graphicEngineVGA/_T_16_0_reg__0/Q
                         net (fo=1, routed)           0.990     2.578    io_Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.258     3.836 r  io_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.836    io_Vsync
    R19                                                               r  io_Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_763_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.345ns (55.332%)  route 1.086ns (44.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X44Y60         FDRE                                         r  gameTop/graphicEngineVGA/_T_763_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/_T_763_reg[3]/Q
                         net (fo=1, routed)           1.086     2.670    io_vgaRed_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.873 r  io_vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.873    io_vgaRed[3]
    N19                                                               r  io_vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_763_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.522ns  (logic 1.366ns (54.167%)  route 1.156ns (45.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X44Y60         FDRE                                         r  gameTop/graphicEngineVGA/_T_763_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/_T_763_reg[2]/Q
                         net (fo=1, routed)           1.156     2.740    io_vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.965 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.965    io_vgaRed[2]
    J19                                                               r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_764_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.539ns  (logic 1.371ns (53.999%)  route 1.168ns (46.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X44Y61         FDRE                                         r  gameTop/graphicEngineVGA/_T_764_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/_T_764_reg[2]/Q
                         net (fo=1, routed)           1.168     2.752    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.982 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.982    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_763_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.546ns  (logic 1.366ns (53.636%)  route 1.181ns (46.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X44Y60         FDRE                                         r  gameTop/graphicEngineVGA/_T_763_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/_T_763_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.181     2.765    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.989 r  io_vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.989    io_vgaRed[0]
    G19                                                               r  io_vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            _T_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.845ns  (logic 1.456ns (51.184%)  route 1.389ns (48.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.389     2.845    reset_IBUF
    SLICE_X56Y57         FDRE                                         r  _T_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         1.442     4.783    clock_IBUF_BUFG
    SLICE_X56Y57         FDRE                                         r  _T_1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            _T_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.224ns (27.313%)  route 0.597ns (72.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.597     0.821    reset_IBUF
    SLICE_X56Y57         FDRE                                         r  _T_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=896, routed)         0.833     1.961    clock_IBUF_BUFG
    SLICE_X56Y57         FDRE                                         r  _T_1_reg/C





