<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source to the Rust file `arch/src/x86/protection.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>protection.rs.html -- source</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled ><script src="../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../tartan_arch/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><span class="help-button">?</span>
                <a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="doccomment">//! Support for protected mode operation.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! This includes the minimal support for segmented memory and hardware task management</span>
<span class="doccomment">//! that is required to operate in protected mode with a flat memory model.</span>

<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">x86_common</span>::<span class="ident">protection</span>::{<span class="ident">Selector</span>, <span class="ident">IOPermissionBitmap</span>};
<span class="kw">use</span> <span class="ident">static_assertions</span>::<span class="ident">const_assert_eq</span>;

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">doc</span>)]</span>
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">x86_common</span>::<span class="ident">FlagRegister</span>;
<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">doc</span>)]</span>
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">x86_common</span>::<span class="ident">paging</span>::<span class="ident">ControlRegister3</span>;
<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">doc</span>)]</span>
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">x86_common</span>::<span class="ident">protection</span>::{<span class="ident">LocalDescriptorTableRegister</span>, <span class="ident">GateDescriptorFlags</span>};


<span class="doccomment">/// A task state segment (TSS) with fixed redirect and I/O permission maps.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// From the processor&#39;s perspective, the layout of the TSS is flexible after the end of</span>
<span class="doccomment">/// the [`TaskStateSegmentHeader`]. The permission map may be at any offset or missing</span>
<span class="doccomment">/// from the segment completely. For that reason, this struct is only suitable for use in</span>
<span class="doccomment">/// setting up a TSS that the caller owns. For reading a TSS created by another system</span>
<span class="doccomment">/// (e.g., the bootloader), use the [`TaskStateSegmentHeader`] struct on its own.</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">BasicTaskStateSegment</span> {
    <span class="doccomment">/// Saved task data and pointer to bitmaps</span>
    <span class="kw">pub</span> <span class="ident">header</span>: <span class="ident">TaskStateSegmentHeader</span>,
    <span class="doccomment">/// I/O permission map and interrupt redirect map</span>
    <span class="kw">pub</span> <span class="ident">bitmaps</span>: <span class="ident">TaskStateSegmentBitmaps</span><span class="op">&lt;</span>[<span class="ident">u8</span>; <span class="ident">IOPermissionBitmap</span>::<span class="ident">MAX_SIZE</span>]<span class="op">&gt;</span>,
}


<span class="doccomment">/// Saved task state that makes up the most significant part of a task state segment</span>
<span class="doccomment">/// (TSS).</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Some of the fields of this header are automatically saved by the processor when</span>
<span class="doccomment">/// switching tasks. Refer to each field&#39;s documentation.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This header can be followed by OS-specific data and/or the</span>
<span class="doccomment">/// [`TaskStateSegmentBitmaps`]. The location of the latter is determined by</span>
<span class="doccomment">/// [`io_permission_map_offset`](Self::io_permission_map_offset).</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>, <span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">TaskStateSegmentHeader</span> {
    <span class="doccomment">/// Segment selector saved by the processor referencing the task that was running</span>
    <span class="doccomment">/// before this task was activated.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// If [`FlagRegister::nested_task`] is set, then this task will be resumed by the</span>
    <span class="doccomment">/// `IRET` instruction.</span>
    <span class="kw">pub</span> <span class="ident">previous_task</span>: <span class="ident">u16</span>,
    <span class="ident">_reserved_a</span>: <span class="ident">u16</span>,
    <span class="doccomment">/// Stack pointer and segment for privilege levels 0–2.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Not modified by the processor on a task switch.</span>
    <span class="kw">pub</span> <span class="ident">privileged_stack</span>: [<span class="ident">PrivilegedStack</span>; <span class="number">3</span>],
    <span class="doccomment">/// Page table pointer from [`ControlRegister3`].</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Not modified by the processor on a task switch.</span>
    <span class="kw">pub</span> <span class="ident">control_register_3</span>: <span class="ident">u32</span>,
    <span class="doccomment">/// `EIP` value saved by the processor.</span>
    <span class="kw">pub</span> <span class="ident">instruction_pointer</span>: <span class="ident">u32</span>,
    <span class="doccomment">/// `EFLAGS` value saved by the processor.</span>
    <span class="kw">pub</span> <span class="ident">flags</span>: <span class="ident">u32</span>,
    <span class="doccomment">/// `EAX` value saved by the processor.</span>
    <span class="kw">pub</span> <span class="ident">general_a</span>: <span class="ident">u32</span>,
    <span class="doccomment">/// `ECX` value saved by the processor.</span>
    <span class="kw">pub</span> <span class="ident">general_c</span>: <span class="ident">u32</span>,
    <span class="doccomment">/// `EDX` value saved by the processor.</span>
    <span class="kw">pub</span> <span class="ident">general_d</span>: <span class="ident">u32</span>,
    <span class="doccomment">/// `EBX` value saved by the processor.</span>
    <span class="kw">pub</span> <span class="ident">general_b</span>: <span class="ident">u32</span>,
    <span class="doccomment">/// `SP` value saved by the processor for privilege level 3.</span>
    <span class="kw">pub</span> <span class="ident">stack_pointer</span>: <span class="ident">u32</span>,
    <span class="doccomment">/// `EBP` value saved by the processor.</span>
    <span class="kw">pub</span> <span class="ident">base_pointer</span>: <span class="ident">u32</span>,
    <span class="doccomment">/// `ESI` value saved by the processor.</span>
    <span class="kw">pub</span> <span class="ident">source_index</span>: <span class="ident">u32</span>,
    <span class="doccomment">/// `EDI` value saved by the processor.</span>
    <span class="kw">pub</span> <span class="ident">destination_index</span>: <span class="ident">u32</span>,
    <span class="doccomment">/// `ES` value saved by the processor.</span>
    <span class="kw">pub</span> <span class="ident">general_segment_e</span>: <span class="ident">Selector</span>,
    <span class="ident">_reserved_b</span>: <span class="ident">u16</span>,
    <span class="doccomment">/// `CS` value saved by the processor.</span>
    <span class="kw">pub</span> <span class="ident">code_segment</span>: <span class="ident">Selector</span>,
    <span class="ident">_reserved_c</span>: <span class="ident">u16</span>,
    <span class="doccomment">/// `SS` value saved by the processor for privilege level 3.</span>
    <span class="kw">pub</span> <span class="ident">stack_segment</span>: <span class="ident">Selector</span>,
    <span class="ident">_reserved_d</span>: <span class="ident">u16</span>,
    <span class="doccomment">/// `DS` value saved by the processor.</span>
    <span class="kw">pub</span> <span class="ident">data_segment</span>: <span class="ident">Selector</span>,
    <span class="ident">_reserved_e</span>: <span class="ident">u16</span>,
    <span class="doccomment">/// `FS` value saved by the processor.</span>
    <span class="kw">pub</span> <span class="ident">general_segment_f</span>: <span class="ident">Selector</span>,
    <span class="ident">_reserved_f</span>: <span class="ident">u16</span>,
    <span class="doccomment">/// `GS` value saved by the processor.</span>
    <span class="kw">pub</span> <span class="ident">general_segment_g</span>: <span class="ident">Selector</span>,
    <span class="ident">_reserved_g</span>: <span class="ident">u16</span>,
    <span class="doccomment">/// [`LocalDescriptorTableRegister`] value to load when executing this task.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Not modified by the processor on a task switch.</span>
    <span class="kw">pub</span> <span class="ident">local_descriptor_table</span>: <span class="ident">Selector</span>,
    <span class="ident">_reserved_h</span>: <span class="ident">u16</span>,
    <span class="doccomment">/// Indicates that a debug exception should be raised when this task is activated.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Not modified by the processor on a task switch.</span>
    <span class="kw">pub</span> <span class="ident">debug_trap</span>: <span class="ident">bool</span>,
    <span class="doccomment">/// Offset from the start of this structure to start of the [`IOPermissionBitmap`],</span>
    <span class="doccomment">/// and to the end of the [`interrupt_redirect`</span>
    <span class="doccomment">/// bitmap](TaskStateSegmentBitmaps::interrupt_redirect).</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The I/O permission map ends at the limit of the containing segment, and must be at</span>
    <span class="doccomment">/// least two bytes. If this offset is equal to or greater than the limit, then the</span>
    <span class="doccomment">/// permission map is empty and all ports are assumed to be zero.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The interrupt redirect bitmap begins at this offset minus 32.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Not modified by the processor on a task switch.</span>
    <span class="kw">pub</span> <span class="ident">io_permission_map_offset</span>: <span class="ident">u16</span>,
    <span class="doccomment">/// Pointer to the shadow stack.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Not modified by the processor on a task switch.</span>
    <span class="kw">pub</span> <span class="ident">shadow_stack_pointer</span>: <span class="ident">u32</span>,
}

<span class="macro">const_assert_eq</span><span class="macro">!</span>(<span class="number">108</span>, <span class="ident">core</span>::<span class="ident">mem</span>::<span class="ident">size_of</span>::<span class="op">&lt;</span><span class="ident">TaskStateSegmentHeader</span><span class="op">&gt;</span>());


<span class="doccomment">/// Stack pointer and segment for a given privilege level</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>, <span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">PrivilegedStack</span> {
    <span class="doccomment">/// Stack pointer (`SP`) value for this privilege level.</span>
    <span class="kw">pub</span> <span class="ident">pointer</span>: <span class="ident">u32</span>,
    <span class="doccomment">/// Stack segment (`SS`) value for this privilege level.</span>
    <span class="kw">pub</span> <span class="ident">segment</span>: <span class="ident">Selector</span>,
}

<span class="macro">const_assert_eq</span><span class="macro">!</span>(<span class="number">8</span>, <span class="ident">core</span>::<span class="ident">mem</span>::<span class="ident">size_of</span>::<span class="op">&lt;</span><span class="ident">PrivilegedStack</span><span class="op">&gt;</span>());



<span class="doccomment">/// I/O permission map and interrupt redirect map, which are always located together in</span>
<span class="doccomment">/// a task state segment (TSS).</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">TaskStateSegmentBitmaps</span><span class="op">&lt;</span><span class="ident">T</span><span class="op">&gt;</span>
<span class="kw">where</span>
    <span class="ident">T</span>: <span class="ident">AsRef</span><span class="op">&lt;</span>[<span class="ident">u8</span>]<span class="op">&gt;</span> <span class="op">+</span> <span class="ident">AsMut</span><span class="op">&lt;</span>[<span class="ident">u8</span>]<span class="op">&gt;</span> <span class="op">+</span> <span class="ident">Eq</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span> {
    <span class="doccomment">/// Indicates which handler to use for software-triggered interrupts in virtual real</span>
    <span class="doccomment">/// mode.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// If bit `N` (bit `N mod 8` of byte `floor(N / 8)`) is set, it indicates that an</span>
    <span class="doccomment">/// `INT N` in virtual real mode should be handled using the protected-mode mechanism</span>
    <span class="doccomment">/// rather than the process&#39;s own interrupt table.</span>
    <span class="kw">pub</span> <span class="ident">interrupt_redirect</span>: [<span class="ident">u8</span>; <span class="number">32</span>],

    <span class="doccomment">/// The [`IOPermissionBitmap`] for this task.</span>
    <span class="kw">pub</span> <span class="ident">io_permission</span>: <span class="ident">IOPermissionBitmap</span><span class="op">&lt;</span><span class="ident">T</span><span class="op">&gt;</span>,
}
</pre></div>
</section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../../";window.currentCrate = "tartan_arch";</script><script src="../../../main.js"></script><script src="../../../source-script.js"></script><script src="../../../source-files.js"></script><script defer src="../../../search-index.js"></script></body></html>