INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/34638/Desktop/Uni/Tercero/SegundoCuatri/Modelado_L/Laboratorio/Modelado2024/P1/Project_1/P1.sim/sim_1/synth/timing/xsim/spi_controller_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-311] analyzing module glbl
