Analysis & Synthesis report for ELEC374Phase1
Thu Mar 20 10:36:52 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Registers Added for RAM Pass-Through Logic
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for RAM:memory_unit|altsyncram:memory_rtl_0|altsyncram_rfr1:auto_generated
 14. Parameter Settings for User Entity Instance: register:R1
 15. Parameter Settings for User Entity Instance: register:R2
 16. Parameter Settings for User Entity Instance: register:R3
 17. Parameter Settings for User Entity Instance: register:R4
 18. Parameter Settings for User Entity Instance: register:R5
 19. Parameter Settings for User Entity Instance: register:R6
 20. Parameter Settings for User Entity Instance: register:R7
 21. Parameter Settings for User Entity Instance: register:R8
 22. Parameter Settings for User Entity Instance: register:R9
 23. Parameter Settings for User Entity Instance: register:R10
 24. Parameter Settings for User Entity Instance: register:R11
 25. Parameter Settings for User Entity Instance: register:R12
 26. Parameter Settings for User Entity Instance: register:R13
 27. Parameter Settings for User Entity Instance: register:R14
 28. Parameter Settings for User Entity Instance: register:R15
 29. Parameter Settings for User Entity Instance: register:HI
 30. Parameter Settings for User Entity Instance: register:LO
 31. Parameter Settings for User Entity Instance: register:IR
 32. Parameter Settings for User Entity Instance: register:RY
 33. Parameter Settings for User Entity Instance: register:RZ
 34. Parameter Settings for User Entity Instance: register:MAR
 35. Parameter Settings for User Entity Instance: register:PC
 36. Parameter Settings for Inferred Entity Instance: RAM:memory_unit|altsyncram:memory_rtl_0
 37. altsyncram Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "Bus:bus"
 39. Port Connectivity Checks: "PCincrementer:pcInc|adder:add1"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Mar 20 10:36:52 2025       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; ELEC374Phase1                               ;
; Top-level Entity Name           ; DataPath                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 915                                         ;
; Total pins                      ; 195                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 16,384                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; DataPath           ; ELEC374Phase1      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processors 6-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+-----------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                     ; Library ;
+-----------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+
; registerclass.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/jpbru/Documents/GitHub/ELEC_374/registerclass.v                         ;         ;
; DataPath.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v                              ;         ;
; Bus.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v                                   ;         ;
; MDR.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/jpbru/Documents/GitHub/ELEC_374/MDR.v                                   ;         ;
; and32.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/jpbru/Documents/GitHub/ELEC_374/and32.v                                 ;         ;
; ALU.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v                                   ;         ;
; add32.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/jpbru/Documents/GitHub/ELEC_374/add32.v                                 ;         ;
; div32.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/jpbru/Documents/GitHub/ELEC_374/div32.v                                 ;         ;
; booth_pair_mul.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/jpbru/Documents/GitHub/ELEC_374/booth_pair_mul.v                        ;         ;
; neg32.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/jpbru/Documents/GitHub/ELEC_374/neg32.v                                 ;         ;
; not32.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/jpbru/Documents/GitHub/ELEC_374/not32.v                                 ;         ;
; or32.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/jpbru/Documents/GitHub/ELEC_374/or32.v                                  ;         ;
; ror32.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/jpbru/Documents/GitHub/ELEC_374/ror32.v                                 ;         ;
; rol32.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/jpbru/Documents/GitHub/ELEC_374/rol32.v                                 ;         ;
; shl32.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/jpbru/Documents/GitHub/ELEC_374/shl32.v                                 ;         ;
; shr32.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/jpbru/Documents/GitHub/ELEC_374/shr32.v                                 ;         ;
; shra32.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/jpbru/Documents/GitHub/ELEC_374/shra32.v                                ;         ;
; sub32.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/jpbru/Documents/GitHub/ELEC_374/sub32.v                                 ;         ;
; PCincrementer.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/jpbru/Documents/GitHub/ELEC_374/PCincrementer.v                         ;         ;
; zero_register.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/jpbru/Documents/GitHub/ELEC_374/zero_register.v                         ;         ;
; RAM.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/jpbru/Documents/GitHub/ELEC_374/RAM.v                                   ;         ;
; adder.v                                 ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/jpbru/Documents/GitHub/ELEC_374/adder.v                                 ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; aglobal181.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc            ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_rfr1.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jpbru/Documents/GitHub/ELEC_374/db/altsyncram_rfr1.tdf                  ;         ;
; db/elec374phase1.ram0_ram_15119.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/jpbru/Documents/GitHub/ELEC_374/db/elec374phase1.ram0_ram_15119.hdl.mif ;         ;
+-----------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                 ;
+---------------------------------------------+-------------------------------+
; Resource                                    ; Usage                         ;
+---------------------------------------------+-------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 5587                          ;
;                                             ;                               ;
; Combinational ALUT usage for logic          ; 8643                          ;
;     -- 7 input functions                    ; 63                            ;
;     -- 6 input functions                    ; 2355                          ;
;     -- 5 input functions                    ; 3756                          ;
;     -- 4 input functions                    ; 1294                          ;
;     -- <=3 input functions                  ; 1175                          ;
;                                             ;                               ;
; Dedicated logic registers                   ; 915                           ;
;                                             ;                               ;
; I/O pins                                    ; 195                           ;
; Total MLAB memory bits                      ; 0                             ;
; Total block memory bits                     ; 16384                         ;
;                                             ;                               ;
; Total DSP Blocks                            ; 0                             ;
;                                             ;                               ;
; Maximum fan-out node                        ; ALU:alu|div32:divisor|M[31]~0 ;
; Maximum fan-out                             ; 1044                          ;
; Total fan-out                               ; 48729                         ;
; Average fan-out                             ; 4.88                          ;
+---------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                              ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------+-----------------+--------------+
; |DataPath                                 ; 8643 (0)            ; 915 (0)                   ; 16384             ; 0          ; 195  ; 0            ; |DataPath                                                                        ; DataPath        ; work         ;
;    |ALU:alu|                              ; 7723 (182)          ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu                                                                ; ALU             ; work         ;
;       |add32:adder|                       ; 58 (58)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|add32:adder                                                    ; add32           ; work         ;
;       |booth_pair_mul:multiplier|         ; 3044 (3044)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|booth_pair_mul:multiplier                                      ; booth_pair_mul  ; work         ;
;       |div32:divisor|                     ; 3981 (3981)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|div32:divisor                                                  ; div32           ; work         ;
;       |rol32:rol|                         ; 150 (150)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|rol32:rol                                                      ; rol32           ; work         ;
;       |ror32:ror|                         ; 231 (231)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|ror32:ror                                                      ; ror32           ; work         ;
;       |shra32:shra|                       ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|shra32:shra                                                    ; shra32          ; work         ;
;       |sub32:subtractor|                  ; 58 (58)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DataPath|ALU:alu|sub32:subtractor                                               ; sub32           ; work         ;
;    |Bus:bus|                              ; 651 (651)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DataPath|Bus:bus                                                                ; Bus             ; work         ;
;    |MDR:mdr|                              ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|MDR:mdr                                                                ; MDR             ; work         ;
;    |PCincrementer:pcInc|                  ; 43 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DataPath|PCincrementer:pcInc                                                    ; PCincrementer   ; work         ;
;       |adder:add1|                        ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DataPath|PCincrementer:pcInc|adder:add1                                         ; adder           ; work         ;
;    |RAM:memory_unit|                      ; 36 (36)             ; 115 (115)                 ; 16384             ; 0          ; 0    ; 0            ; |DataPath|RAM:memory_unit                                                        ; RAM             ; work         ;
;       |altsyncram:memory_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DataPath|RAM:memory_unit|altsyncram:memory_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_rfr1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DataPath|RAM:memory_unit|altsyncram:memory_rtl_0|altsyncram_rfr1:auto_generated ; altsyncram_rfr1 ; work         ;
;    |register:HI|                          ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:HI                                                            ; register        ; work         ;
;    |register:IR|                          ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:IR                                                            ; register        ; work         ;
;    |register:LO|                          ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:LO                                                            ; register        ; work         ;
;    |register:MAR|                         ; 10 (10)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:MAR                                                           ; register        ; work         ;
;    |register:PC|                          ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:PC                                                            ; register        ; work         ;
;    |register:R10|                         ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:R10                                                           ; register        ; work         ;
;    |register:R11|                         ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:R11                                                           ; register        ; work         ;
;    |register:R12|                         ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:R12                                                           ; register        ; work         ;
;    |register:R13|                         ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:R13                                                           ; register        ; work         ;
;    |register:R14|                         ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:R14                                                           ; register        ; work         ;
;    |register:R15|                         ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:R15                                                           ; register        ; work         ;
;    |register:R1|                          ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:R1                                                            ; register        ; work         ;
;    |register:R2|                          ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:R2                                                            ; register        ; work         ;
;    |register:R3|                          ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:R3                                                            ; register        ; work         ;
;    |register:R4|                          ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:R4                                                            ; register        ; work         ;
;    |register:R5|                          ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:R5                                                            ; register        ; work         ;
;    |register:R6|                          ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:R6                                                            ; register        ; work         ;
;    |register:R7|                          ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:R7                                                            ; register        ; work         ;
;    |register:R8|                          ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:R8                                                            ; register        ; work         ;
;    |register:R9|                          ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:R9                                                            ; register        ; work         ;
;    |register:RY|                          ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:RY                                                            ; register        ; work         ;
;    |register:RZ|                          ; 159 (159)           ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|register:RZ                                                            ; register        ; work         ;
;    |zero_register:R0|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DataPath|zero_register:R0                                                       ; zero_register   ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------+
; Name                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                     ;
+-----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------+
; RAM:memory_unit|altsyncram:memory_rtl_0|altsyncram_rfr1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; db/ELEC374Phase1.ram0_RAM_15119.hdl.mif ;
+-----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 915   ;
; Number of registers using Synchronous Clear  ; 759   ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 64    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 823   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; RAM:memory_unit|memory_rtl_0_bypass[20] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[22] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[24] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[26] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[28] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[30] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[32] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[34] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[36] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[38] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[40] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[42] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[44] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[46] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[48] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[50] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[52] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[54] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[56] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[58] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[60] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[62] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[64] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[66] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[68] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[70] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[72] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[74] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[76] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[78] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[80] ; 1       ;
; RAM:memory_unit|memory_rtl_0_bypass[82] ; 1       ;
; Total number of inverted registers = 32 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                             ;
+-----------------------------------------+------------------------------+
; Register Name                           ; RAM Name                     ;
+-----------------------------------------+------------------------------+
; RAM:memory_unit|memory_rtl_0_bypass[0]  ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[1]  ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[2]  ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[3]  ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[4]  ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[5]  ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[6]  ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[7]  ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[8]  ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[9]  ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[10] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[11] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[12] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[13] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[14] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[15] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[16] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[17] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[18] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[19] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[20] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[21] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[22] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[23] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[24] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[25] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[26] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[27] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[28] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[29] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[30] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[31] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[32] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[33] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[34] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[35] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[36] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[37] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[38] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[39] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[40] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[41] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[42] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[43] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[44] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[45] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[46] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[47] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[48] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[49] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[50] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[51] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[52] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[53] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[54] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[55] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[56] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[57] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[58] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[59] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[60] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[61] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[62] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[63] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[64] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[65] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[66] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[67] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[68] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[69] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[70] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[71] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[72] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[73] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[74] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[75] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[76] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[77] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[78] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[79] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[80] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[81] ; RAM:memory_unit|memory_rtl_0 ;
; RAM:memory_unit|memory_rtl_0_bypass[82] ; RAM:memory_unit|memory_rtl_0 ;
+-----------------------------------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DataPath|register:MAR|q[14]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:PC|q[26]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:RY|q[21]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:R1|q[0]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:R2|q[31]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:R3|q[20]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:R4|q[6]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:R5|q[10]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:R6|q[10]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:R7|q[1]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:R8|q[3]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:R9|q[15]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:R10|q[23]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:R11|q[2]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:R12|q[18]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:R13|q[15]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:R14|q[19]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:R15|q[1]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:HI|q[2]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:LO|q[17]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|register:IR|q[10]                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DataPath|MDR:mdr|Q[10]                            ;
; 264:1              ; 32 bits   ; 5632 LEs      ; 128 LEs              ; 5504 LEs               ; Yes        ; |DataPath|register:RZ|q[32]                        ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux49  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DataPath|register:MAR|q                           ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ror32:ror|ShiftRight0            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|rol32:rol|ShiftLeft0             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|shra32:shra|ShiftRight0          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ror32:ror|ShiftRight0            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|shra32:shra|ShiftRight0          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|rol32:rol|ShiftLeft0             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|rol32:rol|ShiftLeft0             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|rol32:rol|ShiftLeft0             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ror32:ror|ShiftRight0            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ror32:ror|ShiftRight0            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ror32:ror|ShiftRight0            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ror32:ror|ShiftRight0            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|rol32:rol|ShiftRight0            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|rol32:rol|ShiftRight0            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|rol32:rol|ShiftRight0            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ror32:ror|ShiftLeft0             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ror32:ror|ShiftLeft0             ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ror32:ror|ShiftLeft0             ;
; 8:1                ; 29 bits   ; 145 LEs       ; 87 LEs               ; 58 LEs                 ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux123 ;
; 8:1                ; 29 bits   ; 145 LEs       ; 87 LEs               ; 58 LEs                 ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux177 ;
; 8:1                ; 29 bits   ; 145 LEs       ; 87 LEs               ; 58 LEs                 ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux225 ;
; 8:1                ; 29 bits   ; 145 LEs       ; 87 LEs               ; 58 LEs                 ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux269 ;
; 8:1                ; 29 bits   ; 145 LEs       ; 87 LEs               ; 58 LEs                 ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux344 ;
; 8:1                ; 29 bits   ; 145 LEs       ; 87 LEs               ; 58 LEs                 ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux393 ;
; 8:1                ; 29 bits   ; 145 LEs       ; 87 LEs               ; 58 LEs                 ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux438 ;
; 8:1                ; 46 bits   ; 230 LEs       ; 138 LEs              ; 92 LEs                 ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux466 ;
; 8:1                ; 44 bits   ; 220 LEs       ; 132 LEs              ; 88 LEs                 ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux533 ;
; 8:1                ; 42 bits   ; 210 LEs       ; 126 LEs              ; 84 LEs                 ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux560 ;
; 8:1                ; 40 bits   ; 200 LEs       ; 120 LEs              ; 80 LEs                 ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux627 ;
; 8:1                ; 38 bits   ; 190 LEs       ; 114 LEs              ; 76 LEs                 ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux650 ;
; 8:1                ; 36 bits   ; 180 LEs       ; 108 LEs              ; 72 LEs                 ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux703 ;
; 8:1                ; 34 bits   ; 170 LEs       ; 102 LEs              ; 68 LEs                 ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux742 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|shra32:shra|ShiftRight0          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DataPath|ALU:alu|rol32:rol|ShiftLeft0             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|rol32:rol|ShiftLeft0             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|rol32:rol|ShiftRight0            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|rol32:rol|ShiftRight0            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|rol32:rol|ShiftRight0            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux93  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux153 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux210 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux267 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux320 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|rol32:rol|ShiftLeft0             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ror32:ror|ShiftLeft0             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ror32:ror|ShiftLeft0             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux373 ;
; 6:1                ; 19 bits   ; 76 LEs        ; 57 LEs               ; 19 LEs                 ; No         ; |DataPath|ALU:alu|booth_pair_mul:multiplier|Mux408 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|ror32:ror|ShiftLeft0             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DataPath|ALU:alu|rol32:rol|ShiftRight0            ;
; 24:1               ; 32 bits   ; 512 LEs       ; 512 LEs              ; 0 LEs                  ; No         ; |DataPath|Bus:bus|Selector31                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for RAM:memory_unit|altsyncram:memory_rtl_0|altsyncram_rfr1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R1            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R2            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R3            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R4            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R5            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R6            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R7            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R8            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R9            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R10           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R11           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R12           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R13           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R14           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R15           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:HI            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:LO            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:IR            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:RY            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:RZ            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 64                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 64                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:MAR           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:PC            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:memory_unit|altsyncram:memory_rtl_0      ;
+------------------------------------+-----------------------------------------+----------------+
; Parameter Name                     ; Value                                   ; Type           ;
+------------------------------------+-----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                               ; Untyped        ;
; WIDTH_A                            ; 32                                      ; Untyped        ;
; WIDTHAD_A                          ; 9                                       ; Untyped        ;
; NUMWORDS_A                         ; 512                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WIDTH_B                            ; 32                                      ; Untyped        ;
; WIDTHAD_B                          ; 9                                       ; Untyped        ;
; NUMWORDS_B                         ; 512                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                  ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped        ;
; BYTE_SIZE                          ; 8                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; INIT_FILE                          ; db/ELEC374Phase1.ram0_RAM_15119.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_rfr1                         ; Untyped        ;
+------------------------------------+-----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                    ;
+-------------------------------------------+-----------------------------------------+
; Name                                      ; Value                                   ;
+-------------------------------------------+-----------------------------------------+
; Number of entity instances                ; 1                                       ;
; Entity Instance                           ; RAM:memory_unit|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                               ;
;     -- WIDTH_A                            ; 32                                      ;
;     -- NUMWORDS_A                         ; 512                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                            ;
;     -- WIDTH_B                            ; 32                                      ;
;     -- NUMWORDS_B                         ; 512                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                ;
+-------------------------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bus:bus"                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; BusMuxInPC ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "PCincrementer:pcInc|adder:add1" ;
+----------+-------+----------+------------------------------+
; Port     ; Type  ; Severity ; Details                      ;
+----------+-------+----------+------------------------------+
; B[31..1] ; Input ; Info     ; Stuck at GND                 ;
; B[0]     ; Input ; Info     ; Stuck at VCC                 ;
+----------+-------+----------+------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 915                         ;
;     ENA CLR           ; 64                          ;
;     ENA SCLR          ; 727                         ;
;     ENA SCLR SLD      ; 32                          ;
;     plain             ; 92                          ;
; arriav_io_obuf        ; 32                          ;
; arriav_lcell_comb     ; 8643                        ;
;     arith             ; 3196                        ;
;         0 data inputs ; 62                          ;
;         1 data inputs ; 98                          ;
;         2 data inputs ; 208                         ;
;         3 data inputs ; 30                          ;
;         4 data inputs ; 103                         ;
;         5 data inputs ; 2695                        ;
;     extend            ; 63                          ;
;         7 data inputs ; 63                          ;
;     normal            ; 5384                        ;
;         2 data inputs ; 335                         ;
;         3 data inputs ; 442                         ;
;         4 data inputs ; 1191                        ;
;         5 data inputs ; 1061                        ;
;         6 data inputs ; 2355                        ;
; boundary_port         ; 195                         ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 164.90                      ;
; Average LUT depth     ; 102.28                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:49     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Mar 20 10:35:47 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ELEC374Phase1 -c ELEC374Phase1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file registerclass.v
    Info (12023): Found entity 1: register File: C:/Users/jpbru/Documents/GitHub/ELEC_374/registerclass.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: DataPath File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: Bus File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mdr.v
    Info (12023): Found entity 1: MDR File: C:/Users/jpbru/Documents/GitHub/ELEC_374/MDR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and32.v
    Info (12023): Found entity 1: and32 File: C:/Users/jpbru/Documents/GitHub/ELEC_374/and32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and32_tb.v
    Info (12023): Found entity 1: and32_tb File: C:/Users/jpbru/Documents/GitHub/ELEC_374/and32_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add32.v
    Info (12023): Found entity 1: add32 File: C:/Users/jpbru/Documents/GitHub/ELEC_374/add32.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file div32.v
    Info (12023): Found entity 1: div32 File: C:/Users/jpbru/Documents/GitHub/ELEC_374/div32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file booth_pair_mul.v
    Info (12023): Found entity 1: booth_pair_mul File: C:/Users/jpbru/Documents/GitHub/ELEC_374/booth_pair_mul.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file neg32.v
    Info (12023): Found entity 1: neg32 File: C:/Users/jpbru/Documents/GitHub/ELEC_374/neg32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not32.v
    Info (12023): Found entity 1: not32 File: C:/Users/jpbru/Documents/GitHub/ELEC_374/not32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or32.v
    Info (12023): Found entity 1: or32 File: C:/Users/jpbru/Documents/GitHub/ELEC_374/or32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ror32.v
    Info (12023): Found entity 1: ror32 File: C:/Users/jpbru/Documents/GitHub/ELEC_374/ror32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rol32.v
    Info (12023): Found entity 1: rol32 File: C:/Users/jpbru/Documents/GitHub/ELEC_374/rol32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shl32.v
    Info (12023): Found entity 1: shl32 File: C:/Users/jpbru/Documents/GitHub/ELEC_374/shl32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shr32.v
    Info (12023): Found entity 1: shr32 File: C:/Users/jpbru/Documents/GitHub/ELEC_374/shr32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shra32.v
    Info (12023): Found entity 1: shra32 File: C:/Users/jpbru/Documents/GitHub/ELEC_374/shra32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sub32.v
    Info (12023): Found entity 1: sub32 File: C:/Users/jpbru/Documents/GitHub/ELEC_374/sub32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or32_tb.v
    Info (12023): Found entity 1: or32_tb File: C:/Users/jpbru/Documents/GitHub/ELEC_374/or32_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pcincrementer.v
    Info (12023): Found entity 1: PCincrementer File: C:/Users/jpbru/Documents/GitHub/ELEC_374/PCincrementer.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mul64_tb.v
    Info (12023): Found entity 1: mul64_tb File: C:/Users/jpbru/Documents/GitHub/ELEC_374/mul64_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file booth_pair_mul_tb.v
    Info (12023): Found entity 1: booth_pair_mul_tb File: C:/Users/jpbru/Documents/GitHub/ELEC_374/booth_pair_mul_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file add32_tb.v
    Info (12023): Found entity 1: add32_tb File: C:/Users/jpbru/Documents/GitHub/ELEC_374/add32_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sub32_tb.v
    Info (12023): Found entity 1: sub32_tb File: C:/Users/jpbru/Documents/GitHub/ELEC_374/sub32_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file div32_tb.v
    Info (12023): Found entity 1: div32_tb File: C:/Users/jpbru/Documents/GitHub/ELEC_374/div32_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file shr32_tb.v
    Info (12023): Found entity 1: shr32_tb File: C:/Users/jpbru/Documents/GitHub/ELEC_374/shr32_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file neg32_tb.v
    Info (12023): Found entity 1: neg32_tb File: C:/Users/jpbru/Documents/GitHub/ELEC_374/neg32_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file not32_tb.v
    Info (12023): Found entity 1: not32_tb File: C:/Users/jpbru/Documents/GitHub/ELEC_374/not32_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file zero_register.v
    Info (12023): Found entity 1: zero_register File: C:/Users/jpbru/Documents/GitHub/ELEC_374/zero_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/jpbru/Documents/GitHub/ELEC_374/RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_tb.v
    Info (12023): Found entity 1: RAM_tb File: C:/Users/jpbru/Documents/GitHub/ELEC_374/RAM_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ld_tb.v
    Info (12023): Found entity 1: ld_tb File: C:/Users/jpbru/Documents/GitHub/ELEC_374/ld_tb.v Line: 3
Info (12127): Elaborating entity "DataPath" for the top level hierarchy
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:memory_unit" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 39
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 51
Info (12128): Elaborating entity "and32" for hierarchy "ALU:alu|and32:and_gate" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v Line: 13
Info (12128): Elaborating entity "or32" for hierarchy "ALU:alu|or32:or_gate" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v Line: 14
Info (12128): Elaborating entity "add32" for hierarchy "ALU:alu|add32:adder" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v Line: 15
Info (12128): Elaborating entity "sub32" for hierarchy "ALU:alu|sub32:subtractor" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v Line: 16
Info (12128): Elaborating entity "booth_pair_mul" for hierarchy "ALU:alu|booth_pair_mul:multiplier" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v Line: 17
Warning (10199): Verilog HDL Case Statement warning at booth_pair_mul.v(17): case item expression never matches the case expression File: C:/Users/jpbru/Documents/GitHub/ELEC_374/booth_pair_mul.v Line: 17
Warning (10199): Verilog HDL Case Statement warning at booth_pair_mul.v(18): case item expression never matches the case expression File: C:/Users/jpbru/Documents/GitHub/ELEC_374/booth_pair_mul.v Line: 18
Warning (10199): Verilog HDL Case Statement warning at booth_pair_mul.v(20): case item expression never matches the case expression File: C:/Users/jpbru/Documents/GitHub/ELEC_374/booth_pair_mul.v Line: 20
Info (12128): Elaborating entity "div32" for hierarchy "ALU:alu|div32:divisor" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v Line: 18
Info (12128): Elaborating entity "neg32" for hierarchy "ALU:alu|neg32:negator" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v Line: 19
Info (12128): Elaborating entity "not32" for hierarchy "ALU:alu|not32:inverter" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v Line: 20
Info (12128): Elaborating entity "shr32" for hierarchy "ALU:alu|shr32:shr" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v Line: 22
Info (12128): Elaborating entity "shra32" for hierarchy "ALU:alu|shra32:shra" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v Line: 23
Info (12128): Elaborating entity "shl32" for hierarchy "ALU:alu|shl32:shl" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v Line: 24
Info (12128): Elaborating entity "ror32" for hierarchy "ALU:alu|ror32:ror" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v Line: 25
Info (12128): Elaborating entity "rol32" for hierarchy "ALU:alu|rol32:rol" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/ALU.v Line: 26
Info (12128): Elaborating entity "zero_register" for hierarchy "zero_register:R0" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 60
Info (12128): Elaborating entity "register" for hierarchy "register:R1" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 62
Info (12128): Elaborating entity "register" for hierarchy "register:RZ" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 81
Info (12128): Elaborating entity "PCincrementer" for hierarchy "PCincrementer:pcInc" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 86
Warning (12125): Using design file adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: adder File: C:/Users/jpbru/Documents/GitHub/ELEC_374/adder.v Line: 2
Info (12128): Elaborating entity "adder" for hierarchy "PCincrementer:pcInc|adder:add1" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/PCincrementer.v Line: 14
Info (12128): Elaborating entity "MDR" for hierarchy "MDR:mdr" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 96
Info (12128): Elaborating entity "Bus" for hierarchy "Bus:bus" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 111
Warning (10230): Verilog HDL assignment warning at Bus.v(34): truncated value with size 64 to match size of target (32) File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 34
Warning (10763): Verilog HDL warning at Bus.v(17): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 17
Warning (10270): Verilog HDL Case Statement warning at Bus.v(17): incomplete case statement has no default case item File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 17
Warning (276020): Inferred RAM node "RAM:memory_unit|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:memory_unit|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ELEC374Phase1.ram0_RAM_15119.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "RAM:memory_unit|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "RAM:memory_unit|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ELEC374Phase1.ram0_RAM_15119.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rfr1.tdf
    Info (12023): Found entity 1: altsyncram_rfr1 File: C:/Users/jpbru/Documents/GitHub/ELEC_374/db/altsyncram_rfr1.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[0]" to the node "ALU:alu|or32:or_gate|result[0]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[1]" to the node "ALU:alu|add32:adder|LocalCarry" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[2]" to the node "ALU:alu|or32:or_gate|result[2]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[3]" to the node "ALU:alu|or32:or_gate|result[3]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[4]" to the node "ALU:alu|and32:and_gate|Result[4]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[5]" to the node "ALU:alu|or32:or_gate|result[5]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[6]" to the node "ALU:alu|or32:or_gate|result[6]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[7]" to the node "ALU:alu|or32:or_gate|result[7]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[8]" to the node "ALU:alu|or32:or_gate|result[8]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[9]" to the node "ALU:alu|or32:or_gate|result[9]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[10]" to the node "ALU:alu|or32:or_gate|result[10]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[11]" to the node "ALU:alu|or32:or_gate|result[11]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[12]" to the node "ALU:alu|or32:or_gate|result[12]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[13]" to the node "ALU:alu|or32:or_gate|result[13]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[14]" to the node "ALU:alu|and32:and_gate|Result[14]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[15]" to the node "ALU:alu|and32:and_gate|Result[15]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[16]" to the node "ALU:alu|or32:or_gate|result[16]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[17]" to the node "ALU:alu|or32:or_gate|result[17]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[18]" to the node "ALU:alu|and32:and_gate|Result[18]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[19]" to the node "ALU:alu|and32:and_gate|Result[19]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[20]" to the node "ALU:alu|and32:and_gate|Result[20]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[21]" to the node "ALU:alu|and32:and_gate|Result[21]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[22]" to the node "ALU:alu|and32:and_gate|Result[22]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[23]" to the node "ALU:alu|and32:and_gate|Result[23]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[24]" to the node "ALU:alu|and32:and_gate|Result[24]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[25]" to the node "ALU:alu|and32:and_gate|Result[25]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[26]" to the node "ALU:alu|add32:adder|LocalCarry" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[27]" to the node "ALU:alu|add32:adder|LocalCarry" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[28]" to the node "ALU:alu|add32:adder|LocalCarry" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[29]" to the node "ALU:alu|and32:and_gate|Result[29]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[30]" to the node "ALU:alu|or32:or_gate|result[30]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "Bus:bus|BusMuxOut[31]" to the node "ALU:alu|and32:and_gate|Result[31]" into an OR gate File: C:/Users/jpbru/Documents/GitHub/ELEC_374/Bus.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/jpbru/Documents/GitHub/ELEC_374/output_files/ELEC374Phase1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 33 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PCout" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 8
    Warning (15610): No output dependent on input pin "Mdatain[0]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[1]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[2]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[3]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[4]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[5]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[6]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[7]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[8]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[9]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[10]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[11]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[12]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[13]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[14]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[15]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[16]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[17]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[18]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[19]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[20]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[21]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[22]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[23]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[24]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[25]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[26]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[27]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[28]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[29]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[30]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
    Warning (15610): No output dependent on input pin "Mdatain[31]" File: C:/Users/jpbru/Documents/GitHub/ELEC_374/DataPath.v Line: 12
Info (21057): Implemented 9689 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 99 input pins
    Info (21059): Implemented 96 output pins
    Info (21061): Implemented 9462 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings
    Info: Peak virtual memory: 4954 megabytes
    Info: Processing ended: Thu Mar 20 10:36:52 2025
    Info: Elapsed time: 00:01:05
    Info: Total CPU time (on all processors): 00:00:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jpbru/Documents/GitHub/ELEC_374/output_files/ELEC374Phase1.map.smsg.


