Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Mon Mar 29 23:50:38 2021
| Host             : Jianning-XPS-15 running 64-bit major release  (build 9200)
| Command          : report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
| Design           : Top_Student
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.124        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.053        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.015 |        3 |       --- |             --- |
| Slice Logic    |     0.019 |    28030 |       --- |             --- |
|   LUT as Logic |     0.018 |    18136 |     20800 |           87.19 |
|   CARRY4       |    <0.001 |     2265 |      8150 |           27.79 |
|   Register     |    <0.001 |     3716 |     41600 |            8.93 |
|   F7/F8 Muxes  |    <0.001 |       35 |     32600 |            0.11 |
|   Others       |     0.000 |       92 |       --- |             --- |
|   BUFG         |     0.000 |        4 |        32 |           12.50 |
| Signals        |     0.016 |    19034 |       --- |             --- |
| I/O            |     0.003 |       52 |       106 |           49.06 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.124 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.059 |       0.050 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-----------+-----------------+
| Clock       | Domain    | Constraint (ns) |
+-------------+-----------+-----------------+
| sys_clk_pin | CLK100MHZ |            10.0 |
+-------------+-----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| Top_Student               |     0.053 |
|   audio_capture           |    <0.001 |
|   bb                      |     0.001 |
|     bbl                   |    <0.001 |
|       cd                  |    <0.001 |
|       ready_screen        |    <0.001 |
|       sl                  |    <0.001 |
|       tow                 |    <0.001 |
|       wam                 |    <0.001 |
|     bbss                  |    <0.001 |
|   centre_signal           |    <0.001 |
|     DFF1                  |    <0.001 |
|     DFF2                  |     0.000 |
|   clk20kHz                |    <0.001 |
|   clk381Hz                |    <0.001 |
|   clk50Hz                 |    <0.001 |
|   clk6p25mHz              |    <0.001 |
|   down_signal             |     0.000 |
|     DFF1                  |     0.000 |
|     DFF2                  |     0.000 |
|   game_2048_game          |     0.015 |
|     logic                 |     0.013 |
|     nolabel_line86        |    <0.001 |
|     peak_value            |    <0.001 |
|   led_intensity           |    <0.001 |
|     peak_value            |    <0.001 |
|   left_signal             |    <0.001 |
|     DFF1                  |    <0.001 |
|     DFF2                  |     0.000 |
|   oled_display            |     0.002 |
|   oled_volume_intensity   |    <0.001 |
|     border                |    <0.001 |
|     colour                |    <0.001 |
|       background_reg[4]   |    <0.001 |
|       border_reg[9]       |    <0.001 |
|     peak_value            |    <0.001 |
|     volume                |     0.000 |
|   reset_signal            |     0.000 |
|     DFF1                  |     0.000 |
|     DFF2                  |     0.000 |
|   right_signal            |    <0.001 |
|     DFF1                  |    <0.001 |
|     DFF2                  |     0.000 |
|   selection               |    <0.001 |
|   seven_segment_intensity |    <0.001 |
|     peak_value            |    <0.001 |
|   snake_game              |     0.029 |
|     logic                 |     0.028 |
|     peak_value            |    <0.001 |
|   up_signal               |    <0.001 |
|     DFF1                  |    <0.001 |
|     DFF2                  |    <0.001 |
+---------------------------+-----------+


