// Seed: 3312608518
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    output wor id_3
    , id_34,
    input tri1 id_4,
    input wor id_5,
    output uwire id_6,
    output tri id_7,
    output tri id_8,
    output wand id_9,
    input uwire id_10,
    input uwire id_11,
    input wand id_12,
    output supply0 id_13,
    output supply0 id_14,
    input wor id_15
    , id_35,
    input uwire id_16,
    input wire id_17,
    input wire id_18,
    output wor id_19,
    input wand id_20,
    output supply0 id_21,
    input tri0 id_22,
    input wand id_23,
    input tri1 id_24,
    input tri id_25,
    input wire id_26,
    output wor id_27,
    input tri id_28,
    output supply1 id_29,
    input tri id_30,
    output tri id_31,
    input supply1 id_32
);
  wire id_36;
  assign id_34 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd21,
    parameter id_9 = 32'd70
) (
    input wire id_0,
    input tri1 _id_1,
    input uwire id_2,
    output wand id_3
    , id_13,
    output tri1 id_4,
    input tri1 id_5
    , id_14,
    input supply1 id_6,
    input tri id_7,
    input wor id_8,
    input tri1 _id_9,
    output wand id_10,
    input wire id_11
);
  wire [id_1 : id_9] id_15;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_7,
      id_4,
      id_7,
      id_8,
      id_3,
      id_10,
      id_3,
      id_4,
      id_11,
      id_0,
      id_5,
      id_4,
      id_4,
      id_6,
      id_6,
      id_7,
      id_6,
      id_3,
      id_5,
      id_10,
      id_0,
      id_11,
      id_8,
      id_2,
      id_6,
      id_3,
      id_0,
      id_3,
      id_5,
      id_4,
      id_7
  );
endmodule
