<ENTRY>
{
 "thisFile": "/mnt/wsl/workspace/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA/hardware/hls/hls_output/hls_output.hlscompile_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Tue Dec  9 04:53:43 2025",
 "timestampMillis": "1765223623919",
 "buildStep": {
  "cmdId": "61547e74-2654-406a-abae-2462ddd77ce8",
  "name": "v++",
  "logFile": "/mnt/wsl/workspace/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA/hardware/hls/hls_output/logs/hls_output.steps.log",
  "commandLine": "/tools/Xilinx/2025.2/Vitis/bin/unwrapped/lnx64.o/v++  -c --mode hls --part xc7z020clg400-1 --work_dir ./hls_output --hls.clock 10ns --hls.syn.top snn_top_hls --hls.syn.file src/snn_top_hls.cpp --hls.tb.file test/test_snn_top_hls.cpp --hls.sim.rtl verilog --hls.flow_target vivado ",
  "args": [
   "-c",
   "--mode",
   "hls",
   "--part",
   "xc7z020clg400-1",
   "--work_dir",
   "./hls_output",
   "--hls.clock",
   "10ns",
   "--hls.syn.top",
   "snn_top_hls",
   "--hls.syn.file",
   "src/snn_top_hls.cpp",
   "--hls.tb.file",
   "test/test_snn_top_hls.cpp",
   "--hls.sim.rtl",
   "verilog",
   "--hls.flow_target",
   "vivado"
  ],
  "iniFiles": [],
  "cwd": "/mnt/wsl/workspace/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA/hardware/hls"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  9 04:53:43 2025",
 "timestampMillis": "1765223623919",
 "status": {
  "cmdId": "61547e74-2654-406a-abae-2462ddd77ce8",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Tue Dec  9 04:53:47 2025",
 "timestampMillis": "1765223627205",
 "buildSummary": {
  "hardwarePlatform": "",
  "hardwareDsa": "",
  "platformDirectory": "",
  "runtime": "",
  "systemConfig": "",
  "flow": "BF_COMPILE",
  "target": "TT_HW",
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "snn_top_hls",
     "file": "/mnt/wsl/workspace/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA/hardware/hls/hls_output/snn_top_hls.zip",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "/mnt/wsl/workspace/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA/hardware/hls/src/snn_top_hls.cpp"
    ],
    "psSources": [],
    "cuNames": [],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "2025.2"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Dec  9 04:53:47 2025",
 "timestampMillis": "1765223627207",
 "buildStep": {
  "cmdId": "aa091c8b-5f63-42f7-b48a-8ace5184fcd3",
  "name": "",
  "logFile": "/mnt/wsl/workspace/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA/hardware/hls/hls_output/hls/hls.log",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/mnt/wsl/workspace/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA/hardware/hls"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  9 04:53:47 2025",
 "timestampMillis": "1765223627207",
 "status": {
  "cmdId": "aa091c8b-5f63-42f7-b48a-8ace5184fcd3",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  9 04:53:47 2025",
 "timestampMillis": "1765223627207",
 "report": {
  "path": "/mnt/wsl/workspace/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA/hardware/hls/hls_output/hls/hls_data.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  9 04:53:47 2025",
 "timestampMillis": "1765223627208",
 "report": {
  "path": "/mnt/wsl/workspace/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA/hardware/hls/hls_output/hls/syn/report/csynth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  9 04:53:47 2025",
 "timestampMillis": "1765223627208",
 "report": {
  "path": "/mnt/wsl/workspace/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA/hardware/hls/hls_output/hls/syn/report/csynth.xml",
  "name": "",
  "fileType": "XML",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  9 04:55:09 2025",
 "timestampMillis": "1765223709307",
 "report": {
  "path": "/mnt/wsl/workspace/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA/hardware/hls/hls_output/hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_DATAFLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  9 04:55:09 2025",
 "timestampMillis": "1765223709307",
 "report": {
  "path": "/mnt/wsl/workspace/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA/hardware/hls/hls_output/hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_FUNCTION_CALL_GRAPH",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  9 04:55:09 2025",
 "timestampMillis": "1765223709308",
 "report": {
  "path": "/mnt/wsl/workspace/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA/hardware/hls/hls_output/hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_SCHEDULE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  9 04:55:09 2025",
 "timestampMillis": "1765223709308",
 "status": {
  "cmdId": "aa091c8b-5f63-42f7-b48a-8ace5184fcd3",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Dec  9 04:55:17 2025",
 "timestampMillis": "1765223717871",
 "status": {
  "cmdId": "61547e74-2654-406a-abae-2462ddd77ce8",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  9 04:55:17 2025",
 "timestampMillis": "1765223717904",
 "report": {
  "path": "/mnt/wsl/workspace/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA/hardware/hls/hls_output/reports/v++_compile_hls_output_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Dec  9 04:55:17 2025",
 "timestampMillis": "1765223717905",
 "report": {
  "path": "/mnt/wsl/workspace/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA/hardware/hls/hls_output/reports/.db/v++_compile_hls_output_guidance.pb3",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
