{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 16, "design__inferred_latch__count": 2, "design__instance__count": 355, "design__instance__area": 3204.32, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.000452008651336655, "power__switching__total": 0.00043067909427918494, "power__leakage__total": 7.46802175655148e-09, "power__total": 0.0008826951961964369, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2560915441082183, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2563812013035351, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.34673287444853834, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.56475270503072, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.346733, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.22105, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25723698899069514, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2575139341320204, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9323455604789014, "timing__setup__ws__corner:nom_ss_100C_1v60": 1.6829409453482709, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.932346, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.5449, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2553611838708127, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2555328521108504, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.12428924907732138, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.723667923846248, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.124289, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.559759, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 1, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.25440597570898565, "clock__skew__worst_setup": 0.25454719608171195, "timing__hold__ws": 0.12184037457149553, "timing__setup__ws": 1.6110144785298959, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.12184, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 2.473478, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 279.96 280.13", "design__core__bbox": "10.12 10.88 269.56 269.28", "design__io": 56, "design__die__area": 78425.2, "design__core__area": 67039.3, "design__instance__count__stdcell": 1325, "design__instance__area__stdcell": 4417.99, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.0659015, "design__instance__utilization__stdcell": 0.0659015, "design__rows": 95, "design__rows:unithd": 95, "design__sites": 53580, "design__sites:unithd": 53580, "design__instance__count__class:buffer": 24, "design__instance__area__class:buffer": 121.366, "design__instance__count__class:inverter": 13, "design__instance__area__class:inverter": 52.5504, "design__instance__count__class:sequential_cell": 35, "design__instance__area__class:sequential_cell": 709.43, "design__instance__count__class:multi_input_combinational_cell": 219, "design__instance__area__class:multi_input_combinational_cell": 1910.58, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 54, "design__io__hpwl": 5484066, "design__instance__count__class:timing_repair_buffer": 56, "design__instance__area__class:timing_repair_buffer": 265.254, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 13506.3, "design__violations": 0, "design__instance__count__class:clock_buffer": 5, "design__instance__area__class:clock_buffer": 125.12, "design__instance__count__class:clock_inverter": 3, "design__instance__area__class:clock_inverter": 20.0192, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 1, "antenna__violating__nets": 4, "antenna__violating__pins": 4, "route__antenna_violation__count": 4, "antenna_diodes_count": 0, "route__net": 388, "route__net__special": 2, "route__drc_errors__iter:0": 77, "route__wirelength__iter:0": 15086, "route__drc_errors__iter:1": 15, "route__wirelength__iter:1": 14942, "route__drc_errors__iter:2": 5, "route__wirelength__iter:2": 14946, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 14942, "route__drc_errors": 0, "route__wirelength": 14942, "route__vias": 2384, "route__vias__singlecut": 2384, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 351.09, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.25515160151341165, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2553554107109213, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3395275823260927, "timing__setup__ws__corner:min_tt_025C_1v80": 4.623149105509937, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.339528, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.262578, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2567907348333261, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2569858565354224, "timing__hold__ws__corner:min_ss_100C_1v60": 0.9171915153645434, "timing__setup__ws__corner:min_ss_100C_1v60": 1.7602662048434814, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.917192, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.608729, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25440597570898565, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25454719608171195, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.12184037457149553, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.7686328457936815, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.12184, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.589586, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.25832281489506337, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2585382536790849, "timing__hold__ws__corner:max_tt_025C_1v80": 0.35196413446621977, "timing__setup__ws__corner:max_tt_025C_1v80": 4.520577817809954, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.351964, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.178135, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2596326283009846, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2598341892968058, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9421508284650978, "timing__setup__ws__corner:max_ss_100C_1v60": 1.6110144785298959, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.942151, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.473478, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2574314168033814, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25757408046608055, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12745344029814373, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.68804930367365, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.127453, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.530113, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 3, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.79996, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.8, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 4.28733e-05, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 4.77109e-05, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 1.90208e-06, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 4.77109e-05, "design_powergrid__voltage__worst": 4.77109e-05, "design_powergrid__voltage__worst__net:VPWR": 1.79996, "design_powergrid__drop__worst": 4.77109e-05, "design_powergrid__drop__worst__net:VPWR": 4.28733e-05, "design_powergrid__voltage__worst__net:VGND": 4.77109e-05, "design_powergrid__drop__worst__net:VGND": 4.77109e-05, "ir__voltage__worst": 1.8, "ir__drop__avg": 1.7e-06, "ir__drop__worst": 4.29e-05, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}