# do contador_arquiteturas_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# 
# vcom -93 -work work {/home/aluno/ELD_IFSC/Encontro18/Arquiteturas/contador_arquiteturas.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:20:29 on Nov 14,2024
# vcom -reportprogress 300 -93 -work work /home/aluno/ELD_IFSC/Encontro18/Arquiteturas/contador_arquiteturas.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity contador_arquiteturas
# -- Compiling architecture ifsc_up of contador_arquiteturas
# -- Compiling architecture ifsc_down of contador_arquiteturas
# -- Loading entity contador_arquiteturas
# -- Compiling configuration ifsc_config
# -- Loading entity contador_arquiteturas
# -- Loading architecture ifsc_down of contador_arquiteturas
# End time: 16:20:29 on Nov 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.contador_arquiteturas(ifsc_up)
# vsim work.contador_arquiteturas(ifsc_up) 
# Start time: 16:20:57 on Nov 14,2024
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 6.1.0-23-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.contador_arquiteturas(ifsc_up)
add wave -position end  sim:/contador_arquiteturas/clk
add wave -position end  sim:/contador_arquiteturas/rst
add wave -position end  sim:/contador_arquiteturas/count_out
force -freeze sim:/contador_arquiteturas/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/contador_arquiteturas/rst 1 0
run
force -freeze sim:/contador_arquiteturas/rst 1 0, 0 20
run
run
run 1000
run 1000
vsim work.contador_arquiteturas(ifsc_down)
# End time: 16:22:11 on Nov 14,2024, Elapsed time: 0:01:14
# Errors: 0, Warnings: 0
# vsim work.contador_arquiteturas(ifsc_down) 
# Start time: 16:22:11 on Nov 14,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.contador_arquiteturas(ifsc_down)
# End time: 16:22:30 on Nov 14,2024, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
