// Seed: 1704266523
module module_0 (
    input wand id_0,
    input tri  id_1,
    input tri  id_2
);
  supply1 \id_4 = -1;
  assign module_1.id_1 = 0;
  assign \id_4 = \id_4 ;
  tri1 id_5 = -1;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    output wor   id_2,
    input  tri1  id_3
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3
  );
endmodule
module module_2 (
    input wor id_0,
    input wor id_1,
    output supply1 id_2,
    input supply1 id_3,
    output wire id_4,
    input wand id_5,
    output wand id_6,
    input tri0 id_7
);
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
