// Seed: 1847061620
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output logic id_3
);
endmodule
`define pp_5 0
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  output id_2;
  output id_1;
  logic id_5, id_6;
  logic id_7;
endmodule
module module_2 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    input id_4
);
  type_8(
      id_2, 1, 1
  );
  always @(posedge id_2);
endmodule
