{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615598681571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615598681572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 13 10:24:41 2021 " "Processing started: Sat Mar 13 10:24:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615598681572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615598681572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TFT_DOTCLK -c TFT_DOTCLK " "Command: quartus_map --read_settings_files=on --write_settings_files=off TFT_DOTCLK -c TFT_DOTCLK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615598681572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615598681755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615598681756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Include/SPI/SPI2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Include/SPI/SPI2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI2 " "Found entity 1: SPI2" {  } { { "../../../Include/SPI/SPI2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Include/SPI/SPI2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615598689001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615598689001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RC_FILTER.v 1 1 " "Found 1 design units, including 1 entities, in source file RC_FILTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 RC_FILTER " "Found entity 1: RC_FILTER" {  } { { "RC_FILTER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT/TFT_DOTCLK/RC_FILTER.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615598689001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615598689001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2S_OUT.v 1 1 " "Found 1 design units, including 1 entities, in source file I2S_OUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_OUT " "Found entity 1: I2S_OUT" {  } { { "I2S_OUT.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT/TFT_DOTCLK/I2S_OUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615598689002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615598689002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2S.v 1 1 " "Found 1 design units, including 1 entities, in source file I2S.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S " "Found entity 1: I2S" {  } { { "I2S.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT/TFT_DOTCLK/I2S.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615598689002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615598689002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FF.v 1 1 " "Found 1 design units, including 1 entities, in source file FF.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF " "Found entity 1: FF" {  } { { "FF.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT/TFT_DOTCLK/FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615598689002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615598689002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DRAW_GEN.v 1 1 " "Found 1 design units, including 1 entities, in source file DRAW_GEN.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAW_GEN " "Found entity 1: DRAW_GEN" {  } { { "DRAW_GEN.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT/TFT_DOTCLK/DRAW_GEN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615598689003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615598689003 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "TFT_DOTCLK.v(135) " "Verilog HDL Module Instantiation warning at TFT_DOTCLK.v(135): ignored dangling comma in List of Port Connections" {  } { { "TFT_DOTCLK.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT/TFT_DOTCLK/TFT_DOTCLK.v" 135 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1615598689003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TFT_DOTCLK.v 1 1 " "Found 1 design units, including 1 entities, in source file TFT_DOTCLK.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFT_DOTCLK " "Found entity 1: TFT_DOTCLK" {  } { { "TFT_DOTCLK.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT/TFT_DOTCLK/TFT_DOTCLK.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615598689004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615598689004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TFT_INIT.v 1 1 " "Found 1 design units, including 1 entities, in source file TFT_INIT.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFT_INIT " "Found entity 1: TFT_INIT" {  } { { "TFT_INIT.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT/TFT_DOTCLK/TFT_INIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615598689005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615598689005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HVSYNC_GEN.v 1 1 " "Found 1 design units, including 1 entities, in source file HVSYNC_GEN.v" { { "Info" "ISGN_ENTITY_NAME" "1 HVSYNC_GEN " "Found entity 1: HVSYNC_GEN" {  } { { "HVSYNC_GEN.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT/TFT_DOTCLK/HVSYNC_GEN.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615598689005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615598689005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EN_GEN.v 1 1 " "Found 1 design units, including 1 entities, in source file EN_GEN.v" { { "Info" "ISGN_ENTITY_NAME" "1 EN_GEN " "Found entity 1: EN_GEN" {  } { { "EN_GEN.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT/TFT_DOTCLK/EN_GEN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615598689005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615598689005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TEST.v 1 1 " "Found 1 design units, including 1 entities, in source file TEST.v" { { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Found entity 1: TEST" {  } { { "TEST.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT/TFT_DOTCLK/TEST.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615598689006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615598689006 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SPI_LOAD SPI2.v(102) " "Verilog HDL error at SPI2.v(102): object \"SPI_LOAD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../../Include/SPI/SPI2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Include/SPI/SPI2.v" 102 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1615598689006 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615598689054 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 13 10:24:49 2021 " "Processing ended: Sat Mar 13 10:24:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615598689054 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615598689054 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615598689054 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615598689054 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615598689135 ""}
