<div id="pf1e4" class="pf w0 h0" data-page-no="1e4"><div class="pc pc1e4 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg1e4.png"/><div class="t m0 x9 he y17c ff1 fs1 fc0 sc0 ls0 ws0">28.4.2<span class="_ _b"> </span>Voltage reference selection</div><div class="t m0 x9 hf y17d ff3 fs5 fc0 sc0 ls0 ws0">The ADC can be configured to accept one of the two voltage reference pairs as the</div><div class="t m0 x9 hf y80d ff3 fs5 fc0 sc0 ls0 ws0">reference voltage (V<span class="fs8 ws198 vc">REFSH</span> and V<span class="fs8 ws198 vc">REFSL</span>) used for conversions. Each pair contains a</div><div class="t m0 x9 hf y80e ff3 fs5 fc0 sc0 ls0 ws0">positive reference that must be between the minimum Ref Voltage High and V<span class="fs8 ws198 vc">DDA</span>, and a</div><div class="t m0 x9 hf y80f ff3 fs5 fc0 sc0 ls0 ws0">ground reference that must be at the same potential as V<span class="fs8 ws198 vc">SSA</span>. The two pairs are external</div><div class="t m0 x9 hf y1919 ff3 fs5 fc0 sc0 ls0 ws1a6">(V<span class="fs8 ws198 vc">REFH</span><span class="ws0"> and V<span class="fs8 ws198 vc">REFL</span>) and alternate (V<span class="fs8 ws198 vc">ALTH</span> and V<span class="fs8 ws198 vc">ALTL</span>). These voltage references are</span></div><div class="t m0 x9 hf y191a ff3 fs5 fc0 sc0 ls0 ws0">selected using SC2[REFSEL]. The alternate (V<span class="fs8 ws198 vc">ALTH</span> and V<span class="fs8 ws198 vc">ALTL</span>) voltage reference pair</div><div class="t m0 x9 hf y191b ff3 fs5 fc0 sc0 ls0 ws0">may select additional external pins or internal sources depending on MCU configuration.</div><div class="t m0 x9 hf y191c ff3 fs5 fc0 sc0 ls0 ws0">See the chip configuration information on the voltage references specific to this MCU.</div><div class="t m0 x9 he y2ac7 ff1 fs1 fc0 sc0 ls0 ws0">28.4.3<span class="_ _b"> </span>Hardware trigger and channel selects</div><div class="t m0 x9 hf y2ac8 ff3 fs5 fc0 sc0 ls0 ws0">The ADC module has a selectable asynchronous hardware conversion trigger, ADHWT,</div><div class="t m0 x9 hf y2ac9 ff3 fs5 fc0 sc0 ls0 ws0">that is enabled when SC2[ADTRG] is set and a hardware trigger select event,</div><div class="t m0 x9 hf y2aca ff3 fs5 fc0 sc0 ls0 ws0">ADHWTSn, has occurred. This source is not available on all MCUs. See the Chip</div><div class="t m0 x9 hf y2acb ff3 fs5 fc0 sc0 ls0 ws0">Configuration chapter for information on the ADHWT source and the ADHWTSn</div><div class="t m0 x9 hf y2acc ff3 fs5 fc0 sc0 ls0 ws0">configurations specific to this MCU.</div><div class="t m0 x9 hf y2331 ff3 fs5 fc0 sc0 ls0 ws0">When an ADHWT source is available and hardware trigger is enabled, that is</div><div class="t m0 x9 hf y2332 ff3 fs5 fc0 sc0 ls0 ws0">SC2[ADTRG]=1, a conversion is initiated on the rising-edge of ADHWT after a</div><div class="t m0 x9 hf y2333 ff3 fs5 fc0 sc0 ls0 ws0">hardware trigger select event, that is, ADHWTSn, has occurred. If a conversion is in</div><div class="t m0 x9 hf y2334 ff3 fs5 fc0 sc0 ls0 ws0">progress when a rising-edge of a trigger occurs, the rising-edge is ignored. In continuous</div><div class="t m0 x9 hf y2acd ff3 fs5 fc0 sc0 ls0 ws0">convert configuration, only the initial rising-edge to launch continuous conversions is</div><div class="t m0 x9 hf y2ace ff3 fs5 fc0 sc0 ls0 ws0">observed, and until conversion is aborted, the ADC continues to do conversions on the</div><div class="t m0 x9 hf y2acf ff3 fs5 fc0 sc0 ls0 ws0">same SCn register that initiated the conversion. The hardware trigger function operates in</div><div class="t m0 x9 hf y2ad0 ff3 fs5 fc0 sc0 ls0 ws0">conjunction with any of the conversion modes and configurations.</div><div class="t m0 x9 hf y2339 ff3 fs5 fc0 sc0 ls0 ws0">The hardware trigger select event, that is, ADHWTSn, must be set prior to the receipt of</div><div class="t m0 x9 hf y2ad1 ff3 fs5 fc0 sc0 ls0 ws0">the ADHWT signal. If these conditions are not met, the converter may ignore the trigger</div><div class="t m0 x9 hf y2ad2 ff3 fs5 fc0 sc0 ls0 ws0">or use the incorrect configuration. If a hardware trigger select event is asserted during a</div><div class="t m0 x9 hf y2ad3 ff3 fs5 fc0 sc0 ls0 ws0">conversion, it must stay asserted until the end of current conversion and remain set until</div><div class="t m0 x9 hf y2ad4 ff3 fs5 fc0 sc0 ls0 ws0">the receipt of the ADHWT signal to trigger a new conversion. The channel and status</div><div class="t m0 x9 hf y2ad5 ff3 fs5 fc0 sc0 ls0 ws0">fields selected for the conversion depend on the active trigger select signal:</div><div class="t m0 x33 hf y26a0 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>ADHWTSA active selects SC1A</div><div class="t m0 x33 hf y2ad6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>ADHWTSn active selects SC1n</div><div class="t m0 xda h8 y2ad7 ff1 fs5 fc0 sc0 ls0">Note</div><div class="t m0 x3e hf y2ad8 ff3 fs5 fc0 sc0 ls0 ws0">Asserting more than one hardware trigger select signal</div><div class="t m0 x3e hf y2ad9 ff3 fs5 fc0 sc0 ls0 ws0">(ADHWTSn) at the same time results in unknown results. To</div><div class="t m0 x3e hf y2ada ff3 fs5 fc0 sc0 ls0 ws0">avoid this, select only one hardware trigger select signal</div><div class="t m0 x3e hf y2adb ff3 fs5 fc0 sc0 ls0 ws0">(ADHWTSn) prior to the next intended conversion.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">484<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
