@article{Bohnenstiehl2017,
	author  = { Bohnenstiehl, Brent and
		        Stillmaker, Aaron and
			    Pimentel, Jon and
				Andreas, Timothy and
				Liu, Bin and
				Tran, Anh and
				Adeagbo, Emmanuel and
				Baas, Bevan
	},
	doi     = { 10.1109/JSSC.2016.2638459 },
	issn    = { 00189200 },
	journal = { IEEE Journal of Solid-State Circuits (JSSC) },
	number  = { 4 },
	pages   = { 891--902 },
	title   = { KiloCore: A 32-nm 1000-Processor Computational Array },
	volume  = { 52 },
	year    = { 2017 }
}

@article{Davidson2018,
	author    = { Davidson, Scott and
		          Xie, Shaolin and
				  Torng, Christopher and
				  Al-Hawai, Khalid and
				  Rovinski, Austin and
				  Ajayi, Tutu and
				  Vega, Luis and
				  Zhao, Chun and
				  Zhao, Ritchie and
				  Dai, Steve and
				  Amarnath, Aporva and
				  Veluri, Bandhav and
				  Gao, Paul and
				  Rao, Anuj and
				  Liu, Gai and
				  Gupta, Rajesh K. and
				  Zhang, Zhiru and
				  Dreslinski, Ronald and
				  Batten, Christopher and
				  Taylor, Michael Bedford
	},
	doi       = { 10.1109/MM.2018.022071133 },
	journal   = { IEEE Micro },
	month     = { mar },
	number    = { 2 },
	pages     = { 30--41 },
	publisher = { IEEE },
	title     = { The Celerity Open-Source 511-Core RISC-V Tiered Accelerator Fabric:
		          Fast Architectures and Design Methodologies for Fast Chips
	},
	url       = { https://ieeexplore.ieee.org/document/8344478/ },
	volume    = { 38 },
	year      = { 2018 }
}

@inproceedings{DeDinechin2013-2,
    address   = { Waltham, USA},
    author    = { de Dinechin, Beno{\^{i}}t Dupont and
                  Ayrignac, Renaud and
                  Beaucamps, Pierre-Edouard and
                  Couvert, Patrice and
                  Ganne, Beno{\^{i}}t and
                  de Massas, Pierre Guironnet and
                  Jacquet, Francois Fran{\c{c}}ois and
                  Jones, Samuel and
                  Chaisemartin, Nicolas Morey and
                  Riss, Frederic and
                  Strudel, Thierry
    },
    booktitle = { IEEE High Performance Extreme Computing Conference },
    doi       = { 10.1109/HPEC.2013.6670342 },
    isbn      = { 978-1-4799-1365-7 },
    month     = { sep },
    pages     = { 1--6 },
    publisher = { IEEE },
    series    = { HPEC `13 },
    title     = { A Clustered Manycore Processor Architecture for Embedded and Accelerated Applications },
    url       = { http://ieeexplore.ieee.org/document/6670342/ },
    year      = { 2013 }
}

@inproceedings{DeDinechin2014,
	address   = { Cambridge },
	author    = { de Dinechin, Beno{ \^{ i}}t Dupont and
		          Durand, Yves and
			      van Amstel, Duco and
				  Ghiti, Alexandre
	},
	booktitle = { International Workshop on Network on Chip Architectures },
	doi       = { 10.1145/2685342.2685344 },
	isbn      = { 9781450330640 },
	pages     = { 11--16 },
	publisher = { ACM Press },
	series    = { NoCArc `14 },
	title     = { Guaranteed Services of the NoC of a Manycore Processor },
	url       = { http://dl.acm.org/citation.cfm?doid=2685342.2685344 },
	year      = { 2014 }
}

@article{Fu2016,
	author    = { Fu, Haohuan and
		          Liao, Junfeng and
				  Yang, Jinzhe and
				  Wang, Lanning and
				  Song, Zhenya and
				  Huang, Xiaomeng and
				  Yang, Chao and
				  Xue, Wei and
				  Liu, Fangfang and
				  Qiao, Fangli and
				  Zhao, Wei and
				  Yin, Xunqiang and
				  Hou, Chaofeng and
				  Zhang, Chenglong and
				  Ge, Wei and
				  Zhang, Jian and
				  Wang, Yangang and
				  Zhou, Chunbo and
				  Yang, Guangwen
	},
	doi       = { 10.1007/s11432-016-5588-7 },
	issn      = { 1674-733X },
	journal   = { Science China Information Sciences },
	month     = { jul },
	number    = { 7 },
	pages     = { 072001--0720016 },
	publisher = { Science China Press },
	title     = { The Sunway TaihuLight Supercomputer: System and Applications },
	url       = { http://link.springer.com/10.1007/s11432-016-5588-7 },
	volume    = { 59 },
	year      = { 2016 }
}

@article{Haghbayan2017,
    author  = { Haghbayan, Mohammad-Hashem and
                Miele, Antonio and
                Rahmani, Amir M. and
                Liljeberg, Pasi and
                Tenhunen, Hannu
    },
    doi     = { 10.1109/TC.2017.2691009 },
    journal = { IEEE Transactions on Computers (TC) },
    month   = { sep },
    number  = { 9 },
    pages   = { 1599--1612 },
    title   = { Performance/Reliability-Aware Resource Management
                for Many-Cores in Dark Silicon Era
    },
    url     = { http://ieeexplore.ieee.org/document/7892847/ },
    volume  = { 66 },
    year    = { 2017 }
}

@inproceedings{Melpignano2012,
	address   = { New York, USA },
	author    = { Melpignano, Diego and
				  Benini, Luca and
			      Flamand, Eric and
				  Jego, Bruno and
				  Lepley, Thierry and
				  Haugou, Germain and
				  Clermidy, Fabien and
				  Dutoit, Denis
	},
	booktitle = { Design Automation Conference },
	doi       = { 10.1145/2228360.2228568 },
	isbn      = { 9781450311991 },
	month     = { jun },
	pages     = { 1137--1142 },
	publisher = { ACM Press },
	series    = { DAC `12 },
	title     = { Platform 2012, a Many-Core Computing Accelerator for Embedded SoCs },
	url       = { http://dl.acm.org/citation.cfm?doid=2228360.2228568 },
	year      = { 2012 }
}

@inproceedings{Olofsson2014,
    address   = { Pacific Grove, USA },
    author    = { Olofsson, Andreas and
                  Nordstrom, Tomas and
                  Ul-Abdin, Zain
    },
    booktitle = { Asilomar Conference on Signals, Systems and Computers },
    doi       = { 10.1109/ACSSC.2014.7094761 },
    eprint    = { 1412.5538 },
    isbn      = { 978-1-4799-8297-4 },
    month     = { nov },
    pages     = { 1719--1726 },
    publisher = { IEEE },
    series    = { Asilomar `14 },
    title     = { Kickstarting High-Performance Energy-Efficient Manycore Architectures with Epiphany },
    url       = { http://ieeexplore.ieee.org/document/7094761/ },
    year      = { 2014 }
}

@article{Olofsson2016,
	journal   = { ArXiv },
	author    = { Olofsson, Andreas },
	pages     = { 1--15 },
	publisher = { Cornell University },
	title     = { Epiphany-V: A 1024 Processor 64-bit RISC System-On-Chip },
	url       = { https://arxiv.org/abs/1610.01832 },
	volume    = { 1610.01832 },
	year      = { 2016 }
}

@article{Rossi2017,
	author    = { Rossi, Davide and
				  Pullini, Antonio and
				  Loi, Igor and
				  Gautschi, Michael and
				  Gurkaynak, Frank Kagan and
				  Teman, Adam and
				  Constantin, Jeremy and
				  Burg, Andreas and
				  Miro-Panades, Ivan and
				  Beigne, Edith and
				  Clermidy, Fabien and
				  Flatresse, Philippe and
				  Benini, Luca
	},
	doi       = { 10.1109/MM.2017.3711645 },
	journal   = { IEEE Micro },
	month     = { sep },
	number    = { 5 },
	pages     = { 20--31 },
	publisher = { IEEE },
	title     = { Energy-Efficient Near-Threshold Parallel Computing: The PULPv2 Cluster },
	url       = { http://ieeexplore.ieee.org/document/8065010/ },
	volume    = { 37 },
	year      = { 2017 }
}

@inproceedings{Wallentowitz2012,
    address   = { Oslo },
    author    = { Wallentowitz, Stefan and
                  Lankes, Andreas and
                  Zaib, Aurang and
                  Wild, Thomas and
                  Herkersdorf, Andreas
    },
    booktitle = { International Conference on Field Programmable Logic and Applications },
    doi       = { 10.1109/FPL.2012.6339273 },
    isbn      = { 978-1-4673-2256-0 },
    month     = { aug },
    pages     = { 535--538 },
    publisher = { IEEE },
    series    = { FPL `2012 },
    title     = { A Framework for Open Tiled Manycore System-On-Chip },
    url       = { http://ieeexplore.ieee.org/document/6339273/ },
    year      = { 2012 }
}

@article{Zheng2015,
	author    = { Zheng, Fang and
		          Li, Hong-Liang and
			      Lv, Hui and
				  Guo, Feng and
				  Xu, Xiao-Hong and
				  Xie, Xiang-Hui
	},
	doi       = { 10.1007/s11390-015-1510-9 },
	issn      = { 1000-9000 },
	journal   = { Journal of Computer Science and Technology },
	month     = { jan },
	number    = { 1 },
	pages     = { 145--162 },
	publisher = { Springer US },
	title     = { Cooperative Computing Techniques for a Deeply Fused and Heterogeneous Many-Core Processor Architecture },
	url       = { https://link.springer.com/article/10.1007/s11390-015-1510-9 },
	volume    = { 30 },
	year      = { 2015 }
}
