##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFCLK
		4.2::Critical Path Report for MOTOR_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. MOTOR_IntClock:R)
		5.2::Critical Path Report for (MOTOR_IntClock:R vs. MOTOR_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyHFCLK         | Frequency: 45.95 MHz  | Target: 48.00 MHz  | 
Clock: CyILO           | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO           | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFCLK         | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1       | N/A                   | Target: 48.00 MHz  | 
Clock: CySYSCLK        | N/A                   | Target: 48.00 MHz  | 
Clock: MOTOR_IntClock  | Frequency: 43.28 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFCLK         MOTOR_IntClock  20833.3          -931        N/A              N/A         N/A              N/A         N/A              N/A         
MOTOR_IntClock  MOTOR_IntClock  1.30208e+007     12997729    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
Tx_1(0)_PAD  34782         MOTOR_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 45.95 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MOTOR:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MOTOR:BUART:sRX:RxShifter:u0\/clock
Path slack     : -931p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFCLK:R#625 vs. MOTOR_IntClock:R#2)   20833
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16554
-------------------------------------   ----- 
End-of-path arrival time (ps)           16554
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell5                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell5         4047   4047   -931  RISE       1
\MOTOR:BUART:rx_postpoll\/main_1         macrocell6      6308  10355   -931  RISE       1
\MOTOR:BUART:rx_postpoll\/q              macrocell6      3350  13705   -931  RISE       1
\MOTOR:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2849  16554   -931  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for MOTOR_IntClock
********************************************
Clock: MOTOR_IntClock
Frequency: 43.28 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12997729p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                   -11520
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13009313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11584
-------------------------------------   ----- 
End-of-path arrival time (ps)           11584
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   1000   1000  12997729  RISE       1
\MOTOR:BUART:counter_load_not\/main_2           macrocell2      4999   5999  12997729  RISE       1
\MOTOR:BUART:counter_load_not\/q                macrocell2      3350   9349  12997729  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2236  11584  12997729  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. MOTOR_IntClock:R)
**************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MOTOR:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MOTOR:BUART:sRX:RxShifter:u0\/clock
Path slack     : -931p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFCLK:R#625 vs. MOTOR_IntClock:R#2)   20833
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16554
-------------------------------------   ----- 
End-of-path arrival time (ps)           16554
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell5                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell5         4047   4047   -931  RISE       1
\MOTOR:BUART:rx_postpoll\/main_1         macrocell6      6308  10355   -931  RISE       1
\MOTOR:BUART:rx_postpoll\/q              macrocell6      3350  13705   -931  RISE       1
\MOTOR:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2849  16554   -931  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1


5.2::Critical Path Report for (MOTOR_IntClock:R vs. MOTOR_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12997729p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                   -11520
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13009313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11584
-------------------------------------   ----- 
End-of-path arrival time (ps)           11584
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   1000   1000  12997729  RISE       1
\MOTOR:BUART:counter_load_not\/main_2           macrocell2      4999   5999  12997729  RISE       1
\MOTOR:BUART:counter_load_not\/q                macrocell2      3350   9349  12997729  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2236  11584  12997729  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MOTOR:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MOTOR:BUART:sRX:RxShifter:u0\/clock
Path slack     : -931p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFCLK:R#625 vs. MOTOR_IntClock:R#2)   20833
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16554
-------------------------------------   ----- 
End-of-path arrival time (ps)           16554
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell5                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell5         4047   4047   -931  RISE       1
\MOTOR:BUART:rx_postpoll\/main_1         macrocell6      6308  10355   -931  RISE       1
\MOTOR:BUART:rx_postpoll\/q              macrocell6      3350  13705   -931  RISE       1
\MOTOR:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2849  16554   -931  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MOTOR:BUART:pollcount_1\/main_3
Capture Clock  : \MOTOR:BUART:pollcount_1\/clock_0
Path slack     : 6805p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFCLK:R#625 vs. MOTOR_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10518
-------------------------------------   ----- 
End-of-path arrival time (ps)           10518
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell5                 0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell5       4047   4047   -931  RISE       1
\MOTOR:BUART:pollcount_1\/main_3  macrocell21   6471  10518   6805  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MOTOR:BUART:pollcount_0\/main_2
Capture Clock  : \MOTOR:BUART:pollcount_0\/clock_0
Path slack     : 6968p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFCLK:R#625 vs. MOTOR_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10355
-------------------------------------   ----- 
End-of-path arrival time (ps)           10355
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell5                 0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell5       4047   4047   -931  RISE       1
\MOTOR:BUART:pollcount_0\/main_2  macrocell22   6308  10355   6968  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MOTOR:BUART:rx_state_2\/main_8
Capture Clock  : \MOTOR:BUART:rx_state_2\/clock_0
Path slack     : 7673p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFCLK:R#625 vs. MOTOR_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9651
-------------------------------------   ---- 
End-of-path arrival time (ps)           9651
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell5                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell5       4047   4047   -931  RISE       1
\MOTOR:BUART:rx_state_2\/main_8  macrocell18   5604   9651   7673  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MOTOR:BUART:rx_last\/main_0
Capture Clock  : \MOTOR:BUART:rx_last\/clock_0
Path slack     : 7689p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFCLK:R#625 vs. MOTOR_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9634
-------------------------------------   ---- 
End-of-path arrival time (ps)           9634
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell5                 0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                    iocell5       4047   4047   -931  RISE       1
\MOTOR:BUART:rx_last\/main_0  macrocell24   5587   9634   7689  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_last\/clock_0                             macrocell24                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MOTOR:BUART:rx_state_0\/main_9
Capture Clock  : \MOTOR:BUART:rx_state_0\/clock_0
Path slack     : 7838p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFCLK:R#625 vs. MOTOR_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9486
-------------------------------------   ---- 
End-of-path arrival time (ps)           9486
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell5                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell5       4047   4047   -931  RISE       1
\MOTOR:BUART:rx_state_0\/main_9  macrocell15   5439   9486   7838  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MOTOR:BUART:rx_status_3\/main_6
Capture Clock  : \MOTOR:BUART:rx_status_3\/clock_0
Path slack     : 7838p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFCLK:R#625 vs. MOTOR_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9486
-------------------------------------   ---- 
End-of-path arrival time (ps)           9486
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell5                 0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell5       4047   4047   -931  RISE       1
\MOTOR:BUART:rx_status_3\/main_6  macrocell23   5439   9486   7838  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12997729p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                   -11520
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13009313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11584
-------------------------------------   ----- 
End-of-path arrival time (ps)           11584
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   1000   1000  12997729  RISE       1
\MOTOR:BUART:counter_load_not\/main_2           macrocell2      4999   5999  12997729  RISE       1
\MOTOR:BUART:counter_load_not\/q                macrocell2      3350   9349  12997729  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2236  11584  12997729  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MOTOR:BUART:sTX:TxSts\/status_0
Capture Clock  : \MOTOR:BUART:sTX:TxSts\/clock
Path slack     : 13004087p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -1570
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13019263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15176
-------------------------------------   ----- 
End-of-path arrival time (ps)           15176
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  13004087  RISE       1
\MOTOR:BUART:tx_status_0\/main_3                 macrocell3      4277   9557  13004087  RISE       1
\MOTOR:BUART:tx_status_0\/q                      macrocell3      3350  12907  13004087  RISE       1
\MOTOR:BUART:sTX:TxSts\/status_0                 statusicell1    2269  15176  13004087  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:TxSts\/clock                             statusicell1               0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_state_3\/q
Path End       : \MOTOR:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MOTOR:BUART:sRX:RxBitCounter\/clock
Path slack     : 13005337p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -4220
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13016613

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11277
-------------------------------------   ----- 
End-of-path arrival time (ps)           11277
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_state_3\/q            macrocell17   1250   1250  13005337  RISE       1
\MOTOR:BUART:rx_counter_load\/main_2  macrocell5    4349   5599  13005337  RISE       1
\MOTOR:BUART:rx_counter_load\/q       macrocell5    3350   8949  13005337  RISE       1
\MOTOR:BUART:sRX:RxBitCounter\/load   count7cell    2328  11277  13005337  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \MOTOR:BUART:sRX:RxSts\/status_4
Capture Clock  : \MOTOR:BUART:sRX:RxSts\/clock
Path slack     : 13006009p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -1570
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13019263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13255
-------------------------------------   ----- 
End-of-path arrival time (ps)           13255
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  13006009  RISE       1
\MOTOR:BUART:rx_status_4\/main_1                 macrocell7      2308   7588  13006009  RISE       1
\MOTOR:BUART:rx_status_4\/q                      macrocell7      3350  10938  13006009  RISE       1
\MOTOR:BUART:sRX:RxSts\/status_4                 statusicell2    2317  13255  13006009  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxSts\/clock                             statusicell2               0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MOTOR:BUART:tx_state_0\/main_3
Capture Clock  : \MOTOR:BUART:tx_state_0\/clock_0
Path slack     : 13007767p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9557
-------------------------------------   ---- 
End-of-path arrival time (ps)           9557
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  13004087  RISE       1
\MOTOR:BUART:tx_state_0\/main_3                  macrocell11     4277   9557  13007767  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \MOTOR:BUART:txn\/main_3
Capture Clock  : \MOTOR:BUART:txn\/clock_0
Path slack     : 13007785p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9539
-------------------------------------   ---- 
End-of-path arrival time (ps)           9539
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   7280   7280  13007785  RISE       1
\MOTOR:BUART:txn\/main_3                macrocell9      2259   9539  13007785  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MOTOR:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MOTOR:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13007995p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -6290
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13014543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6549
-------------------------------------   ---- 
End-of-path arrival time (ps)           6549
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  12997729  RISE       1
\MOTOR:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5549   6549  13007995  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_state_0\/q
Path End       : \MOTOR:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MOTOR:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13008391p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -6300
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13014533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6142
-------------------------------------   ---- 
End-of-path arrival time (ps)           6142
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_state_0\/q                macrocell15     1250   1250  13005801  RISE       1
\MOTOR:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4892   6142  13008391  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_1\/q
Path End       : \MOTOR:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MOTOR:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13008677p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -6290
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13014543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_1\/q                macrocell10     1250   1250  12998395  RISE       1
\MOTOR:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4616   5866  13008677  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_bitclk_enable\/q
Path End       : \MOTOR:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MOTOR:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13009320p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -6300
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13014533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  13009320  RISE       1
\MOTOR:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3964   5214  13009320  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_state_0\/q
Path End       : \MOTOR:BUART:rx_state_0\/main_1
Capture Clock  : \MOTOR:BUART:rx_state_0\/clock_0
Path slack     : 13009770p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7554
-------------------------------------   ---- 
End-of-path arrival time (ps)           7554
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_state_0\/q       macrocell15   1250   1250  13005801  RISE       1
\MOTOR:BUART:rx_state_0\/main_1  macrocell15   6304   7554  13009770  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_state_0\/q
Path End       : \MOTOR:BUART:rx_load_fifo\/main_1
Capture Clock  : \MOTOR:BUART:rx_load_fifo\/clock_0
Path slack     : 13009770p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7554
-------------------------------------   ---- 
End-of-path arrival time (ps)           7554
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_state_0\/q         macrocell15   1250   1250  13005801  RISE       1
\MOTOR:BUART:rx_load_fifo\/main_1  macrocell16   6304   7554  13009770  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_state_0\/q
Path End       : \MOTOR:BUART:rx_state_3\/main_1
Capture Clock  : \MOTOR:BUART:rx_state_3\/clock_0
Path slack     : 13009770p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7554
-------------------------------------   ---- 
End-of-path arrival time (ps)           7554
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_state_0\/q       macrocell15   1250   1250  13005801  RISE       1
\MOTOR:BUART:rx_state_3\/main_1  macrocell17   6304   7554  13009770  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_state_0\/q
Path End       : \MOTOR:BUART:rx_status_3\/main_1
Capture Clock  : \MOTOR:BUART:rx_status_3\/clock_0
Path slack     : 13009770p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7554
-------------------------------------   ---- 
End-of-path arrival time (ps)           7554
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_state_0\/q        macrocell15   1250   1250  13005801  RISE       1
\MOTOR:BUART:rx_status_3\/main_1  macrocell23   6304   7554  13009770  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_0\/q
Path End       : \MOTOR:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MOTOR:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13009837p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -6290
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13014543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_0\/q                macrocell11     1250   1250  12999186  RISE       1
\MOTOR:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3456   4706  13009837  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_ctrl_mark_last\/q
Path End       : \MOTOR:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MOTOR:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13009965p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -6300
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13014533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4569
-------------------------------------   ---- 
End-of-path arrival time (ps)           4569
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  13006370  RISE       1
\MOTOR:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3319   4569  13009965  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_state_3\/q
Path End       : \MOTOR:BUART:rx_state_0\/main_3
Capture Clock  : \MOTOR:BUART:rx_state_0\/clock_0
Path slack     : 13010292p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_state_3\/q       macrocell17   1250   1250  13005337  RISE       1
\MOTOR:BUART:rx_state_0\/main_3  macrocell15   5781   7031  13010292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_state_3\/q
Path End       : \MOTOR:BUART:rx_load_fifo\/main_3
Capture Clock  : \MOTOR:BUART:rx_load_fifo\/clock_0
Path slack     : 13010292p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_state_3\/q         macrocell17   1250   1250  13005337  RISE       1
\MOTOR:BUART:rx_load_fifo\/main_3  macrocell16   5781   7031  13010292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_state_3\/q
Path End       : \MOTOR:BUART:rx_state_3\/main_3
Capture Clock  : \MOTOR:BUART:rx_state_3\/clock_0
Path slack     : 13010292p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_state_3\/q       macrocell17   1250   1250  13005337  RISE       1
\MOTOR:BUART:rx_state_3\/main_3  macrocell17   5781   7031  13010292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_state_3\/q
Path End       : \MOTOR:BUART:rx_status_3\/main_3
Capture Clock  : \MOTOR:BUART:rx_status_3\/clock_0
Path slack     : 13010292p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_state_3\/q        macrocell17   1250   1250  13005337  RISE       1
\MOTOR:BUART:rx_status_3\/main_3  macrocell23   5781   7031  13010292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:pollcount_1\/q
Path End       : \MOTOR:BUART:rx_state_0\/main_8
Capture Clock  : \MOTOR:BUART:rx_state_0\/clock_0
Path slack     : 13010548p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6775
-------------------------------------   ---- 
End-of-path arrival time (ps)           6775
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:pollcount_1\/q      macrocell21   1250   1250  13003944  RISE       1
\MOTOR:BUART:rx_state_0\/main_8  macrocell15   5525   6775  13010548  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:pollcount_1\/q
Path End       : \MOTOR:BUART:rx_status_3\/main_5
Capture Clock  : \MOTOR:BUART:rx_status_3\/clock_0
Path slack     : 13010548p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6775
-------------------------------------   ---- 
End-of-path arrival time (ps)           6775
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:pollcount_1\/q       macrocell21   1250   1250  13003944  RISE       1
\MOTOR:BUART:rx_status_3\/main_5  macrocell23   5525   6775  13010548  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MOTOR:BUART:tx_state_0\/main_2
Capture Clock  : \MOTOR:BUART:tx_state_0\/clock_0
Path slack     : 13010787p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6537
-------------------------------------   ---- 
End-of-path arrival time (ps)           6537
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  12997729  RISE       1
\MOTOR:BUART:tx_state_0\/main_2               macrocell11     5537   6537  13010787  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:pollcount_1\/q
Path End       : \MOTOR:BUART:pollcount_1\/main_2
Capture Clock  : \MOTOR:BUART:pollcount_1\/clock_0
Path slack     : 13011288p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6035
-------------------------------------   ---- 
End-of-path arrival time (ps)           6035
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:pollcount_1\/q       macrocell21   1250   1250  13003944  RISE       1
\MOTOR:BUART:pollcount_1\/main_2  macrocell21   4785   6035  13011288  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MOTOR:BUART:tx_state_2\/main_2
Capture Clock  : \MOTOR:BUART:tx_state_2\/clock_0
Path slack     : 13011325p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5999
-------------------------------------   ---- 
End-of-path arrival time (ps)           5999
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  12997729  RISE       1
\MOTOR:BUART:tx_state_2\/main_2               macrocell12     4999   5999  13011325  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MOTOR:BUART:tx_bitclk\/main_2
Capture Clock  : \MOTOR:BUART:tx_bitclk\/clock_0
Path slack     : 13011325p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5999
-------------------------------------   ---- 
End-of-path arrival time (ps)           5999
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  12997729  RISE       1
\MOTOR:BUART:tx_bitclk\/main_2                macrocell13     4999   5999  13011325  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_bitclk_enable\/q
Path End       : \MOTOR:BUART:rx_state_0\/main_2
Capture Clock  : \MOTOR:BUART:rx_state_0\/clock_0
Path slack     : 13011538p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13009320  RISE       1
\MOTOR:BUART:rx_state_0\/main_2   macrocell15   4535   5785  13011538  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_bitclk_enable\/q
Path End       : \MOTOR:BUART:rx_load_fifo\/main_2
Capture Clock  : \MOTOR:BUART:rx_load_fifo\/clock_0
Path slack     : 13011538p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  13009320  RISE       1
\MOTOR:BUART:rx_load_fifo\/main_2  macrocell16   4535   5785  13011538  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_bitclk_enable\/q
Path End       : \MOTOR:BUART:rx_state_3\/main_2
Capture Clock  : \MOTOR:BUART:rx_state_3\/clock_0
Path slack     : 13011538p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13009320  RISE       1
\MOTOR:BUART:rx_state_3\/main_2   macrocell17   4535   5785  13011538  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_bitclk_enable\/q
Path End       : \MOTOR:BUART:rx_status_3\/main_2
Capture Clock  : \MOTOR:BUART:rx_status_3\/clock_0
Path slack     : 13011538p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13009320  RISE       1
\MOTOR:BUART:rx_status_3\/main_2  macrocell23   4535   5785  13011538  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_state_3\/q
Path End       : \MOTOR:BUART:rx_state_2\/main_3
Capture Clock  : \MOTOR:BUART:rx_state_2\/clock_0
Path slack     : 13011725p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5599
-------------------------------------   ---- 
End-of-path arrival time (ps)           5599
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_state_3\/q       macrocell17   1250   1250  13005337  RISE       1
\MOTOR:BUART:rx_state_2\/main_3  macrocell18   4349   5599  13011725  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_state_3\/q
Path End       : \MOTOR:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MOTOR:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13011725p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5599
-------------------------------------   ---- 
End-of-path arrival time (ps)           5599
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_state_3\/q               macrocell17   1250   1250  13005337  RISE       1
\MOTOR:BUART:rx_state_stop1_reg\/main_2  macrocell20   4349   5599  13011725  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_stop1_reg\/clock_0                  macrocell20                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_1\/q
Path End       : \MOTOR:BUART:tx_state_2\/main_0
Capture Clock  : \MOTOR:BUART:tx_state_2\/clock_0
Path slack     : 13011991p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_1\/q       macrocell10   1250   1250  12998395  RISE       1
\MOTOR:BUART:tx_state_2\/main_0  macrocell12   4082   5332  13011991  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_1\/q
Path End       : \MOTOR:BUART:tx_bitclk\/main_0
Capture Clock  : \MOTOR:BUART:tx_bitclk\/clock_0
Path slack     : 13011991p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_1\/q      macrocell10   1250   1250  12998395  RISE       1
\MOTOR:BUART:tx_bitclk\/main_0  macrocell13   4082   5332  13011991  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MOTOR:BUART:tx_state_1\/main_2
Capture Clock  : \MOTOR:BUART:tx_state_1\/clock_0
Path slack     : 13012077p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  12997729  RISE       1
\MOTOR:BUART:tx_state_1\/main_2               macrocell10     4246   5246  13012077  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sRX:RxBitCounter\/count_1
Path End       : \MOTOR:BUART:pollcount_1\/main_1
Capture Clock  : \MOTOR:BUART:pollcount_1\/clock_0
Path slack     : 13012136p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13012136  RISE       1
\MOTOR:BUART:pollcount_1\/main_1        macrocell21   3078   5188  13012136  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sRX:RxBitCounter\/count_2
Path End       : \MOTOR:BUART:pollcount_1\/main_0
Capture Clock  : \MOTOR:BUART:pollcount_1\/clock_0
Path slack     : 13012139p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13012139  RISE       1
\MOTOR:BUART:pollcount_1\/main_0        macrocell21   3074   5184  13012139  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sRX:RxBitCounter\/count_1
Path End       : \MOTOR:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MOTOR:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13012145p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13012136  RISE       1
\MOTOR:BUART:rx_bitclk_enable\/main_1   macrocell19   3068   5178  13012145  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sRX:RxBitCounter\/count_1
Path End       : \MOTOR:BUART:pollcount_0\/main_1
Capture Clock  : \MOTOR:BUART:pollcount_0\/clock_0
Path slack     : 13012145p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13012136  RISE       1
\MOTOR:BUART:pollcount_0\/main_1        macrocell22   3068   5178  13012145  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sRX:RxBitCounter\/count_2
Path End       : \MOTOR:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MOTOR:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13012151p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13012139  RISE       1
\MOTOR:BUART:rx_bitclk_enable\/main_0   macrocell19   3062   5172  13012151  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sRX:RxBitCounter\/count_2
Path End       : \MOTOR:BUART:pollcount_0\/main_0
Capture Clock  : \MOTOR:BUART:pollcount_0\/clock_0
Path slack     : 13012151p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13012139  RISE       1
\MOTOR:BUART:pollcount_0\/main_0        macrocell22   3062   5172  13012151  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_state_0\/q
Path End       : \MOTOR:BUART:rx_state_2\/main_1
Capture Clock  : \MOTOR:BUART:rx_state_2\/clock_0
Path slack     : 13012189p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_state_0\/q       macrocell15   1250   1250  13005801  RISE       1
\MOTOR:BUART:rx_state_2\/main_1  macrocell18   3885   5135  13012189  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_state_0\/q
Path End       : \MOTOR:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MOTOR:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13012189p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_state_0\/q               macrocell15   1250   1250  13005801  RISE       1
\MOTOR:BUART:rx_state_stop1_reg\/main_1  macrocell20   3885   5135  13012189  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_stop1_reg\/clock_0                  macrocell20                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sRX:RxBitCounter\/count_0
Path End       : \MOTOR:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MOTOR:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13012321p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13012321  RISE       1
\MOTOR:BUART:rx_bitclk_enable\/main_2   macrocell19   2892   5002  13012321  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:pollcount_0\/q
Path End       : \MOTOR:BUART:rx_state_0\/main_10
Capture Clock  : \MOTOR:BUART:rx_state_0\/clock_0
Path slack     : 13012503p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:pollcount_0\/q       macrocell22   1250   1250  13005498  RISE       1
\MOTOR:BUART:rx_state_0\/main_10  macrocell15   3571   4821  13012503  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:pollcount_0\/q
Path End       : \MOTOR:BUART:rx_status_3\/main_7
Capture Clock  : \MOTOR:BUART:rx_status_3\/clock_0
Path slack     : 13012503p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:pollcount_0\/q       macrocell22   1250   1250  13005498  RISE       1
\MOTOR:BUART:rx_status_3\/main_7  macrocell23   3571   4821  13012503  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_bitclk_enable\/q
Path End       : \MOTOR:BUART:rx_state_2\/main_2
Capture Clock  : \MOTOR:BUART:rx_state_2\/clock_0
Path slack     : 13012525p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13009320  RISE       1
\MOTOR:BUART:rx_state_2\/main_2   macrocell18   3548   4798  13012525  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sRX:RxBitCounter\/count_4
Path End       : \MOTOR:BUART:rx_state_0\/main_7
Capture Clock  : \MOTOR:BUART:rx_state_0\/clock_0
Path slack     : 13012591p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13012591  RISE       1
\MOTOR:BUART:rx_state_0\/main_7         macrocell15   2622   4732  13012591  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sRX:RxBitCounter\/count_4
Path End       : \MOTOR:BUART:rx_load_fifo\/main_7
Capture Clock  : \MOTOR:BUART:rx_load_fifo\/clock_0
Path slack     : 13012591p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13012591  RISE       1
\MOTOR:BUART:rx_load_fifo\/main_7       macrocell16   2622   4732  13012591  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sRX:RxBitCounter\/count_4
Path End       : \MOTOR:BUART:rx_state_3\/main_7
Capture Clock  : \MOTOR:BUART:rx_state_3\/clock_0
Path slack     : 13012591p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13012591  RISE       1
\MOTOR:BUART:rx_state_3\/main_7         macrocell17   2622   4732  13012591  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sRX:RxBitCounter\/count_5
Path End       : \MOTOR:BUART:rx_state_0\/main_6
Capture Clock  : \MOTOR:BUART:rx_state_0\/clock_0
Path slack     : 13012593p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13012593  RISE       1
\MOTOR:BUART:rx_state_0\/main_6         macrocell15   2621   4731  13012593  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sRX:RxBitCounter\/count_5
Path End       : \MOTOR:BUART:rx_load_fifo\/main_6
Capture Clock  : \MOTOR:BUART:rx_load_fifo\/clock_0
Path slack     : 13012593p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13012593  RISE       1
\MOTOR:BUART:rx_load_fifo\/main_6       macrocell16   2621   4731  13012593  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sRX:RxBitCounter\/count_5
Path End       : \MOTOR:BUART:rx_state_3\/main_6
Capture Clock  : \MOTOR:BUART:rx_state_3\/clock_0
Path slack     : 13012593p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13012593  RISE       1
\MOTOR:BUART:rx_state_3\/main_6         macrocell17   2621   4731  13012593  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sRX:RxBitCounter\/count_6
Path End       : \MOTOR:BUART:rx_state_0\/main_5
Capture Clock  : \MOTOR:BUART:rx_state_0\/clock_0
Path slack     : 13012594p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13012594  RISE       1
\MOTOR:BUART:rx_state_0\/main_5         macrocell15   2619   4729  13012594  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sRX:RxBitCounter\/count_6
Path End       : \MOTOR:BUART:rx_load_fifo\/main_5
Capture Clock  : \MOTOR:BUART:rx_load_fifo\/clock_0
Path slack     : 13012594p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13012594  RISE       1
\MOTOR:BUART:rx_load_fifo\/main_5       macrocell16   2619   4729  13012594  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sRX:RxBitCounter\/count_6
Path End       : \MOTOR:BUART:rx_state_3\/main_5
Capture Clock  : \MOTOR:BUART:rx_state_3\/clock_0
Path slack     : 13012594p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13012594  RISE       1
\MOTOR:BUART:rx_state_3\/main_5         macrocell17   2619   4729  13012594  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sRX:RxBitCounter\/count_4
Path End       : \MOTOR:BUART:rx_state_2\/main_7
Capture Clock  : \MOTOR:BUART:rx_state_2\/clock_0
Path slack     : 13012602p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13012591  RISE       1
\MOTOR:BUART:rx_state_2\/main_7         macrocell18   2612   4722  13012602  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sRX:RxBitCounter\/count_5
Path End       : \MOTOR:BUART:rx_state_2\/main_6
Capture Clock  : \MOTOR:BUART:rx_state_2\/clock_0
Path slack     : 13012602p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13012593  RISE       1
\MOTOR:BUART:rx_state_2\/main_6         macrocell18   2611   4721  13012602  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sRX:RxBitCounter\/count_6
Path End       : \MOTOR:BUART:rx_state_2\/main_5
Capture Clock  : \MOTOR:BUART:rx_state_2\/clock_0
Path slack     : 13012603p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4720
-------------------------------------   ---- 
End-of-path arrival time (ps)           4720
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13012594  RISE       1
\MOTOR:BUART:rx_state_2\/main_5         macrocell18   2610   4720  13012603  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_1\/q
Path End       : \MOTOR:BUART:txn\/main_1
Capture Clock  : \MOTOR:BUART:txn\/clock_0
Path slack     : 13012621p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4703
-------------------------------------   ---- 
End-of-path arrival time (ps)           4703
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_1\/q  macrocell10   1250   1250  12998395  RISE       1
\MOTOR:BUART:txn\/main_1    macrocell9    3453   4703  13012621  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_1\/q
Path End       : \MOTOR:BUART:tx_state_1\/main_0
Capture Clock  : \MOTOR:BUART:tx_state_1\/clock_0
Path slack     : 13012621p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4703
-------------------------------------   ---- 
End-of-path arrival time (ps)           4703
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_1\/q       macrocell10   1250   1250  12998395  RISE       1
\MOTOR:BUART:tx_state_1\/main_0  macrocell10   3453   4703  13012621  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_1\/q
Path End       : \MOTOR:BUART:tx_state_0\/main_0
Capture Clock  : \MOTOR:BUART:tx_state_0\/clock_0
Path slack     : 13012621p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_1\/q       macrocell10   1250   1250  12998395  RISE       1
\MOTOR:BUART:tx_state_0\/main_0  macrocell11   3452   4702  13012621  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_0\/q
Path End       : \MOTOR:BUART:txn\/main_2
Capture Clock  : \MOTOR:BUART:txn\/clock_0
Path slack     : 13012630p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_0\/q  macrocell11   1250   1250  12999186  RISE       1
\MOTOR:BUART:txn\/main_2    macrocell9    3443   4693  13012630  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_0\/q
Path End       : \MOTOR:BUART:tx_state_1\/main_1
Capture Clock  : \MOTOR:BUART:tx_state_1\/clock_0
Path slack     : 13012630p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_0\/q       macrocell11   1250   1250  12999186  RISE       1
\MOTOR:BUART:tx_state_1\/main_1  macrocell10   3443   4693  13012630  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_ctrl_mark_last\/q
Path End       : \MOTOR:BUART:rx_state_2\/main_0
Capture Clock  : \MOTOR:BUART:rx_state_2\/clock_0
Path slack     : 13012758p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13006370  RISE       1
\MOTOR:BUART:rx_state_2\/main_0    macrocell18   3315   4565  13012758  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_ctrl_mark_last\/q
Path End       : \MOTOR:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MOTOR:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13012758p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  13006370  RISE       1
\MOTOR:BUART:rx_state_stop1_reg\/main_0  macrocell20   3315   4565  13012758  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_stop1_reg\/clock_0                  macrocell20                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_0\/q
Path End       : \MOTOR:BUART:tx_state_0\/main_1
Capture Clock  : \MOTOR:BUART:tx_state_0\/clock_0
Path slack     : 13012777p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_0\/q       macrocell11   1250   1250  12999186  RISE       1
\MOTOR:BUART:tx_state_0\/main_1  macrocell11   3297   4547  13012777  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_0\/q
Path End       : \MOTOR:BUART:tx_state_2\/main_1
Capture Clock  : \MOTOR:BUART:tx_state_2\/clock_0
Path slack     : 13012782p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_0\/q       macrocell11   1250   1250  12999186  RISE       1
\MOTOR:BUART:tx_state_2\/main_1  macrocell12   3291   4541  13012782  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_0\/q
Path End       : \MOTOR:BUART:tx_bitclk\/main_1
Capture Clock  : \MOTOR:BUART:tx_bitclk\/clock_0
Path slack     : 13012782p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_0\/q      macrocell11   1250   1250  12999186  RISE       1
\MOTOR:BUART:tx_bitclk\/main_1  macrocell13   3291   4541  13012782  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_ctrl_mark_last\/q
Path End       : \MOTOR:BUART:rx_state_0\/main_0
Capture Clock  : \MOTOR:BUART:rx_state_0\/clock_0
Path slack     : 13012785p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13006370  RISE       1
\MOTOR:BUART:rx_state_0\/main_0    macrocell15   3289   4539  13012785  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_ctrl_mark_last\/q
Path End       : \MOTOR:BUART:rx_load_fifo\/main_0
Capture Clock  : \MOTOR:BUART:rx_load_fifo\/clock_0
Path slack     : 13012785p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13006370  RISE       1
\MOTOR:BUART:rx_load_fifo\/main_0  macrocell16   3289   4539  13012785  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_ctrl_mark_last\/q
Path End       : \MOTOR:BUART:rx_state_3\/main_0
Capture Clock  : \MOTOR:BUART:rx_state_3\/clock_0
Path slack     : 13012785p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13006370  RISE       1
\MOTOR:BUART:rx_state_3\/main_0    macrocell17   3289   4539  13012785  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_ctrl_mark_last\/q
Path End       : \MOTOR:BUART:rx_status_3\/main_0
Capture Clock  : \MOTOR:BUART:rx_status_3\/clock_0
Path slack     : 13012785p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13006370  RISE       1
\MOTOR:BUART:rx_status_3\/main_0   macrocell23   3289   4539  13012785  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_2\/q
Path End       : \MOTOR:BUART:txn\/main_4
Capture Clock  : \MOTOR:BUART:txn\/clock_0
Path slack     : 13013049p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4274
-------------------------------------   ---- 
End-of-path arrival time (ps)           4274
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_2\/q  macrocell12   1250   1250  12999588  RISE       1
\MOTOR:BUART:txn\/main_4    macrocell9    3024   4274  13013049  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_2\/q
Path End       : \MOTOR:BUART:tx_state_1\/main_3
Capture Clock  : \MOTOR:BUART:tx_state_1\/clock_0
Path slack     : 13013049p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4274
-------------------------------------   ---- 
End-of-path arrival time (ps)           4274
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_2\/q       macrocell12   1250   1250  12999588  RISE       1
\MOTOR:BUART:tx_state_1\/main_3  macrocell10   3024   4274  13013049  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_2\/q
Path End       : \MOTOR:BUART:tx_state_0\/main_4
Capture Clock  : \MOTOR:BUART:tx_state_0\/clock_0
Path slack     : 13013050p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4274
-------------------------------------   ---- 
End-of-path arrival time (ps)           4274
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_2\/q       macrocell12   1250   1250  12999588  RISE       1
\MOTOR:BUART:tx_state_0\/main_4  macrocell11   3024   4274  13013050  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_2\/q
Path End       : \MOTOR:BUART:tx_state_2\/main_3
Capture Clock  : \MOTOR:BUART:tx_state_2\/clock_0
Path slack     : 13013184p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_2\/q       macrocell12   1250   1250  12999588  RISE       1
\MOTOR:BUART:tx_state_2\/main_3  macrocell12   2889   4139  13013184  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_state_2\/q
Path End       : \MOTOR:BUART:tx_bitclk\/main_3
Capture Clock  : \MOTOR:BUART:tx_bitclk\/clock_0
Path slack     : 13013184p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_state_2\/q      macrocell12   1250   1250  12999588  RISE       1
\MOTOR:BUART:tx_bitclk\/main_3  macrocell13   2889   4139  13013184  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_bitclk\/q
Path End       : \MOTOR:BUART:txn\/main_6
Capture Clock  : \MOTOR:BUART:txn\/clock_0
Path slack     : 13013209p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_bitclk\/q  macrocell13   1250   1250  13013209  RISE       1
\MOTOR:BUART:txn\/main_6   macrocell9    2864   4114  13013209  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_bitclk\/q
Path End       : \MOTOR:BUART:tx_state_1\/main_5
Capture Clock  : \MOTOR:BUART:tx_state_1\/clock_0
Path slack     : 13013209p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_bitclk\/q        macrocell13   1250   1250  13013209  RISE       1
\MOTOR:BUART:tx_state_1\/main_5  macrocell10   2864   4114  13013209  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_bitclk\/q
Path End       : \MOTOR:BUART:tx_state_0\/main_5
Capture Clock  : \MOTOR:BUART:tx_state_0\/clock_0
Path slack     : 13013213p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4110
-------------------------------------   ---- 
End-of-path arrival time (ps)           4110
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_bitclk\/q        macrocell13   1250   1250  13013209  RISE       1
\MOTOR:BUART:tx_state_0\/main_5  macrocell11   2860   4110  13013213  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:tx_bitclk\/q
Path End       : \MOTOR:BUART:tx_state_2\/main_5
Capture Clock  : \MOTOR:BUART:tx_state_2\/clock_0
Path slack     : 13013214p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4109
-------------------------------------   ---- 
End-of-path arrival time (ps)           4109
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:tx_bitclk\/q        macrocell13   1250   1250  13013209  RISE       1
\MOTOR:BUART:tx_state_2\/main_5  macrocell12   2859   4109  13013214  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:pollcount_0\/q
Path End       : \MOTOR:BUART:pollcount_1\/main_4
Capture Clock  : \MOTOR:BUART:pollcount_1\/clock_0
Path slack     : 13013371p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3952
-------------------------------------   ---- 
End-of-path arrival time (ps)           3952
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:pollcount_0\/q       macrocell22   1250   1250  13005498  RISE       1
\MOTOR:BUART:pollcount_1\/main_4  macrocell21   2702   3952  13013371  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:pollcount_0\/q
Path End       : \MOTOR:BUART:pollcount_0\/main_3
Capture Clock  : \MOTOR:BUART:pollcount_0\/clock_0
Path slack     : 13013398p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3926
-------------------------------------   ---- 
End-of-path arrival time (ps)           3926
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:pollcount_0\/q       macrocell22   1250   1250  13005498  RISE       1
\MOTOR:BUART:pollcount_0\/main_3  macrocell22   2676   3926  13013398  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_state_2\/q
Path End       : \MOTOR:BUART:rx_state_0\/main_4
Capture Clock  : \MOTOR:BUART:rx_state_0\/clock_0
Path slack     : 13013458p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_state_2\/q       macrocell18   1250   1250  13007072  RISE       1
\MOTOR:BUART:rx_state_0\/main_4  macrocell15   2615   3865  13013458  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_state_2\/q
Path End       : \MOTOR:BUART:rx_load_fifo\/main_4
Capture Clock  : \MOTOR:BUART:rx_load_fifo\/clock_0
Path slack     : 13013458p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_state_2\/q         macrocell18   1250   1250  13007072  RISE       1
\MOTOR:BUART:rx_load_fifo\/main_4  macrocell16   2615   3865  13013458  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_state_2\/q
Path End       : \MOTOR:BUART:rx_state_3\/main_4
Capture Clock  : \MOTOR:BUART:rx_state_3\/clock_0
Path slack     : 13013458p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_state_2\/q       macrocell18   1250   1250  13007072  RISE       1
\MOTOR:BUART:rx_state_3\/main_4  macrocell17   2615   3865  13013458  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_state_2\/q
Path End       : \MOTOR:BUART:rx_status_3\/main_4
Capture Clock  : \MOTOR:BUART:rx_status_3\/clock_0
Path slack     : 13013458p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_state_2\/q        macrocell18   1250   1250  13007072  RISE       1
\MOTOR:BUART:rx_status_3\/main_4  macrocell23   2615   3865  13013458  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_state_2\/q
Path End       : \MOTOR:BUART:rx_state_2\/main_4
Capture Clock  : \MOTOR:BUART:rx_state_2\/clock_0
Path slack     : 13013460p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_state_2\/q       macrocell18   1250   1250  13007072  RISE       1
\MOTOR:BUART:rx_state_2\/main_4  macrocell18   2614   3864  13013460  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_state_2\/q
Path End       : \MOTOR:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MOTOR:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13013460p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_state_2\/q               macrocell18   1250   1250  13007072  RISE       1
\MOTOR:BUART:rx_state_stop1_reg\/main_3  macrocell20   2614   3864  13013460  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_stop1_reg\/clock_0                  macrocell20                0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_last\/q
Path End       : \MOTOR:BUART:rx_state_2\/main_9
Capture Clock  : \MOTOR:BUART:rx_state_2\/clock_0
Path slack     : 13013755p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_last\/clock_0                             macrocell24                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_last\/q          macrocell24   1250   1250  13013755  RISE       1
\MOTOR:BUART:rx_state_2\/main_9  macrocell18   2318   3568  13013755  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MOTOR:BUART:txn\/main_5
Capture Clock  : \MOTOR:BUART:txn\/clock_0
Path slack     : 13013760p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  13013760  RISE       1
\MOTOR:BUART:txn\/main_5                      macrocell9      2563   3563  13013760  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MOTOR:BUART:tx_state_1\/main_4
Capture Clock  : \MOTOR:BUART:tx_state_1\/clock_0
Path slack     : 13013760p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  13013760  RISE       1
\MOTOR:BUART:tx_state_1\/main_4               macrocell10     2563   3563  13013760  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MOTOR:BUART:tx_state_2\/main_4
Capture Clock  : \MOTOR:BUART:tx_state_2\/clock_0
Path slack     : 13013771p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  13013760  RISE       1
\MOTOR:BUART:tx_state_2\/main_4               macrocell12     2553   3553  13013771  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:txn\/q
Path End       : \MOTOR:BUART:txn\/main_0
Capture Clock  : \MOTOR:BUART:txn\/clock_0
Path slack     : 13013824p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\MOTOR:BUART:txn\/q       macrocell9    1250   1250  13013824  RISE       1
\MOTOR:BUART:txn\/main_0  macrocell9    2250   3500  13013824  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_load_fifo\/q
Path End       : \MOTOR:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MOTOR:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13014837p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -1930
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13018903

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_load_fifo\/q            macrocell16     1250   1250  13009543  RISE       1
\MOTOR:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2816   4066  13014837  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR:BUART:rx_status_3\/q
Path End       : \MOTOR:BUART:sRX:RxSts\/status_3
Capture Clock  : \MOTOR:BUART:sRX:RxSts\/clock
Path slack     : 13015696p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (MOTOR_IntClock:R#1 vs. MOTOR_IntClock:R#2)   13020833
- Setup time                                                    -1570
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13019263

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\MOTOR:BUART:rx_status_3\/q       macrocell23    1250   1250  13015696  RISE       1
\MOTOR:BUART:sRX:RxSts\/status_3  statusicell2   2318   3568  13015696  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\MOTOR:BUART:sRX:RxSts\/clock                             statusicell2               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

