

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3'
================================================================
* Date:           Sun Sep 15 02:59:35 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.227 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_62_2_VITIS_LOOP_63_3  |       32|       32|         3|          2|          2|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln"   --->   Operation 9 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln0 = store i64 0, i64 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.22>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [nn.cpp:62]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.86ns)   --->   "%icmp_ln62 = icmp_eq  i5 %indvar_flatten_load, i5 16" [nn.cpp:62]   --->   Operation 15 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.86ns)   --->   "%add_ln62_2 = add i5 %indvar_flatten_load, i5 1" [nn.cpp:62]   --->   Operation 17 'add' 'add_ln62_2' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %for.inc52, void %for.cond56.preheader.exitStub" [nn.cpp:62]   --->   Operation 18 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [nn.cpp:63]   --->   Operation 19 'load' 'j_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i64 %i" [nn.cpp:62]   --->   Operation 20 'load' 'i_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.56ns)   --->   "%add_ln62 = add i64 %i_load, i64 1" [nn.cpp:62]   --->   Operation 21 'add' 'add_ln62' <Predicate = (!icmp_ln62)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.68ns)   --->   "%icmp_ln63 = icmp_eq  i3 %j_load, i3 4" [nn.cpp:63]   --->   Operation 22 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.98ns)   --->   "%select_ln62 = select i1 %icmp_ln63, i3 0, i3 %j_load" [nn.cpp:62]   --->   Operation 23 'select' 'select_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.98ns)   --->   "%select_ln62_1 = select i1 %icmp_ln63, i64 %add_ln62, i64 %i_load" [nn.cpp:62]   --->   Operation 24 'select' 'select_ln62_1' <Predicate = (!icmp_ln62)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 25 'trunc' 'trunc_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.68ns)   --->   "%add_ln62_1 = add i3 %trunc_ln62, i3 %trunc_ln_read" [nn.cpp:62]   --->   Operation 26 'add' 'add_ln62_1' <Predicate = (!icmp_ln62)> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i3 %select_ln62" [nn.cpp:63]   --->   Operation 27 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.84ns)   --->   "%switch_ln65 = switch i2 %trunc_ln63, void %arrayidx516.case.3, i2 0, void %arrayidx516.case.0, i2 1, void %arrayidx516.case.1, i2 2, void %arrayidx516.case.2" [nn.cpp:65]   --->   Operation 28 'switch' 'switch_ln65' <Predicate = (!icmp_ln62)> <Delay = 1.84>
ST_2 : Operation 29 [1/1] (1.68ns)   --->   "%add_ln63 = add i3 %select_ln62, i3 1" [nn.cpp:63]   --->   Operation 29 'add' 'add_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln63 = store i5 %add_ln62_2, i5 %indvar_flatten" [nn.cpp:63]   --->   Operation 30 'store' 'store_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.61>
ST_2 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln63 = store i64 %select_ln62_1, i64 %i" [nn.cpp:63]   --->   Operation 31 'store' 'store_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.61>
ST_2 : Operation 32 [1/1] (1.61ns)   --->   "%store_ln63 = store i3 %add_ln63, i3 %j" [nn.cpp:63]   --->   Operation 32 'store' 'store_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.61>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.inc" [nn.cpp:63]   --->   Operation 33 'br' 'br_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %add_ln62_1, i2 0" [nn.cpp:65]   --->   Operation 34 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i3 %select_ln62" [nn.cpp:65]   --->   Operation 35 'zext' 'zext_ln65' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.86ns)   --->   "%add_ln65 = add i5 %tmp_3, i5 %zext_ln65" [nn.cpp:65]   --->   Operation 36 'add' 'add_ln65' <Predicate = (!icmp_ln62)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i5 %add_ln65" [nn.cpp:65]   --->   Operation 37 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%layer1_weights_addr = getelementptr i9 %layer1_weights, i64 0, i64 %zext_ln65_1" [nn.cpp:65]   --->   Operation 38 'getelementptr' 'layer1_weights_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (2.15ns)   --->   "%layer1_weights_load = load i5 %layer1_weights_addr" [nn.cpp:65]   --->   Operation 39 'load' 'layer1_weights_load' <Predicate = (!icmp_ln62)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_62_2_VITIS_LOOP_63_3_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_13" [nn.cpp:64]   --->   Operation 41 'specpipeline' 'specpipeline_ln64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [nn.cpp:63]   --->   Operation 42 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (2.15ns)   --->   "%layer1_weights_load = load i5 %layer1_weights_addr" [nn.cpp:65]   --->   Operation 43 'load' 'layer1_weights_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%layer1_weight_tile_2_addr = getelementptr i9 %layer1_weight_tile_2, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 44 'getelementptr' 'layer1_weight_tile_2_addr' <Predicate = (trunc_ln63 == 2)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (2.15ns)   --->   "%store_ln65 = store i9 %layer1_weights_load, i2 %layer1_weight_tile_2_addr" [nn.cpp:65]   --->   Operation 45 'store' 'store_ln65' <Predicate = (trunc_ln63 == 2)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 4> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 46 'br' 'br_ln65' <Predicate = (trunc_ln63 == 2)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%layer1_weight_tile_1_addr = getelementptr i9 %layer1_weight_tile_1, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 47 'getelementptr' 'layer1_weight_tile_1_addr' <Predicate = (trunc_ln63 == 1)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (2.15ns)   --->   "%store_ln65 = store i9 %layer1_weights_load, i2 %layer1_weight_tile_1_addr" [nn.cpp:65]   --->   Operation 48 'store' 'store_ln65' <Predicate = (trunc_ln63 == 1)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 4> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 49 'br' 'br_ln65' <Predicate = (trunc_ln63 == 1)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%layer1_weight_tile_addr = getelementptr i9 %layer1_weight_tile, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 50 'getelementptr' 'layer1_weight_tile_addr' <Predicate = (trunc_ln63 == 0)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.15ns)   --->   "%store_ln65 = store i9 %layer1_weights_load, i2 %layer1_weight_tile_addr" [nn.cpp:65]   --->   Operation 51 'store' 'store_ln65' <Predicate = (trunc_ln63 == 0)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 4> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 52 'br' 'br_ln65' <Predicate = (trunc_ln63 == 0)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%layer1_weight_tile_3_addr = getelementptr i9 %layer1_weight_tile_3, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 53 'getelementptr' 'layer1_weight_tile_3_addr' <Predicate = (trunc_ln63 == 3)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.15ns)   --->   "%store_ln65 = store i9 %layer1_weights_load, i2 %layer1_weight_tile_3_addr" [nn.cpp:65]   --->   Operation 54 'store' 'store_ln65' <Predicate = (trunc_ln63 == 3)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 4> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 55 'br' 'br_ln65' <Predicate = (trunc_ln63 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer1_weight_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                         (alloca           ) [ 01100]
i                         (alloca           ) [ 01100]
indvar_flatten            (alloca           ) [ 01100]
trunc_ln_read             (read             ) [ 00100]
store_ln0                 (store            ) [ 00000]
store_ln0                 (store            ) [ 00000]
store_ln0                 (store            ) [ 00000]
br_ln0                    (br               ) [ 00000]
indvar_flatten_load       (load             ) [ 00000]
icmp_ln62                 (icmp             ) [ 01110]
speclooptripcount_ln0     (speclooptripcount) [ 00000]
add_ln62_2                (add              ) [ 00000]
br_ln62                   (br               ) [ 00000]
j_load                    (load             ) [ 00000]
i_load                    (load             ) [ 00000]
add_ln62                  (add              ) [ 00000]
icmp_ln63                 (icmp             ) [ 00000]
select_ln62               (select           ) [ 01010]
select_ln62_1             (select           ) [ 01111]
trunc_ln62                (trunc            ) [ 00000]
add_ln62_1                (add              ) [ 01010]
trunc_ln63                (trunc            ) [ 01111]
switch_ln65               (switch           ) [ 00000]
add_ln63                  (add              ) [ 00000]
store_ln63                (store            ) [ 00000]
store_ln63                (store            ) [ 00000]
store_ln63                (store            ) [ 00000]
br_ln63                   (br               ) [ 00000]
tmp_3                     (bitconcatenate   ) [ 00000]
zext_ln65                 (zext             ) [ 00000]
add_ln65                  (add              ) [ 00000]
zext_ln65_1               (zext             ) [ 00000]
layer1_weights_addr       (getelementptr    ) [ 00101]
specloopname_ln0          (specloopname     ) [ 00000]
specpipeline_ln64         (specpipeline     ) [ 00000]
specloopname_ln63         (specloopname     ) [ 00000]
layer1_weights_load       (load             ) [ 00000]
layer1_weight_tile_2_addr (getelementptr    ) [ 00000]
store_ln65                (store            ) [ 00000]
br_ln65                   (br               ) [ 00000]
layer1_weight_tile_1_addr (getelementptr    ) [ 00000]
store_ln65                (store            ) [ 00000]
br_ln65                   (br               ) [ 00000]
layer1_weight_tile_addr   (getelementptr    ) [ 00000]
store_ln65                (store            ) [ 00000]
br_ln65                   (br               ) [ 00000]
layer1_weight_tile_3_addr (getelementptr    ) [ 00000]
store_ln65                (store            ) [ 00000]
br_ln65                   (br               ) [ 00000]
ret_ln0                   (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer1_weight_tile">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer1_weight_tile_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer1_weight_tile_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer1_weight_tile_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer1_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_62_2_VITIS_LOOP_63_3_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="j_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="trunc_ln_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="0"/>
<pin id="72" dir="0" index="1" bw="3" slack="0"/>
<pin id="73" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="layer1_weights_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="9" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="5" slack="0"/>
<pin id="80" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weights_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="5" slack="0"/>
<pin id="85" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weights_load/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="layer1_weight_tile_2_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="9" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="64" slack="2"/>
<pin id="93" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_2_addr/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln65_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="0"/>
<pin id="98" dir="0" index="1" bw="9" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="layer1_weight_tile_1_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="9" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="64" slack="2"/>
<pin id="107" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_1_addr/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln65_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="0"/>
<pin id="112" dir="0" index="1" bw="9" slack="0"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="layer1_weight_tile_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="9" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="64" slack="2"/>
<pin id="121" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_addr/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln65_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="0"/>
<pin id="126" dir="0" index="1" bw="9" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="layer1_weight_tile_3_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="64" slack="2"/>
<pin id="135" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_3_addr/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln65_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="9" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="5" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln0_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln0_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="indvar_flatten_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="1"/>
<pin id="162" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln62_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="0" index="1" bw="5" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln62_2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_2/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="j_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="1"/>
<pin id="177" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="i_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="1"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln62_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln63_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln62_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="3" slack="0"/>
<pin id="197" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="select_ln62_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="0"/>
<pin id="204" dir="0" index="2" bw="64" slack="0"/>
<pin id="205" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62_1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln62_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln62_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="0"/>
<pin id="215" dir="0" index="1" bw="3" slack="1"/>
<pin id="216" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln63_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln63_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln63_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="0" index="1" bw="5" slack="1"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln63_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="1"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln63_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="1"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="0" index="1" bw="3" slack="1"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln65_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="1"/>
<pin id="252" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln65_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="3" slack="0"/>
<pin id="256" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln65_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_1/3 "/>
</bind>
</comp>

<comp id="264" class="1005" name="j_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="0"/>
<pin id="266" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="271" class="1005" name="i_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="278" class="1005" name="indvar_flatten_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="285" class="1005" name="trunc_ln_read_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="1"/>
<pin id="287" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="290" class="1005" name="icmp_ln62_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln62 "/>
</bind>
</comp>

<comp id="294" class="1005" name="select_ln62_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="1"/>
<pin id="296" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln62 "/>
</bind>
</comp>

<comp id="299" class="1005" name="select_ln62_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="2"/>
<pin id="301" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="select_ln62_1 "/>
</bind>
</comp>

<comp id="307" class="1005" name="add_ln62_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="1"/>
<pin id="309" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62_1 "/>
</bind>
</comp>

<comp id="312" class="1005" name="trunc_ln63_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="2"/>
<pin id="314" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln63 "/>
</bind>
</comp>

<comp id="316" class="1005" name="layer1_weights_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="1"/>
<pin id="318" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weights_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="83" pin="3"/><net_sink comp="96" pin=1"/></net>

<net id="102"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="83" pin="3"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="83" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="83" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="167"><net_src comp="160" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="160" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="175" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="175" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="206"><net_src comp="187" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="181" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="178" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="193" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="193" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="40" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="169" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="201" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="222" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="257"><net_src comp="243" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="267"><net_src comp="58" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="270"><net_src comp="264" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="274"><net_src comp="62" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="281"><net_src comp="66" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="288"><net_src comp="70" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="293"><net_src comp="163" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="193" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="302"><net_src comp="201" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="310"><net_src comp="213" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="315"><net_src comp="218" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="76" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="83" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer1_weight_tile | {4 }
	Port: layer1_weight_tile_3 | {4 }
	Port: layer1_weight_tile_2 | {4 }
	Port: layer1_weight_tile_1 | {4 }
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3 : trunc_ln | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3 : layer1_weights | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln62 : 1
		add_ln62_2 : 1
		br_ln62 : 2
		add_ln62 : 1
		icmp_ln63 : 1
		select_ln62 : 2
		select_ln62_1 : 2
		trunc_ln62 : 3
		add_ln62_1 : 4
		trunc_ln63 : 3
		switch_ln65 : 4
		add_ln63 : 3
		store_ln63 : 2
		store_ln63 : 3
		store_ln63 : 4
	State 3
		add_ln65 : 1
		zext_ln65_1 : 2
		layer1_weights_addr : 3
		layer1_weights_load : 4
	State 4
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln62_2_fu_169    |    0    |    13   |
|          |      add_ln62_fu_181     |    0    |    71   |
|    add   |     add_ln62_1_fu_213    |    0    |    11   |
|          |      add_ln63_fu_222     |    0    |    11   |
|          |      add_ln65_fu_253     |    0    |    13   |
|----------|--------------------------|---------|---------|
|  select  |    select_ln62_fu_193    |    0    |    3    |
|          |   select_ln62_1_fu_201   |    0    |    64   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln62_fu_163     |    0    |    13   |
|          |     icmp_ln63_fu_187     |    0    |    11   |
|----------|--------------------------|---------|---------|
|   read   | trunc_ln_read_read_fu_70 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |     trunc_ln62_fu_209    |    0    |    0    |
|          |     trunc_ln63_fu_218    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       tmp_3_fu_243       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln65_fu_250     |    0    |    0    |
|          |    zext_ln65_1_fu_259    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   210   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln62_1_reg_307    |    3   |
|         i_reg_271         |   64   |
|     icmp_ln62_reg_290     |    1   |
|   indvar_flatten_reg_278  |    5   |
|         j_reg_264         |    3   |
|layer1_weights_addr_reg_316|    5   |
|   select_ln62_1_reg_299   |   64   |
|    select_ln62_reg_294    |    3   |
|     trunc_ln63_reg_312    |    2   |
|   trunc_ln_read_reg_285   |    3   |
+---------------------------+--------+
|           Total           |   153  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_83 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||   1.61  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   210  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   153  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   153  |   219  |
+-----------+--------+--------+--------+
