Notice 0: Reading LEF file:  /openLANE_flow/designs/test_2/runs/19-05_21-25/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/test_2/runs/19-05_21-25/tmp/merged.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/test_2/runs/19-05_21-25/results/routing/test_2.def
Notice 0: Design: test_2
Notice 0:     Created 18 pins.
Notice 0:     Created 114 components and 480 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 20 nets and 38 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/test_2/runs/19-05_21-25/results/routing/test_2.def
Top-level design name: test_2
Default power net:  VPWR
Default ground net: VGND
Found a total of 1 power ports.
Found a total of 1 ground ports.
Modified power connections of 114 cells (Remaining: 0 ).
