{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601735660188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601735660205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 03 10:34:20 2020 " "Processing started: Sat Oct 03 10:34:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601735660205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601735660205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment4 -c experiment4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment4 -c experiment4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601735660205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601735660720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab3-group03-tuesday/exercise/rtl/ps2_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab3-group03-tuesday/exercise/rtl/ps2_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_controller " "Found entity 1: PS2_controller" {  } { { "../rtl/PS2_controller.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/PS2_controller.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601735669424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601735669424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab3-group03-tuesday/exercise/rtl/char_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab3-group03-tuesday/exercise/rtl/char_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "../rtl/char_rom.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/char_rom.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601735669426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601735669426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab3-group03-tuesday/exercise/rtl/char_gen_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab3-group03-tuesday/exercise/rtl/char_gen_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_gen_rom " "Found entity 1: char_gen_rom" {  } { { "../rtl/char_gen_rom.v" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/char_gen_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601735669429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601735669429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab3-group03-tuesday/exercise/rtl/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab3-group03-tuesday/exercise/rtl/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "../rtl/VGA_controller.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/VGA_controller.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601735669434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601735669434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab3-group03-tuesday/exercise/rtl/experiment4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab3-group03-tuesday/exercise/rtl/experiment4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 experiment4 " "Found entity 1: experiment4" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601735669439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601735669439 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment4 " "Elaborating entity \"experiment4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601735669479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_controller PS2_controller:ps2_unit " "Elaborating entity \"PS2_controller\" for hierarchy \"PS2_controller:ps2_unit\"" {  } { { "../rtl/experiment4.sv" "ps2_unit" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601735670524 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PS2_parity PS2_controller.sv(37) " "Verilog HDL or VHDL warning at PS2_controller.sv(37): object \"PS2_parity\" assigned a value but never read" {  } { { "../rtl/PS2_controller.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/PS2_controller.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601735670525 "|experiment4|PS2_controller:ps2_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:VGA_unit " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:VGA_unit\"" {  } { { "../rtl/experiment4.sv" "VGA_unit" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601735670538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:char_rom_unit " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:char_rom_unit\"" {  } { { "../rtl/experiment4.sv" "char_rom_unit" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601735670554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_gen_rom char_rom:char_rom_unit\|char_gen_rom:char_gen_rom_inst " "Elaborating entity \"char_gen_rom\" for hierarchy \"char_rom:char_rom_unit\|char_gen_rom:char_gen_rom_inst\"" {  } { { "../rtl/char_rom.sv" "char_gen_rom_inst" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/char_rom.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601735670564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:char_rom_unit\|char_gen_rom:char_gen_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:char_rom_unit\|char_gen_rom:char_gen_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/char_gen_rom.v" "altsyncram_component" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/char_gen_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601735670917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:char_rom_unit\|char_gen_rom:char_gen_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:char_rom_unit\|char_gen_rom:char_gen_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/char_gen_rom.v" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/char_gen_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601735670935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:char_rom_unit\|char_gen_rom:char_gen_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:char_rom_unit\|char_gen_rom:char_gen_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601735670936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601735670936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601735670936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rtl/tcgrom.mif " "Parameter \"init_file\" = \"../rtl/tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601735670936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601735670936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601735670936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601735670936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601735670936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601735670936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601735670936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601735670936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601735670936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601735670936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601735670936 ""}  } { { "../rtl/char_gen_rom.v" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/char_gen_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601735670936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9fa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9fa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9fa1 " "Found entity 1: altsyncram_9fa1" {  } { { "db/altsyncram_9fa1.tdf" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/syn/db/altsyncram_9fa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601735670997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601735670997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9fa1 char_rom:char_rom_unit\|char_gen_rom:char_gen_rom_inst\|altsyncram:altsyncram_component\|altsyncram_9fa1:auto_generated " "Elaborating entity \"altsyncram_9fa1\" for hierarchy \"char_rom:char_rom_unit\|char_gen_rom:char_gen_rom_inst\|altsyncram:altsyncram_component\|altsyncram_9fa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601735670998 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_O GND " "Pin \"VGA_SYNC_O\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601735675292 "|experiment4|VGA_SYNC_O"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1601735675292 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1601735675418 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1601735678056 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601735678449 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601735678449 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[0\] " "No output dependent on input pin \"SWITCH_I\[0\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601735679019 "|experiment4|SWITCH_I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[1\] " "No output dependent on input pin \"SWITCH_I\[1\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601735679019 "|experiment4|SWITCH_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[2\] " "No output dependent on input pin \"SWITCH_I\[2\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601735679019 "|experiment4|SWITCH_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[3\] " "No output dependent on input pin \"SWITCH_I\[3\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601735679019 "|experiment4|SWITCH_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[4\] " "No output dependent on input pin \"SWITCH_I\[4\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601735679019 "|experiment4|SWITCH_I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[5\] " "No output dependent on input pin \"SWITCH_I\[5\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601735679019 "|experiment4|SWITCH_I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[6\] " "No output dependent on input pin \"SWITCH_I\[6\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601735679019 "|experiment4|SWITCH_I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[7\] " "No output dependent on input pin \"SWITCH_I\[7\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601735679019 "|experiment4|SWITCH_I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[8\] " "No output dependent on input pin \"SWITCH_I\[8\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601735679019 "|experiment4|SWITCH_I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[9\] " "No output dependent on input pin \"SWITCH_I\[9\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601735679019 "|experiment4|SWITCH_I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[10\] " "No output dependent on input pin \"SWITCH_I\[10\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601735679019 "|experiment4|SWITCH_I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[11\] " "No output dependent on input pin \"SWITCH_I\[11\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601735679019 "|experiment4|SWITCH_I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[12\] " "No output dependent on input pin \"SWITCH_I\[12\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601735679019 "|experiment4|SWITCH_I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[13\] " "No output dependent on input pin \"SWITCH_I\[13\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601735679019 "|experiment4|SWITCH_I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[14\] " "No output dependent on input pin \"SWITCH_I\[14\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601735679019 "|experiment4|SWITCH_I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[15\] " "No output dependent on input pin \"SWITCH_I\[15\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601735679019 "|experiment4|SWITCH_I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/exercise/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601735679019 "|experiment4|SWITCH_I[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1601735679019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1603 " "Implemented 1603 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601735679020 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601735679020 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1545 " "Implemented 1545 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601735679020 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1601735679020 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601735679020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601735679048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 03 10:34:39 2020 " "Processing ended: Sat Oct 03 10:34:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601735679048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601735679048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601735679048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601735679048 ""}
