

================================================================
== Vitis HLS Report for 'find_region'
================================================================
* Date:           Wed Sep 21 16:40:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  12.329 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        9|        9|  0.180 us|  0.180 us|    8|    8|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.43>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%d_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read" [detector_solid/abs_solid_detector.cpp:34]   --->   Operation 11 'read' 'd_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%n_regions_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_regions" [detector_solid/abs_solid_detector.cpp:34]   --->   Operation 12 'read' 'n_regions_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.55ns)   --->   "%icmp_ln1077 = icmp_slt  i8 %n_regions_read, i8 1"   --->   Operation 13 'icmp' 'icmp_ln1077' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.24ns)   --->   "%br_ln39 = br i1 %icmp_ln1077, void %for.body4, void %UnifiedReturnBlock" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 14 'br' 'br_ln39' <Predicate = true> <Delay = 2.24>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %d_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 15 'bitcast' 'bitcast_ln57' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 16 'partselect' 'tmp' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i32 %bitcast_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 17 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.55ns)   --->   "%icmp_ln57 = icmp_ne  i8 %tmp, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 18 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.44ns)   --->   "%icmp_ln57_1 = icmp_eq  i23 %trunc_ln57, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 19 'icmp' 'icmp_ln57_1' <Predicate = (!icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.97ns)   --->   "%or_ln57 = or i1 %icmp_ln57_1, i1 %icmp_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 20 'or' 'or_ln57' <Predicate = (!icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_olt  i32 %d_read_15, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 21 'fcmp' 'tmp_s' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [2/2] (5.43ns)   --->   "%tmp_23 = fcmp_ogt  i32 %d_read_15, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 22 'fcmp' 'tmp_23' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.43>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%d_read_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_23" [detector_solid/abs_solid_detector.cpp:34]   --->   Operation 23 'read' 'd_read_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_olt  i32 %d_read_15, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 24 'fcmp' 'tmp_s' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/2] (5.43ns)   --->   "%tmp_23 = fcmp_ogt  i32 %d_read_15, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 25 'fcmp' 'tmp_23' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln57_1 = bitcast i32 %d_read_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 26 'bitcast' 'bitcast_ln57_1' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 27 'partselect' 'tmp_24' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln57_1 = trunc i32 %bitcast_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 28 'trunc' 'trunc_ln57_1' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.55ns)   --->   "%icmp_ln57_2 = icmp_ne  i8 %tmp_24, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 29 'icmp' 'icmp_ln57_2' <Predicate = (!icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.44ns)   --->   "%icmp_ln57_3 = icmp_eq  i23 %trunc_ln57_1, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 30 'icmp' 'icmp_ln57_3' <Predicate = (!icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.97ns)   --->   "%or_ln57_1 = or i1 %icmp_ln57_3, i1 %icmp_ln57_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 31 'or' 'or_ln57_1' <Predicate = (!icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [2/2] (5.43ns)   --->   "%tmp_25 = fcmp_olt  i32 %d_read_7, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 32 'fcmp' 'tmp_25' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [2/2] (5.43ns)   --->   "%tmp_26 = fcmp_ogt  i32 %d_read_7, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 33 'fcmp' 'tmp_26' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.40>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%d_read_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_24" [detector_solid/abs_solid_detector.cpp:34]   --->   Operation 34 'read' 'd_read_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_13)   --->   "%and_ln57 = and i1 %or_ln57, i1 %tmp_s" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 35 'and' 'and_ln57' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/2] (5.43ns)   --->   "%tmp_25 = fcmp_olt  i32 %d_read_7, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 36 'fcmp' 'tmp_25' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_13)   --->   "%and_ln57_2 = and i1 %or_ln57_1, i1 %tmp_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 37 'and' 'and_ln57_2' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/2] (5.43ns)   --->   "%tmp_26 = fcmp_ogt  i32 %d_read_7, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 38 'fcmp' 'tmp_26' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln57_2 = bitcast i32 %d_read_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 39 'bitcast' 'bitcast_ln57_2' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 40 'partselect' 'tmp_27' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln57_2 = trunc i32 %bitcast_ln57_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 41 'trunc' 'trunc_ln57_2' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.55ns)   --->   "%icmp_ln57_4 = icmp_ne  i8 %tmp_27, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 42 'icmp' 'icmp_ln57_4' <Predicate = (!icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (2.44ns)   --->   "%icmp_ln57_5 = icmp_eq  i23 %trunc_ln57_2, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 43 'icmp' 'icmp_ln57_5' <Predicate = (!icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.97ns)   --->   "%or_ln57_2 = or i1 %icmp_ln57_5, i1 %icmp_ln57_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 44 'or' 'or_ln57_2' <Predicate = (!icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [2/2] (5.43ns)   --->   "%tmp_28 = fcmp_olt  i32 %d_read_6, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 45 'fcmp' 'tmp_28' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [2/2] (5.43ns)   --->   "%tmp_29 = fcmp_ogt  i32 %d_read_6, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 46 'fcmp' 'tmp_29' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_13 = or i1 %and_ln57_2, i1 %and_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 47 'or' 'or_ln57_13' <Predicate = (!icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%d_read_5 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_25" [detector_solid/abs_solid_detector.cpp:34]   --->   Operation 48 'read' 'd_read_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_15)   --->   "%and_ln57_3 = and i1 %or_ln57_1, i1 %tmp_26" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 49 'and' 'and_ln57_3' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/2] (5.43ns)   --->   "%tmp_28 = fcmp_olt  i32 %d_read_6, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 50 'fcmp' 'tmp_28' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_15)   --->   "%and_ln57_4 = and i1 %or_ln57_2, i1 %tmp_28" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 51 'and' 'and_ln57_4' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/2] (5.43ns)   --->   "%tmp_29 = fcmp_ogt  i32 %d_read_6, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 52 'fcmp' 'tmp_29' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln57_3 = bitcast i32 %d_read_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 53 'bitcast' 'bitcast_ln57_3' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_3, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 54 'partselect' 'tmp_30' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln57_3 = trunc i32 %bitcast_ln57_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 55 'trunc' 'trunc_ln57_3' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.55ns)   --->   "%icmp_ln57_6 = icmp_ne  i8 %tmp_30, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 56 'icmp' 'icmp_ln57_6' <Predicate = (!icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (2.44ns)   --->   "%icmp_ln57_7 = icmp_eq  i23 %trunc_ln57_3, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 57 'icmp' 'icmp_ln57_7' <Predicate = (!icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.97ns)   --->   "%or_ln57_3 = or i1 %icmp_ln57_7, i1 %icmp_ln57_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 58 'or' 'or_ln57_3' <Predicate = (!icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [2/2] (5.43ns)   --->   "%tmp_31 = fcmp_olt  i32 %d_read_5, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 59 'fcmp' 'tmp_31' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [2/2] (5.43ns)   --->   "%tmp_32 = fcmp_ogt  i32 %d_read_5, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 60 'fcmp' 'tmp_32' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_15)   --->   "%or_ln57_14 = or i1 %and_ln57_4, i1 %and_ln57_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 61 'or' 'or_ln57_14' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_15 = or i1 %or_ln57_14, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 62 'or' 'or_ln57_15' <Predicate = (!icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.43>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%d_read_4 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_26" [detector_solid/abs_solid_detector.cpp:34]   --->   Operation 63 'read' 'd_read_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (5.43ns)   --->   "%tmp_31 = fcmp_olt  i32 %d_read_5, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 64 'fcmp' 'tmp_31' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/2] (5.43ns)   --->   "%tmp_32 = fcmp_ogt  i32 %d_read_5, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 65 'fcmp' 'tmp_32' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln57_4 = bitcast i32 %d_read_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 66 'bitcast' 'bitcast_ln57_4' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 67 'partselect' 'tmp_33' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln57_4 = trunc i32 %bitcast_ln57_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 68 'trunc' 'trunc_ln57_4' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.55ns)   --->   "%icmp_ln57_8 = icmp_ne  i8 %tmp_33, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 69 'icmp' 'icmp_ln57_8' <Predicate = (!icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (2.44ns)   --->   "%icmp_ln57_9 = icmp_eq  i23 %trunc_ln57_4, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 70 'icmp' 'icmp_ln57_9' <Predicate = (!icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.97ns)   --->   "%or_ln57_4 = or i1 %icmp_ln57_9, i1 %icmp_ln57_8" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 71 'or' 'or_ln57_4' <Predicate = (!icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [2/2] (5.43ns)   --->   "%tmp_34 = fcmp_olt  i32 %d_read_4, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 72 'fcmp' 'tmp_34' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [2/2] (5.43ns)   --->   "%tmp_35 = fcmp_ogt  i32 %d_read_4, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 73 'fcmp' 'tmp_35' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.40>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%d_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_28" [detector_solid/abs_solid_detector.cpp:34]   --->   Operation 74 'read' 'd_read_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_9)   --->   "%and_ln57_7 = and i1 %or_ln57_3, i1 %tmp_32" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 75 'and' 'and_ln57_7' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/2] (5.43ns)   --->   "%tmp_34 = fcmp_olt  i32 %d_read_4, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 76 'fcmp' 'tmp_34' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/2] (5.43ns)   --->   "%tmp_35 = fcmp_ogt  i32 %d_read_4, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 77 'fcmp' 'tmp_35' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_9)   --->   "%and_ln57_9 = and i1 %or_ln57_4, i1 %tmp_35" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 78 'and' 'and_ln57_9' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln57_6 = bitcast i32 %d_read_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 79 'bitcast' 'bitcast_ln57_6' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 80 'partselect' 'tmp_37' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln57_6 = trunc i32 %bitcast_ln57_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 81 'trunc' 'trunc_ln57_6' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (1.55ns)   --->   "%icmp_ln57_12 = icmp_ne  i8 %tmp_37, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 82 'icmp' 'icmp_ln57_12' <Predicate = (!icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (2.44ns)   --->   "%icmp_ln57_13 = icmp_eq  i23 %trunc_ln57_6, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 83 'icmp' 'icmp_ln57_13' <Predicate = (!icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [2/2] (5.43ns)   --->   "%fcmp_ln57 = fcmp_uno  i32 %d_read_2, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 84 'fcmp' 'fcmp_ln57' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [2/2] (5.43ns)   --->   "%fcmp_ln57 = fcmp_oeq  i32 %d_read_2, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 85 'fcmp' 'fcmp_ln57' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_9 = or i1 %and_ln57_7, i1 %and_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 86 'or' 'or_ln57_9' <Predicate = (!icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.40>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%d_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_27" [detector_solid/abs_solid_detector.cpp:34]   --->   Operation 87 'read' 'd_read_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln57_5 = bitcast i32 %d_read_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 88 'bitcast' 'bitcast_ln57_5' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_5, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 89 'partselect' 'tmp_36' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln57_5 = trunc i32 %bitcast_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 90 'trunc' 'trunc_ln57_5' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.55ns)   --->   "%icmp_ln57_10 = icmp_ne  i8 %tmp_36, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 91 'icmp' 'icmp_ln57_10' <Predicate = (!icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (2.44ns)   --->   "%icmp_ln57_11 = icmp_eq  i23 %trunc_ln57_5, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 92 'icmp' 'icmp_ln57_11' <Predicate = (!icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_10)   --->   "%or_ln57_6 = or i1 %icmp_ln57_13, i1 %icmp_ln57_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 93 'or' 'or_ln57_6' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/2] (5.43ns)   --->   "%fcmp_ln57 = fcmp_uno  i32 %d_read_2, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 94 'fcmp' 'fcmp_ln57' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/2] (5.43ns)   --->   "%fcmp_ln57 = fcmp_oeq  i32 %d_read_2, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 95 'fcmp' 'fcmp_ln57' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_10)   --->   "%xor_ln57 = xor i1 %fcmp_ln57, i1 1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 96 'xor' 'xor_ln57' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_10)   --->   "%xor_ln57 = xor i1 %fcmp_ln57, i1 1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 97 'xor' 'xor_ln57' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_10)   --->   "%and_ln57 = and i1 %xor_ln57, i1 %xor_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 98 'and' 'and_ln57' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_10 = and i1 %or_ln57_6, i1 %and_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 99 'and' 'and_ln57_10' <Predicate = (!icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [2/2] (5.43ns)   --->   "%fcmp_ln57 = fcmp_uno  i32 %d_read_3, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 100 'fcmp' 'fcmp_ln57' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [2/2] (5.43ns)   --->   "%fcmp_ln57 = fcmp_oeq  i32 %d_read_3, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 101 'fcmp' 'fcmp_ln57' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.38>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%d_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_29" [detector_solid/abs_solid_detector.cpp:34]   --->   Operation 102 'read' 'd_read_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_12)   --->   "%and_ln57_1 = and i1 %or_ln57, i1 %tmp_23" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 103 'and' 'and_ln57_1' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_12)   --->   "%and_ln57_8 = and i1 %or_ln57_4, i1 %tmp_34" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 104 'and' 'and_ln57_8' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_8)   --->   "%or_ln57_5 = or i1 %icmp_ln57_11, i1 %icmp_ln57_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 105 'or' 'or_ln57_5' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln57_7 = bitcast i32 %d_read_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 106 'bitcast' 'bitcast_ln57_7' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_7, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 107 'partselect' 'tmp_38' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln57_7 = trunc i32 %bitcast_ln57_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 108 'trunc' 'trunc_ln57_7' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (1.55ns)   --->   "%icmp_ln57_14 = icmp_ne  i8 %tmp_38, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 109 'icmp' 'icmp_ln57_14' <Predicate = (!icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (2.44ns)   --->   "%icmp_ln57_15 = icmp_eq  i23 %trunc_ln57_7, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 110 'icmp' 'icmp_ln57_15' <Predicate = (!icmp_ln1077)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/2] (5.43ns)   --->   "%fcmp_ln57 = fcmp_uno  i32 %d_read_3, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 111 'fcmp' 'fcmp_ln57' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/2] (5.43ns)   --->   "%fcmp_ln57 = fcmp_oeq  i32 %d_read_3, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 112 'fcmp' 'fcmp_ln57' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_8)   --->   "%xor_ln57 = xor i1 %fcmp_ln57, i1 1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 113 'xor' 'xor_ln57' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_8)   --->   "%xor_ln57 = xor i1 %fcmp_ln57, i1 1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 114 'xor' 'xor_ln57' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_8)   --->   "%and_ln57 = and i1 %xor_ln57, i1 %xor_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 115 'and' 'and_ln57' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_8)   --->   "%and_ln57_11 = and i1 %or_ln57_5, i1 %and_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 116 'and' 'and_ln57_11' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_8 = or i1 %and_ln57_11, i1 %and_ln57_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 117 'or' 'or_ln57_8' <Predicate = (!icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_12)   --->   "%or_ln57_10 = or i1 %and_ln57_8, i1 %and_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 118 'or' 'or_ln57_10' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_12)   --->   "%or_ln57_11 = or i1 %or_ln57_10, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 119 'or' 'or_ln57_11' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_12 = or i1 %or_ln57_11, i1 %or_ln57_8" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 120 'or' 'or_ln57_12' <Predicate = (!icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [2/2] (5.43ns)   --->   "%fcmp_ln57 = fcmp_uno  i32 %d_read_1, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 121 'fcmp' 'fcmp_ln57' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [2/2] (5.43ns)   --->   "%fcmp_ln57 = fcmp_oeq  i32 %d_read_1, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 122 'fcmp' 'fcmp_ln57' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_18)   --->   "%and_ln57_5 = and i1 %or_ln57_2, i1 %tmp_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 123 'and' 'and_ln57_5' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_18)   --->   "%and_ln57_6 = and i1 %or_ln57_3, i1 %tmp_31" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 124 'and' 'and_ln57_6' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_12)   --->   "%or_ln57_7 = or i1 %icmp_ln57_15, i1 %icmp_ln57_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 125 'or' 'or_ln57_7' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_18)   --->   "%or_ln57_16 = or i1 %and_ln57_6, i1 %and_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 126 'or' 'or_ln57_16' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/2] (5.43ns)   --->   "%fcmp_ln57 = fcmp_uno  i32 %d_read_1, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 127 'fcmp' 'fcmp_ln57' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/2] (5.43ns)   --->   "%fcmp_ln57 = fcmp_oeq  i32 %d_read_1, i32 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 128 'fcmp' 'fcmp_ln57' <Predicate = (!icmp_ln1077)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_12)   --->   "%xor_ln57 = xor i1 %fcmp_ln57, i1 1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 129 'xor' 'xor_ln57' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_12)   --->   "%xor_ln57 = xor i1 %fcmp_ln57, i1 1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 130 'xor' 'xor_ln57' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_12)   --->   "%and_ln57 = and i1 %xor_ln57, i1 %xor_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 131 'and' 'and_ln57' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_12 = and i1 %or_ln57_7, i1 %and_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 132 'and' 'and_ln57_12' <Predicate = (!icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_18)   --->   "%or_ln57_17 = or i1 %and_ln57_12, i1 %or_ln57_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 133 'or' 'or_ln57_17' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_18 = or i1 %or_ln57_17, i1 %or_ln57_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 134 'or' 'or_ln57_18' <Predicate = (!icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.97ns)   --->   "%idx = or i1 %or_ln57_18, i1 %or_ln57_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 135 'or' 'idx' <Predicate = (!icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.99ns)   --->   "%select_ln35 = select i1 %idx, i5 31, i5 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 136 'select' 'select_ln35' <Predicate = (!icmp_ln1077)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %n_regions_read, i32 1, i32 7"   --->   Operation 137 'partselect' 'tmp_39' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (1.48ns)   --->   "%icmp_ln1077_1 = icmp_slt  i7 %tmp_39, i7 1"   --->   Operation 138 'icmp' 'icmp_ln1077_1' <Predicate = (!icmp_ln1077)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (1.55ns)   --->   "%icmp_ln1077_2 = icmp_slt  i8 %n_regions_read, i8 3"   --->   Operation 139 'icmp' 'icmp_ln1077_2' <Predicate = (!icmp_ln1077)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_2)   --->   "%or_ln39_1 = or i1 %icmp_ln1077_1, i1 %icmp_ln1077_2" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 140 'or' 'or_ln39_1' <Predicate = (!icmp_ln1077)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %n_regions_read, i32 2, i32 7"   --->   Operation 141 'partselect' 'tmp_40' <Predicate = (!icmp_ln1077)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (1.42ns)   --->   "%icmp_ln1077_3 = icmp_slt  i6 %tmp_40, i6 1"   --->   Operation 142 'icmp' 'icmp_ln1077_3' <Predicate = (!icmp_ln1077)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln39_2 = or i1 %or_ln39_1, i1 %icmp_ln1077_3" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 143 'or' 'or_ln39_2' <Predicate = (!icmp_ln1077)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (2.24ns)   --->   "%br_ln39 = br i1 %or_ln39_2, void %for.body4.3, void %UnifiedReturnBlock" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 144 'br' 'br_ln39' <Predicate = (!icmp_ln1077)> <Delay = 2.24>
ST_9 : Operation 145 [1/1] (0.99ns)   --->   "%select_ln35_1 = select i1 %idx, i5 31, i5 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 145 'select' 'select_ln35_1' <Predicate = (!icmp_ln1077 & !or_ln39_2)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (1.55ns)   --->   "%icmp_ln1077_4 = icmp_slt  i8 %n_regions_read, i8 5"   --->   Operation 146 'icmp' 'icmp_ln1077_4' <Predicate = (!icmp_ln1077 & !or_ln39_2)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (2.24ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_4, void %for.body4.4, void %UnifiedReturnBlock" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 147 'br' 'br_ln39' <Predicate = (!icmp_ln1077 & !or_ln39_2)> <Delay = 2.24>
ST_9 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%select_ln62 = select i1 %idx, i4 15, i4 7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 148 'select' 'select_ln62' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%or_ln62 = or i1 %or_ln57_18, i1 %or_ln57_12" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 149 'or' 'or_ln62' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (1.02ns) (out node of the LUT)   --->   "%idx_1 = select i1 %or_ln62, i4 %select_ln62, i4 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 150 'select' 'idx_1' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i4 %idx_1" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 151 'sext' 'sext_ln35' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i4 %idx_1" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 152 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (1.55ns)   --->   "%icmp_ln1077_5 = icmp_slt  i8 %n_regions_read, i8 6"   --->   Operation 153 'icmp' 'icmp_ln1077_5' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (2.24ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_5, void %for.body4.5, void %UnifiedReturnBlock" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 154 'br' 'br_ln39' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4)> <Delay = 2.24>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i3 %trunc_ln35" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 155 'zext' 'zext_ln62' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.98ns)   --->   "%idx_2 = select i1 %idx, i4 15, i4 %zext_ln62" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 156 'select' 'idx_2' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i4 %idx_2" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 157 'sext' 'sext_ln35_1' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i4 %idx_2" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 158 'trunc' 'trunc_ln35_1' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (1.55ns)   --->   "%icmp_ln1077_6 = icmp_slt  i8 %n_regions_read, i8 7"   --->   Operation 159 'icmp' 'icmp_ln1077_6' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (2.24ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_6, void %for.body4.6, void %UnifiedReturnBlock" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 160 'br' 'br_ln39' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5)> <Delay = 2.24>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i3 %trunc_ln35_1" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 161 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.98ns)   --->   "%idx_3 = select i1 %idx, i4 15, i4 %zext_ln62_1" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 162 'select' 'idx_3' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln35_2 = sext i4 %idx_3" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 163 'sext' 'sext_ln35_2' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln35_2 = trunc i4 %idx_3" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 164 'trunc' 'trunc_ln35_2' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %n_regions_read, i32 3, i32 7"   --->   Operation 165 'partselect' 'tmp_41' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (1.36ns)   --->   "%icmp_ln1077_7 = icmp_slt  i5 %tmp_41, i5 1"   --->   Operation 166 'icmp' 'icmp_ln1077_7' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (2.24ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_7, void %for.body4.7, void %UnifiedReturnBlock" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 167 'br' 'br_ln39' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6)> <Delay = 2.24>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i3 %trunc_ln35_2" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 168 'zext' 'zext_ln62_2' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.98ns)   --->   "%idx_4 = select i1 %idx, i4 15, i4 %zext_ln62_2" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 169 'select' 'idx_4' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln35_3 = sext i4 %idx_4" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 170 'sext' 'sext_ln35_3' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (1.55ns)   --->   "%icmp_ln1077_8 = icmp_slt  i8 %n_regions_read, i8 9"   --->   Operation 171 'icmp' 'icmp_ln1077_8' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (2.24ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_8, void %for.body4.8, void %UnifiedReturnBlock" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 172 'br' 'br_ln39' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7)> <Delay = 2.24>
ST_9 : Operation 173 [1/1] (1.55ns)   --->   "%icmp_ln1077_9 = icmp_slt  i8 %n_regions_read, i8 10"   --->   Operation 173 'icmp' 'icmp_ln1077_9' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [1/1] (1.55ns)   --->   "%icmp_ln1077_10 = icmp_slt  i8 %n_regions_read, i8 11"   --->   Operation 174 'icmp' 'icmp_ln1077_10' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (1.55ns)   --->   "%icmp_ln1077_11 = icmp_slt  i8 %n_regions_read, i8 12"   --->   Operation 175 'icmp' 'icmp_ln1077_11' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (1.55ns)   --->   "%icmp_ln1077_12 = icmp_slt  i8 %n_regions_read, i8 13"   --->   Operation 176 'icmp' 'icmp_ln1077_12' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (1.55ns)   --->   "%icmp_ln1077_13 = icmp_slt  i8 %n_regions_read, i8 14"   --->   Operation 177 'icmp' 'icmp_ln1077_13' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11 & !icmp_ln1077_12)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (1.55ns)   --->   "%icmp_ln1077_14 = icmp_slt  i8 %n_regions_read, i8 15"   --->   Operation 178 'icmp' 'icmp_ln1077_14' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11 & !icmp_ln1077_12 & !icmp_ln1077_13)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %n_regions_read, i32 4, i32 7"   --->   Operation 179 'partselect' 'tmp_42' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11 & !icmp_ln1077_12 & !icmp_ln1077_13 & !icmp_ln1077_14)> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (1.30ns)   --->   "%icmp_ln1077_15 = icmp_slt  i4 %tmp_42, i4 1"   --->   Operation 180 'icmp' 'icmp_ln1077_15' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11 & !icmp_ln1077_12 & !icmp_ln1077_13 & !icmp_ln1077_14)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 9.41>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln62_3 = zext i4 %idx_4" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 181 'zext' 'zext_ln62_3' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !idx)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (1.02ns)   --->   "%idx_5 = select i1 %idx, i5 %sext_ln35_3, i5 %zext_ln62_3" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 182 'select' 'idx_5' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln35_3 = trunc i5 %idx_5" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 183 'trunc' 'trunc_ln35_3' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !idx)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (2.24ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_9, void %for.body4.9, void %UnifiedReturnBlock" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 184 'br' 'br_ln39' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8)> <Delay = 2.24>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln62_4 = zext i4 %trunc_ln35_3" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 185 'zext' 'zext_ln62_4' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !idx)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (1.02ns)   --->   "%idx_6 = select i1 %idx, i5 %sext_ln35_3, i5 %zext_ln62_4" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 186 'select' 'idx_6' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln35_4 = trunc i5 %idx_6" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 187 'trunc' 'trunc_ln35_4' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !idx)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (2.24ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_10, void %for.body4.10, void %UnifiedReturnBlock" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 188 'br' 'br_ln39' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9)> <Delay = 2.24>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln62_5 = zext i4 %trunc_ln35_4" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 189 'zext' 'zext_ln62_5' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !idx)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (1.02ns)   --->   "%idx_7 = select i1 %idx, i5 %sext_ln35_3, i5 %zext_ln62_5" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 190 'select' 'idx_7' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln35_5 = trunc i5 %idx_7" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 191 'trunc' 'trunc_ln35_5' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !idx)> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (2.24ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_11, void %for.body4.11, void %UnifiedReturnBlock" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 192 'br' 'br_ln39' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10)> <Delay = 2.24>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln62_6 = zext i4 %trunc_ln35_5" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 193 'zext' 'zext_ln62_6' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11 & !idx)> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (1.02ns)   --->   "%idx_8 = select i1 %idx, i5 %sext_ln35_3, i5 %zext_ln62_6" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 194 'select' 'idx_8' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln35_6 = trunc i5 %idx_8" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 195 'trunc' 'trunc_ln35_6' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11 & !idx)> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (2.24ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_12, void %for.body4.12, void %UnifiedReturnBlock" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 196 'br' 'br_ln39' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11)> <Delay = 2.24>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln62_7 = zext i4 %trunc_ln35_6" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 197 'zext' 'zext_ln62_7' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11 & !icmp_ln1077_12 & !idx)> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (1.02ns)   --->   "%idx_9 = select i1 %idx, i5 %sext_ln35_3, i5 %zext_ln62_7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 198 'select' 'idx_9' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11 & !icmp_ln1077_12)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln35_7 = trunc i5 %idx_9" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 199 'trunc' 'trunc_ln35_7' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11 & !icmp_ln1077_12 & !idx)> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (2.24ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_13, void %for.body4.13, void %UnifiedReturnBlock" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 200 'br' 'br_ln39' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11 & !icmp_ln1077_12)> <Delay = 2.24>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln62_8 = zext i4 %trunc_ln35_7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 201 'zext' 'zext_ln62_8' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11 & !icmp_ln1077_12 & !icmp_ln1077_13 & !idx)> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (1.02ns)   --->   "%idx_10 = select i1 %idx, i5 %sext_ln35_3, i5 %zext_ln62_8" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 202 'select' 'idx_10' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11 & !icmp_ln1077_12 & !icmp_ln1077_13)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln35_8 = trunc i5 %idx_10" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 203 'trunc' 'trunc_ln35_8' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11 & !icmp_ln1077_12 & !icmp_ln1077_13 & !idx)> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (2.24ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_14, void %for.body4.14, void %UnifiedReturnBlock" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 204 'br' 'br_ln39' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11 & !icmp_ln1077_12 & !icmp_ln1077_13)> <Delay = 2.24>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln62_9 = zext i4 %trunc_ln35_8" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 205 'zext' 'zext_ln62_9' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11 & !icmp_ln1077_12 & !icmp_ln1077_13 & !icmp_ln1077_14 & !idx)> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (1.02ns)   --->   "%idx_11 = select i1 %idx, i5 %sext_ln35_3, i5 %zext_ln62_9" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 206 'select' 'idx_11' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11 & !icmp_ln1077_12 & !icmp_ln1077_13 & !icmp_ln1077_14)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln35_9 = trunc i5 %idx_11" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 207 'trunc' 'trunc_ln35_9' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11 & !icmp_ln1077_12 & !icmp_ln1077_13 & !icmp_ln1077_14)> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.97ns)   --->   "%or_ln39 = or i1 %icmp_ln1077_15, i1 %idx" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 208 'or' 'or_ln39' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11 & !icmp_ln1077_12 & !icmp_ln1077_13 & !icmp_ln1077_14)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [1/1] (2.24ns)   --->   "%br_ln39 = br i1 %or_ln39, void %land.lhs.true.15, void %UnifiedReturnBlock" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 209 'br' 'br_ln39' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11 & !icmp_ln1077_12 & !icmp_ln1077_13 & !icmp_ln1077_14)> <Delay = 2.24>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln62_10 = zext i4 %trunc_ln35_9" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 210 'zext' 'zext_ln62_10' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11 & !icmp_ln1077_12 & !icmp_ln1077_13 & !icmp_ln1077_14 & !or_ln39)> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (2.24ns)   --->   "%br_ln62 = br void %UnifiedReturnBlock" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 211 'br' 'br_ln62' <Predicate = (!icmp_ln1077 & !or_ln39_2 & !icmp_ln1077_4 & !icmp_ln1077_5 & !icmp_ln1077_6 & !icmp_ln1077_7 & !icmp_ln1077_8 & !icmp_ln1077_9 & !icmp_ln1077_10 & !icmp_ln1077_11 & !icmp_ln1077_12 & !icmp_ln1077_13 & !icmp_ln1077_14 & !or_ln39)> <Delay = 2.24>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i5 %zext_ln62_10, void %land.lhs.true.15, i5 31, void %entry, i5 %select_ln35, void %for.body4, i5 %select_ln35_1, void %for.body4.3, i5 %sext_ln35, void %for.body4.4, i5 %sext_ln35_1, void %for.body4.5, i5 %sext_ln35_2, void %for.body4.6, i5 %sext_ln35_3, void %for.body4.7, i5 %idx_5, void %for.body4.8, i5 %idx_6, void %for.body4.9, i5 %idx_7, void %for.body4.10, i5 %idx_8, void %for.body4.11, i5 %idx_9, void %for.body4.12, i5 %idx_10, void %for.body4.13, i5 %idx_11, void %for.body4.14"   --->   Operation 212 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%ret_ln62 = ret i5 %UnifiedRetVal" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 213 'ret' 'ret_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 5.43ns
The critical path consists of the following:
	wire read operation ('d', detector_solid/abs_solid_detector.cpp:34) on port 'd_read' (detector_solid/abs_solid_detector.cpp:34) [17]  (0 ns)
	'fcmp' operation ('tmp_s', detector_solid/abs_solid_detector.cpp:57) [28]  (5.43 ns)

 <State 2>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', detector_solid/abs_solid_detector.cpp:57) [28]  (5.43 ns)

 <State 3>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_25', detector_solid/abs_solid_detector.cpp:57) [38]  (5.43 ns)
	'and' operation ('and_ln57_2', detector_solid/abs_solid_detector.cpp:57) [39]  (0 ns)
	'or' operation ('or_ln57_13', detector_solid/abs_solid_detector.cpp:57) [107]  (0.978 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_28', detector_solid/abs_solid_detector.cpp:57) [48]  (5.43 ns)
	'and' operation ('and_ln57_4', detector_solid/abs_solid_detector.cpp:57) [49]  (0 ns)
	'or' operation ('or_ln57_14', detector_solid/abs_solid_detector.cpp:57) [108]  (0 ns)
	'or' operation ('or_ln57_15', detector_solid/abs_solid_detector.cpp:57) [109]  (0.978 ns)

 <State 5>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_31', detector_solid/abs_solid_detector.cpp:57) [58]  (5.43 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_35', detector_solid/abs_solid_detector.cpp:57) [70]  (5.43 ns)
	'and' operation ('and_ln57_9', detector_solid/abs_solid_detector.cpp:57) [71]  (0 ns)
	'or' operation ('or_ln57_9', detector_solid/abs_solid_detector.cpp:57) [103]  (0.978 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('fcmp_ln57', detector_solid/abs_solid_detector.cpp:57) [90]  (5.43 ns)
	'xor' operation ('xor_ln57', detector_solid/abs_solid_detector.cpp:57) [92]  (0 ns)
	'and' operation ('and_ln57', detector_solid/abs_solid_detector.cpp:57) [94]  (0 ns)
	'and' operation ('and_ln57_10', detector_solid/abs_solid_detector.cpp:57) [95]  (0.978 ns)

 <State 8>: 7.39ns
The critical path consists of the following:
	'fcmp' operation ('fcmp_ln57', detector_solid/abs_solid_detector.cpp:57) [96]  (5.43 ns)
	'xor' operation ('xor_ln57', detector_solid/abs_solid_detector.cpp:57) [98]  (0 ns)
	'and' operation ('and_ln57', detector_solid/abs_solid_detector.cpp:57) [100]  (0 ns)
	'and' operation ('and_ln57_11', detector_solid/abs_solid_detector.cpp:57) [101]  (0 ns)
	'or' operation ('or_ln57_8', detector_solid/abs_solid_detector.cpp:57) [102]  (0.978 ns)
	'or' operation ('or_ln57_12', detector_solid/abs_solid_detector.cpp:57) [106]  (0.978 ns)

 <State 9>: 12.3ns
The critical path consists of the following:
	'fcmp' operation ('fcmp_ln57', detector_solid/abs_solid_detector.cpp:57) [111]  (5.43 ns)
	'xor' operation ('xor_ln57', detector_solid/abs_solid_detector.cpp:57) [113]  (0 ns)
	'and' operation ('and_ln57', detector_solid/abs_solid_detector.cpp:57) [115]  (0 ns)
	'and' operation ('and_ln57_12', detector_solid/abs_solid_detector.cpp:57) [116]  (0.978 ns)
	'or' operation ('or_ln57_17', detector_solid/abs_solid_detector.cpp:57) [117]  (0 ns)
	'or' operation ('or_ln57_18', detector_solid/abs_solid_detector.cpp:57) [118]  (0.978 ns)
	'or' operation ('idx', detector_solid/abs_solid_detector.cpp:57) [119]  (0.978 ns)
	'select' operation ('select_ln62', detector_solid/abs_solid_detector.cpp:62) [134]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:62) [136]  (1.02 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:62) [143]  (0.98 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:62) [150]  (0.98 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:62) [158]  (0.98 ns)

 <State 10>: 9.41ns
The critical path consists of the following:
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:62) [164]  (1.02 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:62) [170]  (1.02 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:62) [176]  (1.02 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:62) [182]  (1.02 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:62) [188]  (1.02 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:62) [194]  (1.02 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:62) [200]  (1.02 ns)
	multiplexor before 'phi' operation ('idx') with incoming values : ('select_ln35', detector_solid/abs_solid_detector.cpp:35) ('select_ln35_1', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35_1', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35_2', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35_3', detector_solid/abs_solid_detector.cpp:35) ('idx', detector_solid/abs_solid_detector.cpp:62) ('zext_ln62_10', detector_solid/abs_solid_detector.cpp:62) [210]  (2.24 ns)
	'phi' operation ('idx') with incoming values : ('select_ln35', detector_solid/abs_solid_detector.cpp:35) ('select_ln35_1', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35_1', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35_2', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35_3', detector_solid/abs_solid_detector.cpp:35) ('idx', detector_solid/abs_solid_detector.cpp:62) ('zext_ln62_10', detector_solid/abs_solid_detector.cpp:62) [210]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
