Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May  5 00:25:43 2020
| Host         : DESKTOP-1UQ86B2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 997 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.034        0.000                      0                 2474        0.043        0.000                      0                 2474        3.000        0.000                       0                   966  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
CLK100MHZ              {0.000 5.000}      10.000          100.000         
  CLK25MHZ_CLK25MHz    {0.000 20.000}     40.000          25.000          
  clkfbout_CLK25MHz    {0.000 5.000}      10.000          100.000         
sys_clk_pin            {0.000 5.000}      10.000          100.000         
  CLK25MHZ_CLK25MHz_1  {0.000 20.000}     40.000          25.000          
  clkfbout_CLK25MHz_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                3.000        0.000                       0                     1  
  CLK25MHZ_CLK25MHz         18.034        0.000                      0                 2474        0.140        0.000                      0                 2474       19.020        0.000                       0                   962  
  clkfbout_CLK25MHz                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              3.000        0.000                       0                     1  
  CLK25MHZ_CLK25MHz_1       18.037        0.000                      0                 2474        0.140        0.000                      0                 2474       19.020        0.000                       0                   962  
  clkfbout_CLK25MHz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK25MHZ_CLK25MHz_1  CLK25MHZ_CLK25MHz         18.034        0.000                      0                 2474        0.043        0.000                      0                 2474  
CLK25MHZ_CLK25MHz    CLK25MHZ_CLK25MHz_1       18.034        0.000                      0                 2474        0.043        0.000                      0                 2474  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK25MHZ_CLK25MHz
  To Clock:  CLK25MHZ_CLK25MHz

Setup :            0  Failing Endpoints,  Worst Slack       18.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.034ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz rise@40.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        21.806ns  (logic 11.986ns (54.967%)  route 9.820ns (45.033%))
  Logic Levels:           27  (CARRY4=18 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.632 r  genblk3[5].sin0/xs_reg[5][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.632    genblk3[5].sin0/xs_reg[5][7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.966 r  genblk3[5].sin0/xs_reg[5][10]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.966    genblk3[5].sin0_n_1
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][9]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X68Y101        FDRE (Setup_fdre_C_D)        0.062    39.000    xs_reg[5][9]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                         -20.966    
  -------------------------------------------------------------------
                         slack                                 18.034    

Slack (MET) :             18.129ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz rise@40.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        21.711ns  (logic 11.891ns (54.770%)  route 9.820ns (45.230%))
  Logic Levels:           27  (CARRY4=18 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.632 r  genblk3[5].sin0/xs_reg[5][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.632    genblk3[5].sin0/xs_reg[5][7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.871 r  genblk3[5].sin0/xs_reg[5][10]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.871    genblk3[5].sin0_n_0
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][10]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X68Y101        FDRE (Setup_fdre_C_D)        0.062    39.000    xs_reg[5][10]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                         -20.871    
  -------------------------------------------------------------------
                         slack                                 18.129    

Slack (MET) :             18.145ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz rise@40.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        21.695ns  (logic 11.875ns (54.737%)  route 9.820ns (45.263%))
  Logic Levels:           27  (CARRY4=18 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.632 r  genblk3[5].sin0/xs_reg[5][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.632    genblk3[5].sin0/xs_reg[5][7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.855 r  genblk3[5].sin0/xs_reg[5][10]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.855    genblk3[5].sin0_n_2
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][8]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X68Y101        FDRE (Setup_fdre_C_D)        0.062    39.000    xs_reg[5][8]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                         -20.855    
  -------------------------------------------------------------------
                         slack                                 18.145    

Slack (MET) :             18.262ns  (required time - arrival time)
  Source:                 p_0_out__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[4][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz rise@40.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        21.576ns  (logic 11.628ns (53.894%)  route 9.948ns (46.106%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.723    -0.817    CLK25MHZ
    DSP48_X0Y28          DSP48E1                                      r  p_0_out__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.192 r  p_0_out__12/P[1]
                         net (fo=16, routed)          2.342     5.534    p_0_out__12_n_104
    SLICE_X7Y66          LUT2 (Prop_lut2_I0_O)        0.124     5.658 r  xs[4][3]_i_229/O
                         net (fo=1, routed)           0.000     5.658    xs[4][3]_i_229_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.190 r  xs_reg[4][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.190    xs_reg[4][3]_i_187_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.304 r  xs_reg[4][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.304    xs_reg[4][3]_i_186_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.418 r  xs_reg[4][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.418    xs_reg[4][3]_i_204_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.532 r  xs_reg[4][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     6.532    xs_reg[4][3]_i_164_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.646 r  xs_reg[4][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     6.646    xs_reg[4][3]_i_130_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.959 r  xs_reg[4][7]_i_54/O[3]
                         net (fo=2, routed)           0.862     7.821    xs_reg[4][7]_i_54_n_4
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.335     8.156 r  xs[4][7]_i_42/O
                         net (fo=2, routed)           0.822     8.979    xs[4][7]_i_42_n_0
    SLICE_X6Y71          LUT4 (Prop_lut4_I3_O)        0.331     9.310 r  xs[4][7]_i_46/O
                         net (fo=1, routed)           0.000     9.310    xs[4][7]_i_46_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.686 r  xs_reg[4][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.686    xs_reg[4][7]_i_36_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.905 r  xs_reg[4][10]_i_150/O[0]
                         net (fo=2, routed)           1.105    11.010    xs_reg[4][10]_i_150_n_7
    SLICE_X4Y72          LUT3 (Prop_lut3_I2_O)        0.325    11.335 r  xs[4][7]_i_27/O
                         net (fo=2, routed)           0.648    11.984    xs[4][7]_i_27_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.327    12.311 r  xs[4][7]_i_31/O
                         net (fo=1, routed)           0.000    12.311    xs[4][7]_i_31_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.712 r  xs_reg[4][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.712    xs_reg[4][7]_i_26_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.935 r  xs_reg[4][10]_i_52/O[0]
                         net (fo=11, routed)          1.397    14.332    xs_reg[4][10]_i_52_n_7
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.299    14.631 r  xs[4][3]_i_216/O
                         net (fo=1, routed)           0.000    14.631    xs[4][3]_i_216_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.181 r  xs_reg[4][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000    15.181    xs_reg[4][3]_i_169_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  xs_reg[4][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.295    xs_reg[4][3]_i_131_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.409 r  xs_reg[4][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.409    xs_reg[4][3]_i_93_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.523 r  xs_reg[4][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.523    xs_reg[4][3]_i_56_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.637 r  xs_reg[4][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.637    xs_reg[4][3]_i_39_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.794 f  xs_reg[4][3]_i_29/CO[1]
                         net (fo=4, routed)           0.854    16.648    xs_reg[4][3]_i_29_n_2
    SLICE_X8Y81          LUT6 (Prop_lut6_I2_O)        0.329    16.977 f  xs[4][7]_i_25/O
                         net (fo=6, routed)           0.468    17.445    xs[4][7]_i_25_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I2_O)        0.124    17.569 r  xs[4][10]_i_55/O
                         net (fo=2, routed)           0.724    18.293    xs[4][10]_i_55_n_0
    SLICE_X9Y82          LUT5 (Prop_lut5_I2_O)        0.124    18.417 r  xs[4][7]_i_21/O
                         net (fo=1, routed)           0.000    18.417    xs[4][7]_i_21_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.818 r  xs_reg[4][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.818    xs_reg[4][7]_i_13_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.152 r  xs_reg[4][10]_i_13/O[1]
                         net (fo=1, routed)           0.724    19.876    genblk3[4].sin0/p_17_out[9]
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.303    20.179 r  genblk3[4].sin0/xs[4][10]_i_5/O
                         net (fo=1, routed)           0.000    20.179    genblk3[4].sin0/xs[4][10]_i_5_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.759 r  genblk3[4].sin0/xs_reg[4][10]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.759    genblk3[4].sin0_n_0
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.517    38.497    CLK25MHZ
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][10]/C
                         clock pessimism              0.559    39.056    
                         clock uncertainty           -0.098    38.959    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.062    39.021    xs_reg[4][10]
  -------------------------------------------------------------------
                         required time                         39.021    
                         arrival time                         -20.759    
  -------------------------------------------------------------------
                         slack                                 18.262    

Slack (MET) :             18.278ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz rise@40.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        21.562ns  (logic 11.742ns (54.458%)  route 9.820ns (45.542%))
  Logic Levels:           26  (CARRY4=17 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.722 r  genblk3[5].sin0/xs_reg[5][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.722    genblk3[5].sin0_n_3
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][7]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.062    39.000    xs_reg[5][7]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                         -20.722    
  -------------------------------------------------------------------
                         slack                                 18.278    

Slack (MET) :             18.338ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz rise@40.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        21.502ns  (logic 11.682ns (54.331%)  route 9.820ns (45.669%))
  Logic Levels:           26  (CARRY4=17 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.662 r  genblk3[5].sin0/xs_reg[5][7]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.662    genblk3[5].sin0_n_4
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][6]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.062    39.000    xs_reg[5][6]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                         -20.662    
  -------------------------------------------------------------------
                         slack                                 18.338    

Slack (MET) :             18.520ns  (required time - arrival time)
  Source:                 p_0_out__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz rise@40.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        21.318ns  (logic 11.356ns (53.270%)  route 9.962ns (46.730%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.723    -0.817    CLK25MHZ
    DSP48_X0Y28          DSP48E1                                      r  p_0_out__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.192 r  p_0_out__12/P[1]
                         net (fo=16, routed)          2.342     5.534    p_0_out__12_n_104
    SLICE_X7Y66          LUT2 (Prop_lut2_I0_O)        0.124     5.658 r  xs[4][3]_i_229/O
                         net (fo=1, routed)           0.000     5.658    xs[4][3]_i_229_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.190 r  xs_reg[4][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.190    xs_reg[4][3]_i_187_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.304 r  xs_reg[4][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.304    xs_reg[4][3]_i_186_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.418 r  xs_reg[4][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.418    xs_reg[4][3]_i_204_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.532 r  xs_reg[4][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     6.532    xs_reg[4][3]_i_164_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.646 r  xs_reg[4][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     6.646    xs_reg[4][3]_i_130_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.959 r  xs_reg[4][7]_i_54/O[3]
                         net (fo=2, routed)           0.862     7.821    xs_reg[4][7]_i_54_n_4
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.335     8.156 r  xs[4][7]_i_42/O
                         net (fo=2, routed)           0.822     8.979    xs[4][7]_i_42_n_0
    SLICE_X6Y71          LUT4 (Prop_lut4_I3_O)        0.331     9.310 r  xs[4][7]_i_46/O
                         net (fo=1, routed)           0.000     9.310    xs[4][7]_i_46_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.686 r  xs_reg[4][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.686    xs_reg[4][7]_i_36_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.905 r  xs_reg[4][10]_i_150/O[0]
                         net (fo=2, routed)           1.105    11.010    xs_reg[4][10]_i_150_n_7
    SLICE_X4Y72          LUT3 (Prop_lut3_I2_O)        0.325    11.335 r  xs[4][7]_i_27/O
                         net (fo=2, routed)           0.648    11.984    xs[4][7]_i_27_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.327    12.311 r  xs[4][7]_i_31/O
                         net (fo=1, routed)           0.000    12.311    xs[4][7]_i_31_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.712 r  xs_reg[4][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.712    xs_reg[4][7]_i_26_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.935 r  xs_reg[4][10]_i_52/O[0]
                         net (fo=11, routed)          1.397    14.332    xs_reg[4][10]_i_52_n_7
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.299    14.631 r  xs[4][3]_i_216/O
                         net (fo=1, routed)           0.000    14.631    xs[4][3]_i_216_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.181 r  xs_reg[4][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000    15.181    xs_reg[4][3]_i_169_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  xs_reg[4][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.295    xs_reg[4][3]_i_131_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.409 r  xs_reg[4][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.409    xs_reg[4][3]_i_93_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.523 r  xs_reg[4][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.523    xs_reg[4][3]_i_56_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.637 r  xs_reg[4][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.637    xs_reg[4][3]_i_39_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.794 f  xs_reg[4][3]_i_29/CO[1]
                         net (fo=4, routed)           0.854    16.648    xs_reg[4][3]_i_29_n_2
    SLICE_X8Y81          LUT6 (Prop_lut6_I2_O)        0.329    16.977 f  xs[4][7]_i_25/O
                         net (fo=6, routed)           0.468    17.445    xs[4][7]_i_25_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I2_O)        0.124    17.569 r  xs[4][10]_i_55/O
                         net (fo=2, routed)           0.724    18.293    xs[4][10]_i_55_n_0
    SLICE_X9Y82          LUT5 (Prop_lut5_I2_O)        0.124    18.417 r  xs[4][7]_i_21/O
                         net (fo=1, routed)           0.000    18.417    xs[4][7]_i_21_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.818 r  xs_reg[4][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.818    xs_reg[4][7]_i_13_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.040 r  xs_reg[4][10]_i_13/O[0]
                         net (fo=1, routed)           0.738    19.778    genblk3[4].sin0/p_17_out[8]
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.299    20.077 r  genblk3[4].sin0/xs[4][10]_i_6/O
                         net (fo=1, routed)           0.000    20.077    genblk3[4].sin0/xs[4][10]_i_6_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.501 r  genblk3[4].sin0/xs_reg[4][10]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.501    genblk3[4].sin0_n_1
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.517    38.497    CLK25MHZ
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][9]/C
                         clock pessimism              0.559    39.056    
                         clock uncertainty           -0.098    38.959    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.062    39.021    xs_reg[4][9]
  -------------------------------------------------------------------
                         required time                         39.021    
                         arrival time                         -20.501    
  -------------------------------------------------------------------
                         slack                                 18.520    

Slack (MET) :             18.646ns  (required time - arrival time)
  Source:                 p_0_out__8/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz rise@40.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        21.204ns  (logic 11.351ns (53.533%)  route 9.853ns (46.467%))
  Logic Levels:           24  (CARRY4=14 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.705    -0.835    CLK25MHZ
    DSP48_X1Y32          DSP48E1                                      r  p_0_out__8/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.174 r  p_0_out__8/P[1]
                         net (fo=16, routed)          2.163     5.336    p_0_out__8_n_104
    SLICE_X49Y76         LUT2 (Prop_lut2_I0_O)        0.124     5.460 r  xs[3][3]_i_229/O
                         net (fo=1, routed)           0.000     5.460    xs[3][3]_i_229_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.992 r  xs_reg[3][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     5.992    xs_reg[3][3]_i_187_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.106 r  xs_reg[3][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.106    xs_reg[3][3]_i_186_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.419 r  xs_reg[3][3]_i_204/O[3]
                         net (fo=2, routed)           0.963     7.383    xs_reg[3][3]_i_204_n_4
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.335     7.718 r  xs[3][3]_i_152/O
                         net (fo=2, routed)           0.822     8.540    xs[3][3]_i_152_n_0
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.331     8.871 r  xs[3][3]_i_156/O
                         net (fo=1, routed)           0.000     8.871    xs[3][3]_i_156_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.247 r  xs_reg[3][3]_i_112/CO[3]
                         net (fo=1, routed)           0.000     9.247    xs_reg[3][3]_i_112_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.364 r  xs_reg[3][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.364    xs_reg[3][3]_i_75_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  xs_reg[3][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.481    xs_reg[3][3]_i_54_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.720 r  xs_reg[3][7]_i_36/O[2]
                         net (fo=2, routed)           1.139    10.859    xs_reg[3][7]_i_36_n_5
    SLICE_X59Y83         LUT3 (Prop_lut3_I2_O)        0.329    11.188 r  xs[3][7]_i_29/O
                         net (fo=2, routed)           0.668    11.856    xs[3][7]_i_29_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I3_O)        0.326    12.182 r  xs[3][7]_i_33/O
                         net (fo=1, routed)           0.000    12.182    xs[3][7]_i_33_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.732 r  xs_reg[3][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.732    xs_reg[3][7]_i_26_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.066 r  xs_reg[3][10]_i_52/O[1]
                         net (fo=10, routed)          1.304    14.370    xs_reg[3][10]_i_52_n_6
    SLICE_X61Y86         LUT4 (Prop_lut4_I2_O)        0.303    14.673 r  xs[3][3]_i_63/O
                         net (fo=1, routed)           0.000    14.673    xs[3][3]_i_63_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.223 r  xs_reg[3][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.223    xs_reg[3][3]_i_39_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.380 f  xs_reg[3][3]_i_29/CO[1]
                         net (fo=4, routed)           0.613    15.993    xs_reg[3][3]_i_29_n_2
    SLICE_X60Y91         LUT6 (Prop_lut6_I2_O)        0.329    16.322 f  xs[3][7]_i_25/O
                         net (fo=6, routed)           0.477    16.799    xs[3][7]_i_25_n_0
    SLICE_X60Y92         LUT3 (Prop_lut3_I2_O)        0.124    16.923 r  xs[3][10]_i_55/O
                         net (fo=2, routed)           0.644    17.567    xs[3][10]_i_55_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I2_O)        0.124    17.691 r  xs[3][7]_i_21/O
                         net (fo=1, routed)           0.000    17.691    xs[3][7]_i_21_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.092 r  xs_reg[3][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.092    xs_reg[3][7]_i_13_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.426 r  xs_reg[3][10]_i_13/O[1]
                         net (fo=1, routed)           1.060    19.486    genblk3[3].sin0/p_15_out[9]
    SLICE_X64Y92         LUT6 (Prop_lut6_I5_O)        0.303    19.789 r  genblk3[3].sin0/xs[3][10]_i_5/O
                         net (fo=1, routed)           0.000    19.789    genblk3[3].sin0/xs[3][10]_i_5_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.369 r  genblk3[3].sin0/xs_reg[3][10]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.369    genblk3[3].sin0_n_0
    SLICE_X64Y92         FDRE                                         r  xs_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.511    38.491    CLK25MHZ
    SLICE_X64Y92         FDRE                                         r  xs_reg[3][10]/C
                         clock pessimism              0.559    39.050    
                         clock uncertainty           -0.098    38.953    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)        0.062    39.015    xs_reg[3][10]
  -------------------------------------------------------------------
                         required time                         39.015    
                         arrival time                         -20.369    
  -------------------------------------------------------------------
                         slack                                 18.646    

Slack (MET) :             18.684ns  (required time - arrival time)
  Source:                 p_0_out__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz rise@40.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        21.154ns  (logic 11.188ns (52.888%)  route 9.966ns (47.112%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.723    -0.817    CLK25MHZ
    DSP48_X0Y28          DSP48E1                                      r  p_0_out__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.192 r  p_0_out__12/P[1]
                         net (fo=16, routed)          2.342     5.534    p_0_out__12_n_104
    SLICE_X7Y66          LUT2 (Prop_lut2_I0_O)        0.124     5.658 r  xs[4][3]_i_229/O
                         net (fo=1, routed)           0.000     5.658    xs[4][3]_i_229_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.190 r  xs_reg[4][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.190    xs_reg[4][3]_i_187_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.304 r  xs_reg[4][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.304    xs_reg[4][3]_i_186_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.418 r  xs_reg[4][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.418    xs_reg[4][3]_i_204_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.532 r  xs_reg[4][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     6.532    xs_reg[4][3]_i_164_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.646 r  xs_reg[4][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     6.646    xs_reg[4][3]_i_130_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.959 r  xs_reg[4][7]_i_54/O[3]
                         net (fo=2, routed)           0.862     7.821    xs_reg[4][7]_i_54_n_4
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.335     8.156 r  xs[4][7]_i_42/O
                         net (fo=2, routed)           0.822     8.979    xs[4][7]_i_42_n_0
    SLICE_X6Y71          LUT4 (Prop_lut4_I3_O)        0.331     9.310 r  xs[4][7]_i_46/O
                         net (fo=1, routed)           0.000     9.310    xs[4][7]_i_46_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.686 r  xs_reg[4][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.686    xs_reg[4][7]_i_36_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.905 r  xs_reg[4][10]_i_150/O[0]
                         net (fo=2, routed)           1.105    11.010    xs_reg[4][10]_i_150_n_7
    SLICE_X4Y72          LUT3 (Prop_lut3_I2_O)        0.325    11.335 r  xs[4][7]_i_27/O
                         net (fo=2, routed)           0.648    11.984    xs[4][7]_i_27_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.327    12.311 r  xs[4][7]_i_31/O
                         net (fo=1, routed)           0.000    12.311    xs[4][7]_i_31_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.712 r  xs_reg[4][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.712    xs_reg[4][7]_i_26_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.935 r  xs_reg[4][10]_i_52/O[0]
                         net (fo=11, routed)          1.397    14.332    xs_reg[4][10]_i_52_n_7
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.299    14.631 r  xs[4][3]_i_216/O
                         net (fo=1, routed)           0.000    14.631    xs[4][3]_i_216_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.181 r  xs_reg[4][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000    15.181    xs_reg[4][3]_i_169_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  xs_reg[4][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.295    xs_reg[4][3]_i_131_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.409 r  xs_reg[4][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.409    xs_reg[4][3]_i_93_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.523 r  xs_reg[4][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.523    xs_reg[4][3]_i_56_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.637 r  xs_reg[4][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.637    xs_reg[4][3]_i_39_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.794 f  xs_reg[4][3]_i_29/CO[1]
                         net (fo=4, routed)           0.854    16.648    xs_reg[4][3]_i_29_n_2
    SLICE_X8Y81          LUT6 (Prop_lut6_I2_O)        0.329    16.977 f  xs[4][7]_i_25/O
                         net (fo=6, routed)           0.468    17.445    xs[4][7]_i_25_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I2_O)        0.124    17.569 r  xs[4][10]_i_55/O
                         net (fo=2, routed)           0.724    18.293    xs[4][10]_i_55_n_0
    SLICE_X9Y82          LUT5 (Prop_lut5_I2_O)        0.124    18.417 r  xs[4][7]_i_21/O
                         net (fo=1, routed)           0.000    18.417    xs[4][7]_i_21_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.665 r  xs_reg[4][7]_i_13/O[3]
                         net (fo=1, routed)           0.742    19.407    genblk3[4].sin0/p_17_out[7]
    SLICE_X13Y82         LUT6 (Prop_lut6_I5_O)        0.306    19.713 r  genblk3[4].sin0/xs[4][7]_i_6/O
                         net (fo=1, routed)           0.000    19.713    genblk3[4].sin0/xs[4][7]_i_6_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  genblk3[4].sin0/xs_reg[4][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.114    genblk3[4].sin0/xs_reg[4][7]_i_1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.337 r  genblk3[4].sin0/xs_reg[4][10]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.337    genblk3[4].sin0_n_2
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.517    38.497    CLK25MHZ
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][8]/C
                         clock pessimism              0.559    39.056    
                         clock uncertainty           -0.098    38.959    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.062    39.021    xs_reg[4][8]
  -------------------------------------------------------------------
                         required time                         39.021    
                         arrival time                         -20.337    
  -------------------------------------------------------------------
                         slack                                 18.684    

Slack (MET) :             18.691ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz rise@40.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        21.149ns  (logic 11.329ns (53.568%)  route 9.820ns (46.432%))
  Logic Levels:           26  (CARRY4=17 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    20.309 r  genblk3[5].sin0/xs_reg[5][7]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.309    genblk3[5].sin0_n_5
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][5]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.062    39.000    xs_reg[5][5]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                         -20.309    
  -------------------------------------------------------------------
                         slack                                 18.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 colors_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz rise@0.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.557    -0.607    CLK25MHZ
    SLICE_X67Y116        FDRE                                         r  colors_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  colors_reg[4][0]/Q
                         net (fo=1, routed)           0.087    -0.379    genblk1[5].bodies/b_reg[0]
    SLICE_X66Y116        LUT6 (Prop_lut6_I1_O)        0.045    -0.334 r  genblk1[5].bodies/b[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    genblk1[5].bodies_n_4
    SLICE_X66Y116        FDRE                                         r  b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.827    -0.846    CLK25MHZ
    SLICE_X66Y116        FDRE                                         r  b_reg[0]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X66Y116        FDRE (Hold_fdre_C_D)         0.120    -0.474    b_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 orbit_angles_sin_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            orbit_angles_cos_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz rise@0.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.568    -0.596    CLK25MHZ
    SLICE_X71Y93         FDRE                                         r  orbit_angles_sin_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  orbit_angles_sin_reg[5][3]/Q
                         net (fo=6, routed)           0.090    -0.365    orbit_angles_sin_reg[5][3]
    SLICE_X70Y93         LUT6 (Prop_lut6_I5_O)        0.045    -0.320 r  orbit_angles_cos[5][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    orbit_angles_cos[5][4]_i_1_n_0
    SLICE_X70Y93         FDRE                                         r  orbit_angles_cos_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.840    -0.833    CLK25MHZ
    SLICE_X70Y93         FDRE                                         r  orbit_angles_cos_reg[5][4]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X70Y93         FDRE (Hold_fdre_C_D)         0.120    -0.463    orbit_angles_cos_reg[5][4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 orbit_angles_sin_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            orbit_angles_cos_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz rise@0.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.559    -0.605    CLK25MHZ
    SLICE_X47Y68         FDRE                                         r  orbit_angles_sin_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  orbit_angles_sin_reg[2][6]/Q
                         net (fo=4, routed)           0.102    -0.362    orbit_angles_sin_reg[2][6]
    SLICE_X46Y68         LUT5 (Prop_lut5_I4_O)        0.048    -0.314 r  orbit_angles_cos[2][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    orbit_angles_cos[2][7]_i_1_n_0
    SLICE_X46Y68         FDRE                                         r  orbit_angles_cos_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.828    -0.845    CLK25MHZ
    SLICE_X46Y68         FDRE                                         r  orbit_angles_cos_reg[2][7]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.131    -0.461    orbit_angles_cos_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 orbit_angles_sin_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            orbit_angles_cos_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz rise@0.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.559    -0.605    CLK25MHZ
    SLICE_X47Y68         FDRE                                         r  orbit_angles_sin_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  orbit_angles_sin_reg[2][6]/Q
                         net (fo=4, routed)           0.102    -0.362    orbit_angles_sin_reg[2][6]
    SLICE_X46Y68         LUT4 (Prop_lut4_I0_O)        0.045    -0.317 r  orbit_angles_cos[2][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    orbit_angles_cos[2][6]_i_1_n_0
    SLICE_X46Y68         FDRE                                         r  orbit_angles_cos_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.828    -0.845    CLK25MHZ
    SLICE_X46Y68         FDRE                                         r  orbit_angles_cos_reg[2][6]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.121    -0.471    orbit_angles_cos_reg[2][6]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 xs_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1[1].bodies/x_coord_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz rise@0.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.275ns (49.218%)  route 0.284ns (50.782%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.560    -0.604    CLK25MHZ
    SLICE_X50Y100        FDRE                                         r  xs_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  xs_reg[1][1]/Q
                         net (fo=4, routed)           0.284    -0.156    genblk1[1].bodies/x_squared_plus_y_squared1__0_0[1]
    SLICE_X56Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.111 r  genblk1[1].bodies/x_squared_plus_y_squared1__0_i_24__0/O
                         net (fo=1, routed)           0.000    -0.111    genblk1[1].bodies/x_squared_plus_y_squared1__0_i_24__0_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.045 r  genblk1[1].bodies/x_squared_plus_y_squared1__0_i_3__0/O[1]
                         net (fo=3, routed)           0.000    -0.045    genblk1[1].bodies/x_squared_plus_y_squared1__0_i_3__0_n_6
    SLICE_X56Y105        FDRE                                         r  genblk1[1].bodies/x_coord_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.829    -0.844    genblk1[1].bodies/CLK25MHZ
    SLICE_X56Y105        FDRE                                         r  genblk1[1].bodies/x_coord_reg[1]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X56Y105        FDRE (Hold_fdre_C_D)         0.130    -0.210    genblk1[1].bodies/x_coord_reg[1]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ps2rx0/n_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ps2rx0/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz rise@0.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.558    -0.606    ps2rx0/CLK25MHZ
    SLICE_X67Y72         FDRE                                         r  ps2rx0/n_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  ps2rx0/n_reg_reg[3]/Q
                         net (fo=3, routed)           0.114    -0.351    ps2rx0/n_reg[3]
    SLICE_X66Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.306 r  ps2rx0/FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    ps2rx0/FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X66Y72         FDRE                                         r  ps2rx0/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.827    -0.846    ps2rx0/CLK25MHZ
    SLICE_X66Y72         FDRE                                         r  ps2rx0/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X66Y72         FDRE (Hold_fdre_C_D)         0.121    -0.472    ps2rx0/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 orbit_angles_sin_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            orbit_angles_sin_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz rise@0.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.437%)  route 0.122ns (39.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.559    -0.605    CLK25MHZ
    SLICE_X31Y76         FDRE                                         r  orbit_angles_sin_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  orbit_angles_sin_reg[4][1]/Q
                         net (fo=10, routed)          0.122    -0.343    orbit_angles_sin_reg[4][1]
    SLICE_X30Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.298 r  orbit_angles_sin[4]_rep[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.298    orbit_angles_sin[4]_rep[4]_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  orbit_angles_sin_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.827    -0.846    CLK25MHZ
    SLICE_X30Y76         FDRE                                         r  orbit_angles_sin_reg[4][4]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.121    -0.471    orbit_angles_sin_reg[4][4]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pixel_column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_column_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz rise@0.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.562    -0.602    CLK25MHZ
    SLICE_X63Y104        FDRE                                         r  pixel_column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  pixel_column_reg[1]/Q
                         net (fo=32, routed)          0.121    -0.340    pixel_column_reg[1]
    SLICE_X62Y104        LUT4 (Prop_lut4_I2_O)        0.045    -0.295 r  pixel_column[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    p_0_in__0[3]
    SLICE_X62Y104        FDRE                                         r  pixel_column_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.832    -0.840    CLK25MHZ
    SLICE_X62Y104        FDRE                                         r  pixel_column_reg[3]/C
                         clock pessimism              0.251    -0.589    
    SLICE_X62Y104        FDRE (Hold_fdre_C_D)         0.120    -0.469    pixel_column_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz rise@0.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.557    -0.607    CLK25MHZ
    SLICE_X69Y116        FDRE                                         r  b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  b_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.350    b__0[3]
    SLICE_X69Y118        FDRE                                         r  Blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.825    -0.848    CLK25MHZ
    SLICE_X69Y118        FDRE                                         r  Blue_reg[3]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X69Y118        FDRE (Hold_fdre_C_D)         0.070    -0.525    Blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 orbit_angles_sin_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            orbit_angles_cos_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz rise@0.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.568    -0.596    CLK25MHZ
    SLICE_X43Y94         FDRE                                         r  orbit_angles_sin_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  orbit_angles_sin_reg[1][1]/Q
                         net (fo=10, routed)          0.122    -0.333    orbit_angles_sin_reg[1][1]
    SLICE_X42Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  orbit_angles_cos[1][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    orbit_angles_cos[1][4]_i_1_n_0
    SLICE_X42Y94         FDRE                                         r  orbit_angles_cos_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.838    -0.835    CLK25MHZ
    SLICE_X42Y94         FDRE                                         r  orbit_angles_cos_reg[1][4]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.120    -0.463    orbit_angles_cos_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK25MHZ_CLK25MHz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X0Y42      genblk1[0].bodies/radius_squared_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X1Y44      genblk1[1].bodies/radius_squared_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X0Y36      genblk1[2].bodies/radius_squared_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X2Y37      genblk1[3].bodies/radius_squared_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X0Y34      genblk1[4].bodies/radius_squared_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X2Y42      genblk1[5].bodies/radius_squared_reg/CLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   vga_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X70Y117    Blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X70Y117    Blue_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X66Y73     ps2rx0/b_reg_reg[9]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X66Y73     ps2rx0/b_reg_reg[9]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y118    Blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y118    Green_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y118    Red_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y118    Red_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y118    Red_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y116    b_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y116    b_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y116    b_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X66Y73     ps2rx0/b_reg_reg[9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X66Y73     ps2rx0/b_reg_reg[9]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y117    Blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y117    Blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y117    Blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y115    Green_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y115    Green_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y115    Green_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y115    Red_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y116    b_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CLK25MHz
  To Clock:  clkfbout_CLK25MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CLK25MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   vga_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK25MHZ_CLK25MHz_1
  To Clock:  CLK25MHZ_CLK25MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       18.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.037ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz_1 rise@40.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        21.806ns  (logic 11.986ns (54.967%)  route 9.820ns (45.033%))
  Logic Levels:           27  (CARRY4=18 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.632 r  genblk3[5].sin0/xs_reg[5][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.632    genblk3[5].sin0/xs_reg[5][7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.966 r  genblk3[5].sin0/xs_reg[5][10]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.966    genblk3[5].sin0_n_1
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][9]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.094    38.941    
    SLICE_X68Y101        FDRE (Setup_fdre_C_D)        0.062    39.003    xs_reg[5][9]
  -------------------------------------------------------------------
                         required time                         39.003    
                         arrival time                         -20.966    
  -------------------------------------------------------------------
                         slack                                 18.037    

Slack (MET) :             18.132ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz_1 rise@40.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        21.711ns  (logic 11.891ns (54.770%)  route 9.820ns (45.230%))
  Logic Levels:           27  (CARRY4=18 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.632 r  genblk3[5].sin0/xs_reg[5][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.632    genblk3[5].sin0/xs_reg[5][7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.871 r  genblk3[5].sin0/xs_reg[5][10]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.871    genblk3[5].sin0_n_0
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][10]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.094    38.941    
    SLICE_X68Y101        FDRE (Setup_fdre_C_D)        0.062    39.003    xs_reg[5][10]
  -------------------------------------------------------------------
                         required time                         39.003    
                         arrival time                         -20.871    
  -------------------------------------------------------------------
                         slack                                 18.132    

Slack (MET) :             18.148ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz_1 rise@40.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        21.695ns  (logic 11.875ns (54.737%)  route 9.820ns (45.263%))
  Logic Levels:           27  (CARRY4=18 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.632 r  genblk3[5].sin0/xs_reg[5][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.632    genblk3[5].sin0/xs_reg[5][7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.855 r  genblk3[5].sin0/xs_reg[5][10]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.855    genblk3[5].sin0_n_2
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][8]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.094    38.941    
    SLICE_X68Y101        FDRE (Setup_fdre_C_D)        0.062    39.003    xs_reg[5][8]
  -------------------------------------------------------------------
                         required time                         39.003    
                         arrival time                         -20.855    
  -------------------------------------------------------------------
                         slack                                 18.148    

Slack (MET) :             18.265ns  (required time - arrival time)
  Source:                 p_0_out__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[4][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz_1 rise@40.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        21.576ns  (logic 11.628ns (53.894%)  route 9.948ns (46.106%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.723    -0.817    CLK25MHZ
    DSP48_X0Y28          DSP48E1                                      r  p_0_out__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.192 r  p_0_out__12/P[1]
                         net (fo=16, routed)          2.342     5.534    p_0_out__12_n_104
    SLICE_X7Y66          LUT2 (Prop_lut2_I0_O)        0.124     5.658 r  xs[4][3]_i_229/O
                         net (fo=1, routed)           0.000     5.658    xs[4][3]_i_229_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.190 r  xs_reg[4][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.190    xs_reg[4][3]_i_187_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.304 r  xs_reg[4][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.304    xs_reg[4][3]_i_186_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.418 r  xs_reg[4][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.418    xs_reg[4][3]_i_204_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.532 r  xs_reg[4][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     6.532    xs_reg[4][3]_i_164_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.646 r  xs_reg[4][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     6.646    xs_reg[4][3]_i_130_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.959 r  xs_reg[4][7]_i_54/O[3]
                         net (fo=2, routed)           0.862     7.821    xs_reg[4][7]_i_54_n_4
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.335     8.156 r  xs[4][7]_i_42/O
                         net (fo=2, routed)           0.822     8.979    xs[4][7]_i_42_n_0
    SLICE_X6Y71          LUT4 (Prop_lut4_I3_O)        0.331     9.310 r  xs[4][7]_i_46/O
                         net (fo=1, routed)           0.000     9.310    xs[4][7]_i_46_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.686 r  xs_reg[4][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.686    xs_reg[4][7]_i_36_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.905 r  xs_reg[4][10]_i_150/O[0]
                         net (fo=2, routed)           1.105    11.010    xs_reg[4][10]_i_150_n_7
    SLICE_X4Y72          LUT3 (Prop_lut3_I2_O)        0.325    11.335 r  xs[4][7]_i_27/O
                         net (fo=2, routed)           0.648    11.984    xs[4][7]_i_27_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.327    12.311 r  xs[4][7]_i_31/O
                         net (fo=1, routed)           0.000    12.311    xs[4][7]_i_31_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.712 r  xs_reg[4][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.712    xs_reg[4][7]_i_26_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.935 r  xs_reg[4][10]_i_52/O[0]
                         net (fo=11, routed)          1.397    14.332    xs_reg[4][10]_i_52_n_7
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.299    14.631 r  xs[4][3]_i_216/O
                         net (fo=1, routed)           0.000    14.631    xs[4][3]_i_216_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.181 r  xs_reg[4][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000    15.181    xs_reg[4][3]_i_169_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  xs_reg[4][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.295    xs_reg[4][3]_i_131_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.409 r  xs_reg[4][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.409    xs_reg[4][3]_i_93_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.523 r  xs_reg[4][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.523    xs_reg[4][3]_i_56_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.637 r  xs_reg[4][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.637    xs_reg[4][3]_i_39_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.794 f  xs_reg[4][3]_i_29/CO[1]
                         net (fo=4, routed)           0.854    16.648    xs_reg[4][3]_i_29_n_2
    SLICE_X8Y81          LUT6 (Prop_lut6_I2_O)        0.329    16.977 f  xs[4][7]_i_25/O
                         net (fo=6, routed)           0.468    17.445    xs[4][7]_i_25_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I2_O)        0.124    17.569 r  xs[4][10]_i_55/O
                         net (fo=2, routed)           0.724    18.293    xs[4][10]_i_55_n_0
    SLICE_X9Y82          LUT5 (Prop_lut5_I2_O)        0.124    18.417 r  xs[4][7]_i_21/O
                         net (fo=1, routed)           0.000    18.417    xs[4][7]_i_21_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.818 r  xs_reg[4][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.818    xs_reg[4][7]_i_13_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.152 r  xs_reg[4][10]_i_13/O[1]
                         net (fo=1, routed)           0.724    19.876    genblk3[4].sin0/p_17_out[9]
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.303    20.179 r  genblk3[4].sin0/xs[4][10]_i_5/O
                         net (fo=1, routed)           0.000    20.179    genblk3[4].sin0/xs[4][10]_i_5_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.759 r  genblk3[4].sin0/xs_reg[4][10]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.759    genblk3[4].sin0_n_0
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.517    38.497    CLK25MHZ
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][10]/C
                         clock pessimism              0.559    39.056    
                         clock uncertainty           -0.094    38.962    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.062    39.024    xs_reg[4][10]
  -------------------------------------------------------------------
                         required time                         39.024    
                         arrival time                         -20.759    
  -------------------------------------------------------------------
                         slack                                 18.265    

Slack (MET) :             18.281ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz_1 rise@40.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        21.562ns  (logic 11.742ns (54.458%)  route 9.820ns (45.542%))
  Logic Levels:           26  (CARRY4=17 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.722 r  genblk3[5].sin0/xs_reg[5][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.722    genblk3[5].sin0_n_3
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][7]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.094    38.941    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.062    39.003    xs_reg[5][7]
  -------------------------------------------------------------------
                         required time                         39.003    
                         arrival time                         -20.722    
  -------------------------------------------------------------------
                         slack                                 18.281    

Slack (MET) :             18.341ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz_1 rise@40.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        21.502ns  (logic 11.682ns (54.331%)  route 9.820ns (45.669%))
  Logic Levels:           26  (CARRY4=17 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.662 r  genblk3[5].sin0/xs_reg[5][7]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.662    genblk3[5].sin0_n_4
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][6]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.094    38.941    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.062    39.003    xs_reg[5][6]
  -------------------------------------------------------------------
                         required time                         39.003    
                         arrival time                         -20.662    
  -------------------------------------------------------------------
                         slack                                 18.341    

Slack (MET) :             18.523ns  (required time - arrival time)
  Source:                 p_0_out__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz_1 rise@40.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        21.318ns  (logic 11.356ns (53.270%)  route 9.962ns (46.730%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.723    -0.817    CLK25MHZ
    DSP48_X0Y28          DSP48E1                                      r  p_0_out__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.192 r  p_0_out__12/P[1]
                         net (fo=16, routed)          2.342     5.534    p_0_out__12_n_104
    SLICE_X7Y66          LUT2 (Prop_lut2_I0_O)        0.124     5.658 r  xs[4][3]_i_229/O
                         net (fo=1, routed)           0.000     5.658    xs[4][3]_i_229_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.190 r  xs_reg[4][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.190    xs_reg[4][3]_i_187_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.304 r  xs_reg[4][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.304    xs_reg[4][3]_i_186_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.418 r  xs_reg[4][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.418    xs_reg[4][3]_i_204_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.532 r  xs_reg[4][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     6.532    xs_reg[4][3]_i_164_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.646 r  xs_reg[4][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     6.646    xs_reg[4][3]_i_130_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.959 r  xs_reg[4][7]_i_54/O[3]
                         net (fo=2, routed)           0.862     7.821    xs_reg[4][7]_i_54_n_4
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.335     8.156 r  xs[4][7]_i_42/O
                         net (fo=2, routed)           0.822     8.979    xs[4][7]_i_42_n_0
    SLICE_X6Y71          LUT4 (Prop_lut4_I3_O)        0.331     9.310 r  xs[4][7]_i_46/O
                         net (fo=1, routed)           0.000     9.310    xs[4][7]_i_46_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.686 r  xs_reg[4][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.686    xs_reg[4][7]_i_36_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.905 r  xs_reg[4][10]_i_150/O[0]
                         net (fo=2, routed)           1.105    11.010    xs_reg[4][10]_i_150_n_7
    SLICE_X4Y72          LUT3 (Prop_lut3_I2_O)        0.325    11.335 r  xs[4][7]_i_27/O
                         net (fo=2, routed)           0.648    11.984    xs[4][7]_i_27_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.327    12.311 r  xs[4][7]_i_31/O
                         net (fo=1, routed)           0.000    12.311    xs[4][7]_i_31_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.712 r  xs_reg[4][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.712    xs_reg[4][7]_i_26_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.935 r  xs_reg[4][10]_i_52/O[0]
                         net (fo=11, routed)          1.397    14.332    xs_reg[4][10]_i_52_n_7
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.299    14.631 r  xs[4][3]_i_216/O
                         net (fo=1, routed)           0.000    14.631    xs[4][3]_i_216_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.181 r  xs_reg[4][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000    15.181    xs_reg[4][3]_i_169_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  xs_reg[4][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.295    xs_reg[4][3]_i_131_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.409 r  xs_reg[4][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.409    xs_reg[4][3]_i_93_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.523 r  xs_reg[4][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.523    xs_reg[4][3]_i_56_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.637 r  xs_reg[4][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.637    xs_reg[4][3]_i_39_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.794 f  xs_reg[4][3]_i_29/CO[1]
                         net (fo=4, routed)           0.854    16.648    xs_reg[4][3]_i_29_n_2
    SLICE_X8Y81          LUT6 (Prop_lut6_I2_O)        0.329    16.977 f  xs[4][7]_i_25/O
                         net (fo=6, routed)           0.468    17.445    xs[4][7]_i_25_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I2_O)        0.124    17.569 r  xs[4][10]_i_55/O
                         net (fo=2, routed)           0.724    18.293    xs[4][10]_i_55_n_0
    SLICE_X9Y82          LUT5 (Prop_lut5_I2_O)        0.124    18.417 r  xs[4][7]_i_21/O
                         net (fo=1, routed)           0.000    18.417    xs[4][7]_i_21_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.818 r  xs_reg[4][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.818    xs_reg[4][7]_i_13_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.040 r  xs_reg[4][10]_i_13/O[0]
                         net (fo=1, routed)           0.738    19.778    genblk3[4].sin0/p_17_out[8]
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.299    20.077 r  genblk3[4].sin0/xs[4][10]_i_6/O
                         net (fo=1, routed)           0.000    20.077    genblk3[4].sin0/xs[4][10]_i_6_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.501 r  genblk3[4].sin0/xs_reg[4][10]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.501    genblk3[4].sin0_n_1
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.517    38.497    CLK25MHZ
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][9]/C
                         clock pessimism              0.559    39.056    
                         clock uncertainty           -0.094    38.962    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.062    39.024    xs_reg[4][9]
  -------------------------------------------------------------------
                         required time                         39.024    
                         arrival time                         -20.501    
  -------------------------------------------------------------------
                         slack                                 18.523    

Slack (MET) :             18.649ns  (required time - arrival time)
  Source:                 p_0_out__8/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz_1 rise@40.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        21.204ns  (logic 11.351ns (53.533%)  route 9.853ns (46.467%))
  Logic Levels:           24  (CARRY4=14 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.705    -0.835    CLK25MHZ
    DSP48_X1Y32          DSP48E1                                      r  p_0_out__8/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.174 r  p_0_out__8/P[1]
                         net (fo=16, routed)          2.163     5.336    p_0_out__8_n_104
    SLICE_X49Y76         LUT2 (Prop_lut2_I0_O)        0.124     5.460 r  xs[3][3]_i_229/O
                         net (fo=1, routed)           0.000     5.460    xs[3][3]_i_229_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.992 r  xs_reg[3][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     5.992    xs_reg[3][3]_i_187_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.106 r  xs_reg[3][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.106    xs_reg[3][3]_i_186_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.419 r  xs_reg[3][3]_i_204/O[3]
                         net (fo=2, routed)           0.963     7.383    xs_reg[3][3]_i_204_n_4
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.335     7.718 r  xs[3][3]_i_152/O
                         net (fo=2, routed)           0.822     8.540    xs[3][3]_i_152_n_0
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.331     8.871 r  xs[3][3]_i_156/O
                         net (fo=1, routed)           0.000     8.871    xs[3][3]_i_156_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.247 r  xs_reg[3][3]_i_112/CO[3]
                         net (fo=1, routed)           0.000     9.247    xs_reg[3][3]_i_112_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.364 r  xs_reg[3][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.364    xs_reg[3][3]_i_75_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  xs_reg[3][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.481    xs_reg[3][3]_i_54_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.720 r  xs_reg[3][7]_i_36/O[2]
                         net (fo=2, routed)           1.139    10.859    xs_reg[3][7]_i_36_n_5
    SLICE_X59Y83         LUT3 (Prop_lut3_I2_O)        0.329    11.188 r  xs[3][7]_i_29/O
                         net (fo=2, routed)           0.668    11.856    xs[3][7]_i_29_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I3_O)        0.326    12.182 r  xs[3][7]_i_33/O
                         net (fo=1, routed)           0.000    12.182    xs[3][7]_i_33_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.732 r  xs_reg[3][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.732    xs_reg[3][7]_i_26_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.066 r  xs_reg[3][10]_i_52/O[1]
                         net (fo=10, routed)          1.304    14.370    xs_reg[3][10]_i_52_n_6
    SLICE_X61Y86         LUT4 (Prop_lut4_I2_O)        0.303    14.673 r  xs[3][3]_i_63/O
                         net (fo=1, routed)           0.000    14.673    xs[3][3]_i_63_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.223 r  xs_reg[3][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.223    xs_reg[3][3]_i_39_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.380 f  xs_reg[3][3]_i_29/CO[1]
                         net (fo=4, routed)           0.613    15.993    xs_reg[3][3]_i_29_n_2
    SLICE_X60Y91         LUT6 (Prop_lut6_I2_O)        0.329    16.322 f  xs[3][7]_i_25/O
                         net (fo=6, routed)           0.477    16.799    xs[3][7]_i_25_n_0
    SLICE_X60Y92         LUT3 (Prop_lut3_I2_O)        0.124    16.923 r  xs[3][10]_i_55/O
                         net (fo=2, routed)           0.644    17.567    xs[3][10]_i_55_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I2_O)        0.124    17.691 r  xs[3][7]_i_21/O
                         net (fo=1, routed)           0.000    17.691    xs[3][7]_i_21_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.092 r  xs_reg[3][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.092    xs_reg[3][7]_i_13_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.426 r  xs_reg[3][10]_i_13/O[1]
                         net (fo=1, routed)           1.060    19.486    genblk3[3].sin0/p_15_out[9]
    SLICE_X64Y92         LUT6 (Prop_lut6_I5_O)        0.303    19.789 r  genblk3[3].sin0/xs[3][10]_i_5/O
                         net (fo=1, routed)           0.000    19.789    genblk3[3].sin0/xs[3][10]_i_5_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.369 r  genblk3[3].sin0/xs_reg[3][10]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.369    genblk3[3].sin0_n_0
    SLICE_X64Y92         FDRE                                         r  xs_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.511    38.491    CLK25MHZ
    SLICE_X64Y92         FDRE                                         r  xs_reg[3][10]/C
                         clock pessimism              0.559    39.050    
                         clock uncertainty           -0.094    38.956    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)        0.062    39.018    xs_reg[3][10]
  -------------------------------------------------------------------
                         required time                         39.018    
                         arrival time                         -20.369    
  -------------------------------------------------------------------
                         slack                                 18.649    

Slack (MET) :             18.687ns  (required time - arrival time)
  Source:                 p_0_out__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz_1 rise@40.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        21.154ns  (logic 11.188ns (52.888%)  route 9.966ns (47.112%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.723    -0.817    CLK25MHZ
    DSP48_X0Y28          DSP48E1                                      r  p_0_out__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.192 r  p_0_out__12/P[1]
                         net (fo=16, routed)          2.342     5.534    p_0_out__12_n_104
    SLICE_X7Y66          LUT2 (Prop_lut2_I0_O)        0.124     5.658 r  xs[4][3]_i_229/O
                         net (fo=1, routed)           0.000     5.658    xs[4][3]_i_229_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.190 r  xs_reg[4][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.190    xs_reg[4][3]_i_187_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.304 r  xs_reg[4][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.304    xs_reg[4][3]_i_186_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.418 r  xs_reg[4][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.418    xs_reg[4][3]_i_204_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.532 r  xs_reg[4][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     6.532    xs_reg[4][3]_i_164_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.646 r  xs_reg[4][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     6.646    xs_reg[4][3]_i_130_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.959 r  xs_reg[4][7]_i_54/O[3]
                         net (fo=2, routed)           0.862     7.821    xs_reg[4][7]_i_54_n_4
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.335     8.156 r  xs[4][7]_i_42/O
                         net (fo=2, routed)           0.822     8.979    xs[4][7]_i_42_n_0
    SLICE_X6Y71          LUT4 (Prop_lut4_I3_O)        0.331     9.310 r  xs[4][7]_i_46/O
                         net (fo=1, routed)           0.000     9.310    xs[4][7]_i_46_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.686 r  xs_reg[4][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.686    xs_reg[4][7]_i_36_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.905 r  xs_reg[4][10]_i_150/O[0]
                         net (fo=2, routed)           1.105    11.010    xs_reg[4][10]_i_150_n_7
    SLICE_X4Y72          LUT3 (Prop_lut3_I2_O)        0.325    11.335 r  xs[4][7]_i_27/O
                         net (fo=2, routed)           0.648    11.984    xs[4][7]_i_27_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.327    12.311 r  xs[4][7]_i_31/O
                         net (fo=1, routed)           0.000    12.311    xs[4][7]_i_31_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.712 r  xs_reg[4][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.712    xs_reg[4][7]_i_26_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.935 r  xs_reg[4][10]_i_52/O[0]
                         net (fo=11, routed)          1.397    14.332    xs_reg[4][10]_i_52_n_7
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.299    14.631 r  xs[4][3]_i_216/O
                         net (fo=1, routed)           0.000    14.631    xs[4][3]_i_216_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.181 r  xs_reg[4][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000    15.181    xs_reg[4][3]_i_169_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  xs_reg[4][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.295    xs_reg[4][3]_i_131_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.409 r  xs_reg[4][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.409    xs_reg[4][3]_i_93_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.523 r  xs_reg[4][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.523    xs_reg[4][3]_i_56_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.637 r  xs_reg[4][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.637    xs_reg[4][3]_i_39_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.794 f  xs_reg[4][3]_i_29/CO[1]
                         net (fo=4, routed)           0.854    16.648    xs_reg[4][3]_i_29_n_2
    SLICE_X8Y81          LUT6 (Prop_lut6_I2_O)        0.329    16.977 f  xs[4][7]_i_25/O
                         net (fo=6, routed)           0.468    17.445    xs[4][7]_i_25_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I2_O)        0.124    17.569 r  xs[4][10]_i_55/O
                         net (fo=2, routed)           0.724    18.293    xs[4][10]_i_55_n_0
    SLICE_X9Y82          LUT5 (Prop_lut5_I2_O)        0.124    18.417 r  xs[4][7]_i_21/O
                         net (fo=1, routed)           0.000    18.417    xs[4][7]_i_21_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.665 r  xs_reg[4][7]_i_13/O[3]
                         net (fo=1, routed)           0.742    19.407    genblk3[4].sin0/p_17_out[7]
    SLICE_X13Y82         LUT6 (Prop_lut6_I5_O)        0.306    19.713 r  genblk3[4].sin0/xs[4][7]_i_6/O
                         net (fo=1, routed)           0.000    19.713    genblk3[4].sin0/xs[4][7]_i_6_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  genblk3[4].sin0/xs_reg[4][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.114    genblk3[4].sin0/xs_reg[4][7]_i_1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.337 r  genblk3[4].sin0/xs_reg[4][10]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.337    genblk3[4].sin0_n_2
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.517    38.497    CLK25MHZ
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][8]/C
                         clock pessimism              0.559    39.056    
                         clock uncertainty           -0.094    38.962    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.062    39.024    xs_reg[4][8]
  -------------------------------------------------------------------
                         required time                         39.024    
                         arrival time                         -20.337    
  -------------------------------------------------------------------
                         slack                                 18.687    

Slack (MET) :             18.694ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz_1 rise@40.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        21.149ns  (logic 11.329ns (53.568%)  route 9.820ns (46.432%))
  Logic Levels:           26  (CARRY4=17 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    20.309 r  genblk3[5].sin0/xs_reg[5][7]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.309    genblk3[5].sin0_n_5
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][5]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.094    38.941    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.062    39.003    xs_reg[5][5]
  -------------------------------------------------------------------
                         required time                         39.003    
                         arrival time                         -20.309    
  -------------------------------------------------------------------
                         slack                                 18.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 colors_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz_1 rise@0.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.557    -0.607    CLK25MHZ
    SLICE_X67Y116        FDRE                                         r  colors_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  colors_reg[4][0]/Q
                         net (fo=1, routed)           0.087    -0.379    genblk1[5].bodies/b_reg[0]
    SLICE_X66Y116        LUT6 (Prop_lut6_I1_O)        0.045    -0.334 r  genblk1[5].bodies/b[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    genblk1[5].bodies_n_4
    SLICE_X66Y116        FDRE                                         r  b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.827    -0.846    CLK25MHZ
    SLICE_X66Y116        FDRE                                         r  b_reg[0]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X66Y116        FDRE (Hold_fdre_C_D)         0.120    -0.474    b_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 orbit_angles_sin_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            orbit_angles_cos_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz_1 rise@0.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.568    -0.596    CLK25MHZ
    SLICE_X71Y93         FDRE                                         r  orbit_angles_sin_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  orbit_angles_sin_reg[5][3]/Q
                         net (fo=6, routed)           0.090    -0.365    orbit_angles_sin_reg[5][3]
    SLICE_X70Y93         LUT6 (Prop_lut6_I5_O)        0.045    -0.320 r  orbit_angles_cos[5][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    orbit_angles_cos[5][4]_i_1_n_0
    SLICE_X70Y93         FDRE                                         r  orbit_angles_cos_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.840    -0.833    CLK25MHZ
    SLICE_X70Y93         FDRE                                         r  orbit_angles_cos_reg[5][4]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X70Y93         FDRE (Hold_fdre_C_D)         0.120    -0.463    orbit_angles_cos_reg[5][4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 orbit_angles_sin_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            orbit_angles_cos_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz_1 rise@0.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.559    -0.605    CLK25MHZ
    SLICE_X47Y68         FDRE                                         r  orbit_angles_sin_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  orbit_angles_sin_reg[2][6]/Q
                         net (fo=4, routed)           0.102    -0.362    orbit_angles_sin_reg[2][6]
    SLICE_X46Y68         LUT5 (Prop_lut5_I4_O)        0.048    -0.314 r  orbit_angles_cos[2][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    orbit_angles_cos[2][7]_i_1_n_0
    SLICE_X46Y68         FDRE                                         r  orbit_angles_cos_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.828    -0.845    CLK25MHZ
    SLICE_X46Y68         FDRE                                         r  orbit_angles_cos_reg[2][7]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.131    -0.461    orbit_angles_cos_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 orbit_angles_sin_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            orbit_angles_cos_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz_1 rise@0.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.559    -0.605    CLK25MHZ
    SLICE_X47Y68         FDRE                                         r  orbit_angles_sin_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  orbit_angles_sin_reg[2][6]/Q
                         net (fo=4, routed)           0.102    -0.362    orbit_angles_sin_reg[2][6]
    SLICE_X46Y68         LUT4 (Prop_lut4_I0_O)        0.045    -0.317 r  orbit_angles_cos[2][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    orbit_angles_cos[2][6]_i_1_n_0
    SLICE_X46Y68         FDRE                                         r  orbit_angles_cos_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.828    -0.845    CLK25MHZ
    SLICE_X46Y68         FDRE                                         r  orbit_angles_cos_reg[2][6]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.121    -0.471    orbit_angles_cos_reg[2][6]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 xs_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1[1].bodies/x_coord_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz_1 rise@0.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.275ns (49.218%)  route 0.284ns (50.782%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.560    -0.604    CLK25MHZ
    SLICE_X50Y100        FDRE                                         r  xs_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  xs_reg[1][1]/Q
                         net (fo=4, routed)           0.284    -0.156    genblk1[1].bodies/x_squared_plus_y_squared1__0_0[1]
    SLICE_X56Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.111 r  genblk1[1].bodies/x_squared_plus_y_squared1__0_i_24__0/O
                         net (fo=1, routed)           0.000    -0.111    genblk1[1].bodies/x_squared_plus_y_squared1__0_i_24__0_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.045 r  genblk1[1].bodies/x_squared_plus_y_squared1__0_i_3__0/O[1]
                         net (fo=3, routed)           0.000    -0.045    genblk1[1].bodies/x_squared_plus_y_squared1__0_i_3__0_n_6
    SLICE_X56Y105        FDRE                                         r  genblk1[1].bodies/x_coord_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.829    -0.844    genblk1[1].bodies/CLK25MHZ
    SLICE_X56Y105        FDRE                                         r  genblk1[1].bodies/x_coord_reg[1]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X56Y105        FDRE (Hold_fdre_C_D)         0.130    -0.210    genblk1[1].bodies/x_coord_reg[1]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ps2rx0/n_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ps2rx0/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz_1 rise@0.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.558    -0.606    ps2rx0/CLK25MHZ
    SLICE_X67Y72         FDRE                                         r  ps2rx0/n_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  ps2rx0/n_reg_reg[3]/Q
                         net (fo=3, routed)           0.114    -0.351    ps2rx0/n_reg[3]
    SLICE_X66Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.306 r  ps2rx0/FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    ps2rx0/FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X66Y72         FDRE                                         r  ps2rx0/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.827    -0.846    ps2rx0/CLK25MHZ
    SLICE_X66Y72         FDRE                                         r  ps2rx0/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X66Y72         FDRE (Hold_fdre_C_D)         0.121    -0.472    ps2rx0/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 orbit_angles_sin_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            orbit_angles_sin_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz_1 rise@0.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.437%)  route 0.122ns (39.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.559    -0.605    CLK25MHZ
    SLICE_X31Y76         FDRE                                         r  orbit_angles_sin_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  orbit_angles_sin_reg[4][1]/Q
                         net (fo=10, routed)          0.122    -0.343    orbit_angles_sin_reg[4][1]
    SLICE_X30Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.298 r  orbit_angles_sin[4]_rep[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.298    orbit_angles_sin[4]_rep[4]_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  orbit_angles_sin_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.827    -0.846    CLK25MHZ
    SLICE_X30Y76         FDRE                                         r  orbit_angles_sin_reg[4][4]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.121    -0.471    orbit_angles_sin_reg[4][4]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pixel_column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_column_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz_1 rise@0.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.562    -0.602    CLK25MHZ
    SLICE_X63Y104        FDRE                                         r  pixel_column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  pixel_column_reg[1]/Q
                         net (fo=32, routed)          0.121    -0.340    pixel_column_reg[1]
    SLICE_X62Y104        LUT4 (Prop_lut4_I2_O)        0.045    -0.295 r  pixel_column[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    p_0_in__0[3]
    SLICE_X62Y104        FDRE                                         r  pixel_column_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.832    -0.840    CLK25MHZ
    SLICE_X62Y104        FDRE                                         r  pixel_column_reg[3]/C
                         clock pessimism              0.251    -0.589    
    SLICE_X62Y104        FDRE (Hold_fdre_C_D)         0.120    -0.469    pixel_column_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz_1 rise@0.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.557    -0.607    CLK25MHZ
    SLICE_X69Y116        FDRE                                         r  b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  b_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.350    b__0[3]
    SLICE_X69Y118        FDRE                                         r  Blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.825    -0.848    CLK25MHZ
    SLICE_X69Y118        FDRE                                         r  Blue_reg[3]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X69Y118        FDRE (Hold_fdre_C_D)         0.070    -0.525    Blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 orbit_angles_sin_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            orbit_angles_cos_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz_1 rise@0.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.568    -0.596    CLK25MHZ
    SLICE_X43Y94         FDRE                                         r  orbit_angles_sin_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  orbit_angles_sin_reg[1][1]/Q
                         net (fo=10, routed)          0.122    -0.333    orbit_angles_sin_reg[1][1]
    SLICE_X42Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  orbit_angles_cos[1][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    orbit_angles_cos[1][4]_i_1_n_0
    SLICE_X42Y94         FDRE                                         r  orbit_angles_cos_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.838    -0.835    CLK25MHZ
    SLICE_X42Y94         FDRE                                         r  orbit_angles_cos_reg[1][4]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.120    -0.463    orbit_angles_cos_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK25MHZ_CLK25MHz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X0Y42      genblk1[0].bodies/radius_squared_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X1Y44      genblk1[1].bodies/radius_squared_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X0Y36      genblk1[2].bodies/radius_squared_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X2Y37      genblk1[3].bodies/radius_squared_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X0Y34      genblk1[4].bodies/radius_squared_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X2Y42      genblk1[5].bodies/radius_squared_reg/CLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   vga_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X70Y117    Blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X70Y117    Blue_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X66Y73     ps2rx0/b_reg_reg[9]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X66Y73     ps2rx0/b_reg_reg[9]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y118    Blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y118    Green_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y118    Red_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y118    Red_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y118    Red_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y116    b_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y116    b_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y116    b_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X66Y73     ps2rx0/b_reg_reg[9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X66Y73     ps2rx0/b_reg_reg[9]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y117    Blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y117    Blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y117    Blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y115    Green_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y115    Green_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y115    Green_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y115    Red_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y116    b_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CLK25MHz_1
  To Clock:  clkfbout_CLK25MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CLK25MHz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   vga_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  vga_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK25MHZ_CLK25MHz_1
  To Clock:  CLK25MHZ_CLK25MHz

Setup :            0  Failing Endpoints,  Worst Slack       18.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.034ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz rise@40.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        21.806ns  (logic 11.986ns (54.967%)  route 9.820ns (45.033%))
  Logic Levels:           27  (CARRY4=18 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.632 r  genblk3[5].sin0/xs_reg[5][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.632    genblk3[5].sin0/xs_reg[5][7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.966 r  genblk3[5].sin0/xs_reg[5][10]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.966    genblk3[5].sin0_n_1
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][9]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X68Y101        FDRE (Setup_fdre_C_D)        0.062    39.000    xs_reg[5][9]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                         -20.966    
  -------------------------------------------------------------------
                         slack                                 18.034    

Slack (MET) :             18.129ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz rise@40.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        21.711ns  (logic 11.891ns (54.770%)  route 9.820ns (45.230%))
  Logic Levels:           27  (CARRY4=18 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.632 r  genblk3[5].sin0/xs_reg[5][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.632    genblk3[5].sin0/xs_reg[5][7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.871 r  genblk3[5].sin0/xs_reg[5][10]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.871    genblk3[5].sin0_n_0
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][10]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X68Y101        FDRE (Setup_fdre_C_D)        0.062    39.000    xs_reg[5][10]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                         -20.871    
  -------------------------------------------------------------------
                         slack                                 18.129    

Slack (MET) :             18.145ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz rise@40.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        21.695ns  (logic 11.875ns (54.737%)  route 9.820ns (45.263%))
  Logic Levels:           27  (CARRY4=18 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.632 r  genblk3[5].sin0/xs_reg[5][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.632    genblk3[5].sin0/xs_reg[5][7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.855 r  genblk3[5].sin0/xs_reg[5][10]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.855    genblk3[5].sin0_n_2
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][8]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X68Y101        FDRE (Setup_fdre_C_D)        0.062    39.000    xs_reg[5][8]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                         -20.855    
  -------------------------------------------------------------------
                         slack                                 18.145    

Slack (MET) :             18.262ns  (required time - arrival time)
  Source:                 p_0_out__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[4][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz rise@40.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        21.576ns  (logic 11.628ns (53.894%)  route 9.948ns (46.106%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.723    -0.817    CLK25MHZ
    DSP48_X0Y28          DSP48E1                                      r  p_0_out__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.192 r  p_0_out__12/P[1]
                         net (fo=16, routed)          2.342     5.534    p_0_out__12_n_104
    SLICE_X7Y66          LUT2 (Prop_lut2_I0_O)        0.124     5.658 r  xs[4][3]_i_229/O
                         net (fo=1, routed)           0.000     5.658    xs[4][3]_i_229_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.190 r  xs_reg[4][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.190    xs_reg[4][3]_i_187_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.304 r  xs_reg[4][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.304    xs_reg[4][3]_i_186_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.418 r  xs_reg[4][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.418    xs_reg[4][3]_i_204_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.532 r  xs_reg[4][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     6.532    xs_reg[4][3]_i_164_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.646 r  xs_reg[4][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     6.646    xs_reg[4][3]_i_130_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.959 r  xs_reg[4][7]_i_54/O[3]
                         net (fo=2, routed)           0.862     7.821    xs_reg[4][7]_i_54_n_4
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.335     8.156 r  xs[4][7]_i_42/O
                         net (fo=2, routed)           0.822     8.979    xs[4][7]_i_42_n_0
    SLICE_X6Y71          LUT4 (Prop_lut4_I3_O)        0.331     9.310 r  xs[4][7]_i_46/O
                         net (fo=1, routed)           0.000     9.310    xs[4][7]_i_46_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.686 r  xs_reg[4][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.686    xs_reg[4][7]_i_36_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.905 r  xs_reg[4][10]_i_150/O[0]
                         net (fo=2, routed)           1.105    11.010    xs_reg[4][10]_i_150_n_7
    SLICE_X4Y72          LUT3 (Prop_lut3_I2_O)        0.325    11.335 r  xs[4][7]_i_27/O
                         net (fo=2, routed)           0.648    11.984    xs[4][7]_i_27_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.327    12.311 r  xs[4][7]_i_31/O
                         net (fo=1, routed)           0.000    12.311    xs[4][7]_i_31_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.712 r  xs_reg[4][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.712    xs_reg[4][7]_i_26_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.935 r  xs_reg[4][10]_i_52/O[0]
                         net (fo=11, routed)          1.397    14.332    xs_reg[4][10]_i_52_n_7
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.299    14.631 r  xs[4][3]_i_216/O
                         net (fo=1, routed)           0.000    14.631    xs[4][3]_i_216_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.181 r  xs_reg[4][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000    15.181    xs_reg[4][3]_i_169_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  xs_reg[4][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.295    xs_reg[4][3]_i_131_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.409 r  xs_reg[4][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.409    xs_reg[4][3]_i_93_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.523 r  xs_reg[4][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.523    xs_reg[4][3]_i_56_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.637 r  xs_reg[4][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.637    xs_reg[4][3]_i_39_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.794 f  xs_reg[4][3]_i_29/CO[1]
                         net (fo=4, routed)           0.854    16.648    xs_reg[4][3]_i_29_n_2
    SLICE_X8Y81          LUT6 (Prop_lut6_I2_O)        0.329    16.977 f  xs[4][7]_i_25/O
                         net (fo=6, routed)           0.468    17.445    xs[4][7]_i_25_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I2_O)        0.124    17.569 r  xs[4][10]_i_55/O
                         net (fo=2, routed)           0.724    18.293    xs[4][10]_i_55_n_0
    SLICE_X9Y82          LUT5 (Prop_lut5_I2_O)        0.124    18.417 r  xs[4][7]_i_21/O
                         net (fo=1, routed)           0.000    18.417    xs[4][7]_i_21_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.818 r  xs_reg[4][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.818    xs_reg[4][7]_i_13_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.152 r  xs_reg[4][10]_i_13/O[1]
                         net (fo=1, routed)           0.724    19.876    genblk3[4].sin0/p_17_out[9]
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.303    20.179 r  genblk3[4].sin0/xs[4][10]_i_5/O
                         net (fo=1, routed)           0.000    20.179    genblk3[4].sin0/xs[4][10]_i_5_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.759 r  genblk3[4].sin0/xs_reg[4][10]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.759    genblk3[4].sin0_n_0
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.517    38.497    CLK25MHZ
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][10]/C
                         clock pessimism              0.559    39.056    
                         clock uncertainty           -0.098    38.959    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.062    39.021    xs_reg[4][10]
  -------------------------------------------------------------------
                         required time                         39.021    
                         arrival time                         -20.759    
  -------------------------------------------------------------------
                         slack                                 18.262    

Slack (MET) :             18.278ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz rise@40.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        21.562ns  (logic 11.742ns (54.458%)  route 9.820ns (45.542%))
  Logic Levels:           26  (CARRY4=17 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.722 r  genblk3[5].sin0/xs_reg[5][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.722    genblk3[5].sin0_n_3
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][7]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.062    39.000    xs_reg[5][7]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                         -20.722    
  -------------------------------------------------------------------
                         slack                                 18.278    

Slack (MET) :             18.338ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz rise@40.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        21.502ns  (logic 11.682ns (54.331%)  route 9.820ns (45.669%))
  Logic Levels:           26  (CARRY4=17 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.662 r  genblk3[5].sin0/xs_reg[5][7]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.662    genblk3[5].sin0_n_4
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][6]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.062    39.000    xs_reg[5][6]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                         -20.662    
  -------------------------------------------------------------------
                         slack                                 18.338    

Slack (MET) :             18.520ns  (required time - arrival time)
  Source:                 p_0_out__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz rise@40.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        21.318ns  (logic 11.356ns (53.270%)  route 9.962ns (46.730%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.723    -0.817    CLK25MHZ
    DSP48_X0Y28          DSP48E1                                      r  p_0_out__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.192 r  p_0_out__12/P[1]
                         net (fo=16, routed)          2.342     5.534    p_0_out__12_n_104
    SLICE_X7Y66          LUT2 (Prop_lut2_I0_O)        0.124     5.658 r  xs[4][3]_i_229/O
                         net (fo=1, routed)           0.000     5.658    xs[4][3]_i_229_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.190 r  xs_reg[4][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.190    xs_reg[4][3]_i_187_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.304 r  xs_reg[4][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.304    xs_reg[4][3]_i_186_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.418 r  xs_reg[4][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.418    xs_reg[4][3]_i_204_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.532 r  xs_reg[4][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     6.532    xs_reg[4][3]_i_164_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.646 r  xs_reg[4][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     6.646    xs_reg[4][3]_i_130_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.959 r  xs_reg[4][7]_i_54/O[3]
                         net (fo=2, routed)           0.862     7.821    xs_reg[4][7]_i_54_n_4
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.335     8.156 r  xs[4][7]_i_42/O
                         net (fo=2, routed)           0.822     8.979    xs[4][7]_i_42_n_0
    SLICE_X6Y71          LUT4 (Prop_lut4_I3_O)        0.331     9.310 r  xs[4][7]_i_46/O
                         net (fo=1, routed)           0.000     9.310    xs[4][7]_i_46_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.686 r  xs_reg[4][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.686    xs_reg[4][7]_i_36_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.905 r  xs_reg[4][10]_i_150/O[0]
                         net (fo=2, routed)           1.105    11.010    xs_reg[4][10]_i_150_n_7
    SLICE_X4Y72          LUT3 (Prop_lut3_I2_O)        0.325    11.335 r  xs[4][7]_i_27/O
                         net (fo=2, routed)           0.648    11.984    xs[4][7]_i_27_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.327    12.311 r  xs[4][7]_i_31/O
                         net (fo=1, routed)           0.000    12.311    xs[4][7]_i_31_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.712 r  xs_reg[4][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.712    xs_reg[4][7]_i_26_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.935 r  xs_reg[4][10]_i_52/O[0]
                         net (fo=11, routed)          1.397    14.332    xs_reg[4][10]_i_52_n_7
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.299    14.631 r  xs[4][3]_i_216/O
                         net (fo=1, routed)           0.000    14.631    xs[4][3]_i_216_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.181 r  xs_reg[4][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000    15.181    xs_reg[4][3]_i_169_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  xs_reg[4][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.295    xs_reg[4][3]_i_131_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.409 r  xs_reg[4][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.409    xs_reg[4][3]_i_93_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.523 r  xs_reg[4][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.523    xs_reg[4][3]_i_56_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.637 r  xs_reg[4][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.637    xs_reg[4][3]_i_39_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.794 f  xs_reg[4][3]_i_29/CO[1]
                         net (fo=4, routed)           0.854    16.648    xs_reg[4][3]_i_29_n_2
    SLICE_X8Y81          LUT6 (Prop_lut6_I2_O)        0.329    16.977 f  xs[4][7]_i_25/O
                         net (fo=6, routed)           0.468    17.445    xs[4][7]_i_25_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I2_O)        0.124    17.569 r  xs[4][10]_i_55/O
                         net (fo=2, routed)           0.724    18.293    xs[4][10]_i_55_n_0
    SLICE_X9Y82          LUT5 (Prop_lut5_I2_O)        0.124    18.417 r  xs[4][7]_i_21/O
                         net (fo=1, routed)           0.000    18.417    xs[4][7]_i_21_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.818 r  xs_reg[4][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.818    xs_reg[4][7]_i_13_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.040 r  xs_reg[4][10]_i_13/O[0]
                         net (fo=1, routed)           0.738    19.778    genblk3[4].sin0/p_17_out[8]
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.299    20.077 r  genblk3[4].sin0/xs[4][10]_i_6/O
                         net (fo=1, routed)           0.000    20.077    genblk3[4].sin0/xs[4][10]_i_6_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.501 r  genblk3[4].sin0/xs_reg[4][10]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.501    genblk3[4].sin0_n_1
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.517    38.497    CLK25MHZ
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][9]/C
                         clock pessimism              0.559    39.056    
                         clock uncertainty           -0.098    38.959    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.062    39.021    xs_reg[4][9]
  -------------------------------------------------------------------
                         required time                         39.021    
                         arrival time                         -20.501    
  -------------------------------------------------------------------
                         slack                                 18.520    

Slack (MET) :             18.646ns  (required time - arrival time)
  Source:                 p_0_out__8/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz rise@40.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        21.204ns  (logic 11.351ns (53.533%)  route 9.853ns (46.467%))
  Logic Levels:           24  (CARRY4=14 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.705    -0.835    CLK25MHZ
    DSP48_X1Y32          DSP48E1                                      r  p_0_out__8/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.174 r  p_0_out__8/P[1]
                         net (fo=16, routed)          2.163     5.336    p_0_out__8_n_104
    SLICE_X49Y76         LUT2 (Prop_lut2_I0_O)        0.124     5.460 r  xs[3][3]_i_229/O
                         net (fo=1, routed)           0.000     5.460    xs[3][3]_i_229_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.992 r  xs_reg[3][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     5.992    xs_reg[3][3]_i_187_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.106 r  xs_reg[3][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.106    xs_reg[3][3]_i_186_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.419 r  xs_reg[3][3]_i_204/O[3]
                         net (fo=2, routed)           0.963     7.383    xs_reg[3][3]_i_204_n_4
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.335     7.718 r  xs[3][3]_i_152/O
                         net (fo=2, routed)           0.822     8.540    xs[3][3]_i_152_n_0
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.331     8.871 r  xs[3][3]_i_156/O
                         net (fo=1, routed)           0.000     8.871    xs[3][3]_i_156_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.247 r  xs_reg[3][3]_i_112/CO[3]
                         net (fo=1, routed)           0.000     9.247    xs_reg[3][3]_i_112_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.364 r  xs_reg[3][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.364    xs_reg[3][3]_i_75_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  xs_reg[3][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.481    xs_reg[3][3]_i_54_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.720 r  xs_reg[3][7]_i_36/O[2]
                         net (fo=2, routed)           1.139    10.859    xs_reg[3][7]_i_36_n_5
    SLICE_X59Y83         LUT3 (Prop_lut3_I2_O)        0.329    11.188 r  xs[3][7]_i_29/O
                         net (fo=2, routed)           0.668    11.856    xs[3][7]_i_29_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I3_O)        0.326    12.182 r  xs[3][7]_i_33/O
                         net (fo=1, routed)           0.000    12.182    xs[3][7]_i_33_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.732 r  xs_reg[3][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.732    xs_reg[3][7]_i_26_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.066 r  xs_reg[3][10]_i_52/O[1]
                         net (fo=10, routed)          1.304    14.370    xs_reg[3][10]_i_52_n_6
    SLICE_X61Y86         LUT4 (Prop_lut4_I2_O)        0.303    14.673 r  xs[3][3]_i_63/O
                         net (fo=1, routed)           0.000    14.673    xs[3][3]_i_63_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.223 r  xs_reg[3][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.223    xs_reg[3][3]_i_39_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.380 f  xs_reg[3][3]_i_29/CO[1]
                         net (fo=4, routed)           0.613    15.993    xs_reg[3][3]_i_29_n_2
    SLICE_X60Y91         LUT6 (Prop_lut6_I2_O)        0.329    16.322 f  xs[3][7]_i_25/O
                         net (fo=6, routed)           0.477    16.799    xs[3][7]_i_25_n_0
    SLICE_X60Y92         LUT3 (Prop_lut3_I2_O)        0.124    16.923 r  xs[3][10]_i_55/O
                         net (fo=2, routed)           0.644    17.567    xs[3][10]_i_55_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I2_O)        0.124    17.691 r  xs[3][7]_i_21/O
                         net (fo=1, routed)           0.000    17.691    xs[3][7]_i_21_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.092 r  xs_reg[3][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.092    xs_reg[3][7]_i_13_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.426 r  xs_reg[3][10]_i_13/O[1]
                         net (fo=1, routed)           1.060    19.486    genblk3[3].sin0/p_15_out[9]
    SLICE_X64Y92         LUT6 (Prop_lut6_I5_O)        0.303    19.789 r  genblk3[3].sin0/xs[3][10]_i_5/O
                         net (fo=1, routed)           0.000    19.789    genblk3[3].sin0/xs[3][10]_i_5_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.369 r  genblk3[3].sin0/xs_reg[3][10]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.369    genblk3[3].sin0_n_0
    SLICE_X64Y92         FDRE                                         r  xs_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.511    38.491    CLK25MHZ
    SLICE_X64Y92         FDRE                                         r  xs_reg[3][10]/C
                         clock pessimism              0.559    39.050    
                         clock uncertainty           -0.098    38.953    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)        0.062    39.015    xs_reg[3][10]
  -------------------------------------------------------------------
                         required time                         39.015    
                         arrival time                         -20.369    
  -------------------------------------------------------------------
                         slack                                 18.646    

Slack (MET) :             18.684ns  (required time - arrival time)
  Source:                 p_0_out__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz rise@40.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        21.154ns  (logic 11.188ns (52.888%)  route 9.966ns (47.112%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.723    -0.817    CLK25MHZ
    DSP48_X0Y28          DSP48E1                                      r  p_0_out__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.192 r  p_0_out__12/P[1]
                         net (fo=16, routed)          2.342     5.534    p_0_out__12_n_104
    SLICE_X7Y66          LUT2 (Prop_lut2_I0_O)        0.124     5.658 r  xs[4][3]_i_229/O
                         net (fo=1, routed)           0.000     5.658    xs[4][3]_i_229_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.190 r  xs_reg[4][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.190    xs_reg[4][3]_i_187_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.304 r  xs_reg[4][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.304    xs_reg[4][3]_i_186_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.418 r  xs_reg[4][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.418    xs_reg[4][3]_i_204_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.532 r  xs_reg[4][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     6.532    xs_reg[4][3]_i_164_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.646 r  xs_reg[4][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     6.646    xs_reg[4][3]_i_130_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.959 r  xs_reg[4][7]_i_54/O[3]
                         net (fo=2, routed)           0.862     7.821    xs_reg[4][7]_i_54_n_4
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.335     8.156 r  xs[4][7]_i_42/O
                         net (fo=2, routed)           0.822     8.979    xs[4][7]_i_42_n_0
    SLICE_X6Y71          LUT4 (Prop_lut4_I3_O)        0.331     9.310 r  xs[4][7]_i_46/O
                         net (fo=1, routed)           0.000     9.310    xs[4][7]_i_46_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.686 r  xs_reg[4][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.686    xs_reg[4][7]_i_36_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.905 r  xs_reg[4][10]_i_150/O[0]
                         net (fo=2, routed)           1.105    11.010    xs_reg[4][10]_i_150_n_7
    SLICE_X4Y72          LUT3 (Prop_lut3_I2_O)        0.325    11.335 r  xs[4][7]_i_27/O
                         net (fo=2, routed)           0.648    11.984    xs[4][7]_i_27_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.327    12.311 r  xs[4][7]_i_31/O
                         net (fo=1, routed)           0.000    12.311    xs[4][7]_i_31_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.712 r  xs_reg[4][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.712    xs_reg[4][7]_i_26_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.935 r  xs_reg[4][10]_i_52/O[0]
                         net (fo=11, routed)          1.397    14.332    xs_reg[4][10]_i_52_n_7
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.299    14.631 r  xs[4][3]_i_216/O
                         net (fo=1, routed)           0.000    14.631    xs[4][3]_i_216_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.181 r  xs_reg[4][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000    15.181    xs_reg[4][3]_i_169_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  xs_reg[4][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.295    xs_reg[4][3]_i_131_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.409 r  xs_reg[4][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.409    xs_reg[4][3]_i_93_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.523 r  xs_reg[4][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.523    xs_reg[4][3]_i_56_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.637 r  xs_reg[4][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.637    xs_reg[4][3]_i_39_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.794 f  xs_reg[4][3]_i_29/CO[1]
                         net (fo=4, routed)           0.854    16.648    xs_reg[4][3]_i_29_n_2
    SLICE_X8Y81          LUT6 (Prop_lut6_I2_O)        0.329    16.977 f  xs[4][7]_i_25/O
                         net (fo=6, routed)           0.468    17.445    xs[4][7]_i_25_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I2_O)        0.124    17.569 r  xs[4][10]_i_55/O
                         net (fo=2, routed)           0.724    18.293    xs[4][10]_i_55_n_0
    SLICE_X9Y82          LUT5 (Prop_lut5_I2_O)        0.124    18.417 r  xs[4][7]_i_21/O
                         net (fo=1, routed)           0.000    18.417    xs[4][7]_i_21_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.665 r  xs_reg[4][7]_i_13/O[3]
                         net (fo=1, routed)           0.742    19.407    genblk3[4].sin0/p_17_out[7]
    SLICE_X13Y82         LUT6 (Prop_lut6_I5_O)        0.306    19.713 r  genblk3[4].sin0/xs[4][7]_i_6/O
                         net (fo=1, routed)           0.000    19.713    genblk3[4].sin0/xs[4][7]_i_6_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  genblk3[4].sin0/xs_reg[4][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.114    genblk3[4].sin0/xs_reg[4][7]_i_1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.337 r  genblk3[4].sin0/xs_reg[4][10]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.337    genblk3[4].sin0_n_2
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.517    38.497    CLK25MHZ
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][8]/C
                         clock pessimism              0.559    39.056    
                         clock uncertainty           -0.098    38.959    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.062    39.021    xs_reg[4][8]
  -------------------------------------------------------------------
                         required time                         39.021    
                         arrival time                         -20.337    
  -------------------------------------------------------------------
                         slack                                 18.684    

Slack (MET) :             18.691ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz rise@40.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        21.149ns  (logic 11.329ns (53.568%)  route 9.820ns (46.432%))
  Logic Levels:           26  (CARRY4=17 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    20.309 r  genblk3[5].sin0/xs_reg[5][7]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.309    genblk3[5].sin0_n_5
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][5]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.062    39.000    xs_reg[5][5]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                         -20.309    
  -------------------------------------------------------------------
                         slack                                 18.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 colors_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz rise@0.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.557    -0.607    CLK25MHZ
    SLICE_X67Y116        FDRE                                         r  colors_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  colors_reg[4][0]/Q
                         net (fo=1, routed)           0.087    -0.379    genblk1[5].bodies/b_reg[0]
    SLICE_X66Y116        LUT6 (Prop_lut6_I1_O)        0.045    -0.334 r  genblk1[5].bodies/b[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    genblk1[5].bodies_n_4
    SLICE_X66Y116        FDRE                                         r  b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.827    -0.846    CLK25MHZ
    SLICE_X66Y116        FDRE                                         r  b_reg[0]/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.098    -0.497    
    SLICE_X66Y116        FDRE (Hold_fdre_C_D)         0.120    -0.377    b_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 orbit_angles_sin_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            orbit_angles_cos_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz rise@0.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.568    -0.596    CLK25MHZ
    SLICE_X71Y93         FDRE                                         r  orbit_angles_sin_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  orbit_angles_sin_reg[5][3]/Q
                         net (fo=6, routed)           0.090    -0.365    orbit_angles_sin_reg[5][3]
    SLICE_X70Y93         LUT6 (Prop_lut6_I5_O)        0.045    -0.320 r  orbit_angles_cos[5][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    orbit_angles_cos[5][4]_i_1_n_0
    SLICE_X70Y93         FDRE                                         r  orbit_angles_cos_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.840    -0.833    CLK25MHZ
    SLICE_X70Y93         FDRE                                         r  orbit_angles_cos_reg[5][4]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X70Y93         FDRE (Hold_fdre_C_D)         0.120    -0.366    orbit_angles_cos_reg[5][4]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 orbit_angles_sin_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            orbit_angles_cos_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz rise@0.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.559    -0.605    CLK25MHZ
    SLICE_X47Y68         FDRE                                         r  orbit_angles_sin_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  orbit_angles_sin_reg[2][6]/Q
                         net (fo=4, routed)           0.102    -0.362    orbit_angles_sin_reg[2][6]
    SLICE_X46Y68         LUT5 (Prop_lut5_I4_O)        0.048    -0.314 r  orbit_angles_cos[2][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    orbit_angles_cos[2][7]_i_1_n_0
    SLICE_X46Y68         FDRE                                         r  orbit_angles_cos_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.828    -0.845    CLK25MHZ
    SLICE_X46Y68         FDRE                                         r  orbit_angles_cos_reg[2][7]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.098    -0.495    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.131    -0.364    orbit_angles_cos_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 orbit_angles_sin_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            orbit_angles_cos_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz rise@0.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.559    -0.605    CLK25MHZ
    SLICE_X47Y68         FDRE                                         r  orbit_angles_sin_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  orbit_angles_sin_reg[2][6]/Q
                         net (fo=4, routed)           0.102    -0.362    orbit_angles_sin_reg[2][6]
    SLICE_X46Y68         LUT4 (Prop_lut4_I0_O)        0.045    -0.317 r  orbit_angles_cos[2][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    orbit_angles_cos[2][6]_i_1_n_0
    SLICE_X46Y68         FDRE                                         r  orbit_angles_cos_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.828    -0.845    CLK25MHZ
    SLICE_X46Y68         FDRE                                         r  orbit_angles_cos_reg[2][6]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.098    -0.495    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.121    -0.374    orbit_angles_cos_reg[2][6]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xs_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1[1].bodies/x_coord_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz rise@0.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.275ns (49.218%)  route 0.284ns (50.782%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.560    -0.604    CLK25MHZ
    SLICE_X50Y100        FDRE                                         r  xs_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  xs_reg[1][1]/Q
                         net (fo=4, routed)           0.284    -0.156    genblk1[1].bodies/x_squared_plus_y_squared1__0_0[1]
    SLICE_X56Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.111 r  genblk1[1].bodies/x_squared_plus_y_squared1__0_i_24__0/O
                         net (fo=1, routed)           0.000    -0.111    genblk1[1].bodies/x_squared_plus_y_squared1__0_i_24__0_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.045 r  genblk1[1].bodies/x_squared_plus_y_squared1__0_i_3__0/O[1]
                         net (fo=3, routed)           0.000    -0.045    genblk1[1].bodies/x_squared_plus_y_squared1__0_i_3__0_n_6
    SLICE_X56Y105        FDRE                                         r  genblk1[1].bodies/x_coord_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.829    -0.844    genblk1[1].bodies/CLK25MHZ
    SLICE_X56Y105        FDRE                                         r  genblk1[1].bodies/x_coord_reg[1]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.098    -0.243    
    SLICE_X56Y105        FDRE (Hold_fdre_C_D)         0.130    -0.113    genblk1[1].bodies/x_coord_reg[1]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ps2rx0/n_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ps2rx0/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz rise@0.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.558    -0.606    ps2rx0/CLK25MHZ
    SLICE_X67Y72         FDRE                                         r  ps2rx0/n_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  ps2rx0/n_reg_reg[3]/Q
                         net (fo=3, routed)           0.114    -0.351    ps2rx0/n_reg[3]
    SLICE_X66Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.306 r  ps2rx0/FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    ps2rx0/FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X66Y72         FDRE                                         r  ps2rx0/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.827    -0.846    ps2rx0/CLK25MHZ
    SLICE_X66Y72         FDRE                                         r  ps2rx0/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.098    -0.496    
    SLICE_X66Y72         FDRE (Hold_fdre_C_D)         0.121    -0.375    ps2rx0/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 orbit_angles_sin_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            orbit_angles_sin_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz rise@0.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.437%)  route 0.122ns (39.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.559    -0.605    CLK25MHZ
    SLICE_X31Y76         FDRE                                         r  orbit_angles_sin_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  orbit_angles_sin_reg[4][1]/Q
                         net (fo=10, routed)          0.122    -0.343    orbit_angles_sin_reg[4][1]
    SLICE_X30Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.298 r  orbit_angles_sin[4]_rep[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.298    orbit_angles_sin[4]_rep[4]_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  orbit_angles_sin_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.827    -0.846    CLK25MHZ
    SLICE_X30Y76         FDRE                                         r  orbit_angles_sin_reg[4][4]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.098    -0.495    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.121    -0.374    orbit_angles_sin_reg[4][4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pixel_column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_column_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz rise@0.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.562    -0.602    CLK25MHZ
    SLICE_X63Y104        FDRE                                         r  pixel_column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  pixel_column_reg[1]/Q
                         net (fo=32, routed)          0.121    -0.340    pixel_column_reg[1]
    SLICE_X62Y104        LUT4 (Prop_lut4_I2_O)        0.045    -0.295 r  pixel_column[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    p_0_in__0[3]
    SLICE_X62Y104        FDRE                                         r  pixel_column_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.832    -0.840    CLK25MHZ
    SLICE_X62Y104        FDRE                                         r  pixel_column_reg[3]/C
                         clock pessimism              0.251    -0.589    
                         clock uncertainty            0.098    -0.492    
    SLICE_X62Y104        FDRE (Hold_fdre_C_D)         0.120    -0.372    pixel_column_reg[3]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz rise@0.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.557    -0.607    CLK25MHZ
    SLICE_X69Y116        FDRE                                         r  b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  b_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.350    b__0[3]
    SLICE_X69Y118        FDRE                                         r  Blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.825    -0.848    CLK25MHZ
    SLICE_X69Y118        FDRE                                         r  Blue_reg[3]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X69Y118        FDRE (Hold_fdre_C_D)         0.070    -0.428    Blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 orbit_angles_sin_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            orbit_angles_cos_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz rise@0.000ns - CLK25MHZ_CLK25MHz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.568    -0.596    CLK25MHZ
    SLICE_X43Y94         FDRE                                         r  orbit_angles_sin_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  orbit_angles_sin_reg[1][1]/Q
                         net (fo=10, routed)          0.122    -0.333    orbit_angles_sin_reg[1][1]
    SLICE_X42Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  orbit_angles_cos[1][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    orbit_angles_cos[1][4]_i_1_n_0
    SLICE_X42Y94         FDRE                                         r  orbit_angles_cos_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.838    -0.835    CLK25MHZ
    SLICE_X42Y94         FDRE                                         r  orbit_angles_cos_reg[1][4]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.120    -0.366    orbit_angles_cos_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
From Clock:  CLK25MHZ_CLK25MHz
  To Clock:  CLK25MHZ_CLK25MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       18.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.034ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz_1 rise@40.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        21.806ns  (logic 11.986ns (54.967%)  route 9.820ns (45.033%))
  Logic Levels:           27  (CARRY4=18 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.632 r  genblk3[5].sin0/xs_reg[5][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.632    genblk3[5].sin0/xs_reg[5][7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.966 r  genblk3[5].sin0/xs_reg[5][10]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.966    genblk3[5].sin0_n_1
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][9]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X68Y101        FDRE (Setup_fdre_C_D)        0.062    39.000    xs_reg[5][9]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                         -20.966    
  -------------------------------------------------------------------
                         slack                                 18.034    

Slack (MET) :             18.129ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz_1 rise@40.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        21.711ns  (logic 11.891ns (54.770%)  route 9.820ns (45.230%))
  Logic Levels:           27  (CARRY4=18 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.632 r  genblk3[5].sin0/xs_reg[5][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.632    genblk3[5].sin0/xs_reg[5][7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.871 r  genblk3[5].sin0/xs_reg[5][10]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.871    genblk3[5].sin0_n_0
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][10]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X68Y101        FDRE (Setup_fdre_C_D)        0.062    39.000    xs_reg[5][10]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                         -20.871    
  -------------------------------------------------------------------
                         slack                                 18.129    

Slack (MET) :             18.145ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz_1 rise@40.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        21.695ns  (logic 11.875ns (54.737%)  route 9.820ns (45.263%))
  Logic Levels:           27  (CARRY4=18 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.632 r  genblk3[5].sin0/xs_reg[5][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.632    genblk3[5].sin0/xs_reg[5][7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.855 r  genblk3[5].sin0/xs_reg[5][10]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.855    genblk3[5].sin0_n_2
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y101        FDRE                                         r  xs_reg[5][8]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X68Y101        FDRE (Setup_fdre_C_D)        0.062    39.000    xs_reg[5][8]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                         -20.855    
  -------------------------------------------------------------------
                         slack                                 18.145    

Slack (MET) :             18.262ns  (required time - arrival time)
  Source:                 p_0_out__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[4][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz_1 rise@40.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        21.576ns  (logic 11.628ns (53.894%)  route 9.948ns (46.106%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.723    -0.817    CLK25MHZ
    DSP48_X0Y28          DSP48E1                                      r  p_0_out__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.192 r  p_0_out__12/P[1]
                         net (fo=16, routed)          2.342     5.534    p_0_out__12_n_104
    SLICE_X7Y66          LUT2 (Prop_lut2_I0_O)        0.124     5.658 r  xs[4][3]_i_229/O
                         net (fo=1, routed)           0.000     5.658    xs[4][3]_i_229_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.190 r  xs_reg[4][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.190    xs_reg[4][3]_i_187_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.304 r  xs_reg[4][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.304    xs_reg[4][3]_i_186_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.418 r  xs_reg[4][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.418    xs_reg[4][3]_i_204_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.532 r  xs_reg[4][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     6.532    xs_reg[4][3]_i_164_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.646 r  xs_reg[4][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     6.646    xs_reg[4][3]_i_130_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.959 r  xs_reg[4][7]_i_54/O[3]
                         net (fo=2, routed)           0.862     7.821    xs_reg[4][7]_i_54_n_4
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.335     8.156 r  xs[4][7]_i_42/O
                         net (fo=2, routed)           0.822     8.979    xs[4][7]_i_42_n_0
    SLICE_X6Y71          LUT4 (Prop_lut4_I3_O)        0.331     9.310 r  xs[4][7]_i_46/O
                         net (fo=1, routed)           0.000     9.310    xs[4][7]_i_46_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.686 r  xs_reg[4][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.686    xs_reg[4][7]_i_36_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.905 r  xs_reg[4][10]_i_150/O[0]
                         net (fo=2, routed)           1.105    11.010    xs_reg[4][10]_i_150_n_7
    SLICE_X4Y72          LUT3 (Prop_lut3_I2_O)        0.325    11.335 r  xs[4][7]_i_27/O
                         net (fo=2, routed)           0.648    11.984    xs[4][7]_i_27_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.327    12.311 r  xs[4][7]_i_31/O
                         net (fo=1, routed)           0.000    12.311    xs[4][7]_i_31_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.712 r  xs_reg[4][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.712    xs_reg[4][7]_i_26_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.935 r  xs_reg[4][10]_i_52/O[0]
                         net (fo=11, routed)          1.397    14.332    xs_reg[4][10]_i_52_n_7
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.299    14.631 r  xs[4][3]_i_216/O
                         net (fo=1, routed)           0.000    14.631    xs[4][3]_i_216_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.181 r  xs_reg[4][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000    15.181    xs_reg[4][3]_i_169_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  xs_reg[4][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.295    xs_reg[4][3]_i_131_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.409 r  xs_reg[4][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.409    xs_reg[4][3]_i_93_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.523 r  xs_reg[4][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.523    xs_reg[4][3]_i_56_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.637 r  xs_reg[4][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.637    xs_reg[4][3]_i_39_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.794 f  xs_reg[4][3]_i_29/CO[1]
                         net (fo=4, routed)           0.854    16.648    xs_reg[4][3]_i_29_n_2
    SLICE_X8Y81          LUT6 (Prop_lut6_I2_O)        0.329    16.977 f  xs[4][7]_i_25/O
                         net (fo=6, routed)           0.468    17.445    xs[4][7]_i_25_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I2_O)        0.124    17.569 r  xs[4][10]_i_55/O
                         net (fo=2, routed)           0.724    18.293    xs[4][10]_i_55_n_0
    SLICE_X9Y82          LUT5 (Prop_lut5_I2_O)        0.124    18.417 r  xs[4][7]_i_21/O
                         net (fo=1, routed)           0.000    18.417    xs[4][7]_i_21_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.818 r  xs_reg[4][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.818    xs_reg[4][7]_i_13_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.152 r  xs_reg[4][10]_i_13/O[1]
                         net (fo=1, routed)           0.724    19.876    genblk3[4].sin0/p_17_out[9]
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.303    20.179 r  genblk3[4].sin0/xs[4][10]_i_5/O
                         net (fo=1, routed)           0.000    20.179    genblk3[4].sin0/xs[4][10]_i_5_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.759 r  genblk3[4].sin0/xs_reg[4][10]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.759    genblk3[4].sin0_n_0
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.517    38.497    CLK25MHZ
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][10]/C
                         clock pessimism              0.559    39.056    
                         clock uncertainty           -0.098    38.959    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.062    39.021    xs_reg[4][10]
  -------------------------------------------------------------------
                         required time                         39.021    
                         arrival time                         -20.759    
  -------------------------------------------------------------------
                         slack                                 18.262    

Slack (MET) :             18.278ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz_1 rise@40.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        21.562ns  (logic 11.742ns (54.458%)  route 9.820ns (45.542%))
  Logic Levels:           26  (CARRY4=17 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.722 r  genblk3[5].sin0/xs_reg[5][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.722    genblk3[5].sin0_n_3
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][7]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.062    39.000    xs_reg[5][7]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                         -20.722    
  -------------------------------------------------------------------
                         slack                                 18.278    

Slack (MET) :             18.338ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz_1 rise@40.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        21.502ns  (logic 11.682ns (54.331%)  route 9.820ns (45.669%))
  Logic Levels:           26  (CARRY4=17 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.662 r  genblk3[5].sin0/xs_reg[5][7]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.662    genblk3[5].sin0_n_4
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][6]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.062    39.000    xs_reg[5][6]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                         -20.662    
  -------------------------------------------------------------------
                         slack                                 18.338    

Slack (MET) :             18.520ns  (required time - arrival time)
  Source:                 p_0_out__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz_1 rise@40.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        21.318ns  (logic 11.356ns (53.270%)  route 9.962ns (46.730%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.723    -0.817    CLK25MHZ
    DSP48_X0Y28          DSP48E1                                      r  p_0_out__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.192 r  p_0_out__12/P[1]
                         net (fo=16, routed)          2.342     5.534    p_0_out__12_n_104
    SLICE_X7Y66          LUT2 (Prop_lut2_I0_O)        0.124     5.658 r  xs[4][3]_i_229/O
                         net (fo=1, routed)           0.000     5.658    xs[4][3]_i_229_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.190 r  xs_reg[4][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.190    xs_reg[4][3]_i_187_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.304 r  xs_reg[4][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.304    xs_reg[4][3]_i_186_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.418 r  xs_reg[4][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.418    xs_reg[4][3]_i_204_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.532 r  xs_reg[4][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     6.532    xs_reg[4][3]_i_164_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.646 r  xs_reg[4][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     6.646    xs_reg[4][3]_i_130_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.959 r  xs_reg[4][7]_i_54/O[3]
                         net (fo=2, routed)           0.862     7.821    xs_reg[4][7]_i_54_n_4
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.335     8.156 r  xs[4][7]_i_42/O
                         net (fo=2, routed)           0.822     8.979    xs[4][7]_i_42_n_0
    SLICE_X6Y71          LUT4 (Prop_lut4_I3_O)        0.331     9.310 r  xs[4][7]_i_46/O
                         net (fo=1, routed)           0.000     9.310    xs[4][7]_i_46_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.686 r  xs_reg[4][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.686    xs_reg[4][7]_i_36_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.905 r  xs_reg[4][10]_i_150/O[0]
                         net (fo=2, routed)           1.105    11.010    xs_reg[4][10]_i_150_n_7
    SLICE_X4Y72          LUT3 (Prop_lut3_I2_O)        0.325    11.335 r  xs[4][7]_i_27/O
                         net (fo=2, routed)           0.648    11.984    xs[4][7]_i_27_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.327    12.311 r  xs[4][7]_i_31/O
                         net (fo=1, routed)           0.000    12.311    xs[4][7]_i_31_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.712 r  xs_reg[4][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.712    xs_reg[4][7]_i_26_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.935 r  xs_reg[4][10]_i_52/O[0]
                         net (fo=11, routed)          1.397    14.332    xs_reg[4][10]_i_52_n_7
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.299    14.631 r  xs[4][3]_i_216/O
                         net (fo=1, routed)           0.000    14.631    xs[4][3]_i_216_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.181 r  xs_reg[4][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000    15.181    xs_reg[4][3]_i_169_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  xs_reg[4][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.295    xs_reg[4][3]_i_131_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.409 r  xs_reg[4][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.409    xs_reg[4][3]_i_93_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.523 r  xs_reg[4][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.523    xs_reg[4][3]_i_56_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.637 r  xs_reg[4][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.637    xs_reg[4][3]_i_39_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.794 f  xs_reg[4][3]_i_29/CO[1]
                         net (fo=4, routed)           0.854    16.648    xs_reg[4][3]_i_29_n_2
    SLICE_X8Y81          LUT6 (Prop_lut6_I2_O)        0.329    16.977 f  xs[4][7]_i_25/O
                         net (fo=6, routed)           0.468    17.445    xs[4][7]_i_25_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I2_O)        0.124    17.569 r  xs[4][10]_i_55/O
                         net (fo=2, routed)           0.724    18.293    xs[4][10]_i_55_n_0
    SLICE_X9Y82          LUT5 (Prop_lut5_I2_O)        0.124    18.417 r  xs[4][7]_i_21/O
                         net (fo=1, routed)           0.000    18.417    xs[4][7]_i_21_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.818 r  xs_reg[4][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.818    xs_reg[4][7]_i_13_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.040 r  xs_reg[4][10]_i_13/O[0]
                         net (fo=1, routed)           0.738    19.778    genblk3[4].sin0/p_17_out[8]
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.299    20.077 r  genblk3[4].sin0/xs[4][10]_i_6/O
                         net (fo=1, routed)           0.000    20.077    genblk3[4].sin0/xs[4][10]_i_6_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    20.501 r  genblk3[4].sin0/xs_reg[4][10]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.501    genblk3[4].sin0_n_1
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.517    38.497    CLK25MHZ
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][9]/C
                         clock pessimism              0.559    39.056    
                         clock uncertainty           -0.098    38.959    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.062    39.021    xs_reg[4][9]
  -------------------------------------------------------------------
                         required time                         39.021    
                         arrival time                         -20.501    
  -------------------------------------------------------------------
                         slack                                 18.520    

Slack (MET) :             18.646ns  (required time - arrival time)
  Source:                 p_0_out__8/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz_1 rise@40.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        21.204ns  (logic 11.351ns (53.533%)  route 9.853ns (46.467%))
  Logic Levels:           24  (CARRY4=14 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 38.491 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.705    -0.835    CLK25MHZ
    DSP48_X1Y32          DSP48E1                                      r  p_0_out__8/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.174 r  p_0_out__8/P[1]
                         net (fo=16, routed)          2.163     5.336    p_0_out__8_n_104
    SLICE_X49Y76         LUT2 (Prop_lut2_I0_O)        0.124     5.460 r  xs[3][3]_i_229/O
                         net (fo=1, routed)           0.000     5.460    xs[3][3]_i_229_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.992 r  xs_reg[3][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     5.992    xs_reg[3][3]_i_187_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.106 r  xs_reg[3][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.106    xs_reg[3][3]_i_186_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.419 r  xs_reg[3][3]_i_204/O[3]
                         net (fo=2, routed)           0.963     7.383    xs_reg[3][3]_i_204_n_4
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.335     7.718 r  xs[3][3]_i_152/O
                         net (fo=2, routed)           0.822     8.540    xs[3][3]_i_152_n_0
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.331     8.871 r  xs[3][3]_i_156/O
                         net (fo=1, routed)           0.000     8.871    xs[3][3]_i_156_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.247 r  xs_reg[3][3]_i_112/CO[3]
                         net (fo=1, routed)           0.000     9.247    xs_reg[3][3]_i_112_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.364 r  xs_reg[3][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.364    xs_reg[3][3]_i_75_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  xs_reg[3][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.481    xs_reg[3][3]_i_54_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.720 r  xs_reg[3][7]_i_36/O[2]
                         net (fo=2, routed)           1.139    10.859    xs_reg[3][7]_i_36_n_5
    SLICE_X59Y83         LUT3 (Prop_lut3_I2_O)        0.329    11.188 r  xs[3][7]_i_29/O
                         net (fo=2, routed)           0.668    11.856    xs[3][7]_i_29_n_0
    SLICE_X59Y83         LUT4 (Prop_lut4_I3_O)        0.326    12.182 r  xs[3][7]_i_33/O
                         net (fo=1, routed)           0.000    12.182    xs[3][7]_i_33_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.732 r  xs_reg[3][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.732    xs_reg[3][7]_i_26_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.066 r  xs_reg[3][10]_i_52/O[1]
                         net (fo=10, routed)          1.304    14.370    xs_reg[3][10]_i_52_n_6
    SLICE_X61Y86         LUT4 (Prop_lut4_I2_O)        0.303    14.673 r  xs[3][3]_i_63/O
                         net (fo=1, routed)           0.000    14.673    xs[3][3]_i_63_n_0
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.223 r  xs_reg[3][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.223    xs_reg[3][3]_i_39_n_0
    SLICE_X61Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.380 f  xs_reg[3][3]_i_29/CO[1]
                         net (fo=4, routed)           0.613    15.993    xs_reg[3][3]_i_29_n_2
    SLICE_X60Y91         LUT6 (Prop_lut6_I2_O)        0.329    16.322 f  xs[3][7]_i_25/O
                         net (fo=6, routed)           0.477    16.799    xs[3][7]_i_25_n_0
    SLICE_X60Y92         LUT3 (Prop_lut3_I2_O)        0.124    16.923 r  xs[3][10]_i_55/O
                         net (fo=2, routed)           0.644    17.567    xs[3][10]_i_55_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I2_O)        0.124    17.691 r  xs[3][7]_i_21/O
                         net (fo=1, routed)           0.000    17.691    xs[3][7]_i_21_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.092 r  xs_reg[3][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.092    xs_reg[3][7]_i_13_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.426 r  xs_reg[3][10]_i_13/O[1]
                         net (fo=1, routed)           1.060    19.486    genblk3[3].sin0/p_15_out[9]
    SLICE_X64Y92         LUT6 (Prop_lut6_I5_O)        0.303    19.789 r  genblk3[3].sin0/xs[3][10]_i_5/O
                         net (fo=1, routed)           0.000    19.789    genblk3[3].sin0/xs[3][10]_i_5_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.369 r  genblk3[3].sin0/xs_reg[3][10]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.369    genblk3[3].sin0_n_0
    SLICE_X64Y92         FDRE                                         r  xs_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.511    38.491    CLK25MHZ
    SLICE_X64Y92         FDRE                                         r  xs_reg[3][10]/C
                         clock pessimism              0.559    39.050    
                         clock uncertainty           -0.098    38.953    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)        0.062    39.015    xs_reg[3][10]
  -------------------------------------------------------------------
                         required time                         39.015    
                         arrival time                         -20.369    
  -------------------------------------------------------------------
                         slack                                 18.646    

Slack (MET) :             18.684ns  (required time - arrival time)
  Source:                 p_0_out__12/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz_1 rise@40.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        21.154ns  (logic 11.188ns (52.888%)  route 9.966ns (47.112%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.723    -0.817    CLK25MHZ
    DSP48_X0Y28          DSP48E1                                      r  p_0_out__12/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.192 r  p_0_out__12/P[1]
                         net (fo=16, routed)          2.342     5.534    p_0_out__12_n_104
    SLICE_X7Y66          LUT2 (Prop_lut2_I0_O)        0.124     5.658 r  xs[4][3]_i_229/O
                         net (fo=1, routed)           0.000     5.658    xs[4][3]_i_229_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.190 r  xs_reg[4][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.190    xs_reg[4][3]_i_187_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.304 r  xs_reg[4][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.304    xs_reg[4][3]_i_186_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.418 r  xs_reg[4][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.418    xs_reg[4][3]_i_204_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.532 r  xs_reg[4][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000     6.532    xs_reg[4][3]_i_164_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.646 r  xs_reg[4][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     6.646    xs_reg[4][3]_i_130_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.959 r  xs_reg[4][7]_i_54/O[3]
                         net (fo=2, routed)           0.862     7.821    xs_reg[4][7]_i_54_n_4
    SLICE_X6Y71          LUT3 (Prop_lut3_I0_O)        0.335     8.156 r  xs[4][7]_i_42/O
                         net (fo=2, routed)           0.822     8.979    xs[4][7]_i_42_n_0
    SLICE_X6Y71          LUT4 (Prop_lut4_I3_O)        0.331     9.310 r  xs[4][7]_i_46/O
                         net (fo=1, routed)           0.000     9.310    xs[4][7]_i_46_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.686 r  xs_reg[4][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.686    xs_reg[4][7]_i_36_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.905 r  xs_reg[4][10]_i_150/O[0]
                         net (fo=2, routed)           1.105    11.010    xs_reg[4][10]_i_150_n_7
    SLICE_X4Y72          LUT3 (Prop_lut3_I2_O)        0.325    11.335 r  xs[4][7]_i_27/O
                         net (fo=2, routed)           0.648    11.984    xs[4][7]_i_27_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.327    12.311 r  xs[4][7]_i_31/O
                         net (fo=1, routed)           0.000    12.311    xs[4][7]_i_31_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.712 r  xs_reg[4][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.712    xs_reg[4][7]_i_26_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.935 r  xs_reg[4][10]_i_52/O[0]
                         net (fo=11, routed)          1.397    14.332    xs_reg[4][10]_i_52_n_7
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.299    14.631 r  xs[4][3]_i_216/O
                         net (fo=1, routed)           0.000    14.631    xs[4][3]_i_216_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.181 r  xs_reg[4][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000    15.181    xs_reg[4][3]_i_169_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  xs_reg[4][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.295    xs_reg[4][3]_i_131_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.409 r  xs_reg[4][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    15.409    xs_reg[4][3]_i_93_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.523 r  xs_reg[4][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.523    xs_reg[4][3]_i_56_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.637 r  xs_reg[4][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.637    xs_reg[4][3]_i_39_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.794 f  xs_reg[4][3]_i_29/CO[1]
                         net (fo=4, routed)           0.854    16.648    xs_reg[4][3]_i_29_n_2
    SLICE_X8Y81          LUT6 (Prop_lut6_I2_O)        0.329    16.977 f  xs[4][7]_i_25/O
                         net (fo=6, routed)           0.468    17.445    xs[4][7]_i_25_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I2_O)        0.124    17.569 r  xs[4][10]_i_55/O
                         net (fo=2, routed)           0.724    18.293    xs[4][10]_i_55_n_0
    SLICE_X9Y82          LUT5 (Prop_lut5_I2_O)        0.124    18.417 r  xs[4][7]_i_21/O
                         net (fo=1, routed)           0.000    18.417    xs[4][7]_i_21_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.665 r  xs_reg[4][7]_i_13/O[3]
                         net (fo=1, routed)           0.742    19.407    genblk3[4].sin0/p_17_out[7]
    SLICE_X13Y82         LUT6 (Prop_lut6_I5_O)        0.306    19.713 r  genblk3[4].sin0/xs[4][7]_i_6/O
                         net (fo=1, routed)           0.000    19.713    genblk3[4].sin0/xs[4][7]_i_6_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  genblk3[4].sin0/xs_reg[4][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.114    genblk3[4].sin0/xs_reg[4][7]_i_1_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.337 r  genblk3[4].sin0/xs_reg[4][10]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.337    genblk3[4].sin0_n_2
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.517    38.497    CLK25MHZ
    SLICE_X13Y83         FDRE                                         r  xs_reg[4][8]/C
                         clock pessimism              0.559    39.056    
                         clock uncertainty           -0.098    38.959    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.062    39.021    xs_reg[4][8]
  -------------------------------------------------------------------
                         required time                         39.021    
                         arrival time                         -20.337    
  -------------------------------------------------------------------
                         slack                                 18.684    

Slack (MET) :             18.691ns  (required time - arrival time)
  Source:                 p_0_out__16/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xs_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK25MHZ_CLK25MHz_1 rise@40.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        21.149ns  (logic 11.329ns (53.568%)  route 9.820ns (46.432%))
  Logic Levels:           26  (CARRY4=17 LUT2=1 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.701    -0.840    CLK25MHZ
    DSP48_X1Y40          DSP48E1                                      r  p_0_out__16/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     3.169 r  p_0_out__16/P[7]
                         net (fo=16, routed)          2.518     5.688    p_0_out__16_n_98
    SLICE_X49Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.812 r  xs[5][3]_i_226/O
                         net (fo=1, routed)           0.000     5.812    xs[5][3]_i_226_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.213 r  xs_reg[5][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.213    xs_reg[5][3]_i_187_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.327 r  xs_reg[5][3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     6.327    xs_reg[5][3]_i_186_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.441 r  xs_reg[5][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.441    xs_reg[5][3]_i_204_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.775 r  xs_reg[5][3]_i_164/O[1]
                         net (fo=2, routed)           0.946     7.721    xs_reg[5][3]_i_164_n_6
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.331     8.052 r  xs[5][3]_i_120/O
                         net (fo=2, routed)           0.732     8.783    xs[5][3]_i_120_n_0
    SLICE_X47Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.109 r  xs[5][3]_i_124/O
                         net (fo=1, routed)           0.000     9.109    xs[5][3]_i_124_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.659 r  xs_reg[5][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.659    xs_reg[5][3]_i_75_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  xs_reg[5][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.773    xs_reg[5][3]_i_54_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.107 r  xs_reg[5][7]_i_36/O[1]
                         net (fo=2, routed)           0.947    11.055    xs_reg[5][7]_i_36_n_6
    SLICE_X48Y93         LUT3 (Prop_lut3_I2_O)        0.328    11.383 r  xs[5][7]_i_30/O
                         net (fo=2, routed)           0.619    12.002    xs[5][7]_i_30_n_0
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.332    12.334 r  xs[5][7]_i_34/O
                         net (fo=1, routed)           0.000    12.334    xs[5][7]_i_34_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.866 r  xs_reg[5][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.866    xs_reg[5][7]_i_26_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.179 r  xs_reg[5][10]_i_52/O[3]
                         net (fo=9, routed)           1.372    14.550    xs_reg[5][10]_i_52_n_4
    SLICE_X57Y98         LUT4 (Prop_lut4_I1_O)        0.306    14.856 r  xs[5][3]_i_176/O
                         net (fo=1, routed)           0.000    14.856    xs[5][3]_i_176_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.406 r  xs_reg[5][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.406    xs_reg[5][3]_i_131_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.520 r  xs_reg[5][3]_i_93/CO[3]
                         net (fo=1, routed)           0.001    15.521    xs_reg[5][3]_i_93_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  xs_reg[5][3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.635    xs_reg[5][3]_i_56_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  xs_reg[5][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    15.749    xs_reg[5][3]_i_39_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.906 r  xs_reg[5][3]_i_29/CO[1]
                         net (fo=4, routed)           0.732    16.638    xs_reg[5][3]_i_29_n_2
    SLICE_X58Y99         LUT6 (Prop_lut6_I2_O)        0.329    16.967 r  xs[5][7]_i_25/O
                         net (fo=6, routed)           0.878    17.845    xs[5][7]_i_25_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.124    17.969 r  xs[5][3]_i_23/O
                         net (fo=1, routed)           0.000    17.969    xs[5][3]_i_23_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.370 r  xs_reg[5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.001    18.371    xs_reg[5][3]_i_14_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.705 r  xs_reg[5][7]_i_13/O[1]
                         net (fo=1, routed)           1.074    19.779    genblk3[5].sin0/p_19_out[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I5_O)        0.303    20.082 r  genblk3[5].sin0/xs[5][7]_i_8/O
                         net (fo=1, routed)           0.000    20.082    genblk3[5].sin0/xs[5][7]_i_8_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    20.309 r  genblk3[5].sin0/xs_reg[5][7]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.309    genblk3[5].sin0_n_5
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         1.497    38.476    CLK25MHZ
    SLICE_X68Y100        FDRE                                         r  xs_reg[5][5]/C
                         clock pessimism              0.560    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.062    39.000    xs_reg[5][5]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                         -20.309    
  -------------------------------------------------------------------
                         slack                                 18.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 colors_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz_1 rise@0.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.557    -0.607    CLK25MHZ
    SLICE_X67Y116        FDRE                                         r  colors_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  colors_reg[4][0]/Q
                         net (fo=1, routed)           0.087    -0.379    genblk1[5].bodies/b_reg[0]
    SLICE_X66Y116        LUT6 (Prop_lut6_I1_O)        0.045    -0.334 r  genblk1[5].bodies/b[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    genblk1[5].bodies_n_4
    SLICE_X66Y116        FDRE                                         r  b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.827    -0.846    CLK25MHZ
    SLICE_X66Y116        FDRE                                         r  b_reg[0]/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.098    -0.497    
    SLICE_X66Y116        FDRE (Hold_fdre_C_D)         0.120    -0.377    b_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 orbit_angles_sin_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            orbit_angles_cos_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz_1 rise@0.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.568    -0.596    CLK25MHZ
    SLICE_X71Y93         FDRE                                         r  orbit_angles_sin_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  orbit_angles_sin_reg[5][3]/Q
                         net (fo=6, routed)           0.090    -0.365    orbit_angles_sin_reg[5][3]
    SLICE_X70Y93         LUT6 (Prop_lut6_I5_O)        0.045    -0.320 r  orbit_angles_cos[5][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    orbit_angles_cos[5][4]_i_1_n_0
    SLICE_X70Y93         FDRE                                         r  orbit_angles_cos_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.840    -0.833    CLK25MHZ
    SLICE_X70Y93         FDRE                                         r  orbit_angles_cos_reg[5][4]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X70Y93         FDRE (Hold_fdre_C_D)         0.120    -0.366    orbit_angles_cos_reg[5][4]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 orbit_angles_sin_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            orbit_angles_cos_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz_1 rise@0.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.559    -0.605    CLK25MHZ
    SLICE_X47Y68         FDRE                                         r  orbit_angles_sin_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  orbit_angles_sin_reg[2][6]/Q
                         net (fo=4, routed)           0.102    -0.362    orbit_angles_sin_reg[2][6]
    SLICE_X46Y68         LUT5 (Prop_lut5_I4_O)        0.048    -0.314 r  orbit_angles_cos[2][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    orbit_angles_cos[2][7]_i_1_n_0
    SLICE_X46Y68         FDRE                                         r  orbit_angles_cos_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.828    -0.845    CLK25MHZ
    SLICE_X46Y68         FDRE                                         r  orbit_angles_cos_reg[2][7]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.098    -0.495    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.131    -0.364    orbit_angles_cos_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 orbit_angles_sin_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            orbit_angles_cos_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz_1 rise@0.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.559    -0.605    CLK25MHZ
    SLICE_X47Y68         FDRE                                         r  orbit_angles_sin_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  orbit_angles_sin_reg[2][6]/Q
                         net (fo=4, routed)           0.102    -0.362    orbit_angles_sin_reg[2][6]
    SLICE_X46Y68         LUT4 (Prop_lut4_I0_O)        0.045    -0.317 r  orbit_angles_cos[2][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    orbit_angles_cos[2][6]_i_1_n_0
    SLICE_X46Y68         FDRE                                         r  orbit_angles_cos_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.828    -0.845    CLK25MHZ
    SLICE_X46Y68         FDRE                                         r  orbit_angles_cos_reg[2][6]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.098    -0.495    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.121    -0.374    orbit_angles_cos_reg[2][6]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xs_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genblk1[1].bodies/x_coord_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz_1 rise@0.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.275ns (49.218%)  route 0.284ns (50.782%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.560    -0.604    CLK25MHZ
    SLICE_X50Y100        FDRE                                         r  xs_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  xs_reg[1][1]/Q
                         net (fo=4, routed)           0.284    -0.156    genblk1[1].bodies/x_squared_plus_y_squared1__0_0[1]
    SLICE_X56Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.111 r  genblk1[1].bodies/x_squared_plus_y_squared1__0_i_24__0/O
                         net (fo=1, routed)           0.000    -0.111    genblk1[1].bodies/x_squared_plus_y_squared1__0_i_24__0_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.045 r  genblk1[1].bodies/x_squared_plus_y_squared1__0_i_3__0/O[1]
                         net (fo=3, routed)           0.000    -0.045    genblk1[1].bodies/x_squared_plus_y_squared1__0_i_3__0_n_6
    SLICE_X56Y105        FDRE                                         r  genblk1[1].bodies/x_coord_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.829    -0.844    genblk1[1].bodies/CLK25MHZ
    SLICE_X56Y105        FDRE                                         r  genblk1[1].bodies/x_coord_reg[1]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.098    -0.243    
    SLICE_X56Y105        FDRE (Hold_fdre_C_D)         0.130    -0.113    genblk1[1].bodies/x_coord_reg[1]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ps2rx0/n_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ps2rx0/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz_1 rise@0.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.558    -0.606    ps2rx0/CLK25MHZ
    SLICE_X67Y72         FDRE                                         r  ps2rx0/n_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  ps2rx0/n_reg_reg[3]/Q
                         net (fo=3, routed)           0.114    -0.351    ps2rx0/n_reg[3]
    SLICE_X66Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.306 r  ps2rx0/FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    ps2rx0/FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X66Y72         FDRE                                         r  ps2rx0/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.827    -0.846    ps2rx0/CLK25MHZ
    SLICE_X66Y72         FDRE                                         r  ps2rx0/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.098    -0.496    
    SLICE_X66Y72         FDRE (Hold_fdre_C_D)         0.121    -0.375    ps2rx0/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 orbit_angles_sin_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            orbit_angles_sin_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz_1 rise@0.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.437%)  route 0.122ns (39.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.559    -0.605    CLK25MHZ
    SLICE_X31Y76         FDRE                                         r  orbit_angles_sin_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  orbit_angles_sin_reg[4][1]/Q
                         net (fo=10, routed)          0.122    -0.343    orbit_angles_sin_reg[4][1]
    SLICE_X30Y76         LUT6 (Prop_lut6_I1_O)        0.045    -0.298 r  orbit_angles_sin[4]_rep[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.298    orbit_angles_sin[4]_rep[4]_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  orbit_angles_sin_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.827    -0.846    CLK25MHZ
    SLICE_X30Y76         FDRE                                         r  orbit_angles_sin_reg[4][4]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.098    -0.495    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.121    -0.374    orbit_angles_sin_reg[4][4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pixel_column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_column_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz_1 rise@0.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.562    -0.602    CLK25MHZ
    SLICE_X63Y104        FDRE                                         r  pixel_column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  pixel_column_reg[1]/Q
                         net (fo=32, routed)          0.121    -0.340    pixel_column_reg[1]
    SLICE_X62Y104        LUT4 (Prop_lut4_I2_O)        0.045    -0.295 r  pixel_column[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    p_0_in__0[3]
    SLICE_X62Y104        FDRE                                         r  pixel_column_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.832    -0.840    CLK25MHZ
    SLICE_X62Y104        FDRE                                         r  pixel_column_reg[3]/C
                         clock pessimism              0.251    -0.589    
                         clock uncertainty            0.098    -0.492    
    SLICE_X62Y104        FDRE (Hold_fdre_C_D)         0.120    -0.372    pixel_column_reg[3]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz_1 rise@0.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.557    -0.607    CLK25MHZ
    SLICE_X69Y116        FDRE                                         r  b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  b_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.350    b__0[3]
    SLICE_X69Y118        FDRE                                         r  Blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.825    -0.848    CLK25MHZ
    SLICE_X69Y118        FDRE                                         r  Blue_reg[3]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X69Y118        FDRE (Hold_fdre_C_D)         0.070    -0.428    Blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 orbit_angles_sin_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            orbit_angles_cos_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK25MHZ_CLK25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK25MHZ_CLK25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK25MHZ_CLK25MHz_1 rise@0.000ns - CLK25MHZ_CLK25MHz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK25MHZ_CLK25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.568    -0.596    CLK25MHZ
    SLICE_X43Y94         FDRE                                         r  orbit_angles_sin_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  orbit_angles_sin_reg[1][1]/Q
                         net (fo=10, routed)          0.122    -0.333    orbit_angles_sin_reg[1][1]
    SLICE_X42Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.288 r  orbit_angles_cos[1][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    orbit_angles_cos[1][4]_i_1_n_0
    SLICE_X42Y94         FDRE                                         r  orbit_angles_cos_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK25MHZ_CLK25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clock/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clock/inst/CLK100MHZ_CLK25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  vga_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    vga_clock/inst/CLK25MHZ_CLK25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clock/inst/clkout1_buf/O
                         net (fo=997, routed)         0.838    -0.835    CLK25MHZ
    SLICE_X42Y94         FDRE                                         r  orbit_angles_cos_reg[1][4]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.120    -0.366    orbit_angles_cos_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.078    





