
DLsim Logic Circuit Analysis (Version 3.02)
Copyright (c) 1990 CADsim Technologies. All rights reserved.

Memory     = 305640
Signals    = 43          Externals  = 16          Elements   = 45    
Probes     = 6           Buses      = 2           Macros     = 1     
Sim length = 1399        Step time  = 1           Samples    = 99    


    $ 3bitcom                                                             

    A C   A N A L Y S I S 


                C%%LEG
                OSSTQT
                MEE   
                PTT   
                AAB   
                R     
                E     
                      
                      
                      
                      
                      
                      
                      
                      
                      
                      
                      
                      
                      
      TIME
         0      100ZZZ
         2      100010
        20      000010
        22      000000
        40      176000
        42      176001
        60      076001
        62      076000
        80      134000
        82      134100
       100      034100
       102      034000
       120      100000
       122      100010
       140      101010
       142      101100
       160      102100
       180      103100
       200      104100
       220      105100
       240      106100
       260      107100
       280      110100
       282      110001
       300      111001
       302      111010
       320      112010
       322      112100
       340      113100
       360      114100
       380      115100
       400      116100
       420      117100
       440      120100
       442      120001
       460      121001
       480      122001
       482      122010
       500      123010
       502      123100
       520      124100
       540      125100
       560      126100
       580      127100
       600      130100
       602      130001
       620      131001
       640      132001
       660      133001
       662      133010
       680      134010
       682      134100
       700      135100
       720      136100
       740      137100
       760      140100
       762      140001
       780      141001
       800      142001
       820      143001
       840      144001
       842      144010
       860      145010
       862      145100
       880      146100
       900      147100
       920      150100
       922      150001
       940      151001
       960      152001
       980      153001
      1000      154001
      1020      155001
      1022      155010
      1040      156010
      1042      156100
      1060      157100
      1080      160100
      1082      160001
      1100      161001
      1120      162001
      1140      163001
      1160      164001
      1180      165001
      1200      166001
      1202      166010
      1220      167010
      1222      167100
      1240      170100
      1242      170001
      1260      171001
      1280      172001
      1300      173001
      1320      174001
      1340      175001
      1360      176001
      1380      177001
      1382      177010
      1399      177010
 
Simulation Completed Normally.
