<stg><name>app_to_raw</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3">
<![CDATA[
codeRepl:5  %state_V_load = load i3* @state_V, align 1

]]></Node>
<StgValue><ssdm name="state_V_load"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:6  %tmp_last_V = load i1* @app_packet_in_last_V, align 1

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
codeRepl:7  switch i3 %state_V_load, label %._crit_edge137 [
    i3 2, label %0
    i3 3, label %2
    i3 -4, label %3
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="89" op_2_bw="32">
<![CDATA[
:0  %tmp_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i89P(i89* %from_app_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
:0  %tmp_341 = call i89 @_ssdm_op_Read.ap_fifo.volatile.i89P(i89* %from_app_V)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="89">
<![CDATA[
:1  %tmp_data_V_1 = trunc i89 %tmp_341 to i64

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  store i64 %tmp_data_V_1, i64* @app_packet_in_data_V, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="89" op_2_bw="32">
<![CDATA[
:3  %tmp_last_V_1 = call i1 @_ssdm_op_BitSelect.i1.i89.i32(i89 %tmp_341, i32 72)

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  store i1 %tmp_last_V_1, i1* @app_packet_in_last_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="89" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_tkeep_V_1 = call i8 @_ssdm_op_PartSelect.i8.i89.i32.i32(i89 %tmp_341, i32 81, i32 88)

]]></Node>
<StgValue><ssdm name="tmp_tkeep_V_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  store i8 %tmp_tkeep_V_1, i8* @app_packet_in_keep_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:9  %storemerge = select i1 %tmp_last_V_1, i3 2, i3 -4

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:10  store i3 %storemerge, i3* @state_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="state_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:4  %storemerge1 = select i1 %tmp_last_V, i3 2, i3 -4

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="state_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  store i3 %storemerge1, i3* @state_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="state_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="89" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i89P(i89* %from_app_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="state_V_load" val="2"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
:0  %tmp20 = call i89 @_ssdm_op_Read.ap_fifo.volatile.i89P(i89* %from_app_V)

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="state_V_load" val="2"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="89">
<![CDATA[
:1  %tmp_5 = trunc i89 %tmp20 to i64

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="state_V_load" val="2"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  store i64 %tmp_5, i64* @app_packet_in_data_V, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="state_V_load" val="2"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="89" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_dest_V_load_new = call i8 @_ssdm_op_PartSelect.i8.i89.i32.i32(i89 %tmp20, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="tmp_dest_V_load_new"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="state_V_load" val="2"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="89" op_2_bw="32">
<![CDATA[
:4  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i89.i32(i89 %tmp20, i32 72)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="state_V_load" val="2"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  store i1 %tmp_6, i1* @app_packet_in_last_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="state_V_load" val="2"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="89" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_keep_V_load_new = call i8 @_ssdm_op_PartSelect.i8.i89.i32.i32(i89 %tmp20, i32 81, i32 88)

]]></Node>
<StgValue><ssdm name="tmp_keep_V_load_new"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="state_V_load" val="2"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  store i8 %tmp_keep_V_load_new, i8* @app_packet_in_keep_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="state_V_load" val="2"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:10  store i3 3, i3* @state_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="73" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecIFCore(i73* %to_raw_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="89" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecIFCore(i89* %from_app_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="89" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i89* %from_app_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="73" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i73* %to_raw_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_3, label %4, label %._crit_edge139

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="73" op_0_bw="73" op_1_bw="8" op_2_bw="1" op_3_bw="64">
<![CDATA[
:7  %tmp_413 = call i73 @_ssdm_op_BitConcatenate.i73.i8.i1.i64(i8 %tmp_tkeep_V_1, i1 %tmp_last_V_1, i64 %tmp_data_V_1)

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="73" op_2_bw="73">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_raw_V, i73 %tmp_413)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge139

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="state_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge139:0  br label %._crit_edge137

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="state_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
:0  %tmp_tkeep_V = load i8* @app_packet_in_keep_V, align 1

]]></Node>
<StgValue><ssdm name="tmp_tkeep_V"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="state_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmp_data_V = load i64* @app_packet_in_data_V, align 8

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="state_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="73" op_0_bw="73" op_1_bw="8" op_2_bw="1" op_3_bw="64">
<![CDATA[
:2  %tmp_2 = call i73 @_ssdm_op_BitConcatenate.i73.i8.i1.i64(i8 %tmp_tkeep_V, i1 %tmp_last_V, i64 %tmp_data_V)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="state_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="73" op_2_bw="73">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_raw_V, i73 %tmp_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="state_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge137

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="state_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %1, label %._crit_edge138

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="state_V_load" val="2"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="73" op_0_bw="73" op_1_bw="17" op_2_bw="8" op_3_bw="48">
<![CDATA[
:8  %tmp_1 = call i73 @_ssdm_op_BitConcatenate.i73.i17.i8.i48(i17 -512, i8 %tmp_dest_V_load_new, i48 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="state_V_load" val="2"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="73" op_2_bw="73">
<![CDATA[
:9  call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_raw_V, i73 %tmp_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="state_V_load" val="2"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge138

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="state_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge138:0  br label %._crit_edge137

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
._crit_edge137:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
