enable_guc_submission	,	V_51
"firmware version %d.%d OK (minimum %d.%d)\n"	,	L_29
css	,	V_133
DMA_ADDR_0_LOW	,	V_86
GUC_CTL_LOG_PARAMS	,	V_42
rsa_size	,	V_143
I915_WRITE	,	F_6
DMA_GUC_WOPCM_OFFSET	,	V_104
upper_32_bits	,	F_23
guc_fw_minor_found	,	V_146
size_dw	,	V_142
dev	,	V_98
PAGE_SHIFT	,	V_48
intel_guc_reset	,	F_37
"GuC firmware load failed, err %d\n"	,	L_20
GUC_FIRMWARE_FAIL	,	V_3
START_DMA	,	V_93
"FAIL"	,	L_1
ucode_offset	,	V_141
SOFT_SCRATCH	,	F_16
DMA_CTRL	,	V_91
sg_pcopy_to_buffer	,	F_20
for_each_engine	,	F_5
EIO	,	V_125
GUC_CTL_MAX_DWORDS	,	V_28
"GuC fw status: fetch %s, load %s\n"	,	L_14
retries	,	V_121
size	,	V_134
UOS_RSA_SCRATCH	,	F_21
"GuC fw %s invalid guc_fw_fetch_status %s [%d]\n"	,	L_16
""	,	L_33
fw_obj	,	V_70
rsa	,	V_76
GUC_ARAT_C6DIS	,	V_117
guc_sw_version	,	V_145
intel_guc_ucode_load	,	F_39
uk_val	,	V_62
GEN8_DOP_CLOCK_GATE_GUC_ENABLE	,	V_116
intel_guc_fw_status	,	V_1
set_guc_init_params	,	F_14
GEN9_GT_PM_CONFIG	,	V_114
mutex_unlock	,	F_50
sg	,	V_74
"CSS header definition mismatch\n"	,	L_24
wait_for	,	F_24
IS_GEN9	,	F_33
ucode_size	,	V_84
"GuC fw load failed, err %d; will reset and "	,	L_18
RING_MODE_GEN7	,	F_7
INTEL_INFO	,	F_12
"Firmware header is missing\n"	,	L_23
_MASKED_BIT_ENABLE	,	F_9
i915_gem_obj_ggtt_offset	,	F_15
"Missing firmware components\n"	,	L_26
drm_i915_private	,	V_7
i	,	V_29
ctx_pool_obj	,	V_53
I915_SKL_GUC_UCODE	,	V_154
drm_i915_gem_object	,	V_69
nents	,	V_81
DMA_ADDR_1_HIGH	,	V_89
DMA_ADDRESS_SPACE_WOPCM	,	V_90
exponent_size_dw	,	V_140
IS_ERR_OR_NULL	,	F_51
"RSA key size is bad\n"	,	L_25
GUC_FIRMWARE_PENDING	,	V_5
"GuC status: 0x%x, MIA core expected to be in reset\n"	,	L_13
GUC_CTL_WA	,	V_35
mutex_lock	,	F_48
guc_fw	,	V_68
intel_uncore_forcewake_put	,	F_34
GUC_CTL_WA_UK_BY_DRIVER	,	V_36
GUC_MAX_GPU_CONTEXTS	,	V_55
UOS_MOVE	,	V_92
ads_obj	,	V_46
GUC_STATUS	,	V_61
GUC_CTL_FEATURE	,	V_37
"returning %d\n"	,	L_9
direct_interrupts_to_host	,	F_2
sgl	,	V_80
intel_guc_fw	,	V_67
ret	,	V_78
IS_SKYLAKE	,	F_58
GUC_WOPCM_SIZE_VALUE	,	V_103
i915_guc_submission_disable	,	F_43
"pin failed %d\n"	,	L_11
GFX_FORWARD_VBLANK_MASK	,	V_12
GUC_ADS_ENABLED	,	V_50
WARN	,	F_38
ads	,	V_47
FORCEWAKE_ALL	,	V_101
DRM_ERROR	,	F_13
DMA_ADDR_1_LOW	,	V_88
guc_ucode_xfer	,	F_26
intel_uncore_forcewake_get	,	F_29
"GuC firmware pending, path %s\n"	,	L_35
GUC_SHIM_CONTROL_VALUE	,	V_107
guc_log_level	,	V_41
_MASKED_BIT_DISABLE	,	F_4
GFX_INTERRUPT_STEERING	,	V_14
"retry %d more time(s)\n"	,	L_19
GEN8_RCS_IRQ_SHIFT	,	V_20
get_gttype	,	F_10
fw	,	V_131
GUC_WOPCM_OFFSET_VALUE	,	V_105
"DMA status 0x%x, GuC status 0x%x\n"	,	L_7
engine	,	V_10
HAS_GUC_UCODE	,	F_57
GS_MIA_CORE_STATE	,	V_65
guc_fw_fetch	,	F_46
GT_RENDER_USER_INTERRUPT	,	V_19
header_size	,	V_83
"GuC fw fetch status FAIL; err %d, fw %p, obj %p\n"	,	L_31
fw_path	,	V_153
release_firmware	,	F_53
guc_ucode_response	,	F_17
GUC_CTL_DEVICE_INFO	,	V_30
i915_guc_submission_init	,	F_41
dev_private	,	V_120
"Firmware is too large to fit in WOPCM\n"	,	L_27
GUC_FIRMWARE_NONE	,	V_4
obj	,	V_129
GUC_CTL_CTXNUM_IN16_SHIFT	,	V_58
"GUC: unsupported core family\n"	,	L_6
base	,	V_152
ENOMEM	,	V_150
modulus_size_dw	,	V_138
dev_priv	,	V_8
header_offset	,	V_85
GEN8_BCS_IRQ_SHIFT	,	V_21
drm_device	,	V_97
guc_fw_fetch_status	,	V_123
rsa_offset	,	V_79
guc_status	,	V_118
"GuC firmware signature verification failed\n"	,	L_8
GUC_CTL_ARAT_LOW	,	V_34
DRM_DEBUG_DRIVER	,	F_25
guc_fw_path	,	V_127
GFXCORE_FAMILY_UNKNOWN	,	V_24
val	,	V_60
GS_UKERNEL_LAPIC_DONE	,	V_66
i915	,	V_40
intel_guc_fw_status_repr	,	F_1
params	,	V_27
header_size_dw	,	V_137
intel_engine_cs	,	V_9
get_core_family	,	F_11
IS_BXT_REVID	,	F_31
guc_fw_minor_wanted	,	V_148
GUC_ADS_ADDR_SHIFT	,	V_49
fail	,	V_126
guc_css_header	,	V_132
guc	,	V_26
i915_gem_obj_ggtt_pin	,	F_28
GEN7_MISCCPCTL	,	V_115
IS_BROXTON	,	F_32
i915_gem_object_create_from_data	,	F_49
irqs	,	V_11
UOS_RSA_SCRATCH_MAX_COUNT	,	V_77
WARN_ONCE	,	F_40
GUC_ENABLE_MIA_CLOCK_GATING	,	V_110
status	,	V_2
DRM_INFO	,	F_42
HAS_GUC_SCHED	,	F_56
GUC_FIRMWARE_SUCCESS	,	V_6
GUC_CTL_ARAT_HIGH	,	V_33
I915_READ	,	F_18
key_size_dw	,	V_139
GUC_CTL_VCS2_ENABLED	,	V_39
GFX_FORWARD_VBLANK_NEVER	,	V_13
"before requesting firmware: GuC fw fetch status %s\n"	,	L_21
GEN8_GTCR	,	V_99
GS_BOOTROM_MASK	,	V_94
gen	,	V_22
"GuC reset failed, err %d\n"	,	L_17
sg_table	,	V_73
"fetch GuC fw from %s succeeded, fw %p\n"	,	L_22
pgs	,	V_52
firmware	,	V_130
GUC_SHIM_CONTROL	,	V_106
"set-domain failed %d\n"	,	L_10
GS_UKERNEL_MASK	,	V_63
drm_gem_object_unreference	,	F_54
err	,	V_122
"GuC firmware version %d.%d, required %d.%d\n"	,	L_28
"GuC reset failed, ret = %d\n"	,	L_12
"SUCCESS"	,	L_4
GUC_WOPCM_SIZE	,	V_102
GEN9LP_GT_PM_CONFIG	,	V_112
intel_guc_ucode_fini	,	F_59
GUC_BCS_RCS_IER	,	V_15
guc_fw_major_wanted	,	V_147
"NONE"	,	L_2
guc_fw_size	,	V_151
GS_UKERNEL_READY	,	V_64
i915_guc_submission_fini	,	F_45
data	,	V_136
size_t	,	T_2
"GuC fw fetch status SUCCESS, obj %p\n"	,	L_30
GUC_CTL_DISABLE_SCHEDULER	,	V_38
BXT_REVID_A1	,	V_109
lower_32_bits	,	F_22
pdev	,	V_135
pages	,	V_75
u32	,	T_1
guc_fw_load_status	,	V_124
GT_DOORBELL_ENABLE	,	V_113
intel_guc_ucode_init	,	F_55
GUC_CTL_KERNEL_SUBMISSIONS	,	V_59
offset	,	V_72
guc_fw_major_found	,	V_144
PTR_ERR	,	F_52
IS_SKL_REVID	,	F_30
GUC_LOG_VERBOSITY_SHIFT	,	V_45
struct_mutex	,	V_149
direct_interrupts_to_guc	,	F_8
GUC_VCS2_VCS1_IER	,	V_16
GS_BOOTROM_RSA_FAILED	,	V_95
i915_guc_submission_enable	,	F_44
DMA_ADDR_0_HIGH	,	V_87
i915_reset_guc	,	F_36
log_flags	,	V_43
ENXIO	,	V_128
GUC_WD_VECS_IER	,	V_17
SKL_REVID_B0	,	V_108
GUC_CTL_GTTYPE_SHIFT	,	V_31
GUC_CTL_BASE_ADDR_SHIFT	,	V_57
GUC_CTL_DEBUG	,	V_44
guc_fw_obj	,	V_71
DMA_COPY_SIZE	,	V_82
"UNKNOWN!"	,	L_5
GS_MIA_IN_RESET	,	V_119
"PENDING"	,	L_3
intel_guc	,	V_25
GEN6_GFXPAUSE	,	V_111
"GuC fw fetch status %s\n"	,	L_15
"No GuC firmware known for this platform\n"	,	L_34
guc_ucode_xfer_dma	,	F_19
i915_gem_object_ggtt_unpin	,	F_35
request_firmware	,	F_47
GUC_CTL_CTXINFO	,	V_56
GUC_CTL_COREFAMILY_SHIFT	,	V_32
guc_dev	,	V_155
ctx_in_16	,	V_54
i915_gem_object_set_to_gtt_domain	,	F_27
_MASKED_FIELD	,	F_3
GFX_FORWARD_VBLANK_ALWAYS	,	V_18
GEN8_GTCR_INVALIDATE	,	V_100
ENOEXEC	,	V_96
GFXCORE_FAMILY_GEN9	,	V_23
"Failed to fetch GuC firmware from %s (error %d)\n"	,	L_32
