Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar  2 13:10:31 2019
| Host         : DESKTOP-3215KAN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     12 |            1 |
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              38 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            1 |
| Yes          | No                    | Yes                    |              88 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------------+------------------+------------------+----------------+
|    Clock Signal    |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+--------------------------------------+------------------+------------------+----------------+
|  clk_out_OBUF_BUFG | spi/gonderilecek_data_buf[5]_i_1_n_0 |                  |                1 |             12 |
|  clk_out_OBUF_BUFG |                                      | spi/spi_ce_reg_0 |                2 |             14 |
|  clk_out_OBUF_BUFG | spi_gonder_i_1_n_0                   | spi/spi_ce_reg_0 |                3 |             24 |
|  clk_IBUF_BUFG     |                                      | spi/spi_ce_reg_0 |                3 |             24 |
|  clk_out_OBUF_BUFG | state[31]_i_1_n_0                    | spi/spi_ce_reg_0 |               13 |             64 |
+--------------------+--------------------------------------+------------------+------------------+----------------+


