aag 1015 44 101 1 870
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90 1
92 298
94 60
96 304
98 310
100 62
102 316
104 22
106 322
108 328
110 18
112 489
114 494
116 500
118 24
120 20
122 533
124 538
126 544
128 560
130 26
132 577
134 582
136 588
138 598
140 604
142 28
144 610
146 616
148 622
150 66
152 30
154 1
156 628
158 72
160 32
162 634
164 74
166 590
168 34
170 640
172 76
174 4
176 646
178 652
180 78
182 658
184 682
186 688
188 80
190 694
192 82
194 700
196 84
198 10
200 993
202 16
204 998
206 86
208 14
210 1004
212 1010
214 44
216 1017
218 1031
220 70
222 88
224 12
226 1036
228 1042
230 46
232 1209
234 8
236 1221
238 1226
240 48
242 1234
244 64
246 6
248 1241
250 1246
252 1273
254 68
256 50
258 2
260 1278
262 1284
264 1303
266 1347
268 52
270 1352
272 54
274 1361
276 1364
278 2005
280 2016
282 2022
284 56
286 2026
288 58
290 2030
292
292 184 90
294 92 90
296 295 65
298 297 23
300 96 90
302 301 83
304 303 51
306 98 90
308 307 69
310 309 19
312 102 90
314 313 81
316 315 53
318 106 90
320 319 79
322 321 55
324 108 90
326 325 88
328 327 44
330 112 90
332 122 90
334 132 90
336 144 90
338 336 334
340 338 332
342 336 335
344 342 333
346 344 331
348 337 334
350 348 333
352 350 331
354 337 335
356 354 332
358 356 331
360 354 333
362 360 330
364 344 330
366 342 332
368 366 331
370 350 330
372 338 333
374 372 330
376 374 238
378 372 163
380 379 375
382 348 332
384 382 331
386 356 330
388 366 330
390 340 331
392 382 330
394 340 330
396 394 282
398 395 186
400 399 397
402 401 393
404 392 270
406 405 403
408 407 391
410 390 124
412 411 409
414 413 389
416 388 262
418 417 415
420 419 387
422 386 250
424 423 421
426 425 385
428 384 134
430 429 427
432 430 373
434 433 380
436 435 377
438 437 371
440 370 228
442 441 439
444 443 369
446 368 146
448 447 445
450 449 365
452 364 108
454 453 451
456 455 363
458 362 114
460 459 457
462 461 359
464 358 156
466 465 463
468 467 353
470 352 170
472 471 469
474 473 347
476 346 178
478 477 475
480 479 90
482 481 340
484 482 331
486 483 330
488 487 485
490 114 90
492 491 86
494 493 46
496 116 90
498 497 77
500 499 57
502 481 395
504 154 90
506 505 502
508 339 332
510 509 373
512 511 506
514 481 394
516 514 505
518 504 481
520 518 395
522 520 511
524 519 332
526 525 523
528 527 517
530 528 507
532 531 513
534 124 90
536 535 84
538 537 48
540 126 90
542 541 75
544 543 59
546 128 90
548 546 4
550 138 90
552 140 90
554 553 550
556 555 5
558 557 549
560 559 11
562 349 343
564 563 506
566 563 520
568 519 334
570 569 567
572 571 517
574 572 507
576 575 565
578 134 90
580 579 82
582 581 50
584 136 90
586 585 73
588 587 61
590 166 90
592 591 10
594 551 4
596 594 11
598 597 593
600 552 4
602 601 557
604 603 11
606 503 337
608 481 336
610 609 607
612 146 90
614 613 80
616 615 52
618 148 90
620 619 67
622 621 63
624 156 90
626 625 78
628 627 54
630 162 90
632 631 76
634 633 56
636 170 90
638 637 74
640 639 58
642 176 90
644 643 17
646 645 21
648 178 90
650 649 72
652 651 60
654 182 90
656 655 15
658 657 27
660 216 90
662 280 90
664 260 90
666 236 90
668 667 665
670 668 663
672 671 660
674 672 307
676 278 90
678 677 675
680 200 90
682 681 679
684 186 90
686 685 66
688 687 62
690 190 90
692 691 13
694 693 29
696 194 90
698 697 9
700 699 31
702 244 90
704 703 22
706 104 90
708 706 23
710 708 702
712 254 90
714 110 90
716 714 19
718 716 712
720 719 711
722 720 705
724 713 18
726 220 90
728 727 71
730 198 90
732 731 726
734 730 727
736 735 733
738 174 90
740 739 4
742 738 5
744 743 741
746 745 736
748 747 729
750 118 90
752 751 24
754 750 25
756 755 753
758 757 736
760 759 748
762 732 4
764 763 760
766 734 24
768 767 764
770 266 90
772 771 768
774 168 90
776 774 2
778 777 772
780 778 725
782 780 722
784 258 90
786 784 775
788 786 3
790 100 90
792 790 66
794 94 90
796 794 72
798 797 793
800 288 90
802 800 74
804 803 798
806 284 90
808 806 76
810 809 804
812 272 90
814 812 78
816 815 810
818 268 90
820 818 80
822 821 816
824 256 90
826 824 82
828 827 822
830 240 90
832 830 84
834 833 828
836 230 90
838 836 86
840 839 834
842 214 90
844 842 88
846 845 840
848 120 90
850 848 16
852 851 846
854 130 90
856 854 14
858 857 852
860 142 90
862 860 12
864 863 858
866 152 90
868 866 8
870 869 864
872 870 789
874 192 90
876 874 825
878 876 83
880 289 164
882 880 75
884 150 101
886 884 67
888 285 172
890 888 77
892 891 887
894 892 883
896 158 95
898 896 73
900 273 180
902 900 79
904 269 188
906 904 81
908 907 903
910 908 899
912 910 894
914 913 90
916 915 879
918 196 90
920 918 831
922 920 85
924 923 916
926 206 90
928 926 837
930 928 87
932 931 924
934 222 90
936 934 843
938 936 89
940 939 932
942 202 90
944 942 849
946 944 17
948 947 940
950 208 90
952 950 855
954 952 15
956 955 948
958 224 90
960 958 861
962 960 13
964 963 956
966 234 90
968 966 867
970 968 9
972 971 964
974 246 90
976 160 90
978 977 974
980 978 7
982 981 972
984 976 6
986 985 982
988 986 872
990 988 782
992 990 681
994 204 90
996 995 7
998 997 33
1000 210 90
1002 1001 69
1004 1003 65
1006 212 90
1008 1007 3
1010 1009 35
1012 660 310
1014 661 299
1016 1015 1013
1018 232 90
1020 1018 481
1022 218 90
1024 248 90
1026 1025 1019
1028 1027 1022
1030 1029 1021
1032 226 90
1034 1033 65
1036 1035 69
1038 228 90
1040 1039 16
1042 1041 20
1044 1023 481
1046 1045 1018
1048 242 90
1050 252 90
1052 1051 1048
1054 264 90
1056 1055 1052
1058 274 90
1060 1059 1056
1062 1060 584
1064 1050 1049
1066 1064 1055
1068 1066 1059
1070 1068 540
1072 1051 1049
1074 1072 1054
1076 1074 1059
1078 1076 318
1080 1072 1055
1082 1080 1058
1084 286 90
1086 1084 1082
1088 1058 1056
1090 276 90
1092 1090 1088
1094 1054 1052
1096 1094 1059
1098 1096 312
1100 1066 1058
1102 1100 642
1104 1050 1048
1106 1104 1055
1108 1106 1058
1110 1108 654
1112 1106 497
1114 1113 1109
1116 1064 1054
1118 1116 1059
1120 1118 300
1122 1074 1058
1124 1122 690
1126 1094 1058
1128 1126 696
1130 1104 1054
1132 1130 1059
1134 290 90
1136 1134 1132
1138 1116 1058
1140 1138 994
1142 1130 1058
1144 1142 1006
1146 1143 618
1148 1147 1145
1150 1149 1139
1152 1151 1141
1154 1153 1133
1156 1155 1137
1158 1157 1127
1160 1159 1129
1162 1161 1123
1164 1163 1125
1166 1165 1119
1168 1167 1121
1170 1168 1107
1172 1171 1114
1174 1173 1111
1176 1175 1101
1178 1177 1103
1180 1179 1097
1182 1181 1099
1184 1183 1089
1186 1185 1093
1188 1187 1083
1190 1189 1087
1192 1191 1077
1194 1193 1079
1196 1195 1069
1198 1197 1071
1200 1199 1061
1202 1201 1063
1204 1202 1023
1206 1204 1019
1208 1207 1047
1210 668 560
1212 666 4
1214 664 5
1216 1215 1213
1218 1217 11
1220 1219 1211
1222 238 90
1224 1223 14
1226 1225 26
1228 1202 1143
1230 1229 1049
1232 1202 1048
1234 1233 1231
1236 1024 11
1238 1025 5
1240 1239 1237
1242 250 90
1244 1243 12
1246 1245 28
1248 1228 505
1250 1065 1053
1252 1251 1248
1254 1202 1142
1256 1254 505
1258 1202 504
1260 1258 1143
1262 1260 1251
1264 1259 1050
1266 1265 1263
1268 1267 1257
1270 1268 1249
1272 1271 1253
1274 1220 603
1276 1275 665
1278 1277 11
1280 262 90
1282 1281 8
1284 1283 30
1286 1105 1054
1288 1287 1107
1290 1289 1248
1292 1289 1260
1294 1259 1054
1296 1295 1293
1298 1297 1257
1300 1298 1249
1302 1301 1291
1304 25 4
1306 1304 23
1308 1306 19
1310 1308 67
1312 1310 73
1314 1312 75
1316 1314 77
1318 1316 79
1320 1318 81
1322 1320 83
1324 1322 85
1326 1324 87
1328 1326 89
1330 1328 17
1332 1330 15
1334 1332 13
1336 1334 9
1338 1336 7
1340 1338 3
1342 1341 505
1344 770 504
1346 1345 1343
1348 270 90
1350 1349 6
1352 1351 32
1354 1202 1130
1356 1354 1059
1358 1355 1058
1360 1359 1357
1362 1091 89
1364 1363 45
1366 1000 68
1368 1033 69
1370 1369 64
1372 1371 1367
1374 706 64
1376 714 68
1378 1377 1375
1380 1378 1372
1382 707 702
1384 1382 65
1386 715 712
1388 1386 69
1390 1389 1385
1392 791 62
1394 39 37
1396 1394 41
1398 1396 43
1400 1399 1392
1402 795 60
1404 39 36
1406 1404 41
1408 1406 43
1410 1409 1402
1412 1411 1401
1414 1412 677
1416 717 10
1418 716 11
1420 1419 1417
1422 1421 709
1424 1423 1414
1426 24 11
1428 1426 70
1430 1429 1424
1432 10 4
1434 1433 1430
1436 150 90
1438 1437 66
1440 1438 62
1442 158 90
1444 1443 72
1446 1444 60
1448 1447 1441
1450 164 90
1452 1451 74
1454 1452 58
1456 1455 1448
1458 172 90
1460 1459 76
1462 1460 56
1464 1463 1456
1466 180 90
1468 1467 78
1470 1468 54
1472 1471 1464
1474 188 90
1476 1475 80
1478 1476 52
1480 1479 1472
1482 875 82
1484 1482 50
1486 1485 1480
1488 919 84
1490 1488 48
1492 1491 1486
1494 927 86
1496 1494 46
1498 1497 1492
1500 935 88
1502 1500 44
1504 1503 1498
1506 943 16
1508 1506 20
1510 1509 1504
1512 951 14
1514 1512 26
1516 1515 1510
1518 959 12
1520 1518 28
1522 1521 1516
1524 967 8
1526 1524 30
1528 1527 1522
1530 975 6
1532 1530 32
1534 1533 1528
1536 785 2
1538 1536 34
1540 1539 1534
1542 1540 1434
1544 1437 1392
1546 1443 1402
1548 1547 1545
1550 801 58
1552 1550 1451
1554 1553 1548
1556 807 56
1558 1556 1459
1560 1559 1554
1562 813 54
1564 1562 1467
1566 1565 1560
1568 819 52
1570 1568 1475
1572 1571 1566
1574 825 50
1576 1574 875
1578 1577 1572
1580 831 48
1582 1580 919
1584 1583 1578
1586 837 46
1588 1586 927
1590 1589 1584
1592 843 44
1594 1592 935
1596 1595 1590
1598 849 20
1600 1598 943
1602 1601 1596
1604 855 26
1606 1604 951
1608 1607 1602
1610 861 28
1612 1610 959
1614 1613 1608
1616 867 30
1618 1616 967
1620 1619 1614
1622 977 32
1624 1622 975
1626 1625 1620
1628 775 34
1630 1628 785
1632 1631 1626
1634 1632 1542
1636 1437 790
1638 1636 63
1640 1443 794
1642 1640 61
1644 1643 1639
1646 1451 800
1648 1646 59
1650 1649 1644
1652 1459 806
1654 1652 57
1656 1655 1650
1658 1467 812
1660 1658 55
1662 1661 1656
1664 1475 818
1666 1664 53
1668 1667 1662
1670 875 824
1672 1670 51
1674 1673 1668
1676 919 830
1678 1676 49
1680 1679 1674
1682 927 836
1684 1682 47
1686 1685 1680
1688 935 842
1690 1688 45
1692 1691 1686
1694 943 848
1696 1694 21
1698 1697 1692
1700 951 854
1702 1700 27
1704 1703 1698
1706 959 860
1708 1706 29
1710 1709 1704
1712 967 866
1714 1712 31
1716 1715 1710
1718 976 975
1720 1718 33
1722 1721 1716
1724 785 774
1726 1724 35
1728 1727 1722
1730 1728 1634
1732 34 32
1734 1733 1730
1736 1734 1390
1738 1736 1380
1740 59 57
1742 61 55
1744 1742 53
1746 1744 51
1748 1746 49
1750 1748 47
1752 1750 45
1754 1752 21
1756 1754 27
1758 1756 29
1760 1758 31
1762 1760 33
1764 1762 35
1766 1764 1740
1768 1767 62
1770 1740 55
1772 1770 53
1774 1772 51
1776 1774 49
1778 1776 47
1780 1778 45
1782 1780 21
1784 1782 27
1786 1784 29
1788 1786 31
1790 1788 33
1792 1790 35
1794 1793 60
1796 1795 1769
1798 57 55
1800 1798 53
1802 1800 51
1804 1802 49
1806 1804 47
1808 1806 45
1810 1808 21
1812 1810 27
1814 1812 29
1816 1814 31
1818 1816 33
1820 1818 35
1822 1821 58
1824 1823 1796
1826 55 53
1828 1826 51
1830 1828 49
1832 1830 47
1834 1832 45
1836 1834 21
1838 1836 27
1840 1838 29
1842 1840 31
1844 1842 33
1846 1844 35
1848 1847 56
1850 1849 1824
1852 53 51
1854 1852 49
1856 1854 47
1858 1856 45
1860 1858 21
1862 1860 27
1864 1862 29
1866 1864 31
1868 1866 33
1870 1868 35
1872 1871 54
1874 1873 1850
1876 51 49
1878 1876 47
1880 1878 45
1882 1880 21
1884 1882 27
1886 1884 29
1888 1886 31
1890 1888 33
1892 1890 35
1894 1893 52
1896 1895 1874
1898 49 47
1900 1898 45
1902 1900 21
1904 1902 27
1906 1904 29
1908 1906 31
1910 1908 33
1912 1910 35
1914 1913 50
1916 1915 1896
1918 47 45
1920 1918 21
1922 1920 27
1924 1922 29
1926 1924 31
1928 1926 33
1930 1928 35
1932 1931 48
1934 1933 1916
1936 45 21
1938 1936 27
1940 1938 29
1942 1940 31
1944 1942 33
1946 1944 35
1948 1947 46
1950 1949 1934
1952 27 21
1954 1952 29
1956 1954 31
1958 1956 33
1960 1958 35
1962 1961 44
1964 1963 1950
1966 29 27
1968 1966 31
1970 1968 33
1972 1970 35
1974 1973 20
1976 1975 1964
1978 31 29
1980 1978 33
1982 1980 35
1984 1983 26
1986 1985 1976
1988 33 31
1990 1988 35
1992 1991 28
1994 1993 1986
1996 35 33
1998 1997 30
2000 1999 1994
2002 2000 1733
2004 2002 1738
2006 1279 1220
2008 2007 663
2010 1022 1019
2012 2010 1240
2014 2012 662
2016 2015 2009
2018 282 90
2020 2019 2
2022 2021 34
2024 1085 87
2026 2025 47
2028 1135 85
2030 2029 49
i0 i_StoB_Req_15
i1 i_EMPTY
i2 i_StoB_Req_14
i3 i_StoB_Req_13
i4 controllable_DEQ
i5 i_StoB_Req_12
i6 i_StoB_Req_11
i7 i_StoB_Req_10
i8 i_RtoB_Ack_1
i9 controllable_BtoS_Ack_10
i10 i_RtoB_Ack_0
i11 i_FULL
i12 controllable_BtoS_Ack_11
i13 controllable_BtoS_Ack_12
i14 controllable_BtoS_Ack_13
i15 controllable_BtoS_Ack_14
i16 controllable_BtoS_Ack_15
i17 controllable_SLC_0_0
i18 controllable_SLC_0_1
i19 controllable_SLC_0_2
i20 controllable_SLC_0_3
i21 controllable_BtoS_Ack_9
i22 controllable_BtoS_Ack_8
i23 controllable_BtoS_Ack_7
i24 controllable_BtoS_Ack_6
i25 controllable_BtoS_Ack_5
i26 controllable_BtoS_Ack_4
i27 controllable_BtoS_Ack_3
i28 controllable_BtoS_Ack_2
i29 controllable_BtoS_Ack_1
i30 controllable_BtoS_Ack_0
i31 controllable_BtoR_Req_0
i32 i_StoB_Req_0
i33 controllable_BtoR_Req_1
i34 controllable_ENQ
i35 i_StoB_Req_1
i36 i_StoB_Req_2
i37 i_StoB_Req_3
i38 i_StoB_Req_4
i39 i_StoB_Req_5
i40 i_StoB_Req_6
i41 i_StoB_Req_7
i42 i_StoB_Req_8
i43 i_StoB_Req_9
l0 n91
l1 A2_s0_0_out
l2 prev_controllable_BtoS_Ack_1_out
l3 G1_s0_6_out
l4 A2_s0_1_out
l5 prev_controllable_BtoS_Ack_0_out
l6 G1_s0_5_out
l7 prev_i_RtoB_Ack_0_out
l8 G1_s0_4_out
l9 G1_s1_9_out
l10 prev_i_RtoB_Ack_1_out
l11 G1_s1_trigger_0_3_out
l12 G1_s1_8_out
l13 G1_s0_3_out
l14 prev_i_FULL_out
l15 prev_controllable_BtoS_Ack_10_out
l16 G1_s1_trigger_0_2_out
l17 G1_s1_7_out
l18 G1_s0_2_out
l19 __det_statevar1_out
l20 prev_controllable_BtoS_Ack_11_out
l21 G1_s1_trigger_0_1_out
l22 G1_s1_6_out
l23 G1_s0_1_out
l24 N__det_statevar3_out
l25 __det_statevar2_out
l26 prev_controllable_BtoS_Ack_12_out
l27 G1_s1_trigger_0_0_out
l28 G1_s1_5_out
l29 G1_s0_0_out
l30 prev_i_StoB_Req_0_out
l31 prev_controllable_BtoS_Ack_13_out
l32 N__init006_out
l33 G1_s1_4_out
l34 prev_i_StoB_Req_1_out
l35 prev_controllable_BtoS_Ack_14_out
l36 G1_s1_3_out
l37 prev_i_StoB_Req_2_out
l38 N__det_statevar0_out
l39 prev_controllable_BtoS_Ack_15_out
l40 G1_s1_2_out
l41 prev_i_StoB_Req_3_out
l42 prev_i_EMPTY_out
l43 G1_s0_10_out
l44 G1_s1_1_out
l45 prev_i_StoB_Req_4_out
l46 G1_s0_11_out
l47 __count_1_080_out
l48 G1_s1_0_out
l49 prev_i_StoB_Req_5_out
l50 G1_s0_12_out
l51 prev_i_StoB_Req_6_out
l52 G1_s0_13_out
l53 prev_i_StoB_Req_7_out
l54 prev_controllable_DEQ_out
l55 N__Env_Safe_Ever063_out
l56 prev_i_StoB_Req_10_out
l57 G1_s0_14_out
l58 prev_i_StoB_Req_8_out
l59 prev_i_StoB_Req_11_out
l60 stateG7_1_out
l61 G1_s0_15_out
l62 prev_controllable_BtoS_Ack_9_out
l63 A2_trigger_out
l64 G_trigger_0_1_out
l65 prev_controllable_ENQ_out
l66 prev_i_StoB_Req_9_out
l67 prev_i_StoB_Req_12_out
l68 stateG7_0_out
l69 G1_s1_10_out
l70 prev_controllable_BtoS_Ack_8_out
l71 G_trigger_0_0_out
l72 prev_i_StoB_Req_13_out
l73 ____det_statevar1_048_out
l74 G1_s1_11_out
l75 prev_controllable_BtoS_Ack_7_out
l76 G1_s0_trigger_0_0_out
l77 prev_controllable_BtoR_Req_0_out
l78 prev_i_StoB_Req_14_out
l79 G12_out
l80 G1_s1_12_out
l81 G1_s0_trigger_0_1_out
l82 prev_controllable_BtoR_Req_1_out
l83 prev_controllable_BtoS_Ack_6_out
l84 prev_i_StoB_Req_15_out
l85 ____det_statevar2_045_out
l86 G1_s1_13_out
l87 G1_s0_trigger_0_2_out
l88 init_assume_false_out
l89 prev_controllable_BtoS_Ack_5_out
l90 G1_s1_14_out
l91 prev_controllable_BtoS_Ack_4_out
l92 G1_s0_trigger_0_3_out
l93 G1_s0_9_out
l94 N__Sys_Safe076_out
l95 N__fair077_out
l96 G1_s1_15_out
l97 prev_controllable_BtoS_Ack_3_out
l98 G1_s0_8_out
l99 prev_controllable_BtoS_Ack_2_out
l100 G1_s0_7_out
o0 o_err
c
amba_3_ifm
This file was written by ABC on Sat Aug 31 20:24:34 2013
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv ifm_genbuf16.v   ---gives--> ifm_genbuf16.mv
> abc -c "read_blif_mv ifm_genbuf16.mv; strash; refactor; rewrite; dfraig; rewrite; dfraig; write_aiger -s ifm_genbuf16y.aig"   ---gives--> ifm_genbuf16y.aig
> aigtoaig ifm_genbuf16y.aig ifm_genbuf16y.aag   ---gives--> ifm_genbuf16y.aag (this file)
Content of ifm_genbuf16.v:
module amba_3_ifm(
        o_err,
        i_clk,
        i_StoB_Req_0,
        i_StoB_Req_1,
        i_StoB_Req_2,
        i_StoB_Req_3,
        i_StoB_Req_4,
        i_StoB_Req_5,
        i_StoB_Req_6,
        i_StoB_Req_7,
        i_StoB_Req_8,
        i_StoB_Req_9,
        i_StoB_Req_10,
        i_StoB_Req_11,
        i_StoB_Req_12,
        i_StoB_Req_13,
        i_StoB_Req_14,
        i_StoB_Req_15,
        i_RtoB_Ack_0,
        i_RtoB_Ack_1,
        i_FULL,
        i_EMPTY,
        controllable_BtoS_Ack_0,
        controllable_BtoS_Ack_1,
        controllable_BtoS_Ack_2,
        controllable_BtoS_Ack_3,
        controllable_BtoS_Ack_4,
        controllable_BtoS_Ack_5,
        controllable_BtoS_Ack_6,
        controllable_BtoS_Ack_7,
        controllable_BtoS_Ack_8,
        controllable_BtoS_Ack_9,
        controllable_BtoS_Ack_10,
        controllable_BtoS_Ack_11,
        controllable_BtoS_Ack_12,
        controllable_BtoS_Ack_13,
        controllable_BtoS_Ack_14,
        controllable_BtoS_Ack_15,
        controllable_BtoR_Req_0,
        controllable_BtoR_Req_1,
        controllable_ENQ,
        controllable_DEQ,
        controllable_SLC_0_0,
        controllable_SLC_0_1,
        controllable_SLC_0_2,
        controllable_SLC_0_3);


input i_clk;
input i_StoB_Req_0 ;
input i_StoB_Req_1 ;
input i_StoB_Req_2 ;
input i_StoB_Req_3 ;
input i_StoB_Req_4 ;
input i_StoB_Req_5 ;
input i_StoB_Req_6 ;
input i_StoB_Req_7 ;
input i_StoB_Req_8 ;
input i_StoB_Req_9 ;
input i_StoB_Req_10 ;
input i_StoB_Req_11 ;
input i_StoB_Req_12 ;
input i_StoB_Req_13 ;
input i_StoB_Req_14 ;
input i_StoB_Req_15 ;
input i_RtoB_Ack_0 ;
input i_RtoB_Ack_1 ;
input i_FULL ;
input i_EMPTY ;
input controllable_BtoS_Ack_0 ;
input controllable_BtoS_Ack_1 ;
input controllable_BtoS_Ack_2 ;
input controllable_BtoS_Ack_3 ;
input controllable_BtoS_Ack_4 ;
input controllable_BtoS_Ack_5 ;
input controllable_BtoS_Ack_6 ;
input controllable_BtoS_Ack_7 ;
input controllable_BtoS_Ack_8 ;
input controllable_BtoS_Ack_9 ;
input controllable_BtoS_Ack_10 ;
input controllable_BtoS_Ack_11 ;
input controllable_BtoS_Ack_12 ;
input controllable_BtoS_Ack_13 ;
input controllable_BtoS_Ack_14 ;
input controllable_BtoS_Ack_15 ;
input controllable_BtoR_Req_0 ;
input controllable_BtoR_Req_1 ;
input controllable_ENQ ;
input controllable_DEQ ;
input controllable_SLC_0_0 ;
input controllable_SLC_0_1 ;
input controllable_SLC_0_2 ;
input controllable_SLC_0_3 ;
output o_err;

reg __count_1_080 ;
reg N__Sys_Safe076 ;
reg N__Env_Safe_Ever063 ;
reg prev_i_StoB_Req_0 ;
reg prev_i_StoB_Req_1 ;
reg prev_i_StoB_Req_2 ;
reg prev_i_StoB_Req_3 ;
reg prev_i_StoB_Req_4 ;
reg prev_i_StoB_Req_5 ;
reg prev_i_StoB_Req_6 ;
reg prev_i_StoB_Req_7 ;
reg prev_i_StoB_Req_8 ;
reg prev_i_StoB_Req_9 ;
reg prev_i_StoB_Req_10 ;
reg prev_i_StoB_Req_11 ;
reg prev_i_StoB_Req_12 ;
reg prev_i_StoB_Req_13 ;
reg prev_i_StoB_Req_14 ;
reg prev_i_StoB_Req_15 ;
reg prev_controllable_BtoS_Ack_0 ;
reg prev_controllable_BtoS_Ack_1 ;
reg prev_controllable_BtoS_Ack_2 ;
reg prev_controllable_BtoS_Ack_3 ;
reg prev_controllable_BtoS_Ack_4 ;
reg prev_controllable_BtoS_Ack_5 ;
reg prev_controllable_BtoS_Ack_6 ;
reg prev_controllable_BtoS_Ack_7 ;
reg prev_controllable_BtoS_Ack_8 ;
reg prev_controllable_BtoS_Ack_9 ;
reg prev_controllable_BtoS_Ack_10 ;
reg prev_controllable_BtoS_Ack_11 ;
reg prev_controllable_BtoS_Ack_12 ;
reg prev_controllable_BtoS_Ack_13 ;
reg prev_controllable_BtoS_Ack_14 ;
reg prev_controllable_BtoS_Ack_15 ;
reg prev_controllable_BtoR_Req_0 ;
reg prev_controllable_BtoR_Req_1 ;
reg prev_i_RtoB_Ack_0 ;
reg prev_i_RtoB_Ack_1 ;
reg prev_controllable_DEQ ;
reg prev_controllable_ENQ ;
reg prev_i_EMPTY ;
reg prev_i_FULL ;
reg init_assume_false ;
reg A2_s0_0 ;
reg A2_s0_1 ;
reg A2_trigger ;
reg G1_s0_0 ;
reg G1_s0_1 ;
reg G1_s0_2 ;
reg G1_s0_3 ;
reg G1_s0_4 ;
reg G1_s0_5 ;
reg G1_s0_6 ;
reg G1_s0_7 ;
reg G1_s0_8 ;
reg G1_s0_9 ;
reg G1_s0_10 ;
reg G1_s0_11 ;
reg G1_s0_12 ;
reg G1_s0_13 ;
reg G1_s0_14 ;
reg G1_s0_15 ;
reg G1_s1_0 ;
reg G1_s1_1 ;
reg G1_s1_2 ;
reg G1_s1_3 ;
reg G1_s1_4 ;
reg G1_s1_5 ;
reg G1_s1_6 ;
reg G1_s1_7 ;
reg G1_s1_8 ;
reg G1_s1_9 ;
reg G1_s1_10 ;
reg G1_s1_11 ;
reg G1_s1_12 ;
reg G1_s1_13 ;
reg G1_s1_14 ;
reg G1_s1_15 ;
reg G1_s0_trigger_0_0 ;
reg G1_s0_trigger_0_1 ;
reg G1_s0_trigger_0_2 ;
reg G1_s0_trigger_0_3 ;
reg G1_s1_trigger_0_0 ;
reg G1_s1_trigger_0_1 ;
reg G1_s1_trigger_0_2 ;
reg G1_s1_trigger_0_3 ;
reg stateG7_0 ;
reg stateG7_1 ;
reg G12 ;
reg G_trigger_0_0 ;
reg G_trigger_0_1 ;
reg N__init006 ;
reg N__det_statevar0 ;
reg __det_statevar1 ;
reg __det_statevar2 ;
reg N__det_statevar3 ;
reg ____det_statevar1_048 ;
reg ____det_statevar2_045 ;
reg N__fair077 ;

wire __bit000 ;
wire __bit001 ;
wire __bit002 ;
wire __bit003 ;
wire __bit004 ;
wire __bit005 ;
wire __bit006 ;
wire __bit007 ;
wire __bit008 ;
wire __bit009 ;
wire __bit010 ;
wire __bit011 ;
wire __bit012 ;
wire __bit013 ;
wire __bit014 ;
wire __bit015 ;
wire __bit016 ;
wire __bit017 ;
wire __bit018 ;
wire __bit019 ;
wire __bit020 ;
wire __bit021 ;
wire __bit022 ;
wire __bit023 ;
wire __bit024 ;
wire __bit025 ;
wire __bit026 ;
wire __bit027 ;
wire __bit028 ;
wire __bit029 ;
wire __bit030 ;
wire __bit031 ;
wire __bit032 ;
wire __bit033 ;
wire __bit034 ;
wire __bit035 ;
wire __bit036 ;
wire __bit037 ;
wire __bit038 ;
wire __bit039 ;
wire __bit040 ;
wire __bit041 ;
wire __bit042 ;
wire __bit043 ;
wire __bit044 ;
wire __bit045 ;
wire __bit046 ;
wire __bit047 ;
wire __bit048 ;
wire __bit049 ;
wire __bit050 ;
wire __bit051 ;
wire __bit052 ;
wire __bit053 ;
wire __bit054 ;
wire __bit055 ;
wire __bit056 ;
wire __bit057 ;
wire __bit058 ;
wire __bit059 ;
wire __bit060 ;
wire __bit061 ;
wire __bit062 ;
wire __bit063 ;
wire __bit064 ;
wire __bit065 ;
wire __bit066 ;
wire __bit067 ;
wire __bit068 ;
wire __bit069 ;
wire __bit070 ;
wire __bit071 ;
wire __bit072 ;
wire __bit073 ;
wire __bit074 ;
wire __bit075 ;
wire __bit076 ;
wire __bit077 ;
wire __bit078 ;
wire __bit079 ;
wire __bit080 ;
wire __bit081 ;
wire __bit082 ;
wire __bit083 ;
wire __bit084 ;
wire __bit085 ;
wire __bit086 ;
wire __bit087 ;
wire __bit088 ;
wire __bit089 ;
wire __bit090 ;
wire __bit091 ;
wire __bit092 ;
wire __bit093 ;
wire __bit094 ;
wire __bit095 ;
wire __bit096 ;
wire __bit097 ;
wire __bit098 ;
wire __bit099 ;
wire __bit100 ;
wire __bit101 ;
wire __bit102 ;
wire __bit103 ;
wire __bit104 ;
wire __bit105 ;
wire __bit106 ;
wire __bit107 ;
wire __bit108 ;
wire __bit109 ;
wire __bit110 ;
wire __bit111 ;
wire __bit_invar000 ;
wire __bit_invar001 ;
wire __bit_invar002 ;
wire __bit_invar003 ;
wire __bit_invar004 ;
wire __bit_obs000 ;
wire __bit_obs001 ;
wire __bit_obs002 ;
wire __bit_obs003 ;
wire __bit_obs004 ;
wire __bit_obs005 ;
wire __bit_obs006 ;
wire __bit_obs007 ;
wire __bit_obs008 ;
wire __bit_obs009 ;
wire __bit_obs010 ;
wire ___bdd_035 ;
wire ___bdd_036 ;
wire ___bdd_037 ;
wire ___bdd_038 ;
wire ___bdd_039 ;
wire ___bdd_040 ;
wire ___bdd_041 ;
wire _____bdd_035_042 ;
wire _____bdd_036_046 ;
wire _____bdd_037_047 ;
wire _____bdd_038_043 ;
wire _____bdd_039_044 ;
wire ____Assume4_029_049 ;
wire ____Assume0_021_050 ;
wire ____Assume1a_022_051 ;
wire ____Assume1b_023_052 ;
wire ____Assume2b_025_053 ;
wire ____Assume3_026_054 ;
wire ____Assume4_027_055 ;
wire ____Assume4_028_056 ;
wire ____Assume5a_030_057 ;
wire ____Assume5b_031_058 ;
wire ____Assume5c_032_059 ;
wire ____Assume5d_033_060 ;
wire ____Assume13_034_061 ;
wire __Env_Safe_Now062 ;
wire ____Guarantee2_008_064 ;
wire ____Guarantee3_009_065 ;
wire ____Guarantee4_010_066 ;
wire ____Guarantee5_011_067 ;
wire ____Guarantee6_012_068 ;
wire ____Guarantee7_013_069 ;
wire ____Guarantee8_014_070 ;
wire ____Assert9a_015_071 ;
wire ____Assert9b_016_072 ;
wire ____Assert10_017_073 ;
wire ____Assert11a_018_074 ;
wire ____Assert11b_019_075 ;
wire o_err;


assign __bit000 = !G1_s0_trigger_0_3 ;
assign __bit001 = !G1_s0_trigger_0_2 ;
assign __bit002 = !G1_s0_trigger_0_1 ;
assign __bit003 = G1_s0_trigger_0_0 ;
assign __bit004 = __bit002 & __bit003 ;
assign __bit005 = __bit001 & __bit004 ;
assign __bit006 = __bit000 & __bit005 ;
assign __bit007 = G1_s0_trigger_0_1 ;
assign __bit008 = !G1_s0_trigger_0_0 ;
assign __bit009 = __bit007 & __bit008 ;
assign __bit010 = __bit001 & __bit009 ;
assign __bit011 = __bit000 & __bit010 ;
assign __bit012 = G1_s0_trigger_0_2 ;
assign __bit013 = __bit002 & __bit008 ;
assign __bit014 = __bit012 & __bit013 ;
assign __bit015 = __bit000 & __bit014 ;
assign __bit016 = G1_s0_trigger_0_3 ;
assign __bit017 = __bit001 & __bit013 ;
assign __bit018 = __bit016 & __bit017 ;
assign __bit019 = __bit005 & __bit016 ;
assign __bit020 = __bit004 & __bit012 ;
assign __bit021 = __bit000 & __bit020 ;
assign __bit022 = __bit010 & __bit016 ;
assign __bit023 = __bit003 & __bit007 ;
assign __bit024 = __bit001 & __bit023 ;
assign __bit025 = __bit016 & __bit024 ;
assign __bit026 = __bit000 & __bit024 ;
assign __bit027 = __bit009 & __bit012 ;
assign __bit028 = __bit000 & __bit027 ;
assign __bit029 = __bit014 & __bit016 ;
assign __bit030 = __bit016 & __bit020 ;
assign __bit031 = __bit012 & __bit023 ;
assign __bit032 = __bit000 & __bit031 ;
assign __bit033 = __bit016 & __bit027 ;
assign __bit034 = __bit016 & __bit031 ;
assign __bit035 = !(__bit006 ? G1_s0_1 : (__bit011 ? G1_s0_2 : (__bit015 ? G1_s0_4 : (__bit018 ? G1_s0_8 : (__bit019 ? G1_s0_9 : (__bit021 ? G1_s0_5 : (__bit022 ? G1_s0_10 : (__bit025 ? G1_s0_11 : (__bit026 ? G1_s0_3 : (__bit028 ? G1_s0_6 : (__bit029 ? G1_s0_12 : (__bit030 ? G1_s0_13 : (__bit032 ? G1_s0_7 : (__bit033 ? G1_s0_14 : (__bit034 ? G1_s0_15 : G1_s0_0))))))))))))))) ;
assign __bit036 = __bit034 & __bit035 ;
assign __bit037 = __bit035 & !__bit034 ;
assign __bit038 = !G1_s1_trigger_0_3 ;
assign __bit039 = !G1_s1_trigger_0_2 ;
assign __bit040 = !G1_s1_trigger_0_1 ;
assign __bit041 = G1_s1_trigger_0_0 ;
assign __bit042 = __bit040 & __bit041 ;
assign __bit043 = __bit039 & __bit042 ;
assign __bit044 = __bit038 & __bit043 ;
assign __bit045 = G1_s1_trigger_0_1 ;
assign __bit046 = !G1_s1_trigger_0_0 ;
assign __bit047 = __bit045 & __bit046 ;
assign __bit048 = __bit039 & __bit047 ;
assign __bit049 = __bit038 & __bit048 ;
assign __bit050 = G1_s1_trigger_0_2 ;
assign __bit051 = __bit040 & __bit046 ;
assign __bit052 = __bit050 & __bit051 ;
assign __bit053 = __bit038 & __bit052 ;
assign __bit054 = G1_s1_trigger_0_3 ;
assign __bit055 = __bit039 & __bit051 ;
assign __bit056 = __bit054 & __bit055 ;
assign __bit057 = __bit043 & __bit054 ;
assign __bit058 = __bit042 & __bit050 ;
assign __bit059 = __bit038 & __bit058 ;
assign __bit060 = __bit048 & __bit054 ;
assign __bit061 = __bit041 & __bit045 ;
assign __bit062 = __bit039 & __bit061 ;
assign __bit063 = __bit054 & __bit062 ;
assign __bit064 = __bit038 & __bit062 ;
assign __bit065 = __bit047 & __bit050 ;
assign __bit066 = __bit038 & __bit065 ;
assign __bit067 = __bit052 & __bit054 ;
assign __bit068 = __bit054 & __bit058 ;
assign __bit069 = __bit050 & __bit061 ;
assign __bit070 = __bit038 & __bit069 ;
assign __bit071 = __bit054 & __bit065 ;
assign __bit072 = __bit054 & __bit069 ;
assign __bit073 = !(__bit044 ? G1_s1_1 : (__bit049 ? G1_s1_2 : (__bit053 ? G1_s1_4 : (__bit056 ? G1_s1_8 : (__bit057 ? G1_s1_9 : (__bit059 ? G1_s1_5 : (__bit060 ? G1_s1_10 : (__bit063 ? G1_s1_11 : (__bit064 ? G1_s1_3 : (__bit066 ? G1_s1_6 : (__bit067 ? G1_s1_12 : (__bit068 ? G1_s1_13 : (__bit070 ? G1_s1_7 : (__bit071 ? G1_s1_14 : (__bit072 ? G1_s1_15 : G1_s1_0))))))))))))))) ;
assign __bit074 = __bit072 & __bit073 ;
assign __bit075 = __bit073 & !__bit072 ;
assign __bit076 = !G_trigger_0_1 ;
assign __bit077 = !G_trigger_0_0 ;
assign __bit078 = __bit076 & __bit077 ;
assign __bit079 = __bit078 & !(__bit006 ? G1_s0_1 : (__bit011 ? G1_s0_2 : (__bit015 ? G1_s0_4 : (__bit018 ? G1_s0_8 : (__bit019 ? G1_s0_9 : (__bit021 ? G1_s0_5 : (__bit022 ? G1_s0_10 : (__bit025 ? G1_s0_11 : (__bit026 ? G1_s0_3 : (__bit028 ? G1_s0_6 : (__bit029 ? G1_s0_12 : (__bit030 ? G1_s0_13 : (__bit032 ? G1_s0_7 : (__bit033 ? G1_s0_14 : (__bit034 ? G1_s0_15 : G1_s0_0))))))))))))))) ;
assign __bit080 = G_trigger_0_0 ;
assign __bit081 = __bit076 & __bit080 ;
assign __bit082 = __bit081 & !(__bit044 ? G1_s1_1 : (__bit049 ? G1_s1_2 : (__bit053 ? G1_s1_4 : (__bit056 ? G1_s1_8 : (__bit057 ? G1_s1_9 : (__bit059 ? G1_s1_5 : (__bit060 ? G1_s1_10 : (__bit063 ? G1_s1_11 : (__bit064 ? G1_s1_3 : (__bit066 ? G1_s1_6 : (__bit067 ? G1_s1_12 : (__bit068 ? G1_s1_13 : (__bit070 ? G1_s1_7 : (__bit071 ? G1_s1_14 : (__bit072 ? G1_s1_15 : G1_s1_0))))))))))))))) ;
assign __bit083 = G_trigger_0_1 ;
assign __bit084 = __bit077 & __bit083 ;
assign __bit085 = __bit084 & !G12 ;
assign __bit086 = __bit035 & N__init006 ;
assign __bit087 = !__bit035 & N__init006 ;
assign __bit088 = __bit034 & __bit086 ;
assign __bit089 = __bit086 & !__bit034 ;
assign __bit090 = __bit073 & N__init006 ;
assign __bit091 = !__bit073 & N__init006 ;
assign __bit092 = __bit072 & __bit090 ;
assign __bit093 = __bit090 & !__bit072 ;
assign __bit094 = __bit079 & N__init006 ;
assign __bit095 = !__bit079 & N__init006 ;
assign __bit096 = __bit082 & N__init006 ;
assign __bit097 = !__bit082 & N__init006 ;
assign __bit098 = __bit085 & N__init006 ;
assign __bit099 = !__bit085 & N__init006 ;
assign __bit100 = __bit003 & !__bit002 ;
assign __bit101 = __bit003 ^~ !__bit002 ;
assign __bit102 = __bit100 & !__bit001 ;
assign __bit103 = __bit100 ^~ !__bit001 ;
assign __bit104 = __bit102 & !__bit000 ;
assign __bit105 = __bit102 ^~ !__bit000 ;
assign __bit106 = __bit041 & !__bit040 ;
assign __bit107 = __bit041 ^~ !__bit040 ;
assign __bit108 = __bit106 & !__bit039 ;
assign __bit109 = __bit106 ^~ !__bit039 ;
assign __bit110 = __bit108 & !__bit038 ;
assign __bit111 = __bit108 ^~ !__bit038 ;
assign __bit_invar000 = !controllable_SLC_0_0 ;
assign __bit_invar001 = !controllable_SLC_0_1 ;
assign __bit_invar002 = !controllable_SLC_0_2 ;
assign __bit_invar003 = !controllable_SLC_0_3 ;
assign __bit_invar004 = !__bit080 | !__bit083 ;
assign __bit_obs000 = !controllable_SLC_0_3 ;
assign __bit_obs001 = !controllable_SLC_0_2 ;
assign __bit_obs002 = !controllable_SLC_0_1 ;
assign __bit_obs003 = !controllable_SLC_0_0 ;
assign __bit_obs004 = __bit_obs002 & __bit_obs003 ;
assign __bit_obs005 = __bit_obs001 & __bit_obs004 ;
assign __bit_obs006 = __bit_obs000 & __bit_obs005 ;
assign __bit_obs007 = controllable_SLC_0_0 ;
assign __bit_obs008 = __bit_obs002 & __bit_obs007 ;
assign __bit_obs009 = __bit_obs001 & __bit_obs008 ;
assign __bit_obs010 = __bit_obs000 & __bit_obs009 ;
assign ___bdd_035 = __det_statevar2 | !N__det_statevar3 ;
assign ___bdd_036 = i_EMPTY ? __det_statevar1 : ___bdd_035 ;
assign ___bdd_037 = controllable_DEQ | !___bdd_036 ;
assign ___bdd_038 = i_EMPTY ? __det_statevar2 : ___bdd_035 ;
assign ___bdd_039 = controllable_DEQ | !___bdd_038 ;
assign ___bdd_040 = i_EMPTY & !N__det_statevar3 ;
assign ___bdd_041 = controllable_DEQ ? !N__det_statevar0 : ___bdd_040 ;
assign _____bdd_035_042 = ____det_statevar2_045 ;
assign _____bdd_036_046 = i_EMPTY ? ____det_statevar1_048 : _____bdd_035_042 ;
assign _____bdd_037_047 = controllable_DEQ | !_____bdd_036_046 ;
assign _____bdd_038_043 = i_EMPTY ? ____det_statevar2_045 : _____bdd_035_042 ;
assign _____bdd_039_044 = controllable_DEQ | !_____bdd_038_043 ;
assign ____Assume4_029_049 = 1 ;
assign ____Assume0_021_050 = !init_assume_false ;
assign ____Assume1a_022_051 = (!(prev_i_StoB_Req_0 & !prev_controllable_BtoS_Ack_0) | i_StoB_Req_0) & (!(prev_i_StoB_Req_1 & !prev_controllable_BtoS_Ack_1) | i_StoB_Req_1) & (!(prev_i_StoB_Req_2 & !prev_controllable_BtoS_Ack_2) | i_StoB_Req_2) & (!(prev_i_StoB_Req_3 & !prev_controllable_BtoS_Ack_3) | i_StoB_Req_3) & (!(prev_i_StoB_Req_4 & !prev_controllable_BtoS_Ack_4) | i_StoB_Req_4) & (!(prev_i_StoB_Req_5 & !prev_controllable_BtoS_Ack_5) | i_StoB_Req_5) & (!(prev_i_StoB_Req_6 & !prev_controllable_BtoS_Ack_6) | i_StoB_Req_6) & (!(prev_i_StoB_Req_7 & !prev_controllable_BtoS_Ack_7) | i_StoB_Req_7) & (!(prev_i_StoB_Req_8 & !prev_controllable_BtoS_Ack_8) | i_StoB_Req_8) & (!(prev_i_StoB_Req_9 & !prev_controllable_BtoS_Ack_9) | i_StoB_Req_9) & (!(prev_i_StoB_Req_10 & !prev_controllable_BtoS_Ack_10) | i_StoB_Req_10) & (!(prev_i_StoB_Req_11 & !prev_controllable_BtoS_Ack_11) | i_StoB_Req_11) & (!(prev_i_StoB_Req_12 & !prev_controllable_BtoS_Ack_12) | i_StoB_Req_12) & (!(prev_i_StoB_Req_13 & !prev_controllable_BtoS_Ack_13) | i_StoB_Req_13) & (!(prev_i_StoB_Req_14 & !prev_controllable_BtoS_Ack_14) | i_StoB_Req_14) & (!(prev_i_StoB_Req_15 & !prev_controllable_BtoS_Ack_15) | i_StoB_Req_15) & 1 ;
assign ____Assume1b_023_052 = (!prev_controllable_BtoS_Ack_0 | !i_StoB_Req_0) & (!prev_controllable_BtoS_Ack_1 | !i_StoB_Req_1) & (!prev_controllable_BtoS_Ack_2 | !i_StoB_Req_2) & (!prev_controllable_BtoS_Ack_3 | !i_StoB_Req_3) & (!prev_controllable_BtoS_Ack_4 | !i_StoB_Req_4) & (!prev_controllable_BtoS_Ack_5 | !i_StoB_Req_5) & (!prev_controllable_BtoS_Ack_6 | !i_StoB_Req_6) & (!prev_controllable_BtoS_Ack_7 | !i_StoB_Req_7) & (!prev_controllable_BtoS_Ack_8 | !i_StoB_Req_8) & (!prev_controllable_BtoS_Ack_9 | !i_StoB_Req_9) & (!prev_controllable_BtoS_Ack_10 | !i_StoB_Req_10) & (!prev_controllable_BtoS_Ack_11 | !i_StoB_Req_11) & (!prev_controllable_BtoS_Ack_12 | !i_StoB_Req_12) & (!prev_controllable_BtoS_Ack_13 | !i_StoB_Req_13) & (!prev_controllable_BtoS_Ack_14 | !i_StoB_Req_14) & (!prev_controllable_BtoS_Ack_15 | !i_StoB_Req_15) & 1 ;
assign ____Assume2b_025_053 = (prev_controllable_BtoR_Req_0 | !i_RtoB_Ack_0) & (prev_controllable_BtoR_Req_1 | !i_RtoB_Ack_1) & 1 ;
assign ____Assume3_026_054 = (!(prev_controllable_BtoR_Req_0 & prev_i_RtoB_Ack_0) | i_RtoB_Ack_0) & (!(prev_controllable_BtoR_Req_1 & prev_i_RtoB_Ack_1) | i_RtoB_Ack_1) & 1 ;
assign ____Assume4_027_055 = !i_RtoB_Ack_0 | prev_controllable_BtoR_Req_0 ;
assign ____Assume4_028_056 = !i_RtoB_Ack_1 | prev_controllable_BtoR_Req_1 ;
assign ____Assume5a_030_057 = !(prev_controllable_DEQ ^~ prev_controllable_ENQ) | (prev_i_EMPTY ^~ i_EMPTY) ;
assign ____Assume5b_031_058 = !(prev_controllable_DEQ ^~ prev_controllable_ENQ) | (prev_i_FULL ^~ i_FULL) ;
assign ____Assume5c_032_059 = !(prev_controllable_ENQ & !prev_controllable_DEQ) | !i_EMPTY ;
assign ____Assume5d_033_060 = !(prev_controllable_DEQ & !prev_controllable_ENQ) | !i_FULL ;
assign ____Assume13_034_061 = !i_FULL & !(prev_i_StoB_Req_0 | prev_i_StoB_Req_1 | prev_i_StoB_Req_2 | prev_i_StoB_Req_3 | prev_i_StoB_Req_4 | prev_i_StoB_Req_5 | prev_i_StoB_Req_6 | prev_i_StoB_Req_7 | prev_i_StoB_Req_8 | prev_i_StoB_Req_9 | prev_i_StoB_Req_10 | prev_i_StoB_Req_11 | prev_i_StoB_Req_12 | prev_i_StoB_Req_13 | prev_i_StoB_Req_14 | prev_i_StoB_Req_15 | 1) | prev_controllable_ENQ | controllable_ENQ ;
assign __Env_Safe_Now062 = ____Assume13_034_061 & ____Assume5a_030_057 & ____Assume5b_031_058 & ____Assume5c_032_059 & ____Assume5d_033_060 & ____Assume4_029_049 & ____Assume0_021_050 & ____Assume1a_022_051 & ____Assume1b_023_052 & ____Assume2b_025_053 & ____Assume3_026_054 & ____Assume4_027_055 & ____Assume4_028_056 ;
assign ____Guarantee2_008_064 = (!(!prev_i_StoB_Req_0 & i_StoB_Req_0) | !controllable_BtoS_Ack_0) & (!(!prev_i_StoB_Req_1 & i_StoB_Req_1) | !controllable_BtoS_Ack_1) & (!(!prev_i_StoB_Req_2 & i_StoB_Req_2) | !controllable_BtoS_Ack_2) & (!(!prev_i_StoB_Req_3 & i_StoB_Req_3) | !controllable_BtoS_Ack_3) & (!(!prev_i_StoB_Req_4 & i_StoB_Req_4) | !controllable_BtoS_Ack_4) & (!(!prev_i_StoB_Req_5 & i_StoB_Req_5) | !controllable_BtoS_Ack_5) & (!(!prev_i_StoB_Req_6 & i_StoB_Req_6) | !controllable_BtoS_Ack_6) & (!(!prev_i_StoB_Req_7 & i_StoB_Req_7) | !controllable_BtoS_Ack_7) & (!(!prev_i_StoB_Req_8 & i_StoB_Req_8) | !controllable_BtoS_Ack_8) & (!(!prev_i_StoB_Req_9 & i_StoB_Req_9) | !controllable_BtoS_Ack_9) & (!(!prev_i_StoB_Req_10 & i_StoB_Req_10) | !controllable_BtoS_Ack_10) & (!(!prev_i_StoB_Req_11 & i_StoB_Req_11) | !controllable_BtoS_Ack_11) & (!(!prev_i_StoB_Req_12 & i_StoB_Req_12) | !controllable_BtoS_Ack_12) & (!(!prev_i_StoB_Req_13 & i_StoB_Req_13) | !controllable_BtoS_Ack_13) & (!(!prev_i_StoB_Req_14 & i_StoB_Req_14) | !controllable_BtoS_Ack_14) & (!(!prev_i_StoB_Req_15 & i_StoB_Req_15) | !controllable_BtoS_Ack_15) & 1 ;
assign ____Guarantee3_009_065 = (!(!prev_controllable_BtoS_Ack_0 & controllable_BtoS_Ack_0) | prev_i_StoB_Req_0) & (!(!prev_controllable_BtoS_Ack_1 & controllable_BtoS_Ack_1) | prev_i_StoB_Req_1) & (!(!prev_controllable_BtoS_Ack_2 & controllable_BtoS_Ack_2) | prev_i_StoB_Req_2) & (!(!prev_controllable_BtoS_Ack_3 & controllable_BtoS_Ack_3) | prev_i_StoB_Req_3) & (!(!prev_controllable_BtoS_Ack_4 & controllable_BtoS_Ack_4) | prev_i_StoB_Req_4) & (!(!prev_controllable_BtoS_Ack_5 & controllable_BtoS_Ack_5) | prev_i_StoB_Req_5) & (!(!prev_controllable_BtoS_Ack_6 & controllable_BtoS_Ack_6) | prev_i_StoB_Req_6) & (!(!prev_controllable_BtoS_Ack_7 & controllable_BtoS_Ack_7) | prev_i_StoB_Req_7) & (!(!prev_controllable_BtoS_Ack_8 & controllable_BtoS_Ack_8) | prev_i_StoB_Req_8) & (!(!prev_controllable_BtoS_Ack_9 & controllable_BtoS_Ack_9) | prev_i_StoB_Req_9) & (!(!prev_controllable_BtoS_Ack_10 & controllable_BtoS_Ack_10) | prev_i_StoB_Req_10) & (!(!prev_controllable_BtoS_Ack_11 & controllable_BtoS_Ack_11) | prev_i_StoB_Req_11) & (!(!prev_controllable_BtoS_Ack_12 & controllable_BtoS_Ack_12) | prev_i_StoB_Req_12) & (!(!prev_controllable_BtoS_Ack_13 & controllable_BtoS_Ack_13) | prev_i_StoB_Req_13) & (!(!prev_controllable_BtoS_Ack_14 & controllable_BtoS_Ack_14) | prev_i_StoB_Req_14) & (!(!prev_controllable_BtoS_Ack_15 & controllable_BtoS_Ack_15) | prev_i_StoB_Req_15) & 1 ;
assign ____Guarantee4_010_066 = (!(prev_controllable_BtoS_Ack_0 & !prev_i_StoB_Req_0) | controllable_BtoS_Ack_0) & (!(prev_controllable_BtoS_Ack_1 & !prev_i_StoB_Req_1) | controllable_BtoS_Ack_1) & (!(prev_controllable_BtoS_Ack_2 & !prev_i_StoB_Req_2) | controllable_BtoS_Ack_2) & (!(prev_controllable_BtoS_Ack_3 & !prev_i_StoB_Req_3) | controllable_BtoS_Ack_3) & (!(prev_controllable_BtoS_Ack_4 & !prev_i_StoB_Req_4) | controllable_BtoS_Ack_4) & (!(prev_controllable_BtoS_Ack_5 & !prev_i_StoB_Req_5) | controllable_BtoS_Ack_5) & (!(prev_controllable_BtoS_Ack_6 & !prev_i_StoB_Req_6) | controllable_BtoS_Ack_6) & (!(prev_controllable_BtoS_Ack_7 & !prev_i_StoB_Req_7) | controllable_BtoS_Ack_7) & (!(prev_controllable_BtoS_Ack_8 & !prev_i_StoB_Req_8) | controllable_BtoS_Ack_8) & (!(prev_controllable_BtoS_Ack_9 & !prev_i_StoB_Req_9) | controllable_BtoS_Ack_9) & (!(prev_controllable_BtoS_Ack_10 & !prev_i_StoB_Req_10) | controllable_BtoS_Ack_10) & (!(prev_controllable_BtoS_Ack_11 & !prev_i_StoB_Req_11) | controllable_BtoS_Ack_11) & (!(prev_controllable_BtoS_Ack_12 & !prev_i_StoB_Req_12) | controllable_BtoS_Ack_12) & (!(prev_controllable_BtoS_Ack_13 & !prev_i_StoB_Req_13) | controllable_BtoS_Ack_13) & (!(prev_controllable_BtoS_Ack_14 & !prev_i_StoB_Req_14) | controllable_BtoS_Ack_14) & (!(prev_controllable_BtoS_Ack_15 & !prev_i_StoB_Req_15) | controllable_BtoS_Ack_15) & 1 ;


assign ____Guarantee5_011_067 = (1 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_0 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_0)) & (1 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_1 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_1)) & (1 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_2 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_2)) & (1 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_3 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_3)) & (1 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_4 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_4)) & (1 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_5 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_5)) & (1 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_6 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_6)) & (1 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_7 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_7)) & (1 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_8 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_8)) & (1 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_9 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_9)) & (1 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_10 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_10)) & (1 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_11 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_11)) & (1 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_12 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_12)) & (1 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_13 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_13)) & (1 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_14)) & (0 | !(controllable_BtoS_Ack_14 & controllable_BtoS_Ack_15)) &
                        1 & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_0)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_1)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_2)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_3)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_4)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_5)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_6)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_7)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_8)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_9)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_10)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_11)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_12)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_13)) & (0 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_14)) & (1 | !(controllable_BtoS_Ack_15 & controllable_BtoS_Ack_15)) &
                        1 & 1 ;
assign ____Guarantee6_012_068 = (!(prev_controllable_BtoR_Req_0 & !prev_i_RtoB_Ack_0) | controllable_BtoR_Req_0) & (!(prev_controllable_BtoR_Req_1 & !prev_i_RtoB_Ack_1) | controllable_BtoR_Req_1) & 1 & (!prev_i_RtoB_Ack_0 | !controllable_BtoR_Req_0) & (!prev_i_RtoB_Ack_1 | !controllable_BtoR_Req_1) & 1 ;
assign ____Guarantee7_013_069 = !(controllable_BtoR_Req_0 & controllable_BtoR_Req_1) & (!stateG7_0 | !controllable_BtoR_Req_0) & (!stateG7_1 | !controllable_BtoR_Req_1) ;
assign ____Guarantee8_014_070 = (!prev_i_RtoB_Ack_0 | !controllable_BtoR_Req_0) & (!prev_i_RtoB_Ack_1 | !controllable_BtoR_Req_1) & 1 ;
assign ____Assert9a_015_071 = controllable_ENQ ^~ !prev_controllable_BtoS_Ack_0 & controllable_BtoS_Ack_0 | !prev_controllable_BtoS_Ack_1 & controllable_BtoS_Ack_1 | 1 ;
assign ____Assert9b_016_072 = (!(!prev_controllable_BtoS_Ack_0 & controllable_BtoS_Ack_0) | __bit_obs006) & (!(!prev_controllable_BtoS_Ack_1 & controllable_BtoS_Ack_1) | __bit_obs010) & 1 ;
assign ____Assert10_017_073 = prev_i_RtoB_Ack_0 & !i_RtoB_Ack_0 | prev_i_RtoB_Ack_1 & !i_RtoB_Ack_1 ^~ controllable_DEQ ;
assign ____Assert11a_018_074 = !(i_FULL & !controllable_DEQ) | !controllable_ENQ ;
assign ____Assert11b_019_075 = !i_EMPTY | !controllable_DEQ ;

assign o_err = __count_1_080;


initial
 begin
  __count_1_080 = 0 ;
  N__Sys_Safe076 = 0 ;
  N__Env_Safe_Ever063 = 0 ;
  prev_i_StoB_Req_0 = 0 ;
  prev_i_StoB_Req_1 = 0 ;
  prev_i_StoB_Req_2 = 0 ;
  prev_i_StoB_Req_3 = 0 ;
  prev_i_StoB_Req_4 = 0 ;
  prev_i_StoB_Req_5 = 0 ;
  prev_i_StoB_Req_6 = 0 ;
  prev_i_StoB_Req_7 = 0 ;
  prev_i_StoB_Req_8 = 0 ;
  prev_i_StoB_Req_9 = 0 ;
  prev_i_StoB_Req_10 = 0 ;
  prev_i_StoB_Req_11 = 0 ;
  prev_i_StoB_Req_12 = 0 ;
  prev_i_StoB_Req_13 = 0 ;
  prev_i_StoB_Req_14 = 0 ;
  prev_i_StoB_Req_15 = 0 ;
  prev_controllable_BtoS_Ack_0 = 0 ;
  prev_controllable_BtoS_Ack_1 = 0 ;
  prev_controllable_BtoS_Ack_2 = 0 ;
  prev_controllable_BtoS_Ack_3 = 0 ;
  prev_controllable_BtoS_Ack_4 = 0 ;
  prev_controllable_BtoS_Ack_5 = 0 ;
  prev_controllable_BtoS_Ack_6 = 0 ;
  prev_controllable_BtoS_Ack_7 = 0 ;
  prev_controllable_BtoS_Ack_8 = 0 ;
  prev_controllable_BtoS_Ack_9 = 0 ;
  prev_controllable_BtoS_Ack_10 = 0 ;
  prev_controllable_BtoS_Ack_11 = 0 ;
  prev_controllable_BtoS_Ack_12 = 0 ;
  prev_controllable_BtoS_Ack_13 = 0 ;
  prev_controllable_BtoS_Ack_14 = 0 ;
  prev_controllable_BtoS_Ack_15 = 0 ;
  prev_controllable_BtoR_Req_0 = 0 ;
  prev_controllable_BtoR_Req_1 = 0 ;
  prev_i_RtoB_Ack_0 = 0 ;
  prev_i_RtoB_Ack_1 = 0 ;
  prev_controllable_DEQ = 0 ;
  prev_controllable_ENQ = 0 ;
  prev_i_EMPTY = 0 ;
  prev_i_FULL = 0 ;
  init_assume_false = 0 ;
  A2_s0_0 = 0 ;
  A2_s0_1 = 0 ;
  A2_trigger = 0 ;
  G1_s0_0 = 0 ;
  G1_s0_1 = 0 ;
  G1_s0_2 = 0 ;
  G1_s0_3 = 0 ;
  G1_s0_4 = 0 ;
  G1_s0_5 = 0 ;
  G1_s0_6 = 0 ;
  G1_s0_7 = 0 ;
  G1_s0_8 = 0 ;
  G1_s0_9 = 0 ;
  G1_s0_10 = 0 ;
  G1_s0_11 = 0 ;
  G1_s0_12 = 0 ;
  G1_s0_13 = 0 ;
  G1_s0_14 = 0 ;
  G1_s0_15 = 0 ;
  G1_s1_0 = 0 ;
  G1_s1_1 = 0 ;
  G1_s1_2 = 0 ;
  G1_s1_3 = 0 ;
  G1_s1_4 = 0 ;
  G1_s1_5 = 0 ;
  G1_s1_6 = 0 ;
  G1_s1_7 = 0 ;
  G1_s1_8 = 0 ;
  G1_s1_9 = 0 ;
  G1_s1_10 = 0 ;
  G1_s1_11 = 0 ;
  G1_s1_12 = 0 ;
  G1_s1_13 = 0 ;
  G1_s1_14 = 0 ;
  G1_s1_15 = 0 ;
  G1_s0_trigger_0_0 = 0 ;
  G1_s0_trigger_0_1 = 0 ;
  G1_s0_trigger_0_2 = 0 ;
  G1_s0_trigger_0_3 = 0 ;
  G1_s1_trigger_0_0 = 0 ;
  G1_s1_trigger_0_1 = 0 ;
  G1_s1_trigger_0_2 = 0 ;
  G1_s1_trigger_0_3 = 0 ;
  stateG7_0 = 0 ;
  stateG7_1 = 0 ;
  G12 = 0 ;
  G_trigger_0_0 = 0 ;
  G_trigger_0_1 = 0 ;
  N__init006 = 0 ;
  N__det_statevar0 = 0 ;
  __det_statevar1 = 0 ;
  __det_statevar2 = 0 ;
  N__det_statevar3 = 0 ;
  ____det_statevar1_048 = 0 ;
  ____det_statevar2_045 = 0 ;
  N__fair077 = 0 ;
 end



always @(posedge i_clk)
 begin
  __count_1_080 = !N__Env_Safe_Ever063 & (N__Sys_Safe076 | !(!N__fair077 & !____det_statevar2_045 & !____det_statevar1_048) & A2_trigger & !A2_s0_1) ;
  N__Sys_Safe076 = !(!N__Sys_Safe076 & ____Assert9b_016_072 & ____Assert10_017_073 & ____Assert11a_018_074 & ____Assert11b_019_075 & ____Guarantee2_008_064 & ____Guarantee3_009_065 & ____Guarantee4_010_066 & ____Guarantee5_011_067 & ____Guarantee6_012_068 & ____Guarantee7_013_069 & ____Guarantee8_014_070 & ____Assert9a_015_071) ;
  N__Env_Safe_Ever063 = !(__Env_Safe_Now062 & !N__Env_Safe_Ever063) ;
  prev_i_StoB_Req_0 = i_StoB_Req_0 ;
  prev_i_StoB_Req_1 = i_StoB_Req_1 ;
  prev_i_StoB_Req_2 = i_StoB_Req_2 ;
  prev_i_StoB_Req_3 = i_StoB_Req_3 ;
  prev_i_StoB_Req_4 = i_StoB_Req_4 ;
  prev_i_StoB_Req_5 = i_StoB_Req_5 ;
  prev_i_StoB_Req_6 = i_StoB_Req_6 ;
  prev_i_StoB_Req_7 = i_StoB_Req_7 ;
  prev_i_StoB_Req_8 = i_StoB_Req_8 ;
  prev_i_StoB_Req_9 = i_StoB_Req_9 ;
  prev_i_StoB_Req_10 = i_StoB_Req_10 ;
  prev_i_StoB_Req_11 = i_StoB_Req_11 ;
  prev_i_StoB_Req_12 = i_StoB_Req_12 ;
  prev_i_StoB_Req_13 = i_StoB_Req_13 ;
  prev_i_StoB_Req_14 = i_StoB_Req_14 ;
  prev_i_StoB_Req_15 = i_StoB_Req_15 ;
  prev_controllable_BtoS_Ack_0 = controllable_BtoS_Ack_0 ;
  prev_controllable_BtoS_Ack_1 = controllable_BtoS_Ack_1 ;
  prev_controllable_BtoS_Ack_2 = controllable_BtoS_Ack_2 ;
  prev_controllable_BtoS_Ack_3 = controllable_BtoS_Ack_3 ;
  prev_controllable_BtoS_Ack_4 = controllable_BtoS_Ack_4 ;
  prev_controllable_BtoS_Ack_5 = controllable_BtoS_Ack_5 ;
  prev_controllable_BtoS_Ack_6 = controllable_BtoS_Ack_6 ;
  prev_controllable_BtoS_Ack_7 = controllable_BtoS_Ack_7 ;
  prev_controllable_BtoS_Ack_8 = controllable_BtoS_Ack_8 ;
  prev_controllable_BtoS_Ack_9 = controllable_BtoS_Ack_9 ;
  prev_controllable_BtoS_Ack_10 = controllable_BtoS_Ack_10 ;
  prev_controllable_BtoS_Ack_11 = controllable_BtoS_Ack_11 ;
  prev_controllable_BtoS_Ack_12 = controllable_BtoS_Ack_12 ;
  prev_controllable_BtoS_Ack_13 = controllable_BtoS_Ack_13 ;
  prev_controllable_BtoS_Ack_14 = controllable_BtoS_Ack_14 ;
  prev_controllable_BtoS_Ack_15 = controllable_BtoS_Ack_15 ;
  prev_controllable_BtoR_Req_0 = controllable_BtoR_Req_0 ;
  prev_controllable_BtoR_Req_1 = controllable_BtoR_Req_1 ;
  prev_i_RtoB_Ack_0 = i_RtoB_Ack_0 ;
  prev_i_RtoB_Ack_1 = i_RtoB_Ack_1 ;
  prev_controllable_DEQ = controllable_DEQ ;
  prev_controllable_ENQ = controllable_ENQ ;
  prev_i_EMPTY = i_EMPTY ;
  prev_i_FULL = i_FULL ;
  init_assume_false = !N__init006?!(i_EMPTY & !i_FULL & !i_RtoB_Ack_0 & !i_RtoB_Ack_1 & !i_StoB_Req_0 & !i_StoB_Req_1 & !i_StoB_Req_2 & !i_StoB_Req_3 & !i_StoB_Req_4 & !i_StoB_Req_5 & !i_StoB_Req_6 & !i_StoB_Req_7 & !i_StoB_Req_8 & !i_StoB_Req_9 & !i_StoB_Req_10 & !i_StoB_Req_11 & !i_StoB_Req_12 & !i_StoB_Req_13 & !i_StoB_Req_14 & !i_StoB_Req_15):init_assume_false ;
  A2_s0_0 = !i_RtoB_Ack_0 & (controllable_BtoR_Req_0 | A2_s0_0) ;
  A2_s0_1 = !i_RtoB_Ack_1 & (controllable_BtoR_Req_1 | A2_s0_1) ;
  A2_trigger = A2_trigger & A2_s0_1 | !A2_trigger & !A2_s0_0 ;
  G1_s0_0 = !controllable_BtoS_Ack_0 & (G1_s0_0 | i_StoB_Req_0 & !G1_s0_0) ;
  G1_s0_1 = !controllable_BtoS_Ack_1 & (G1_s0_1 | i_StoB_Req_1 & !G1_s0_1) ;
  G1_s0_2 = !controllable_BtoS_Ack_2 & (G1_s0_2 | i_StoB_Req_2 & !G1_s0_2) ;
  G1_s0_3 = !controllable_BtoS_Ack_3 & (G1_s0_3 | i_StoB_Req_3 & !G1_s0_3) ;
  G1_s0_4 = !controllable_BtoS_Ack_4 & (G1_s0_4 | i_StoB_Req_4 & !G1_s0_4) ;
  G1_s0_5 = !controllable_BtoS_Ack_5 & (G1_s0_5 | i_StoB_Req_5 & !G1_s0_5) ;
  G1_s0_6 = !controllable_BtoS_Ack_6 & (G1_s0_6 | i_StoB_Req_6 & !G1_s0_6) ;
  G1_s0_7 = !controllable_BtoS_Ack_7 & (G1_s0_7 | i_StoB_Req_7 & !G1_s0_7) ;
  G1_s0_8 = !controllable_BtoS_Ack_8 & (G1_s0_8 | i_StoB_Req_8 & !G1_s0_8) ;
  G1_s0_9 = !controllable_BtoS_Ack_9 & (G1_s0_9 | i_StoB_Req_9 & !G1_s0_9) ;
  G1_s0_10 = !controllable_BtoS_Ack_10 & (G1_s0_10 | i_StoB_Req_10 & !G1_s0_10) ;
  G1_s0_11 = !controllable_BtoS_Ack_11 & (G1_s0_11 | i_StoB_Req_11 & !G1_s0_11) ;
  G1_s0_12 = !controllable_BtoS_Ack_12 & (G1_s0_12 | i_StoB_Req_12 & !G1_s0_12) ;
  G1_s0_13 = !controllable_BtoS_Ack_13 & (G1_s0_13 | i_StoB_Req_13 & !G1_s0_13) ;
  G1_s0_14 = !controllable_BtoS_Ack_14 & (G1_s0_14 | i_StoB_Req_14 & !G1_s0_14) ;
  G1_s0_15 = !controllable_BtoS_Ack_15 & (G1_s0_15 | i_StoB_Req_15 & !G1_s0_15) ;
  G1_s1_0 = controllable_BtoS_Ack_0 & (G1_s1_0 | !i_StoB_Req_0 & !G1_s1_0) ;
  G1_s1_1 = controllable_BtoS_Ack_1 & (G1_s1_1 | !i_StoB_Req_1 & !G1_s1_1) ;
  G1_s1_2 = controllable_BtoS_Ack_2 & (G1_s1_2 | !i_StoB_Req_2 & !G1_s1_2) ;
  G1_s1_3 = controllable_BtoS_Ack_3 & (G1_s1_3 | !i_StoB_Req_3 & !G1_s1_3) ;
  G1_s1_4 = controllable_BtoS_Ack_4 & (G1_s1_4 | !i_StoB_Req_4 & !G1_s1_4) ;
  G1_s1_5 = controllable_BtoS_Ack_5 & (G1_s1_5 | !i_StoB_Req_5 & !G1_s1_5) ;
  G1_s1_6 = controllable_BtoS_Ack_6 & (G1_s1_6 | !i_StoB_Req_6 & !G1_s1_6) ;
  G1_s1_7 = controllable_BtoS_Ack_7 & (G1_s1_7 | !i_StoB_Req_7 & !G1_s1_7) ;
  G1_s1_8 = controllable_BtoS_Ack_8 & (G1_s1_8 | !i_StoB_Req_8 & !G1_s1_8) ;
  G1_s1_9 = controllable_BtoS_Ack_9 & (G1_s1_9 | !i_StoB_Req_9 & !G1_s1_9) ;
  G1_s1_10 = controllable_BtoS_Ack_10 & (G1_s1_10 | !i_StoB_Req_10 & !G1_s1_10) ;
  G1_s1_11 = controllable_BtoS_Ack_11 & (G1_s1_11 | !i_StoB_Req_11 & !G1_s1_11) ;
  G1_s1_12 = controllable_BtoS_Ack_12 & (G1_s1_12 | !i_StoB_Req_12 & !G1_s1_12) ;
  G1_s1_13 = controllable_BtoS_Ack_13 & (G1_s1_13 | !i_StoB_Req_13 & !G1_s1_13) ;
  G1_s1_14 = controllable_BtoS_Ack_14 & (G1_s1_14 | !i_StoB_Req_14 & !G1_s1_14) ;
  G1_s1_15 = controllable_BtoS_Ack_15 & (G1_s1_15 | !i_StoB_Req_15 & !G1_s1_15) ;
  G1_s0_trigger_0_0 = ((__bit037 & !N__init006) ? !__bit003 : ((__bit036 & !N__init006) ? 0 : (__bit089 ? !__bit003 : (__bit088 ? 0 : G1_s0_trigger_0_0)))) ;
  G1_s0_trigger_0_1 = ((__bit037 & !N__init006) ? !__bit101 : ((__bit036 & !N__init006) ? 0 : (__bit089 ? !__bit101 : (__bit088 ? 0 : G1_s0_trigger_0_1)))) ;
  G1_s0_trigger_0_2 = ((__bit037 & !N__init006) ? !__bit103 : ((__bit036 & !N__init006) ? 0 : (__bit089 ? !__bit103 : (__bit088 ? 0 : G1_s0_trigger_0_2)))) ;
  G1_s0_trigger_0_3 = ((__bit037 & !N__init006) ? !__bit105 : ((__bit036 & !N__init006) ? 0 : (__bit089 ? !__bit105 : (__bit088 ? 0 : G1_s0_trigger_0_3)))) ;
  G1_s1_trigger_0_0 = ((__bit075 & !N__init006) ? !__bit041 : ((__bit074 & !N__init006) ? 0 : (__bit093 ? !__bit041 : (__bit092 ? 0 : G1_s1_trigger_0_0)))) ;
  G1_s1_trigger_0_1 = ((__bit075 & !N__init006) ? !__bit107 : ((__bit074 & !N__init006) ? 0 : (__bit093 ? !__bit107 : (__bit092 ? 0 : G1_s1_trigger_0_1)))) ;
  G1_s1_trigger_0_2 = ((__bit075 & !N__init006) ? !__bit109 : ((__bit074 & !N__init006) ? 0 : (__bit093 ? !__bit109 : (__bit092 ? 0 : G1_s1_trigger_0_2)))) ;
  G1_s1_trigger_0_3 = ((__bit075 & !N__init006) ? !__bit111 : ((__bit074 & !N__init006) ? 0 : (__bit093 ? !__bit111 : (__bit092 ? 0 : G1_s1_trigger_0_3)))) ;
  stateG7_0 = !controllable_BtoR_Req_1 & (controllable_BtoR_Req_0 | stateG7_0) ;
  stateG7_1 = !controllable_BtoR_Req_0 & (controllable_BtoR_Req_1 | stateG7_1) ;
  G12 = G12 & !controllable_DEQ | !i_EMPTY & !G12 ;
  G_trigger_0_0 = ((__bit085 & !N__init006) ? 0 : ((__bit082 & !N__init006) ? 0 : ((__bit079 & !N__init006) ? 1  : (__bit098 ? 0 : (__bit096 ? 0 : (__bit094 ? 1  : G_trigger_0_0)))))) ;
  G_trigger_0_1 = ((__bit085 & !N__init006) ? 0 : ((__bit082 & !N__init006) ? 1  : ((__bit079 & !N__init006) ? 0 : (__bit098 ? 0 : (__bit096 ? 1  : (__bit094 ? 0 : G_trigger_0_1)))))) ;
  N__init006 = 1 ;
  N__det_statevar0 = N__det_statevar0 ;
  __det_statevar1 = !___bdd_037 ;
  __det_statevar2 = !___bdd_039 ;
  N__det_statevar3 = !___bdd_041 ;
  ____det_statevar1_048 = !(____det_statevar2_045 | ____det_statevar1_048)?!___bdd_037:!_____bdd_037_047 ;
  ____det_statevar2_045 = !(____det_statevar2_045 | ____det_statevar1_048)?!___bdd_039:!_____bdd_039_044 ;
  N__fair077 = !(!N__fair077?!(!____det_statevar2_045 & !____det_statevar1_048):__bit084 & !G12) ;
 end

endmodule
-------------------------------
