
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.94

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ counter_reg[3]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[3]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.09    0.09   library removal time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     4    0.06    0.00    0.00    0.20 v enable (in)
                                         enable (net)
                  0.00    0.00    0.20 v _12_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.15    0.35 v _12_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _00_ (net)
                  0.07    0.00    0.35 v counter_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.35   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     3    0.03    0.25    0.91    1.11 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.25    0.00    1.11 ^ counter_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.11   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  8.97   slack (MET)


Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.02    0.13    0.46    0.46 ^ counter_reg[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         count[0] (net)
                  0.13    0.00    0.46 ^ _17_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.06    0.05    0.51 v _17_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _08_ (net)
                  0.06    0.00    0.51 v _18_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    0.72 v _18_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _09_ (net)
                  0.08    0.00    0.72 v _19_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.20    0.92 v _19_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03_ (net)
                  0.07    0.00    0.92 v counter_reg[3]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.92   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[3]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  8.94   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     3    0.03    0.25    0.91    1.11 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.25    0.00    1.11 ^ counter_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.11   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  8.97   slack (MET)


Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.02    0.13    0.46    0.46 ^ counter_reg[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         count[0] (net)
                  0.13    0.00    0.46 ^ _17_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.06    0.05    0.51 v _17_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _08_ (net)
                  0.06    0.00    0.51 v _18_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    0.72 v _18_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _09_ (net)
                  0.08    0.00    0.72 v _19_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.20    0.92 v _19_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03_ (net)
                  0.07    0.00    0.92 v counter_reg[3]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.92   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[3]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  8.94   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.43e-04   1.33e-04   2.44e-09   9.76e-04  58.1%
Combinational          6.13e-04   9.20e-05   2.62e-09   7.05e-04  41.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.46e-03   2.25e-04   5.06e-09   1.68e-03 100.0%
                          86.6%      13.4%       0.0%
