{
  "name": "task6",
  "signal": [
    {"name": "clk", "wave": "p|...", "node": ".ab" },
    {"name": "psel", "wave": "0|1.."},
    {"name": "pwdata", "wave": "x|=.=", "data": ["something", "whack"] },
    {"name": "paddr", "wave": "x|=x.", "data": ["addr"] }
  ],
  "input": [
    {"name": "addr", "type": "logic [7:0]"}
  ],
  "edge": ["a->b 8,12"]
}
