Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Oct 31 22:18:26 2023
| Host         : LAPTOP-UV5HGDQN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file energy_detection_fixed_th_control_sets_placed.rpt
| Design       : energy_detection_fixed_th
| Device       : xc7z010
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    70 |
| Unused register locations in slices containing registers |   260 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             169 |           53 |
| No           | No                    | Yes                    |              18 |           10 |
| No           | Yes                   | No                     |             129 |           46 |
| Yes          | No                    | No                     |            3727 |          715 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             473 |          158 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|    Clock Signal    |                                                                                       Enable Signal                                                                                       |                                                                               Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count |
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/q_i_0                                                                                                                                       | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.OVFLO_FIFO/q_i[0]_i_1__0_n_0                                   |                1 |              1 |
|  sys_clk_IBUF_BUFG |                                                                                                                                                                                           | energy_detection_module_inst/datapath_unit_ed_inst/fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                            |                1 |              1 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/q_i_1                                                                                                                                       | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.OVFLO_FIFO/q_i[0]_i_1__1_n_0                                   |                1 |              1 |
|  sys_clk_IBUF_BUFG |                                                                                                                                                                                           | fft_t_inst/ok                                                                                                                                                                |                1 |              1 |
|  sys_clk_IBUF_BUFG |                                                                                                                                                                                           | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/need_sclr_lut.real_shift_ram.FF_gen[0].reg                  |                1 |              1 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/q_i                                                                                                                                         | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.OVFLO_FIFO/q_i[0]_i_1_n_0                                      |                1 |              1 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/overflow.ovflo_out_we_reg/delay[15]_6                                    |                                                                                                                                                                              |                1 |              1 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/overflow.ovflo_out_we_reg/delay[15]_5                                    |                                                                                                                                                                              |                1 |              1 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/overflow.ovflo_out_we_reg/delay[15]_4                                    |                                                                                                                                                                              |                1 |              1 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/overflow.ovflo_out_we_reg/delay[15]_7                                    |                                                                                                                                                                              |                1 |              1 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/q_i_2                                                                                                                                       | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.OVFLO_FIFO/q_i[0]_i_1__2_n_0                                   |                1 |              1 |
|  sys_clk_IBUF_BUFG |                                                                                                                                                                                           | energy_detection_module_inst/sclr_fin                                                                                                                                        |                1 |              2 |
|  sys_clk_IBUF_BUFG |                                                                                                                                                                                           | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/need_sclr_lut.real_shift_ram.FF_gen[0].reg |                2 |              3 |
|  sys_clk_IBUF_BUFG |                                                                                                                                                                                           | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/need_sclr_lut.real_shift_ram.FF_gen[0].reg |                1 |              3 |
|  sys_clk_IBUF_BUFG |                                                                                                                                                                                           | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/need_sclr_lut.real_shift_ram.FF_gen[0].reg |                2 |              3 |
|  sys_clk_IBUF_BUFG |                                                                                                                                                                                           | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/need_sclr_lut.real_shift_ram.FF_gen[0].reg |                2 |              3 |
|  sys_clk_IBUF_BUFG |                                                                                                                                                                                           | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/need_sclr_lut.real_shift_ram.FF_gen[0].reg |                1 |              3 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/count_ce                                                                                                                                    | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                       |                2 |              3 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.OVFLO_FIFO/rd_cnt                                                           | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                  |                1 |              4 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.OVFLO_FIFO/rd_cnt                                                           | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                  |                1 |              4 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.OVFLO_FIFO/rd_cnt                                                           | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                  |                1 |              4 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/count_ce_3                                                                                                                                  | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                       |                2 |              4 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.OVFLO_FIFO/rd_cnt                                                           | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                     |                1 |              4 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/count_ce_4                                                                                                                                  | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                       |                2 |              5 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/tw_scale_reg_ce_11                                                                                                                          |                                                                                                                                                                              |                2 |              5 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/count_ce_8                                                                                                                                  | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                       |                3 |              6 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/count_ce_5                                                                                                                                  | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                       |                3 |              6 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/count_ce_7                                                                                                                                  | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                       |                3 |              6 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/count_ce_6                                                                                                                                  | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                       |                3 |              7 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/tw_scale_reg_ce_10                                                                                                                          |                                                                                                                                                                              |                3 |              7 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                  |                4 |              7 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                      | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                  |                5 |              8 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                      | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                  |                6 |              8 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                      | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                     |                4 |              8 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                      | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                  |                4 |              8 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/tw_scale_reg_ce_9                                                                                                                           |                                                                                                                                                                              |                2 |              9 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/symbols_out_remaining[9]_i_1_n_0                                                                                                            | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                  |                4 |             10 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/tw_scale_reg_ce                                                                                                                             |                                                                                                                                                                              |                3 |             11 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                            |                                                                                                                                                                              |                2 |             11 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/E[0]                                                                                                                                        | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                       |                2 |             11 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/dout_done_e_ce2                                                                                                                             | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/no_early_reg.I_TC_reg                                                                                                          |                4 |             11 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/has_scale_sch_buffer.scale_sch_int_reg[9][0]                                                                                                | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                       |                2 |             11 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/i_tc_reg_0                                                                                                                                  | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                       |                4 |             12 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_0                                                                                                                          | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                  |                4 |             12 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_1                                                                                                                          | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                  |                4 |             12 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/i_tc_reg                                                                                                                                    | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                       |                4 |             12 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_3                                                                                                                          | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                  |                5 |             12 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg                                                                                                                            | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                     |                4 |             12 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/CE                                                                                                                                          | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                     |                4 |             12 |
|  sys_clk_IBUF_BUFG |                                                                                                                                                                                           | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/need_sclr_lut.real_shift_ram.FF_gen[0].reg                  |                4 |             12 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                            | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                       |                4 |             12 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_2                                                                                                                          | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                  |                4 |             12 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_5                                                                                                                          | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                  |                4 |             12 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_4                                                                                                                          | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                  |                5 |             12 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_ovflo_control.delay_ovflo_start/ovflo_valid_ce                       | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/overflow.OVFLO_CNT/ovflo_cnt_reset                          |                5 |             17 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/no_addr_gen.fixed_bf2_start_delay.bf2_start_delay/cnt_reg[15].addsub_reg | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/ovflo_valid_reset                                                                                                              |                5 |             17 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_ovflo_control.delay_ovflo_start/ovflo_valid_ce                       | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/overflow.OVFLO_CNT/ovflo_cnt_reset                          |                5 |             17 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_ovflo_control.delay_ovflo_start/ovflo_valid_ce                       | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/overflow.OVFLO_CNT/ovflo_cnt_reset                          |                5 |             17 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_ovflo_control.delay_ovflo_start/ovflo_valid_ce                       | fft_t_inst/xfft_0_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/overflow.OVFLO_CNT/ovflo_cnt_reset                          |                5 |             17 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                       |                7 |             21 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[0][0]                          | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                  |                4 |             32 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/E[0]                                                                                | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                  |                5 |             32 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                      | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/SR[0]                                                                                                                          |               10 |             32 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                           |                                                                                                                                                                              |                4 |             32 |
|  sys_clk_IBUF_BUFG |                                                                                                                                                                                           | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                  |               14 |             36 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_1__0_n_0                                                                                          |                                                                                                                                                                              |                6 |             43 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2[43]_i_1_n_0                                                                            |                                                                                                                                                                              |                6 |             43 |
|  sys_clk_IBUF_BUFG |                                                                                                                                                                                           | fft_t_inst/control_unit_fft_inst/CU_fft_controller_inst/AR[0]                                                                                                                |               26 |             79 |
|  sys_clk_IBUF_BUFG |                                                                                                                                                                                           |                                                                                                                                                                              |               63 |            203 |
|  sys_clk_IBUF_BUFG | fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                      |                                                                                                                                                                              |              880 |           4762 |
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    11 |
| 2      |                     1 |
| 3      |                     6 |
| 4      |                     5 |
| 5      |                     2 |
| 6      |                     3 |
| 7      |                     3 |
| 8      |                     4 |
| 9      |                     1 |
| 10     |                     1 |
| 11     |                     5 |
| 12     |                    12 |
| 16+    |                    16 |
+--------+-----------------------+


