// Seed: 895517416
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_4;
  always @(posedge id_3 * id_4 or posedge -1) begin : LABEL_0
    `define pp_5 0
  end
  parameter id_6 = 1;
  assign id_4 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_12, id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_8
  );
endmodule
