\hypertarget{structALT__CLK__GROUP__RAW__CFG__s}{}\section{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+G\+R\+O\+U\+P\+\_\+\+R\+A\+W\+\_\+\+C\+F\+G\+\_\+s Struct Reference}
\label{structALT__CLK__GROUP__RAW__CFG__s}\index{ALT\_CLK\_GROUP\_RAW\_CFG\_s@{ALT\_CLK\_GROUP\_RAW\_CFG\_s}}


{\ttfamily \#include $<$alt\+\_\+clock\+\_\+group.\+h$>$}

\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
union \mbox{\hyperlink{unionALT__CLK__GROUP__RAW__CFG__s_1_1ALT__CLK__GROUP__RAW__CFG__u}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+G\+R\+O\+U\+P\+\_\+\+R\+A\+W\+\_\+\+C\+F\+G\+\_\+u}}
\end{DoxyCompactItemize}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structALT__CLK__GROUP__RAW__CFG__s_ac85dda3c83196863d0c83aca2f6ff2fb}{verid}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structALT__CLK__GROUP__RAW__CFG__s_aaa72aaa775be4dd6925078d5e819f712}{siliid2}}
\item 
\mbox{\hyperlink{alt__clock__group_8h_a077fbf1185c79377d6bdfe47a56713eb}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+G\+R\+P\+\_\+t}} \mbox{\hyperlink{structALT__CLK__GROUP__RAW__CFG__s_a36d325064c461d62802b3bd81d112b15}{clkgrpsel}}
\item 
\mbox{\Hypertarget{structALT__CLK__GROUP__RAW__CFG__s_abedeef1fd85cf92cb46f3432f971ce02}\label{structALT__CLK__GROUP__RAW__CFG__s_abedeef1fd85cf92cb46f3432f971ce02}} 
union \mbox{\hyperlink{unionALT__CLK__GROUP__RAW__CFG__s_1_1ALT__CLK__GROUP__RAW__CFG__u}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+G\+R\+O\+U\+P\+\_\+\+R\+A\+W\+\_\+\+C\+F\+G\+\_\+s\+::\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+G\+R\+O\+U\+P\+\_\+\+R\+A\+W\+\_\+\+C\+F\+G\+\_\+u}} {\bfseries clkgrp}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This type definition defines an opaque data structure for holding the configuration settings for a complete clock group. 

\subsection{Field Documentation}
\mbox{\Hypertarget{structALT__CLK__GROUP__RAW__CFG__s_a36d325064c461d62802b3bd81d112b15}\label{structALT__CLK__GROUP__RAW__CFG__s_a36d325064c461d62802b3bd81d112b15}} 
\index{ALT\_CLK\_GROUP\_RAW\_CFG\_s@{ALT\_CLK\_GROUP\_RAW\_CFG\_s}!clkgrpsel@{clkgrpsel}}
\index{clkgrpsel@{clkgrpsel}!ALT\_CLK\_GROUP\_RAW\_CFG\_s@{ALT\_CLK\_GROUP\_RAW\_CFG\_s}}
\subsubsection{\texorpdfstring{clkgrpsel}{clkgrpsel}}
{\footnotesize\ttfamily \mbox{\hyperlink{alt__clock__group_8h_a077fbf1185c79377d6bdfe47a56713eb}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+G\+R\+P\+\_\+t}} A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+G\+R\+O\+U\+P\+\_\+\+R\+A\+W\+\_\+\+C\+F\+G\+\_\+s\+::clkgrpsel}

Clock group union discriminator. \mbox{\Hypertarget{structALT__CLK__GROUP__RAW__CFG__s_aaa72aaa775be4dd6925078d5e819f712}\label{structALT__CLK__GROUP__RAW__CFG__s_aaa72aaa775be4dd6925078d5e819f712}} 
\index{ALT\_CLK\_GROUP\_RAW\_CFG\_s@{ALT\_CLK\_GROUP\_RAW\_CFG\_s}!siliid2@{siliid2}}
\index{siliid2@{siliid2}!ALT\_CLK\_GROUP\_RAW\_CFG\_s@{ALT\_CLK\_GROUP\_RAW\_CFG\_s}}
\subsubsection{\texorpdfstring{siliid2}{siliid2}}
{\footnotesize\ttfamily uint32\+\_\+t A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+G\+R\+O\+U\+P\+\_\+\+R\+A\+W\+\_\+\+C\+F\+G\+\_\+s\+::siliid2}

Reserved register -\/ reserved for future device I\+Ds or capability flags. \mbox{\Hypertarget{structALT__CLK__GROUP__RAW__CFG__s_ac85dda3c83196863d0c83aca2f6ff2fb}\label{structALT__CLK__GROUP__RAW__CFG__s_ac85dda3c83196863d0c83aca2f6ff2fb}} 
\index{ALT\_CLK\_GROUP\_RAW\_CFG\_s@{ALT\_CLK\_GROUP\_RAW\_CFG\_s}!verid@{verid}}
\index{verid@{verid}!ALT\_CLK\_GROUP\_RAW\_CFG\_s@{ALT\_CLK\_GROUP\_RAW\_CFG\_s}}
\subsubsection{\texorpdfstring{verid}{verid}}
{\footnotesize\ttfamily uint32\+\_\+t A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+G\+R\+O\+U\+P\+\_\+\+R\+A\+W\+\_\+\+C\+F\+G\+\_\+s\+::verid}

SoC F\+P\+GA version identifier. This field encapsulates the silicon identifier and version information associated with this clock group configuration. It is used to assert that this clock group configuration is valid for this device. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/include/bsp/\mbox{\hyperlink{alt__clock__group_8h}{alt\+\_\+clock\+\_\+group.\+h}}\end{DoxyCompactItemize}
