Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jul  2 16:15:15 2022
| Host         : Jaye running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             205 |           59 |
| Yes          | No                    | No                     |              16 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              95 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+----------------------------------------+----------------------------------------------+------------------+----------------+
|      Clock Signal      |              Enable Signal             |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+------------------------+----------------------------------------+----------------------------------------------+------------------+----------------+
|  u_led/clk_5HZ_reg_n_0 |                                        |                                              |                1 |              2 |
|  clk_IBUF_BUFG         | u_state/state[4]_i_1_n_0               |                                              |                5 |              5 |
|  clk_IBUF_BUFG         | u_state/E[0]                           |                                              |                4 |             11 |
|  clk_IBUF_BUFG         | u_btn_debounce1/delay_flag_reg_n_0     | u_btn_debounce1/delay_cnt[19]_i_1_n_0        |                5 |             19 |
|  clk_IBUF_BUFG         | u_btn_debounce2/delay_flag_reg_n_0     | u_btn_debounce2/delay_cnt[19]_i_1__0_n_0     |                5 |             19 |
|  clk_IBUF_BUFG         | u_btn_debounce3/delay_flag_reg_n_0     | u_btn_debounce3/delay_cnt[19]_i_1__1_n_0     |                5 |             19 |
|  clk_IBUF_BUFG         | u_btn_debounce4/delay_flag_reg_n_0     | u_btn_debounce4/delay_cnt[19]_i_1__2_n_0     |                5 |             19 |
|  clk_IBUF_BUFG         | u_btn_debounce_call/delay_flag_reg_n_0 | u_btn_debounce_call/delay_cnt[19]_i_1__3_n_0 |                5 |             19 |
|  clk_IBUF_BUFG         |                                        | u_display_seg/select                         |                6 |             20 |
|  clk_IBUF_BUFG         |                                        | u_led/clk_5HZ                                |                8 |             30 |
|  clk_IBUF_BUFG         |                                        | u_led/n_reg[5]_0                             |                9 |             31 |
|  clk_IBUF_BUFG         |                                        | u_door/n_reg[24]_0                           |                9 |             31 |
|  clk_IBUF_BUFG         |                                        | u_in_btn/n_reg[24]_0                         |                9 |             31 |
|  clk_IBUF_BUFG         |                                        | u_state/n[30]_i_1_n_0                        |                9 |             31 |
|  clk_IBUF_BUFG         |                                        | u_out_btn/n_reg[24]_0                        |                9 |             31 |
|  clk_IBUF_BUFG         |                                        |                                              |               37 |             70 |
+------------------------+----------------------------------------+----------------------------------------------+------------------+----------------+


