{'LinkFail': {'CDeps': [[[], [], ['Reset']],
                        [[],
                         [],
                         ['Reset'],
                         [],
                         ['MdcEn_n'],
                         [],
                         ['ByteSelect'],
                         [],
                         ['LatchByte'],
                         [],
                         ['Rgad']]],
              'CLines': [[None, None, '216:C'],
                         [None,
                          None,
                          '216:C',
                          None,
                          '224:C',
                          None,
                          '226:C',
                          None,
                          '239:C',
                          None,
                          '242:C']],
              'Clocked': True,
              'DDeps': [[], ['ShiftReg']],
              'DLines': ['220:D', '243:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f848d0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134395190>]},
 'Prsd': {'CDeps': [[[], [], ['Reset']],
                    [[],
                     [],
                     ['Reset'],
                     [],
                     ['MdcEn_n'],
                     [],
                     ['ByteSelect'],
                     [],
                     ['LatchByte']],
                    [[],
                     [],
                     ['Reset'],
                     [],
                     ['MdcEn_n'],
                     [],
                     ['ByteSelect'],
                     [],
                     ['LatchByte'],
                     [],
                     ['LatchByte']]],
          'CLines': [[None, None, '216:C'],
                     [None,
                      None,
                      '216:C',
                      None,
                      '224:C',
                      None,
                      '226:C',
                      None,
                      '239:C'],
                     [None,
                      None,
                      '216:C',
                      None,
                      '224:C',
                      None,
                      '226:C',
                      None,
                      '239:C',
                      None,
                      '247:C']],
          'Clocked': True,
          'DDeps': [[], ['ShiftReg', 'Mdi'], ['ShiftReg', 'Mdi']],
          'DLines': ['219:D', '241:D', '248:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f84710>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134393d50>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134395690>]},
 'ShiftReg': {'CDeps': [[[], [], ['Reset']],
                        [[],
                         [],
                         ['Reset'],
                         [],
                         ['MdcEn_n'],
                         [],
                         ['ByteSelect'],
                         [],
                         ['ByteSelect'],
                         []],
                        [[],
                         [],
                         ['Reset'],
                         [],
                         ['MdcEn_n'],
                         [],
                         ['ByteSelect'],
                         [],
                         ['ByteSelect'],
                         []],
                        [[],
                         [],
                         ['Reset'],
                         [],
                         ['MdcEn_n'],
                         [],
                         ['ByteSelect'],
                         [],
                         ['ByteSelect'],
                         []],
                        [[],
                         [],
                         ['Reset'],
                         [],
                         ['MdcEn_n'],
                         [],
                         ['ByteSelect'],
                         [],
                         ['ByteSelect'],
                         []],
                        [[],
                         [],
                         ['Reset'],
                         [],
                         ['MdcEn_n'],
                         [],
                         ['ByteSelect'],
                         [],
                         ['ByteSelect'],
                         []],
                        [[],
                         [],
                         ['Reset'],
                         [],
                         ['MdcEn_n'],
                         [],
                         ['ByteSelect']],
                        [[],
                         [],
                         ['Reset'],
                         [],
                         ['MdcEn_n'],
                         [],
                         ['ByteSelect']]],
              'CLines': [[None, None, '216:C'],
                         [None,
                          None,
                          '216:C',
                          None,
                          '224:C',
                          None,
                          '226:C',
                          None,
                          '228:C',
                          None],
                         [None,
                          None,
                          '216:C',
                          None,
                          '224:C',
                          None,
                          '226:C',
                          None,
                          '228:C',
                          None],
                         [None,
                          None,
                          '216:C',
                          None,
                          '224:C',
                          None,
                          '226:C',
                          None,
                          '228:C',
                          None],
                         [None,
                          None,
                          '216:C',
                          None,
                          '224:C',
                          None,
                          '226:C',
                          None,
                          '228:C',
                          None],
                         [None,
                          None,
                          '216:C',
                          None,
                          '224:C',
                          None,
                          '226:C',
                          None,
                          '228:C',
                          None],
                         [None, None, '216:C', None, '224:C', None, '226:C'],
                         [None, None, '216:C', None, '224:C', None, '226:C']],
              'Clocked': True,
              'DDeps': [[],
                        ['CtrlData'],
                        ['WriteOp', 'WriteOp', 'Fiad'],
                        [],
                        ['Fiad', 'Rgad'],
                        ['CtrlData'],
                        ['ShiftReg', 'Mdi'],
                        ['ShiftReg', 'Mdi']],
              'DLines': ['218:D',
                         '232:D',
                         '229:D',
                         '233:D',
                         '230:D',
                         '231:D',
                         '238:D',
                         '238:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f84490>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134393050>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413439c3d0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134393350>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413439c8d0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413439cc50>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134393790>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134393790>]},
 'ShiftedBit': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['ShiftReg']],
                'DLines': ['256:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4134393e90>]}}
