digraph "CFG for '_Z15kAddToEachPixelPfS_S_fjjj' function" {
	label="CFG for '_Z15kAddToEachPixelPfS_S_fjjj' function";

	Node0x60cb6f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = getelementptr inbounds i8, i8 addrspace(4)* %9, i64 12\l  %15 = bitcast i8 addrspace(4)* %14 to i32 addrspace(4)*\l  %16 = load i32, i32 addrspace(4)* %15, align 4, !tbaa !6\l  %17 = mul i32 %8, %13\l  %18 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %19 = add i32 %17, %18\l  %20 = udiv i32 %16, %13\l  %21 = mul i32 %20, %13\l  %22 = icmp ugt i32 %16, %21\l  %23 = zext i1 %22 to i32\l  %24 = add i32 %20, %23\l  %25 = mul i32 %24, %13\l  %26 = mul i32 %5, %4\l  %27 = icmp ult i32 %19, %26\l  br i1 %27, label %28, label %30\l|{<s0>T|<s1>F}}"];
	Node0x60cb6f0:s0 -> Node0x60cdce0;
	Node0x60cb6f0:s1 -> Node0x60cdd70;
	Node0x60cdce0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%28:\l28:                                               \l  %29 = mul i32 %6, %5\l  br label %31\l}"];
	Node0x60cdce0 -> Node0x60cdf40;
	Node0x60cdd70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%30:\l30:                                               \l  ret void\l}"];
	Node0x60cdf40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%31:\l31:                                               \l  %32 = phi i32 [ %19, %28 ], [ %46, %31 ]\l  %33 = zext i32 %32 to i64\l  %34 = getelementptr inbounds float, float addrspace(1)* %0, i64 %33\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !16\l  %36 = urem i32 %32, %5\l  %37 = udiv i32 %32, %29\l  %38 = mul i32 %37, %5\l  %39 = add i32 %38, %36\l  %40 = zext i32 %39 to i64\l  %41 = getelementptr inbounds float, float addrspace(1)* %1, i64 %40\l  %42 = load float, float addrspace(1)* %41, align 4, !tbaa !16\l  %43 = fmul contract float %42, %3\l  %44 = fadd contract float %35, %43\l  %45 = getelementptr inbounds float, float addrspace(1)* %2, i64 %33\l  store float %44, float addrspace(1)* %45, align 4, !tbaa !16\l  %46 = add i32 %32, %25\l  %47 = icmp ult i32 %46, %26\l  br i1 %47, label %31, label %30, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x60cdf40:s0 -> Node0x60cdf40;
	Node0x60cdf40:s1 -> Node0x60cdd70;
}
