// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_10 (
        ap_ready,
        data_16_val,
        data_17_val,
        data_18_val,
        data_19_val,
        data_20_val,
        data_21_val,
        data_22_val,
        data_23_val,
        data_24_val,
        data_25_val,
        data_26_val,
        data_27_val,
        data_28_val,
        data_29_val,
        data_30_val,
        data_31_val,
        weights_16_val,
        weights_17_val,
        weights_18_val,
        weights_19_val,
        weights_20_val,
        weights_21_val,
        weights_22_val,
        weights_23_val,
        weights_24_val,
        weights_25_val,
        weights_26_val,
        weights_27_val,
        weights_28_val,
        weights_29_val,
        weights_30_val,
        weights_31_val,
        idx,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);


output   ap_ready;
input  [15:0] data_16_val;
input  [15:0] data_17_val;
input  [15:0] data_18_val;
input  [15:0] data_19_val;
input  [15:0] data_20_val;
input  [15:0] data_21_val;
input  [15:0] data_22_val;
input  [15:0] data_23_val;
input  [15:0] data_24_val;
input  [15:0] data_25_val;
input  [15:0] data_26_val;
input  [15:0] data_27_val;
input  [15:0] data_28_val;
input  [15:0] data_29_val;
input  [15:0] data_30_val;
input  [15:0] data_31_val;
input  [15:0] weights_16_val;
input  [15:0] weights_17_val;
input  [15:0] weights_18_val;
input  [15:0] weights_19_val;
input  [15:0] weights_20_val;
input  [15:0] weights_21_val;
input  [15:0] weights_22_val;
input  [15:0] weights_23_val;
input  [15:0] weights_24_val;
input  [15:0] weights_25_val;
input  [15:0] weights_26_val;
input  [15:0] weights_27_val;
input  [15:0] weights_28_val;
input  [15:0] weights_29_val;
input  [15:0] weights_30_val;
input  [15:0] weights_31_val;
input  [4:0] idx;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;

wire  signed [15:0] mul_ln42_105_fu_320_p0;
wire  signed [25:0] sext_ln73_154_fu_1645_p1;
wire  signed [15:0] mul_ln42_fu_321_p0;
wire  signed [25:0] sext_ln73_fu_1261_p1;
wire  signed [15:0] mul_ln42_99_fu_322_p0;
wire  signed [25:0] sext_ln73_149_fu_1517_p1;
wire  signed [15:0] mul_ln42_94_fu_323_p0;
wire  signed [25:0] sext_ln73_144_fu_1389_p1;
wire  signed [15:0] mul_ln42_95_fu_324_p0;
wire  signed [15:0] mul_ln42_91_fu_325_p0;
wire  signed [15:0] mul_ln42_96_fu_326_p0;
wire  signed [15:0] mul_ln42_101_fu_327_p0;
wire  signed [15:0] mul_ln42_93_fu_328_p0;
wire  signed [15:0] mul_ln42_98_fu_329_p0;
wire  signed [15:0] mul_ln42_100_fu_330_p0;
wire  signed [15:0] mul_ln42_102_fu_331_p0;
wire  signed [15:0] mul_ln42_97_fu_332_p0;
wire  signed [15:0] mul_ln42_103_fu_333_p0;
wire  signed [15:0] mul_ln42_104_fu_334_p0;
wire  signed [15:0] mul_ln42_92_fu_335_p0;
wire   [15:0] a_fu_1201_p27;
wire   [15:0] a_fu_1201_p29;
wire   [25:0] mul_ln42_fu_321_p2;
wire   [25:0] mul_ln42_91_fu_325_p2;
wire   [25:0] mul_ln42_92_fu_335_p2;
wire   [25:0] mul_ln42_93_fu_328_p2;
wire   [15:0] a_25_fu_1329_p27;
wire   [15:0] a_25_fu_1329_p29;
wire   [25:0] mul_ln42_94_fu_323_p2;
wire   [25:0] mul_ln42_95_fu_324_p2;
wire   [25:0] mul_ln42_96_fu_326_p2;
wire   [25:0] mul_ln42_97_fu_332_p2;
wire   [15:0] a_26_fu_1457_p27;
wire   [15:0] a_26_fu_1457_p29;
wire   [25:0] mul_ln42_98_fu_329_p2;
wire   [25:0] mul_ln42_99_fu_322_p2;
wire   [25:0] mul_ln42_100_fu_330_p2;
wire   [25:0] mul_ln42_101_fu_327_p2;
wire   [15:0] a_27_fu_1585_p27;
wire   [15:0] a_27_fu_1585_p29;
wire   [25:0] mul_ln42_102_fu_331_p2;
wire   [25:0] mul_ln42_103_fu_333_p2;
wire   [25:0] mul_ln42_104_fu_334_p2;
wire   [25:0] mul_ln42_105_fu_320_p2;
wire   [15:0] trunc_ln42_91_fu_1402_p4;
wire   [15:0] trunc_ln_fu_1274_p4;
wire   [15:0] trunc_ln42_95_fu_1530_p4;
wire   [15:0] trunc_ln42_99_fu_1658_p4;
wire   [15:0] add_ln58_67_fu_1719_p2;
wire   [15:0] add_ln58_fu_1713_p2;
wire   [15:0] trunc_ln42_92_fu_1417_p4;
wire   [15:0] trunc_ln42_s_fu_1289_p4;
wire   [15:0] trunc_ln42_96_fu_1545_p4;
wire   [15:0] trunc_ln42_100_fu_1673_p4;
wire   [15:0] add_ln58_70_fu_1737_p2;
wire   [15:0] add_ln58_69_fu_1731_p2;
wire   [15:0] trunc_ln42_93_fu_1432_p4;
wire   [15:0] trunc_ln42_89_fu_1304_p4;
wire   [15:0] trunc_ln42_97_fu_1560_p4;
wire   [15:0] trunc_ln42_101_fu_1688_p4;
wire   [15:0] add_ln58_73_fu_1755_p2;
wire   [15:0] add_ln58_72_fu_1749_p2;
wire   [15:0] trunc_ln42_94_fu_1447_p4;
wire   [15:0] trunc_ln42_90_fu_1319_p4;
wire   [15:0] trunc_ln42_98_fu_1575_p4;
wire   [15:0] trunc_ln42_102_fu_1703_p4;
wire   [15:0] add_ln58_76_fu_1773_p2;
wire   [15:0] add_ln58_75_fu_1767_p2;
wire   [15:0] add_ln58_68_fu_1725_p2;
wire   [15:0] add_ln58_71_fu_1743_p2;
wire   [15:0] add_ln58_74_fu_1761_p2;
wire   [15:0] add_ln58_77_fu_1779_p2;
wire  signed [4:0] a_fu_1201_p1;
wire  signed [4:0] a_fu_1201_p3;
wire  signed [4:0] a_fu_1201_p5;
wire  signed [4:0] a_fu_1201_p7;
wire  signed [4:0] a_fu_1201_p9;
wire  signed [4:0] a_fu_1201_p11;
wire  signed [4:0] a_fu_1201_p13;
wire  signed [4:0] a_fu_1201_p15;
wire  signed [4:0] a_fu_1201_p17;
wire  signed [4:0] a_fu_1201_p19;
wire  signed [4:0] a_fu_1201_p21;
wire  signed [4:0] a_fu_1201_p23;
wire  signed [4:0] a_fu_1201_p25;
wire  signed [4:0] a_25_fu_1329_p1;
wire  signed [4:0] a_25_fu_1329_p3;
wire  signed [4:0] a_25_fu_1329_p5;
wire  signed [4:0] a_25_fu_1329_p7;
wire  signed [4:0] a_25_fu_1329_p9;
wire  signed [4:0] a_25_fu_1329_p11;
wire  signed [4:0] a_25_fu_1329_p13;
wire  signed [4:0] a_25_fu_1329_p15;
wire  signed [4:0] a_25_fu_1329_p17;
wire  signed [4:0] a_25_fu_1329_p19;
wire  signed [4:0] a_25_fu_1329_p21;
wire  signed [4:0] a_25_fu_1329_p23;
wire  signed [4:0] a_25_fu_1329_p25;
wire  signed [4:0] a_26_fu_1457_p1;
wire  signed [4:0] a_26_fu_1457_p3;
wire  signed [4:0] a_26_fu_1457_p5;
wire  signed [4:0] a_26_fu_1457_p7;
wire  signed [4:0] a_26_fu_1457_p9;
wire  signed [4:0] a_26_fu_1457_p11;
wire  signed [4:0] a_26_fu_1457_p13;
wire  signed [4:0] a_26_fu_1457_p15;
wire  signed [4:0] a_26_fu_1457_p17;
wire  signed [4:0] a_26_fu_1457_p19;
wire  signed [4:0] a_26_fu_1457_p21;
wire  signed [4:0] a_26_fu_1457_p23;
wire  signed [4:0] a_26_fu_1457_p25;
wire  signed [4:0] a_27_fu_1585_p1;
wire  signed [4:0] a_27_fu_1585_p3;
wire  signed [4:0] a_27_fu_1585_p5;
wire  signed [4:0] a_27_fu_1585_p7;
wire  signed [4:0] a_27_fu_1585_p9;
wire  signed [4:0] a_27_fu_1585_p11;
wire  signed [4:0] a_27_fu_1585_p13;
wire  signed [4:0] a_27_fu_1585_p15;
wire  signed [4:0] a_27_fu_1585_p17;
wire  signed [4:0] a_27_fu_1585_p19;
wire  signed [4:0] a_27_fu_1585_p21;
wire  signed [4:0] a_27_fu_1585_p23;
wire  signed [4:0] a_27_fu_1585_p25;

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4669(
    .din0(mul_ln42_105_fu_320_p0),
    .din1(weights_31_val),
    .dout(mul_ln42_105_fu_320_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4670(
    .din0(mul_ln42_fu_321_p0),
    .din1(weights_16_val),
    .dout(mul_ln42_fu_321_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4671(
    .din0(mul_ln42_99_fu_322_p0),
    .din1(weights_25_val),
    .dout(mul_ln42_99_fu_322_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4672(
    .din0(mul_ln42_94_fu_323_p0),
    .din1(weights_20_val),
    .dout(mul_ln42_94_fu_323_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4673(
    .din0(mul_ln42_95_fu_324_p0),
    .din1(weights_21_val),
    .dout(mul_ln42_95_fu_324_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4674(
    .din0(mul_ln42_91_fu_325_p0),
    .din1(weights_17_val),
    .dout(mul_ln42_91_fu_325_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4675(
    .din0(mul_ln42_96_fu_326_p0),
    .din1(weights_22_val),
    .dout(mul_ln42_96_fu_326_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4676(
    .din0(mul_ln42_101_fu_327_p0),
    .din1(weights_27_val),
    .dout(mul_ln42_101_fu_327_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4677(
    .din0(mul_ln42_93_fu_328_p0),
    .din1(weights_19_val),
    .dout(mul_ln42_93_fu_328_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4678(
    .din0(mul_ln42_98_fu_329_p0),
    .din1(weights_24_val),
    .dout(mul_ln42_98_fu_329_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4679(
    .din0(mul_ln42_100_fu_330_p0),
    .din1(weights_26_val),
    .dout(mul_ln42_100_fu_330_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4680(
    .din0(mul_ln42_102_fu_331_p0),
    .din1(weights_28_val),
    .dout(mul_ln42_102_fu_331_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4681(
    .din0(mul_ln42_97_fu_332_p0),
    .din1(weights_23_val),
    .dout(mul_ln42_97_fu_332_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4682(
    .din0(mul_ln42_103_fu_333_p0),
    .din1(weights_29_val),
    .dout(mul_ln42_103_fu_333_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4683(
    .din0(mul_ln42_104_fu_334_p0),
    .din1(weights_30_val),
    .dout(mul_ln42_104_fu_334_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4684(
    .din0(mul_ln42_92_fu_335_p0),
    .din1(weights_18_val),
    .dout(mul_ln42_92_fu_335_p2)
);

myproject_sparsemux_27_5_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h10 ),
    .din0_WIDTH( 16 ),
    .CASE1( 5'h11 ),
    .din1_WIDTH( 16 ),
    .CASE2( 5'h12 ),
    .din2_WIDTH( 16 ),
    .CASE3( 5'h13 ),
    .din3_WIDTH( 16 ),
    .CASE4( 5'h14 ),
    .din4_WIDTH( 16 ),
    .CASE5( 5'h15 ),
    .din5_WIDTH( 16 ),
    .CASE6( 5'h16 ),
    .din6_WIDTH( 16 ),
    .CASE7( 5'h17 ),
    .din7_WIDTH( 16 ),
    .CASE8( 5'h18 ),
    .din8_WIDTH( 16 ),
    .CASE9( 5'h19 ),
    .din9_WIDTH( 16 ),
    .CASE10( 5'h1A ),
    .din10_WIDTH( 16 ),
    .CASE11( 5'h1B ),
    .din11_WIDTH( 16 ),
    .CASE12( 5'h1C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
sparsemux_27_5_16_1_1_U4685(
    .din0(data_16_val),
    .din1(data_17_val),
    .din2(data_18_val),
    .din3(data_19_val),
    .din4(data_20_val),
    .din5(data_21_val),
    .din6(data_22_val),
    .din7(data_23_val),
    .din8(data_24_val),
    .din9(data_25_val),
    .din10(data_26_val),
    .din11(data_27_val),
    .din12(data_28_val),
    .def(a_fu_1201_p27),
    .sel(idx),
    .dout(a_fu_1201_p29)
);

myproject_sparsemux_27_5_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h10 ),
    .din0_WIDTH( 16 ),
    .CASE1( 5'h11 ),
    .din1_WIDTH( 16 ),
    .CASE2( 5'h12 ),
    .din2_WIDTH( 16 ),
    .CASE3( 5'h13 ),
    .din3_WIDTH( 16 ),
    .CASE4( 5'h14 ),
    .din4_WIDTH( 16 ),
    .CASE5( 5'h15 ),
    .din5_WIDTH( 16 ),
    .CASE6( 5'h16 ),
    .din6_WIDTH( 16 ),
    .CASE7( 5'h17 ),
    .din7_WIDTH( 16 ),
    .CASE8( 5'h18 ),
    .din8_WIDTH( 16 ),
    .CASE9( 5'h19 ),
    .din9_WIDTH( 16 ),
    .CASE10( 5'h1A ),
    .din10_WIDTH( 16 ),
    .CASE11( 5'h1B ),
    .din11_WIDTH( 16 ),
    .CASE12( 5'h1C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
sparsemux_27_5_16_1_1_U4686(
    .din0(data_17_val),
    .din1(data_18_val),
    .din2(data_19_val),
    .din3(data_20_val),
    .din4(data_21_val),
    .din5(data_22_val),
    .din6(data_23_val),
    .din7(data_24_val),
    .din8(data_25_val),
    .din9(data_26_val),
    .din10(data_27_val),
    .din11(data_28_val),
    .din12(data_29_val),
    .def(a_25_fu_1329_p27),
    .sel(idx),
    .dout(a_25_fu_1329_p29)
);

myproject_sparsemux_27_5_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h10 ),
    .din0_WIDTH( 16 ),
    .CASE1( 5'h11 ),
    .din1_WIDTH( 16 ),
    .CASE2( 5'h12 ),
    .din2_WIDTH( 16 ),
    .CASE3( 5'h13 ),
    .din3_WIDTH( 16 ),
    .CASE4( 5'h14 ),
    .din4_WIDTH( 16 ),
    .CASE5( 5'h15 ),
    .din5_WIDTH( 16 ),
    .CASE6( 5'h16 ),
    .din6_WIDTH( 16 ),
    .CASE7( 5'h17 ),
    .din7_WIDTH( 16 ),
    .CASE8( 5'h18 ),
    .din8_WIDTH( 16 ),
    .CASE9( 5'h19 ),
    .din9_WIDTH( 16 ),
    .CASE10( 5'h1A ),
    .din10_WIDTH( 16 ),
    .CASE11( 5'h1B ),
    .din11_WIDTH( 16 ),
    .CASE12( 5'h1C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
sparsemux_27_5_16_1_1_U4687(
    .din0(data_18_val),
    .din1(data_19_val),
    .din2(data_20_val),
    .din3(data_21_val),
    .din4(data_22_val),
    .din5(data_23_val),
    .din6(data_24_val),
    .din7(data_25_val),
    .din8(data_26_val),
    .din9(data_27_val),
    .din10(data_28_val),
    .din11(data_29_val),
    .din12(data_30_val),
    .def(a_26_fu_1457_p27),
    .sel(idx),
    .dout(a_26_fu_1457_p29)
);

myproject_sparsemux_27_5_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h10 ),
    .din0_WIDTH( 16 ),
    .CASE1( 5'h11 ),
    .din1_WIDTH( 16 ),
    .CASE2( 5'h12 ),
    .din2_WIDTH( 16 ),
    .CASE3( 5'h13 ),
    .din3_WIDTH( 16 ),
    .CASE4( 5'h14 ),
    .din4_WIDTH( 16 ),
    .CASE5( 5'h15 ),
    .din5_WIDTH( 16 ),
    .CASE6( 5'h16 ),
    .din6_WIDTH( 16 ),
    .CASE7( 5'h17 ),
    .din7_WIDTH( 16 ),
    .CASE8( 5'h18 ),
    .din8_WIDTH( 16 ),
    .CASE9( 5'h19 ),
    .din9_WIDTH( 16 ),
    .CASE10( 5'h1A ),
    .din10_WIDTH( 16 ),
    .CASE11( 5'h1B ),
    .din11_WIDTH( 16 ),
    .CASE12( 5'h1C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
sparsemux_27_5_16_1_1_U4688(
    .din0(data_19_val),
    .din1(data_20_val),
    .din2(data_21_val),
    .din3(data_22_val),
    .din4(data_23_val),
    .din5(data_24_val),
    .din6(data_25_val),
    .din7(data_26_val),
    .din8(data_27_val),
    .din9(data_28_val),
    .din10(data_29_val),
    .din11(data_30_val),
    .din12(data_31_val),
    .def(a_27_fu_1585_p27),
    .sel(idx),
    .dout(a_27_fu_1585_p29)
);

assign add_ln58_67_fu_1719_p2 = (trunc_ln42_95_fu_1530_p4 + trunc_ln42_99_fu_1658_p4);

assign add_ln58_68_fu_1725_p2 = (add_ln58_67_fu_1719_p2 + add_ln58_fu_1713_p2);

assign add_ln58_69_fu_1731_p2 = (trunc_ln42_92_fu_1417_p4 + trunc_ln42_s_fu_1289_p4);

assign add_ln58_70_fu_1737_p2 = (trunc_ln42_96_fu_1545_p4 + trunc_ln42_100_fu_1673_p4);

assign add_ln58_71_fu_1743_p2 = (add_ln58_70_fu_1737_p2 + add_ln58_69_fu_1731_p2);

assign add_ln58_72_fu_1749_p2 = (trunc_ln42_93_fu_1432_p4 + trunc_ln42_89_fu_1304_p4);

assign add_ln58_73_fu_1755_p2 = (trunc_ln42_97_fu_1560_p4 + trunc_ln42_101_fu_1688_p4);

assign add_ln58_74_fu_1761_p2 = (add_ln58_73_fu_1755_p2 + add_ln58_72_fu_1749_p2);

assign add_ln58_75_fu_1767_p2 = (trunc_ln42_94_fu_1447_p4 + trunc_ln42_90_fu_1319_p4);

assign add_ln58_76_fu_1773_p2 = (trunc_ln42_98_fu_1575_p4 + trunc_ln42_102_fu_1703_p4);

assign add_ln58_77_fu_1779_p2 = (add_ln58_76_fu_1773_p2 + add_ln58_75_fu_1767_p2);

assign add_ln58_fu_1713_p2 = (trunc_ln42_91_fu_1402_p4 + trunc_ln_fu_1274_p4);

assign ap_ready = 1'b1;

assign sext_ln73_144_fu_1389_p1 = $signed(a_25_fu_1329_p29);

assign sext_ln73_149_fu_1517_p1 = $signed(a_26_fu_1457_p29);

assign sext_ln73_154_fu_1645_p1 = $signed(a_27_fu_1585_p29);

assign sext_ln73_fu_1261_p1 = $signed(a_fu_1201_p29);

assign trunc_ln42_100_fu_1673_p4 = {{mul_ln42_103_fu_333_p2[25:10]}};

assign trunc_ln42_101_fu_1688_p4 = {{mul_ln42_104_fu_334_p2[25:10]}};

assign trunc_ln42_102_fu_1703_p4 = {{mul_ln42_105_fu_320_p2[25:10]}};

assign trunc_ln42_89_fu_1304_p4 = {{mul_ln42_92_fu_335_p2[25:10]}};

assign trunc_ln42_90_fu_1319_p4 = {{mul_ln42_93_fu_328_p2[25:10]}};

assign trunc_ln42_91_fu_1402_p4 = {{mul_ln42_94_fu_323_p2[25:10]}};

assign trunc_ln42_92_fu_1417_p4 = {{mul_ln42_95_fu_324_p2[25:10]}};

assign trunc_ln42_93_fu_1432_p4 = {{mul_ln42_96_fu_326_p2[25:10]}};

assign trunc_ln42_94_fu_1447_p4 = {{mul_ln42_97_fu_332_p2[25:10]}};

assign trunc_ln42_95_fu_1530_p4 = {{mul_ln42_98_fu_329_p2[25:10]}};

assign trunc_ln42_96_fu_1545_p4 = {{mul_ln42_99_fu_322_p2[25:10]}};

assign trunc_ln42_97_fu_1560_p4 = {{mul_ln42_100_fu_330_p2[25:10]}};

assign trunc_ln42_98_fu_1575_p4 = {{mul_ln42_101_fu_327_p2[25:10]}};

assign trunc_ln42_99_fu_1658_p4 = {{mul_ln42_102_fu_331_p2[25:10]}};

assign trunc_ln42_s_fu_1289_p4 = {{mul_ln42_91_fu_325_p2[25:10]}};

assign trunc_ln_fu_1274_p4 = {{mul_ln42_fu_321_p2[25:10]}};

assign a_25_fu_1329_p27 = 'bx;

assign a_26_fu_1457_p27 = 'bx;

assign a_27_fu_1585_p27 = 'bx;

assign a_fu_1201_p27 = 'bx;

assign ap_return_0 = add_ln58_68_fu_1725_p2;

assign ap_return_1 = add_ln58_71_fu_1743_p2;

assign ap_return_2 = add_ln58_74_fu_1761_p2;

assign ap_return_3 = add_ln58_77_fu_1779_p2;

assign mul_ln42_100_fu_330_p0 = sext_ln73_149_fu_1517_p1;

assign mul_ln42_101_fu_327_p0 = sext_ln73_149_fu_1517_p1;

assign mul_ln42_102_fu_331_p0 = sext_ln73_154_fu_1645_p1;

assign mul_ln42_103_fu_333_p0 = sext_ln73_154_fu_1645_p1;

assign mul_ln42_104_fu_334_p0 = sext_ln73_154_fu_1645_p1;

assign mul_ln42_105_fu_320_p0 = sext_ln73_154_fu_1645_p1;

assign mul_ln42_91_fu_325_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_92_fu_335_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_93_fu_328_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_94_fu_323_p0 = sext_ln73_144_fu_1389_p1;

assign mul_ln42_95_fu_324_p0 = sext_ln73_144_fu_1389_p1;

assign mul_ln42_96_fu_326_p0 = sext_ln73_144_fu_1389_p1;

assign mul_ln42_97_fu_332_p0 = sext_ln73_144_fu_1389_p1;

assign mul_ln42_98_fu_329_p0 = sext_ln73_149_fu_1517_p1;

assign mul_ln42_99_fu_322_p0 = sext_ln73_149_fu_1517_p1;

assign mul_ln42_fu_321_p0 = sext_ln73_fu_1261_p1;

endmodule //myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_10
