

================================================================
== Vitis HLS Report for 'conv2d_3x3'
================================================================
* Date:           Wed Nov  5 08:17:22 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu1cg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.305 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_r = alloca i64 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:229]   --->   Operation 9 'alloca' 'input_r' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 80> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_r = alloca i64 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:229]   --->   Operation 10 'alloca' 'output_r' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 80> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln91 = call void @data_unpacket, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, i80 %input_r" [/media/leon/Extend/Vitis_HLS/2023.2/common/technology/autopilot/hls_task.h:91->/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:230]   --->   Operation 11 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln91 = call void @data_unpacket, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, i80 %input_r" [/media/leon/Extend/Vitis_HLS/2023.2/common/technology/autopilot/hls_task.h:91->/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:230]   --->   Operation 12 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln91 = call void @image_filter, i80 %input_r, i80 %output_r, i10 %window_adjust_0_0_0, i10 %window_adjust_0_2_0, i10 %window_adjust_1_0_0, i10 %window_adjust_1_2_0, i10 %window_adjust_2_0_0, i10 %window_adjust_2_2_0, i10 %window_adjust_0_0_1, i10 %window_adjust_0_2_1, i10 %window_adjust_1_0_1, i10 %window_adjust_1_2_1, i10 %window_adjust_2_0_1, i10 %window_adjust_2_2_1, i10 %window_adjust_0_0_2, i10 %window_adjust_0_2_2, i10 %window_adjust_1_0_2, i10 %window_adjust_1_2_2, i10 %window_adjust_2_0_2, i10 %window_adjust_2_2_2, i10 %window_adjust_0_0_3, i10 %window_adjust_0_2_3, i10 %window_adjust_1_0_3, i10 %window_adjust_1_2_3, i10 %window_adjust_2_0_3, i10 %window_adjust_2_2_3, i10 %window_adjust_0_0_4, i10 %window_adjust_0_2_4, i10 %window_adjust_1_0_4, i10 %window_adjust_1_2_4, i10 %window_adjust_2_0_4, i10 %window_adjust_2_2_4, i10 %window_adjust_0_0_5, i10 %window_adjust_0_2_5, i10 %window_adjust_1_0_5, i10 %window_adjust_1_2_5, i10 %window_adjust_2_0_5, i10 %window_adjust_2_2_5, i10 %window_adjust_0_0_6, i10 %window_adjust_0_2_6, i10 %window_adjust_1_0_6, i10 %window_adjust_1_2_6, i10 %window_adjust_2_0_6, i10 %window_adjust_2_2_6, i10 %window_adjust_0_0_7, i10 %window_adjust_0_2_7, i10 %window_adjust_1_0_7, i10 %window_adjust_1_2_7, i10 %window_adjust_2_0_7, i10 %window_adjust_2_2_7, i80 %linebuf_0_0, i80 %linebuf_1_0, i80 %linebuf_2_0, i80 %linebuf_1_1, i80 %linebuf_2_1, i80 %linebuf_0_1" [/media/leon/Extend/Vitis_HLS/2023.2/common/technology/autopilot/hls_task.h:91->/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:231]   --->   Operation 13 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln91 = call void @image_filter, i80 %input_r, i80 %output_r, i10 %window_adjust_0_0_0, i10 %window_adjust_0_2_0, i10 %window_adjust_1_0_0, i10 %window_adjust_1_2_0, i10 %window_adjust_2_0_0, i10 %window_adjust_2_2_0, i10 %window_adjust_0_0_1, i10 %window_adjust_0_2_1, i10 %window_adjust_1_0_1, i10 %window_adjust_1_2_1, i10 %window_adjust_2_0_1, i10 %window_adjust_2_2_1, i10 %window_adjust_0_0_2, i10 %window_adjust_0_2_2, i10 %window_adjust_1_0_2, i10 %window_adjust_1_2_2, i10 %window_adjust_2_0_2, i10 %window_adjust_2_2_2, i10 %window_adjust_0_0_3, i10 %window_adjust_0_2_3, i10 %window_adjust_1_0_3, i10 %window_adjust_1_2_3, i10 %window_adjust_2_0_3, i10 %window_adjust_2_2_3, i10 %window_adjust_0_0_4, i10 %window_adjust_0_2_4, i10 %window_adjust_1_0_4, i10 %window_adjust_1_2_4, i10 %window_adjust_2_0_4, i10 %window_adjust_2_2_4, i10 %window_adjust_0_0_5, i10 %window_adjust_0_2_5, i10 %window_adjust_1_0_5, i10 %window_adjust_1_2_5, i10 %window_adjust_2_0_5, i10 %window_adjust_2_2_5, i10 %window_adjust_0_0_6, i10 %window_adjust_0_2_6, i10 %window_adjust_1_0_6, i10 %window_adjust_1_2_6, i10 %window_adjust_2_0_6, i10 %window_adjust_2_2_6, i10 %window_adjust_0_0_7, i10 %window_adjust_0_2_7, i10 %window_adjust_1_0_7, i10 %window_adjust_1_2_7, i10 %window_adjust_2_0_7, i10 %window_adjust_2_2_7, i80 %linebuf_0_0, i80 %linebuf_1_0, i80 %linebuf_2_0, i80 %linebuf_1_1, i80 %linebuf_2_1, i80 %linebuf_0_1" [/media/leon/Extend/Vitis_HLS/2023.2/common/technology/autopilot/hls_task.h:91->/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:231]   --->   Operation 14 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln91 = call void @data_packet, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i80 %output_r" [/media/leon/Extend/Vitis_HLS/2023.2/common/technology/autopilot/hls_task.h:91->/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:232]   --->   Operation 15 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln91 = call void @data_packet, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i80 %output_r" [/media/leon/Extend/Vitis_HLS/2023.2/common/technology/autopilot/hls_task.h:91->/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:232]   --->   Operation 16 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 17 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_6"   --->   Operation 17 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln224 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:224]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln224' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln224 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:224]   --->   Operation 19 'specinterface' 'specinterface_ln224' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, void @empty_7, i32 1, i32 1, void @empty_10, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V_data_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_keep_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_strb_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_last_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, void @empty_7, i32 1, i32 1, void @empty_10, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_V_data_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_keep_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_strb_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_last_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @input_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i80 %input_r, i80 %input_r"   --->   Operation 30 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %input_r, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @output_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i80 %output_r, i80 %output_r"   --->   Operation 32 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %output_r, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln233 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 0, i1 %data_in_V_last_V, i1 0, i1 0, void @empty_4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:233]   --->   Operation 34 'specaxissidechannel' 'specaxissidechannel_ln233' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln233 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 0, i1 %data_out_V_last_V, i1 0, i1 0, void @empty_3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:233]   --->   Operation 35 'specaxissidechannel' 'specaxissidechannel_ln233' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln233 = ret" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:233]   --->   Operation 36 'ret' 'ret_ln233' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
