Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Oct  7 23:37:32 2024
| Host         : ECEB-3022-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_top_timing_summary_routed.rpt -pb processor_top_timing_summary_routed.pb -rpx processor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.466        0.000                      0                  952        0.151        0.000                      0                  952        4.500        0.000                       0                   350  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.466        0.000                      0                  952        0.151        0.000                      0                  952        4.500        0.000                       0                   350  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ben_calc/nzp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.422ns  (logic 3.478ns (36.913%)  route 5.944ns (63.087%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 14.754 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.608     5.116    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.634 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=47, routed)          0.766     6.399    slc3/cpu/cpu_control/state[2]
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  slc3/cpu/cpu_control/i__carry_i_31/O
                         net (fo=66, routed)          0.688     7.211    slc3/cpu/ir_reg/aru_out_carry__2_i_5
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.116     7.327 r  slc3/cpu/ir_reg/i__carry_i_13/O
                         net (fo=16, routed)          1.215     8.542    slc3/cpu/regs_module/data_q[15]_i_3_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.328     8.870 r  slc3/cpu/regs_module/i__carry__0_i_3/O
                         net (fo=4, routed)           0.747     9.618    slc3/cpu/cpu_control/sr1_out[5]
    SLICE_X7Y73          LUT5 (Prop_lut5_I2_O)        0.124     9.742 r  slc3/cpu/cpu_control/aru_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.742    slc3/cpu/aru_module/data_q_reg[7][1]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.292 r  slc3/cpu/aru_module/aru_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.292    slc3/cpu/aru_module/aru_out_carry__0_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.406 r  slc3/cpu/aru_module/aru_out_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.415    slc3/cpu/aru_module/aru_out_carry__1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.749 r  slc3/cpu/aru_module/aru_out_carry__2/O[1]
                         net (fo=2, routed)           0.536    11.285    slc3/cpu/cpu_control/data0[13]
    SLICE_X6Y75          LUT6 (Prop_lut6_I2_O)        0.303    11.588 r  slc3/cpu/cpu_control/data_q[13]_i_2__0/O
                         net (fo=4, routed)           0.844    12.432    slc3/cpu/cpu_control/data_q[13]_i_2__0_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.556 r  slc3/cpu/cpu_control/nzp0_carry__0_i_2/O
                         net (fo=1, routed)           0.613    13.169    slc3/cpu/ben_calc/nzp_reg[0]_0[1]
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    13.702 r  slc3/cpu/ben_calc/nzp0_carry__0/CO[2]
                         net (fo=3, routed)           0.526    14.228    slc3/cpu/ben_calc/CO[0]
    SLICE_X9Y76          LUT3 (Prop_lut3_I0_O)        0.310    14.538 r  slc3/cpu/ben_calc/nzp[0]_i_1/O
                         net (fo=1, routed)           0.000    14.538    slc3/cpu/ben_calc/nzp[0]_i_1_n_0
    SLICE_X9Y76          FDRE                                         r  slc3/cpu/ben_calc/nzp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.425    14.754    slc3/cpu/ben_calc/clk_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  slc3/cpu/ben_calc/nzp_reg[0]/C
                         clock pessimism              0.257    15.011    
                         clock uncertainty           -0.035    14.975    
    SLICE_X9Y76          FDRE (Setup_fdre_C_D)        0.029    15.004    slc3/cpu/ben_calc/nzp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -14.538    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ben_calc/nzp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 3.478ns (37.723%)  route 5.742ns (62.277%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 14.755 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.608     5.116    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.634 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=47, routed)          0.766     6.399    slc3/cpu/cpu_control/state[2]
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  slc3/cpu/cpu_control/i__carry_i_31/O
                         net (fo=66, routed)          0.688     7.211    slc3/cpu/ir_reg/aru_out_carry__2_i_5
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.116     7.327 r  slc3/cpu/ir_reg/i__carry_i_13/O
                         net (fo=16, routed)          1.215     8.542    slc3/cpu/regs_module/data_q[15]_i_3_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.328     8.870 r  slc3/cpu/regs_module/i__carry__0_i_3/O
                         net (fo=4, routed)           0.747     9.618    slc3/cpu/cpu_control/sr1_out[5]
    SLICE_X7Y73          LUT5 (Prop_lut5_I2_O)        0.124     9.742 r  slc3/cpu/cpu_control/aru_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.742    slc3/cpu/aru_module/data_q_reg[7][1]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.292 r  slc3/cpu/aru_module/aru_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.292    slc3/cpu/aru_module/aru_out_carry__0_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.406 r  slc3/cpu/aru_module/aru_out_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.415    slc3/cpu/aru_module/aru_out_carry__1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.749 r  slc3/cpu/aru_module/aru_out_carry__2/O[1]
                         net (fo=2, routed)           0.536    11.285    slc3/cpu/cpu_control/data0[13]
    SLICE_X6Y75          LUT6 (Prop_lut6_I2_O)        0.303    11.588 r  slc3/cpu/cpu_control/data_q[13]_i_2__0/O
                         net (fo=4, routed)           0.844    12.432    slc3/cpu/cpu_control/data_q[13]_i_2__0_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.556 r  slc3/cpu/cpu_control/nzp0_carry__0_i_2/O
                         net (fo=1, routed)           0.613    13.169    slc3/cpu/ben_calc/nzp_reg[0]_0[1]
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    13.702 f  slc3/cpu/ben_calc/nzp0_carry__0/CO[2]
                         net (fo=3, routed)           0.323    14.026    slc3/cpu/cpu_control/CO[0]
    SLICE_X11Y76         LUT6 (Prop_lut6_I5_O)        0.310    14.336 r  slc3/cpu/cpu_control/nzp[1]_i_1/O
                         net (fo=1, routed)           0.000    14.336    slc3/cpu/ben_calc/nzp_reg[1]_0
    SLICE_X11Y76         FDRE                                         r  slc3/cpu/ben_calc/nzp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.426    14.755    slc3/cpu/ben_calc/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  slc3/cpu/ben_calc/nzp_reg[1]/C
                         clock pessimism              0.257    15.012    
                         clock uncertainty           -0.035    14.976    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)        0.029    15.005    slc3/cpu/ben_calc/nzp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -14.336    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ben_calc/nzp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.217ns  (logic 3.478ns (37.735%)  route 5.739ns (62.265%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 14.755 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.608     5.116    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.634 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=47, routed)          0.766     6.399    slc3/cpu/cpu_control/state[2]
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  slc3/cpu/cpu_control/i__carry_i_31/O
                         net (fo=66, routed)          0.688     7.211    slc3/cpu/ir_reg/aru_out_carry__2_i_5
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.116     7.327 r  slc3/cpu/ir_reg/i__carry_i_13/O
                         net (fo=16, routed)          1.215     8.542    slc3/cpu/regs_module/data_q[15]_i_3_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.328     8.870 r  slc3/cpu/regs_module/i__carry__0_i_3/O
                         net (fo=4, routed)           0.747     9.618    slc3/cpu/cpu_control/sr1_out[5]
    SLICE_X7Y73          LUT5 (Prop_lut5_I2_O)        0.124     9.742 r  slc3/cpu/cpu_control/aru_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.742    slc3/cpu/aru_module/data_q_reg[7][1]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.292 r  slc3/cpu/aru_module/aru_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.292    slc3/cpu/aru_module/aru_out_carry__0_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.406 r  slc3/cpu/aru_module/aru_out_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.415    slc3/cpu/aru_module/aru_out_carry__1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.749 r  slc3/cpu/aru_module/aru_out_carry__2/O[1]
                         net (fo=2, routed)           0.536    11.285    slc3/cpu/cpu_control/data0[13]
    SLICE_X6Y75          LUT6 (Prop_lut6_I2_O)        0.303    11.588 r  slc3/cpu/cpu_control/data_q[13]_i_2__0/O
                         net (fo=4, routed)           0.844    12.432    slc3/cpu/cpu_control/data_q[13]_i_2__0_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.556 r  slc3/cpu/cpu_control/nzp0_carry__0_i_2/O
                         net (fo=1, routed)           0.613    13.169    slc3/cpu/ben_calc/nzp_reg[0]_0[1]
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    13.702 f  slc3/cpu/ben_calc/nzp0_carry__0/CO[2]
                         net (fo=3, routed)           0.320    14.023    slc3/cpu/cpu_control/CO[0]
    SLICE_X11Y76         LUT6 (Prop_lut6_I3_O)        0.310    14.333 r  slc3/cpu/cpu_control/nzp[2]_i_1/O
                         net (fo=1, routed)           0.000    14.333    slc3/cpu/ben_calc/nzp_reg[2]_2
    SLICE_X11Y76         FDRE                                         r  slc3/cpu/ben_calc/nzp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.426    14.755    slc3/cpu/ben_calc/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  slc3/cpu/ben_calc/nzp_reg[2]/C
                         clock pessimism              0.257    15.012    
                         clock uncertainty           -0.035    14.976    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)        0.031    15.007    slc3/cpu/ben_calc/nzp_reg[2]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.378ns  (logic 2.642ns (31.537%)  route 5.736ns (68.463%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.608     5.116    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.634 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=47, routed)          0.766     6.399    slc3/cpu/cpu_control/state[2]
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  slc3/cpu/cpu_control/i__carry_i_31/O
                         net (fo=66, routed)          0.688     7.211    slc3/cpu/ir_reg/aru_out_carry__2_i_5
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.116     7.327 r  slc3/cpu/ir_reg/i__carry_i_13/O
                         net (fo=16, routed)          1.215     8.542    slc3/cpu/regs_module/data_q[15]_i_3_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.328     8.870 r  slc3/cpu/regs_module/i__carry__0_i_3/O
                         net (fo=4, routed)           0.691     9.561    slc3/cpu/regs_module/sr1_out[5]
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.685 r  slc3/cpu/regs_module/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.685    slc3/cpu/alu_module/data_q[4]_i_3[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.218 r  slc3/cpu/alu_module/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.218    slc3/cpu/alu_module/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.335 r  slc3/cpu/alu_module/alu_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    slc3/cpu/alu_module/alu_out0_inferred__1/i__carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.658 r  slc3/cpu/alu_module/alu_out0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.344    11.002    slc3/cpu/cpu_control/alu_out01_in[13]
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.306    11.308 f  slc3/cpu/cpu_control/data_q[13]_i_3/O
                         net (fo=4, routed)           0.951    12.259    slc3/cpu/cpu_control/data_q[13]_i_3_n_0
    SLICE_X5Y76          LUT4 (Prop_lut4_I3_O)        0.153    12.412 r  slc3/cpu/cpu_control/data_q[13]_i_1__0/O
                         net (fo=10, routed)          1.082    13.493    slc3/cpu/mar_reg/D[13]
    SLICE_X7Y74          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.490    14.819    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[13]/C
                         clock pessimism              0.257    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)       -0.312    14.728    slc3/cpu/mar_reg/data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -13.493    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regs_module/registers_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 2.516ns (30.722%)  route 5.674ns (69.278%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.608     5.116    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.634 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=47, routed)          0.766     6.399    slc3/cpu/cpu_control/state[2]
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  slc3/cpu/cpu_control/i__carry_i_31/O
                         net (fo=66, routed)          0.688     7.211    slc3/cpu/ir_reg/aru_out_carry__2_i_5
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.116     7.327 r  slc3/cpu/ir_reg/i__carry_i_13/O
                         net (fo=16, routed)          1.215     8.542    slc3/cpu/regs_module/data_q[15]_i_3_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.328     8.870 r  slc3/cpu/regs_module/i__carry__0_i_3/O
                         net (fo=4, routed)           0.747     9.618    slc3/cpu/cpu_control/sr1_out[5]
    SLICE_X7Y73          LUT5 (Prop_lut5_I2_O)        0.124     9.742 r  slc3/cpu/cpu_control/aru_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.742    slc3/cpu/aru_module/data_q_reg[7][1]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.292 r  slc3/cpu/aru_module/aru_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.292    slc3/cpu/aru_module/aru_out_carry__0_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.626 r  slc3/cpu/aru_module/aru_out_carry__1/O[1]
                         net (fo=2, routed)           0.536    11.162    slc3/cpu/cpu_control/data0[9]
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.303    11.465 r  slc3/cpu/cpu_control/data_q[9]_i_2__0/O
                         net (fo=4, routed)           0.705    12.170    slc3/cpu/cpu_control/data_q[9]_i_2__0_n_0
    SLICE_X9Y74          LUT4 (Prop_lut4_I1_O)        0.119    12.289 r  slc3/cpu/cpu_control/data_q[9]_i_1__0/O
                         net (fo=11, routed)          1.016    13.305    slc3/cpu/regs_module/D[9]
    SLICE_X7Y75          FDRE                                         r  slc3/cpu/regs_module/registers_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.490    14.819    slc3/cpu/regs_module/clk_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  slc3/cpu/regs_module/registers_reg[0][9]/C
                         clock pessimism              0.257    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X7Y75          FDRE (Setup_fdre_C_D)       -0.311    14.729    slc3/cpu/regs_module/registers_reg[0][9]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 2.524ns (30.898%)  route 5.645ns (69.102%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.608     5.116    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.634 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=47, routed)          0.766     6.399    slc3/cpu/cpu_control/state[2]
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  slc3/cpu/cpu_control/i__carry_i_31/O
                         net (fo=66, routed)          0.688     7.211    slc3/cpu/ir_reg/aru_out_carry__2_i_5
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.116     7.327 r  slc3/cpu/ir_reg/i__carry_i_13/O
                         net (fo=16, routed)          1.215     8.542    slc3/cpu/regs_module/data_q[15]_i_3_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.328     8.870 r  slc3/cpu/regs_module/i__carry__0_i_3/O
                         net (fo=4, routed)           0.691     9.561    slc3/cpu/regs_module/sr1_out[5]
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.685 r  slc3/cpu/regs_module/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.685    slc3/cpu/alu_module/data_q[4]_i_3[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.218 r  slc3/cpu/alu_module/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.218    slc3/cpu/alu_module/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.335 r  slc3/cpu/alu_module/alu_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.335    slc3/cpu/alu_module/alu_out0_inferred__1/i__carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.554 r  slc3/cpu/alu_module/alu_out0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.581    11.135    slc3/cpu/cpu_control/alu_out01_in[12]
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.295    11.430 f  slc3/cpu/cpu_control/data_q[12]_i_3/O
                         net (fo=4, routed)           0.836    12.266    slc3/cpu/cpu_control/data_q[12]_i_3_n_0
    SLICE_X5Y76          LUT4 (Prop_lut4_I3_O)        0.150    12.416 r  slc3/cpu/cpu_control/data_q[12]_i_1__0/O
                         net (fo=10, routed)          0.869    13.285    slc3/cpu/mar_reg/D[12]
    SLICE_X7Y74          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.490    14.819    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[12]/C
                         clock pessimism              0.257    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)       -0.313    14.727    slc3/cpu/mar_reg/data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -13.285    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regs_module/registers_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 2.741ns (32.920%)  route 5.585ns (67.080%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.608     5.116    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.634 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=47, routed)          0.766     6.399    slc3/cpu/cpu_control/state[2]
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  slc3/cpu/cpu_control/i__carry_i_31/O
                         net (fo=66, routed)          0.688     7.211    slc3/cpu/ir_reg/aru_out_carry__2_i_5
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.116     7.327 r  slc3/cpu/ir_reg/i__carry_i_13/O
                         net (fo=16, routed)          1.215     8.542    slc3/cpu/regs_module/data_q[15]_i_3_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.328     8.870 r  slc3/cpu/regs_module/i__carry__0_i_3/O
                         net (fo=4, routed)           0.747     9.618    slc3/cpu/cpu_control/sr1_out[5]
    SLICE_X7Y73          LUT5 (Prop_lut5_I2_O)        0.124     9.742 r  slc3/cpu/cpu_control/aru_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.742    slc3/cpu/aru_module/data_q_reg[7][1]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.292 r  slc3/cpu/aru_module/aru_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.292    slc3/cpu/aru_module/aru_out_carry__0_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.406 r  slc3/cpu/aru_module/aru_out_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.415    slc3/cpu/aru_module/aru_out_carry__1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.728 r  slc3/cpu/aru_module/aru_out_carry__2/O[3]
                         net (fo=2, routed)           0.315    11.043    slc3/cpu/cpu_control/data0[15]
    SLICE_X7Y76          LUT6 (Prop_lut6_I1_O)        0.306    11.349 r  slc3/cpu/cpu_control/data_q[15]_i_7/O
                         net (fo=1, routed)           0.403    11.752    slc3/cpu/cpu_control/data_q[15]_i_7_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    11.876 f  slc3/cpu/cpu_control/data_q[15]_i_3/O
                         net (fo=6, routed)           0.512    12.388    slc3/cpu/cpu_control/data_q[15]_i_3_n_0
    SLICE_X6Y76          LUT2 (Prop_lut2_I1_O)        0.124    12.512 r  slc3/cpu/cpu_control/data_q[15]_i_2__0/O
                         net (fo=10, routed)          0.930    13.442    slc3/cpu/regs_module/D[15]
    SLICE_X9Y80          FDRE                                         r  slc3/cpu/regs_module/registers_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.429    14.758    slc3/cpu/regs_module/clk_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  slc3/cpu/regs_module/registers_reg[2][15]/C
                         clock pessimism              0.257    15.015    
                         clock uncertainty           -0.035    14.979    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)       -0.081    14.898    slc3/cpu/regs_module/registers_reg[2][15]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -13.442    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regs_module/registers_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 2.532ns (31.092%)  route 5.611ns (68.908%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.608     5.116    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.634 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=47, routed)          0.766     6.399    slc3/cpu/cpu_control/state[2]
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  slc3/cpu/cpu_control/i__carry_i_31/O
                         net (fo=66, routed)          0.688     7.211    slc3/cpu/ir_reg/aru_out_carry__2_i_5
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.116     7.327 r  slc3/cpu/ir_reg/i__carry_i_13/O
                         net (fo=16, routed)          1.215     8.542    slc3/cpu/regs_module/data_q[15]_i_3_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.328     8.870 r  slc3/cpu/regs_module/i__carry__0_i_3/O
                         net (fo=4, routed)           0.747     9.618    slc3/cpu/cpu_control/sr1_out[5]
    SLICE_X7Y73          LUT5 (Prop_lut5_I2_O)        0.124     9.742 r  slc3/cpu/cpu_control/aru_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.742    slc3/cpu/aru_module/data_q_reg[7][1]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.292 r  slc3/cpu/aru_module/aru_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.292    slc3/cpu/aru_module/aru_out_carry__0_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.406 r  slc3/cpu/aru_module/aru_out_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.415    slc3/cpu/aru_module/aru_out_carry__1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.654 r  slc3/cpu/aru_module/aru_out_carry__2/O[2]
                         net (fo=2, routed)           0.520    11.174    slc3/cpu/cpu_control/data0[14]
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.302    11.476 r  slc3/cpu/cpu_control/data_q[14]_i_2__0/O
                         net (fo=4, routed)           0.715    12.191    slc3/cpu/cpu_control/data_q[14]_i_2__0_n_0
    SLICE_X10Y74         LUT4 (Prop_lut4_I1_O)        0.117    12.308 r  slc3/cpu/cpu_control/data_q[14]_i_1__0/O
                         net (fo=10, routed)          0.951    13.259    slc3/cpu/regs_module/D[14]
    SLICE_X8Y79          FDRE                                         r  slc3/cpu/regs_module/registers_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.429    14.758    slc3/cpu/regs_module/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  slc3/cpu/regs_module/registers_reg[3][14]/C
                         clock pessimism              0.257    15.015    
                         clock uncertainty           -0.035    14.979    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)       -0.238    14.741    slc3/cpu/regs_module/registers_reg[3][14]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -13.259    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.155ns  (logic 2.482ns (30.436%)  route 5.673ns (69.564%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.608     5.116    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.634 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=47, routed)          0.766     6.399    slc3/cpu/cpu_control/state[2]
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  slc3/cpu/cpu_control/i__carry_i_31/O
                         net (fo=66, routed)          0.688     7.211    slc3/cpu/ir_reg/aru_out_carry__2_i_5
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.116     7.327 r  slc3/cpu/ir_reg/i__carry_i_13/O
                         net (fo=16, routed)          1.215     8.542    slc3/cpu/regs_module/data_q[15]_i_3_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.328     8.870 r  slc3/cpu/regs_module/i__carry__0_i_3/O
                         net (fo=4, routed)           0.691     9.561    slc3/cpu/regs_module/sr1_out[5]
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.685 r  slc3/cpu/regs_module/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.685    slc3/cpu/alu_module/data_q[4]_i_3[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.218 r  slc3/cpu/alu_module/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.218    slc3/cpu/alu_module/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.533 r  slc3/cpu/alu_module/alu_out0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    11.156    slc3/cpu/cpu_control/alu_out01_in[11]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.307    11.463 f  slc3/cpu/cpu_control/data_q[11]_i_3/O
                         net (fo=4, routed)           0.781    12.244    slc3/cpu/cpu_control/data_q[11]_i_3_n_0
    SLICE_X10Y74         LUT4 (Prop_lut4_I3_O)        0.117    12.361 r  slc3/cpu/cpu_control/data_q[11]_i_1__0/O
                         net (fo=11, routed)          0.910    13.271    slc3/cpu/ir_reg/data_q_reg[15]_2[11]
    SLICE_X3Y80          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.498    14.827    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/C
                         clock pessimism              0.257    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X3Y80          FDRE (Setup_fdre_C_D)       -0.291    14.757    slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regs_module/registers_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 2.741ns (33.024%)  route 5.559ns (66.976%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 14.755 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.608     5.116    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.634 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=47, routed)          0.766     6.399    slc3/cpu/cpu_control/state[2]
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.124     6.523 r  slc3/cpu/cpu_control/i__carry_i_31/O
                         net (fo=66, routed)          0.688     7.211    slc3/cpu/ir_reg/aru_out_carry__2_i_5
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.116     7.327 r  slc3/cpu/ir_reg/i__carry_i_13/O
                         net (fo=16, routed)          1.215     8.542    slc3/cpu/regs_module/data_q[15]_i_3_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.328     8.870 r  slc3/cpu/regs_module/i__carry__0_i_3/O
                         net (fo=4, routed)           0.747     9.618    slc3/cpu/cpu_control/sr1_out[5]
    SLICE_X7Y73          LUT5 (Prop_lut5_I2_O)        0.124     9.742 r  slc3/cpu/cpu_control/aru_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.742    slc3/cpu/aru_module/data_q_reg[7][1]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.292 r  slc3/cpu/aru_module/aru_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.292    slc3/cpu/aru_module/aru_out_carry__0_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.406 r  slc3/cpu/aru_module/aru_out_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.415    slc3/cpu/aru_module/aru_out_carry__1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.728 r  slc3/cpu/aru_module/aru_out_carry__2/O[3]
                         net (fo=2, routed)           0.315    11.043    slc3/cpu/cpu_control/data0[15]
    SLICE_X7Y76          LUT6 (Prop_lut6_I1_O)        0.306    11.349 r  slc3/cpu/cpu_control/data_q[15]_i_7/O
                         net (fo=1, routed)           0.403    11.752    slc3/cpu/cpu_control/data_q[15]_i_7_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    11.876 f  slc3/cpu/cpu_control/data_q[15]_i_3/O
                         net (fo=6, routed)           0.512    12.388    slc3/cpu/cpu_control/data_q[15]_i_3_n_0
    SLICE_X6Y76          LUT2 (Prop_lut2_I1_O)        0.124    12.512 r  slc3/cpu/cpu_control/data_q[15]_i_2__0/O
                         net (fo=10, routed)          0.904    13.416    slc3/cpu/regs_module/D[15]
    SLICE_X8Y77          FDRE                                         r  slc3/cpu/regs_module/registers_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.426    14.755    slc3/cpu/regs_module/clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  slc3/cpu/regs_module/registers_reg[6][15]/C
                         clock pessimism              0.257    15.012    
                         clock uncertainty           -0.035    14.976    
    SLICE_X8Y77          FDRE (Setup_fdre_C_D)       -0.058    14.918    slc3/cpu/regs_module/registers_reg[6][15]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -13.416    
  -------------------------------------------------------------------
                         slack                                  1.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 button_sync[1]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.552     1.420    button_sync[1]/clk_IBUF_BUFG
    SLICE_X13Y76         FDRE                                         r  button_sync[1]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  button_sync[1]/ff2_reg/Q
                         net (fo=2, routed)           0.098     1.660    button_sync[1]/ff2
    SLICE_X12Y76         LUT4 (Prop_lut4_I2_O)        0.045     1.705 r  button_sync[1]/q_i_1/O
                         net (fo=1, routed)           0.000     1.705    button_sync[1]/q_i_1_n_0
    SLICE_X12Y76         FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.818     1.932    button_sync[1]/clk_IBUF_BUFG
    SLICE_X12Y76         FDRE                                         r  button_sync[1]/q_reg/C
                         clock pessimism             -0.499     1.433    
    SLICE_X12Y76         FDRE (Hold_fdre_C_D)         0.120     1.553    button_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 button_sync[0]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.562     1.430    button_sync[0]/clk_IBUF_BUFG
    SLICE_X9Y61          FDRE                                         r  button_sync[0]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     1.571 r  button_sync[0]/ff1_reg/Q
                         net (fo=3, routed)           0.125     1.697    button_sync[0]/ff1
    SLICE_X9Y63          FDRE                                         r  button_sync[0]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.828     1.942    button_sync[0]/clk_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  button_sync[0]/ff2_reg/C
                         clock pessimism             -0.499     1.443    
    SLICE_X9Y63          FDRE (Hold_fdre_C_D)         0.070     1.513    button_sync[0]/ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 sw_sync[9]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[9]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.554     1.422    sw_sync[9]/clk_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  sw_sync[9]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  sw_sync[9]/ff_reg/Q
                         net (fo=1, routed)           0.110     1.696    sw_sync[9]/ff_reg_n_0
    SLICE_X12Y71         FDRE                                         r  sw_sync[9]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.822     1.935    sw_sync[9]/clk_IBUF_BUFG
    SLICE_X12Y71         FDRE                                         r  sw_sync[9]/q_reg/C
                         clock pessimism             -0.499     1.436    
    SLICE_X12Y71         FDRE (Hold_fdre_C_D)         0.063     1.499    sw_sync[9]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 sw_sync[0]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.560     1.428    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X12Y65         FDRE                                         r  sw_sync[0]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  sw_sync[0]/ff_reg/Q
                         net (fo=1, routed)           0.112     1.704    sw_sync[0]/ff_reg_n_0
    SLICE_X12Y66         FDRE                                         r  sw_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.826     1.940    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X12Y66         FDRE                                         r  sw_sync[0]/q_reg/C
                         clock pessimism             -0.499     1.441    
    SLICE_X12Y66         FDRE (Hold_fdre_C_D)         0.059     1.500    sw_sync[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.745%)  route 0.400ns (68.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.554     1.422    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X11Y71         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  slc3/cpu/mdr_reg/data_q_reg[7]/Q
                         net (fo=3, routed)           0.293     1.857    mem_subsystem/init_ram/Q[7]
    SLICE_X9Y69          LUT4 (Prop_lut4_I3_O)        0.045     1.902 r  mem_subsystem/init_ram/sram0_i_21/O
                         net (fo=1, routed)           0.107     2.008    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y27         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.867     1.981    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y27         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.502    
    RAMB18_X0Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.798    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sw_sync[1]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.560     1.428    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X12Y65         FDRE                                         r  sw_sync[1]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  sw_sync[1]/ff_reg/Q
                         net (fo=1, routed)           0.112     1.704    sw_sync[1]/ff_reg_n_0
    SLICE_X12Y66         FDRE                                         r  sw_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.826     1.940    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X12Y66         FDRE                                         r  sw_sync[1]/q_reg/C
                         clock pessimism             -0.499     1.441    
    SLICE_X12Y66         FDRE (Hold_fdre_C_D)         0.052     1.493    sw_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 sw_sync[10]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[10]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.552     1.420    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X13Y76         FDRE                                         r  sw_sync[10]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  sw_sync[10]/ff_reg/Q
                         net (fo=1, routed)           0.143     1.705    sw_sync[10]/ff_reg_n_0
    SLICE_X12Y75         FDRE                                         r  sw_sync[10]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.817     1.931    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X12Y75         FDRE                                         r  sw_sync[10]/q_reg/C
                         clock pessimism             -0.499     1.432    
    SLICE_X12Y75         FDRE (Hold_fdre_C_D)         0.059     1.491    sw_sync[10]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 button_sync[2]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.227ns (71.532%)  route 0.090ns (28.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.583     1.451    button_sync[2]/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  button_sync[2]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.128     1.579 r  button_sync[2]/ff1_reg/Q
                         net (fo=3, routed)           0.090     1.670    button_sync[2]/ff1
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.099     1.769 r  button_sync[2]/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.769    button_sync[2]/q_i_1__1_n_0
    SLICE_X4Y80          FDRE                                         r  button_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.851     1.965    button_sync[2]/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  button_sync[2]/q_reg/C
                         clock pessimism             -0.514     1.451    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.091     1.542    button_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.794%)  route 0.399ns (68.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.551     1.419    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  slc3/cpu/mdr_reg/data_q_reg[10]/Q
                         net (fo=3, routed)           0.292     1.853    mem_subsystem/init_ram/Q[10]
    SLICE_X8Y68          LUT4 (Prop_lut4_I3_O)        0.045     1.898 r  mem_subsystem/init_ram/sram0_i_18/O
                         net (fo=1, routed)           0.107     2.004    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB18_X0Y27         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.867     1.981    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y27         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.482    
    RAMB18_X0Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.778    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 sw_sync[4]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[4]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.297%)  route 0.169ns (50.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.556     1.424    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X12Y69         FDRE                                         r  sw_sync[4]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDRE (Prop_fdre_C_Q)         0.164     1.588 r  sw_sync[4]/ff_reg/Q
                         net (fo=1, routed)           0.169     1.757    sw_sync[4]/ff_reg_n_0
    SLICE_X11Y69         FDRE                                         r  sw_sync[4]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.823     1.937    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X11Y69         FDRE                                         r  sw_sync[4]/q_reg/C
                         clock pessimism             -0.479     1.458    
    SLICE_X11Y69         FDRE (Hold_fdre_C_D)         0.070     1.528    sw_sync[4]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26   mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y27   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y27   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y60    button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y62    button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y62    button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y63    button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y63    button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y63    button_sync[0]/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y60    button_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y60    button_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y62    button_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y62    button_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y62    button_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y62    button_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y63    button_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y63    button_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y63    button_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y63    button_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y60    button_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y60    button_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y62    button_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y62    button_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y62    button_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y62    button_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y63    button_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y63    button_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y63    button_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y63    button_sync[0]/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.340ns  (logic 4.443ns (33.306%)  route 8.897ns (66.694%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.615     5.123    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.456     5.579 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=20, routed)          2.308     7.887    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.152     8.039 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_2/O
                         net (fo=5, routed)           1.398     9.437    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_1_0
    SLICE_X3Y69          LUT5 (Prop_lut5_I0_O)        0.360     9.797 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           1.087    10.884    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_5_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.326    11.210 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.363    11.573    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_4_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124    11.697 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.151    11.848    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_3_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124    11.972 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.590    15.562    hex_seg_right_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    18.463 r  hex_seg_right_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.463    hex_seg_right[5]
    H3                                                                r  hex_seg_right[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.142ns  (logic 4.106ns (31.247%)  route 9.036ns (68.753%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.615     5.123    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.456     5.579 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=20, routed)          2.308     7.887    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.152     8.039 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_2/O
                         net (fo=5, routed)           1.678     9.717    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_1_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.332    10.049 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.805    10.853    slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_4_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.124    10.977 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.890    11.868    slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_3_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.124    11.992 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.355    15.346    hex_seg_right_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    18.265 r  hex_seg_right_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.265    hex_seg_right[0]
    F3                                                                r  hex_seg_right[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.732ns  (logic 4.228ns (33.205%)  route 8.504ns (66.795%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.552     5.060    button_sync[0]/clk_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.456     5.516 r  button_sync[0]/q_reg/Q
                         net (fo=284, routed)         2.208     7.723    slc3/io_bridge/hex_o/counter_reg[16]_5
    SLICE_X3Y69          LUT3 (Prop_lut3_I2_O)        0.124     7.847 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           0.844     8.692    slc3/io_bridge/hex_o/counter_reg[16]_2
    SLICE_X6Y69          LUT5 (Prop_lut5_I4_O)        0.152     8.844 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.594     9.438    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_5_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I5_O)        0.348     9.786 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.162     9.948    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_4_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I5_O)        0.124    10.072 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.858    10.930    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_3_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I5_O)        0.124    11.054 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.838    14.892    hex_seg_left_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    17.792 r  hex_seg_left_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.792    hex_seg_left[0]
    E6                                                                r  hex_seg_left[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.527ns  (logic 4.323ns (34.508%)  route 8.204ns (65.492%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.552     5.060    button_sync[0]/clk_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.456     5.516 r  button_sync[0]/q_reg/Q
                         net (fo=284, routed)         2.208     7.723    slc3/io_bridge/hex_o/counter_reg[16]_5
    SLICE_X3Y69          LUT3 (Prop_lut3_I2_O)        0.152     7.875 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          1.046     8.921    slc3/io_bridge/hex_o/counter_reg[16]_3
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.358     9.279 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.659     9.939    slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_5_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I5_O)        0.328    10.267 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.645    10.912    slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_2_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124    11.036 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.646    14.682    hex_seg_left_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    17.586 r  hex_seg_left_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.586    hex_seg_left[5]
    D6                                                                r  hex_seg_left[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.518ns  (logic 4.220ns (33.709%)  route 8.298ns (66.291%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.552     5.060    button_sync[0]/clk_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.456     5.516 r  button_sync[0]/q_reg/Q
                         net (fo=284, routed)         2.208     7.723    slc3/io_bridge/hex_o/counter_reg[16]_5
    SLICE_X3Y69          LUT3 (Prop_lut3_I2_O)        0.152     7.875 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          0.852     8.727    slc3/cpu/ir_reg/hex_seg_right[0]
    SLICE_X2Y71          LUT5 (Prop_lut5_I0_O)        0.358     9.085 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           1.263    10.348    slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.348    10.696 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.976    14.672    hex_seg_right_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    17.577 r  hex_seg_right_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.577    hex_seg_right[6]
    E5                                                                r  hex_seg_right[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.298ns  (logic 4.170ns (33.905%)  route 8.128ns (66.095%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.552     5.060    button_sync[0]/clk_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.456     5.516 r  button_sync[0]/q_reg/Q
                         net (fo=284, routed)         2.208     7.723    slc3/io_bridge/hex_o/counter_reg[16]_5
    SLICE_X3Y69          LUT3 (Prop_lut3_I2_O)        0.124     7.847 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           0.449     8.296    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_1_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I4_O)        0.116     8.412 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.600     9.012    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_4_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.328     9.340 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.282     9.622    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I0_O)        0.124     9.746 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.802    10.548    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124    10.672 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.788    14.460    hex_seg_right_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    17.357 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.357    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.200ns  (logic 4.319ns (35.403%)  route 7.881ns (64.597%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.615     5.123    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.456     5.579 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=20, routed)          1.985     7.564    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X11Y71         LUT3 (Prop_lut3_I0_O)        0.150     7.714 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[5]_inst_i_2/O
                         net (fo=11, routed)          1.253     8.967    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X5Y70          LUT5 (Prop_lut5_I0_O)        0.354     9.321 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.433     9.754    slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_5_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I5_O)        0.326    10.080 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.642    10.722    slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_4_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124    10.846 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.567    14.414    hex_seg_left_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    17.323 r  hex_seg_left_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.323    hex_seg_left[2]
    D5                                                                r  hex_seg_left[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.149ns  (logic 3.964ns (32.626%)  route 8.185ns (67.374%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.615     5.123    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.456     5.579 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=20, routed)          1.985     7.564    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X11Y71         LUT3 (Prop_lut3_I0_O)        0.150     7.714 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[5]_inst_i_2/O
                         net (fo=11, routed)          1.255     8.969    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.326     9.295 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.016    10.311    slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I0_O)        0.124    10.435 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.929    14.364    hex_seg_left_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    17.272 r  hex_seg_left_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.272    hex_seg_left[3]
    C5                                                                r  hex_seg_left[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.009ns  (logic 4.094ns (34.087%)  route 7.916ns (65.913%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.552     5.060    button_sync[0]/clk_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.456     5.516 r  button_sync[0]/q_reg/Q
                         net (fo=284, routed)         2.208     7.723    slc3/io_bridge/hex_o/counter_reg[16]_5
    SLICE_X3Y69          LUT3 (Prop_lut3_I2_O)        0.124     7.847 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           0.852     8.700    slc3/io_bridge/hex_o/counter_reg[16]_2
    SLICE_X6Y69          LUT5 (Prop_lut5_I0_O)        0.146     8.846 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.409     9.254    slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_5_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I5_O)        0.328     9.582 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.433    10.015    slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_4_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I5_O)        0.124    10.139 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.014    14.154    hex_seg_left_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    17.069 r  hex_seg_left_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.069    hex_seg_left[4]
    D7                                                                r  hex_seg_left[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.980ns  (logic 4.103ns (34.245%)  route 7.878ns (65.755%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.552     5.060    button_sync[0]/clk_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.456     5.516 r  button_sync[0]/q_reg/Q
                         net (fo=284, routed)         2.208     7.723    slc3/io_bridge/hex_o/counter_reg[16]_5
    SLICE_X3Y69          LUT3 (Prop_lut3_I2_O)        0.152     7.875 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[0]_inst_i_2/O
                         net (fo=13, routed)          0.852     8.727    slc3/cpu/ir_reg/hex_seg_right[0]
    SLICE_X2Y71          LUT5 (Prop_lut5_I0_O)        0.332     9.059 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.656     9.715    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_5_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.124     9.839 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.633    10.473    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_4_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124    10.597 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.529    14.126    hex_seg_right_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    17.040 r  hex_seg_right_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.040    hex_seg_right[4]
    F4                                                                r  hex_seg_right[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.373ns (79.563%)  route 0.353ns (20.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.582     1.450    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.353     1.944    lopt_2
    E17                  OBUF (Prop_obuf_I_O)         1.232     3.177 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.177    led_o[6]
    E17                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.366ns (77.134%)  route 0.405ns (22.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.580     1.448    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  slc3/cpu/ir_reg/data_q_reg[13]/Q
                         net (fo=13, routed)          0.405     1.994    led_o_OBUF[13]
    D18                  OBUF (Prop_obuf_I_O)         1.225     3.219 r  led_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.219    led_o[13]
    D18                                                               r  led_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.386ns (77.279%)  route 0.407ns (22.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.582     1.450    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.407     1.999    lopt_5
    B18                  OBUF (Prop_obuf_I_O)         1.245     3.244 r  led_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.244    led_o[9]
    B18                                                               r  led_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.388ns (77.092%)  route 0.412ns (22.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.580     1.448    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.412     2.002    lopt_3
    D17                  OBUF (Prop_obuf_I_O)         1.247     3.248 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.248    led_o[7]
    D17                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.388ns (77.198%)  route 0.410ns (22.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.585     1.453    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.410     2.004    lopt_1
    B17                  OBUF (Prop_obuf_I_O)         1.247     3.252 r  led_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.252    led_o[11]
    B17                                                               r  led_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.389ns (76.990%)  route 0.415ns (23.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.582     1.450    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.415     2.006    lopt
    A17                  OBUF (Prop_obuf_I_O)         1.248     3.254 r  led_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.254    led_o[10]
    A17                                                               r  led_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.388ns (76.771%)  route 0.420ns (23.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.585     1.453    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.420     2.014    lopt_4
    C17                  OBUF (Prop_obuf_I_O)         1.247     3.262 r  led_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.262    led_o[8]
    C17                                                               r  led_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.367ns (73.870%)  route 0.483ns (26.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.581     1.449    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  slc3/cpu/ir_reg/data_q_reg[3]/Q
                         net (fo=11, routed)          0.483     2.074    led_o_OBUF[3]
    D15                  OBUF (Prop_obuf_I_O)         1.226     3.299 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.299    led_o[3]
    D15                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.371ns (70.843%)  route 0.564ns (29.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.580     1.448    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  slc3/cpu/ir_reg/data_q_reg[12]/Q
                         net (fo=13, routed)          0.564     2.154    led_o_OBUF[12]
    C18                  OBUF (Prop_obuf_I_O)         1.230     3.384 r  led_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.384    led_o[12]
    C18                                                               r  led_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.359ns (68.889%)  route 0.614ns (31.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.581     1.449    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  slc3/cpu/ir_reg/data_q_reg[2]/Q
                         net (fo=26, routed)          0.614     2.204    led_o_OBUF[2]
    D14                  OBUF (Prop_obuf_I_O)         1.218     3.423 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.423    led_o[2]
    D14                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.924ns  (logic 1.322ns (26.840%)  route 3.602ns (73.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           3.602     4.924    button_sync[2]/run_i_IBUF
    SLICE_X4Y80          FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.496     4.825    button_sync[2]/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 continue_i
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.252ns  (logic 1.325ns (31.165%)  route 2.927ns (68.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  continue_i (IN)
                         net (fo=0)                   0.000     0.000    continue_i
    G2                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  continue_i_IBUF_inst/O
                         net (fo=1, routed)           2.927     4.252    button_sync[1]/continue_i_IBUF
    SLICE_X14Y73         FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.425     4.754    button_sync[1]/clk_IBUF_BUFG
    SLICE_X14Y73         FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            sw_sync[15]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.224ns  (logic 1.340ns (31.709%)  route 2.885ns (68.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           2.885     4.224    sw_sync[15]/sw_i_IBUF[0]
    SLICE_X12Y76         FDRE                                         r  sw_sync[15]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.425     4.754    sw_sync[15]/clk_IBUF_BUFG
    SLICE_X12Y76         FDRE                                         r  sw_sync[15]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync[13]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.152ns  (logic 1.340ns (32.271%)  route 2.812ns (67.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           2.812     4.152    sw_sync[13]/sw_i_IBUF[0]
    SLICE_X12Y79         FDRE                                         r  sw_sync[13]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.429     4.758    sw_sync[13]/clk_IBUF_BUFG
    SLICE_X12Y79         FDRE                                         r  sw_sync[13]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            sw_sync[11]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.127ns  (logic 1.343ns (32.555%)  route 2.783ns (67.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    A6                   IBUF (Prop_ibuf_I_O)         1.343     1.343 r  sw_i_IBUF[11]_inst/O
                         net (fo=1, routed)           2.783     4.127    sw_sync[11]/sw_i_IBUF[0]
    SLICE_X13Y76         FDRE                                         r  sw_sync[11]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.425     4.754    sw_sync[11]/clk_IBUF_BUFG
    SLICE_X13Y76         FDRE                                         r  sw_sync[11]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[9]
                            (input port)
  Destination:            sw_sync[9]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.093ns  (logic 1.348ns (32.925%)  route 2.746ns (67.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  sw_i[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[9]
    A4                   IBUF (Prop_ibuf_I_O)         1.348     1.348 r  sw_i_IBUF[9]_inst/O
                         net (fo=1, routed)           2.746     4.093    sw_sync[9]/sw_i_IBUF[0]
    SLICE_X12Y72         FDRE                                         r  sw_sync[9]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.426     4.755    sw_sync[9]/clk_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  sw_sync[9]/ff_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.006ns  (logic 1.316ns (32.860%)  route 2.690ns (67.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.690     4.006    button_sync[0]/reset_IBUF
    SLICE_X9Y61          FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.437     4.766    button_sync[0]/clk_IBUF_BUFG
    SLICE_X9Y61          FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_sync[2]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.002ns  (logic 1.328ns (33.179%)  route 2.674ns (66.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           2.674     4.002    sw_sync[2]/sw_i_IBUF[0]
    SLICE_X12Y66         FDRE                                         r  sw_sync[2]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.433     4.762    sw_sync[2]/clk_IBUF_BUFG
    SLICE_X12Y66         FDRE                                         r  sw_sync[2]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            sw_sync[7]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.978ns  (logic 1.336ns (33.589%)  route 2.642ns (66.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         1.336     1.336 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           2.642     3.978    sw_sync[7]/sw_i_IBUF[0]
    SLICE_X12Y72         FDRE                                         r  sw_sync[7]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.426     4.755    sw_sync[7]/clk_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  sw_sync[7]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            sw_sync[14]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.971ns  (logic 1.345ns (33.879%)  route 2.625ns (66.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    B7                   IBUF (Prop_ibuf_I_O)         1.345     1.345 r  sw_i_IBUF[14]_inst/O
                         net (fo=1, routed)           2.625     3.971    sw_sync[14]/sw_i_IBUF[0]
    SLICE_X12Y79         FDRE                                         r  sw_sync[14]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.429     4.758    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X12Y79         FDRE                                         r  sw_sync[14]/ff_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync[6]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.403ns (28.764%)  route 0.997ns (71.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.997     1.400    sw_sync[6]/sw_i_IBUF[0]
    SLICE_X12Y71         FDRE                                         r  sw_sync[6]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.822     1.935    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X12Y71         FDRE                                         r  sw_sync[6]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync[4]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.402ns (28.270%)  route 1.019ns (71.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           1.019     1.421    sw_sync[4]/sw_i_IBUF[0]
    SLICE_X12Y69         FDRE                                         r  sw_sync[4]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.823     1.937    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X12Y69         FDRE                                         r  sw_sync[4]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[5]
                            (input port)
  Destination:            sw_sync[5]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.457ns  (logic 0.426ns (29.242%)  route 1.031ns (70.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw_i[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sw_i_IBUF[5]_inst/O
                         net (fo=1, routed)           1.031     1.457    sw_sync[5]/sw_i_IBUF[0]
    SLICE_X12Y67         FDRE                                         r  sw_sync[5]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.825     1.939    sw_sync[5]/clk_IBUF_BUFG
    SLICE_X12Y67         FDRE                                         r  sw_sync[5]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync[3]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.480ns  (logic 0.427ns (28.852%)  route 1.053ns (71.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.053     1.480    sw_sync[3]/sw_i_IBUF[0]
    SLICE_X12Y69         FDRE                                         r  sw_sync[3]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.823     1.937    sw_sync[3]/clk_IBUF_BUFG
    SLICE_X12Y69         FDRE                                         r  sw_sync[3]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_sync[0]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.498ns  (logic 0.402ns (26.863%)  route 1.095ns (73.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.095     1.498    sw_sync[0]/sw_i_IBUF[0]
    SLICE_X12Y65         FDRE                                         r  sw_sync[0]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.827     1.941    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X12Y65         FDRE                                         r  sw_sync[0]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[8]
                            (input port)
  Destination:            sw_sync[8]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.499ns  (logic 0.415ns (27.700%)  route 1.084ns (72.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw_i[8] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  sw_i_IBUF[8]_inst/O
                         net (fo=1, routed)           1.084     1.499    sw_sync[8]/sw_i_IBUF[0]
    SLICE_X12Y72         FDRE                                         r  sw_sync[8]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.820     1.934    sw_sync[8]/clk_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  sw_sync[8]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            sw_sync[1]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 0.404ns (26.816%)  route 1.102ns (73.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    F2                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.102     1.506    sw_sync[1]/sw_i_IBUF[0]
    SLICE_X12Y65         FDRE                                         r  sw_sync[1]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.827     1.941    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X12Y65         FDRE                                         r  sw_sync[1]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            sw_sync[10]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.425ns (28.188%)  route 1.083ns (71.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           1.083     1.508    sw_sync[10]/sw_i_IBUF[0]
    SLICE_X13Y76         FDRE                                         r  sw_sync[10]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.818     1.932    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X13Y76         FDRE                                         r  sw_sync[10]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            sw_sync[12]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.410ns (26.991%)  route 1.108ns (73.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sw_i_IBUF[12]_inst/O
                         net (fo=1, routed)           1.108     1.517    sw_sync[12]/sw_i_IBUF[0]
    SLICE_X12Y79         FDRE                                         r  sw_sync[12]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.822     1.936    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X12Y79         FDRE                                         r  sw_sync[12]/ff_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.394ns (25.318%)  route 1.161ns (74.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.554    button_sync[0]/reset_IBUF
    SLICE_X9Y61          FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.831     1.945    button_sync[0]/clk_IBUF_BUFG
    SLICE_X9Y61          FDRE                                         r  button_sync[0]/ff1_reg/C





