{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693921000668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693921000668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 10:36:40 2023 " "Processing started: Tue Sep 05 10:36:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693921000668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1693921000668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS -c MIPS " "Command: quartus_sta MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1693921000669 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1693921000726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1693921001689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1693921001689 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693921001723 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693921001723 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1693921002508 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1693921002746 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1693921002746 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693921002780 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PC:pc\|PC_out\[0\] PC:pc\|PC_out\[0\] " "create_clock -period 1.000 -name PC:pc\|PC_out\[0\] PC:pc\|PC_out\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693921002780 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control:control\|in1Mux\[0\] control:control\|in1Mux\[0\] " "create_clock -period 1.000 -name control:control\|in1Mux\[0\] control:control\|in1Mux\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693921002780 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693921002780 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Decoder1~3  from: datac  to: combout " "Cell: control\|Decoder1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921002844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Decoder1~5  from: dataa  to: combout " "Cell: control\|Decoder1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921002844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~3  from: datac  to: combout " "Cell: control\|WideOr16~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921002844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~6  from: datae  to: combout " "Cell: control\|WideOr16~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921002844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~7  from: datab  to: combout " "Cell: control\|WideOr16~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921002844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~10  from: datae  to: combout " "Cell: intMem\|intMemory~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921002844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~32  from: datae  to: combout " "Cell: intMem\|intMemory~32  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921002844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~33  from: datab  to: combout " "Cell: intMem\|intMemory~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921002844 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1693921002844 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1693921002897 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693921002898 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1693921002902 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1693921002910 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693921009910 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693921009910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.592 " "Worst-case setup slack is -22.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921009911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921009911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.592         -165762.229 clock  " "  -22.592         -165762.229 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921009911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.647            -117.681 PC:pc\|PC_out\[0\]  " "  -17.647            -117.681 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921009911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.116            -349.155 control:control\|in1Mux\[0\]  " "  -12.116            -349.155 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921009911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693921009911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.448 " "Worst-case hold slack is -1.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921010532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921010532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.448              -1.487 control:control\|in1Mux\[0\]  " "   -1.448              -1.487 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921010532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.132              -0.155 clock  " "   -0.132              -0.155 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921010532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 PC:pc\|PC_out\[0\]  " "    0.278               0.000 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921010532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693921010532 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693921010534 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693921010537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.143 " "Worst-case minimum pulse width slack is -4.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921010544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921010544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.143            -223.733 PC:pc\|PC_out\[0\]  " "   -4.143            -223.733 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921010544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724          -10273.447 clock  " "   -0.724          -10273.447 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921010544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 control:control\|in1Mux\[0\]  " "    0.160               0.000 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921010544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693921010544 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693921011208 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1693921011259 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1693921018933 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Decoder1~3  from: datac  to: combout " "Cell: control\|Decoder1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921019597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Decoder1~5  from: dataa  to: combout " "Cell: control\|Decoder1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921019597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~3  from: datac  to: combout " "Cell: control\|WideOr16~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921019597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~6  from: datae  to: combout " "Cell: control\|WideOr16~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921019597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~7  from: datab  to: combout " "Cell: control\|WideOr16~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921019597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~10  from: datae  to: combout " "Cell: intMem\|intMemory~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921019597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~32  from: datae  to: combout " "Cell: intMem\|intMemory~32  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921019597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~33  from: datab  to: combout " "Cell: intMem\|intMemory~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921019597 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1693921019597 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693921019598 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693921021068 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693921021068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.454 " "Worst-case setup slack is -22.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921021069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921021069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.454         -163604.467 clock  " "  -22.454         -163604.467 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921021069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.118            -118.552 PC:pc\|PC_out\[0\]  " "  -18.118            -118.552 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921021069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.150            -351.436 control:control\|in1Mux\[0\]  " "  -12.150            -351.436 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921021069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693921021069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.596 " "Worst-case hold slack is -1.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921021678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921021678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.596              -1.937 control:control\|in1Mux\[0\]  " "   -1.596              -1.937 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921021678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280              -0.782 PC:pc\|PC_out\[0\]  " "   -0.280              -0.782 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921021678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.261              -1.284 clock  " "   -0.261              -1.284 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921021678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693921021678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693921021681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693921021683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.269 " "Worst-case minimum pulse width slack is -4.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921021701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921021701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.269            -233.250 PC:pc\|PC_out\[0\]  " "   -4.269            -233.250 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921021701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724          -10257.573 clock  " "   -0.724          -10257.573 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921021701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 control:control\|in1Mux\[0\]  " "    0.213               0.000 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921021701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693921021701 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1693921022392 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1693921022646 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1693921029462 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Decoder1~3  from: datac  to: combout " "Cell: control\|Decoder1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921030002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Decoder1~5  from: dataa  to: combout " "Cell: control\|Decoder1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921030002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~3  from: datac  to: combout " "Cell: control\|WideOr16~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921030002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~6  from: datae  to: combout " "Cell: control\|WideOr16~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921030002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~7  from: datab  to: combout " "Cell: control\|WideOr16~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921030002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~10  from: datae  to: combout " "Cell: intMem\|intMemory~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921030002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~32  from: datae  to: combout " "Cell: intMem\|intMemory~32  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921030002 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~33  from: datab  to: combout " "Cell: intMem\|intMemory~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921030002 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1693921030002 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693921030002 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693921030602 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693921030602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.923 " "Worst-case setup slack is -9.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921030603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921030603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.923          -70625.487 clock  " "   -9.923          -70625.487 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921030603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.246             -52.952 PC:pc\|PC_out\[0\]  " "   -7.246             -52.952 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921030603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.137            -140.584 control:control\|in1Mux\[0\]  " "   -5.137            -140.584 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921030603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693921030603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.592 " "Worst-case hold slack is -0.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921031230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921031230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.592              -0.600 control:control\|in1Mux\[0\]  " "   -0.592              -0.600 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921031230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 clock  " "    0.073               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921031230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 PC:pc\|PC_out\[0\]  " "    0.175               0.000 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921031230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693921031230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693921031232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693921031248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.475 " "Worst-case minimum pulse width slack is -1.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921031255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921031255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.475             -53.176 PC:pc\|PC_out\[0\]  " "   -1.475             -53.176 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921031255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093            -777.965 clock  " "   -0.093            -777.965 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921031255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 control:control\|in1Mux\[0\]  " "    0.346               0.000 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921031255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693921031255 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693921031930 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Decoder1~3  from: datac  to: combout " "Cell: control\|Decoder1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921032332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Decoder1~5  from: dataa  to: combout " "Cell: control\|Decoder1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921032332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~3  from: datac  to: combout " "Cell: control\|WideOr16~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921032332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~6  from: datae  to: combout " "Cell: control\|WideOr16~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921032332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~7  from: datab  to: combout " "Cell: control\|WideOr16~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921032332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~10  from: datae  to: combout " "Cell: intMem\|intMemory~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921032332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~32  from: datae  to: combout " "Cell: intMem\|intMemory~32  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921032332 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~33  from: datab  to: combout " "Cell: intMem\|intMemory~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693921032332 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1693921032332 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693921032333 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693921032931 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693921032931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.798 " "Worst-case setup slack is -8.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921032932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921032932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.798          -62318.740 clock  " "   -8.798          -62318.740 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921032932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.696             -47.503 PC:pc\|PC_out\[0\]  " "   -6.696             -47.503 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921032932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.589            -126.494 control:control\|in1Mux\[0\]  " "   -4.589            -126.494 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921032932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693921032932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.562 " "Worst-case hold slack is -0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921033541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921033541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.562              -0.621 control:control\|in1Mux\[0\]  " "   -0.562              -0.621 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921033541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.002 clock  " "   -0.002              -0.002 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921033541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 PC:pc\|PC_out\[0\]  " "    0.112               0.000 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921033541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693921033541 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693921033544 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693921033546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.302 " "Worst-case minimum pulse width slack is -1.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921033554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921033554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.302             -46.580 PC:pc\|PC_out\[0\]  " "   -1.302             -46.580 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921033554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091            -787.819 clock  " "   -0.091            -787.819 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921033554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 control:control\|in1Mux\[0\]  " "    0.368               0.000 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693921033554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693921033554 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693921038487 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693921040315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5579 " "Peak virtual memory: 5579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693921040894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 10:37:20 2023 " "Processing ended: Tue Sep 05 10:37:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693921040894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693921040894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693921040894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1693921040894 ""}
