// Seed: 105025770
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input wand id_2,
    output wire id_3,
    output wire id_4,
    input tri0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wor id_8,
    input tri id_9,
    output tri1 id_10,
    input supply1 id_11
);
  wire id_13;
  module_0(
      id_13, id_13, id_13, id_13, id_13
  );
  wire id_14, id_15;
endmodule
