<?xml version="1.0" encoding="UTF-8"?>
<!-- $Id: module.xml,v 1.24 2005/11/02 09:56:11 liutkuviene Exp $ -->
<!-- Generated by mkmodule.js, Eurostep Limited, http://www.eurostep.com -->
<!-- 
     To view the module in IExplorer, open: sys/1_scope.xml
      --><!DOCTYPE module SYSTEM "../../../dtd/module.dtd">

<module xmlns:xlink="http://www.w3.org/1999/xlink" name="via_component" part="1754" version="1" sc4.working_group="12" wg.number="3632" wg.number.arm="3633" wg.number.mim="3634" checklist.internal_review="3818" checklist.project_leader="3819" checklist.convener="3820" status="TS" language="E" publication.year="2006" published="y" rcs.date="$Date: 2005/11/02 09:56:11 $" rcs.revision="$Revision: 1.24 $" development.folder="dvlp">

 <keywords>
    interfacial, module, via
 </keywords>

<!-- the abstract for the module. If not provided, the XSL will use the in scope -->
 

 <!-- Reference to contacts detailed in stepmod/data/basic/contacts.xml -->
 <contacts>
   <projlead ref="AP210.projlead"/>
   <editor ref="pdmmodules.editor"/>
 </contacts>

 <!-- Introduction -->
 <!-- The introduction should start as shown: -->
 <purpose>
   <p>
     This part of ISO 10303 specifies an application module for the
     representation of via components, which are conductive components typically
     used to join two or more conductive elements on different sides or layers
     of a printed circuit assembly. 
   </p>
 </purpose>

 <!-- Items in scope -->
 <inscope>
   <li>blind vias, connections between multiple layers of the printed circuit assembly where only one end is exposed;</li>
   <li>buried vias, connections between multiple layers of the printed circuit assembly where neither end is exposed;</li>
   <li>interfacial connections, also known as through hole vias, which have both ends exposed;</li>        
    
        
    <li>items within the scope of application module <module_ref linkend="interconnect_module_connection_routing:1_scope">Interconnect module connection routing</module_ref>, ISO/CD-TS 10303-1684;</li>
<li>items within the scope of application module <module_ref linkend="layered_interconnect_module_design:1_scope">Layered interconnect module design</module_ref>, ISO/CD-TS 10303-1698.</li>
</inscope>

 <!-- Items out of scope -->
 <outscope>
   <li>Stratum features;</li>
   <li>Cutouts.</li>
 </outscope>

<!--
 <normrefs/>

 <definition/>

 <abbreviations/>
-->

 <!-- Clause 4 ARM  -->
 <arm>
   <!-- Note ARM short form EXPRESS is in arm.xml -->

   <!-- Short form EXPRESS-G -->
   <express-g>
     <imgfile file="armexpg1.xml"/>
   <imgfile file="armexpg2.xml"/>
        </express-g>
 </arm>


 <!-- Clause 5.1 Mapping specification -->
 <mapping_table>   
 <ae entity="Blind_via" extensible="NO">
            <aimelt xml:space="preserve">plated_passage</aimelt>
            <source xml:space="preserve">ISO 10303-1698</source>
            <refpath xml:space="preserve">plated_passage &lt;=
plated_inter_stratum_feature &lt;=
inter_stratum_feature &lt;=
laminate_component &lt;=
assembly_component &lt;=
component_definition  &lt;=
product_definition
{product_definition
(product_definition.description = 'bonded conductive base blind via')
(product_definition.description = 'non conductive base blind via')
(product_definition.description = 'plated conductive base blind via')}
</refpath>
        </ae>
    <ae entity="Bonded_conductive_base_blind_via" extensible="NO">
            <aimelt xml:space="preserve">plated_passage</aimelt>
            <source xml:space="preserve">ISO 10303-1698</source>
            <refpath xml:space="preserve">plated_passage &lt;=
plated_inter_stratum_feature &lt;=
inter_stratum_feature &lt;=
laminate_component &lt;=
assembly_component &lt;=
component_definition &lt;=
product_definition
{product_definition
product_definition.description = 'bonded conductive base blind via'}
</refpath>
            <aa attribute="features_join" assertion_to="Stratum_feature_conductive_join">
                <aimelt xml:space="preserve">PATH</aimelt>
                <refpath xml:space="preserve">plated_passage &lt;=
plated_inter_stratum_feature &lt;=
inter_stratum_feature &lt;=
laminate_component &lt;=
assembly_component &lt;=
product_definition_shape &lt;-
shape_aspect.of_shape
shape_aspect &lt;-
shape_aspect_relationship.related_shape_aspect
shape_aspect_relationship
{shape_aspect_relationship
shape_aspect_relationship.name = 'features join'}
shape_aspect_relationship.relating_shape_aspect -&gt;
shape_aspect
shape_aspect.of_shape -&gt;
product_definition_shape  &lt;=
property_definition
property_definition.definition -&gt;
characterized_definition
characterized_definition = characterized_product_definition
characterized_product_definition = product_definition_relationship
product_definition_relationship =&gt;
stratum_feature_conductive_join
</refpath>
            </aa>
        </ae>
    <ae entity="Buried_via" extensible="NO">
            <aimelt xml:space="preserve">plated_passage</aimelt>
            <source xml:space="preserve">ISO 10303-1698</source>
            <refpath xml:space="preserve">plated_passage &lt;=
plated_inter_stratum_feature &lt;=
inter_stratum_feature &lt;=
laminate_component &lt;=
assembly_component &lt;=
component_definition  &lt;=
product_definition
{product_definition
product_definition.description = 'buried via'}
</refpath>
        </ae>
    <ae entity="Interfacial_connection" extensible="NO">
            <aimelt xml:space="preserve">plated_passage</aimelt>
            <source xml:space="preserve">ISO 10303-1698</source>
            <refpath xml:space="preserve">plated_passage &lt;=
plated_inter_stratum_feature &lt;=
inter_stratum_feature &lt;=
laminate_component &lt;=
assembly_component &lt;=
component_definition  &lt;=
product_definition
{product_definition
product_definition.description = 'interfacial connection'}
</refpath>
        </ae>
    <ae entity="Non_conductive_base_blind_via" extensible="NO">
            <aimelt xml:space="preserve">plated_passage</aimelt>
            <source xml:space="preserve">ISO 10303-1698</source>
            <refpath xml:space="preserve">plated_passage &lt;=
plated_inter_stratum_feature &lt;=
inter_stratum_feature &lt;=
laminate_component &lt;=
assembly_component &lt;=
component_definition  &lt;=
product_definition
{product_definition
product_definition.description = 'non conductive base blind via'}
</refpath>
        </ae>
    <ae entity="Plated_conductive_base_blind_via" extensible="NO">
            <aimelt xml:space="preserve">plated_passage</aimelt>
            <source xml:space="preserve">ISO 10303-1698</source>
            <refpath xml:space="preserve">plated_passage &lt;=
plated_inter_stratum_feature &lt;=
inter_stratum_feature &lt;=
laminate_component &lt;=
assembly_component &lt;=
component_definition  &lt;=
product_definition
{product_definition
product_definition.description = 'plated conductive base blind via'}
</refpath>
        </ae>
	<ae entity="Via" original_module="layered_interconnect_module_design" extensible="NO">
		<aimelt xml:space="preserve">
			(/SUBTYPE(Blind_via)/)
			(/SUBTYPE(Buried_via)/)
			(/SUBTYPE(Interfacial_connection)/)			
		</aimelt>
	</ae>
		<sc constraint="via_subtypes" entity="Via">
			<description>
			All members of this constraint maps to entity <express_ref linkend="Layered_interconnect_module_design:mim:Layered_interconnect_module_design_mim.plated_passage"/> with additional constraints in the mapping. All of them require UNIQUE string for <express_ref linkend="product_definition_schema:ir_express:product_definition_schema.product_definition"/>.<express_ref linkend="product_definition_schema:ir_express:product_definition_schema.product_definition.description"/>, so ONEOF subtype constraint from ARM is guaranteed as not violated.
			</description>
			<constraint>
			plated_passage
			</constraint>
			<source xml:space="preserve">
			ISO 10303-1698
			</source>
		</sc>
    </mapping_table>

 <!-- Clause 5.2 MIM -->
 <mim>
   <!--  Note MIM short form express is in mim.xml -->
   <express-g>
     <imgfile file="mimexpg1.xml"/>
   </express-g>
 </mim>

</module>
