0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/nlao2/lab_5/lab_5.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/nlao2/lab_5/lab_5.srcs/sources_1/imports/lab5/ClockGenerator.v,1549984370,verilog,,C:/Users/nlao2/lab_5/lab_5.srcs/sources_1/imports/lab5/I2C_Transmit.v,,ClockGenerator,,,,,,,,
C:/Users/nlao2/lab_5/lab_5.srcs/sources_1/imports/lab5/I2C_Transmit.v,1550537287,verilog,,C:/Users/nlao2/lab_5/lab_5.srcs/sources_1/imports/lab5/okCoreHarness.v,,I2C_Transmit,,,,,,,,
C:/Users/nlao2/lab_5/lab_5.srcs/sources_1/imports/lab5/JTEG_Test_File.v,1550551896,verilog,,,,JTEG_Test_File,,,,,,,,
C:/Users/nlao2/lab_5/lab_5.srcs/sources_1/imports/lab5/okCoreHarness.v,1525201188,verilog,,C:/Users/nlao2/lab_5/lab_5.srcs/sources_1/imports/lab5/okLibrary.v,,fifo_generator_v13_2_0;okCore;okCoreHarness;ok_tfifo;xpm_cdc_async_rst,,,,,,,,
C:/Users/nlao2/lab_5/lab_5.srcs/sources_1/imports/lab5/okLibrary.v,1525201188,verilog,,C:/Users/nlao2/lab_5/lab_5.srcs/sources_1/imports/lab5/okWireOut.v,,okHost;okWireOR,,,,,,,,
C:/Users/nlao2/lab_5/lab_5.srcs/sources_1/imports/lab5/okWireOut.v,1525201188,verilog,,C:/Users/nlao2/lab_5/lab_5.srcs/sources_1/imports/lab5/JTEG_Test_File.v,,okWireOut,,,,,,,,
C:/Users/nlao2/lab_5/lab_5.srcs/sources_1/ip/ila_0/sim/ila_0.v,1550531288,verilog,,C:/Users/nlao2/lab_5/lab_5.srcs/sources_1/imports/lab5/ClockGenerator.v,,ila_0,,,,,,,,
