# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_7.srcs/sources_1/new/single_port_RAM.vhd" \
"../../../../project_7.srcs/sim_1/new/RAM_TB.vhd" \

# Do not sort compile order
nosort
