
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                     Premise(F2)
	S3= GPR[rS]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= PC.Out=>IMem.RAddr                                      Premise(F4)
	S7= IMem.RAddr=addr                                         Path(S5,S6)
	S8= CP0.ASID=>IMem.ASID                                     Premise(F5)
	S9= IMem.ASID=pid                                           Path(S4,S8)
	S10= IMem.Out={0,rS,0,rD,hint,9}                            IMem-Read(S9,S7,S2)
	S11= IMem.Out=>IR.In                                        Premise(F6)
	S12= IR.In={0,rS,0,rD,hint,9}                               Path(S10,S11)
	S13= CtrlPC=0                                               Premise(F7)
	S14= CtrlPCInc=1                                            Premise(F8)
	S15= PC[Out]=addr+4                                         PC-Inc(S1,S13,S14)
	S16= PC[CIA]=addr                                           PC-Inc(S1,S13,S14)
	S17= CtrlIMem=0                                             Premise(F9)
	S18= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                    IMem-Hold(S2,S17)
	S19= CtrlASIDIn=0                                           Premise(F10)
	S20= CtrlCP0=0                                              Premise(F11)
	S21= CP0[ASID]=pid                                          CP0-Hold(S0,S20)
	S22= CtrlEPCIn=0                                            Premise(F12)
	S23= CtrlExCodeIn=0                                         Premise(F13)
	S24= CtrlIR=1                                               Premise(F14)
	S25= [IR]={0,rS,0,rD,hint,9}                                IR-Write(S12,S24)
	S26= CtrlGPR=0                                              Premise(F15)
	S27= GPR[rS]=a                                              GPR-Hold(S3,S26)

ID	S28= PC.Out=addr+4                                          PC-Out(S15)
	S29= PC.CIA=addr                                            PC-Out(S16)
	S30= PC.CIA31_28=addr[31:28]                                PC-Out(S16)
	S31= CP0.ASID=pid                                           CP0-Read-ASID(S21)
	S32= IR.Out={0,rS,0,rD,hint,9}                              IR-Out(S25)
	S33= IR.Out31_26=0                                          IR-Out(S25)
	S34= IR.Out25_21=rS                                         IR-Out(S25)
	S35= IR.Out20_16=0                                          IR-Out(S25)
	S36= IR.Out15_11=rD                                         IR-Out(S25)
	S37= IR.Out10_6=hint                                        IR-Out(S25)
	S38= IR.Out5_0=9                                            IR-Out(S25)
	S39= IR.Out31_26=>CU.Op                                     Premise(F16)
	S40= CU.Op=0                                                Path(S33,S39)
	S41= IR.Out5_0=>CU.IRFunc                                   Premise(F17)
	S42= CU.IRFunc=9                                            Path(S38,S41)
	S43= IR.Out15_11=>GPR.WReg                                  Premise(F18)
	S44= GPR.WReg=rD                                            Path(S36,S43)
	S45= PC.Out=>GPR.WData                                      Premise(F19)
	S46= GPR.WData=addr+4                                       Path(S28,S45)
	S47= IR.Out25_21=>GPR.RReg1                                 Premise(F20)
	S48= GPR.RReg1=rS                                           Path(S34,S47)
	S49= GPR.Rdata1=a                                           GPR-Read(S48,S27)
	S50= GPR.Rdata1=>PC.In                                      Premise(F21)
	S51= PC.In=a                                                Path(S49,S50)
	S52= CtrlPC=1                                               Premise(F22)
	S53= CtrlPCInc=0                                            Premise(F23)
	S54= PC[CIA]=addr                                           PC-Hold(S16,S53)
	S55= PC[Out]=a                                              PC-Write(S51,S52,S53)
	S56= CtrlIMem=0                                             Premise(F24)
	S57= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                    IMem-Hold(S18,S56)
	S58= CtrlASIDIn=0                                           Premise(F25)
	S59= CtrlCP0=0                                              Premise(F26)
	S60= CP0[ASID]=pid                                          CP0-Hold(S21,S59)
	S61= CtrlEPCIn=0                                            Premise(F27)
	S62= CtrlExCodeIn=0                                         Premise(F28)
	S63= CtrlIR=0                                               Premise(F29)
	S64= [IR]={0,rS,0,rD,hint,9}                                IR-Hold(S25,S63)
	S65= CtrlGPR=1                                              Premise(F30)
	S66= GPR[rD]=addr+4                                         GPR-Write(S44,S46,S65)

EX	S67= PC.CIA=addr                                            PC-Out(S54)
	S68= PC.CIA31_28=addr[31:28]                                PC-Out(S54)
	S69= PC.Out=a                                               PC-Out(S55)
	S70= CP0.ASID=pid                                           CP0-Read-ASID(S60)
	S71= IR.Out={0,rS,0,rD,hint,9}                              IR-Out(S64)
	S72= IR.Out31_26=0                                          IR-Out(S64)
	S73= IR.Out25_21=rS                                         IR-Out(S64)
	S74= IR.Out20_16=0                                          IR-Out(S64)
	S75= IR.Out15_11=rD                                         IR-Out(S64)
	S76= IR.Out10_6=hint                                        IR-Out(S64)
	S77= IR.Out5_0=9                                            IR-Out(S64)
	S78= CtrlPC=0                                               Premise(F31)
	S79= CtrlPCInc=0                                            Premise(F32)
	S80= PC[CIA]=addr                                           PC-Hold(S54,S79)
	S81= PC[Out]=a                                              PC-Hold(S55,S78,S79)
	S82= CtrlIMem=0                                             Premise(F33)
	S83= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                    IMem-Hold(S57,S82)
	S84= CtrlASIDIn=0                                           Premise(F34)
	S85= CtrlCP0=0                                              Premise(F35)
	S86= CP0[ASID]=pid                                          CP0-Hold(S60,S85)
	S87= CtrlEPCIn=0                                            Premise(F36)
	S88= CtrlExCodeIn=0                                         Premise(F37)
	S89= CtrlIR=0                                               Premise(F38)
	S90= [IR]={0,rS,0,rD,hint,9}                                IR-Hold(S64,S89)
	S91= CtrlGPR=0                                              Premise(F39)
	S92= GPR[rD]=addr+4                                         GPR-Hold(S66,S91)

MEM	S93= PC.CIA=addr                                            PC-Out(S80)
	S94= PC.CIA31_28=addr[31:28]                                PC-Out(S80)
	S95= PC.Out=a                                               PC-Out(S81)
	S96= CP0.ASID=pid                                           CP0-Read-ASID(S86)
	S97= IR.Out={0,rS,0,rD,hint,9}                              IR-Out(S90)
	S98= IR.Out31_26=0                                          IR-Out(S90)
	S99= IR.Out25_21=rS                                         IR-Out(S90)
	S100= IR.Out20_16=0                                         IR-Out(S90)
	S101= IR.Out15_11=rD                                        IR-Out(S90)
	S102= IR.Out10_6=hint                                       IR-Out(S90)
	S103= IR.Out5_0=9                                           IR-Out(S90)
	S104= CtrlPC=0                                              Premise(F40)
	S105= CtrlPCInc=0                                           Premise(F41)
	S106= PC[CIA]=addr                                          PC-Hold(S80,S105)
	S107= PC[Out]=a                                             PC-Hold(S81,S104,S105)
	S108= CtrlIMem=0                                            Premise(F42)
	S109= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                   IMem-Hold(S83,S108)
	S110= CtrlASIDIn=0                                          Premise(F43)
	S111= CtrlCP0=0                                             Premise(F44)
	S112= CP0[ASID]=pid                                         CP0-Hold(S86,S111)
	S113= CtrlEPCIn=0                                           Premise(F45)
	S114= CtrlExCodeIn=0                                        Premise(F46)
	S115= CtrlIR=0                                              Premise(F47)
	S116= [IR]={0,rS,0,rD,hint,9}                               IR-Hold(S90,S115)
	S117= CtrlGPR=0                                             Premise(F48)
	S118= GPR[rD]=addr+4                                        GPR-Hold(S92,S117)

WB	S119= PC.CIA=addr                                           PC-Out(S106)
	S120= PC.CIA31_28=addr[31:28]                               PC-Out(S106)
	S121= PC.Out=a                                              PC-Out(S107)
	S122= CP0.ASID=pid                                          CP0-Read-ASID(S112)
	S123= IR.Out={0,rS,0,rD,hint,9}                             IR-Out(S116)
	S124= IR.Out31_26=0                                         IR-Out(S116)
	S125= IR.Out25_21=rS                                        IR-Out(S116)
	S126= IR.Out20_16=0                                         IR-Out(S116)
	S127= IR.Out15_11=rD                                        IR-Out(S116)
	S128= IR.Out10_6=hint                                       IR-Out(S116)
	S129= IR.Out5_0=9                                           IR-Out(S116)
	S130= CtrlPC=0                                              Premise(F49)
	S131= CtrlPCInc=0                                           Premise(F50)
	S132= PC[CIA]=addr                                          PC-Hold(S106,S131)
	S133= PC[Out]=a                                             PC-Hold(S107,S130,S131)
	S134= CtrlIMem=0                                            Premise(F51)
	S135= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                   IMem-Hold(S109,S134)
	S136= CtrlASIDIn=0                                          Premise(F52)
	S137= CtrlCP0=0                                             Premise(F53)
	S138= CP0[ASID]=pid                                         CP0-Hold(S112,S137)
	S139= CtrlEPCIn=0                                           Premise(F54)
	S140= CtrlExCodeIn=0                                        Premise(F55)
	S141= CtrlIR=0                                              Premise(F56)
	S142= [IR]={0,rS,0,rD,hint,9}                               IR-Hold(S116,S141)
	S143= CtrlGPR=0                                             Premise(F57)
	S144= GPR[rD]=addr+4                                        GPR-Hold(S118,S143)

POST	S132= PC[CIA]=addr                                          PC-Hold(S106,S131)
	S133= PC[Out]=a                                             PC-Hold(S107,S130,S131)
	S135= IMem[{pid,addr}]={0,rS,0,rD,hint,9}                   IMem-Hold(S109,S134)
	S138= CP0[ASID]=pid                                         CP0-Hold(S112,S137)
	S142= [IR]={0,rS,0,rD,hint,9}                               IR-Hold(S116,S141)
	S144= GPR[rD]=addr+4                                        GPR-Hold(S118,S143)

