<stg><name>dct_Loop_2_proc</name>


<trans_list>

<trans id="50" from="1" to="2">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="4">
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="62">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="2">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:0  br label %.preheader8.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader8.i:0  %indvar_flatten = phi i7 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %0 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader8.i:1  %j_0_i = phi i4 [ 0, %newFuncRoot ], [ %j_0_i_mid2, %0 ]

]]></node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader8.i:2  %i_1_i = phi i4 [ 0, %newFuncRoot ], [ %i, %0 ]

]]></node>
<StgValue><ssdm name="i_1_i"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8.i:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8.i:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8.i:5  br i1 %exitcond_flatten, label %.preheader7.i.exitStub, label %.preheader9.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader9.i:0  %j = add i4 1, %j_0_i

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader9.i:3  %exitcond3_i3 = icmp eq i4 %i_1_i, -8

]]></node>
<StgValue><ssdm name="exitcond3_i3"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader9.i:4  %i_1_i_mid2 = select i1 %exitcond3_i3, i4 0, i4 %i_1_i

]]></node>
<StgValue><ssdm name="i_1_i_mid2"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader9.i:5  %j_0_i_mid2 = select i1 %exitcond3_i3, i4 %j, i4 %j_0_i

]]></node>
<StgValue><ssdm name="j_0_i_mid2"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="4">
<![CDATA[
.preheader9.i:6  %tmp_cast = zext i4 %j_0_i_mid2 to i8

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader9.i:10  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_i_mid2, i3 0)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="7">
<![CDATA[
.preheader9.i:11  %tmp_59_cast = zext i7 %tmp to i8

]]></node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader9.i:12  %tmp_s = add i8 %tmp_59_cast, %tmp_cast

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="8">
<![CDATA[
.preheader9.i:13  %tmp_60_cast = zext i8 %tmp_s to i64

]]></node>
<StgValue><ssdm name="tmp_60_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.i:14  %row_outbuf_i_addr = getelementptr [64 x i16]* %row_outbuf_i, i64 0, i64 %tmp_60_cast

]]></node>
<StgValue><ssdm name="row_outbuf_i_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="16" op_0_bw="6">
<![CDATA[
.preheader9.i:15  %row_outbuf_i_load = load i16* %row_outbuf_i_addr, align 2

]]></node>
<StgValue><ssdm name="row_outbuf_i_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader9.i:16  %arrayNo_cast = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %i_1_i_mid2, i32 1, i32 3)

]]></node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="4">
<![CDATA[
.preheader9.i:17  %tmp_54 = trunc i4 %i_1_i_mid2 to i1

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
.preheader9.i:24  switch i3 %arrayNo_cast, label %branch3 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %i = add i4 %i_1_i_mid2, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader9.i:1  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @L_Xpose_Row_Inner_Loop_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9.i:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader9.i:7  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader9.i:8  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader9.i:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="16" op_0_bw="6">
<![CDATA[
.preheader9.i:15  %row_outbuf_i_load = load i16* %row_outbuf_i_addr, align 2

]]></node>
<StgValue><ssdm name="row_outbuf_i_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader9.i:18  %tmp_46 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %j_0_i_mid2, i1 %tmp_54)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="64" op_0_bw="5">
<![CDATA[
.preheader9.i:19  %tmp_47 = zext i5 %tmp_46 to i64

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.i:20  %col_inbuf_0_addr = getelementptr [16 x i16]* %col_inbuf_0, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="col_inbuf_0_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.i:21  %col_inbuf_1_addr = getelementptr [16 x i16]* %col_inbuf_1, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="col_inbuf_1_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.i:22  %col_inbuf_2_addr = getelementptr [16 x i16]* %col_inbuf_2, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="col_inbuf_2_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9.i:23  %col_inbuf_3_addr = getelementptr [16 x i16]* %col_inbuf_3, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="col_inbuf_3_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch2:0  store i16 %row_outbuf_i_load, i16* %col_inbuf_2_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch1:0  store i16 %row_outbuf_i_load, i16* %col_inbuf_1_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch0:0  store i16 %row_outbuf_i_load, i16* %col_inbuf_0_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="arrayNo_cast" val="!2"/>
<literal name="arrayNo_cast" val="!1"/>
<literal name="arrayNo_cast" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch3:0  store i16 %row_outbuf_i_load, i16* %col_inbuf_3_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="arrayNo_cast" val="!2"/>
<literal name="arrayNo_cast" val="!1"/>
<literal name="arrayNo_cast" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str5, i32 %tmp_2) nounwind

]]></node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader8.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0">
<![CDATA[
.preheader7.i.exitStub:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
