
Buzzer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000e18  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000fa0  08000fa0  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000fa0  08000fa0  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000fa0  08000fa0  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000fa0  08000fa0  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000fa0  08000fa0  00010fa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000fa4  08000fa4  00010fa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000fa8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  08000fac  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000fac  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   000043b7  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000b2b  00000000  00000000  0002442e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000508  00000000  00000000  00024f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000003b8  00000000  00000000  00025468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f6a3  00000000  00000000  00025820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000399f  00000000  00000000  00044ec3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b1316  00000000  00000000  00048862  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000142c  00000000  00000000  000f9b78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000fafa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000f88 	.word	0x08000f88

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08000f88 	.word	0x08000f88

080001c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	f003 0307 	and.w	r3, r3, #7
 80001d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80001d8:	4b0c      	ldr	r3, [pc, #48]	; (800020c <__NVIC_SetPriorityGrouping+0x44>)
 80001da:	68db      	ldr	r3, [r3, #12]
 80001dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80001de:	68ba      	ldr	r2, [r7, #8]
 80001e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80001e4:	4013      	ands	r3, r2
 80001e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80001e8:	68fb      	ldr	r3, [r7, #12]
 80001ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80001ec:	68bb      	ldr	r3, [r7, #8]
 80001ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80001f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80001f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80001f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80001fa:	4a04      	ldr	r2, [pc, #16]	; (800020c <__NVIC_SetPriorityGrouping+0x44>)
 80001fc:	68bb      	ldr	r3, [r7, #8]
 80001fe:	60d3      	str	r3, [r2, #12]
}
 8000200:	bf00      	nop
 8000202:	3714      	adds	r7, #20
 8000204:	46bd      	mov	sp, r7
 8000206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800020a:	4770      	bx	lr
 800020c:	e000ed00 	.word	0xe000ed00

08000210 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000210:	b480      	push	{r7}
 8000212:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000214:	4b04      	ldr	r3, [pc, #16]	; (8000228 <__NVIC_GetPriorityGrouping+0x18>)
 8000216:	68db      	ldr	r3, [r3, #12]
 8000218:	0a1b      	lsrs	r3, r3, #8
 800021a:	f003 0307 	and.w	r3, r3, #7
}
 800021e:	4618      	mov	r0, r3
 8000220:	46bd      	mov	sp, r7
 8000222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000226:	4770      	bx	lr
 8000228:	e000ed00 	.word	0xe000ed00

0800022c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800022c:	b480      	push	{r7}
 800022e:	b083      	sub	sp, #12
 8000230:	af00      	add	r7, sp, #0
 8000232:	4603      	mov	r3, r0
 8000234:	6039      	str	r1, [r7, #0]
 8000236:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800023c:	2b00      	cmp	r3, #0
 800023e:	db0a      	blt.n	8000256 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000240:	683b      	ldr	r3, [r7, #0]
 8000242:	b2da      	uxtb	r2, r3
 8000244:	490c      	ldr	r1, [pc, #48]	; (8000278 <__NVIC_SetPriority+0x4c>)
 8000246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800024a:	0112      	lsls	r2, r2, #4
 800024c:	b2d2      	uxtb	r2, r2
 800024e:	440b      	add	r3, r1
 8000250:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000254:	e00a      	b.n	800026c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000256:	683b      	ldr	r3, [r7, #0]
 8000258:	b2da      	uxtb	r2, r3
 800025a:	4908      	ldr	r1, [pc, #32]	; (800027c <__NVIC_SetPriority+0x50>)
 800025c:	79fb      	ldrb	r3, [r7, #7]
 800025e:	f003 030f 	and.w	r3, r3, #15
 8000262:	3b04      	subs	r3, #4
 8000264:	0112      	lsls	r2, r2, #4
 8000266:	b2d2      	uxtb	r2, r2
 8000268:	440b      	add	r3, r1
 800026a:	761a      	strb	r2, [r3, #24]
}
 800026c:	bf00      	nop
 800026e:	370c      	adds	r7, #12
 8000270:	46bd      	mov	sp, r7
 8000272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000276:	4770      	bx	lr
 8000278:	e000e100 	.word	0xe000e100
 800027c:	e000ed00 	.word	0xe000ed00

08000280 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000280:	b480      	push	{r7}
 8000282:	b089      	sub	sp, #36	; 0x24
 8000284:	af00      	add	r7, sp, #0
 8000286:	60f8      	str	r0, [r7, #12]
 8000288:	60b9      	str	r1, [r7, #8]
 800028a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	f003 0307 	and.w	r3, r3, #7
 8000292:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000294:	69fb      	ldr	r3, [r7, #28]
 8000296:	f1c3 0307 	rsb	r3, r3, #7
 800029a:	2b04      	cmp	r3, #4
 800029c:	bf28      	it	cs
 800029e:	2304      	movcs	r3, #4
 80002a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002a2:	69fb      	ldr	r3, [r7, #28]
 80002a4:	3304      	adds	r3, #4
 80002a6:	2b06      	cmp	r3, #6
 80002a8:	d902      	bls.n	80002b0 <NVIC_EncodePriority+0x30>
 80002aa:	69fb      	ldr	r3, [r7, #28]
 80002ac:	3b03      	subs	r3, #3
 80002ae:	e000      	b.n	80002b2 <NVIC_EncodePriority+0x32>
 80002b0:	2300      	movs	r3, #0
 80002b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002b4:	f04f 32ff 	mov.w	r2, #4294967295
 80002b8:	69bb      	ldr	r3, [r7, #24]
 80002ba:	fa02 f303 	lsl.w	r3, r2, r3
 80002be:	43da      	mvns	r2, r3
 80002c0:	68bb      	ldr	r3, [r7, #8]
 80002c2:	401a      	ands	r2, r3
 80002c4:	697b      	ldr	r3, [r7, #20]
 80002c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80002c8:	f04f 31ff 	mov.w	r1, #4294967295
 80002cc:	697b      	ldr	r3, [r7, #20]
 80002ce:	fa01 f303 	lsl.w	r3, r1, r3
 80002d2:	43d9      	mvns	r1, r3
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002d8:	4313      	orrs	r3, r2
         );
}
 80002da:	4618      	mov	r0, r3
 80002dc:	3724      	adds	r7, #36	; 0x24
 80002de:	46bd      	mov	sp, r7
 80002e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e4:	4770      	bx	lr
	...

080002e8 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80002e8:	b480      	push	{r7}
 80002ea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80002ec:	4b05      	ldr	r3, [pc, #20]	; (8000304 <LL_RCC_MSI_Enable+0x1c>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	4a04      	ldr	r2, [pc, #16]	; (8000304 <LL_RCC_MSI_Enable+0x1c>)
 80002f2:	f043 0301 	orr.w	r3, r3, #1
 80002f6:	6013      	str	r3, [r2, #0]
}
 80002f8:	bf00      	nop
 80002fa:	46bd      	mov	sp, r7
 80002fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000300:	4770      	bx	lr
 8000302:	bf00      	nop
 8000304:	40021000 	.word	0x40021000

08000308 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8000308:	b480      	push	{r7}
 800030a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
 800030c:	4b06      	ldr	r3, [pc, #24]	; (8000328 <LL_RCC_MSI_IsReady+0x20>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	f003 0302 	and.w	r3, r3, #2
 8000314:	2b02      	cmp	r3, #2
 8000316:	d101      	bne.n	800031c <LL_RCC_MSI_IsReady+0x14>
 8000318:	2301      	movs	r3, #1
 800031a:	e000      	b.n	800031e <LL_RCC_MSI_IsReady+0x16>
 800031c:	2300      	movs	r3, #0
}
 800031e:	4618      	mov	r0, r3
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr
 8000328:	40021000 	.word	0x40021000

0800032c <LL_RCC_MSI_EnableRangeSelection>:
  *       MSISRANGE
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_EnableRangeSelection
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_EnableRangeSelection(void)
{
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIRGSEL);
 8000330:	4b05      	ldr	r3, [pc, #20]	; (8000348 <LL_RCC_MSI_EnableRangeSelection+0x1c>)
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	4a04      	ldr	r2, [pc, #16]	; (8000348 <LL_RCC_MSI_EnableRangeSelection+0x1c>)
 8000336:	f043 0308 	orr.w	r3, r3, #8
 800033a:	6013      	str	r3, [r2, #0]
}
 800033c:	bf00      	nop
 800033e:	46bd      	mov	sp, r7
 8000340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000344:	4770      	bx	lr
 8000346:	bf00      	nop
 8000348:	40021000 	.word	0x40021000

0800034c <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 800034c:	b480      	push	{r7}
 800034e:	b083      	sub	sp, #12
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8000354:	4b06      	ldr	r3, [pc, #24]	; (8000370 <LL_RCC_MSI_SetRange+0x24>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800035c:	4904      	ldr	r1, [pc, #16]	; (8000370 <LL_RCC_MSI_SetRange+0x24>)
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	4313      	orrs	r3, r2
 8000362:	600b      	str	r3, [r1, #0]
}
 8000364:	bf00      	nop
 8000366:	370c      	adds	r7, #12
 8000368:	46bd      	mov	sp, r7
 800036a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036e:	4770      	bx	lr
 8000370:	40021000 	.word	0x40021000

08000374 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8000374:	b480      	push	{r7}
 8000376:	b083      	sub	sp, #12
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800037c:	4b07      	ldr	r3, [pc, #28]	; (800039c <LL_RCC_MSI_SetCalibTrimming+0x28>)
 800037e:	685b      	ldr	r3, [r3, #4]
 8000380:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	021b      	lsls	r3, r3, #8
 8000388:	4904      	ldr	r1, [pc, #16]	; (800039c <LL_RCC_MSI_SetCalibTrimming+0x28>)
 800038a:	4313      	orrs	r3, r2
 800038c:	604b      	str	r3, [r1, #4]
}
 800038e:	bf00      	nop
 8000390:	370c      	adds	r7, #12
 8000392:	46bd      	mov	sp, r7
 8000394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000398:	4770      	bx	lr
 800039a:	bf00      	nop
 800039c:	40021000 	.word	0x40021000

080003a0 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80003a0:	b480      	push	{r7}
 80003a2:	b083      	sub	sp, #12
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80003a8:	4b06      	ldr	r3, [pc, #24]	; (80003c4 <LL_RCC_SetSysClkSource+0x24>)
 80003aa:	689b      	ldr	r3, [r3, #8]
 80003ac:	f023 0203 	bic.w	r2, r3, #3
 80003b0:	4904      	ldr	r1, [pc, #16]	; (80003c4 <LL_RCC_SetSysClkSource+0x24>)
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	4313      	orrs	r3, r2
 80003b6:	608b      	str	r3, [r1, #8]
}
 80003b8:	bf00      	nop
 80003ba:	370c      	adds	r7, #12
 80003bc:	46bd      	mov	sp, r7
 80003be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c2:	4770      	bx	lr
 80003c4:	40021000 	.word	0x40021000

080003c8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80003cc:	4b04      	ldr	r3, [pc, #16]	; (80003e0 <LL_RCC_GetSysClkSource+0x18>)
 80003ce:	689b      	ldr	r3, [r3, #8]
 80003d0:	f003 030c 	and.w	r3, r3, #12
}
 80003d4:	4618      	mov	r0, r3
 80003d6:	46bd      	mov	sp, r7
 80003d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003dc:	4770      	bx	lr
 80003de:	bf00      	nop
 80003e0:	40021000 	.word	0x40021000

080003e4 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80003e4:	b480      	push	{r7}
 80003e6:	b083      	sub	sp, #12
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80003ec:	4b06      	ldr	r3, [pc, #24]	; (8000408 <LL_RCC_SetAHBPrescaler+0x24>)
 80003ee:	689b      	ldr	r3, [r3, #8]
 80003f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80003f4:	4904      	ldr	r1, [pc, #16]	; (8000408 <LL_RCC_SetAHBPrescaler+0x24>)
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	4313      	orrs	r3, r2
 80003fa:	608b      	str	r3, [r1, #8]
}
 80003fc:	bf00      	nop
 80003fe:	370c      	adds	r7, #12
 8000400:	46bd      	mov	sp, r7
 8000402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000406:	4770      	bx	lr
 8000408:	40021000 	.word	0x40021000

0800040c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800040c:	b480      	push	{r7}
 800040e:	b083      	sub	sp, #12
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000414:	4b06      	ldr	r3, [pc, #24]	; (8000430 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000416:	689b      	ldr	r3, [r3, #8]
 8000418:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800041c:	4904      	ldr	r1, [pc, #16]	; (8000430 <LL_RCC_SetAPB1Prescaler+0x24>)
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	4313      	orrs	r3, r2
 8000422:	608b      	str	r3, [r1, #8]
}
 8000424:	bf00      	nop
 8000426:	370c      	adds	r7, #12
 8000428:	46bd      	mov	sp, r7
 800042a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042e:	4770      	bx	lr
 8000430:	40021000 	.word	0x40021000

08000434 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000434:	b480      	push	{r7}
 8000436:	b083      	sub	sp, #12
 8000438:	af00      	add	r7, sp, #0
 800043a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800043c:	4b06      	ldr	r3, [pc, #24]	; (8000458 <LL_RCC_SetAPB2Prescaler+0x24>)
 800043e:	689b      	ldr	r3, [r3, #8]
 8000440:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000444:	4904      	ldr	r1, [pc, #16]	; (8000458 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	4313      	orrs	r3, r2
 800044a:	608b      	str	r3, [r1, #8]
}
 800044c:	bf00      	nop
 800044e:	370c      	adds	r7, #12
 8000450:	46bd      	mov	sp, r7
 8000452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000456:	4770      	bx	lr
 8000458:	40021000 	.word	0x40021000

0800045c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000460:	4b05      	ldr	r3, [pc, #20]	; (8000478 <LL_RCC_PLL_Enable+0x1c>)
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	4a04      	ldr	r2, [pc, #16]	; (8000478 <LL_RCC_PLL_Enable+0x1c>)
 8000466:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800046a:	6013      	str	r3, [r2, #0]
}
 800046c:	bf00      	nop
 800046e:	46bd      	mov	sp, r7
 8000470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000474:	4770      	bx	lr
 8000476:	bf00      	nop
 8000478:	40021000 	.word	0x40021000

0800047c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 8000480:	4b07      	ldr	r3, [pc, #28]	; (80004a0 <LL_RCC_PLL_IsReady+0x24>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000488:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800048c:	d101      	bne.n	8000492 <LL_RCC_PLL_IsReady+0x16>
 800048e:	2301      	movs	r3, #1
 8000490:	e000      	b.n	8000494 <LL_RCC_PLL_IsReady+0x18>
 8000492:	2300      	movs	r3, #0
}
 8000494:	4618      	mov	r0, r3
 8000496:	46bd      	mov	sp, r7
 8000498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049c:	4770      	bx	lr
 800049e:	bf00      	nop
 80004a0:	40021000 	.word	0x40021000

080004a4 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 80004a4:	b480      	push	{r7}
 80004a6:	b085      	sub	sp, #20
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	60f8      	str	r0, [r7, #12]
 80004ac:	60b9      	str	r1, [r7, #8]
 80004ae:	607a      	str	r2, [r7, #4]
 80004b0:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 80004b2:	4b0a      	ldr	r3, [pc, #40]	; (80004dc <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80004b4:	68da      	ldr	r2, [r3, #12]
 80004b6:	4b0a      	ldr	r3, [pc, #40]	; (80004e0 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 80004b8:	4013      	ands	r3, r2
 80004ba:	68f9      	ldr	r1, [r7, #12]
 80004bc:	68ba      	ldr	r2, [r7, #8]
 80004be:	4311      	orrs	r1, r2
 80004c0:	687a      	ldr	r2, [r7, #4]
 80004c2:	0212      	lsls	r2, r2, #8
 80004c4:	4311      	orrs	r1, r2
 80004c6:	683a      	ldr	r2, [r7, #0]
 80004c8:	430a      	orrs	r2, r1
 80004ca:	4904      	ldr	r1, [pc, #16]	; (80004dc <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80004cc:	4313      	orrs	r3, r2
 80004ce:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 80004d0:	bf00      	nop
 80004d2:	3714      	adds	r7, #20
 80004d4:	46bd      	mov	sp, r7
 80004d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004da:	4770      	bx	lr
 80004dc:	40021000 	.word	0x40021000
 80004e0:	f9ff808c 	.word	0xf9ff808c

080004e4 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 80004e4:	b480      	push	{r7}
 80004e6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 80004e8:	4b05      	ldr	r3, [pc, #20]	; (8000500 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80004ea:	68db      	ldr	r3, [r3, #12]
 80004ec:	4a04      	ldr	r2, [pc, #16]	; (8000500 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80004ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80004f2:	60d3      	str	r3, [r2, #12]
}
 80004f4:	bf00      	nop
 80004f6:	46bd      	mov	sp, r7
 80004f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop
 8000500:	40021000 	.word	0x40021000

08000504 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000504:	b480      	push	{r7}
 8000506:	b085      	sub	sp, #20
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800050c:	4b08      	ldr	r3, [pc, #32]	; (8000530 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800050e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000510:	4907      	ldr	r1, [pc, #28]	; (8000530 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	4313      	orrs	r3, r2
 8000516:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000518:	4b05      	ldr	r3, [pc, #20]	; (8000530 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800051a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	4013      	ands	r3, r2
 8000520:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000522:	68fb      	ldr	r3, [r7, #12]
}
 8000524:	bf00      	nop
 8000526:	3714      	adds	r7, #20
 8000528:	46bd      	mov	sp, r7
 800052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052e:	4770      	bx	lr
 8000530:	40021000 	.word	0x40021000

08000534 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000534:	b480      	push	{r7}
 8000536:	b085      	sub	sp, #20
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800053c:	4b08      	ldr	r3, [pc, #32]	; (8000560 <LL_APB1_GRP1_EnableClock+0x2c>)
 800053e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000540:	4907      	ldr	r1, [pc, #28]	; (8000560 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	4313      	orrs	r3, r2
 8000546:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000548:	4b05      	ldr	r3, [pc, #20]	; (8000560 <LL_APB1_GRP1_EnableClock+0x2c>)
 800054a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	4013      	ands	r3, r2
 8000550:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000552:	68fb      	ldr	r3, [r7, #12]
}
 8000554:	bf00      	nop
 8000556:	3714      	adds	r7, #20
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr
 8000560:	40021000 	.word	0x40021000

08000564 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000564:	b480      	push	{r7}
 8000566:	b085      	sub	sp, #20
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800056c:	4b08      	ldr	r3, [pc, #32]	; (8000590 <LL_APB2_GRP1_EnableClock+0x2c>)
 800056e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000570:	4907      	ldr	r1, [pc, #28]	; (8000590 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	4313      	orrs	r3, r2
 8000576:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000578:	4b05      	ldr	r3, [pc, #20]	; (8000590 <LL_APB2_GRP1_EnableClock+0x2c>)
 800057a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	4013      	ands	r3, r2
 8000580:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000582:	68fb      	ldr	r3, [r7, #12]
}
 8000584:	bf00      	nop
 8000586:	3714      	adds	r7, #20
 8000588:	46bd      	mov	sp, r7
 800058a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058e:	4770      	bx	lr
 8000590:	40021000 	.word	0x40021000

08000594 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000594:	b480      	push	{r7}
 8000596:	b083      	sub	sp, #12
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 800059c:	4b06      	ldr	r3, [pc, #24]	; (80005b8 <LL_FLASH_SetLatency+0x24>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	f023 0207 	bic.w	r2, r3, #7
 80005a4:	4904      	ldr	r1, [pc, #16]	; (80005b8 <LL_FLASH_SetLatency+0x24>)
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	4313      	orrs	r3, r2
 80005aa:	600b      	str	r3, [r1, #0]
}
 80005ac:	bf00      	nop
 80005ae:	370c      	adds	r7, #12
 80005b0:	46bd      	mov	sp, r7
 80005b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b6:	4770      	bx	lr
 80005b8:	40022000 	.word	0x40022000

080005bc <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80005c0:	4b04      	ldr	r3, [pc, #16]	; (80005d4 <LL_FLASH_GetLatency+0x18>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	f003 0307 	and.w	r3, r3, #7
}
 80005c8:	4618      	mov	r0, r3
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop
 80005d4:	40022000 	.word	0x40022000

080005d8 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80005d8:	b480      	push	{r7}
 80005da:	b083      	sub	sp, #12
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80005e0:	4b06      	ldr	r3, [pc, #24]	; (80005fc <LL_PWR_SetRegulVoltageScaling+0x24>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 80005e8:	4904      	ldr	r1, [pc, #16]	; (80005fc <LL_PWR_SetRegulVoltageScaling+0x24>)
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	4313      	orrs	r3, r2
 80005ee:	600b      	str	r3, [r1, #0]
}
 80005f0:	bf00      	nop
 80005f2:	370c      	adds	r7, #12
 80005f4:	46bd      	mov	sp, r7
 80005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fa:	4770      	bx	lr
 80005fc:	40007000 	.word	0x40007000

08000600 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll SR2          VOSF          LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_VOSF) == (PWR_SR2_VOSF)) ? 1UL : 0UL);
 8000604:	4b07      	ldr	r3, [pc, #28]	; (8000624 <LL_PWR_IsActiveFlag_VOS+0x24>)
 8000606:	695b      	ldr	r3, [r3, #20]
 8000608:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800060c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000610:	d101      	bne.n	8000616 <LL_PWR_IsActiveFlag_VOS+0x16>
 8000612:	2301      	movs	r3, #1
 8000614:	e000      	b.n	8000618 <LL_PWR_IsActiveFlag_VOS+0x18>
 8000616:	2300      	movs	r3, #0
}
 8000618:	4618      	mov	r0, r3
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	40007000 	.word	0x40007000

08000628 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f043 0201 	orr.w	r2, r3, #1
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	601a      	str	r2, [r3, #0]
}
 800063c:	bf00      	nop
 800063e:	370c      	adds	r7, #12
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr

08000648 <LL_TIM_SetCounterMode>:
  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
{
 8000648:	b480      	push	{r7}
 800064a:	b083      	sub	sp, #12
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	431a      	orrs	r2, r3
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	601a      	str	r2, [r3, #0]
}
 8000662:	bf00      	nop
 8000664:	370c      	adds	r7, #12
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr

0800066e <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 800066e:	b480      	push	{r7}
 8000670:	b083      	sub	sp, #12
 8000672:	af00      	add	r7, sp, #0
 8000674:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	601a      	str	r2, [r3, #0]
}
 8000682:	bf00      	nop
 8000684:	370c      	adds	r7, #12
 8000686:	46bd      	mov	sp, r7
 8000688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068c:	4770      	bx	lr

0800068e <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 800068e:	b480      	push	{r7}
 8000690:	b083      	sub	sp, #12
 8000692:	af00      	add	r7, sp, #0
 8000694:	6078      	str	r0, [r7, #4]
 8000696:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	685b      	ldr	r3, [r3, #4]
 800069c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80006a0:	683b      	ldr	r3, [r7, #0]
 80006a2:	431a      	orrs	r2, r3
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	605a      	str	r2, [r3, #4]
}
 80006a8:	bf00      	nop
 80006aa:	370c      	adds	r7, #12
 80006ac:	46bd      	mov	sp, r7
 80006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b2:	4770      	bx	lr

080006b4 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	689b      	ldr	r3, [r3, #8]
 80006c0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	609a      	str	r2, [r3, #8]
}
 80006c8:	bf00      	nop
 80006ca:	370c      	adds	r7, #12
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr

080006d4 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b083      	sub	sp, #12
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	f06f 0201 	mvn.w	r2, #1
 80006e2:	611a      	str	r2, [r3, #16]
}
 80006e4:	bf00      	nop
 80006e6:	370c      	adds	r7, #12
 80006e8:	46bd      	mov	sp, r7
 80006ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ee:	4770      	bx	lr

080006f0 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80006f0:	b480      	push	{r7}
 80006f2:	b083      	sub	sp, #12
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
 80006f8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	683a      	ldr	r2, [r7, #0]
 80006fe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000700:	bf00      	nop
 8000702:	370c      	adds	r7, #12
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr

0800070c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000710:	2001      	movs	r0, #1
 8000712:	f7ff ff27 	bl	8000564 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000716:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800071a:	f7ff ff0b 	bl	8000534 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800071e:	2003      	movs	r0, #3
 8000720:	f7ff fd52 	bl	80001c8 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8000724:	f7ff fd74 	bl	8000210 <__NVIC_GetPriorityGrouping>
 8000728:	4603      	mov	r3, r0
 800072a:	2200      	movs	r2, #0
 800072c:	210f      	movs	r1, #15
 800072e:	4618      	mov	r0, r3
 8000730:	f7ff fda6 	bl	8000280 <NVIC_EncodePriority>
 8000734:	4603      	mov	r3, r0
 8000736:	4619      	mov	r1, r3
 8000738:	f04f 30ff 	mov.w	r0, #4294967295
 800073c:	f7ff fd76 	bl	800022c <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000740:	f000 f808 	bl	8000754 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000744:	f000 f88c 	bl	8000860 <MX_GPIO_Init>
  MX_TIM6_Init();
 8000748:	f000 f856 	bl	80007f8 <MX_TIM6_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  LedTest();
 800074c:	f000 f8cc 	bl	80008e8 <LedTest>
 8000750:	e7fc      	b.n	800074c <main+0x40>
	...

08000754 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 8000758:	2001      	movs	r0, #1
 800075a:	f7ff ff1b 	bl	8000594 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1)
 800075e:	bf00      	nop
 8000760:	f7ff ff2c 	bl	80005bc <LL_FLASH_GetLatency>
 8000764:	4603      	mov	r3, r0
 8000766:	2b01      	cmp	r3, #1
 8000768:	d1fa      	bne.n	8000760 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 800076a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800076e:	f7ff ff33 	bl	80005d8 <LL_PWR_SetRegulVoltageScaling>
  while (LL_PWR_IsActiveFlag_VOS() != 0)
 8000772:	bf00      	nop
 8000774:	f7ff ff44 	bl	8000600 <LL_PWR_IsActiveFlag_VOS>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d1fa      	bne.n	8000774 <SystemClock_Config+0x20>
  {
  }
  LL_RCC_MSI_Enable();
 800077e:	f7ff fdb3 	bl	80002e8 <LL_RCC_MSI_Enable>

   /* Wait till MSI is ready */
  while(LL_RCC_MSI_IsReady() != 1)
 8000782:	bf00      	nop
 8000784:	f7ff fdc0 	bl	8000308 <LL_RCC_MSI_IsReady>
 8000788:	4603      	mov	r3, r0
 800078a:	2b01      	cmp	r3, #1
 800078c:	d1fa      	bne.n	8000784 <SystemClock_Config+0x30>
  {

  }
  LL_RCC_MSI_EnableRangeSelection();
 800078e:	f7ff fdcd 	bl	800032c <LL_RCC_MSI_EnableRangeSelection>
  LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6);
 8000792:	2060      	movs	r0, #96	; 0x60
 8000794:	f7ff fdda 	bl	800034c <LL_RCC_MSI_SetRange>
  LL_RCC_MSI_SetCalibTrimming(0);
 8000798:	2000      	movs	r0, #0
 800079a:	f7ff fdeb 	bl	8000374 <LL_RCC_MSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 16, LL_RCC_PLLR_DIV_2);
 800079e:	2300      	movs	r3, #0
 80007a0:	2210      	movs	r2, #16
 80007a2:	2100      	movs	r1, #0
 80007a4:	2001      	movs	r0, #1
 80007a6:	f7ff fe7d 	bl	80004a4 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 80007aa:	f7ff fe9b 	bl	80004e4 <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 80007ae:	f7ff fe55 	bl	800045c <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80007b2:	bf00      	nop
 80007b4:	f7ff fe62 	bl	800047c <LL_RCC_PLL_IsReady>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b01      	cmp	r3, #1
 80007bc:	d1fa      	bne.n	80007b4 <SystemClock_Config+0x60>
  {

  }
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80007be:	2003      	movs	r0, #3
 80007c0:	f7ff fdee 	bl	80003a0 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80007c4:	bf00      	nop
 80007c6:	f7ff fdff 	bl	80003c8 <LL_RCC_GetSysClkSource>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b0c      	cmp	r3, #12
 80007ce:	d1fa      	bne.n	80007c6 <SystemClock_Config+0x72>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80007d0:	2000      	movs	r0, #0
 80007d2:	f7ff fe07 	bl	80003e4 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80007d6:	2000      	movs	r0, #0
 80007d8:	f7ff fe18 	bl	800040c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80007dc:	2000      	movs	r0, #0
 80007de:	f7ff fe29 	bl	8000434 <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(32000000);
 80007e2:	4804      	ldr	r0, [pc, #16]	; (80007f4 <SystemClock_Config+0xa0>)
 80007e4:	f000 fb8e 	bl	8000f04 <LL_Init1msTick>

  LL_SetSystemCoreClock(32000000);
 80007e8:	4802      	ldr	r0, [pc, #8]	; (80007f4 <SystemClock_Config+0xa0>)
 80007ea:	f000 fb99 	bl	8000f20 <LL_SetSystemCoreClock>
}
 80007ee:	bf00      	nop
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	01e84800 	.word	0x01e84800

080007f8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b086      	sub	sp, #24
 80007fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80007fe:	1d3b      	adds	r3, r7, #4
 8000800:	2200      	movs	r2, #0
 8000802:	601a      	str	r2, [r3, #0]
 8000804:	605a      	str	r2, [r3, #4]
 8000806:	609a      	str	r2, [r3, #8]
 8000808:	60da      	str	r2, [r3, #12]
 800080a:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 800080c:	2010      	movs	r0, #16
 800080e:	f7ff fe91 	bl	8000534 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  TIM_InitStruct.Prescaler = 31;
 8000812:	231f      	movs	r3, #31
 8000814:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000816:	2300      	movs	r3, #0
 8000818:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 65535;
 800081a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800081e:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8000820:	1d3b      	adds	r3, r7, #4
 8000822:	4619      	mov	r1, r3
 8000824:	480d      	ldr	r0, [pc, #52]	; (800085c <MX_TIM6_Init+0x64>)
 8000826:	f000 fabf 	bl	8000da8 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM6);
 800082a:	480c      	ldr	r0, [pc, #48]	; (800085c <MX_TIM6_Init+0x64>)
 800082c:	f7ff ff1f 	bl	800066e <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 8000830:	2100      	movs	r1, #0
 8000832:	480a      	ldr	r0, [pc, #40]	; (800085c <MX_TIM6_Init+0x64>)
 8000834:	f7ff ff2b 	bl	800068e <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 8000838:	4808      	ldr	r0, [pc, #32]	; (800085c <MX_TIM6_Init+0x64>)
 800083a:	f7ff ff3b 	bl	80006b4 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM6_Init 2 */
 // LL_TIM_SetClockSource(TIM6, LL_TIM_CLOCKSOURCE_INTERNAL);
  LL_TIM_SetCounterMode(TIM6, LL_TIM_COUNTERMODE_UP);
 800083e:	2100      	movs	r1, #0
 8000840:	4806      	ldr	r0, [pc, #24]	; (800085c <MX_TIM6_Init+0x64>)
 8000842:	f7ff ff01 	bl	8000648 <LL_TIM_SetCounterMode>
  LL_TIM_ClearFlag_UPDATE(TIM6);
 8000846:	4805      	ldr	r0, [pc, #20]	; (800085c <MX_TIM6_Init+0x64>)
 8000848:	f7ff ff44 	bl	80006d4 <LL_TIM_ClearFlag_UPDATE>
  LL_TIM_EnableCounter(TIM6);
 800084c:	4803      	ldr	r0, [pc, #12]	; (800085c <MX_TIM6_Init+0x64>)
 800084e:	f7ff feeb 	bl	8000628 <LL_TIM_EnableCounter>

  /* USER CODE END TIM6_Init 2 */

}
 8000852:	bf00      	nop
 8000854:	3718      	adds	r7, #24
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	40001000 	.word	0x40001000

08000860 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b086      	sub	sp, #24
 8000864:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000866:	463b      	mov	r3, r7
 8000868:	2200      	movs	r2, #0
 800086a:	601a      	str	r2, [r3, #0]
 800086c:	605a      	str	r2, [r3, #4]
 800086e:	609a      	str	r2, [r3, #8]
 8000870:	60da      	str	r2, [r3, #12]
 8000872:	611a      	str	r2, [r3, #16]
 8000874:	615a      	str	r2, [r3, #20]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOH);
 8000876:	2080      	movs	r0, #128	; 0x80
 8000878:	f7ff fe44 	bl	8000504 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800087c:	2001      	movs	r0, #1
 800087e:	f7ff fe41 	bl	8000504 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8000882:	2004      	movs	r0, #4
 8000884:	f7ff fe3e 	bl	8000504 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, test_Pin|Buzzer_Pin);
 8000888:	f44f 6184 	mov.w	r1, #1056	; 0x420
 800088c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000890:	f7ff ff2e 	bl	80006f0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(Led_GPIO_Port, Led_Pin);
 8000894:	2180      	movs	r1, #128	; 0x80
 8000896:	4813      	ldr	r0, [pc, #76]	; (80008e4 <MX_GPIO_Init+0x84>)
 8000898:	f7ff ff2a 	bl	80006f0 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = test_Pin|Buzzer_Pin;
 800089c:	f44f 6384 	mov.w	r3, #1056	; 0x420
 80008a0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80008a2:	2301      	movs	r3, #1
 80008a4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80008a6:	2300      	movs	r3, #0
 80008a8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80008aa:	2300      	movs	r3, #0
 80008ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80008ae:	2300      	movs	r3, #0
 80008b0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008b2:	463b      	mov	r3, r7
 80008b4:	4619      	mov	r1, r3
 80008b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008ba:	f000 f9cd 	bl	8000c58 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Led_Pin;
 80008be:	2380      	movs	r3, #128	; 0x80
 80008c0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80008c2:	2301      	movs	r3, #1
 80008c4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80008c6:	2300      	movs	r3, #0
 80008c8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80008ca:	2300      	movs	r3, #0
 80008cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80008ce:	2300      	movs	r3, #0
 80008d0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 80008d2:	463b      	mov	r3, r7
 80008d4:	4619      	mov	r1, r3
 80008d6:	4803      	ldr	r0, [pc, #12]	; (80008e4 <MX_GPIO_Init+0x84>)
 80008d8:	f000 f9be 	bl	8000c58 <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008dc:	bf00      	nop
 80008de:	3718      	adds	r7, #24
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	48000800 	.word	0x48000800

080008e8 <LedTest>:
	LL_TIM_ClearFlag_UPDATE(TIM6);
	LL_TIM_SetAutoReload(TIM6, czas);
	while(LL_TIM_IsActiveFlag_UPDATE(TIM6) == 0);
}
void LedTest()
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0


}
 80008ec:	bf00      	nop
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr

080008f6 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008f6:	b480      	push	{r7}
 80008f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008fa:	e7fe      	b.n	80008fa <NMI_Handler+0x4>

080008fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000900:	e7fe      	b.n	8000900 <HardFault_Handler+0x4>

08000902 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000902:	b480      	push	{r7}
 8000904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000906:	e7fe      	b.n	8000906 <MemManage_Handler+0x4>

08000908 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800090c:	e7fe      	b.n	800090c <BusFault_Handler+0x4>

0800090e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800090e:	b480      	push	{r7}
 8000910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000912:	e7fe      	b.n	8000912 <UsageFault_Handler+0x4>

08000914 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000918:	bf00      	nop
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr

08000922 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000922:	b480      	push	{r7}
 8000924:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000926:	bf00      	nop
 8000928:	46bd      	mov	sp, r7
 800092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092e:	4770      	bx	lr

08000930 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000934:	bf00      	nop
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr

0800093e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800093e:	b480      	push	{r7}
 8000940:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000942:	bf00      	nop
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr

0800094c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000950:	4b06      	ldr	r3, [pc, #24]	; (800096c <SystemInit+0x20>)
 8000952:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000956:	4a05      	ldr	r2, [pc, #20]	; (800096c <SystemInit+0x20>)
 8000958:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800095c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000960:	bf00      	nop
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	e000ed00 	.word	0xe000ed00

08000970 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000970:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009a8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000974:	f7ff ffea 	bl	800094c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000978:	480c      	ldr	r0, [pc, #48]	; (80009ac <LoopForever+0x6>)
  ldr r1, =_edata
 800097a:	490d      	ldr	r1, [pc, #52]	; (80009b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800097c:	4a0d      	ldr	r2, [pc, #52]	; (80009b4 <LoopForever+0xe>)
  movs r3, #0
 800097e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000980:	e002      	b.n	8000988 <LoopCopyDataInit>

08000982 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000982:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000984:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000986:	3304      	adds	r3, #4

08000988 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000988:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800098a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800098c:	d3f9      	bcc.n	8000982 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800098e:	4a0a      	ldr	r2, [pc, #40]	; (80009b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000990:	4c0a      	ldr	r4, [pc, #40]	; (80009bc <LoopForever+0x16>)
  movs r3, #0
 8000992:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000994:	e001      	b.n	800099a <LoopFillZerobss>

08000996 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000996:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000998:	3204      	adds	r2, #4

0800099a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800099a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800099c:	d3fb      	bcc.n	8000996 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800099e:	f000 facf 	bl	8000f40 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80009a2:	f7ff feb3 	bl	800070c <main>

080009a6 <LoopForever>:

LoopForever:
    b LoopForever
 80009a6:	e7fe      	b.n	80009a6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80009a8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80009ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009b0:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80009b4:	08000fa8 	.word	0x08000fa8
  ldr r2, =_sbss
 80009b8:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80009bc:	20000020 	.word	0x20000020

080009c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80009c0:	e7fe      	b.n	80009c0 <ADC1_2_IRQHandler>

080009c2 <LL_GPIO_SetPinMode>:
{
 80009c2:	b480      	push	{r7}
 80009c4:	b08b      	sub	sp, #44	; 0x2c
 80009c6:	af00      	add	r7, sp, #0
 80009c8:	60f8      	str	r0, [r7, #12]
 80009ca:	60b9      	str	r1, [r7, #8]
 80009cc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	681a      	ldr	r2, [r3, #0]
 80009d2:	68bb      	ldr	r3, [r7, #8]
 80009d4:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	fa93 f3a3 	rbit	r3, r3
 80009dc:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80009de:	693b      	ldr	r3, [r7, #16]
 80009e0:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80009e2:	69bb      	ldr	r3, [r7, #24]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d101      	bne.n	80009ec <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 80009e8:	2320      	movs	r3, #32
 80009ea:	e003      	b.n	80009f4 <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 80009ec:	69bb      	ldr	r3, [r7, #24]
 80009ee:	fab3 f383 	clz	r3, r3
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	005b      	lsls	r3, r3, #1
 80009f6:	2103      	movs	r1, #3
 80009f8:	fa01 f303 	lsl.w	r3, r1, r3
 80009fc:	43db      	mvns	r3, r3
 80009fe:	401a      	ands	r2, r3
 8000a00:	68bb      	ldr	r3, [r7, #8]
 8000a02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a04:	6a3b      	ldr	r3, [r7, #32]
 8000a06:	fa93 f3a3 	rbit	r3, r3
 8000a0a:	61fb      	str	r3, [r7, #28]
  return result;
 8000a0c:	69fb      	ldr	r3, [r7, #28]
 8000a0e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8000a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d101      	bne.n	8000a1a <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8000a16:	2320      	movs	r3, #32
 8000a18:	e003      	b.n	8000a22 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8000a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a1c:	fab3 f383 	clz	r3, r3
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	005b      	lsls	r3, r3, #1
 8000a24:	6879      	ldr	r1, [r7, #4]
 8000a26:	fa01 f303 	lsl.w	r3, r1, r3
 8000a2a:	431a      	orrs	r2, r3
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	601a      	str	r2, [r3, #0]
}
 8000a30:	bf00      	nop
 8000a32:	372c      	adds	r7, #44	; 0x2c
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr

08000a3c <LL_GPIO_SetPinOutputType>:
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b085      	sub	sp, #20
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	60f8      	str	r0, [r7, #12]
 8000a44:	60b9      	str	r1, [r7, #8]
 8000a46:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	685a      	ldr	r2, [r3, #4]
 8000a4c:	68bb      	ldr	r3, [r7, #8]
 8000a4e:	43db      	mvns	r3, r3
 8000a50:	401a      	ands	r2, r3
 8000a52:	68bb      	ldr	r3, [r7, #8]
 8000a54:	6879      	ldr	r1, [r7, #4]
 8000a56:	fb01 f303 	mul.w	r3, r1, r3
 8000a5a:	431a      	orrs	r2, r3
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	605a      	str	r2, [r3, #4]
}
 8000a60:	bf00      	nop
 8000a62:	3714      	adds	r7, #20
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr

08000a6c <LL_GPIO_SetPinSpeed>:
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b08b      	sub	sp, #44	; 0x2c
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	60f8      	str	r0, [r7, #12]
 8000a74:	60b9      	str	r1, [r7, #8]
 8000a76:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	689a      	ldr	r2, [r3, #8]
 8000a7c:	68bb      	ldr	r3, [r7, #8]
 8000a7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a80:	697b      	ldr	r3, [r7, #20]
 8000a82:	fa93 f3a3 	rbit	r3, r3
 8000a86:	613b      	str	r3, [r7, #16]
  return result;
 8000a88:	693b      	ldr	r3, [r7, #16]
 8000a8a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000a8c:	69bb      	ldr	r3, [r7, #24]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d101      	bne.n	8000a96 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8000a92:	2320      	movs	r3, #32
 8000a94:	e003      	b.n	8000a9e <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8000a96:	69bb      	ldr	r3, [r7, #24]
 8000a98:	fab3 f383 	clz	r3, r3
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	005b      	lsls	r3, r3, #1
 8000aa0:	2103      	movs	r1, #3
 8000aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8000aa6:	43db      	mvns	r3, r3
 8000aa8:	401a      	ands	r2, r3
 8000aaa:	68bb      	ldr	r3, [r7, #8]
 8000aac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000aae:	6a3b      	ldr	r3, [r7, #32]
 8000ab0:	fa93 f3a3 	rbit	r3, r3
 8000ab4:	61fb      	str	r3, [r7, #28]
  return result;
 8000ab6:	69fb      	ldr	r3, [r7, #28]
 8000ab8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8000aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d101      	bne.n	8000ac4 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8000ac0:	2320      	movs	r3, #32
 8000ac2:	e003      	b.n	8000acc <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8000ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ac6:	fab3 f383 	clz	r3, r3
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	6879      	ldr	r1, [r7, #4]
 8000ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ad4:	431a      	orrs	r2, r3
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	609a      	str	r2, [r3, #8]
}
 8000ada:	bf00      	nop
 8000adc:	372c      	adds	r7, #44	; 0x2c
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr

08000ae6 <LL_GPIO_SetPinPull>:
{
 8000ae6:	b480      	push	{r7}
 8000ae8:	b08b      	sub	sp, #44	; 0x2c
 8000aea:	af00      	add	r7, sp, #0
 8000aec:	60f8      	str	r0, [r7, #12]
 8000aee:	60b9      	str	r1, [r7, #8]
 8000af0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	68da      	ldr	r2, [r3, #12]
 8000af6:	68bb      	ldr	r3, [r7, #8]
 8000af8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000afa:	697b      	ldr	r3, [r7, #20]
 8000afc:	fa93 f3a3 	rbit	r3, r3
 8000b00:	613b      	str	r3, [r7, #16]
  return result;
 8000b02:	693b      	ldr	r3, [r7, #16]
 8000b04:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000b06:	69bb      	ldr	r3, [r7, #24]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d101      	bne.n	8000b10 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8000b0c:	2320      	movs	r3, #32
 8000b0e:	e003      	b.n	8000b18 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8000b10:	69bb      	ldr	r3, [r7, #24]
 8000b12:	fab3 f383 	clz	r3, r3
 8000b16:	b2db      	uxtb	r3, r3
 8000b18:	005b      	lsls	r3, r3, #1
 8000b1a:	2103      	movs	r1, #3
 8000b1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b20:	43db      	mvns	r3, r3
 8000b22:	401a      	ands	r2, r3
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b28:	6a3b      	ldr	r3, [r7, #32]
 8000b2a:	fa93 f3a3 	rbit	r3, r3
 8000b2e:	61fb      	str	r3, [r7, #28]
  return result;
 8000b30:	69fb      	ldr	r3, [r7, #28]
 8000b32:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8000b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d101      	bne.n	8000b3e <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8000b3a:	2320      	movs	r3, #32
 8000b3c:	e003      	b.n	8000b46 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8000b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b40:	fab3 f383 	clz	r3, r3
 8000b44:	b2db      	uxtb	r3, r3
 8000b46:	005b      	lsls	r3, r3, #1
 8000b48:	6879      	ldr	r1, [r7, #4]
 8000b4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b4e:	431a      	orrs	r2, r3
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	60da      	str	r2, [r3, #12]
}
 8000b54:	bf00      	nop
 8000b56:	372c      	adds	r7, #44	; 0x2c
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr

08000b60 <LL_GPIO_SetAFPin_0_7>:
{
 8000b60:	b480      	push	{r7}
 8000b62:	b08b      	sub	sp, #44	; 0x2c
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	60f8      	str	r0, [r7, #12]
 8000b68:	60b9      	str	r1, [r7, #8]
 8000b6a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	6a1a      	ldr	r2, [r3, #32]
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b74:	697b      	ldr	r3, [r7, #20]
 8000b76:	fa93 f3a3 	rbit	r3, r3
 8000b7a:	613b      	str	r3, [r7, #16]
  return result;
 8000b7c:	693b      	ldr	r3, [r7, #16]
 8000b7e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000b80:	69bb      	ldr	r3, [r7, #24]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d101      	bne.n	8000b8a <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8000b86:	2320      	movs	r3, #32
 8000b88:	e003      	b.n	8000b92 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8000b8a:	69bb      	ldr	r3, [r7, #24]
 8000b8c:	fab3 f383 	clz	r3, r3
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	009b      	lsls	r3, r3, #2
 8000b94:	210f      	movs	r1, #15
 8000b96:	fa01 f303 	lsl.w	r3, r1, r3
 8000b9a:	43db      	mvns	r3, r3
 8000b9c:	401a      	ands	r2, r3
 8000b9e:	68bb      	ldr	r3, [r7, #8]
 8000ba0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ba2:	6a3b      	ldr	r3, [r7, #32]
 8000ba4:	fa93 f3a3 	rbit	r3, r3
 8000ba8:	61fb      	str	r3, [r7, #28]
  return result;
 8000baa:	69fb      	ldr	r3, [r7, #28]
 8000bac:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8000bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d101      	bne.n	8000bb8 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8000bb4:	2320      	movs	r3, #32
 8000bb6:	e003      	b.n	8000bc0 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8000bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bba:	fab3 f383 	clz	r3, r3
 8000bbe:	b2db      	uxtb	r3, r3
 8000bc0:	009b      	lsls	r3, r3, #2
 8000bc2:	6879      	ldr	r1, [r7, #4]
 8000bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8000bc8:	431a      	orrs	r2, r3
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	621a      	str	r2, [r3, #32]
}
 8000bce:	bf00      	nop
 8000bd0:	372c      	adds	r7, #44	; 0x2c
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr

08000bda <LL_GPIO_SetAFPin_8_15>:
{
 8000bda:	b480      	push	{r7}
 8000bdc:	b08b      	sub	sp, #44	; 0x2c
 8000bde:	af00      	add	r7, sp, #0
 8000be0:	60f8      	str	r0, [r7, #12]
 8000be2:	60b9      	str	r1, [r7, #8]
 8000be4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	0a1b      	lsrs	r3, r3, #8
 8000bee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	fa93 f3a3 	rbit	r3, r3
 8000bf6:	613b      	str	r3, [r7, #16]
  return result;
 8000bf8:	693b      	ldr	r3, [r7, #16]
 8000bfa:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000bfc:	69bb      	ldr	r3, [r7, #24]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d101      	bne.n	8000c06 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8000c02:	2320      	movs	r3, #32
 8000c04:	e003      	b.n	8000c0e <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8000c06:	69bb      	ldr	r3, [r7, #24]
 8000c08:	fab3 f383 	clz	r3, r3
 8000c0c:	b2db      	uxtb	r3, r3
 8000c0e:	009b      	lsls	r3, r3, #2
 8000c10:	210f      	movs	r1, #15
 8000c12:	fa01 f303 	lsl.w	r3, r1, r3
 8000c16:	43db      	mvns	r3, r3
 8000c18:	401a      	ands	r2, r3
 8000c1a:	68bb      	ldr	r3, [r7, #8]
 8000c1c:	0a1b      	lsrs	r3, r3, #8
 8000c1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c20:	6a3b      	ldr	r3, [r7, #32]
 8000c22:	fa93 f3a3 	rbit	r3, r3
 8000c26:	61fb      	str	r3, [r7, #28]
  return result;
 8000c28:	69fb      	ldr	r3, [r7, #28]
 8000c2a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8000c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d101      	bne.n	8000c36 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8000c32:	2320      	movs	r3, #32
 8000c34:	e003      	b.n	8000c3e <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8000c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c38:	fab3 f383 	clz	r3, r3
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	009b      	lsls	r3, r3, #2
 8000c40:	6879      	ldr	r1, [r7, #4]
 8000c42:	fa01 f303 	lsl.w	r3, r1, r3
 8000c46:	431a      	orrs	r2, r3
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000c4c:	bf00      	nop
 8000c4e:	372c      	adds	r7, #44	; 0x2c
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr

08000c58 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b088      	sub	sp, #32
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c68:	693b      	ldr	r3, [r7, #16]
 8000c6a:	fa93 f3a3 	rbit	r3, r3
 8000c6e:	60fb      	str	r3, [r7, #12]
  return result;
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d101      	bne.n	8000c7e <LL_GPIO_Init+0x26>
    return 32U;
 8000c7a:	2320      	movs	r3, #32
 8000c7c:	e003      	b.n	8000c86 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8000c7e:	697b      	ldr	r3, [r7, #20]
 8000c80:	fab3 f383 	clz	r3, r3
 8000c84:	b2db      	uxtb	r3, r3
 8000c86:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8000c88:	e048      	b.n	8000d1c <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	2101      	movs	r1, #1
 8000c90:	69fb      	ldr	r3, [r7, #28]
 8000c92:	fa01 f303 	lsl.w	r3, r1, r3
 8000c96:	4013      	ands	r3, r2
 8000c98:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8000c9a:	69bb      	ldr	r3, [r7, #24]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d03a      	beq.n	8000d16 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	2b01      	cmp	r3, #1
 8000ca6:	d003      	beq.n	8000cb0 <LL_GPIO_Init+0x58>
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	2b02      	cmp	r3, #2
 8000cae:	d10e      	bne.n	8000cce <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	689b      	ldr	r3, [r3, #8]
 8000cb4:	461a      	mov	r2, r3
 8000cb6:	69b9      	ldr	r1, [r7, #24]
 8000cb8:	6878      	ldr	r0, [r7, #4]
 8000cba:	f7ff fed7 	bl	8000a6c <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	6819      	ldr	r1, [r3, #0]
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	68db      	ldr	r3, [r3, #12]
 8000cc6:	461a      	mov	r2, r3
 8000cc8:	6878      	ldr	r0, [r7, #4]
 8000cca:	f7ff feb7 	bl	8000a3c <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	691b      	ldr	r3, [r3, #16]
 8000cd2:	461a      	mov	r2, r3
 8000cd4:	69b9      	ldr	r1, [r7, #24]
 8000cd6:	6878      	ldr	r0, [r7, #4]
 8000cd8:	f7ff ff05 	bl	8000ae6 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	2b02      	cmp	r3, #2
 8000ce2:	d111      	bne.n	8000d08 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8000ce4:	69bb      	ldr	r3, [r7, #24]
 8000ce6:	2bff      	cmp	r3, #255	; 0xff
 8000ce8:	d807      	bhi.n	8000cfa <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	695b      	ldr	r3, [r3, #20]
 8000cee:	461a      	mov	r2, r3
 8000cf0:	69b9      	ldr	r1, [r7, #24]
 8000cf2:	6878      	ldr	r0, [r7, #4]
 8000cf4:	f7ff ff34 	bl	8000b60 <LL_GPIO_SetAFPin_0_7>
 8000cf8:	e006      	b.n	8000d08 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	695b      	ldr	r3, [r3, #20]
 8000cfe:	461a      	mov	r2, r3
 8000d00:	69b9      	ldr	r1, [r7, #24]
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	f7ff ff69 	bl	8000bda <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	69b9      	ldr	r1, [r7, #24]
 8000d10:	6878      	ldr	r0, [r7, #4]
 8000d12:	f7ff fe56 	bl	80009c2 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	3301      	adds	r3, #1
 8000d1a:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	69fb      	ldr	r3, [r7, #28]
 8000d22:	fa22 f303 	lsr.w	r3, r2, r3
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d1af      	bne.n	8000c8a <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 8000d2a:	2300      	movs	r3, #0
}
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	3720      	adds	r7, #32
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <LL_TIM_SetPrescaler>:
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
 8000d3c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	683a      	ldr	r2, [r7, #0]
 8000d42:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000d44:	bf00      	nop
 8000d46:	370c      	adds	r7, #12
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr

08000d50 <LL_TIM_SetAutoReload>:
{
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
 8000d58:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	683a      	ldr	r2, [r7, #0]
 8000d5e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000d60:	bf00      	nop
 8000d62:	370c      	adds	r7, #12
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr

08000d6c <LL_TIM_SetRepetitionCounter>:
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
 8000d74:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	683a      	ldr	r2, [r7, #0]
 8000d7a:	631a      	str	r2, [r3, #48]	; 0x30
}
 8000d7c:	bf00      	nop
 8000d7e:	370c      	adds	r7, #12
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr

08000d88 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	695b      	ldr	r3, [r3, #20]
 8000d94:	f043 0201 	orr.w	r2, r3, #1
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	615a      	str	r2, [r3, #20]
}
 8000d9c:	bf00      	nop
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr

08000da8 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b084      	sub	sp, #16
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
 8000db0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	4a3d      	ldr	r2, [pc, #244]	; (8000eb0 <LL_TIM_Init+0x108>)
 8000dbc:	4293      	cmp	r3, r2
 8000dbe:	d013      	beq.n	8000de8 <LL_TIM_Init+0x40>
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000dc6:	d00f      	beq.n	8000de8 <LL_TIM_Init+0x40>
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	4a3a      	ldr	r2, [pc, #232]	; (8000eb4 <LL_TIM_Init+0x10c>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d00b      	beq.n	8000de8 <LL_TIM_Init+0x40>
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	4a39      	ldr	r2, [pc, #228]	; (8000eb8 <LL_TIM_Init+0x110>)
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	d007      	beq.n	8000de8 <LL_TIM_Init+0x40>
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	4a38      	ldr	r2, [pc, #224]	; (8000ebc <LL_TIM_Init+0x114>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d003      	beq.n	8000de8 <LL_TIM_Init+0x40>
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	4a37      	ldr	r2, [pc, #220]	; (8000ec0 <LL_TIM_Init+0x118>)
 8000de4:	4293      	cmp	r3, r2
 8000de6:	d106      	bne.n	8000df6 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	4313      	orrs	r3, r2
 8000df4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	4a2d      	ldr	r2, [pc, #180]	; (8000eb0 <LL_TIM_Init+0x108>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d01f      	beq.n	8000e3e <LL_TIM_Init+0x96>
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000e04:	d01b      	beq.n	8000e3e <LL_TIM_Init+0x96>
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	4a2a      	ldr	r2, [pc, #168]	; (8000eb4 <LL_TIM_Init+0x10c>)
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	d017      	beq.n	8000e3e <LL_TIM_Init+0x96>
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	4a29      	ldr	r2, [pc, #164]	; (8000eb8 <LL_TIM_Init+0x110>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d013      	beq.n	8000e3e <LL_TIM_Init+0x96>
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	4a28      	ldr	r2, [pc, #160]	; (8000ebc <LL_TIM_Init+0x114>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d00f      	beq.n	8000e3e <LL_TIM_Init+0x96>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	4a27      	ldr	r2, [pc, #156]	; (8000ec0 <LL_TIM_Init+0x118>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d00b      	beq.n	8000e3e <LL_TIM_Init+0x96>
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	4a26      	ldr	r2, [pc, #152]	; (8000ec4 <LL_TIM_Init+0x11c>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d007      	beq.n	8000e3e <LL_TIM_Init+0x96>
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4a25      	ldr	r2, [pc, #148]	; (8000ec8 <LL_TIM_Init+0x120>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d003      	beq.n	8000e3e <LL_TIM_Init+0x96>
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4a24      	ldr	r2, [pc, #144]	; (8000ecc <LL_TIM_Init+0x124>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d106      	bne.n	8000e4c <LL_TIM_Init+0xa4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	68fa      	ldr	r2, [r7, #12]
 8000e50:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	689b      	ldr	r3, [r3, #8]
 8000e56:	4619      	mov	r1, r3
 8000e58:	6878      	ldr	r0, [r7, #4]
 8000e5a:	f7ff ff79 	bl	8000d50 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	881b      	ldrh	r3, [r3, #0]
 8000e62:	4619      	mov	r1, r3
 8000e64:	6878      	ldr	r0, [r7, #4]
 8000e66:	f7ff ff65 	bl	8000d34 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	4a10      	ldr	r2, [pc, #64]	; (8000eb0 <LL_TIM_Init+0x108>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d00f      	beq.n	8000e92 <LL_TIM_Init+0xea>
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	4a12      	ldr	r2, [pc, #72]	; (8000ec0 <LL_TIM_Init+0x118>)
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d00b      	beq.n	8000e92 <LL_TIM_Init+0xea>
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	4a11      	ldr	r2, [pc, #68]	; (8000ec4 <LL_TIM_Init+0x11c>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d007      	beq.n	8000e92 <LL_TIM_Init+0xea>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	4a10      	ldr	r2, [pc, #64]	; (8000ec8 <LL_TIM_Init+0x120>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d003      	beq.n	8000e92 <LL_TIM_Init+0xea>
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	4a0f      	ldr	r2, [pc, #60]	; (8000ecc <LL_TIM_Init+0x124>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d105      	bne.n	8000e9e <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	691b      	ldr	r3, [r3, #16]
 8000e96:	4619      	mov	r1, r3
 8000e98:	6878      	ldr	r0, [r7, #4]
 8000e9a:	f7ff ff67 	bl	8000d6c <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8000e9e:	6878      	ldr	r0, [r7, #4]
 8000ea0:	f7ff ff72 	bl	8000d88 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8000ea4:	2300      	movs	r3, #0
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3710      	adds	r7, #16
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	40012c00 	.word	0x40012c00
 8000eb4:	40000400 	.word	0x40000400
 8000eb8:	40000800 	.word	0x40000800
 8000ebc:	40000c00 	.word	0x40000c00
 8000ec0:	40013400 	.word	0x40013400
 8000ec4:	40014000 	.word	0x40014000
 8000ec8:	40014400 	.word	0x40014400
 8000ecc:	40014800 	.word	0x40014800

08000ed0 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8000eda:	687a      	ldr	r2, [r7, #4]
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ee2:	4a07      	ldr	r2, [pc, #28]	; (8000f00 <LL_InitTick+0x30>)
 8000ee4:	3b01      	subs	r3, #1
 8000ee6:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8000ee8:	4b05      	ldr	r3, [pc, #20]	; (8000f00 <LL_InitTick+0x30>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eee:	4b04      	ldr	r3, [pc, #16]	; (8000f00 <LL_InitTick+0x30>)
 8000ef0:	2205      	movs	r2, #5
 8000ef2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8000ef4:	bf00      	nop
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr
 8000f00:	e000e010 	.word	0xe000e010

08000f04 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8000f0c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f10:	6878      	ldr	r0, [r7, #4]
 8000f12:	f7ff ffdd 	bl	8000ed0 <LL_InitTick>
}
 8000f16:	bf00      	nop
 8000f18:	3708      	adds	r7, #8
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
	...

08000f20 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8000f28:	4a04      	ldr	r2, [pc, #16]	; (8000f3c <LL_SetSystemCoreClock+0x1c>)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	6013      	str	r3, [r2, #0]
}
 8000f2e:	bf00      	nop
 8000f30:	370c      	adds	r7, #12
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	20000000 	.word	0x20000000

08000f40 <__libc_init_array>:
 8000f40:	b570      	push	{r4, r5, r6, lr}
 8000f42:	4d0d      	ldr	r5, [pc, #52]	; (8000f78 <__libc_init_array+0x38>)
 8000f44:	4c0d      	ldr	r4, [pc, #52]	; (8000f7c <__libc_init_array+0x3c>)
 8000f46:	1b64      	subs	r4, r4, r5
 8000f48:	10a4      	asrs	r4, r4, #2
 8000f4a:	2600      	movs	r6, #0
 8000f4c:	42a6      	cmp	r6, r4
 8000f4e:	d109      	bne.n	8000f64 <__libc_init_array+0x24>
 8000f50:	4d0b      	ldr	r5, [pc, #44]	; (8000f80 <__libc_init_array+0x40>)
 8000f52:	4c0c      	ldr	r4, [pc, #48]	; (8000f84 <__libc_init_array+0x44>)
 8000f54:	f000 f818 	bl	8000f88 <_init>
 8000f58:	1b64      	subs	r4, r4, r5
 8000f5a:	10a4      	asrs	r4, r4, #2
 8000f5c:	2600      	movs	r6, #0
 8000f5e:	42a6      	cmp	r6, r4
 8000f60:	d105      	bne.n	8000f6e <__libc_init_array+0x2e>
 8000f62:	bd70      	pop	{r4, r5, r6, pc}
 8000f64:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f68:	4798      	blx	r3
 8000f6a:	3601      	adds	r6, #1
 8000f6c:	e7ee      	b.n	8000f4c <__libc_init_array+0xc>
 8000f6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f72:	4798      	blx	r3
 8000f74:	3601      	adds	r6, #1
 8000f76:	e7f2      	b.n	8000f5e <__libc_init_array+0x1e>
 8000f78:	08000fa0 	.word	0x08000fa0
 8000f7c:	08000fa0 	.word	0x08000fa0
 8000f80:	08000fa0 	.word	0x08000fa0
 8000f84:	08000fa4 	.word	0x08000fa4

08000f88 <_init>:
 8000f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f8a:	bf00      	nop
 8000f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f8e:	bc08      	pop	{r3}
 8000f90:	469e      	mov	lr, r3
 8000f92:	4770      	bx	lr

08000f94 <_fini>:
 8000f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f96:	bf00      	nop
 8000f98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f9a:	bc08      	pop	{r3}
 8000f9c:	469e      	mov	lr, r3
 8000f9e:	4770      	bx	lr
