
prz-telemetry-box.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000034c0  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08003670  08003670  00004670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080036ec  080036ec  00005168  2**0
                  CONTENTS
  4 .ARM          00000008  080036ec  080036ec  000046ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080036f4  080036f4  00005168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080036f4  080036f4  000046f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080036f8  080036f8  000046f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000168  20000000  080036fc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005168  2**0
                  CONTENTS
 10 .bss          000001b4  20000168  20000168  00005168  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000031c  2000031c  00005168  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005168  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008adb  00000000  00000000  00005198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000019ae  00000000  00000000  0000dc73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000738  00000000  00000000  0000f628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000576  00000000  00000000  0000fd60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002312b  00000000  00000000  000102d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a498  00000000  00000000  00033401  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1c01  00000000  00000000  0003d899  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010f49a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000020f8  00000000  00000000  0010f4e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  001115d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000168 	.word	0x20000168
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08003658 	.word	0x08003658

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000016c 	.word	0x2000016c
 80001ec:	08003658 	.word	0x08003658

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000590:	b480      	push	{r7}
 8000592:	b083      	sub	sp, #12
 8000594:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000596:	2300      	movs	r3, #0
 8000598:	607b      	str	r3, [r7, #4]
 800059a:	4b09      	ldr	r3, [pc, #36]	@ (80005c0 <MX_GPIO_Init+0x30>)
 800059c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800059e:	4a08      	ldr	r2, [pc, #32]	@ (80005c0 <MX_GPIO_Init+0x30>)
 80005a0:	f043 0301 	orr.w	r3, r3, #1
 80005a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80005a6:	4b06      	ldr	r3, [pc, #24]	@ (80005c0 <MX_GPIO_Init+0x30>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005aa:	f003 0301 	and.w	r3, r3, #1
 80005ae:	607b      	str	r3, [r7, #4]
 80005b0:	687b      	ldr	r3, [r7, #4]

}
 80005b2:	bf00      	nop
 80005b4:	370c      	adds	r7, #12
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop
 80005c0:	40023800 	.word	0x40023800

080005c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b0c6      	sub	sp, #280	@ 0x118
 80005c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ca:	f000 fb17 	bl	8000bfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ce:	f000 f855 	bl	800067c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d2:	f7ff ffdd 	bl	8000590 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80005d6:	f000 f971 	bl	80008bc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  prints("PRz Telemetry Box 4.0\r\n");
 80005da:	4822      	ldr	r0, [pc, #136]	@ (8000664 <main+0xa0>)
 80005dc:	f000 fad4 	bl	8000b88 <prints>
  /* USER CODE BEGIN WHILE */

  uint8_t str[255];
  uint16_t len;

  uart1_rx.trim_newlines = 1;
 80005e0:	4b21      	ldr	r3, [pc, #132]	@ (8000668 <main+0xa4>)
 80005e2:	2201      	movs	r2, #1
 80005e4:	715a      	strb	r2, [r3, #5]

  while (1)
  {
	  if(uart_available(&huart1))
 80005e6:	4821      	ldr	r0, [pc, #132]	@ (800066c <main+0xa8>)
 80005e8:	f000 fa06 	bl	80009f8 <uart_available>
 80005ec:	4603      	mov	r3, r0
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d0f9      	beq.n	80005e6 <main+0x22>
	  {
			len = uart_get_input(&huart1, str, 255);
 80005f2:	f107 0310 	add.w	r3, r7, #16
 80005f6:	22ff      	movs	r2, #255	@ 0xff
 80005f8:	4619      	mov	r1, r3
 80005fa:	481c      	ldr	r0, [pc, #112]	@ (800066c <main+0xa8>)
 80005fc:	f000 fa14 	bl	8000a28 <uart_get_input>
 8000600:	4603      	mov	r3, r0
 8000602:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
			prints("Received: ");
 8000606:	481a      	ldr	r0, [pc, #104]	@ (8000670 <main+0xac>)
 8000608:	f000 fabe 	bl	8000b88 <prints>
			prints((char*) str);
 800060c:	f107 0310 	add.w	r3, r7, #16
 8000610:	4618      	mov	r0, r3
 8000612:	f000 fab9 	bl	8000b88 <prints>
			prints("\r\n");
 8000616:	4817      	ldr	r0, [pc, #92]	@ (8000674 <main+0xb0>)
 8000618:	f000 fab6 	bl	8000b88 <prints>
			char str2[10];
			for (int i = 0; i < len; i++)
 800061c:	2300      	movs	r3, #0
 800061e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000622:	e015      	b.n	8000650 <main+0x8c>
			{
				snprintf((char*) str2, 10, "%02X ", str[i]);
 8000624:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000628:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 800062c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000630:	4413      	add	r3, r2
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	1d38      	adds	r0, r7, #4
 8000636:	4a10      	ldr	r2, [pc, #64]	@ (8000678 <main+0xb4>)
 8000638:	210a      	movs	r1, #10
 800063a:	f002 fb59 	bl	8002cf0 <sniprintf>
				prints((char*) str2);
 800063e:	1d3b      	adds	r3, r7, #4
 8000640:	4618      	mov	r0, r3
 8000642:	f000 faa1 	bl	8000b88 <prints>
			for (int i = 0; i < len; i++)
 8000646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800064a:	3301      	adds	r3, #1
 800064c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000650:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8000654:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8000658:	429a      	cmp	r2, r3
 800065a:	dbe3      	blt.n	8000624 <main+0x60>
			}
			prints("\r\n");
 800065c:	4805      	ldr	r0, [pc, #20]	@ (8000674 <main+0xb0>)
 800065e:	f000 fa93 	bl	8000b88 <prints>
	  if(uart_available(&huart1))
 8000662:	e7c0      	b.n	80005e6 <main+0x22>
 8000664:	08003670 	.word	0x08003670
 8000668:	20000004 	.word	0x20000004
 800066c:	20000188 	.word	0x20000188
 8000670:	08003688 	.word	0x08003688
 8000674:	08003694 	.word	0x08003694
 8000678:	08003698 	.word	0x08003698

0800067c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b094      	sub	sp, #80	@ 0x50
 8000680:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000682:	f107 0320 	add.w	r3, r7, #32
 8000686:	2230      	movs	r2, #48	@ 0x30
 8000688:	2100      	movs	r1, #0
 800068a:	4618      	mov	r0, r3
 800068c:	f002 fb64 	bl	8002d58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000690:	f107 030c 	add.w	r3, r7, #12
 8000694:	2200      	movs	r2, #0
 8000696:	601a      	str	r2, [r3, #0]
 8000698:	605a      	str	r2, [r3, #4]
 800069a:	609a      	str	r2, [r3, #8]
 800069c:	60da      	str	r2, [r3, #12]
 800069e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a0:	2300      	movs	r3, #0
 80006a2:	60bb      	str	r3, [r7, #8]
 80006a4:	4b29      	ldr	r3, [pc, #164]	@ (800074c <SystemClock_Config+0xd0>)
 80006a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006a8:	4a28      	ldr	r2, [pc, #160]	@ (800074c <SystemClock_Config+0xd0>)
 80006aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80006b0:	4b26      	ldr	r3, [pc, #152]	@ (800074c <SystemClock_Config+0xd0>)
 80006b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006b8:	60bb      	str	r3, [r7, #8]
 80006ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006bc:	2300      	movs	r3, #0
 80006be:	607b      	str	r3, [r7, #4]
 80006c0:	4b23      	ldr	r3, [pc, #140]	@ (8000750 <SystemClock_Config+0xd4>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006c8:	4a21      	ldr	r2, [pc, #132]	@ (8000750 <SystemClock_Config+0xd4>)
 80006ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006ce:	6013      	str	r3, [r2, #0]
 80006d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000750 <SystemClock_Config+0xd4>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006d8:	607b      	str	r3, [r7, #4]
 80006da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006dc:	2302      	movs	r3, #2
 80006de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006e0:	2301      	movs	r3, #1
 80006e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006e4:	2310      	movs	r3, #16
 80006e6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006e8:	2302      	movs	r3, #2
 80006ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006ec:	2300      	movs	r3, #0
 80006ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006f0:	2308      	movs	r3, #8
 80006f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 120;
 80006f4:	2378      	movs	r3, #120	@ 0x78
 80006f6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006f8:	2302      	movs	r3, #2
 80006fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006fc:	2304      	movs	r3, #4
 80006fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000700:	f107 0320 	add.w	r3, r7, #32
 8000704:	4618      	mov	r0, r3
 8000706:	f000 fe3b 	bl	8001380 <HAL_RCC_OscConfig>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000710:	f000 f820 	bl	8000754 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000714:	230f      	movs	r3, #15
 8000716:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000718:	2302      	movs	r3, #2
 800071a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800071c:	2300      	movs	r3, #0
 800071e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000720:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000724:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000726:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800072a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800072c:	f107 030c 	add.w	r3, r7, #12
 8000730:	2103      	movs	r1, #3
 8000732:	4618      	mov	r0, r3
 8000734:	f001 f89c 	bl	8001870 <HAL_RCC_ClockConfig>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800073e:	f000 f809 	bl	8000754 <Error_Handler>
  }
}
 8000742:	bf00      	nop
 8000744:	3750      	adds	r7, #80	@ 0x50
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40023800 	.word	0x40023800
 8000750:	40007000 	.word	0x40007000

08000754 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000758:	b672      	cpsid	i
}
 800075a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800075c:	bf00      	nop
 800075e:	e7fd      	b.n	800075c <Error_Handler+0x8>

08000760 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000760:	b480      	push	{r7}
 8000762:	b083      	sub	sp, #12
 8000764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	607b      	str	r3, [r7, #4]
 800076a:	4b10      	ldr	r3, [pc, #64]	@ (80007ac <HAL_MspInit+0x4c>)
 800076c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800076e:	4a0f      	ldr	r2, [pc, #60]	@ (80007ac <HAL_MspInit+0x4c>)
 8000770:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000774:	6453      	str	r3, [r2, #68]	@ 0x44
 8000776:	4b0d      	ldr	r3, [pc, #52]	@ (80007ac <HAL_MspInit+0x4c>)
 8000778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800077a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800077e:	607b      	str	r3, [r7, #4]
 8000780:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	603b      	str	r3, [r7, #0]
 8000786:	4b09      	ldr	r3, [pc, #36]	@ (80007ac <HAL_MspInit+0x4c>)
 8000788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800078a:	4a08      	ldr	r2, [pc, #32]	@ (80007ac <HAL_MspInit+0x4c>)
 800078c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000790:	6413      	str	r3, [r2, #64]	@ 0x40
 8000792:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <HAL_MspInit+0x4c>)
 8000794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000796:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800079a:	603b      	str	r3, [r7, #0]
 800079c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800079e:	bf00      	nop
 80007a0:	370c      	adds	r7, #12
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	40023800 	.word	0x40023800

080007b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007b4:	bf00      	nop
 80007b6:	e7fd      	b.n	80007b4 <NMI_Handler+0x4>

080007b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007bc:	bf00      	nop
 80007be:	e7fd      	b.n	80007bc <HardFault_Handler+0x4>

080007c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007c4:	bf00      	nop
 80007c6:	e7fd      	b.n	80007c4 <MemManage_Handler+0x4>

080007c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007cc:	bf00      	nop
 80007ce:	e7fd      	b.n	80007cc <BusFault_Handler+0x4>

080007d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007d4:	bf00      	nop
 80007d6:	e7fd      	b.n	80007d4 <UsageFault_Handler+0x4>

080007d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr

080007e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007e6:	b480      	push	{r7}
 80007e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007ea:	bf00      	nop
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr

080007f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007f8:	bf00      	nop
 80007fa:	46bd      	mov	sp, r7
 80007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000800:	4770      	bx	lr

08000802 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000802:	b580      	push	{r7, lr}
 8000804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000806:	f000 fa4b 	bl	8000ca0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800080a:	bf00      	nop
 800080c:	bd80      	pop	{r7, pc}
	...

08000810 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000814:	4803      	ldr	r0, [pc, #12]	@ (8000824 <USART1_IRQHandler+0x14>)
 8000816:	f001 fb0b 	bl	8001e30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  uart_it(&uart1_rx);
 800081a:	4803      	ldr	r0, [pc, #12]	@ (8000828 <USART1_IRQHandler+0x18>)
 800081c:	f000 f94c 	bl	8000ab8 <uart_it>
  /* USER CODE END USART1_IRQn 1 */
}
 8000820:	bf00      	nop
 8000822:	bd80      	pop	{r7, pc}
 8000824:	20000188 	.word	0x20000188
 8000828:	20000004 	.word	0x20000004

0800082c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b086      	sub	sp, #24
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000834:	4a14      	ldr	r2, [pc, #80]	@ (8000888 <_sbrk+0x5c>)
 8000836:	4b15      	ldr	r3, [pc, #84]	@ (800088c <_sbrk+0x60>)
 8000838:	1ad3      	subs	r3, r2, r3
 800083a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800083c:	697b      	ldr	r3, [r7, #20]
 800083e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000840:	4b13      	ldr	r3, [pc, #76]	@ (8000890 <_sbrk+0x64>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	2b00      	cmp	r3, #0
 8000846:	d102      	bne.n	800084e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000848:	4b11      	ldr	r3, [pc, #68]	@ (8000890 <_sbrk+0x64>)
 800084a:	4a12      	ldr	r2, [pc, #72]	@ (8000894 <_sbrk+0x68>)
 800084c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800084e:	4b10      	ldr	r3, [pc, #64]	@ (8000890 <_sbrk+0x64>)
 8000850:	681a      	ldr	r2, [r3, #0]
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	4413      	add	r3, r2
 8000856:	693a      	ldr	r2, [r7, #16]
 8000858:	429a      	cmp	r2, r3
 800085a:	d207      	bcs.n	800086c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800085c:	f002 fa84 	bl	8002d68 <__errno>
 8000860:	4603      	mov	r3, r0
 8000862:	220c      	movs	r2, #12
 8000864:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000866:	f04f 33ff 	mov.w	r3, #4294967295
 800086a:	e009      	b.n	8000880 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800086c:	4b08      	ldr	r3, [pc, #32]	@ (8000890 <_sbrk+0x64>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000872:	4b07      	ldr	r3, [pc, #28]	@ (8000890 <_sbrk+0x64>)
 8000874:	681a      	ldr	r2, [r3, #0]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	4413      	add	r3, r2
 800087a:	4a05      	ldr	r2, [pc, #20]	@ (8000890 <_sbrk+0x64>)
 800087c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800087e:	68fb      	ldr	r3, [r7, #12]
}
 8000880:	4618      	mov	r0, r3
 8000882:	3718      	adds	r7, #24
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	20030000 	.word	0x20030000
 800088c:	00000400 	.word	0x00000400
 8000890:	20000184 	.word	0x20000184
 8000894:	20000320 	.word	0x20000320

08000898 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800089c:	4b06      	ldr	r3, [pc, #24]	@ (80008b8 <SystemInit+0x20>)
 800089e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008a2:	4a05      	ldr	r2, [pc, #20]	@ (80008b8 <SystemInit+0x20>)
 80008a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008ac:	bf00      	nop
 80008ae:	46bd      	mov	sp, r7
 80008b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b4:	4770      	bx	lr
 80008b6:	bf00      	nop
 80008b8:	e000ed00 	.word	0xe000ed00

080008bc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008c0:	4b16      	ldr	r3, [pc, #88]	@ (800091c <MX_USART1_UART_Init+0x60>)
 80008c2:	4a17      	ldr	r2, [pc, #92]	@ (8000920 <MX_USART1_UART_Init+0x64>)
 80008c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 80008c6:	4b15      	ldr	r3, [pc, #84]	@ (800091c <MX_USART1_UART_Init+0x60>)
 80008c8:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 80008cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008ce:	4b13      	ldr	r3, [pc, #76]	@ (800091c <MX_USART1_UART_Init+0x60>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008d4:	4b11      	ldr	r3, [pc, #68]	@ (800091c <MX_USART1_UART_Init+0x60>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008da:	4b10      	ldr	r3, [pc, #64]	@ (800091c <MX_USART1_UART_Init+0x60>)
 80008dc:	2200      	movs	r2, #0
 80008de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008e0:	4b0e      	ldr	r3, [pc, #56]	@ (800091c <MX_USART1_UART_Init+0x60>)
 80008e2:	220c      	movs	r2, #12
 80008e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008e6:	4b0d      	ldr	r3, [pc, #52]	@ (800091c <MX_USART1_UART_Init+0x60>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008ec:	4b0b      	ldr	r3, [pc, #44]	@ (800091c <MX_USART1_UART_Init+0x60>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008f2:	480a      	ldr	r0, [pc, #40]	@ (800091c <MX_USART1_UART_Init+0x60>)
 80008f4:	f001 f99c 	bl	8001c30 <HAL_UART_Init>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80008fe:	f7ff ff29 	bl	8000754 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

	HAL_UART_Receive_IT(&huart1, uart1_rx.data + uart1_rx.index, 1);
 8000902:	4b08      	ldr	r3, [pc, #32]	@ (8000924 <MX_USART1_UART_Init+0x68>)
 8000904:	885b      	ldrh	r3, [r3, #2]
 8000906:	461a      	mov	r2, r3
 8000908:	4b07      	ldr	r3, [pc, #28]	@ (8000928 <MX_USART1_UART_Init+0x6c>)
 800090a:	4413      	add	r3, r2
 800090c:	2201      	movs	r2, #1
 800090e:	4619      	mov	r1, r3
 8000910:	4802      	ldr	r0, [pc, #8]	@ (800091c <MX_USART1_UART_Init+0x60>)
 8000912:	f001 fa68 	bl	8001de6 <HAL_UART_Receive_IT>
  /* USER CODE END USART1_Init 2 */

}
 8000916:	bf00      	nop
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	20000188 	.word	0x20000188
 8000920:	40011000 	.word	0x40011000
 8000924:	20000004 	.word	0x20000004
 8000928:	2000000a 	.word	0x2000000a

0800092c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b08a      	sub	sp, #40	@ 0x28
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000934:	f107 0314 	add.w	r3, r7, #20
 8000938:	2200      	movs	r2, #0
 800093a:	601a      	str	r2, [r3, #0]
 800093c:	605a      	str	r2, [r3, #4]
 800093e:	609a      	str	r2, [r3, #8]
 8000940:	60da      	str	r2, [r3, #12]
 8000942:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4a1d      	ldr	r2, [pc, #116]	@ (80009c0 <HAL_UART_MspInit+0x94>)
 800094a:	4293      	cmp	r3, r2
 800094c:	d134      	bne.n	80009b8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800094e:	2300      	movs	r3, #0
 8000950:	613b      	str	r3, [r7, #16]
 8000952:	4b1c      	ldr	r3, [pc, #112]	@ (80009c4 <HAL_UART_MspInit+0x98>)
 8000954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000956:	4a1b      	ldr	r2, [pc, #108]	@ (80009c4 <HAL_UART_MspInit+0x98>)
 8000958:	f043 0310 	orr.w	r3, r3, #16
 800095c:	6453      	str	r3, [r2, #68]	@ 0x44
 800095e:	4b19      	ldr	r3, [pc, #100]	@ (80009c4 <HAL_UART_MspInit+0x98>)
 8000960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000962:	f003 0310 	and.w	r3, r3, #16
 8000966:	613b      	str	r3, [r7, #16]
 8000968:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800096a:	2300      	movs	r3, #0
 800096c:	60fb      	str	r3, [r7, #12]
 800096e:	4b15      	ldr	r3, [pc, #84]	@ (80009c4 <HAL_UART_MspInit+0x98>)
 8000970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000972:	4a14      	ldr	r2, [pc, #80]	@ (80009c4 <HAL_UART_MspInit+0x98>)
 8000974:	f043 0301 	orr.w	r3, r3, #1
 8000978:	6313      	str	r3, [r2, #48]	@ 0x30
 800097a:	4b12      	ldr	r3, [pc, #72]	@ (80009c4 <HAL_UART_MspInit+0x98>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097e:	f003 0301 	and.w	r3, r3, #1
 8000982:	60fb      	str	r3, [r7, #12]
 8000984:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000986:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800098a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098c:	2302      	movs	r3, #2
 800098e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000990:	2300      	movs	r3, #0
 8000992:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000994:	2303      	movs	r3, #3
 8000996:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000998:	2307      	movs	r3, #7
 800099a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800099c:	f107 0314 	add.w	r3, r7, #20
 80009a0:	4619      	mov	r1, r3
 80009a2:	4809      	ldr	r0, [pc, #36]	@ (80009c8 <HAL_UART_MspInit+0x9c>)
 80009a4:	f000 fb40 	bl	8001028 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80009a8:	2200      	movs	r2, #0
 80009aa:	2100      	movs	r1, #0
 80009ac:	2025      	movs	r0, #37	@ 0x25
 80009ae:	f000 fa72 	bl	8000e96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80009b2:	2025      	movs	r0, #37	@ 0x25
 80009b4:	f000 fa8b 	bl	8000ece <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80009b8:	bf00      	nop
 80009ba:	3728      	adds	r7, #40	@ 0x28
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	40011000 	.word	0x40011000
 80009c4:	40023800 	.word	0x40023800
 80009c8:	40020000 	.word	0x40020000

080009cc <uart_print>:
}

/* USER CODE BEGIN 1 */

HAL_StatusTypeDef uart_print(UART_HandleTypeDef* p_huart, const char* str)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
 80009d4:	6039      	str	r1, [r7, #0]
	return HAL_UART_Transmit(p_huart, (uint8_t*)str, strlen(str), UART1_TX_TIMEOUT);
 80009d6:	6838      	ldr	r0, [r7, #0]
 80009d8:	f7ff fc0a 	bl	80001f0 <strlen>
 80009dc:	4603      	mov	r3, r0
 80009de:	b29a      	uxth	r2, r3
 80009e0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009e4:	6839      	ldr	r1, [r7, #0]
 80009e6:	6878      	ldr	r0, [r7, #4]
 80009e8:	f001 f972 	bl	8001cd0 <HAL_UART_Transmit>
 80009ec:	4603      	mov	r3, r0
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
	...

080009f8 <uart_available>:

uint16_t uart_available(UART_HandleTypeDef* p_huart)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
	if (p_huart->Instance == USART1) {
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a06      	ldr	r2, [pc, #24]	@ (8000a20 <uart_available+0x28>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d102      	bne.n	8000a10 <uart_available+0x18>
		return uart1_rx.available;
 8000a0a:	4b06      	ldr	r3, [pc, #24]	@ (8000a24 <uart_available+0x2c>)
 8000a0c:	791b      	ldrb	r3, [r3, #4]
 8000a0e:	e000      	b.n	8000a12 <uart_available+0x1a>
	}
	return 0;
 8000a10:	2300      	movs	r3, #0
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	370c      	adds	r7, #12
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	40011000 	.word	0x40011000
 8000a24:	20000004 	.word	0x20000004

08000a28 <uart_get_input>:

uint16_t uart_get_input(UART_HandleTypeDef* p_huart, uint8_t* str, uint8_t max_len)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b086      	sub	sp, #24
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	60f8      	str	r0, [r7, #12]
 8000a30:	60b9      	str	r1, [r7, #8]
 8000a32:	4613      	mov	r3, r2
 8000a34:	71fb      	strb	r3, [r7, #7]
	if (p_huart->Instance == USART1 && uart1_rx.available) {
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	4a1c      	ldr	r2, [pc, #112]	@ (8000aac <uart_get_input+0x84>)
 8000a3c:	4293      	cmp	r3, r2
 8000a3e:	d12f      	bne.n	8000aa0 <uart_get_input+0x78>
 8000a40:	4b1b      	ldr	r3, [pc, #108]	@ (8000ab0 <uart_get_input+0x88>)
 8000a42:	791b      	ldrb	r3, [r3, #4]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d02b      	beq.n	8000aa0 <uart_get_input+0x78>
		uint16_t len = 0;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	82fb      	strh	r3, [r7, #22]
		if(str != NULL)
 8000a4c:	68bb      	ldr	r3, [r7, #8]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d014      	beq.n	8000a7c <uart_get_input+0x54>
		{
			len = uart1_rx.index;
 8000a52:	4b17      	ldr	r3, [pc, #92]	@ (8000ab0 <uart_get_input+0x88>)
 8000a54:	885b      	ldrh	r3, [r3, #2]
 8000a56:	82fb      	strh	r3, [r7, #22]
			if (len > max_len) len = max_len;
 8000a58:	79fb      	ldrb	r3, [r7, #7]
 8000a5a:	b29b      	uxth	r3, r3
 8000a5c:	8afa      	ldrh	r2, [r7, #22]
 8000a5e:	429a      	cmp	r2, r3
 8000a60:	d901      	bls.n	8000a66 <uart_get_input+0x3e>
 8000a62:	79fb      	ldrb	r3, [r7, #7]
 8000a64:	82fb      	strh	r3, [r7, #22]
			memcpy(str, uart1_rx.data, len);
 8000a66:	8afb      	ldrh	r3, [r7, #22]
 8000a68:	461a      	mov	r2, r3
 8000a6a:	4912      	ldr	r1, [pc, #72]	@ (8000ab4 <uart_get_input+0x8c>)
 8000a6c:	68b8      	ldr	r0, [r7, #8]
 8000a6e:	f002 f9a7 	bl	8002dc0 <memcpy>
			str[len] = '\0';
 8000a72:	8afb      	ldrh	r3, [r7, #22]
 8000a74:	68ba      	ldr	r2, [r7, #8]
 8000a76:	4413      	add	r3, r2
 8000a78:	2200      	movs	r2, #0
 8000a7a:	701a      	strb	r2, [r3, #0]
		}
		uart1_rx.index = 0;
 8000a7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab0 <uart_get_input+0x88>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	805a      	strh	r2, [r3, #2]
		uart1_rx.available = 0;
 8000a82:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab0 <uart_get_input+0x88>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	711a      	strb	r2, [r3, #4]
		HAL_UART_Receive_IT(p_huart, uart1_rx.data + uart1_rx.index, 1);
 8000a88:	4b09      	ldr	r3, [pc, #36]	@ (8000ab0 <uart_get_input+0x88>)
 8000a8a:	885b      	ldrh	r3, [r3, #2]
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	4b09      	ldr	r3, [pc, #36]	@ (8000ab4 <uart_get_input+0x8c>)
 8000a90:	4413      	add	r3, r2
 8000a92:	2201      	movs	r2, #1
 8000a94:	4619      	mov	r1, r3
 8000a96:	68f8      	ldr	r0, [r7, #12]
 8000a98:	f001 f9a5 	bl	8001de6 <HAL_UART_Receive_IT>
		return len;
 8000a9c:	8afb      	ldrh	r3, [r7, #22]
 8000a9e:	e000      	b.n	8000aa2 <uart_get_input+0x7a>
	}
	return 0;
 8000aa0:	2300      	movs	r3, #0
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	3718      	adds	r7, #24
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	40011000 	.word	0x40011000
 8000ab0:	20000004 	.word	0x20000004
 8000ab4:	2000000a 	.word	0x2000000a

08000ab8 <uart_it>:

void uart_it(uart_data_t* uart_rx)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]

	if(uart_rx->index < uart_rx->buffer_size - 1)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	885b      	ldrh	r3, [r3, #2]
 8000ac4:	461a      	mov	r2, r3
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	881b      	ldrh	r3, [r3, #0]
 8000aca:	3b01      	subs	r3, #1
 8000acc:	429a      	cmp	r2, r3
 8000ace:	da54      	bge.n	8000b7a <uart_it+0xc2>
	{
		uart_rx->index++;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	885b      	ldrh	r3, [r3, #2]
 8000ad4:	3301      	adds	r3, #1
 8000ad6:	b29a      	uxth	r2, r3
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	805a      	strh	r2, [r3, #2]
		if(uart_rx->data[uart_rx->index - 1] == '\n'
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	885b      	ldrh	r3, [r3, #2]
 8000ae0:	3b01      	subs	r3, #1
 8000ae2:	687a      	ldr	r2, [r7, #4]
 8000ae4:	4413      	add	r3, r2
 8000ae6:	799b      	ldrb	r3, [r3, #6]
 8000ae8:	2b0a      	cmp	r3, #10
 8000aea:	d016      	beq.n	8000b1a <uart_it+0x62>
				|| uart_rx->data[uart_rx->index - 1] == '\r'
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	885b      	ldrh	r3, [r3, #2]
 8000af0:	3b01      	subs	r3, #1
 8000af2:	687a      	ldr	r2, [r7, #4]
 8000af4:	4413      	add	r3, r2
 8000af6:	799b      	ldrb	r3, [r3, #6]
 8000af8:	2b0d      	cmp	r3, #13
 8000afa:	d00e      	beq.n	8000b1a <uart_it+0x62>
				|| uart_rx->index == uart_rx->buffer_size - 1)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	885b      	ldrh	r3, [r3, #2]
 8000b00:	461a      	mov	r2, r3
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	881b      	ldrh	r3, [r3, #0]
 8000b06:	3b01      	subs	r3, #1
 8000b08:	429a      	cmp	r2, r3
 8000b0a:	d129      	bne.n	8000b60 <uart_it+0xa8>
		{
			// trim trailing newlines and carriage returns
			while (uart_rx->trim_newlines && uart_rx->index != 0 && (uart_rx->data[uart_rx->index - 1] == '\n' || uart_rx->data[uart_rx->index - 1] == '\r'))
 8000b0c:	e005      	b.n	8000b1a <uart_it+0x62>
			{
				uart_rx->index--;
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	885b      	ldrh	r3, [r3, #2]
 8000b12:	3b01      	subs	r3, #1
 8000b14:	b29a      	uxth	r2, r3
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	805a      	strh	r2, [r3, #2]
			while (uart_rx->trim_newlines && uart_rx->index != 0 && (uart_rx->data[uart_rx->index - 1] == '\n' || uart_rx->data[uart_rx->index - 1] == '\r'))
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	795b      	ldrb	r3, [r3, #5]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d013      	beq.n	8000b4a <uart_it+0x92>
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	885b      	ldrh	r3, [r3, #2]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d00f      	beq.n	8000b4a <uart_it+0x92>
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	885b      	ldrh	r3, [r3, #2]
 8000b2e:	3b01      	subs	r3, #1
 8000b30:	687a      	ldr	r2, [r7, #4]
 8000b32:	4413      	add	r3, r2
 8000b34:	799b      	ldrb	r3, [r3, #6]
 8000b36:	2b0a      	cmp	r3, #10
 8000b38:	d0e9      	beq.n	8000b0e <uart_it+0x56>
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	885b      	ldrh	r3, [r3, #2]
 8000b3e:	3b01      	subs	r3, #1
 8000b40:	687a      	ldr	r2, [r7, #4]
 8000b42:	4413      	add	r3, r2
 8000b44:	799b      	ldrb	r3, [r3, #6]
 8000b46:	2b0d      	cmp	r3, #13
 8000b48:	d0e1      	beq.n	8000b0e <uart_it+0x56>
			}
			uart_rx->data[uart_rx->index] = '\0';
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	885b      	ldrh	r3, [r3, #2]
 8000b4e:	461a      	mov	r2, r3
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	4413      	add	r3, r2
 8000b54:	2200      	movs	r2, #0
 8000b56:	719a      	strb	r2, [r3, #6]
			uart_rx->available = 1;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	711a      	strb	r2, [r3, #4]
		}
		else HAL_UART_Receive_IT(uart_rx->huart, uart_rx->data + uart_rx->index, 1);
	}
	else uart_rx->available = 1;
}
 8000b5e:	e00f      	b.n	8000b80 <uart_it+0xc8>
		else HAL_UART_Receive_IT(uart_rx->huart, uart_rx->data + uart_rx->index, 1);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	3306      	adds	r3, #6
 8000b6a:	687a      	ldr	r2, [r7, #4]
 8000b6c:	8852      	ldrh	r2, [r2, #2]
 8000b6e:	4413      	add	r3, r2
 8000b70:	2201      	movs	r2, #1
 8000b72:	4619      	mov	r1, r3
 8000b74:	f001 f937 	bl	8001de6 <HAL_UART_Receive_IT>
}
 8000b78:	e002      	b.n	8000b80 <uart_it+0xc8>
	else uart_rx->available = 1;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	711a      	strb	r2, [r3, #4]
}
 8000b80:	bf00      	nop
 8000b82:	3708      	adds	r7, #8
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <prints>:

HAL_StatusTypeDef prints(const char* str)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
	return uart_print(&huart1, str);
 8000b90:	6879      	ldr	r1, [r7, #4]
 8000b92:	4804      	ldr	r0, [pc, #16]	@ (8000ba4 <prints+0x1c>)
 8000b94:	f7ff ff1a 	bl	80009cc <uart_print>
 8000b98:	4603      	mov	r3, r0
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3708      	adds	r7, #8
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	20000188 	.word	0x20000188

08000ba8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000ba8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000be0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000bac:	f7ff fe74 	bl	8000898 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bb0:	480c      	ldr	r0, [pc, #48]	@ (8000be4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000bb2:	490d      	ldr	r1, [pc, #52]	@ (8000be8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000bb4:	4a0d      	ldr	r2, [pc, #52]	@ (8000bec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000bb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bb8:	e002      	b.n	8000bc0 <LoopCopyDataInit>

08000bba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bbe:	3304      	adds	r3, #4

08000bc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bc4:	d3f9      	bcc.n	8000bba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000bf0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000bc8:	4c0a      	ldr	r4, [pc, #40]	@ (8000bf4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000bca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bcc:	e001      	b.n	8000bd2 <LoopFillZerobss>

08000bce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bd0:	3204      	adds	r2, #4

08000bd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bd4:	d3fb      	bcc.n	8000bce <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000bd6:	f002 f8cd 	bl	8002d74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bda:	f7ff fcf3 	bl	80005c4 <main>
  bx  lr    
 8000bde:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000be0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000be4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000be8:	20000168 	.word	0x20000168
  ldr r2, =_sidata
 8000bec:	080036fc 	.word	0x080036fc
  ldr r2, =_sbss
 8000bf0:	20000168 	.word	0x20000168
  ldr r4, =_ebss
 8000bf4:	2000031c 	.word	0x2000031c

08000bf8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bf8:	e7fe      	b.n	8000bf8 <ADC_IRQHandler>
	...

08000bfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c00:	4b0e      	ldr	r3, [pc, #56]	@ (8000c3c <HAL_Init+0x40>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a0d      	ldr	r2, [pc, #52]	@ (8000c3c <HAL_Init+0x40>)
 8000c06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8000c3c <HAL_Init+0x40>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a0a      	ldr	r2, [pc, #40]	@ (8000c3c <HAL_Init+0x40>)
 8000c12:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c18:	4b08      	ldr	r3, [pc, #32]	@ (8000c3c <HAL_Init+0x40>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a07      	ldr	r2, [pc, #28]	@ (8000c3c <HAL_Init+0x40>)
 8000c1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c24:	2003      	movs	r0, #3
 8000c26:	f000 f92b 	bl	8000e80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c2a:	200f      	movs	r0, #15
 8000c2c:	f000 f808 	bl	8000c40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c30:	f7ff fd96 	bl	8000760 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c34:	2300      	movs	r3, #0
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	40023c00 	.word	0x40023c00

08000c40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c48:	4b12      	ldr	r3, [pc, #72]	@ (8000c94 <HAL_InitTick+0x54>)
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	4b12      	ldr	r3, [pc, #72]	@ (8000c98 <HAL_InitTick+0x58>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	4619      	mov	r1, r3
 8000c52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c56:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f000 f943 	bl	8000eea <HAL_SYSTICK_Config>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d001      	beq.n	8000c6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	e00e      	b.n	8000c8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	2b0f      	cmp	r3, #15
 8000c72:	d80a      	bhi.n	8000c8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c74:	2200      	movs	r2, #0
 8000c76:	6879      	ldr	r1, [r7, #4]
 8000c78:	f04f 30ff 	mov.w	r0, #4294967295
 8000c7c:	f000 f90b 	bl	8000e96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c80:	4a06      	ldr	r2, [pc, #24]	@ (8000c9c <HAL_InitTick+0x5c>)
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c86:	2300      	movs	r3, #0
 8000c88:	e000      	b.n	8000c8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c8a:	2301      	movs	r3, #1
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	3708      	adds	r7, #8
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	20000000 	.word	0x20000000
 8000c98:	20000114 	.word	0x20000114
 8000c9c:	20000110 	.word	0x20000110

08000ca0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ca4:	4b06      	ldr	r3, [pc, #24]	@ (8000cc0 <HAL_IncTick+0x20>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	461a      	mov	r2, r3
 8000caa:	4b06      	ldr	r3, [pc, #24]	@ (8000cc4 <HAL_IncTick+0x24>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4413      	add	r3, r2
 8000cb0:	4a04      	ldr	r2, [pc, #16]	@ (8000cc4 <HAL_IncTick+0x24>)
 8000cb2:	6013      	str	r3, [r2, #0]
}
 8000cb4:	bf00      	nop
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	20000114 	.word	0x20000114
 8000cc4:	200001d0 	.word	0x200001d0

08000cc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  return uwTick;
 8000ccc:	4b03      	ldr	r3, [pc, #12]	@ (8000cdc <HAL_GetTick+0x14>)
 8000cce:	681b      	ldr	r3, [r3, #0]
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	200001d0 	.word	0x200001d0

08000ce0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b085      	sub	sp, #20
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	f003 0307 	and.w	r3, r3, #7
 8000cee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d24 <__NVIC_SetPriorityGrouping+0x44>)
 8000cf2:	68db      	ldr	r3, [r3, #12]
 8000cf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cf6:	68ba      	ldr	r2, [r7, #8]
 8000cf8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d12:	4a04      	ldr	r2, [pc, #16]	@ (8000d24 <__NVIC_SetPriorityGrouping+0x44>)
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	60d3      	str	r3, [r2, #12]
}
 8000d18:	bf00      	nop
 8000d1a:	3714      	adds	r7, #20
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr
 8000d24:	e000ed00 	.word	0xe000ed00

08000d28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d2c:	4b04      	ldr	r3, [pc, #16]	@ (8000d40 <__NVIC_GetPriorityGrouping+0x18>)
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	0a1b      	lsrs	r3, r3, #8
 8000d32:	f003 0307 	and.w	r3, r3, #7
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr
 8000d40:	e000ed00 	.word	0xe000ed00

08000d44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	db0b      	blt.n	8000d6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d56:	79fb      	ldrb	r3, [r7, #7]
 8000d58:	f003 021f 	and.w	r2, r3, #31
 8000d5c:	4907      	ldr	r1, [pc, #28]	@ (8000d7c <__NVIC_EnableIRQ+0x38>)
 8000d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d62:	095b      	lsrs	r3, r3, #5
 8000d64:	2001      	movs	r0, #1
 8000d66:	fa00 f202 	lsl.w	r2, r0, r2
 8000d6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d6e:	bf00      	nop
 8000d70:	370c      	adds	r7, #12
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	e000e100 	.word	0xe000e100

08000d80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	4603      	mov	r3, r0
 8000d88:	6039      	str	r1, [r7, #0]
 8000d8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	db0a      	blt.n	8000daa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	b2da      	uxtb	r2, r3
 8000d98:	490c      	ldr	r1, [pc, #48]	@ (8000dcc <__NVIC_SetPriority+0x4c>)
 8000d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9e:	0112      	lsls	r2, r2, #4
 8000da0:	b2d2      	uxtb	r2, r2
 8000da2:	440b      	add	r3, r1
 8000da4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000da8:	e00a      	b.n	8000dc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	b2da      	uxtb	r2, r3
 8000dae:	4908      	ldr	r1, [pc, #32]	@ (8000dd0 <__NVIC_SetPriority+0x50>)
 8000db0:	79fb      	ldrb	r3, [r7, #7]
 8000db2:	f003 030f 	and.w	r3, r3, #15
 8000db6:	3b04      	subs	r3, #4
 8000db8:	0112      	lsls	r2, r2, #4
 8000dba:	b2d2      	uxtb	r2, r2
 8000dbc:	440b      	add	r3, r1
 8000dbe:	761a      	strb	r2, [r3, #24]
}
 8000dc0:	bf00      	nop
 8000dc2:	370c      	adds	r7, #12
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr
 8000dcc:	e000e100 	.word	0xe000e100
 8000dd0:	e000ed00 	.word	0xe000ed00

08000dd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b089      	sub	sp, #36	@ 0x24
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	60f8      	str	r0, [r7, #12]
 8000ddc:	60b9      	str	r1, [r7, #8]
 8000dde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	f003 0307 	and.w	r3, r3, #7
 8000de6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000de8:	69fb      	ldr	r3, [r7, #28]
 8000dea:	f1c3 0307 	rsb	r3, r3, #7
 8000dee:	2b04      	cmp	r3, #4
 8000df0:	bf28      	it	cs
 8000df2:	2304      	movcs	r3, #4
 8000df4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000df6:	69fb      	ldr	r3, [r7, #28]
 8000df8:	3304      	adds	r3, #4
 8000dfa:	2b06      	cmp	r3, #6
 8000dfc:	d902      	bls.n	8000e04 <NVIC_EncodePriority+0x30>
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	3b03      	subs	r3, #3
 8000e02:	e000      	b.n	8000e06 <NVIC_EncodePriority+0x32>
 8000e04:	2300      	movs	r3, #0
 8000e06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e08:	f04f 32ff 	mov.w	r2, #4294967295
 8000e0c:	69bb      	ldr	r3, [r7, #24]
 8000e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e12:	43da      	mvns	r2, r3
 8000e14:	68bb      	ldr	r3, [r7, #8]
 8000e16:	401a      	ands	r2, r3
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e1c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	fa01 f303 	lsl.w	r3, r1, r3
 8000e26:	43d9      	mvns	r1, r3
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e2c:	4313      	orrs	r3, r2
         );
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3724      	adds	r7, #36	@ 0x24
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr
	...

08000e3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	3b01      	subs	r3, #1
 8000e48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e4c:	d301      	bcc.n	8000e52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e4e:	2301      	movs	r3, #1
 8000e50:	e00f      	b.n	8000e72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e52:	4a0a      	ldr	r2, [pc, #40]	@ (8000e7c <SysTick_Config+0x40>)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	3b01      	subs	r3, #1
 8000e58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e5a:	210f      	movs	r1, #15
 8000e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e60:	f7ff ff8e 	bl	8000d80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e64:	4b05      	ldr	r3, [pc, #20]	@ (8000e7c <SysTick_Config+0x40>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e6a:	4b04      	ldr	r3, [pc, #16]	@ (8000e7c <SysTick_Config+0x40>)
 8000e6c:	2207      	movs	r2, #7
 8000e6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e70:	2300      	movs	r3, #0
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	e000e010 	.word	0xe000e010

08000e80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	f7ff ff29 	bl	8000ce0 <__NVIC_SetPriorityGrouping>
}
 8000e8e:	bf00      	nop
 8000e90:	3708      	adds	r7, #8
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b086      	sub	sp, #24
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	60b9      	str	r1, [r7, #8]
 8000ea0:	607a      	str	r2, [r7, #4]
 8000ea2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ea8:	f7ff ff3e 	bl	8000d28 <__NVIC_GetPriorityGrouping>
 8000eac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eae:	687a      	ldr	r2, [r7, #4]
 8000eb0:	68b9      	ldr	r1, [r7, #8]
 8000eb2:	6978      	ldr	r0, [r7, #20]
 8000eb4:	f7ff ff8e 	bl	8000dd4 <NVIC_EncodePriority>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ebe:	4611      	mov	r1, r2
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f7ff ff5d 	bl	8000d80 <__NVIC_SetPriority>
}
 8000ec6:	bf00      	nop
 8000ec8:	3718      	adds	r7, #24
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}

08000ece <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	b082      	sub	sp, #8
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ed8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000edc:	4618      	mov	r0, r3
 8000ede:	f7ff ff31 	bl	8000d44 <__NVIC_EnableIRQ>
}
 8000ee2:	bf00      	nop
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}

08000eea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000eea:	b580      	push	{r7, lr}
 8000eec:	b082      	sub	sp, #8
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ef2:	6878      	ldr	r0, [r7, #4]
 8000ef4:	f7ff ffa2 	bl	8000e3c <SysTick_Config>
 8000ef8:	4603      	mov	r3, r0
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}

08000f02 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b084      	sub	sp, #16
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f0e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000f10:	f7ff feda 	bl	8000cc8 <HAL_GetTick>
 8000f14:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	2b02      	cmp	r3, #2
 8000f20:	d008      	beq.n	8000f34 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2280      	movs	r2, #128	@ 0x80
 8000f26:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8000f30:	2301      	movs	r3, #1
 8000f32:	e052      	b.n	8000fda <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f022 0216 	bic.w	r2, r2, #22
 8000f42:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	695a      	ldr	r2, [r3, #20]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000f52:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d103      	bne.n	8000f64 <HAL_DMA_Abort+0x62>
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d007      	beq.n	8000f74 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f022 0208 	bic.w	r2, r2, #8
 8000f72:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f022 0201 	bic.w	r2, r2, #1
 8000f82:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000f84:	e013      	b.n	8000fae <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000f86:	f7ff fe9f 	bl	8000cc8 <HAL_GetTick>
 8000f8a:	4602      	mov	r2, r0
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	1ad3      	subs	r3, r2, r3
 8000f90:	2b05      	cmp	r3, #5
 8000f92:	d90c      	bls.n	8000fae <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2220      	movs	r2, #32
 8000f98:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2203      	movs	r2, #3
 8000f9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8000faa:	2303      	movs	r3, #3
 8000fac:	e015      	b.n	8000fda <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f003 0301 	and.w	r3, r3, #1
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d1e4      	bne.n	8000f86 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fc0:	223f      	movs	r2, #63	@ 0x3f
 8000fc2:	409a      	lsls	r2, r3
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2201      	movs	r2, #1
 8000fcc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8000fd8:	2300      	movs	r3, #0
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3710      	adds	r7, #16
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}

08000fe2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000fe2:	b480      	push	{r7}
 8000fe4:	b083      	sub	sp, #12
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	2b02      	cmp	r3, #2
 8000ff4:	d004      	beq.n	8001000 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2280      	movs	r2, #128	@ 0x80
 8000ffa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	e00c      	b.n	800101a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2205      	movs	r2, #5
 8001004:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f022 0201 	bic.w	r2, r2, #1
 8001016:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001018:	2300      	movs	r3, #0
}
 800101a:	4618      	mov	r0, r3
 800101c:	370c      	adds	r7, #12
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr
	...

08001028 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001028:	b480      	push	{r7}
 800102a:	b089      	sub	sp, #36	@ 0x24
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
 8001030:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001032:	2300      	movs	r3, #0
 8001034:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001036:	2300      	movs	r3, #0
 8001038:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800103a:	2300      	movs	r3, #0
 800103c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800103e:	2300      	movs	r3, #0
 8001040:	61fb      	str	r3, [r7, #28]
 8001042:	e177      	b.n	8001334 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001044:	2201      	movs	r2, #1
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	fa02 f303 	lsl.w	r3, r2, r3
 800104c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	697a      	ldr	r2, [r7, #20]
 8001054:	4013      	ands	r3, r2
 8001056:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001058:	693a      	ldr	r2, [r7, #16]
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	429a      	cmp	r2, r3
 800105e:	f040 8166 	bne.w	800132e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	f003 0303 	and.w	r3, r3, #3
 800106a:	2b01      	cmp	r3, #1
 800106c:	d005      	beq.n	800107a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001076:	2b02      	cmp	r3, #2
 8001078:	d130      	bne.n	80010dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001080:	69fb      	ldr	r3, [r7, #28]
 8001082:	005b      	lsls	r3, r3, #1
 8001084:	2203      	movs	r2, #3
 8001086:	fa02 f303 	lsl.w	r3, r2, r3
 800108a:	43db      	mvns	r3, r3
 800108c:	69ba      	ldr	r2, [r7, #24]
 800108e:	4013      	ands	r3, r2
 8001090:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	68da      	ldr	r2, [r3, #12]
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	fa02 f303 	lsl.w	r3, r2, r3
 800109e:	69ba      	ldr	r2, [r7, #24]
 80010a0:	4313      	orrs	r3, r2
 80010a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	69ba      	ldr	r2, [r7, #24]
 80010a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010b0:	2201      	movs	r2, #1
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	fa02 f303 	lsl.w	r3, r2, r3
 80010b8:	43db      	mvns	r3, r3
 80010ba:	69ba      	ldr	r2, [r7, #24]
 80010bc:	4013      	ands	r3, r2
 80010be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	091b      	lsrs	r3, r3, #4
 80010c6:	f003 0201 	and.w	r2, r3, #1
 80010ca:	69fb      	ldr	r3, [r7, #28]
 80010cc:	fa02 f303 	lsl.w	r3, r2, r3
 80010d0:	69ba      	ldr	r2, [r7, #24]
 80010d2:	4313      	orrs	r3, r2
 80010d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	69ba      	ldr	r2, [r7, #24]
 80010da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f003 0303 	and.w	r3, r3, #3
 80010e4:	2b03      	cmp	r3, #3
 80010e6:	d017      	beq.n	8001118 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	68db      	ldr	r3, [r3, #12]
 80010ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	005b      	lsls	r3, r3, #1
 80010f2:	2203      	movs	r2, #3
 80010f4:	fa02 f303 	lsl.w	r3, r2, r3
 80010f8:	43db      	mvns	r3, r3
 80010fa:	69ba      	ldr	r2, [r7, #24]
 80010fc:	4013      	ands	r3, r2
 80010fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	689a      	ldr	r2, [r3, #8]
 8001104:	69fb      	ldr	r3, [r7, #28]
 8001106:	005b      	lsls	r3, r3, #1
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	69ba      	ldr	r2, [r7, #24]
 800110e:	4313      	orrs	r3, r2
 8001110:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f003 0303 	and.w	r3, r3, #3
 8001120:	2b02      	cmp	r3, #2
 8001122:	d123      	bne.n	800116c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001124:	69fb      	ldr	r3, [r7, #28]
 8001126:	08da      	lsrs	r2, r3, #3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	3208      	adds	r2, #8
 800112c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001130:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	f003 0307 	and.w	r3, r3, #7
 8001138:	009b      	lsls	r3, r3, #2
 800113a:	220f      	movs	r2, #15
 800113c:	fa02 f303 	lsl.w	r3, r2, r3
 8001140:	43db      	mvns	r3, r3
 8001142:	69ba      	ldr	r2, [r7, #24]
 8001144:	4013      	ands	r3, r2
 8001146:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	691a      	ldr	r2, [r3, #16]
 800114c:	69fb      	ldr	r3, [r7, #28]
 800114e:	f003 0307 	and.w	r3, r3, #7
 8001152:	009b      	lsls	r3, r3, #2
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	4313      	orrs	r3, r2
 800115c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	08da      	lsrs	r2, r3, #3
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	3208      	adds	r2, #8
 8001166:	69b9      	ldr	r1, [r7, #24]
 8001168:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001172:	69fb      	ldr	r3, [r7, #28]
 8001174:	005b      	lsls	r3, r3, #1
 8001176:	2203      	movs	r2, #3
 8001178:	fa02 f303 	lsl.w	r3, r2, r3
 800117c:	43db      	mvns	r3, r3
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	4013      	ands	r3, r2
 8001182:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	f003 0203 	and.w	r2, r3, #3
 800118c:	69fb      	ldr	r3, [r7, #28]
 800118e:	005b      	lsls	r3, r3, #1
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	4313      	orrs	r3, r2
 8001198:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	69ba      	ldr	r2, [r7, #24]
 800119e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	f000 80c0 	beq.w	800132e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ae:	2300      	movs	r3, #0
 80011b0:	60fb      	str	r3, [r7, #12]
 80011b2:	4b66      	ldr	r3, [pc, #408]	@ (800134c <HAL_GPIO_Init+0x324>)
 80011b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011b6:	4a65      	ldr	r2, [pc, #404]	@ (800134c <HAL_GPIO_Init+0x324>)
 80011b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80011be:	4b63      	ldr	r3, [pc, #396]	@ (800134c <HAL_GPIO_Init+0x324>)
 80011c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011c6:	60fb      	str	r3, [r7, #12]
 80011c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011ca:	4a61      	ldr	r2, [pc, #388]	@ (8001350 <HAL_GPIO_Init+0x328>)
 80011cc:	69fb      	ldr	r3, [r7, #28]
 80011ce:	089b      	lsrs	r3, r3, #2
 80011d0:	3302      	adds	r3, #2
 80011d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	f003 0303 	and.w	r3, r3, #3
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	220f      	movs	r2, #15
 80011e2:	fa02 f303 	lsl.w	r3, r2, r3
 80011e6:	43db      	mvns	r3, r3
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	4013      	ands	r3, r2
 80011ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4a58      	ldr	r2, [pc, #352]	@ (8001354 <HAL_GPIO_Init+0x32c>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d037      	beq.n	8001266 <HAL_GPIO_Init+0x23e>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4a57      	ldr	r2, [pc, #348]	@ (8001358 <HAL_GPIO_Init+0x330>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d031      	beq.n	8001262 <HAL_GPIO_Init+0x23a>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4a56      	ldr	r2, [pc, #344]	@ (800135c <HAL_GPIO_Init+0x334>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d02b      	beq.n	800125e <HAL_GPIO_Init+0x236>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4a55      	ldr	r2, [pc, #340]	@ (8001360 <HAL_GPIO_Init+0x338>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d025      	beq.n	800125a <HAL_GPIO_Init+0x232>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4a54      	ldr	r2, [pc, #336]	@ (8001364 <HAL_GPIO_Init+0x33c>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d01f      	beq.n	8001256 <HAL_GPIO_Init+0x22e>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4a53      	ldr	r2, [pc, #332]	@ (8001368 <HAL_GPIO_Init+0x340>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d019      	beq.n	8001252 <HAL_GPIO_Init+0x22a>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4a52      	ldr	r2, [pc, #328]	@ (800136c <HAL_GPIO_Init+0x344>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d013      	beq.n	800124e <HAL_GPIO_Init+0x226>
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4a51      	ldr	r2, [pc, #324]	@ (8001370 <HAL_GPIO_Init+0x348>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d00d      	beq.n	800124a <HAL_GPIO_Init+0x222>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4a50      	ldr	r2, [pc, #320]	@ (8001374 <HAL_GPIO_Init+0x34c>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d007      	beq.n	8001246 <HAL_GPIO_Init+0x21e>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a4f      	ldr	r2, [pc, #316]	@ (8001378 <HAL_GPIO_Init+0x350>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d101      	bne.n	8001242 <HAL_GPIO_Init+0x21a>
 800123e:	2309      	movs	r3, #9
 8001240:	e012      	b.n	8001268 <HAL_GPIO_Init+0x240>
 8001242:	230a      	movs	r3, #10
 8001244:	e010      	b.n	8001268 <HAL_GPIO_Init+0x240>
 8001246:	2308      	movs	r3, #8
 8001248:	e00e      	b.n	8001268 <HAL_GPIO_Init+0x240>
 800124a:	2307      	movs	r3, #7
 800124c:	e00c      	b.n	8001268 <HAL_GPIO_Init+0x240>
 800124e:	2306      	movs	r3, #6
 8001250:	e00a      	b.n	8001268 <HAL_GPIO_Init+0x240>
 8001252:	2305      	movs	r3, #5
 8001254:	e008      	b.n	8001268 <HAL_GPIO_Init+0x240>
 8001256:	2304      	movs	r3, #4
 8001258:	e006      	b.n	8001268 <HAL_GPIO_Init+0x240>
 800125a:	2303      	movs	r3, #3
 800125c:	e004      	b.n	8001268 <HAL_GPIO_Init+0x240>
 800125e:	2302      	movs	r3, #2
 8001260:	e002      	b.n	8001268 <HAL_GPIO_Init+0x240>
 8001262:	2301      	movs	r3, #1
 8001264:	e000      	b.n	8001268 <HAL_GPIO_Init+0x240>
 8001266:	2300      	movs	r3, #0
 8001268:	69fa      	ldr	r2, [r7, #28]
 800126a:	f002 0203 	and.w	r2, r2, #3
 800126e:	0092      	lsls	r2, r2, #2
 8001270:	4093      	lsls	r3, r2
 8001272:	69ba      	ldr	r2, [r7, #24]
 8001274:	4313      	orrs	r3, r2
 8001276:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001278:	4935      	ldr	r1, [pc, #212]	@ (8001350 <HAL_GPIO_Init+0x328>)
 800127a:	69fb      	ldr	r3, [r7, #28]
 800127c:	089b      	lsrs	r3, r3, #2
 800127e:	3302      	adds	r3, #2
 8001280:	69ba      	ldr	r2, [r7, #24]
 8001282:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001286:	4b3d      	ldr	r3, [pc, #244]	@ (800137c <HAL_GPIO_Init+0x354>)
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	43db      	mvns	r3, r3
 8001290:	69ba      	ldr	r2, [r7, #24]
 8001292:	4013      	ands	r3, r2
 8001294:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d003      	beq.n	80012aa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80012a2:	69ba      	ldr	r2, [r7, #24]
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012aa:	4a34      	ldr	r2, [pc, #208]	@ (800137c <HAL_GPIO_Init+0x354>)
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012b0:	4b32      	ldr	r3, [pc, #200]	@ (800137c <HAL_GPIO_Init+0x354>)
 80012b2:	68db      	ldr	r3, [r3, #12]
 80012b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012b6:	693b      	ldr	r3, [r7, #16]
 80012b8:	43db      	mvns	r3, r3
 80012ba:	69ba      	ldr	r2, [r7, #24]
 80012bc:	4013      	ands	r3, r2
 80012be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d003      	beq.n	80012d4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80012cc:	69ba      	ldr	r2, [r7, #24]
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012d4:	4a29      	ldr	r2, [pc, #164]	@ (800137c <HAL_GPIO_Init+0x354>)
 80012d6:	69bb      	ldr	r3, [r7, #24]
 80012d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80012da:	4b28      	ldr	r3, [pc, #160]	@ (800137c <HAL_GPIO_Init+0x354>)
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	43db      	mvns	r3, r3
 80012e4:	69ba      	ldr	r2, [r7, #24]
 80012e6:	4013      	ands	r3, r2
 80012e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d003      	beq.n	80012fe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80012f6:	69ba      	ldr	r2, [r7, #24]
 80012f8:	693b      	ldr	r3, [r7, #16]
 80012fa:	4313      	orrs	r3, r2
 80012fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012fe:	4a1f      	ldr	r2, [pc, #124]	@ (800137c <HAL_GPIO_Init+0x354>)
 8001300:	69bb      	ldr	r3, [r7, #24]
 8001302:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001304:	4b1d      	ldr	r3, [pc, #116]	@ (800137c <HAL_GPIO_Init+0x354>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	43db      	mvns	r3, r3
 800130e:	69ba      	ldr	r2, [r7, #24]
 8001310:	4013      	ands	r3, r2
 8001312:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800131c:	2b00      	cmp	r3, #0
 800131e:	d003      	beq.n	8001328 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001320:	69ba      	ldr	r2, [r7, #24]
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	4313      	orrs	r3, r2
 8001326:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001328:	4a14      	ldr	r2, [pc, #80]	@ (800137c <HAL_GPIO_Init+0x354>)
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	3301      	adds	r3, #1
 8001332:	61fb      	str	r3, [r7, #28]
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	2b0f      	cmp	r3, #15
 8001338:	f67f ae84 	bls.w	8001044 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800133c:	bf00      	nop
 800133e:	bf00      	nop
 8001340:	3724      	adds	r7, #36	@ 0x24
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	40023800 	.word	0x40023800
 8001350:	40013800 	.word	0x40013800
 8001354:	40020000 	.word	0x40020000
 8001358:	40020400 	.word	0x40020400
 800135c:	40020800 	.word	0x40020800
 8001360:	40020c00 	.word	0x40020c00
 8001364:	40021000 	.word	0x40021000
 8001368:	40021400 	.word	0x40021400
 800136c:	40021800 	.word	0x40021800
 8001370:	40021c00 	.word	0x40021c00
 8001374:	40022000 	.word	0x40022000
 8001378:	40022400 	.word	0x40022400
 800137c:	40013c00 	.word	0x40013c00

08001380 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b086      	sub	sp, #24
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d101      	bne.n	8001392 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800138e:	2301      	movs	r3, #1
 8001390:	e267      	b.n	8001862 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 0301 	and.w	r3, r3, #1
 800139a:	2b00      	cmp	r3, #0
 800139c:	d075      	beq.n	800148a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800139e:	4b88      	ldr	r3, [pc, #544]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 80013a0:	689b      	ldr	r3, [r3, #8]
 80013a2:	f003 030c 	and.w	r3, r3, #12
 80013a6:	2b04      	cmp	r3, #4
 80013a8:	d00c      	beq.n	80013c4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013aa:	4b85      	ldr	r3, [pc, #532]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80013b2:	2b08      	cmp	r3, #8
 80013b4:	d112      	bne.n	80013dc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013b6:	4b82      	ldr	r3, [pc, #520]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80013c2:	d10b      	bne.n	80013dc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013c4:	4b7e      	ldr	r3, [pc, #504]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d05b      	beq.n	8001488 <HAL_RCC_OscConfig+0x108>
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d157      	bne.n	8001488 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80013d8:	2301      	movs	r3, #1
 80013da:	e242      	b.n	8001862 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013e4:	d106      	bne.n	80013f4 <HAL_RCC_OscConfig+0x74>
 80013e6:	4b76      	ldr	r3, [pc, #472]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a75      	ldr	r2, [pc, #468]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 80013ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013f0:	6013      	str	r3, [r2, #0]
 80013f2:	e01d      	b.n	8001430 <HAL_RCC_OscConfig+0xb0>
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80013fc:	d10c      	bne.n	8001418 <HAL_RCC_OscConfig+0x98>
 80013fe:	4b70      	ldr	r3, [pc, #448]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a6f      	ldr	r2, [pc, #444]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 8001404:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001408:	6013      	str	r3, [r2, #0]
 800140a:	4b6d      	ldr	r3, [pc, #436]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4a6c      	ldr	r2, [pc, #432]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 8001410:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001414:	6013      	str	r3, [r2, #0]
 8001416:	e00b      	b.n	8001430 <HAL_RCC_OscConfig+0xb0>
 8001418:	4b69      	ldr	r3, [pc, #420]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a68      	ldr	r2, [pc, #416]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 800141e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001422:	6013      	str	r3, [r2, #0]
 8001424:	4b66      	ldr	r3, [pc, #408]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a65      	ldr	r2, [pc, #404]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 800142a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800142e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d013      	beq.n	8001460 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001438:	f7ff fc46 	bl	8000cc8 <HAL_GetTick>
 800143c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800143e:	e008      	b.n	8001452 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001440:	f7ff fc42 	bl	8000cc8 <HAL_GetTick>
 8001444:	4602      	mov	r2, r0
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	2b64      	cmp	r3, #100	@ 0x64
 800144c:	d901      	bls.n	8001452 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800144e:	2303      	movs	r3, #3
 8001450:	e207      	b.n	8001862 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001452:	4b5b      	ldr	r3, [pc, #364]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800145a:	2b00      	cmp	r3, #0
 800145c:	d0f0      	beq.n	8001440 <HAL_RCC_OscConfig+0xc0>
 800145e:	e014      	b.n	800148a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001460:	f7ff fc32 	bl	8000cc8 <HAL_GetTick>
 8001464:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001466:	e008      	b.n	800147a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001468:	f7ff fc2e 	bl	8000cc8 <HAL_GetTick>
 800146c:	4602      	mov	r2, r0
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	1ad3      	subs	r3, r2, r3
 8001472:	2b64      	cmp	r3, #100	@ 0x64
 8001474:	d901      	bls.n	800147a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001476:	2303      	movs	r3, #3
 8001478:	e1f3      	b.n	8001862 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800147a:	4b51      	ldr	r3, [pc, #324]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001482:	2b00      	cmp	r3, #0
 8001484:	d1f0      	bne.n	8001468 <HAL_RCC_OscConfig+0xe8>
 8001486:	e000      	b.n	800148a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001488:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f003 0302 	and.w	r3, r3, #2
 8001492:	2b00      	cmp	r3, #0
 8001494:	d063      	beq.n	800155e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001496:	4b4a      	ldr	r3, [pc, #296]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 8001498:	689b      	ldr	r3, [r3, #8]
 800149a:	f003 030c 	and.w	r3, r3, #12
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d00b      	beq.n	80014ba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014a2:	4b47      	ldr	r3, [pc, #284]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 80014a4:	689b      	ldr	r3, [r3, #8]
 80014a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80014aa:	2b08      	cmp	r3, #8
 80014ac:	d11c      	bne.n	80014e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014ae:	4b44      	ldr	r3, [pc, #272]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d116      	bne.n	80014e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014ba:	4b41      	ldr	r3, [pc, #260]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f003 0302 	and.w	r3, r3, #2
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d005      	beq.n	80014d2 <HAL_RCC_OscConfig+0x152>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	68db      	ldr	r3, [r3, #12]
 80014ca:	2b01      	cmp	r3, #1
 80014cc:	d001      	beq.n	80014d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
 80014d0:	e1c7      	b.n	8001862 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014d2:	4b3b      	ldr	r3, [pc, #236]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	691b      	ldr	r3, [r3, #16]
 80014de:	00db      	lsls	r3, r3, #3
 80014e0:	4937      	ldr	r1, [pc, #220]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 80014e2:	4313      	orrs	r3, r2
 80014e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014e6:	e03a      	b.n	800155e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d020      	beq.n	8001532 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014f0:	4b34      	ldr	r3, [pc, #208]	@ (80015c4 <HAL_RCC_OscConfig+0x244>)
 80014f2:	2201      	movs	r2, #1
 80014f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014f6:	f7ff fbe7 	bl	8000cc8 <HAL_GetTick>
 80014fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014fc:	e008      	b.n	8001510 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014fe:	f7ff fbe3 	bl	8000cc8 <HAL_GetTick>
 8001502:	4602      	mov	r2, r0
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	1ad3      	subs	r3, r2, r3
 8001508:	2b02      	cmp	r3, #2
 800150a:	d901      	bls.n	8001510 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800150c:	2303      	movs	r3, #3
 800150e:	e1a8      	b.n	8001862 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001510:	4b2b      	ldr	r3, [pc, #172]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f003 0302 	and.w	r3, r3, #2
 8001518:	2b00      	cmp	r3, #0
 800151a:	d0f0      	beq.n	80014fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800151c:	4b28      	ldr	r3, [pc, #160]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	691b      	ldr	r3, [r3, #16]
 8001528:	00db      	lsls	r3, r3, #3
 800152a:	4925      	ldr	r1, [pc, #148]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 800152c:	4313      	orrs	r3, r2
 800152e:	600b      	str	r3, [r1, #0]
 8001530:	e015      	b.n	800155e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001532:	4b24      	ldr	r3, [pc, #144]	@ (80015c4 <HAL_RCC_OscConfig+0x244>)
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001538:	f7ff fbc6 	bl	8000cc8 <HAL_GetTick>
 800153c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800153e:	e008      	b.n	8001552 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001540:	f7ff fbc2 	bl	8000cc8 <HAL_GetTick>
 8001544:	4602      	mov	r2, r0
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	2b02      	cmp	r3, #2
 800154c:	d901      	bls.n	8001552 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800154e:	2303      	movs	r3, #3
 8001550:	e187      	b.n	8001862 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001552:	4b1b      	ldr	r3, [pc, #108]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 0302 	and.w	r3, r3, #2
 800155a:	2b00      	cmp	r3, #0
 800155c:	d1f0      	bne.n	8001540 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f003 0308 	and.w	r3, r3, #8
 8001566:	2b00      	cmp	r3, #0
 8001568:	d036      	beq.n	80015d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	695b      	ldr	r3, [r3, #20]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d016      	beq.n	80015a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001572:	4b15      	ldr	r3, [pc, #84]	@ (80015c8 <HAL_RCC_OscConfig+0x248>)
 8001574:	2201      	movs	r2, #1
 8001576:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001578:	f7ff fba6 	bl	8000cc8 <HAL_GetTick>
 800157c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800157e:	e008      	b.n	8001592 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001580:	f7ff fba2 	bl	8000cc8 <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	2b02      	cmp	r3, #2
 800158c:	d901      	bls.n	8001592 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e167      	b.n	8001862 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001592:	4b0b      	ldr	r3, [pc, #44]	@ (80015c0 <HAL_RCC_OscConfig+0x240>)
 8001594:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	2b00      	cmp	r3, #0
 800159c:	d0f0      	beq.n	8001580 <HAL_RCC_OscConfig+0x200>
 800159e:	e01b      	b.n	80015d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015a0:	4b09      	ldr	r3, [pc, #36]	@ (80015c8 <HAL_RCC_OscConfig+0x248>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015a6:	f7ff fb8f 	bl	8000cc8 <HAL_GetTick>
 80015aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015ac:	e00e      	b.n	80015cc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015ae:	f7ff fb8b 	bl	8000cc8 <HAL_GetTick>
 80015b2:	4602      	mov	r2, r0
 80015b4:	693b      	ldr	r3, [r7, #16]
 80015b6:	1ad3      	subs	r3, r2, r3
 80015b8:	2b02      	cmp	r3, #2
 80015ba:	d907      	bls.n	80015cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80015bc:	2303      	movs	r3, #3
 80015be:	e150      	b.n	8001862 <HAL_RCC_OscConfig+0x4e2>
 80015c0:	40023800 	.word	0x40023800
 80015c4:	42470000 	.word	0x42470000
 80015c8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015cc:	4b88      	ldr	r3, [pc, #544]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 80015ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80015d0:	f003 0302 	and.w	r3, r3, #2
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d1ea      	bne.n	80015ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f003 0304 	and.w	r3, r3, #4
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	f000 8097 	beq.w	8001714 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015e6:	2300      	movs	r3, #0
 80015e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015ea:	4b81      	ldr	r3, [pc, #516]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 80015ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d10f      	bne.n	8001616 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	60bb      	str	r3, [r7, #8]
 80015fa:	4b7d      	ldr	r3, [pc, #500]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 80015fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fe:	4a7c      	ldr	r2, [pc, #496]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 8001600:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001604:	6413      	str	r3, [r2, #64]	@ 0x40
 8001606:	4b7a      	ldr	r3, [pc, #488]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 8001608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800160e:	60bb      	str	r3, [r7, #8]
 8001610:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001612:	2301      	movs	r3, #1
 8001614:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001616:	4b77      	ldr	r3, [pc, #476]	@ (80017f4 <HAL_RCC_OscConfig+0x474>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800161e:	2b00      	cmp	r3, #0
 8001620:	d118      	bne.n	8001654 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001622:	4b74      	ldr	r3, [pc, #464]	@ (80017f4 <HAL_RCC_OscConfig+0x474>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a73      	ldr	r2, [pc, #460]	@ (80017f4 <HAL_RCC_OscConfig+0x474>)
 8001628:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800162c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800162e:	f7ff fb4b 	bl	8000cc8 <HAL_GetTick>
 8001632:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001634:	e008      	b.n	8001648 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001636:	f7ff fb47 	bl	8000cc8 <HAL_GetTick>
 800163a:	4602      	mov	r2, r0
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	2b02      	cmp	r3, #2
 8001642:	d901      	bls.n	8001648 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001644:	2303      	movs	r3, #3
 8001646:	e10c      	b.n	8001862 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001648:	4b6a      	ldr	r3, [pc, #424]	@ (80017f4 <HAL_RCC_OscConfig+0x474>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001650:	2b00      	cmp	r3, #0
 8001652:	d0f0      	beq.n	8001636 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	2b01      	cmp	r3, #1
 800165a:	d106      	bne.n	800166a <HAL_RCC_OscConfig+0x2ea>
 800165c:	4b64      	ldr	r3, [pc, #400]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 800165e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001660:	4a63      	ldr	r2, [pc, #396]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 8001662:	f043 0301 	orr.w	r3, r3, #1
 8001666:	6713      	str	r3, [r2, #112]	@ 0x70
 8001668:	e01c      	b.n	80016a4 <HAL_RCC_OscConfig+0x324>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	689b      	ldr	r3, [r3, #8]
 800166e:	2b05      	cmp	r3, #5
 8001670:	d10c      	bne.n	800168c <HAL_RCC_OscConfig+0x30c>
 8001672:	4b5f      	ldr	r3, [pc, #380]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 8001674:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001676:	4a5e      	ldr	r2, [pc, #376]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 8001678:	f043 0304 	orr.w	r3, r3, #4
 800167c:	6713      	str	r3, [r2, #112]	@ 0x70
 800167e:	4b5c      	ldr	r3, [pc, #368]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 8001680:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001682:	4a5b      	ldr	r2, [pc, #364]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 8001684:	f043 0301 	orr.w	r3, r3, #1
 8001688:	6713      	str	r3, [r2, #112]	@ 0x70
 800168a:	e00b      	b.n	80016a4 <HAL_RCC_OscConfig+0x324>
 800168c:	4b58      	ldr	r3, [pc, #352]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 800168e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001690:	4a57      	ldr	r2, [pc, #348]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 8001692:	f023 0301 	bic.w	r3, r3, #1
 8001696:	6713      	str	r3, [r2, #112]	@ 0x70
 8001698:	4b55      	ldr	r3, [pc, #340]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 800169a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800169c:	4a54      	ldr	r2, [pc, #336]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 800169e:	f023 0304 	bic.w	r3, r3, #4
 80016a2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d015      	beq.n	80016d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016ac:	f7ff fb0c 	bl	8000cc8 <HAL_GetTick>
 80016b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016b2:	e00a      	b.n	80016ca <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016b4:	f7ff fb08 	bl	8000cc8 <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e0cb      	b.n	8001862 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016ca:	4b49      	ldr	r3, [pc, #292]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 80016cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016ce:	f003 0302 	and.w	r3, r3, #2
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d0ee      	beq.n	80016b4 <HAL_RCC_OscConfig+0x334>
 80016d6:	e014      	b.n	8001702 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016d8:	f7ff faf6 	bl	8000cc8 <HAL_GetTick>
 80016dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016de:	e00a      	b.n	80016f6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016e0:	f7ff faf2 	bl	8000cc8 <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d901      	bls.n	80016f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80016f2:	2303      	movs	r3, #3
 80016f4:	e0b5      	b.n	8001862 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016f6:	4b3e      	ldr	r3, [pc, #248]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 80016f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016fa:	f003 0302 	and.w	r3, r3, #2
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d1ee      	bne.n	80016e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001702:	7dfb      	ldrb	r3, [r7, #23]
 8001704:	2b01      	cmp	r3, #1
 8001706:	d105      	bne.n	8001714 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001708:	4b39      	ldr	r3, [pc, #228]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 800170a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800170c:	4a38      	ldr	r2, [pc, #224]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 800170e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001712:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	699b      	ldr	r3, [r3, #24]
 8001718:	2b00      	cmp	r3, #0
 800171a:	f000 80a1 	beq.w	8001860 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800171e:	4b34      	ldr	r3, [pc, #208]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	f003 030c 	and.w	r3, r3, #12
 8001726:	2b08      	cmp	r3, #8
 8001728:	d05c      	beq.n	80017e4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	699b      	ldr	r3, [r3, #24]
 800172e:	2b02      	cmp	r3, #2
 8001730:	d141      	bne.n	80017b6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001732:	4b31      	ldr	r3, [pc, #196]	@ (80017f8 <HAL_RCC_OscConfig+0x478>)
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001738:	f7ff fac6 	bl	8000cc8 <HAL_GetTick>
 800173c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800173e:	e008      	b.n	8001752 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001740:	f7ff fac2 	bl	8000cc8 <HAL_GetTick>
 8001744:	4602      	mov	r2, r0
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	2b02      	cmp	r3, #2
 800174c:	d901      	bls.n	8001752 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800174e:	2303      	movs	r3, #3
 8001750:	e087      	b.n	8001862 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001752:	4b27      	ldr	r3, [pc, #156]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800175a:	2b00      	cmp	r3, #0
 800175c:	d1f0      	bne.n	8001740 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	69da      	ldr	r2, [r3, #28]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6a1b      	ldr	r3, [r3, #32]
 8001766:	431a      	orrs	r2, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800176c:	019b      	lsls	r3, r3, #6
 800176e:	431a      	orrs	r2, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001774:	085b      	lsrs	r3, r3, #1
 8001776:	3b01      	subs	r3, #1
 8001778:	041b      	lsls	r3, r3, #16
 800177a:	431a      	orrs	r2, r3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001780:	061b      	lsls	r3, r3, #24
 8001782:	491b      	ldr	r1, [pc, #108]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 8001784:	4313      	orrs	r3, r2
 8001786:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001788:	4b1b      	ldr	r3, [pc, #108]	@ (80017f8 <HAL_RCC_OscConfig+0x478>)
 800178a:	2201      	movs	r2, #1
 800178c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800178e:	f7ff fa9b 	bl	8000cc8 <HAL_GetTick>
 8001792:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001794:	e008      	b.n	80017a8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001796:	f7ff fa97 	bl	8000cc8 <HAL_GetTick>
 800179a:	4602      	mov	r2, r0
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d901      	bls.n	80017a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80017a4:	2303      	movs	r3, #3
 80017a6:	e05c      	b.n	8001862 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017a8:	4b11      	ldr	r3, [pc, #68]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d0f0      	beq.n	8001796 <HAL_RCC_OscConfig+0x416>
 80017b4:	e054      	b.n	8001860 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017b6:	4b10      	ldr	r3, [pc, #64]	@ (80017f8 <HAL_RCC_OscConfig+0x478>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017bc:	f7ff fa84 	bl	8000cc8 <HAL_GetTick>
 80017c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017c2:	e008      	b.n	80017d6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017c4:	f7ff fa80 	bl	8000cc8 <HAL_GetTick>
 80017c8:	4602      	mov	r2, r0
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	2b02      	cmp	r3, #2
 80017d0:	d901      	bls.n	80017d6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80017d2:	2303      	movs	r3, #3
 80017d4:	e045      	b.n	8001862 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017d6:	4b06      	ldr	r3, [pc, #24]	@ (80017f0 <HAL_RCC_OscConfig+0x470>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d1f0      	bne.n	80017c4 <HAL_RCC_OscConfig+0x444>
 80017e2:	e03d      	b.n	8001860 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	699b      	ldr	r3, [r3, #24]
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d107      	bne.n	80017fc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	e038      	b.n	8001862 <HAL_RCC_OscConfig+0x4e2>
 80017f0:	40023800 	.word	0x40023800
 80017f4:	40007000 	.word	0x40007000
 80017f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80017fc:	4b1b      	ldr	r3, [pc, #108]	@ (800186c <HAL_RCC_OscConfig+0x4ec>)
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	699b      	ldr	r3, [r3, #24]
 8001806:	2b01      	cmp	r3, #1
 8001808:	d028      	beq.n	800185c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001814:	429a      	cmp	r2, r3
 8001816:	d121      	bne.n	800185c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001822:	429a      	cmp	r2, r3
 8001824:	d11a      	bne.n	800185c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001826:	68fa      	ldr	r2, [r7, #12]
 8001828:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800182c:	4013      	ands	r3, r2
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001832:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001834:	4293      	cmp	r3, r2
 8001836:	d111      	bne.n	800185c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001842:	085b      	lsrs	r3, r3, #1
 8001844:	3b01      	subs	r3, #1
 8001846:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001848:	429a      	cmp	r2, r3
 800184a:	d107      	bne.n	800185c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001856:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001858:	429a      	cmp	r2, r3
 800185a:	d001      	beq.n	8001860 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800185c:	2301      	movs	r3, #1
 800185e:	e000      	b.n	8001862 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001860:	2300      	movs	r3, #0
}
 8001862:	4618      	mov	r0, r3
 8001864:	3718      	adds	r7, #24
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40023800 	.word	0x40023800

08001870 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d101      	bne.n	8001884 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001880:	2301      	movs	r3, #1
 8001882:	e0cc      	b.n	8001a1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001884:	4b68      	ldr	r3, [pc, #416]	@ (8001a28 <HAL_RCC_ClockConfig+0x1b8>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f003 030f 	and.w	r3, r3, #15
 800188c:	683a      	ldr	r2, [r7, #0]
 800188e:	429a      	cmp	r2, r3
 8001890:	d90c      	bls.n	80018ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001892:	4b65      	ldr	r3, [pc, #404]	@ (8001a28 <HAL_RCC_ClockConfig+0x1b8>)
 8001894:	683a      	ldr	r2, [r7, #0]
 8001896:	b2d2      	uxtb	r2, r2
 8001898:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800189a:	4b63      	ldr	r3, [pc, #396]	@ (8001a28 <HAL_RCC_ClockConfig+0x1b8>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f003 030f 	and.w	r3, r3, #15
 80018a2:	683a      	ldr	r2, [r7, #0]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d001      	beq.n	80018ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	e0b8      	b.n	8001a1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f003 0302 	and.w	r3, r3, #2
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d020      	beq.n	80018fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f003 0304 	and.w	r3, r3, #4
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d005      	beq.n	80018d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018c4:	4b59      	ldr	r3, [pc, #356]	@ (8001a2c <HAL_RCC_ClockConfig+0x1bc>)
 80018c6:	689b      	ldr	r3, [r3, #8]
 80018c8:	4a58      	ldr	r2, [pc, #352]	@ (8001a2c <HAL_RCC_ClockConfig+0x1bc>)
 80018ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80018ce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0308 	and.w	r3, r3, #8
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d005      	beq.n	80018e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018dc:	4b53      	ldr	r3, [pc, #332]	@ (8001a2c <HAL_RCC_ClockConfig+0x1bc>)
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	4a52      	ldr	r2, [pc, #328]	@ (8001a2c <HAL_RCC_ClockConfig+0x1bc>)
 80018e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80018e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018e8:	4b50      	ldr	r3, [pc, #320]	@ (8001a2c <HAL_RCC_ClockConfig+0x1bc>)
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	494d      	ldr	r1, [pc, #308]	@ (8001a2c <HAL_RCC_ClockConfig+0x1bc>)
 80018f6:	4313      	orrs	r3, r2
 80018f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 0301 	and.w	r3, r3, #1
 8001902:	2b00      	cmp	r3, #0
 8001904:	d044      	beq.n	8001990 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	2b01      	cmp	r3, #1
 800190c:	d107      	bne.n	800191e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800190e:	4b47      	ldr	r3, [pc, #284]	@ (8001a2c <HAL_RCC_ClockConfig+0x1bc>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d119      	bne.n	800194e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
 800191c:	e07f      	b.n	8001a1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	2b02      	cmp	r3, #2
 8001924:	d003      	beq.n	800192e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800192a:	2b03      	cmp	r3, #3
 800192c:	d107      	bne.n	800193e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800192e:	4b3f      	ldr	r3, [pc, #252]	@ (8001a2c <HAL_RCC_ClockConfig+0x1bc>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001936:	2b00      	cmp	r3, #0
 8001938:	d109      	bne.n	800194e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e06f      	b.n	8001a1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800193e:	4b3b      	ldr	r3, [pc, #236]	@ (8001a2c <HAL_RCC_ClockConfig+0x1bc>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 0302 	and.w	r3, r3, #2
 8001946:	2b00      	cmp	r3, #0
 8001948:	d101      	bne.n	800194e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e067      	b.n	8001a1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800194e:	4b37      	ldr	r3, [pc, #220]	@ (8001a2c <HAL_RCC_ClockConfig+0x1bc>)
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	f023 0203 	bic.w	r2, r3, #3
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	4934      	ldr	r1, [pc, #208]	@ (8001a2c <HAL_RCC_ClockConfig+0x1bc>)
 800195c:	4313      	orrs	r3, r2
 800195e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001960:	f7ff f9b2 	bl	8000cc8 <HAL_GetTick>
 8001964:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001966:	e00a      	b.n	800197e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001968:	f7ff f9ae 	bl	8000cc8 <HAL_GetTick>
 800196c:	4602      	mov	r2, r0
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001976:	4293      	cmp	r3, r2
 8001978:	d901      	bls.n	800197e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800197a:	2303      	movs	r3, #3
 800197c:	e04f      	b.n	8001a1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800197e:	4b2b      	ldr	r3, [pc, #172]	@ (8001a2c <HAL_RCC_ClockConfig+0x1bc>)
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	f003 020c 	and.w	r2, r3, #12
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	429a      	cmp	r2, r3
 800198e:	d1eb      	bne.n	8001968 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001990:	4b25      	ldr	r3, [pc, #148]	@ (8001a28 <HAL_RCC_ClockConfig+0x1b8>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 030f 	and.w	r3, r3, #15
 8001998:	683a      	ldr	r2, [r7, #0]
 800199a:	429a      	cmp	r2, r3
 800199c:	d20c      	bcs.n	80019b8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800199e:	4b22      	ldr	r3, [pc, #136]	@ (8001a28 <HAL_RCC_ClockConfig+0x1b8>)
 80019a0:	683a      	ldr	r2, [r7, #0]
 80019a2:	b2d2      	uxtb	r2, r2
 80019a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019a6:	4b20      	ldr	r3, [pc, #128]	@ (8001a28 <HAL_RCC_ClockConfig+0x1b8>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 030f 	and.w	r3, r3, #15
 80019ae:	683a      	ldr	r2, [r7, #0]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d001      	beq.n	80019b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e032      	b.n	8001a1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0304 	and.w	r3, r3, #4
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d008      	beq.n	80019d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019c4:	4b19      	ldr	r3, [pc, #100]	@ (8001a2c <HAL_RCC_ClockConfig+0x1bc>)
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	4916      	ldr	r1, [pc, #88]	@ (8001a2c <HAL_RCC_ClockConfig+0x1bc>)
 80019d2:	4313      	orrs	r3, r2
 80019d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 0308 	and.w	r3, r3, #8
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d009      	beq.n	80019f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019e2:	4b12      	ldr	r3, [pc, #72]	@ (8001a2c <HAL_RCC_ClockConfig+0x1bc>)
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	691b      	ldr	r3, [r3, #16]
 80019ee:	00db      	lsls	r3, r3, #3
 80019f0:	490e      	ldr	r1, [pc, #56]	@ (8001a2c <HAL_RCC_ClockConfig+0x1bc>)
 80019f2:	4313      	orrs	r3, r2
 80019f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80019f6:	f000 f821 	bl	8001a3c <HAL_RCC_GetSysClockFreq>
 80019fa:	4602      	mov	r2, r0
 80019fc:	4b0b      	ldr	r3, [pc, #44]	@ (8001a2c <HAL_RCC_ClockConfig+0x1bc>)
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	091b      	lsrs	r3, r3, #4
 8001a02:	f003 030f 	and.w	r3, r3, #15
 8001a06:	490a      	ldr	r1, [pc, #40]	@ (8001a30 <HAL_RCC_ClockConfig+0x1c0>)
 8001a08:	5ccb      	ldrb	r3, [r1, r3]
 8001a0a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a0e:	4a09      	ldr	r2, [pc, #36]	@ (8001a34 <HAL_RCC_ClockConfig+0x1c4>)
 8001a10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001a12:	4b09      	ldr	r3, [pc, #36]	@ (8001a38 <HAL_RCC_ClockConfig+0x1c8>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff f912 	bl	8000c40 <HAL_InitTick>

  return HAL_OK;
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3710      	adds	r7, #16
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	40023c00 	.word	0x40023c00
 8001a2c:	40023800 	.word	0x40023800
 8001a30:	080036a0 	.word	0x080036a0
 8001a34:	20000000 	.word	0x20000000
 8001a38:	20000110 	.word	0x20000110

08001a3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a40:	b090      	sub	sp, #64	@ 0x40
 8001a42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001a44:	2300      	movs	r3, #0
 8001a46:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a48:	2300      	movs	r3, #0
 8001a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001a50:	2300      	movs	r3, #0
 8001a52:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a54:	4b59      	ldr	r3, [pc, #356]	@ (8001bbc <HAL_RCC_GetSysClockFreq+0x180>)
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	f003 030c 	and.w	r3, r3, #12
 8001a5c:	2b08      	cmp	r3, #8
 8001a5e:	d00d      	beq.n	8001a7c <HAL_RCC_GetSysClockFreq+0x40>
 8001a60:	2b08      	cmp	r3, #8
 8001a62:	f200 80a1 	bhi.w	8001ba8 <HAL_RCC_GetSysClockFreq+0x16c>
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d002      	beq.n	8001a70 <HAL_RCC_GetSysClockFreq+0x34>
 8001a6a:	2b04      	cmp	r3, #4
 8001a6c:	d003      	beq.n	8001a76 <HAL_RCC_GetSysClockFreq+0x3a>
 8001a6e:	e09b      	b.n	8001ba8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a70:	4b53      	ldr	r3, [pc, #332]	@ (8001bc0 <HAL_RCC_GetSysClockFreq+0x184>)
 8001a72:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8001a74:	e09b      	b.n	8001bae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a76:	4b53      	ldr	r3, [pc, #332]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001a78:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001a7a:	e098      	b.n	8001bae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a7c:	4b4f      	ldr	r3, [pc, #316]	@ (8001bbc <HAL_RCC_GetSysClockFreq+0x180>)
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a84:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a86:	4b4d      	ldr	r3, [pc, #308]	@ (8001bbc <HAL_RCC_GetSysClockFreq+0x180>)
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d028      	beq.n	8001ae4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a92:	4b4a      	ldr	r3, [pc, #296]	@ (8001bbc <HAL_RCC_GetSysClockFreq+0x180>)
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	099b      	lsrs	r3, r3, #6
 8001a98:	2200      	movs	r2, #0
 8001a9a:	623b      	str	r3, [r7, #32]
 8001a9c:	627a      	str	r2, [r7, #36]	@ 0x24
 8001a9e:	6a3b      	ldr	r3, [r7, #32]
 8001aa0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	4b47      	ldr	r3, [pc, #284]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001aa8:	fb03 f201 	mul.w	r2, r3, r1
 8001aac:	2300      	movs	r3, #0
 8001aae:	fb00 f303 	mul.w	r3, r0, r3
 8001ab2:	4413      	add	r3, r2
 8001ab4:	4a43      	ldr	r2, [pc, #268]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001ab6:	fba0 1202 	umull	r1, r2, r0, r2
 8001aba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001abc:	460a      	mov	r2, r1
 8001abe:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001ac0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ac2:	4413      	add	r3, r2
 8001ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ac6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ac8:	2200      	movs	r2, #0
 8001aca:	61bb      	str	r3, [r7, #24]
 8001acc:	61fa      	str	r2, [r7, #28]
 8001ace:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ad2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001ad6:	f7fe fbe3 	bl	80002a0 <__aeabi_uldivmod>
 8001ada:	4602      	mov	r2, r0
 8001adc:	460b      	mov	r3, r1
 8001ade:	4613      	mov	r3, r2
 8001ae0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ae2:	e053      	b.n	8001b8c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ae4:	4b35      	ldr	r3, [pc, #212]	@ (8001bbc <HAL_RCC_GetSysClockFreq+0x180>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	099b      	lsrs	r3, r3, #6
 8001aea:	2200      	movs	r2, #0
 8001aec:	613b      	str	r3, [r7, #16]
 8001aee:	617a      	str	r2, [r7, #20]
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001af6:	f04f 0b00 	mov.w	fp, #0
 8001afa:	4652      	mov	r2, sl
 8001afc:	465b      	mov	r3, fp
 8001afe:	f04f 0000 	mov.w	r0, #0
 8001b02:	f04f 0100 	mov.w	r1, #0
 8001b06:	0159      	lsls	r1, r3, #5
 8001b08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b0c:	0150      	lsls	r0, r2, #5
 8001b0e:	4602      	mov	r2, r0
 8001b10:	460b      	mov	r3, r1
 8001b12:	ebb2 080a 	subs.w	r8, r2, sl
 8001b16:	eb63 090b 	sbc.w	r9, r3, fp
 8001b1a:	f04f 0200 	mov.w	r2, #0
 8001b1e:	f04f 0300 	mov.w	r3, #0
 8001b22:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001b26:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001b2a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001b2e:	ebb2 0408 	subs.w	r4, r2, r8
 8001b32:	eb63 0509 	sbc.w	r5, r3, r9
 8001b36:	f04f 0200 	mov.w	r2, #0
 8001b3a:	f04f 0300 	mov.w	r3, #0
 8001b3e:	00eb      	lsls	r3, r5, #3
 8001b40:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b44:	00e2      	lsls	r2, r4, #3
 8001b46:	4614      	mov	r4, r2
 8001b48:	461d      	mov	r5, r3
 8001b4a:	eb14 030a 	adds.w	r3, r4, sl
 8001b4e:	603b      	str	r3, [r7, #0]
 8001b50:	eb45 030b 	adc.w	r3, r5, fp
 8001b54:	607b      	str	r3, [r7, #4]
 8001b56:	f04f 0200 	mov.w	r2, #0
 8001b5a:	f04f 0300 	mov.w	r3, #0
 8001b5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b62:	4629      	mov	r1, r5
 8001b64:	028b      	lsls	r3, r1, #10
 8001b66:	4621      	mov	r1, r4
 8001b68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b6c:	4621      	mov	r1, r4
 8001b6e:	028a      	lsls	r2, r1, #10
 8001b70:	4610      	mov	r0, r2
 8001b72:	4619      	mov	r1, r3
 8001b74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b76:	2200      	movs	r2, #0
 8001b78:	60bb      	str	r3, [r7, #8]
 8001b7a:	60fa      	str	r2, [r7, #12]
 8001b7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b80:	f7fe fb8e 	bl	80002a0 <__aeabi_uldivmod>
 8001b84:	4602      	mov	r2, r0
 8001b86:	460b      	mov	r3, r1
 8001b88:	4613      	mov	r3, r2
 8001b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001bbc <HAL_RCC_GetSysClockFreq+0x180>)
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	0c1b      	lsrs	r3, r3, #16
 8001b92:	f003 0303 	and.w	r3, r3, #3
 8001b96:	3301      	adds	r3, #1
 8001b98:	005b      	lsls	r3, r3, #1
 8001b9a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8001b9c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ba4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001ba6:	e002      	b.n	8001bae <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ba8:	4b05      	ldr	r3, [pc, #20]	@ (8001bc0 <HAL_RCC_GetSysClockFreq+0x184>)
 8001baa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001bac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3740      	adds	r7, #64	@ 0x40
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001bba:	bf00      	nop
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	00f42400 	.word	0x00f42400
 8001bc4:	017d7840 	.word	0x017d7840

08001bc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bcc:	4b03      	ldr	r3, [pc, #12]	@ (8001bdc <HAL_RCC_GetHCLKFreq+0x14>)
 8001bce:	681b      	ldr	r3, [r3, #0]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	20000000 	.word	0x20000000

08001be0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001be4:	f7ff fff0 	bl	8001bc8 <HAL_RCC_GetHCLKFreq>
 8001be8:	4602      	mov	r2, r0
 8001bea:	4b05      	ldr	r3, [pc, #20]	@ (8001c00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	0a9b      	lsrs	r3, r3, #10
 8001bf0:	f003 0307 	and.w	r3, r3, #7
 8001bf4:	4903      	ldr	r1, [pc, #12]	@ (8001c04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bf6:	5ccb      	ldrb	r3, [r1, r3]
 8001bf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	40023800 	.word	0x40023800
 8001c04:	080036b0 	.word	0x080036b0

08001c08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001c0c:	f7ff ffdc 	bl	8001bc8 <HAL_RCC_GetHCLKFreq>
 8001c10:	4602      	mov	r2, r0
 8001c12:	4b05      	ldr	r3, [pc, #20]	@ (8001c28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	0b5b      	lsrs	r3, r3, #13
 8001c18:	f003 0307 	and.w	r3, r3, #7
 8001c1c:	4903      	ldr	r1, [pc, #12]	@ (8001c2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c1e:	5ccb      	ldrb	r3, [r1, r3]
 8001c20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	40023800 	.word	0x40023800
 8001c2c:	080036b0 	.word	0x080036b0

08001c30 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d101      	bne.n	8001c42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e042      	b.n	8001cc8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d106      	bne.n	8001c5c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2200      	movs	r2, #0
 8001c52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f7fe fe68 	bl	800092c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2224      	movs	r2, #36	@ 0x24
 8001c60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	68da      	ldr	r2, [r3, #12]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001c72:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	f000 fdc7 	bl	8002808 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	691a      	ldr	r2, [r3, #16]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001c88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	695a      	ldr	r2, [r3, #20]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001c98:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	68da      	ldr	r2, [r3, #12]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001ca8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2200      	movs	r2, #0
 8001cae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2220      	movs	r2, #32
 8001cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2220      	movs	r2, #32
 8001cbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001cc6:	2300      	movs	r3, #0
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3708      	adds	r7, #8
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b08a      	sub	sp, #40	@ 0x28
 8001cd4:	af02      	add	r7, sp, #8
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	603b      	str	r3, [r7, #0]
 8001cdc:	4613      	mov	r3, r2
 8001cde:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	2b20      	cmp	r3, #32
 8001cee:	d175      	bne.n	8001ddc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d002      	beq.n	8001cfc <HAL_UART_Transmit+0x2c>
 8001cf6:	88fb      	ldrh	r3, [r7, #6]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d101      	bne.n	8001d00 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e06e      	b.n	8001dde <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2200      	movs	r2, #0
 8001d04:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	2221      	movs	r2, #33	@ 0x21
 8001d0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001d0e:	f7fe ffdb 	bl	8000cc8 <HAL_GetTick>
 8001d12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	88fa      	ldrh	r2, [r7, #6]
 8001d18:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	88fa      	ldrh	r2, [r7, #6]
 8001d1e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d28:	d108      	bne.n	8001d3c <HAL_UART_Transmit+0x6c>
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	691b      	ldr	r3, [r3, #16]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d104      	bne.n	8001d3c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001d32:	2300      	movs	r3, #0
 8001d34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	61bb      	str	r3, [r7, #24]
 8001d3a:	e003      	b.n	8001d44 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001d40:	2300      	movs	r3, #0
 8001d42:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001d44:	e02e      	b.n	8001da4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	9300      	str	r3, [sp, #0]
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	2180      	movs	r1, #128	@ 0x80
 8001d50:	68f8      	ldr	r0, [r7, #12]
 8001d52:	f000 fb29 	bl	80023a8 <UART_WaitOnFlagUntilTimeout>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d005      	beq.n	8001d68 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	2220      	movs	r2, #32
 8001d60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001d64:	2303      	movs	r3, #3
 8001d66:	e03a      	b.n	8001dde <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001d68:	69fb      	ldr	r3, [r7, #28]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d10b      	bne.n	8001d86 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001d6e:	69bb      	ldr	r3, [r7, #24]
 8001d70:	881b      	ldrh	r3, [r3, #0]
 8001d72:	461a      	mov	r2, r3
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001d7c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	3302      	adds	r3, #2
 8001d82:	61bb      	str	r3, [r7, #24]
 8001d84:	e007      	b.n	8001d96 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	781a      	ldrb	r2, [r3, #0]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	3301      	adds	r3, #1
 8001d94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	3b01      	subs	r3, #1
 8001d9e:	b29a      	uxth	r2, r3
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001da8:	b29b      	uxth	r3, r3
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d1cb      	bne.n	8001d46 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	9300      	str	r3, [sp, #0]
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	2200      	movs	r2, #0
 8001db6:	2140      	movs	r1, #64	@ 0x40
 8001db8:	68f8      	ldr	r0, [r7, #12]
 8001dba:	f000 faf5 	bl	80023a8 <UART_WaitOnFlagUntilTimeout>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d005      	beq.n	8001dd0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2220      	movs	r2, #32
 8001dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	e006      	b.n	8001dde <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	2220      	movs	r2, #32
 8001dd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	e000      	b.n	8001dde <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001ddc:	2302      	movs	r3, #2
  }
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3720      	adds	r7, #32
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}

08001de6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001de6:	b580      	push	{r7, lr}
 8001de8:	b084      	sub	sp, #16
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	60f8      	str	r0, [r7, #12]
 8001dee:	60b9      	str	r1, [r7, #8]
 8001df0:	4613      	mov	r3, r2
 8001df2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	2b20      	cmp	r3, #32
 8001dfe:	d112      	bne.n	8001e26 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d002      	beq.n	8001e0c <HAL_UART_Receive_IT+0x26>
 8001e06:	88fb      	ldrh	r3, [r7, #6]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d101      	bne.n	8001e10 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e00b      	b.n	8001e28 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	2200      	movs	r2, #0
 8001e14:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8001e16:	88fb      	ldrh	r3, [r7, #6]
 8001e18:	461a      	mov	r2, r3
 8001e1a:	68b9      	ldr	r1, [r7, #8]
 8001e1c:	68f8      	ldr	r0, [r7, #12]
 8001e1e:	f000 fb1c 	bl	800245a <UART_Start_Receive_IT>
 8001e22:	4603      	mov	r3, r0
 8001e24:	e000      	b.n	8001e28 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8001e26:	2302      	movs	r3, #2
  }
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3710      	adds	r7, #16
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b0ba      	sub	sp, #232	@ 0xe8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	695b      	ldr	r3, [r3, #20]
 8001e52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8001e56:	2300      	movs	r3, #0
 8001e58:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001e62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e66:	f003 030f 	and.w	r3, r3, #15
 8001e6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8001e6e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d10f      	bne.n	8001e96 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001e76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e7a:	f003 0320 	and.w	r3, r3, #32
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d009      	beq.n	8001e96 <HAL_UART_IRQHandler+0x66>
 8001e82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001e86:	f003 0320 	and.w	r3, r3, #32
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d003      	beq.n	8001e96 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f000 fbfc 	bl	800268c <UART_Receive_IT>
      return;
 8001e94:	e25b      	b.n	800234e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001e96:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	f000 80de 	beq.w	800205c <HAL_UART_IRQHandler+0x22c>
 8001ea0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001ea4:	f003 0301 	and.w	r3, r3, #1
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d106      	bne.n	8001eba <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001eac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001eb0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	f000 80d1 	beq.w	800205c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001eba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001ebe:	f003 0301 	and.w	r3, r3, #1
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d00b      	beq.n	8001ede <HAL_UART_IRQHandler+0xae>
 8001ec6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001eca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d005      	beq.n	8001ede <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ed6:	f043 0201 	orr.w	r2, r3, #1
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001ede:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001ee2:	f003 0304 	and.w	r3, r3, #4
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d00b      	beq.n	8001f02 <HAL_UART_IRQHandler+0xd2>
 8001eea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d005      	beq.n	8001f02 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001efa:	f043 0202 	orr.w	r2, r3, #2
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001f06:	f003 0302 	and.w	r3, r3, #2
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d00b      	beq.n	8001f26 <HAL_UART_IRQHandler+0xf6>
 8001f0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001f12:	f003 0301 	and.w	r3, r3, #1
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d005      	beq.n	8001f26 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f1e:	f043 0204 	orr.w	r2, r3, #4
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001f26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001f2a:	f003 0308 	and.w	r3, r3, #8
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d011      	beq.n	8001f56 <HAL_UART_IRQHandler+0x126>
 8001f32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001f36:	f003 0320 	and.w	r3, r3, #32
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d105      	bne.n	8001f4a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8001f3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d005      	beq.n	8001f56 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f4e:	f043 0208 	orr.w	r2, r3, #8
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	f000 81f2 	beq.w	8002344 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001f60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001f64:	f003 0320 	and.w	r3, r3, #32
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d008      	beq.n	8001f7e <HAL_UART_IRQHandler+0x14e>
 8001f6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001f70:	f003 0320 	and.w	r3, r3, #32
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d002      	beq.n	8001f7e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	f000 fb87 	bl	800268c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	695b      	ldr	r3, [r3, #20]
 8001f84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f88:	2b40      	cmp	r3, #64	@ 0x40
 8001f8a:	bf0c      	ite	eq
 8001f8c:	2301      	moveq	r3, #1
 8001f8e:	2300      	movne	r3, #0
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f9a:	f003 0308 	and.w	r3, r3, #8
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d103      	bne.n	8001faa <HAL_UART_IRQHandler+0x17a>
 8001fa2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d04f      	beq.n	800204a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f000 fa8f 	bl	80024ce <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	695b      	ldr	r3, [r3, #20]
 8001fb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fba:	2b40      	cmp	r3, #64	@ 0x40
 8001fbc:	d141      	bne.n	8002042 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	3314      	adds	r3, #20
 8001fc4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fc8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001fcc:	e853 3f00 	ldrex	r3, [r3]
 8001fd0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8001fd4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001fd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001fdc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	3314      	adds	r3, #20
 8001fe6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001fea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8001fee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ff2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8001ff6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001ffa:	e841 2300 	strex	r3, r2, [r1]
 8001ffe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002002:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d1d9      	bne.n	8001fbe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800200e:	2b00      	cmp	r3, #0
 8002010:	d013      	beq.n	800203a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002016:	4a7e      	ldr	r2, [pc, #504]	@ (8002210 <HAL_UART_IRQHandler+0x3e0>)
 8002018:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800201e:	4618      	mov	r0, r3
 8002020:	f7fe ffdf 	bl	8000fe2 <HAL_DMA_Abort_IT>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d016      	beq.n	8002058 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800202e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002034:	4610      	mov	r0, r2
 8002036:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002038:	e00e      	b.n	8002058 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f000 f99e 	bl	800237c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002040:	e00a      	b.n	8002058 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f000 f99a 	bl	800237c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002048:	e006      	b.n	8002058 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f000 f996 	bl	800237c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2200      	movs	r2, #0
 8002054:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002056:	e175      	b.n	8002344 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002058:	bf00      	nop
    return;
 800205a:	e173      	b.n	8002344 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002060:	2b01      	cmp	r3, #1
 8002062:	f040 814f 	bne.w	8002304 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002066:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800206a:	f003 0310 	and.w	r3, r3, #16
 800206e:	2b00      	cmp	r3, #0
 8002070:	f000 8148 	beq.w	8002304 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002074:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002078:	f003 0310 	and.w	r3, r3, #16
 800207c:	2b00      	cmp	r3, #0
 800207e:	f000 8141 	beq.w	8002304 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002082:	2300      	movs	r3, #0
 8002084:	60bb      	str	r3, [r7, #8]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	60bb      	str	r3, [r7, #8]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	60bb      	str	r3, [r7, #8]
 8002096:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	695b      	ldr	r3, [r3, #20]
 800209e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020a2:	2b40      	cmp	r3, #64	@ 0x40
 80020a4:	f040 80b6 	bne.w	8002214 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80020b4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	f000 8145 	beq.w	8002348 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80020c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80020c6:	429a      	cmp	r2, r3
 80020c8:	f080 813e 	bcs.w	8002348 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80020d2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020d8:	69db      	ldr	r3, [r3, #28]
 80020da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80020de:	f000 8088 	beq.w	80021f2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	330c      	adds	r3, #12
 80020e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80020f0:	e853 3f00 	ldrex	r3, [r3]
 80020f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80020f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80020fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002100:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	330c      	adds	r3, #12
 800210a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800210e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002112:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002116:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800211a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800211e:	e841 2300 	strex	r3, r2, [r1]
 8002122:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002126:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800212a:	2b00      	cmp	r3, #0
 800212c:	d1d9      	bne.n	80020e2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	3314      	adds	r3, #20
 8002134:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002136:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002138:	e853 3f00 	ldrex	r3, [r3]
 800213c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800213e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002140:	f023 0301 	bic.w	r3, r3, #1
 8002144:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	3314      	adds	r3, #20
 800214e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002152:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002156:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002158:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800215a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800215e:	e841 2300 	strex	r3, r2, [r1]
 8002162:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002164:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002166:	2b00      	cmp	r3, #0
 8002168:	d1e1      	bne.n	800212e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	3314      	adds	r3, #20
 8002170:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002172:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002174:	e853 3f00 	ldrex	r3, [r3]
 8002178:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800217a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800217c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002180:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	3314      	adds	r3, #20
 800218a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800218e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002190:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002192:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002194:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002196:	e841 2300 	strex	r3, r2, [r1]
 800219a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800219c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d1e3      	bne.n	800216a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2220      	movs	r2, #32
 80021a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2200      	movs	r2, #0
 80021ae:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	330c      	adds	r3, #12
 80021b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80021ba:	e853 3f00 	ldrex	r3, [r3]
 80021be:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80021c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80021c2:	f023 0310 	bic.w	r3, r3, #16
 80021c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	330c      	adds	r3, #12
 80021d0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80021d4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80021d6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021d8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80021da:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80021dc:	e841 2300 	strex	r3, r2, [r1]
 80021e0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80021e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d1e3      	bne.n	80021b0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7fe fe88 	bl	8000f02 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2202      	movs	r2, #2
 80021f6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002200:	b29b      	uxth	r3, r3
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	b29b      	uxth	r3, r3
 8002206:	4619      	mov	r1, r3
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f000 f8c1 	bl	8002390 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800220e:	e09b      	b.n	8002348 <HAL_UART_IRQHandler+0x518>
 8002210:	08002595 	.word	0x08002595
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800221c:	b29b      	uxth	r3, r3
 800221e:	1ad3      	subs	r3, r2, r3
 8002220:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002228:	b29b      	uxth	r3, r3
 800222a:	2b00      	cmp	r3, #0
 800222c:	f000 808e 	beq.w	800234c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002230:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002234:	2b00      	cmp	r3, #0
 8002236:	f000 8089 	beq.w	800234c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	330c      	adds	r3, #12
 8002240:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002244:	e853 3f00 	ldrex	r3, [r3]
 8002248:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800224a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800224c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002250:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	330c      	adds	r3, #12
 800225a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800225e:	647a      	str	r2, [r7, #68]	@ 0x44
 8002260:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002262:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002264:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002266:	e841 2300 	strex	r3, r2, [r1]
 800226a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800226c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800226e:	2b00      	cmp	r3, #0
 8002270:	d1e3      	bne.n	800223a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	3314      	adds	r3, #20
 8002278:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800227a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800227c:	e853 3f00 	ldrex	r3, [r3]
 8002280:	623b      	str	r3, [r7, #32]
   return(result);
 8002282:	6a3b      	ldr	r3, [r7, #32]
 8002284:	f023 0301 	bic.w	r3, r3, #1
 8002288:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	3314      	adds	r3, #20
 8002292:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002296:	633a      	str	r2, [r7, #48]	@ 0x30
 8002298:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800229a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800229c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800229e:	e841 2300 	strex	r3, r2, [r1]
 80022a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80022a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d1e3      	bne.n	8002272 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2220      	movs	r2, #32
 80022ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2200      	movs	r2, #0
 80022b6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	330c      	adds	r3, #12
 80022be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	e853 3f00 	ldrex	r3, [r3]
 80022c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	f023 0310 	bic.w	r3, r3, #16
 80022ce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	330c      	adds	r3, #12
 80022d8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80022dc:	61fa      	str	r2, [r7, #28]
 80022de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022e0:	69b9      	ldr	r1, [r7, #24]
 80022e2:	69fa      	ldr	r2, [r7, #28]
 80022e4:	e841 2300 	strex	r3, r2, [r1]
 80022e8:	617b      	str	r3, [r7, #20]
   return(result);
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d1e3      	bne.n	80022b8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2202      	movs	r2, #2
 80022f4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80022f6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80022fa:	4619      	mov	r1, r3
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f000 f847 	bl	8002390 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002302:	e023      	b.n	800234c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002304:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002308:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800230c:	2b00      	cmp	r3, #0
 800230e:	d009      	beq.n	8002324 <HAL_UART_IRQHandler+0x4f4>
 8002310:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002314:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002318:	2b00      	cmp	r3, #0
 800231a:	d003      	beq.n	8002324 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f000 f94d 	bl	80025bc <UART_Transmit_IT>
    return;
 8002322:	e014      	b.n	800234e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002324:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800232c:	2b00      	cmp	r3, #0
 800232e:	d00e      	beq.n	800234e <HAL_UART_IRQHandler+0x51e>
 8002330:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002334:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002338:	2b00      	cmp	r3, #0
 800233a:	d008      	beq.n	800234e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f000 f98d 	bl	800265c <UART_EndTransmit_IT>
    return;
 8002342:	e004      	b.n	800234e <HAL_UART_IRQHandler+0x51e>
    return;
 8002344:	bf00      	nop
 8002346:	e002      	b.n	800234e <HAL_UART_IRQHandler+0x51e>
      return;
 8002348:	bf00      	nop
 800234a:	e000      	b.n	800234e <HAL_UART_IRQHandler+0x51e>
      return;
 800234c:	bf00      	nop
  }
}
 800234e:	37e8      	adds	r7, #232	@ 0xe8
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002370:	bf00      	nop
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002384:	bf00      	nop
 8002386:	370c      	adds	r7, #12
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	460b      	mov	r3, r1
 800239a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800239c:	bf00      	nop
 800239e:	370c      	adds	r7, #12
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr

080023a8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b086      	sub	sp, #24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	603b      	str	r3, [r7, #0]
 80023b4:	4613      	mov	r3, r2
 80023b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023b8:	e03b      	b.n	8002432 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023ba:	6a3b      	ldr	r3, [r7, #32]
 80023bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023c0:	d037      	beq.n	8002432 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023c2:	f7fe fc81 	bl	8000cc8 <HAL_GetTick>
 80023c6:	4602      	mov	r2, r0
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	6a3a      	ldr	r2, [r7, #32]
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d302      	bcc.n	80023d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80023d2:	6a3b      	ldr	r3, [r7, #32]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d101      	bne.n	80023dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80023d8:	2303      	movs	r3, #3
 80023da:	e03a      	b.n	8002452 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	f003 0304 	and.w	r3, r3, #4
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d023      	beq.n	8002432 <UART_WaitOnFlagUntilTimeout+0x8a>
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	2b80      	cmp	r3, #128	@ 0x80
 80023ee:	d020      	beq.n	8002432 <UART_WaitOnFlagUntilTimeout+0x8a>
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	2b40      	cmp	r3, #64	@ 0x40
 80023f4:	d01d      	beq.n	8002432 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 0308 	and.w	r3, r3, #8
 8002400:	2b08      	cmp	r3, #8
 8002402:	d116      	bne.n	8002432 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002404:	2300      	movs	r3, #0
 8002406:	617b      	str	r3, [r7, #20]
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	617b      	str	r3, [r7, #20]
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	617b      	str	r3, [r7, #20]
 8002418:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800241a:	68f8      	ldr	r0, [r7, #12]
 800241c:	f000 f857 	bl	80024ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2208      	movs	r2, #8
 8002424:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2200      	movs	r2, #0
 800242a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e00f      	b.n	8002452 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	4013      	ands	r3, r2
 800243c:	68ba      	ldr	r2, [r7, #8]
 800243e:	429a      	cmp	r2, r3
 8002440:	bf0c      	ite	eq
 8002442:	2301      	moveq	r3, #1
 8002444:	2300      	movne	r3, #0
 8002446:	b2db      	uxtb	r3, r3
 8002448:	461a      	mov	r2, r3
 800244a:	79fb      	ldrb	r3, [r7, #7]
 800244c:	429a      	cmp	r2, r3
 800244e:	d0b4      	beq.n	80023ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	3718      	adds	r7, #24
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}

0800245a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800245a:	b480      	push	{r7}
 800245c:	b085      	sub	sp, #20
 800245e:	af00      	add	r7, sp, #0
 8002460:	60f8      	str	r0, [r7, #12]
 8002462:	60b9      	str	r1, [r7, #8]
 8002464:	4613      	mov	r3, r2
 8002466:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	68ba      	ldr	r2, [r7, #8]
 800246c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	88fa      	ldrh	r2, [r7, #6]
 8002472:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	88fa      	ldrh	r2, [r7, #6]
 8002478:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2200      	movs	r2, #0
 800247e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2222      	movs	r2, #34	@ 0x22
 8002484:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	691b      	ldr	r3, [r3, #16]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d007      	beq.n	80024a0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	68da      	ldr	r2, [r3, #12]
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800249e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	695a      	ldr	r2, [r3, #20]
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f042 0201 	orr.w	r2, r2, #1
 80024ae:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	68da      	ldr	r2, [r3, #12]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f042 0220 	orr.w	r2, r2, #32
 80024be:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80024c0:	2300      	movs	r3, #0
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3714      	adds	r7, #20
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr

080024ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80024ce:	b480      	push	{r7}
 80024d0:	b095      	sub	sp, #84	@ 0x54
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	330c      	adds	r3, #12
 80024dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024e0:	e853 3f00 	ldrex	r3, [r3]
 80024e4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80024e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80024ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	330c      	adds	r3, #12
 80024f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80024f6:	643a      	str	r2, [r7, #64]	@ 0x40
 80024f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80024fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80024fe:	e841 2300 	strex	r3, r2, [r1]
 8002502:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002506:	2b00      	cmp	r3, #0
 8002508:	d1e5      	bne.n	80024d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	3314      	adds	r3, #20
 8002510:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002512:	6a3b      	ldr	r3, [r7, #32]
 8002514:	e853 3f00 	ldrex	r3, [r3]
 8002518:	61fb      	str	r3, [r7, #28]
   return(result);
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	f023 0301 	bic.w	r3, r3, #1
 8002520:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	3314      	adds	r3, #20
 8002528:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800252a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800252c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800252e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002530:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002532:	e841 2300 	strex	r3, r2, [r1]
 8002536:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800253a:	2b00      	cmp	r3, #0
 800253c:	d1e5      	bne.n	800250a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002542:	2b01      	cmp	r3, #1
 8002544:	d119      	bne.n	800257a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	330c      	adds	r3, #12
 800254c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	e853 3f00 	ldrex	r3, [r3]
 8002554:	60bb      	str	r3, [r7, #8]
   return(result);
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	f023 0310 	bic.w	r3, r3, #16
 800255c:	647b      	str	r3, [r7, #68]	@ 0x44
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	330c      	adds	r3, #12
 8002564:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002566:	61ba      	str	r2, [r7, #24]
 8002568:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800256a:	6979      	ldr	r1, [r7, #20]
 800256c:	69ba      	ldr	r2, [r7, #24]
 800256e:	e841 2300 	strex	r3, r2, [r1]
 8002572:	613b      	str	r3, [r7, #16]
   return(result);
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d1e5      	bne.n	8002546 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2220      	movs	r2, #32
 800257e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002588:	bf00      	nop
 800258a:	3754      	adds	r7, #84	@ 0x54
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	2200      	movs	r2, #0
 80025a6:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2200      	movs	r2, #0
 80025ac:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80025ae:	68f8      	ldr	r0, [r7, #12]
 80025b0:	f7ff fee4 	bl	800237c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80025b4:	bf00      	nop
 80025b6:	3710      	adds	r7, #16
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}

080025bc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80025bc:	b480      	push	{r7}
 80025be:	b085      	sub	sp, #20
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	2b21      	cmp	r3, #33	@ 0x21
 80025ce:	d13e      	bne.n	800264e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025d8:	d114      	bne.n	8002604 <UART_Transmit_IT+0x48>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	691b      	ldr	r3, [r3, #16]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d110      	bne.n	8002604 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6a1b      	ldr	r3, [r3, #32]
 80025e6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	881b      	ldrh	r3, [r3, #0]
 80025ec:	461a      	mov	r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80025f6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6a1b      	ldr	r3, [r3, #32]
 80025fc:	1c9a      	adds	r2, r3, #2
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	621a      	str	r2, [r3, #32]
 8002602:	e008      	b.n	8002616 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6a1b      	ldr	r3, [r3, #32]
 8002608:	1c59      	adds	r1, r3, #1
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	6211      	str	r1, [r2, #32]
 800260e:	781a      	ldrb	r2, [r3, #0]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800261a:	b29b      	uxth	r3, r3
 800261c:	3b01      	subs	r3, #1
 800261e:	b29b      	uxth	r3, r3
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	4619      	mov	r1, r3
 8002624:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002626:	2b00      	cmp	r3, #0
 8002628:	d10f      	bne.n	800264a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	68da      	ldr	r2, [r3, #12]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002638:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	68da      	ldr	r2, [r3, #12]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002648:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800264a:	2300      	movs	r3, #0
 800264c:	e000      	b.n	8002650 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800264e:	2302      	movs	r3, #2
  }
}
 8002650:	4618      	mov	r0, r3
 8002652:	3714      	adds	r7, #20
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr

0800265c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	68da      	ldr	r2, [r3, #12]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002672:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2220      	movs	r2, #32
 8002678:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800267c:	6878      	ldr	r0, [r7, #4]
 800267e:	f7ff fe69 	bl	8002354 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002682:	2300      	movs	r3, #0
}
 8002684:	4618      	mov	r0, r3
 8002686:	3708      	adds	r7, #8
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}

0800268c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b08c      	sub	sp, #48	@ 0x30
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800269a:	b2db      	uxtb	r3, r3
 800269c:	2b22      	cmp	r3, #34	@ 0x22
 800269e:	f040 80ae 	bne.w	80027fe <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026aa:	d117      	bne.n	80026dc <UART_Receive_IT+0x50>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	691b      	ldr	r3, [r3, #16]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d113      	bne.n	80026dc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80026b4:	2300      	movs	r3, #0
 80026b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026bc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026ca:	b29a      	uxth	r2, r3
 80026cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026ce:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d4:	1c9a      	adds	r2, r3, #2
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	629a      	str	r2, [r3, #40]	@ 0x28
 80026da:	e026      	b.n	800272a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80026e2:	2300      	movs	r3, #0
 80026e4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026ee:	d007      	beq.n	8002700 <UART_Receive_IT+0x74>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d10a      	bne.n	800270e <UART_Receive_IT+0x82>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	691b      	ldr	r3, [r3, #16]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d106      	bne.n	800270e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	b2da      	uxtb	r2, r3
 8002708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800270a:	701a      	strb	r2, [r3, #0]
 800270c:	e008      	b.n	8002720 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	b2db      	uxtb	r3, r3
 8002716:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800271a:	b2da      	uxtb	r2, r3
 800271c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800271e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002724:	1c5a      	adds	r2, r3, #1
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800272e:	b29b      	uxth	r3, r3
 8002730:	3b01      	subs	r3, #1
 8002732:	b29b      	uxth	r3, r3
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	4619      	mov	r1, r3
 8002738:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800273a:	2b00      	cmp	r3, #0
 800273c:	d15d      	bne.n	80027fa <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	68da      	ldr	r2, [r3, #12]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f022 0220 	bic.w	r2, r2, #32
 800274c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	68da      	ldr	r2, [r3, #12]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800275c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	695a      	ldr	r2, [r3, #20]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f022 0201 	bic.w	r2, r2, #1
 800276c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2220      	movs	r2, #32
 8002772:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2200      	movs	r2, #0
 800277a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002780:	2b01      	cmp	r3, #1
 8002782:	d135      	bne.n	80027f0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2200      	movs	r2, #0
 8002788:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	330c      	adds	r3, #12
 8002790:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	e853 3f00 	ldrex	r3, [r3]
 8002798:	613b      	str	r3, [r7, #16]
   return(result);
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	f023 0310 	bic.w	r3, r3, #16
 80027a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	330c      	adds	r3, #12
 80027a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027aa:	623a      	str	r2, [r7, #32]
 80027ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027ae:	69f9      	ldr	r1, [r7, #28]
 80027b0:	6a3a      	ldr	r2, [r7, #32]
 80027b2:	e841 2300 	strex	r3, r2, [r1]
 80027b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80027b8:	69bb      	ldr	r3, [r7, #24]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d1e5      	bne.n	800278a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0310 	and.w	r3, r3, #16
 80027c8:	2b10      	cmp	r3, #16
 80027ca:	d10a      	bne.n	80027e2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80027cc:	2300      	movs	r3, #0
 80027ce:	60fb      	str	r3, [r7, #12]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	60fb      	str	r3, [r7, #12]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	60fb      	str	r3, [r7, #12]
 80027e0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80027e6:	4619      	mov	r1, r3
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	f7ff fdd1 	bl	8002390 <HAL_UARTEx_RxEventCallback>
 80027ee:	e002      	b.n	80027f6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f7ff fdb9 	bl	8002368 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80027f6:	2300      	movs	r3, #0
 80027f8:	e002      	b.n	8002800 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80027fa:	2300      	movs	r3, #0
 80027fc:	e000      	b.n	8002800 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80027fe:	2302      	movs	r3, #2
  }
}
 8002800:	4618      	mov	r0, r3
 8002802:	3730      	adds	r7, #48	@ 0x30
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002808:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800280c:	b0c0      	sub	sp, #256	@ 0x100
 800280e:	af00      	add	r7, sp, #0
 8002810:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002814:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	691b      	ldr	r3, [r3, #16]
 800281c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002824:	68d9      	ldr	r1, [r3, #12]
 8002826:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	ea40 0301 	orr.w	r3, r0, r1
 8002830:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002832:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002836:	689a      	ldr	r2, [r3, #8]
 8002838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800283c:	691b      	ldr	r3, [r3, #16]
 800283e:	431a      	orrs	r2, r3
 8002840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002844:	695b      	ldr	r3, [r3, #20]
 8002846:	431a      	orrs	r2, r3
 8002848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800284c:	69db      	ldr	r3, [r3, #28]
 800284e:	4313      	orrs	r3, r2
 8002850:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002860:	f021 010c 	bic.w	r1, r1, #12
 8002864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800286e:	430b      	orrs	r3, r1
 8002870:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002872:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	695b      	ldr	r3, [r3, #20]
 800287a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800287e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002882:	6999      	ldr	r1, [r3, #24]
 8002884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	ea40 0301 	orr.w	r3, r0, r1
 800288e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002890:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	4b8f      	ldr	r3, [pc, #572]	@ (8002ad4 <UART_SetConfig+0x2cc>)
 8002898:	429a      	cmp	r2, r3
 800289a:	d005      	beq.n	80028a8 <UART_SetConfig+0xa0>
 800289c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	4b8d      	ldr	r3, [pc, #564]	@ (8002ad8 <UART_SetConfig+0x2d0>)
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d104      	bne.n	80028b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80028a8:	f7ff f9ae 	bl	8001c08 <HAL_RCC_GetPCLK2Freq>
 80028ac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80028b0:	e003      	b.n	80028ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80028b2:	f7ff f995 	bl	8001be0 <HAL_RCC_GetPCLK1Freq>
 80028b6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80028ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028be:	69db      	ldr	r3, [r3, #28]
 80028c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80028c4:	f040 810c 	bne.w	8002ae0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80028c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028cc:	2200      	movs	r2, #0
 80028ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80028d2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80028d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80028da:	4622      	mov	r2, r4
 80028dc:	462b      	mov	r3, r5
 80028de:	1891      	adds	r1, r2, r2
 80028e0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80028e2:	415b      	adcs	r3, r3
 80028e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80028e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80028ea:	4621      	mov	r1, r4
 80028ec:	eb12 0801 	adds.w	r8, r2, r1
 80028f0:	4629      	mov	r1, r5
 80028f2:	eb43 0901 	adc.w	r9, r3, r1
 80028f6:	f04f 0200 	mov.w	r2, #0
 80028fa:	f04f 0300 	mov.w	r3, #0
 80028fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002902:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002906:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800290a:	4690      	mov	r8, r2
 800290c:	4699      	mov	r9, r3
 800290e:	4623      	mov	r3, r4
 8002910:	eb18 0303 	adds.w	r3, r8, r3
 8002914:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002918:	462b      	mov	r3, r5
 800291a:	eb49 0303 	adc.w	r3, r9, r3
 800291e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002922:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	2200      	movs	r2, #0
 800292a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800292e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002932:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002936:	460b      	mov	r3, r1
 8002938:	18db      	adds	r3, r3, r3
 800293a:	653b      	str	r3, [r7, #80]	@ 0x50
 800293c:	4613      	mov	r3, r2
 800293e:	eb42 0303 	adc.w	r3, r2, r3
 8002942:	657b      	str	r3, [r7, #84]	@ 0x54
 8002944:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002948:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800294c:	f7fd fca8 	bl	80002a0 <__aeabi_uldivmod>
 8002950:	4602      	mov	r2, r0
 8002952:	460b      	mov	r3, r1
 8002954:	4b61      	ldr	r3, [pc, #388]	@ (8002adc <UART_SetConfig+0x2d4>)
 8002956:	fba3 2302 	umull	r2, r3, r3, r2
 800295a:	095b      	lsrs	r3, r3, #5
 800295c:	011c      	lsls	r4, r3, #4
 800295e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002962:	2200      	movs	r2, #0
 8002964:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002968:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800296c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002970:	4642      	mov	r2, r8
 8002972:	464b      	mov	r3, r9
 8002974:	1891      	adds	r1, r2, r2
 8002976:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002978:	415b      	adcs	r3, r3
 800297a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800297c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002980:	4641      	mov	r1, r8
 8002982:	eb12 0a01 	adds.w	sl, r2, r1
 8002986:	4649      	mov	r1, r9
 8002988:	eb43 0b01 	adc.w	fp, r3, r1
 800298c:	f04f 0200 	mov.w	r2, #0
 8002990:	f04f 0300 	mov.w	r3, #0
 8002994:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002998:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800299c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80029a0:	4692      	mov	sl, r2
 80029a2:	469b      	mov	fp, r3
 80029a4:	4643      	mov	r3, r8
 80029a6:	eb1a 0303 	adds.w	r3, sl, r3
 80029aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80029ae:	464b      	mov	r3, r9
 80029b0:	eb4b 0303 	adc.w	r3, fp, r3
 80029b4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80029b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80029c4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80029c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80029cc:	460b      	mov	r3, r1
 80029ce:	18db      	adds	r3, r3, r3
 80029d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80029d2:	4613      	mov	r3, r2
 80029d4:	eb42 0303 	adc.w	r3, r2, r3
 80029d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80029da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80029de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80029e2:	f7fd fc5d 	bl	80002a0 <__aeabi_uldivmod>
 80029e6:	4602      	mov	r2, r0
 80029e8:	460b      	mov	r3, r1
 80029ea:	4611      	mov	r1, r2
 80029ec:	4b3b      	ldr	r3, [pc, #236]	@ (8002adc <UART_SetConfig+0x2d4>)
 80029ee:	fba3 2301 	umull	r2, r3, r3, r1
 80029f2:	095b      	lsrs	r3, r3, #5
 80029f4:	2264      	movs	r2, #100	@ 0x64
 80029f6:	fb02 f303 	mul.w	r3, r2, r3
 80029fa:	1acb      	subs	r3, r1, r3
 80029fc:	00db      	lsls	r3, r3, #3
 80029fe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002a02:	4b36      	ldr	r3, [pc, #216]	@ (8002adc <UART_SetConfig+0x2d4>)
 8002a04:	fba3 2302 	umull	r2, r3, r3, r2
 8002a08:	095b      	lsrs	r3, r3, #5
 8002a0a:	005b      	lsls	r3, r3, #1
 8002a0c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002a10:	441c      	add	r4, r3
 8002a12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a16:	2200      	movs	r2, #0
 8002a18:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002a1c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002a20:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002a24:	4642      	mov	r2, r8
 8002a26:	464b      	mov	r3, r9
 8002a28:	1891      	adds	r1, r2, r2
 8002a2a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002a2c:	415b      	adcs	r3, r3
 8002a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a30:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002a34:	4641      	mov	r1, r8
 8002a36:	1851      	adds	r1, r2, r1
 8002a38:	6339      	str	r1, [r7, #48]	@ 0x30
 8002a3a:	4649      	mov	r1, r9
 8002a3c:	414b      	adcs	r3, r1
 8002a3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a40:	f04f 0200 	mov.w	r2, #0
 8002a44:	f04f 0300 	mov.w	r3, #0
 8002a48:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002a4c:	4659      	mov	r1, fp
 8002a4e:	00cb      	lsls	r3, r1, #3
 8002a50:	4651      	mov	r1, sl
 8002a52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a56:	4651      	mov	r1, sl
 8002a58:	00ca      	lsls	r2, r1, #3
 8002a5a:	4610      	mov	r0, r2
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4603      	mov	r3, r0
 8002a60:	4642      	mov	r2, r8
 8002a62:	189b      	adds	r3, r3, r2
 8002a64:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002a68:	464b      	mov	r3, r9
 8002a6a:	460a      	mov	r2, r1
 8002a6c:	eb42 0303 	adc.w	r3, r2, r3
 8002a70:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002a80:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002a84:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002a88:	460b      	mov	r3, r1
 8002a8a:	18db      	adds	r3, r3, r3
 8002a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a8e:	4613      	mov	r3, r2
 8002a90:	eb42 0303 	adc.w	r3, r2, r3
 8002a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002a9a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002a9e:	f7fd fbff 	bl	80002a0 <__aeabi_uldivmod>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8002adc <UART_SetConfig+0x2d4>)
 8002aa8:	fba3 1302 	umull	r1, r3, r3, r2
 8002aac:	095b      	lsrs	r3, r3, #5
 8002aae:	2164      	movs	r1, #100	@ 0x64
 8002ab0:	fb01 f303 	mul.w	r3, r1, r3
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	00db      	lsls	r3, r3, #3
 8002ab8:	3332      	adds	r3, #50	@ 0x32
 8002aba:	4a08      	ldr	r2, [pc, #32]	@ (8002adc <UART_SetConfig+0x2d4>)
 8002abc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ac0:	095b      	lsrs	r3, r3, #5
 8002ac2:	f003 0207 	and.w	r2, r3, #7
 8002ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4422      	add	r2, r4
 8002ace:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002ad0:	e106      	b.n	8002ce0 <UART_SetConfig+0x4d8>
 8002ad2:	bf00      	nop
 8002ad4:	40011000 	.word	0x40011000
 8002ad8:	40011400 	.word	0x40011400
 8002adc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ae0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002aea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002aee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002af2:	4642      	mov	r2, r8
 8002af4:	464b      	mov	r3, r9
 8002af6:	1891      	adds	r1, r2, r2
 8002af8:	6239      	str	r1, [r7, #32]
 8002afa:	415b      	adcs	r3, r3
 8002afc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002afe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b02:	4641      	mov	r1, r8
 8002b04:	1854      	adds	r4, r2, r1
 8002b06:	4649      	mov	r1, r9
 8002b08:	eb43 0501 	adc.w	r5, r3, r1
 8002b0c:	f04f 0200 	mov.w	r2, #0
 8002b10:	f04f 0300 	mov.w	r3, #0
 8002b14:	00eb      	lsls	r3, r5, #3
 8002b16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b1a:	00e2      	lsls	r2, r4, #3
 8002b1c:	4614      	mov	r4, r2
 8002b1e:	461d      	mov	r5, r3
 8002b20:	4643      	mov	r3, r8
 8002b22:	18e3      	adds	r3, r4, r3
 8002b24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002b28:	464b      	mov	r3, r9
 8002b2a:	eb45 0303 	adc.w	r3, r5, r3
 8002b2e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002b32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002b3e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002b42:	f04f 0200 	mov.w	r2, #0
 8002b46:	f04f 0300 	mov.w	r3, #0
 8002b4a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002b4e:	4629      	mov	r1, r5
 8002b50:	008b      	lsls	r3, r1, #2
 8002b52:	4621      	mov	r1, r4
 8002b54:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b58:	4621      	mov	r1, r4
 8002b5a:	008a      	lsls	r2, r1, #2
 8002b5c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002b60:	f7fd fb9e 	bl	80002a0 <__aeabi_uldivmod>
 8002b64:	4602      	mov	r2, r0
 8002b66:	460b      	mov	r3, r1
 8002b68:	4b60      	ldr	r3, [pc, #384]	@ (8002cec <UART_SetConfig+0x4e4>)
 8002b6a:	fba3 2302 	umull	r2, r3, r3, r2
 8002b6e:	095b      	lsrs	r3, r3, #5
 8002b70:	011c      	lsls	r4, r3, #4
 8002b72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b76:	2200      	movs	r2, #0
 8002b78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002b7c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002b80:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002b84:	4642      	mov	r2, r8
 8002b86:	464b      	mov	r3, r9
 8002b88:	1891      	adds	r1, r2, r2
 8002b8a:	61b9      	str	r1, [r7, #24]
 8002b8c:	415b      	adcs	r3, r3
 8002b8e:	61fb      	str	r3, [r7, #28]
 8002b90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b94:	4641      	mov	r1, r8
 8002b96:	1851      	adds	r1, r2, r1
 8002b98:	6139      	str	r1, [r7, #16]
 8002b9a:	4649      	mov	r1, r9
 8002b9c:	414b      	adcs	r3, r1
 8002b9e:	617b      	str	r3, [r7, #20]
 8002ba0:	f04f 0200 	mov.w	r2, #0
 8002ba4:	f04f 0300 	mov.w	r3, #0
 8002ba8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002bac:	4659      	mov	r1, fp
 8002bae:	00cb      	lsls	r3, r1, #3
 8002bb0:	4651      	mov	r1, sl
 8002bb2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002bb6:	4651      	mov	r1, sl
 8002bb8:	00ca      	lsls	r2, r1, #3
 8002bba:	4610      	mov	r0, r2
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	4642      	mov	r2, r8
 8002bc2:	189b      	adds	r3, r3, r2
 8002bc4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002bc8:	464b      	mov	r3, r9
 8002bca:	460a      	mov	r2, r1
 8002bcc:	eb42 0303 	adc.w	r3, r2, r3
 8002bd0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002bde:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002be0:	f04f 0200 	mov.w	r2, #0
 8002be4:	f04f 0300 	mov.w	r3, #0
 8002be8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002bec:	4649      	mov	r1, r9
 8002bee:	008b      	lsls	r3, r1, #2
 8002bf0:	4641      	mov	r1, r8
 8002bf2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002bf6:	4641      	mov	r1, r8
 8002bf8:	008a      	lsls	r2, r1, #2
 8002bfa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002bfe:	f7fd fb4f 	bl	80002a0 <__aeabi_uldivmod>
 8002c02:	4602      	mov	r2, r0
 8002c04:	460b      	mov	r3, r1
 8002c06:	4611      	mov	r1, r2
 8002c08:	4b38      	ldr	r3, [pc, #224]	@ (8002cec <UART_SetConfig+0x4e4>)
 8002c0a:	fba3 2301 	umull	r2, r3, r3, r1
 8002c0e:	095b      	lsrs	r3, r3, #5
 8002c10:	2264      	movs	r2, #100	@ 0x64
 8002c12:	fb02 f303 	mul.w	r3, r2, r3
 8002c16:	1acb      	subs	r3, r1, r3
 8002c18:	011b      	lsls	r3, r3, #4
 8002c1a:	3332      	adds	r3, #50	@ 0x32
 8002c1c:	4a33      	ldr	r2, [pc, #204]	@ (8002cec <UART_SetConfig+0x4e4>)
 8002c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c22:	095b      	lsrs	r3, r3, #5
 8002c24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c28:	441c      	add	r4, r3
 8002c2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c2e:	2200      	movs	r2, #0
 8002c30:	673b      	str	r3, [r7, #112]	@ 0x70
 8002c32:	677a      	str	r2, [r7, #116]	@ 0x74
 8002c34:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002c38:	4642      	mov	r2, r8
 8002c3a:	464b      	mov	r3, r9
 8002c3c:	1891      	adds	r1, r2, r2
 8002c3e:	60b9      	str	r1, [r7, #8]
 8002c40:	415b      	adcs	r3, r3
 8002c42:	60fb      	str	r3, [r7, #12]
 8002c44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c48:	4641      	mov	r1, r8
 8002c4a:	1851      	adds	r1, r2, r1
 8002c4c:	6039      	str	r1, [r7, #0]
 8002c4e:	4649      	mov	r1, r9
 8002c50:	414b      	adcs	r3, r1
 8002c52:	607b      	str	r3, [r7, #4]
 8002c54:	f04f 0200 	mov.w	r2, #0
 8002c58:	f04f 0300 	mov.w	r3, #0
 8002c5c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002c60:	4659      	mov	r1, fp
 8002c62:	00cb      	lsls	r3, r1, #3
 8002c64:	4651      	mov	r1, sl
 8002c66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c6a:	4651      	mov	r1, sl
 8002c6c:	00ca      	lsls	r2, r1, #3
 8002c6e:	4610      	mov	r0, r2
 8002c70:	4619      	mov	r1, r3
 8002c72:	4603      	mov	r3, r0
 8002c74:	4642      	mov	r2, r8
 8002c76:	189b      	adds	r3, r3, r2
 8002c78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002c7a:	464b      	mov	r3, r9
 8002c7c:	460a      	mov	r2, r1
 8002c7e:	eb42 0303 	adc.w	r3, r2, r3
 8002c82:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c8e:	667a      	str	r2, [r7, #100]	@ 0x64
 8002c90:	f04f 0200 	mov.w	r2, #0
 8002c94:	f04f 0300 	mov.w	r3, #0
 8002c98:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002c9c:	4649      	mov	r1, r9
 8002c9e:	008b      	lsls	r3, r1, #2
 8002ca0:	4641      	mov	r1, r8
 8002ca2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ca6:	4641      	mov	r1, r8
 8002ca8:	008a      	lsls	r2, r1, #2
 8002caa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002cae:	f7fd faf7 	bl	80002a0 <__aeabi_uldivmod>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	4b0d      	ldr	r3, [pc, #52]	@ (8002cec <UART_SetConfig+0x4e4>)
 8002cb8:	fba3 1302 	umull	r1, r3, r3, r2
 8002cbc:	095b      	lsrs	r3, r3, #5
 8002cbe:	2164      	movs	r1, #100	@ 0x64
 8002cc0:	fb01 f303 	mul.w	r3, r1, r3
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	011b      	lsls	r3, r3, #4
 8002cc8:	3332      	adds	r3, #50	@ 0x32
 8002cca:	4a08      	ldr	r2, [pc, #32]	@ (8002cec <UART_SetConfig+0x4e4>)
 8002ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8002cd0:	095b      	lsrs	r3, r3, #5
 8002cd2:	f003 020f 	and.w	r2, r3, #15
 8002cd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4422      	add	r2, r4
 8002cde:	609a      	str	r2, [r3, #8]
}
 8002ce0:	bf00      	nop
 8002ce2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002cec:	51eb851f 	.word	0x51eb851f

08002cf0 <sniprintf>:
 8002cf0:	b40c      	push	{r2, r3}
 8002cf2:	b530      	push	{r4, r5, lr}
 8002cf4:	4b17      	ldr	r3, [pc, #92]	@ (8002d54 <sniprintf+0x64>)
 8002cf6:	1e0c      	subs	r4, r1, #0
 8002cf8:	681d      	ldr	r5, [r3, #0]
 8002cfa:	b09d      	sub	sp, #116	@ 0x74
 8002cfc:	da08      	bge.n	8002d10 <sniprintf+0x20>
 8002cfe:	238b      	movs	r3, #139	@ 0x8b
 8002d00:	602b      	str	r3, [r5, #0]
 8002d02:	f04f 30ff 	mov.w	r0, #4294967295
 8002d06:	b01d      	add	sp, #116	@ 0x74
 8002d08:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002d0c:	b002      	add	sp, #8
 8002d0e:	4770      	bx	lr
 8002d10:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8002d14:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002d18:	bf14      	ite	ne
 8002d1a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002d1e:	4623      	moveq	r3, r4
 8002d20:	9304      	str	r3, [sp, #16]
 8002d22:	9307      	str	r3, [sp, #28]
 8002d24:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002d28:	9002      	str	r0, [sp, #8]
 8002d2a:	9006      	str	r0, [sp, #24]
 8002d2c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002d30:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8002d32:	ab21      	add	r3, sp, #132	@ 0x84
 8002d34:	a902      	add	r1, sp, #8
 8002d36:	4628      	mov	r0, r5
 8002d38:	9301      	str	r3, [sp, #4]
 8002d3a:	f000 f9a3 	bl	8003084 <_svfiprintf_r>
 8002d3e:	1c43      	adds	r3, r0, #1
 8002d40:	bfbc      	itt	lt
 8002d42:	238b      	movlt	r3, #139	@ 0x8b
 8002d44:	602b      	strlt	r3, [r5, #0]
 8002d46:	2c00      	cmp	r4, #0
 8002d48:	d0dd      	beq.n	8002d06 <sniprintf+0x16>
 8002d4a:	9b02      	ldr	r3, [sp, #8]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	701a      	strb	r2, [r3, #0]
 8002d50:	e7d9      	b.n	8002d06 <sniprintf+0x16>
 8002d52:	bf00      	nop
 8002d54:	20000118 	.word	0x20000118

08002d58 <memset>:
 8002d58:	4402      	add	r2, r0
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d100      	bne.n	8002d62 <memset+0xa>
 8002d60:	4770      	bx	lr
 8002d62:	f803 1b01 	strb.w	r1, [r3], #1
 8002d66:	e7f9      	b.n	8002d5c <memset+0x4>

08002d68 <__errno>:
 8002d68:	4b01      	ldr	r3, [pc, #4]	@ (8002d70 <__errno+0x8>)
 8002d6a:	6818      	ldr	r0, [r3, #0]
 8002d6c:	4770      	bx	lr
 8002d6e:	bf00      	nop
 8002d70:	20000118 	.word	0x20000118

08002d74 <__libc_init_array>:
 8002d74:	b570      	push	{r4, r5, r6, lr}
 8002d76:	4d0d      	ldr	r5, [pc, #52]	@ (8002dac <__libc_init_array+0x38>)
 8002d78:	4c0d      	ldr	r4, [pc, #52]	@ (8002db0 <__libc_init_array+0x3c>)
 8002d7a:	1b64      	subs	r4, r4, r5
 8002d7c:	10a4      	asrs	r4, r4, #2
 8002d7e:	2600      	movs	r6, #0
 8002d80:	42a6      	cmp	r6, r4
 8002d82:	d109      	bne.n	8002d98 <__libc_init_array+0x24>
 8002d84:	4d0b      	ldr	r5, [pc, #44]	@ (8002db4 <__libc_init_array+0x40>)
 8002d86:	4c0c      	ldr	r4, [pc, #48]	@ (8002db8 <__libc_init_array+0x44>)
 8002d88:	f000 fc66 	bl	8003658 <_init>
 8002d8c:	1b64      	subs	r4, r4, r5
 8002d8e:	10a4      	asrs	r4, r4, #2
 8002d90:	2600      	movs	r6, #0
 8002d92:	42a6      	cmp	r6, r4
 8002d94:	d105      	bne.n	8002da2 <__libc_init_array+0x2e>
 8002d96:	bd70      	pop	{r4, r5, r6, pc}
 8002d98:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d9c:	4798      	blx	r3
 8002d9e:	3601      	adds	r6, #1
 8002da0:	e7ee      	b.n	8002d80 <__libc_init_array+0xc>
 8002da2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002da6:	4798      	blx	r3
 8002da8:	3601      	adds	r6, #1
 8002daa:	e7f2      	b.n	8002d92 <__libc_init_array+0x1e>
 8002dac:	080036f4 	.word	0x080036f4
 8002db0:	080036f4 	.word	0x080036f4
 8002db4:	080036f4 	.word	0x080036f4
 8002db8:	080036f8 	.word	0x080036f8

08002dbc <__retarget_lock_acquire_recursive>:
 8002dbc:	4770      	bx	lr

08002dbe <__retarget_lock_release_recursive>:
 8002dbe:	4770      	bx	lr

08002dc0 <memcpy>:
 8002dc0:	440a      	add	r2, r1
 8002dc2:	4291      	cmp	r1, r2
 8002dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8002dc8:	d100      	bne.n	8002dcc <memcpy+0xc>
 8002dca:	4770      	bx	lr
 8002dcc:	b510      	push	{r4, lr}
 8002dce:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002dd2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002dd6:	4291      	cmp	r1, r2
 8002dd8:	d1f9      	bne.n	8002dce <memcpy+0xe>
 8002dda:	bd10      	pop	{r4, pc}

08002ddc <_free_r>:
 8002ddc:	b538      	push	{r3, r4, r5, lr}
 8002dde:	4605      	mov	r5, r0
 8002de0:	2900      	cmp	r1, #0
 8002de2:	d041      	beq.n	8002e68 <_free_r+0x8c>
 8002de4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002de8:	1f0c      	subs	r4, r1, #4
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	bfb8      	it	lt
 8002dee:	18e4      	addlt	r4, r4, r3
 8002df0:	f000 f8e0 	bl	8002fb4 <__malloc_lock>
 8002df4:	4a1d      	ldr	r2, [pc, #116]	@ (8002e6c <_free_r+0x90>)
 8002df6:	6813      	ldr	r3, [r2, #0]
 8002df8:	b933      	cbnz	r3, 8002e08 <_free_r+0x2c>
 8002dfa:	6063      	str	r3, [r4, #4]
 8002dfc:	6014      	str	r4, [r2, #0]
 8002dfe:	4628      	mov	r0, r5
 8002e00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002e04:	f000 b8dc 	b.w	8002fc0 <__malloc_unlock>
 8002e08:	42a3      	cmp	r3, r4
 8002e0a:	d908      	bls.n	8002e1e <_free_r+0x42>
 8002e0c:	6820      	ldr	r0, [r4, #0]
 8002e0e:	1821      	adds	r1, r4, r0
 8002e10:	428b      	cmp	r3, r1
 8002e12:	bf01      	itttt	eq
 8002e14:	6819      	ldreq	r1, [r3, #0]
 8002e16:	685b      	ldreq	r3, [r3, #4]
 8002e18:	1809      	addeq	r1, r1, r0
 8002e1a:	6021      	streq	r1, [r4, #0]
 8002e1c:	e7ed      	b.n	8002dfa <_free_r+0x1e>
 8002e1e:	461a      	mov	r2, r3
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	b10b      	cbz	r3, 8002e28 <_free_r+0x4c>
 8002e24:	42a3      	cmp	r3, r4
 8002e26:	d9fa      	bls.n	8002e1e <_free_r+0x42>
 8002e28:	6811      	ldr	r1, [r2, #0]
 8002e2a:	1850      	adds	r0, r2, r1
 8002e2c:	42a0      	cmp	r0, r4
 8002e2e:	d10b      	bne.n	8002e48 <_free_r+0x6c>
 8002e30:	6820      	ldr	r0, [r4, #0]
 8002e32:	4401      	add	r1, r0
 8002e34:	1850      	adds	r0, r2, r1
 8002e36:	4283      	cmp	r3, r0
 8002e38:	6011      	str	r1, [r2, #0]
 8002e3a:	d1e0      	bne.n	8002dfe <_free_r+0x22>
 8002e3c:	6818      	ldr	r0, [r3, #0]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	6053      	str	r3, [r2, #4]
 8002e42:	4408      	add	r0, r1
 8002e44:	6010      	str	r0, [r2, #0]
 8002e46:	e7da      	b.n	8002dfe <_free_r+0x22>
 8002e48:	d902      	bls.n	8002e50 <_free_r+0x74>
 8002e4a:	230c      	movs	r3, #12
 8002e4c:	602b      	str	r3, [r5, #0]
 8002e4e:	e7d6      	b.n	8002dfe <_free_r+0x22>
 8002e50:	6820      	ldr	r0, [r4, #0]
 8002e52:	1821      	adds	r1, r4, r0
 8002e54:	428b      	cmp	r3, r1
 8002e56:	bf04      	itt	eq
 8002e58:	6819      	ldreq	r1, [r3, #0]
 8002e5a:	685b      	ldreq	r3, [r3, #4]
 8002e5c:	6063      	str	r3, [r4, #4]
 8002e5e:	bf04      	itt	eq
 8002e60:	1809      	addeq	r1, r1, r0
 8002e62:	6021      	streq	r1, [r4, #0]
 8002e64:	6054      	str	r4, [r2, #4]
 8002e66:	e7ca      	b.n	8002dfe <_free_r+0x22>
 8002e68:	bd38      	pop	{r3, r4, r5, pc}
 8002e6a:	bf00      	nop
 8002e6c:	20000318 	.word	0x20000318

08002e70 <sbrk_aligned>:
 8002e70:	b570      	push	{r4, r5, r6, lr}
 8002e72:	4e0f      	ldr	r6, [pc, #60]	@ (8002eb0 <sbrk_aligned+0x40>)
 8002e74:	460c      	mov	r4, r1
 8002e76:	6831      	ldr	r1, [r6, #0]
 8002e78:	4605      	mov	r5, r0
 8002e7a:	b911      	cbnz	r1, 8002e82 <sbrk_aligned+0x12>
 8002e7c:	f000 fba6 	bl	80035cc <_sbrk_r>
 8002e80:	6030      	str	r0, [r6, #0]
 8002e82:	4621      	mov	r1, r4
 8002e84:	4628      	mov	r0, r5
 8002e86:	f000 fba1 	bl	80035cc <_sbrk_r>
 8002e8a:	1c43      	adds	r3, r0, #1
 8002e8c:	d103      	bne.n	8002e96 <sbrk_aligned+0x26>
 8002e8e:	f04f 34ff 	mov.w	r4, #4294967295
 8002e92:	4620      	mov	r0, r4
 8002e94:	bd70      	pop	{r4, r5, r6, pc}
 8002e96:	1cc4      	adds	r4, r0, #3
 8002e98:	f024 0403 	bic.w	r4, r4, #3
 8002e9c:	42a0      	cmp	r0, r4
 8002e9e:	d0f8      	beq.n	8002e92 <sbrk_aligned+0x22>
 8002ea0:	1a21      	subs	r1, r4, r0
 8002ea2:	4628      	mov	r0, r5
 8002ea4:	f000 fb92 	bl	80035cc <_sbrk_r>
 8002ea8:	3001      	adds	r0, #1
 8002eaa:	d1f2      	bne.n	8002e92 <sbrk_aligned+0x22>
 8002eac:	e7ef      	b.n	8002e8e <sbrk_aligned+0x1e>
 8002eae:	bf00      	nop
 8002eb0:	20000314 	.word	0x20000314

08002eb4 <_malloc_r>:
 8002eb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002eb8:	1ccd      	adds	r5, r1, #3
 8002eba:	f025 0503 	bic.w	r5, r5, #3
 8002ebe:	3508      	adds	r5, #8
 8002ec0:	2d0c      	cmp	r5, #12
 8002ec2:	bf38      	it	cc
 8002ec4:	250c      	movcc	r5, #12
 8002ec6:	2d00      	cmp	r5, #0
 8002ec8:	4606      	mov	r6, r0
 8002eca:	db01      	blt.n	8002ed0 <_malloc_r+0x1c>
 8002ecc:	42a9      	cmp	r1, r5
 8002ece:	d904      	bls.n	8002eda <_malloc_r+0x26>
 8002ed0:	230c      	movs	r3, #12
 8002ed2:	6033      	str	r3, [r6, #0]
 8002ed4:	2000      	movs	r0, #0
 8002ed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002eda:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002fb0 <_malloc_r+0xfc>
 8002ede:	f000 f869 	bl	8002fb4 <__malloc_lock>
 8002ee2:	f8d8 3000 	ldr.w	r3, [r8]
 8002ee6:	461c      	mov	r4, r3
 8002ee8:	bb44      	cbnz	r4, 8002f3c <_malloc_r+0x88>
 8002eea:	4629      	mov	r1, r5
 8002eec:	4630      	mov	r0, r6
 8002eee:	f7ff ffbf 	bl	8002e70 <sbrk_aligned>
 8002ef2:	1c43      	adds	r3, r0, #1
 8002ef4:	4604      	mov	r4, r0
 8002ef6:	d158      	bne.n	8002faa <_malloc_r+0xf6>
 8002ef8:	f8d8 4000 	ldr.w	r4, [r8]
 8002efc:	4627      	mov	r7, r4
 8002efe:	2f00      	cmp	r7, #0
 8002f00:	d143      	bne.n	8002f8a <_malloc_r+0xd6>
 8002f02:	2c00      	cmp	r4, #0
 8002f04:	d04b      	beq.n	8002f9e <_malloc_r+0xea>
 8002f06:	6823      	ldr	r3, [r4, #0]
 8002f08:	4639      	mov	r1, r7
 8002f0a:	4630      	mov	r0, r6
 8002f0c:	eb04 0903 	add.w	r9, r4, r3
 8002f10:	f000 fb5c 	bl	80035cc <_sbrk_r>
 8002f14:	4581      	cmp	r9, r0
 8002f16:	d142      	bne.n	8002f9e <_malloc_r+0xea>
 8002f18:	6821      	ldr	r1, [r4, #0]
 8002f1a:	1a6d      	subs	r5, r5, r1
 8002f1c:	4629      	mov	r1, r5
 8002f1e:	4630      	mov	r0, r6
 8002f20:	f7ff ffa6 	bl	8002e70 <sbrk_aligned>
 8002f24:	3001      	adds	r0, #1
 8002f26:	d03a      	beq.n	8002f9e <_malloc_r+0xea>
 8002f28:	6823      	ldr	r3, [r4, #0]
 8002f2a:	442b      	add	r3, r5
 8002f2c:	6023      	str	r3, [r4, #0]
 8002f2e:	f8d8 3000 	ldr.w	r3, [r8]
 8002f32:	685a      	ldr	r2, [r3, #4]
 8002f34:	bb62      	cbnz	r2, 8002f90 <_malloc_r+0xdc>
 8002f36:	f8c8 7000 	str.w	r7, [r8]
 8002f3a:	e00f      	b.n	8002f5c <_malloc_r+0xa8>
 8002f3c:	6822      	ldr	r2, [r4, #0]
 8002f3e:	1b52      	subs	r2, r2, r5
 8002f40:	d420      	bmi.n	8002f84 <_malloc_r+0xd0>
 8002f42:	2a0b      	cmp	r2, #11
 8002f44:	d917      	bls.n	8002f76 <_malloc_r+0xc2>
 8002f46:	1961      	adds	r1, r4, r5
 8002f48:	42a3      	cmp	r3, r4
 8002f4a:	6025      	str	r5, [r4, #0]
 8002f4c:	bf18      	it	ne
 8002f4e:	6059      	strne	r1, [r3, #4]
 8002f50:	6863      	ldr	r3, [r4, #4]
 8002f52:	bf08      	it	eq
 8002f54:	f8c8 1000 	streq.w	r1, [r8]
 8002f58:	5162      	str	r2, [r4, r5]
 8002f5a:	604b      	str	r3, [r1, #4]
 8002f5c:	4630      	mov	r0, r6
 8002f5e:	f000 f82f 	bl	8002fc0 <__malloc_unlock>
 8002f62:	f104 000b 	add.w	r0, r4, #11
 8002f66:	1d23      	adds	r3, r4, #4
 8002f68:	f020 0007 	bic.w	r0, r0, #7
 8002f6c:	1ac2      	subs	r2, r0, r3
 8002f6e:	bf1c      	itt	ne
 8002f70:	1a1b      	subne	r3, r3, r0
 8002f72:	50a3      	strne	r3, [r4, r2]
 8002f74:	e7af      	b.n	8002ed6 <_malloc_r+0x22>
 8002f76:	6862      	ldr	r2, [r4, #4]
 8002f78:	42a3      	cmp	r3, r4
 8002f7a:	bf0c      	ite	eq
 8002f7c:	f8c8 2000 	streq.w	r2, [r8]
 8002f80:	605a      	strne	r2, [r3, #4]
 8002f82:	e7eb      	b.n	8002f5c <_malloc_r+0xa8>
 8002f84:	4623      	mov	r3, r4
 8002f86:	6864      	ldr	r4, [r4, #4]
 8002f88:	e7ae      	b.n	8002ee8 <_malloc_r+0x34>
 8002f8a:	463c      	mov	r4, r7
 8002f8c:	687f      	ldr	r7, [r7, #4]
 8002f8e:	e7b6      	b.n	8002efe <_malloc_r+0x4a>
 8002f90:	461a      	mov	r2, r3
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	42a3      	cmp	r3, r4
 8002f96:	d1fb      	bne.n	8002f90 <_malloc_r+0xdc>
 8002f98:	2300      	movs	r3, #0
 8002f9a:	6053      	str	r3, [r2, #4]
 8002f9c:	e7de      	b.n	8002f5c <_malloc_r+0xa8>
 8002f9e:	230c      	movs	r3, #12
 8002fa0:	6033      	str	r3, [r6, #0]
 8002fa2:	4630      	mov	r0, r6
 8002fa4:	f000 f80c 	bl	8002fc0 <__malloc_unlock>
 8002fa8:	e794      	b.n	8002ed4 <_malloc_r+0x20>
 8002faa:	6005      	str	r5, [r0, #0]
 8002fac:	e7d6      	b.n	8002f5c <_malloc_r+0xa8>
 8002fae:	bf00      	nop
 8002fb0:	20000318 	.word	0x20000318

08002fb4 <__malloc_lock>:
 8002fb4:	4801      	ldr	r0, [pc, #4]	@ (8002fbc <__malloc_lock+0x8>)
 8002fb6:	f7ff bf01 	b.w	8002dbc <__retarget_lock_acquire_recursive>
 8002fba:	bf00      	nop
 8002fbc:	20000310 	.word	0x20000310

08002fc0 <__malloc_unlock>:
 8002fc0:	4801      	ldr	r0, [pc, #4]	@ (8002fc8 <__malloc_unlock+0x8>)
 8002fc2:	f7ff befc 	b.w	8002dbe <__retarget_lock_release_recursive>
 8002fc6:	bf00      	nop
 8002fc8:	20000310 	.word	0x20000310

08002fcc <__ssputs_r>:
 8002fcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fd0:	688e      	ldr	r6, [r1, #8]
 8002fd2:	461f      	mov	r7, r3
 8002fd4:	42be      	cmp	r6, r7
 8002fd6:	680b      	ldr	r3, [r1, #0]
 8002fd8:	4682      	mov	sl, r0
 8002fda:	460c      	mov	r4, r1
 8002fdc:	4690      	mov	r8, r2
 8002fde:	d82d      	bhi.n	800303c <__ssputs_r+0x70>
 8002fe0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002fe4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002fe8:	d026      	beq.n	8003038 <__ssputs_r+0x6c>
 8002fea:	6965      	ldr	r5, [r4, #20]
 8002fec:	6909      	ldr	r1, [r1, #16]
 8002fee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002ff2:	eba3 0901 	sub.w	r9, r3, r1
 8002ff6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002ffa:	1c7b      	adds	r3, r7, #1
 8002ffc:	444b      	add	r3, r9
 8002ffe:	106d      	asrs	r5, r5, #1
 8003000:	429d      	cmp	r5, r3
 8003002:	bf38      	it	cc
 8003004:	461d      	movcc	r5, r3
 8003006:	0553      	lsls	r3, r2, #21
 8003008:	d527      	bpl.n	800305a <__ssputs_r+0x8e>
 800300a:	4629      	mov	r1, r5
 800300c:	f7ff ff52 	bl	8002eb4 <_malloc_r>
 8003010:	4606      	mov	r6, r0
 8003012:	b360      	cbz	r0, 800306e <__ssputs_r+0xa2>
 8003014:	6921      	ldr	r1, [r4, #16]
 8003016:	464a      	mov	r2, r9
 8003018:	f7ff fed2 	bl	8002dc0 <memcpy>
 800301c:	89a3      	ldrh	r3, [r4, #12]
 800301e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003022:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003026:	81a3      	strh	r3, [r4, #12]
 8003028:	6126      	str	r6, [r4, #16]
 800302a:	6165      	str	r5, [r4, #20]
 800302c:	444e      	add	r6, r9
 800302e:	eba5 0509 	sub.w	r5, r5, r9
 8003032:	6026      	str	r6, [r4, #0]
 8003034:	60a5      	str	r5, [r4, #8]
 8003036:	463e      	mov	r6, r7
 8003038:	42be      	cmp	r6, r7
 800303a:	d900      	bls.n	800303e <__ssputs_r+0x72>
 800303c:	463e      	mov	r6, r7
 800303e:	6820      	ldr	r0, [r4, #0]
 8003040:	4632      	mov	r2, r6
 8003042:	4641      	mov	r1, r8
 8003044:	f000 faa8 	bl	8003598 <memmove>
 8003048:	68a3      	ldr	r3, [r4, #8]
 800304a:	1b9b      	subs	r3, r3, r6
 800304c:	60a3      	str	r3, [r4, #8]
 800304e:	6823      	ldr	r3, [r4, #0]
 8003050:	4433      	add	r3, r6
 8003052:	6023      	str	r3, [r4, #0]
 8003054:	2000      	movs	r0, #0
 8003056:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800305a:	462a      	mov	r2, r5
 800305c:	f000 fac6 	bl	80035ec <_realloc_r>
 8003060:	4606      	mov	r6, r0
 8003062:	2800      	cmp	r0, #0
 8003064:	d1e0      	bne.n	8003028 <__ssputs_r+0x5c>
 8003066:	6921      	ldr	r1, [r4, #16]
 8003068:	4650      	mov	r0, sl
 800306a:	f7ff feb7 	bl	8002ddc <_free_r>
 800306e:	230c      	movs	r3, #12
 8003070:	f8ca 3000 	str.w	r3, [sl]
 8003074:	89a3      	ldrh	r3, [r4, #12]
 8003076:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800307a:	81a3      	strh	r3, [r4, #12]
 800307c:	f04f 30ff 	mov.w	r0, #4294967295
 8003080:	e7e9      	b.n	8003056 <__ssputs_r+0x8a>
	...

08003084 <_svfiprintf_r>:
 8003084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003088:	4698      	mov	r8, r3
 800308a:	898b      	ldrh	r3, [r1, #12]
 800308c:	061b      	lsls	r3, r3, #24
 800308e:	b09d      	sub	sp, #116	@ 0x74
 8003090:	4607      	mov	r7, r0
 8003092:	460d      	mov	r5, r1
 8003094:	4614      	mov	r4, r2
 8003096:	d510      	bpl.n	80030ba <_svfiprintf_r+0x36>
 8003098:	690b      	ldr	r3, [r1, #16]
 800309a:	b973      	cbnz	r3, 80030ba <_svfiprintf_r+0x36>
 800309c:	2140      	movs	r1, #64	@ 0x40
 800309e:	f7ff ff09 	bl	8002eb4 <_malloc_r>
 80030a2:	6028      	str	r0, [r5, #0]
 80030a4:	6128      	str	r0, [r5, #16]
 80030a6:	b930      	cbnz	r0, 80030b6 <_svfiprintf_r+0x32>
 80030a8:	230c      	movs	r3, #12
 80030aa:	603b      	str	r3, [r7, #0]
 80030ac:	f04f 30ff 	mov.w	r0, #4294967295
 80030b0:	b01d      	add	sp, #116	@ 0x74
 80030b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030b6:	2340      	movs	r3, #64	@ 0x40
 80030b8:	616b      	str	r3, [r5, #20]
 80030ba:	2300      	movs	r3, #0
 80030bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80030be:	2320      	movs	r3, #32
 80030c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80030c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80030c8:	2330      	movs	r3, #48	@ 0x30
 80030ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003268 <_svfiprintf_r+0x1e4>
 80030ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80030d2:	f04f 0901 	mov.w	r9, #1
 80030d6:	4623      	mov	r3, r4
 80030d8:	469a      	mov	sl, r3
 80030da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80030de:	b10a      	cbz	r2, 80030e4 <_svfiprintf_r+0x60>
 80030e0:	2a25      	cmp	r2, #37	@ 0x25
 80030e2:	d1f9      	bne.n	80030d8 <_svfiprintf_r+0x54>
 80030e4:	ebba 0b04 	subs.w	fp, sl, r4
 80030e8:	d00b      	beq.n	8003102 <_svfiprintf_r+0x7e>
 80030ea:	465b      	mov	r3, fp
 80030ec:	4622      	mov	r2, r4
 80030ee:	4629      	mov	r1, r5
 80030f0:	4638      	mov	r0, r7
 80030f2:	f7ff ff6b 	bl	8002fcc <__ssputs_r>
 80030f6:	3001      	adds	r0, #1
 80030f8:	f000 80a7 	beq.w	800324a <_svfiprintf_r+0x1c6>
 80030fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80030fe:	445a      	add	r2, fp
 8003100:	9209      	str	r2, [sp, #36]	@ 0x24
 8003102:	f89a 3000 	ldrb.w	r3, [sl]
 8003106:	2b00      	cmp	r3, #0
 8003108:	f000 809f 	beq.w	800324a <_svfiprintf_r+0x1c6>
 800310c:	2300      	movs	r3, #0
 800310e:	f04f 32ff 	mov.w	r2, #4294967295
 8003112:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003116:	f10a 0a01 	add.w	sl, sl, #1
 800311a:	9304      	str	r3, [sp, #16]
 800311c:	9307      	str	r3, [sp, #28]
 800311e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003122:	931a      	str	r3, [sp, #104]	@ 0x68
 8003124:	4654      	mov	r4, sl
 8003126:	2205      	movs	r2, #5
 8003128:	f814 1b01 	ldrb.w	r1, [r4], #1
 800312c:	484e      	ldr	r0, [pc, #312]	@ (8003268 <_svfiprintf_r+0x1e4>)
 800312e:	f7fd f867 	bl	8000200 <memchr>
 8003132:	9a04      	ldr	r2, [sp, #16]
 8003134:	b9d8      	cbnz	r0, 800316e <_svfiprintf_r+0xea>
 8003136:	06d0      	lsls	r0, r2, #27
 8003138:	bf44      	itt	mi
 800313a:	2320      	movmi	r3, #32
 800313c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003140:	0711      	lsls	r1, r2, #28
 8003142:	bf44      	itt	mi
 8003144:	232b      	movmi	r3, #43	@ 0x2b
 8003146:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800314a:	f89a 3000 	ldrb.w	r3, [sl]
 800314e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003150:	d015      	beq.n	800317e <_svfiprintf_r+0xfa>
 8003152:	9a07      	ldr	r2, [sp, #28]
 8003154:	4654      	mov	r4, sl
 8003156:	2000      	movs	r0, #0
 8003158:	f04f 0c0a 	mov.w	ip, #10
 800315c:	4621      	mov	r1, r4
 800315e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003162:	3b30      	subs	r3, #48	@ 0x30
 8003164:	2b09      	cmp	r3, #9
 8003166:	d94b      	bls.n	8003200 <_svfiprintf_r+0x17c>
 8003168:	b1b0      	cbz	r0, 8003198 <_svfiprintf_r+0x114>
 800316a:	9207      	str	r2, [sp, #28]
 800316c:	e014      	b.n	8003198 <_svfiprintf_r+0x114>
 800316e:	eba0 0308 	sub.w	r3, r0, r8
 8003172:	fa09 f303 	lsl.w	r3, r9, r3
 8003176:	4313      	orrs	r3, r2
 8003178:	9304      	str	r3, [sp, #16]
 800317a:	46a2      	mov	sl, r4
 800317c:	e7d2      	b.n	8003124 <_svfiprintf_r+0xa0>
 800317e:	9b03      	ldr	r3, [sp, #12]
 8003180:	1d19      	adds	r1, r3, #4
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	9103      	str	r1, [sp, #12]
 8003186:	2b00      	cmp	r3, #0
 8003188:	bfbb      	ittet	lt
 800318a:	425b      	neglt	r3, r3
 800318c:	f042 0202 	orrlt.w	r2, r2, #2
 8003190:	9307      	strge	r3, [sp, #28]
 8003192:	9307      	strlt	r3, [sp, #28]
 8003194:	bfb8      	it	lt
 8003196:	9204      	strlt	r2, [sp, #16]
 8003198:	7823      	ldrb	r3, [r4, #0]
 800319a:	2b2e      	cmp	r3, #46	@ 0x2e
 800319c:	d10a      	bne.n	80031b4 <_svfiprintf_r+0x130>
 800319e:	7863      	ldrb	r3, [r4, #1]
 80031a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80031a2:	d132      	bne.n	800320a <_svfiprintf_r+0x186>
 80031a4:	9b03      	ldr	r3, [sp, #12]
 80031a6:	1d1a      	adds	r2, r3, #4
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	9203      	str	r2, [sp, #12]
 80031ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80031b0:	3402      	adds	r4, #2
 80031b2:	9305      	str	r3, [sp, #20]
 80031b4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003278 <_svfiprintf_r+0x1f4>
 80031b8:	7821      	ldrb	r1, [r4, #0]
 80031ba:	2203      	movs	r2, #3
 80031bc:	4650      	mov	r0, sl
 80031be:	f7fd f81f 	bl	8000200 <memchr>
 80031c2:	b138      	cbz	r0, 80031d4 <_svfiprintf_r+0x150>
 80031c4:	9b04      	ldr	r3, [sp, #16]
 80031c6:	eba0 000a 	sub.w	r0, r0, sl
 80031ca:	2240      	movs	r2, #64	@ 0x40
 80031cc:	4082      	lsls	r2, r0
 80031ce:	4313      	orrs	r3, r2
 80031d0:	3401      	adds	r4, #1
 80031d2:	9304      	str	r3, [sp, #16]
 80031d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031d8:	4824      	ldr	r0, [pc, #144]	@ (800326c <_svfiprintf_r+0x1e8>)
 80031da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80031de:	2206      	movs	r2, #6
 80031e0:	f7fd f80e 	bl	8000200 <memchr>
 80031e4:	2800      	cmp	r0, #0
 80031e6:	d036      	beq.n	8003256 <_svfiprintf_r+0x1d2>
 80031e8:	4b21      	ldr	r3, [pc, #132]	@ (8003270 <_svfiprintf_r+0x1ec>)
 80031ea:	bb1b      	cbnz	r3, 8003234 <_svfiprintf_r+0x1b0>
 80031ec:	9b03      	ldr	r3, [sp, #12]
 80031ee:	3307      	adds	r3, #7
 80031f0:	f023 0307 	bic.w	r3, r3, #7
 80031f4:	3308      	adds	r3, #8
 80031f6:	9303      	str	r3, [sp, #12]
 80031f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80031fa:	4433      	add	r3, r6
 80031fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80031fe:	e76a      	b.n	80030d6 <_svfiprintf_r+0x52>
 8003200:	fb0c 3202 	mla	r2, ip, r2, r3
 8003204:	460c      	mov	r4, r1
 8003206:	2001      	movs	r0, #1
 8003208:	e7a8      	b.n	800315c <_svfiprintf_r+0xd8>
 800320a:	2300      	movs	r3, #0
 800320c:	3401      	adds	r4, #1
 800320e:	9305      	str	r3, [sp, #20]
 8003210:	4619      	mov	r1, r3
 8003212:	f04f 0c0a 	mov.w	ip, #10
 8003216:	4620      	mov	r0, r4
 8003218:	f810 2b01 	ldrb.w	r2, [r0], #1
 800321c:	3a30      	subs	r2, #48	@ 0x30
 800321e:	2a09      	cmp	r2, #9
 8003220:	d903      	bls.n	800322a <_svfiprintf_r+0x1a6>
 8003222:	2b00      	cmp	r3, #0
 8003224:	d0c6      	beq.n	80031b4 <_svfiprintf_r+0x130>
 8003226:	9105      	str	r1, [sp, #20]
 8003228:	e7c4      	b.n	80031b4 <_svfiprintf_r+0x130>
 800322a:	fb0c 2101 	mla	r1, ip, r1, r2
 800322e:	4604      	mov	r4, r0
 8003230:	2301      	movs	r3, #1
 8003232:	e7f0      	b.n	8003216 <_svfiprintf_r+0x192>
 8003234:	ab03      	add	r3, sp, #12
 8003236:	9300      	str	r3, [sp, #0]
 8003238:	462a      	mov	r2, r5
 800323a:	4b0e      	ldr	r3, [pc, #56]	@ (8003274 <_svfiprintf_r+0x1f0>)
 800323c:	a904      	add	r1, sp, #16
 800323e:	4638      	mov	r0, r7
 8003240:	f3af 8000 	nop.w
 8003244:	1c42      	adds	r2, r0, #1
 8003246:	4606      	mov	r6, r0
 8003248:	d1d6      	bne.n	80031f8 <_svfiprintf_r+0x174>
 800324a:	89ab      	ldrh	r3, [r5, #12]
 800324c:	065b      	lsls	r3, r3, #25
 800324e:	f53f af2d 	bmi.w	80030ac <_svfiprintf_r+0x28>
 8003252:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003254:	e72c      	b.n	80030b0 <_svfiprintf_r+0x2c>
 8003256:	ab03      	add	r3, sp, #12
 8003258:	9300      	str	r3, [sp, #0]
 800325a:	462a      	mov	r2, r5
 800325c:	4b05      	ldr	r3, [pc, #20]	@ (8003274 <_svfiprintf_r+0x1f0>)
 800325e:	a904      	add	r1, sp, #16
 8003260:	4638      	mov	r0, r7
 8003262:	f000 f879 	bl	8003358 <_printf_i>
 8003266:	e7ed      	b.n	8003244 <_svfiprintf_r+0x1c0>
 8003268:	080036b8 	.word	0x080036b8
 800326c:	080036c2 	.word	0x080036c2
 8003270:	00000000 	.word	0x00000000
 8003274:	08002fcd 	.word	0x08002fcd
 8003278:	080036be 	.word	0x080036be

0800327c <_printf_common>:
 800327c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003280:	4616      	mov	r6, r2
 8003282:	4698      	mov	r8, r3
 8003284:	688a      	ldr	r2, [r1, #8]
 8003286:	690b      	ldr	r3, [r1, #16]
 8003288:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800328c:	4293      	cmp	r3, r2
 800328e:	bfb8      	it	lt
 8003290:	4613      	movlt	r3, r2
 8003292:	6033      	str	r3, [r6, #0]
 8003294:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003298:	4607      	mov	r7, r0
 800329a:	460c      	mov	r4, r1
 800329c:	b10a      	cbz	r2, 80032a2 <_printf_common+0x26>
 800329e:	3301      	adds	r3, #1
 80032a0:	6033      	str	r3, [r6, #0]
 80032a2:	6823      	ldr	r3, [r4, #0]
 80032a4:	0699      	lsls	r1, r3, #26
 80032a6:	bf42      	ittt	mi
 80032a8:	6833      	ldrmi	r3, [r6, #0]
 80032aa:	3302      	addmi	r3, #2
 80032ac:	6033      	strmi	r3, [r6, #0]
 80032ae:	6825      	ldr	r5, [r4, #0]
 80032b0:	f015 0506 	ands.w	r5, r5, #6
 80032b4:	d106      	bne.n	80032c4 <_printf_common+0x48>
 80032b6:	f104 0a19 	add.w	sl, r4, #25
 80032ba:	68e3      	ldr	r3, [r4, #12]
 80032bc:	6832      	ldr	r2, [r6, #0]
 80032be:	1a9b      	subs	r3, r3, r2
 80032c0:	42ab      	cmp	r3, r5
 80032c2:	dc26      	bgt.n	8003312 <_printf_common+0x96>
 80032c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80032c8:	6822      	ldr	r2, [r4, #0]
 80032ca:	3b00      	subs	r3, #0
 80032cc:	bf18      	it	ne
 80032ce:	2301      	movne	r3, #1
 80032d0:	0692      	lsls	r2, r2, #26
 80032d2:	d42b      	bmi.n	800332c <_printf_common+0xb0>
 80032d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80032d8:	4641      	mov	r1, r8
 80032da:	4638      	mov	r0, r7
 80032dc:	47c8      	blx	r9
 80032de:	3001      	adds	r0, #1
 80032e0:	d01e      	beq.n	8003320 <_printf_common+0xa4>
 80032e2:	6823      	ldr	r3, [r4, #0]
 80032e4:	6922      	ldr	r2, [r4, #16]
 80032e6:	f003 0306 	and.w	r3, r3, #6
 80032ea:	2b04      	cmp	r3, #4
 80032ec:	bf02      	ittt	eq
 80032ee:	68e5      	ldreq	r5, [r4, #12]
 80032f0:	6833      	ldreq	r3, [r6, #0]
 80032f2:	1aed      	subeq	r5, r5, r3
 80032f4:	68a3      	ldr	r3, [r4, #8]
 80032f6:	bf0c      	ite	eq
 80032f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80032fc:	2500      	movne	r5, #0
 80032fe:	4293      	cmp	r3, r2
 8003300:	bfc4      	itt	gt
 8003302:	1a9b      	subgt	r3, r3, r2
 8003304:	18ed      	addgt	r5, r5, r3
 8003306:	2600      	movs	r6, #0
 8003308:	341a      	adds	r4, #26
 800330a:	42b5      	cmp	r5, r6
 800330c:	d11a      	bne.n	8003344 <_printf_common+0xc8>
 800330e:	2000      	movs	r0, #0
 8003310:	e008      	b.n	8003324 <_printf_common+0xa8>
 8003312:	2301      	movs	r3, #1
 8003314:	4652      	mov	r2, sl
 8003316:	4641      	mov	r1, r8
 8003318:	4638      	mov	r0, r7
 800331a:	47c8      	blx	r9
 800331c:	3001      	adds	r0, #1
 800331e:	d103      	bne.n	8003328 <_printf_common+0xac>
 8003320:	f04f 30ff 	mov.w	r0, #4294967295
 8003324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003328:	3501      	adds	r5, #1
 800332a:	e7c6      	b.n	80032ba <_printf_common+0x3e>
 800332c:	18e1      	adds	r1, r4, r3
 800332e:	1c5a      	adds	r2, r3, #1
 8003330:	2030      	movs	r0, #48	@ 0x30
 8003332:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003336:	4422      	add	r2, r4
 8003338:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800333c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003340:	3302      	adds	r3, #2
 8003342:	e7c7      	b.n	80032d4 <_printf_common+0x58>
 8003344:	2301      	movs	r3, #1
 8003346:	4622      	mov	r2, r4
 8003348:	4641      	mov	r1, r8
 800334a:	4638      	mov	r0, r7
 800334c:	47c8      	blx	r9
 800334e:	3001      	adds	r0, #1
 8003350:	d0e6      	beq.n	8003320 <_printf_common+0xa4>
 8003352:	3601      	adds	r6, #1
 8003354:	e7d9      	b.n	800330a <_printf_common+0x8e>
	...

08003358 <_printf_i>:
 8003358:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800335c:	7e0f      	ldrb	r7, [r1, #24]
 800335e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003360:	2f78      	cmp	r7, #120	@ 0x78
 8003362:	4691      	mov	r9, r2
 8003364:	4680      	mov	r8, r0
 8003366:	460c      	mov	r4, r1
 8003368:	469a      	mov	sl, r3
 800336a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800336e:	d807      	bhi.n	8003380 <_printf_i+0x28>
 8003370:	2f62      	cmp	r7, #98	@ 0x62
 8003372:	d80a      	bhi.n	800338a <_printf_i+0x32>
 8003374:	2f00      	cmp	r7, #0
 8003376:	f000 80d2 	beq.w	800351e <_printf_i+0x1c6>
 800337a:	2f58      	cmp	r7, #88	@ 0x58
 800337c:	f000 80b9 	beq.w	80034f2 <_printf_i+0x19a>
 8003380:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003384:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003388:	e03a      	b.n	8003400 <_printf_i+0xa8>
 800338a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800338e:	2b15      	cmp	r3, #21
 8003390:	d8f6      	bhi.n	8003380 <_printf_i+0x28>
 8003392:	a101      	add	r1, pc, #4	@ (adr r1, 8003398 <_printf_i+0x40>)
 8003394:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003398:	080033f1 	.word	0x080033f1
 800339c:	08003405 	.word	0x08003405
 80033a0:	08003381 	.word	0x08003381
 80033a4:	08003381 	.word	0x08003381
 80033a8:	08003381 	.word	0x08003381
 80033ac:	08003381 	.word	0x08003381
 80033b0:	08003405 	.word	0x08003405
 80033b4:	08003381 	.word	0x08003381
 80033b8:	08003381 	.word	0x08003381
 80033bc:	08003381 	.word	0x08003381
 80033c0:	08003381 	.word	0x08003381
 80033c4:	08003505 	.word	0x08003505
 80033c8:	0800342f 	.word	0x0800342f
 80033cc:	080034bf 	.word	0x080034bf
 80033d0:	08003381 	.word	0x08003381
 80033d4:	08003381 	.word	0x08003381
 80033d8:	08003527 	.word	0x08003527
 80033dc:	08003381 	.word	0x08003381
 80033e0:	0800342f 	.word	0x0800342f
 80033e4:	08003381 	.word	0x08003381
 80033e8:	08003381 	.word	0x08003381
 80033ec:	080034c7 	.word	0x080034c7
 80033f0:	6833      	ldr	r3, [r6, #0]
 80033f2:	1d1a      	adds	r2, r3, #4
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	6032      	str	r2, [r6, #0]
 80033f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80033fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003400:	2301      	movs	r3, #1
 8003402:	e09d      	b.n	8003540 <_printf_i+0x1e8>
 8003404:	6833      	ldr	r3, [r6, #0]
 8003406:	6820      	ldr	r0, [r4, #0]
 8003408:	1d19      	adds	r1, r3, #4
 800340a:	6031      	str	r1, [r6, #0]
 800340c:	0606      	lsls	r6, r0, #24
 800340e:	d501      	bpl.n	8003414 <_printf_i+0xbc>
 8003410:	681d      	ldr	r5, [r3, #0]
 8003412:	e003      	b.n	800341c <_printf_i+0xc4>
 8003414:	0645      	lsls	r5, r0, #25
 8003416:	d5fb      	bpl.n	8003410 <_printf_i+0xb8>
 8003418:	f9b3 5000 	ldrsh.w	r5, [r3]
 800341c:	2d00      	cmp	r5, #0
 800341e:	da03      	bge.n	8003428 <_printf_i+0xd0>
 8003420:	232d      	movs	r3, #45	@ 0x2d
 8003422:	426d      	negs	r5, r5
 8003424:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003428:	4859      	ldr	r0, [pc, #356]	@ (8003590 <_printf_i+0x238>)
 800342a:	230a      	movs	r3, #10
 800342c:	e011      	b.n	8003452 <_printf_i+0xfa>
 800342e:	6821      	ldr	r1, [r4, #0]
 8003430:	6833      	ldr	r3, [r6, #0]
 8003432:	0608      	lsls	r0, r1, #24
 8003434:	f853 5b04 	ldr.w	r5, [r3], #4
 8003438:	d402      	bmi.n	8003440 <_printf_i+0xe8>
 800343a:	0649      	lsls	r1, r1, #25
 800343c:	bf48      	it	mi
 800343e:	b2ad      	uxthmi	r5, r5
 8003440:	2f6f      	cmp	r7, #111	@ 0x6f
 8003442:	4853      	ldr	r0, [pc, #332]	@ (8003590 <_printf_i+0x238>)
 8003444:	6033      	str	r3, [r6, #0]
 8003446:	bf14      	ite	ne
 8003448:	230a      	movne	r3, #10
 800344a:	2308      	moveq	r3, #8
 800344c:	2100      	movs	r1, #0
 800344e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003452:	6866      	ldr	r6, [r4, #4]
 8003454:	60a6      	str	r6, [r4, #8]
 8003456:	2e00      	cmp	r6, #0
 8003458:	bfa2      	ittt	ge
 800345a:	6821      	ldrge	r1, [r4, #0]
 800345c:	f021 0104 	bicge.w	r1, r1, #4
 8003460:	6021      	strge	r1, [r4, #0]
 8003462:	b90d      	cbnz	r5, 8003468 <_printf_i+0x110>
 8003464:	2e00      	cmp	r6, #0
 8003466:	d04b      	beq.n	8003500 <_printf_i+0x1a8>
 8003468:	4616      	mov	r6, r2
 800346a:	fbb5 f1f3 	udiv	r1, r5, r3
 800346e:	fb03 5711 	mls	r7, r3, r1, r5
 8003472:	5dc7      	ldrb	r7, [r0, r7]
 8003474:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003478:	462f      	mov	r7, r5
 800347a:	42bb      	cmp	r3, r7
 800347c:	460d      	mov	r5, r1
 800347e:	d9f4      	bls.n	800346a <_printf_i+0x112>
 8003480:	2b08      	cmp	r3, #8
 8003482:	d10b      	bne.n	800349c <_printf_i+0x144>
 8003484:	6823      	ldr	r3, [r4, #0]
 8003486:	07df      	lsls	r7, r3, #31
 8003488:	d508      	bpl.n	800349c <_printf_i+0x144>
 800348a:	6923      	ldr	r3, [r4, #16]
 800348c:	6861      	ldr	r1, [r4, #4]
 800348e:	4299      	cmp	r1, r3
 8003490:	bfde      	ittt	le
 8003492:	2330      	movle	r3, #48	@ 0x30
 8003494:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003498:	f106 36ff 	addle.w	r6, r6, #4294967295
 800349c:	1b92      	subs	r2, r2, r6
 800349e:	6122      	str	r2, [r4, #16]
 80034a0:	f8cd a000 	str.w	sl, [sp]
 80034a4:	464b      	mov	r3, r9
 80034a6:	aa03      	add	r2, sp, #12
 80034a8:	4621      	mov	r1, r4
 80034aa:	4640      	mov	r0, r8
 80034ac:	f7ff fee6 	bl	800327c <_printf_common>
 80034b0:	3001      	adds	r0, #1
 80034b2:	d14a      	bne.n	800354a <_printf_i+0x1f2>
 80034b4:	f04f 30ff 	mov.w	r0, #4294967295
 80034b8:	b004      	add	sp, #16
 80034ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034be:	6823      	ldr	r3, [r4, #0]
 80034c0:	f043 0320 	orr.w	r3, r3, #32
 80034c4:	6023      	str	r3, [r4, #0]
 80034c6:	4833      	ldr	r0, [pc, #204]	@ (8003594 <_printf_i+0x23c>)
 80034c8:	2778      	movs	r7, #120	@ 0x78
 80034ca:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80034ce:	6823      	ldr	r3, [r4, #0]
 80034d0:	6831      	ldr	r1, [r6, #0]
 80034d2:	061f      	lsls	r7, r3, #24
 80034d4:	f851 5b04 	ldr.w	r5, [r1], #4
 80034d8:	d402      	bmi.n	80034e0 <_printf_i+0x188>
 80034da:	065f      	lsls	r7, r3, #25
 80034dc:	bf48      	it	mi
 80034de:	b2ad      	uxthmi	r5, r5
 80034e0:	6031      	str	r1, [r6, #0]
 80034e2:	07d9      	lsls	r1, r3, #31
 80034e4:	bf44      	itt	mi
 80034e6:	f043 0320 	orrmi.w	r3, r3, #32
 80034ea:	6023      	strmi	r3, [r4, #0]
 80034ec:	b11d      	cbz	r5, 80034f6 <_printf_i+0x19e>
 80034ee:	2310      	movs	r3, #16
 80034f0:	e7ac      	b.n	800344c <_printf_i+0xf4>
 80034f2:	4827      	ldr	r0, [pc, #156]	@ (8003590 <_printf_i+0x238>)
 80034f4:	e7e9      	b.n	80034ca <_printf_i+0x172>
 80034f6:	6823      	ldr	r3, [r4, #0]
 80034f8:	f023 0320 	bic.w	r3, r3, #32
 80034fc:	6023      	str	r3, [r4, #0]
 80034fe:	e7f6      	b.n	80034ee <_printf_i+0x196>
 8003500:	4616      	mov	r6, r2
 8003502:	e7bd      	b.n	8003480 <_printf_i+0x128>
 8003504:	6833      	ldr	r3, [r6, #0]
 8003506:	6825      	ldr	r5, [r4, #0]
 8003508:	6961      	ldr	r1, [r4, #20]
 800350a:	1d18      	adds	r0, r3, #4
 800350c:	6030      	str	r0, [r6, #0]
 800350e:	062e      	lsls	r6, r5, #24
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	d501      	bpl.n	8003518 <_printf_i+0x1c0>
 8003514:	6019      	str	r1, [r3, #0]
 8003516:	e002      	b.n	800351e <_printf_i+0x1c6>
 8003518:	0668      	lsls	r0, r5, #25
 800351a:	d5fb      	bpl.n	8003514 <_printf_i+0x1bc>
 800351c:	8019      	strh	r1, [r3, #0]
 800351e:	2300      	movs	r3, #0
 8003520:	6123      	str	r3, [r4, #16]
 8003522:	4616      	mov	r6, r2
 8003524:	e7bc      	b.n	80034a0 <_printf_i+0x148>
 8003526:	6833      	ldr	r3, [r6, #0]
 8003528:	1d1a      	adds	r2, r3, #4
 800352a:	6032      	str	r2, [r6, #0]
 800352c:	681e      	ldr	r6, [r3, #0]
 800352e:	6862      	ldr	r2, [r4, #4]
 8003530:	2100      	movs	r1, #0
 8003532:	4630      	mov	r0, r6
 8003534:	f7fc fe64 	bl	8000200 <memchr>
 8003538:	b108      	cbz	r0, 800353e <_printf_i+0x1e6>
 800353a:	1b80      	subs	r0, r0, r6
 800353c:	6060      	str	r0, [r4, #4]
 800353e:	6863      	ldr	r3, [r4, #4]
 8003540:	6123      	str	r3, [r4, #16]
 8003542:	2300      	movs	r3, #0
 8003544:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003548:	e7aa      	b.n	80034a0 <_printf_i+0x148>
 800354a:	6923      	ldr	r3, [r4, #16]
 800354c:	4632      	mov	r2, r6
 800354e:	4649      	mov	r1, r9
 8003550:	4640      	mov	r0, r8
 8003552:	47d0      	blx	sl
 8003554:	3001      	adds	r0, #1
 8003556:	d0ad      	beq.n	80034b4 <_printf_i+0x15c>
 8003558:	6823      	ldr	r3, [r4, #0]
 800355a:	079b      	lsls	r3, r3, #30
 800355c:	d413      	bmi.n	8003586 <_printf_i+0x22e>
 800355e:	68e0      	ldr	r0, [r4, #12]
 8003560:	9b03      	ldr	r3, [sp, #12]
 8003562:	4298      	cmp	r0, r3
 8003564:	bfb8      	it	lt
 8003566:	4618      	movlt	r0, r3
 8003568:	e7a6      	b.n	80034b8 <_printf_i+0x160>
 800356a:	2301      	movs	r3, #1
 800356c:	4632      	mov	r2, r6
 800356e:	4649      	mov	r1, r9
 8003570:	4640      	mov	r0, r8
 8003572:	47d0      	blx	sl
 8003574:	3001      	adds	r0, #1
 8003576:	d09d      	beq.n	80034b4 <_printf_i+0x15c>
 8003578:	3501      	adds	r5, #1
 800357a:	68e3      	ldr	r3, [r4, #12]
 800357c:	9903      	ldr	r1, [sp, #12]
 800357e:	1a5b      	subs	r3, r3, r1
 8003580:	42ab      	cmp	r3, r5
 8003582:	dcf2      	bgt.n	800356a <_printf_i+0x212>
 8003584:	e7eb      	b.n	800355e <_printf_i+0x206>
 8003586:	2500      	movs	r5, #0
 8003588:	f104 0619 	add.w	r6, r4, #25
 800358c:	e7f5      	b.n	800357a <_printf_i+0x222>
 800358e:	bf00      	nop
 8003590:	080036c9 	.word	0x080036c9
 8003594:	080036da 	.word	0x080036da

08003598 <memmove>:
 8003598:	4288      	cmp	r0, r1
 800359a:	b510      	push	{r4, lr}
 800359c:	eb01 0402 	add.w	r4, r1, r2
 80035a0:	d902      	bls.n	80035a8 <memmove+0x10>
 80035a2:	4284      	cmp	r4, r0
 80035a4:	4623      	mov	r3, r4
 80035a6:	d807      	bhi.n	80035b8 <memmove+0x20>
 80035a8:	1e43      	subs	r3, r0, #1
 80035aa:	42a1      	cmp	r1, r4
 80035ac:	d008      	beq.n	80035c0 <memmove+0x28>
 80035ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80035b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80035b6:	e7f8      	b.n	80035aa <memmove+0x12>
 80035b8:	4402      	add	r2, r0
 80035ba:	4601      	mov	r1, r0
 80035bc:	428a      	cmp	r2, r1
 80035be:	d100      	bne.n	80035c2 <memmove+0x2a>
 80035c0:	bd10      	pop	{r4, pc}
 80035c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80035c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80035ca:	e7f7      	b.n	80035bc <memmove+0x24>

080035cc <_sbrk_r>:
 80035cc:	b538      	push	{r3, r4, r5, lr}
 80035ce:	4d06      	ldr	r5, [pc, #24]	@ (80035e8 <_sbrk_r+0x1c>)
 80035d0:	2300      	movs	r3, #0
 80035d2:	4604      	mov	r4, r0
 80035d4:	4608      	mov	r0, r1
 80035d6:	602b      	str	r3, [r5, #0]
 80035d8:	f7fd f928 	bl	800082c <_sbrk>
 80035dc:	1c43      	adds	r3, r0, #1
 80035de:	d102      	bne.n	80035e6 <_sbrk_r+0x1a>
 80035e0:	682b      	ldr	r3, [r5, #0]
 80035e2:	b103      	cbz	r3, 80035e6 <_sbrk_r+0x1a>
 80035e4:	6023      	str	r3, [r4, #0]
 80035e6:	bd38      	pop	{r3, r4, r5, pc}
 80035e8:	2000030c 	.word	0x2000030c

080035ec <_realloc_r>:
 80035ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035f0:	4680      	mov	r8, r0
 80035f2:	4615      	mov	r5, r2
 80035f4:	460c      	mov	r4, r1
 80035f6:	b921      	cbnz	r1, 8003602 <_realloc_r+0x16>
 80035f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80035fc:	4611      	mov	r1, r2
 80035fe:	f7ff bc59 	b.w	8002eb4 <_malloc_r>
 8003602:	b92a      	cbnz	r2, 8003610 <_realloc_r+0x24>
 8003604:	f7ff fbea 	bl	8002ddc <_free_r>
 8003608:	2400      	movs	r4, #0
 800360a:	4620      	mov	r0, r4
 800360c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003610:	f000 f81a 	bl	8003648 <_malloc_usable_size_r>
 8003614:	4285      	cmp	r5, r0
 8003616:	4606      	mov	r6, r0
 8003618:	d802      	bhi.n	8003620 <_realloc_r+0x34>
 800361a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800361e:	d8f4      	bhi.n	800360a <_realloc_r+0x1e>
 8003620:	4629      	mov	r1, r5
 8003622:	4640      	mov	r0, r8
 8003624:	f7ff fc46 	bl	8002eb4 <_malloc_r>
 8003628:	4607      	mov	r7, r0
 800362a:	2800      	cmp	r0, #0
 800362c:	d0ec      	beq.n	8003608 <_realloc_r+0x1c>
 800362e:	42b5      	cmp	r5, r6
 8003630:	462a      	mov	r2, r5
 8003632:	4621      	mov	r1, r4
 8003634:	bf28      	it	cs
 8003636:	4632      	movcs	r2, r6
 8003638:	f7ff fbc2 	bl	8002dc0 <memcpy>
 800363c:	4621      	mov	r1, r4
 800363e:	4640      	mov	r0, r8
 8003640:	f7ff fbcc 	bl	8002ddc <_free_r>
 8003644:	463c      	mov	r4, r7
 8003646:	e7e0      	b.n	800360a <_realloc_r+0x1e>

08003648 <_malloc_usable_size_r>:
 8003648:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800364c:	1f18      	subs	r0, r3, #4
 800364e:	2b00      	cmp	r3, #0
 8003650:	bfbc      	itt	lt
 8003652:	580b      	ldrlt	r3, [r1, r0]
 8003654:	18c0      	addlt	r0, r0, r3
 8003656:	4770      	bx	lr

08003658 <_init>:
 8003658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800365a:	bf00      	nop
 800365c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800365e:	bc08      	pop	{r3}
 8003660:	469e      	mov	lr, r3
 8003662:	4770      	bx	lr

08003664 <_fini>:
 8003664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003666:	bf00      	nop
 8003668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800366a:	bc08      	pop	{r3}
 800366c:	469e      	mov	lr, r3
 800366e:	4770      	bx	lr
