// Seed: 1082213517
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_5;
  always disable id_6;
  parameter id_7 = "" == 1;
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1,
    input  wand  id_2
);
  logic [-1 : 1] id_4;
  ;
  wire id_5;
  wire id_6;
  ;
  wire id_7;
  wire  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ;
  module_0 modCall_1 (
      id_6,
      id_16,
      id_36,
      id_39
  );
endmodule
