[2025-09-18 02:10:38] START suite=qualcomm_srv trace=srv550_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv550_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 3337803 heartbeat IPC: 2.996 cumulative IPC: 2.996 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 6174621 cumulative IPC: 3.239 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 6174621 cumulative IPC: 3.239 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 6174622 heartbeat IPC: 3.525 cumulative IPC: 5 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 12214343 heartbeat IPC: 1.656 cumulative IPC: 1.656 (Simulation time: 00 hr 01 min 52 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 18268697 heartbeat IPC: 1.652 cumulative IPC: 1.654 (Simulation time: 00 hr 02 min 43 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 24047043 heartbeat IPC: 1.731 cumulative IPC: 1.679 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 29827250 heartbeat IPC: 1.73 cumulative IPC: 1.691 (Simulation time: 00 hr 04 min 16 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 35705252 heartbeat IPC: 1.701 cumulative IPC: 1.693 (Simulation time: 00 hr 05 min 09 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 41207642 heartbeat IPC: 1.817 cumulative IPC: 1.713 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 47061113 heartbeat IPC: 1.708 cumulative IPC: 1.712 (Simulation time: 00 hr 06 min 54 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 52631307 heartbeat IPC: 1.795 cumulative IPC: 1.722 (Simulation time: 00 hr 07 min 29 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv550_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000025 cycles: 58231078 heartbeat IPC: 1.786 cumulative IPC: 1.729 (Simulation time: 00 hr 08 min 10 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 57570349 cumulative IPC: 1.737 (Simulation time: 00 hr 08 min 44 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 57570349 cumulative IPC: 1.737 (Simulation time: 00 hr 08 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv550_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.737 instructions: 100000001 cycles: 57570349
CPU 0 Branch Prediction Accuracy: 97.08% MPKI: 5.329 Average ROB Occupancy at Mispredict: 86.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00051
BRANCH_INDIRECT: 0.00679
BRANCH_CONDITIONAL: 5.318
BRANCH_DIRECT_CALL: 0.00125
BRANCH_INDIRECT_CALL: 0.0014
BRANCH_RETURN: 0.00101


====Backend Stall Breakdown====
ROB_STALL: 828175
LQ_STALL: 0
SQ_STALL: 1272969


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 163.91278
REPLAY_LOAD: 95.27004
NON_REPLAY_LOAD: 11.371289

== Total ==
ADDR_TRANS: 193581
REPLAY_LOAD: 135474
NON_REPLAY_LOAD: 499120

== Counts ==
ADDR_TRANS: 1181
REPLAY_LOAD: 1422
NON_REPLAY_LOAD: 43893

cpu0->cpu0_STLB TOTAL        ACCESS:     948031 HIT:     904948 MISS:      43083 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     948031 HIT:     904948 MISS:      43083 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 225.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     850117 HIT:     423792 MISS:     426325 MSHR_MERGE:      86255
cpu0->cpu0_L2C LOAD         ACCESS:     474366 HIT:     297245 MISS:     177121 MSHR_MERGE:      22666
cpu0->cpu0_L2C RFO          ACCESS:      65366 HIT:       6898 MISS:      58468 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     124437 HIT:      14050 MISS:     110387 MSHR_MERGE:      63589
cpu0->cpu0_L2C WRITE        ACCESS:      88899 HIT:      88304 MISS:        595 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      97049 HIT:      17295 MISS:      79754 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     109855 ISSUED:     109362 USEFUL:      23388 USELESS:       2335
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 95.19 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15015088 HIT:   14597431 MISS:     417657 MSHR_MERGE:     130802
cpu0->cpu0_L1I LOAD         ACCESS:   15015088 HIT:   14597431 MISS:     417657 MSHR_MERGE:     130802
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27613005 HIT:   26756232 MISS:     856773 MSHR_MERGE:     491429
cpu0->cpu0_L1D LOAD         ACCESS:   14895437 HIT:   14515701 MISS:     379736 MSHR_MERGE:     192223
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     595793 HIT:     554994 MISS:      40799 MSHR_MERGE:      25383
cpu0->cpu0_L1D WRITE        ACCESS:   12018165 HIT:   11679268 MISS:     338897 MSHR_MERGE:     273531
cpu0->cpu0_L1D TRANSLATION  ACCESS:     103610 HIT:       6269 MISS:      97341 MSHR_MERGE:        292
cpu0->cpu0_L1D PREFETCH REQUESTED:    3460584 ISSUED:     595793 USEFUL:       2384 USELESS:       1389
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 93.72 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12819791 HIT:   12715035 MISS:     104756 MSHR_MERGE:      60238
cpu0->cpu0_ITLB LOAD         ACCESS:   12819791 HIT:   12715035 MISS:     104756 MSHR_MERGE:      60238
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.77 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24911539 HIT:   23588112 MISS:    1323427 MSHR_MERGE:     419914
cpu0->cpu0_DTLB LOAD         ACCESS:   24911539 HIT:   23588112 MISS:    1323427 MSHR_MERGE:     419914
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.21 cycles
cpu0->LLC TOTAL        ACCESS:     416677 HIT:     173298 MISS:     243379 MSHR_MERGE:      13493
cpu0->LLC LOAD         ACCESS:     154455 HIT:      43223 MISS:     111232 MSHR_MERGE:       2187
cpu0->LLC RFO          ACCESS:      58468 HIT:      16716 MISS:      41752 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      46798 HIT:       7312 MISS:      39486 MSHR_MERGE:      11306
cpu0->LLC WRITE        ACCESS:      77202 HIT:      76968 MISS:        234 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      79754 HIT:      29079 MISS:      50675 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.98 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7565
  ROW_BUFFER_MISS:     221985
  AVG DBUS CONGESTED CYCLE: 6.187
Channel 0 WQ ROW_BUFFER_HIT:      10723
  ROW_BUFFER_MISS:      47334
  FULL:          0
Channel 0 REFRESHES ISSUED:       4798

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1035695        11101         7536        26015
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          222          414         2883         7717
  STLB miss resolved @ L2C                0          532         2460         5411        22324
  STLB miss resolved @ LLC                0          841         4360         5540        24726
  STLB miss resolved @ MEM                0         1119         7949        16831        46611

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              28018         1977        51405         2955         1177
---------------------------------------------------------------
  STLB miss resolved @ L1D               31            2           56          637          301
  STLB miss resolved @ L2C               12           26           31          119           59
  STLB miss resolved @ LLC               52           27          149         1815          516
  STLB miss resolved @ MEM               29            9           88         1060          707
[2025-09-18 02:19:23] END   suite=qualcomm_srv trace=srv550_ap (rc=0)
