# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 6 6 8 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 1
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 3
UNBLOCK 4 1
CPU 4 0 0
CPU 4 4 1
CPU 4 2 2
# CONTEXT CPU 3 4
UNBLOCK 5 3
CPU 5 0 0
CPU 5 4 1
CPU 5 2 2
CPU 5 5 3
BLOCK 6 0
# CONTEXT CPU 0 6
CPU 6 4 1
CPU 6 2 2
CPU 6 5 3
BLOCK 7 2
UNBLOCK 7 0
CPU 7 6 0
CPU 7 4 1
# CONTEXT CPU 2 7
CPU 7 5 3
UNBLOCK 8 2
# CONTEXT CPU 0 8
CPU 8 4 1
CPU 8 7 2
CPU 8 5 3
BLOCK 9 4
CPU 9 8 0
# CONTEXT CPU 1 9
CPU 9 7 2
CPU 9 5 3
BLOCK 10 8
UNBLOCK 10 4
# CONTEXT CPU 0 10
CPU 10 9 1
# CONTEXT CPU 2 10
CPU 10 5 3
BLOCK 11 5
UNBLOCK 11 8
CPU 11 10 0
CPU 11 9 1
CPU 11 11 2
# CONTEXT CPU 3 11
BLOCK 12 9
UNBLOCK 12 5
CPU 12 10 0
# CONTEXT CPU 1 12
CPU 12 11 2
CPU 12 12 3
UNBLOCK 13 9
CPU 13 10 0
CPU 13 13 1
CPU 13 11 2
CPU 13 12 3
BLOCK 14 10
BLOCK 14 11
BLOCK 14 12
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
UNBLOCK 15 10
UNBLOCK 15 11
UNBLOCK 15 12
CPU 15 14 0
CPU 15 1 1
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
BLOCK 16 14
# CONTEXT CPU 0 16
CPU 16 1 1
# CONTEXT CPU 2 16
# CONTEXT CPU 3 16
UNBLOCK 17 14
# CONTEXT CPU 0 17
CPU 17 1 1
CPU 17 3 2
CPU 17 0 3
# CONTEXT CPU 0 18
CPU 18 1 1
CPU 18 3 2
# CONTEXT CPU 3 18
CPU 19 2 0
CPU 19 1 1
CPU 19 3 2
# CONTEXT CPU 3 19
CPU 20 2 0
CPU 20 1 1
CPU 20 3 2
# CONTEXT CPU 3 20
CPU 21 2 0
CPU 21 1 1
CPU 21 3 2
CPU 21 6 3
EXIT 22 2 0
EXIT 22 1 1
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
# CONTEXT CPU 2 22
CPU 22 6 3
BLOCK 23 6
# CONTEXT CPU 0 23
# CONTEXT CPU 1 23
# CONTEXT CPU 2 23
# CONTEXT CPU 3 23
UNBLOCK 24 6
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
# CONTEXT CPU 2 24
CPU 24 5 3
CPU 25 4 0
CPU 25 7 1
CPU 25 8 2
CPU 25 5 3
CPU 26 4 0
CPU 26 7 1
CPU 26 8 2
CPU 26 5 3
EXIT 27 5 3
CPU 27 4 0
CPU 27 7 1
CPU 27 8 2
# CONTEXT CPU 3 27
BLOCK 28 7
CPU 28 4 0
# CONTEXT CPU 1 28
CPU 28 8 2
# CONTEXT CPU 3 28
EXIT 29 4 0
UNBLOCK 29 7
# CONTEXT CPU 0 29
CPU 29 13 1
CPU 29 8 2
# CONTEXT CPU 3 29
BLOCK 30 8
CPU 30 10 0
CPU 30 13 1
# CONTEXT CPU 2 30
CPU 30 9 3
BLOCK 31 13
UNBLOCK 31 8
CPU 31 10 0
# CONTEXT CPU 1 31
CPU 31 11 2
CPU 31 9 3
BLOCK 32 10
UNBLOCK 32 13
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
CPU 32 11 2
CPU 32 9 3
BLOCK 33 11
UNBLOCK 33 10
CPU 33 14 0
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
CPU 33 9 3
BLOCK 34 14
UNBLOCK 34 11
# CONTEXT CPU 0 34
CPU 34 12 1
# CONTEXT CPU 2 34
CPU 34 9 3
BLOCK 35 12
UNBLOCK 35 14
# CONTEXT CPU 0 35
# CONTEXT CPU 1 35
# CONTEXT CPU 2 35
CPU 35 9 3
BLOCK 36 9
UNBLOCK 36 12
# CONTEXT CPU 0 36
# CONTEXT CPU 1 36
CPU 36 0 2
# CONTEXT CPU 3 36
UNBLOCK 37 9
CPU 37 3 0
# CONTEXT CPU 1 37
CPU 37 0 2
# CONTEXT CPU 3 37
EXIT 38 3 0
# CONTEXT CPU 0 38
CPU 38 6 1
# CONTEXT CPU 2 38
# CONTEXT CPU 3 38
# CONTEXT CPU 0 39
CPU 39 6 1
# CONTEXT CPU 2 39
CPU 39 7 3
# CONTEXT CPU 0 40
CPU 40 6 1
# CONTEXT CPU 2 40
CPU 40 7 3
CPU 41 8 0
CPU 41 6 1
CPU 41 13 2
CPU 41 7 3
CPU 42 8 0
# CONTEXT CPU 1 42
CPU 42 13 2
CPU 42 7 3
BLOCK 43 13
EXIT 43 7 3
CPU 43 8 0
# CONTEXT CPU 1 43
# CONTEXT CPU 2 43
# CONTEXT CPU 3 43
EXIT 44 8 0
UNBLOCK 44 13
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
CPU 44 11 2
# CONTEXT CPU 3 44
# CONTEXT CPU 0 45
CPU 45 10 1
CPU 45 11 2
# CONTEXT CPU 3 45
# CONTEXT CPU 0 46
CPU 46 10 1
CPU 46 11 2
CPU 46 14 3
BLOCK 47 14
CPU 47 12 0
CPU 47 10 1
CPU 47 11 2
# CONTEXT CPU 3 47
BLOCK 48 12
EXIT 48 11 2
UNBLOCK 48 14
# CONTEXT CPU 0 48
CPU 48 10 1
# CONTEXT CPU 2 48
CPU 48 9 3
EXIT 49 10 1
EXIT 49 9 3
UNBLOCK 49 12
# CONTEXT CPU 0 49
# CONTEXT CPU 1 49
# CONTEXT CPU 2 49
# CONTEXT CPU 3 49
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
# CONTEXT CPU 2 50
CPU 50 14 3
BLOCK 51 14
CPU 51 0 0
# CONTEXT CPU 1 51
CPU 51 6 2
# CONTEXT CPU 3 51
EXIT 52 0 0
UNBLOCK 52 14
# CONTEXT CPU 0 52
CPU 52 13 1
CPU 52 6 2
# CONTEXT CPU 3 52
BLOCK 53 13
EXIT 53 6 2
# CONTEXT CPU 0 53
CPU 53 -1 1
CPU 53 -1 2
# CONTEXT CPU 3 53
UNBLOCK 54 13
# CONTEXT CPU 0 54
# CONTEXT CPU 1 54
CPU 54 -1 2
CPU 54 12 3
CPU 55 14 0
CPU 55 13 1
CPU 55 -1 2
CPU 55 12 3
BLOCK 56 14
BLOCK 56 13
BLOCK 56 12
CPU 56 -1 0
CPU 56 -1 1
CPU 56 -1 2
CPU 56 -1 3
UNBLOCK 57 12
UNBLOCK 57 13
UNBLOCK 57 14
# CONTEXT CPU 0 57
# CONTEXT CPU 1 57
# CONTEXT CPU 2 57
CPU 57 -1 3
# CONTEXT CPU 0 58
CPU 58 13 1
# CONTEXT CPU 2 58
CPU 58 -1 3
# CONTEXT CPU 0 59
CPU 59 13 1
# CONTEXT CPU 2 59
CPU 59 -1 3
EXIT 60 13 1
CPU 60 12 0
CPU 60 -1 1
CPU 60 14 2
CPU 60 -1 3
BLOCK 61 14
CPU 61 12 0
CPU 61 -1 1
CPU 61 -1 2
CPU 61 -1 3
UNBLOCK 62 14
CPU 62 12 0
# CONTEXT CPU 1 62
CPU 62 -1 2
CPU 62 -1 3
EXIT 63 12 0
CPU 63 -1 0
# CONTEXT CPU 1 63
CPU 63 -1 2
CPU 63 -1 3
CPU 64 -1 0
# CONTEXT CPU 1 64
CPU 64 -1 2
CPU 64 -1 3
CPU 65 -1 0
CPU 65 14 1
CPU 65 -1 2
CPU 65 -1 3
BLOCK 66 14
CPU 66 -1 0
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
UNBLOCK 67 14
# CONTEXT CPU 0 67
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
# CONTEXT CPU 0 68
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
# CONTEXT CPU 0 69
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
CPU 70 14 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
BLOCK 71 14
CPU 71 -1 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
UNBLOCK 72 14
# CONTEXT CPU 0 72
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
CPU 73 14 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
EXIT 74 14 0
CPU 74 -1 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
