;redcode
;assert 1
	SPL 0, 52
	CMP -207, <-123
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SLT <721, -0
	SUB @-127, <-102
	JMP -1, @-20
	ADD <121, 106
	SUB 0, @520
	SUB 12, @710
	ADD #100, @9
	SUB 101, <-271
	SPL 0, -52
	SUB #0, 5
	ADD -1, <-20
	SLT #100, 9
	ADD -1, <-20
	SUB #105, 3
	SLT <721, -0
	SUB @-10, 0
	SUB 101, <-271
	CMP #-72, @200
	CMP #-72, @200
	MOV -1, <-30
	CMP #-72, @200
	SUB #0, 5
	ADD @121, 105
	JMP <-127, 100
	ADD 12, @710
	ADD @110, 9
	ADD @110, 9
	SUB <121, 106
	SUB <121, 106
	ADD @-127, 100
	SUB -1, <-30
	MOV -7, <-20
	CMP @127, 106
	SUB <121, 106
	JMP @72, #200
	DAT <100, #9
	JMP @72, #200
	CMP -207, <-123
	DJN -1, @-20
	MOV -1, <-30
	MOV -1, <-30
	MOV -7, <-20
	ADD @-10, 0
	CMP -207, <-123
	CMP -207, <-123
	SUB #-72, @280
	CMP -207, <-123
	SUB #-72, @280
