#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Oct 21 15:08:12 2020
# Process ID: 22680
# Current directory: D:/Github/fpga-power-sidechannel/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22984 D:\Github\fpga-power-sidechannel\ip_repo\edit_axi_ro_v1_0.xpr
# Log file: D:/Github/fpga-power-sidechannel/ip_repo/vivado.log
# Journal file: D:/Github/fpga-power-sidechannel/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Github/fpga-power-sidechannel/ip_repo/edit_axi_ro_v1_0.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\Github\fpga-power-sidechannel\ip_repo\axi_ro_1.0\component.xml}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
file mkdir D:/Github/fpga-power-sidechannel/ip_repo/edit_axi_ro_v1_0.srcs/sources_1/new
close [ open D:/Github/fpga-power-sidechannel/ip_repo/edit_axi_ro_v1_0.srcs/sources_1/new/ring_oscillator.sv w ]
add_files D:/Github/fpga-power-sidechannel/ip_repo/edit_axi_ro_v1_0.srcs/sources_1/new/ring_oscillator.sv
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
ipx::add_bus_interface cycles_per_integration [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:signal:data_rtl:1.0 [ipx::get_bus_interfaces cycles_per_integration -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:signal:data:1.0 [ipx::get_bus_interfaces cycles_per_integration -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces cycles_per_integration -of_objects [ipx::current_core]]
ipx::remove_bus_interface cycles_per_integration [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
