Analysis & Synthesis report for build
Sat Oct 17 17:48:27 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top|M_main:__main|_q_index
 10. State Machine - |top|M_main:__main|M_displaylist:displaylist_drawer|_q_display_list_active
 11. State Machine - |top|M_main:__main|M_displaylist:displaylist_drawer|_q_index
 12. State Machine - |top|M_main:__main|M_vectors:vector_drawer|_q_vector_block_active
 13. State Machine - |top|M_main:__main|M_vectors:vector_drawer|_q_index
 14. State Machine - |top|M_main:__main|M_apu:apu_processor_R|_q_index
 15. State Machine - |top|M_main:__main|M_apu:apu_processor_L|_q_index
 16. State Machine - |top|M_main:__main|M_multiplex_display:display|_q_index
 17. State Machine - |top|M_main:__main|M_terminal:terminal_window|_q_terminal_active
 18. State Machine - |top|M_main:__main|M_terminal:terminal_window|_q_index
 19. State Machine - |top|M_main:__main|M_character_map:character_map_window|_q_index
 20. State Machine - |top|M_main:__main|M_sprite_layer:upper_sprites|_q_index
 21. State Machine - |top|M_main:__main|M_bitmap:bitmap_window|_q_index
 22. State Machine - |top|M_main:__main|M_gpu:gpu_processor|_q_gpu_active
 23. State Machine - |top|M_main:__main|M_gpu:gpu_processor|_q_index
 24. State Machine - |top|M_main:__main|M_sprite_layer:lower_sprites|_q_index
 25. State Machine - |top|M_main:__main|M_background:background_generator|_q_index
 26. State Machine - |top|M_main:__main|M_vga:vga_driver|_q_index
 27. State Machine - |top|M_main:__main|M_uart_sender:usend|_q_index
 28. State Machine - |top|M_main:__main|M_pulse1khz:timer1khz|_q_index
 29. State Machine - |top|M_main:__main|M_pulse1khz:sleepTimer|_q_index
 30. State Machine - |top|M_main:__main|M_pulse1hz:timer1hz|_q_index
 31. State Machine - |top|M_main:__main|M_pulse1hz:p1hz|_q_index
 32. Registers Removed During Synthesis
 33. Removed Registers Triggering Further Register Optimizations
 34. General Register Statistics
 35. Registers Packed Into Inferred Megafunctions
 36. Registers Added for RAM Pass-Through Logic
 37. Multiplexer Restructuring Statistics (Restructuring Performed)
 38. Source assignments for M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0|altsyncram_i3n1:auto_generated
 39. Source assignments for M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|altsyncram:buffer_rtl_0|altsyncram_s9n1:auto_generated
 40. Source assignments for M_main:__main|M_main_mem_ram_1:__mem__ram_1|altsyncram:buffer_rtl_0|altsyncram_6ti1:auto_generated
 41. Source assignments for M_main:__main|M_main_mem_ram_0:__mem__ram_0|altsyncram:buffer_rtl_0|altsyncram_5662:auto_generated
 42. Source assignments for M_main:__main|M_main_mem_rstack:__mem__rstack|altsyncram:buffer_rtl_0|altsyncram_o6n1:auto_generated
 43. Source assignments for M_main:__main|M_main_mem_dstack:__mem__dstack|altsyncram:buffer_rtl_0|altsyncram_o6n1:auto_generated
 44. Source assignments for M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dx:__mem__dx|altsyncram:buffer_rtl_0|altsyncram_e3n1:auto_generated
 45. Source assignments for M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dy:__mem__dy|altsyncram:buffer_rtl_0|altsyncram_e3n1:auto_generated
 46. Source assignments for M_main:__main|M_vectors:vector_drawer|M_vectors_mem_A:__mem__A|altsyncram:buffer_rtl_0|altsyncram_43n1:auto_generated
 47. Source assignments for M_main:__main|M_terminal:terminal_window|M_terminal_mem_terminal:__mem__terminal|altsyncram:buffer_rtl_0|altsyncram_sn02:auto_generated
 48. Source assignments for M_main:__main|M_character_map:character_map_window|M_character_map_mem_background:__mem__background|altsyncram:buffer_rtl_0|altsyncram_gqt1:auto_generated
 49. Source assignments for M_main:__main|M_character_map:character_map_window|M_character_map_mem_foreground:__mem__foreground|altsyncram:buffer_rtl_0|altsyncram_u8n1:auto_generated
 50. Source assignments for M_main:__main|M_character_map:character_map_window|M_character_map_mem_character:__mem__character|altsyncram:buffer_rtl_0|altsyncram_29n1:auto_generated
 51. Source assignments for M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated
 52. Source assignments for M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated
 53. Source assignments for M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated
 54. Source assignments for M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated
 55. Source assignments for M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated
 56. Source assignments for M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated
 57. Source assignments for M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated
 58. Source assignments for M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated
 59. Source assignments for M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_B:__mem__bitmap_B|altsyncram:buffer_rtl_0|altsyncram_gfn1:auto_generated
 60. Source assignments for M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_G:__mem__bitmap_G|altsyncram:buffer_rtl_0|altsyncram_gfn1:auto_generated
 61. Source assignments for M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_R:__mem__bitmap_R|altsyncram:buffer_rtl_0|altsyncram_gfn1:auto_generated
 62. Source assignments for M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_A:__mem__bitmap_A|altsyncram:buffer_rtl_0|altsyncram_efn1:auto_generated
 63. Source assignments for M_main:__main|M_gpu:gpu_processor|M_gpu_mem_blit1tilemap:__mem__blit1tilemap|altsyncram:buffer_rtl_0|altsyncram_qcn1:auto_generated
 64. Source assignments for M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated
 65. Source assignments for M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated
 66. Source assignments for M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated
 67. Source assignments for M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated
 68. Source assignments for M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated
 69. Source assignments for M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated
 70. Source assignments for M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated
 71. Source assignments for M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated
 72. Parameter Settings for User Entity Instance: M_main:__main|de10nano_clk_100_25:_clk_gen|altera_pll:altera_pll_i
 73. Parameter Settings for User Entity Instance: M_main:__main|M_uart_sender:usend
 74. Parameter Settings for User Entity Instance: M_main:__main|M_uart_receiver:urecv
 75. Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0
 76. Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|altsyncram:buffer_rtl_0
 77. Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_ram_1:__mem__ram_1|altsyncram:buffer_rtl_0
 78. Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_ram_0:__mem__ram_0|altsyncram:buffer_rtl_0
 79. Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_rstack:__mem__rstack|altsyncram:buffer_rtl_0
 80. Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_dstack:__mem__dstack|altsyncram:buffer_rtl_0
 81. Parameter Settings for Inferred Entity Instance: M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dx:__mem__dx|altsyncram:buffer_rtl_0
 82. Parameter Settings for Inferred Entity Instance: M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dy:__mem__dy|altsyncram:buffer_rtl_0
 83. Parameter Settings for Inferred Entity Instance: M_main:__main|M_vectors:vector_drawer|M_vectors_mem_A:__mem__A|altsyncram:buffer_rtl_0
 84. Parameter Settings for Inferred Entity Instance: M_main:__main|M_terminal:terminal_window|M_terminal_mem_terminal:__mem__terminal|altsyncram:buffer_rtl_0
 85. Parameter Settings for Inferred Entity Instance: M_main:__main|M_character_map:character_map_window|M_character_map_mem_background:__mem__background|altsyncram:buffer_rtl_0
 86. Parameter Settings for Inferred Entity Instance: M_main:__main|M_character_map:character_map_window|M_character_map_mem_foreground:__mem__foreground|altsyncram:buffer_rtl_0
 87. Parameter Settings for Inferred Entity Instance: M_main:__main|M_character_map:character_map_window|M_character_map_mem_character:__mem__character|altsyncram:buffer_rtl_0
 88. Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|altsyncram:buffer_rtl_0
 89. Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|altsyncram:buffer_rtl_0
 90. Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|altsyncram:buffer_rtl_0
 91. Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|altsyncram:buffer_rtl_0
 92. Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|altsyncram:buffer_rtl_0
 93. Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|altsyncram:buffer_rtl_0
 94. Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|altsyncram:buffer_rtl_0
 95. Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|altsyncram:buffer_rtl_0
 96. Parameter Settings for Inferred Entity Instance: M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_B:__mem__bitmap_B|altsyncram:buffer_rtl_0
 97. Parameter Settings for Inferred Entity Instance: M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_G:__mem__bitmap_G|altsyncram:buffer_rtl_0
 98. Parameter Settings for Inferred Entity Instance: M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_R:__mem__bitmap_R|altsyncram:buffer_rtl_0
 99. Parameter Settings for Inferred Entity Instance: M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_A:__mem__bitmap_A|altsyncram:buffer_rtl_0
100. Parameter Settings for Inferred Entity Instance: M_main:__main|M_gpu:gpu_processor|M_gpu_mem_blit1tilemap:__mem__blit1tilemap|altsyncram:buffer_rtl_0
101. Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|altsyncram:buffer_rtl_0
102. Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|altsyncram:buffer_rtl_0
103. Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|altsyncram:buffer_rtl_0
104. Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|altsyncram:buffer_rtl_0
105. Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|altsyncram:buffer_rtl_0
106. Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|altsyncram:buffer_rtl_0
107. Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|altsyncram:buffer_rtl_0
108. Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|altsyncram:buffer_rtl_0
109. altsyncram Parameter Settings by Entity Instance
110. Port Connectivity Checks: "M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer"
111. Port Connectivity Checks: "M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer"
112. Port Connectivity Checks: "M_main:__main|M_main_mem_ram_1:__mem__ram_1"
113. Port Connectivity Checks: "M_main:__main|M_main_mem_ram_0:__mem__ram_0"
114. Port Connectivity Checks: "M_main:__main|M_displaylist:displaylist_drawer|M_displaylist_mem_p1:__mem__p1"
115. Port Connectivity Checks: "M_main:__main|M_displaylist:displaylist_drawer|M_displaylist_mem_p0:__mem__p0"
116. Port Connectivity Checks: "M_main:__main|M_displaylist:displaylist_drawer|M_displaylist_mem_y:__mem__y"
117. Port Connectivity Checks: "M_main:__main|M_displaylist:displaylist_drawer|M_displaylist_mem_x:__mem__x"
118. Port Connectivity Checks: "M_main:__main|M_displaylist:displaylist_drawer|M_displaylist_mem_colour:__mem__colour"
119. Port Connectivity Checks: "M_main:__main|M_displaylist:displaylist_drawer|M_displaylist_mem_command:__mem__command"
120. Port Connectivity Checks: "M_main:__main|M_displaylist:displaylist_drawer|M_displaylist_mem_A:__mem__A"
121. Port Connectivity Checks: "M_main:__main|M_displaylist:displaylist_drawer"
122. Port Connectivity Checks: "M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dx:__mem__dx"
123. Port Connectivity Checks: "M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dy:__mem__dy"
124. Port Connectivity Checks: "M_main:__main|M_vectors:vector_drawer|M_vectors_mem_A:__mem__A"
125. Port Connectivity Checks: "M_main:__main|M_vectors:vector_drawer"
126. Port Connectivity Checks: "M_main:__main|M_apu:apu_processor_R"
127. Port Connectivity Checks: "M_main:__main|M_apu:apu_processor_L"
128. Port Connectivity Checks: "M_main:__main|M_multiplex_display:display"
129. Port Connectivity Checks: "M_main:__main|M_terminal:terminal_window|M_terminal_mem_terminal:__mem__terminal"
130. Port Connectivity Checks: "M_main:__main|M_terminal:terminal_window"
131. Port Connectivity Checks: "M_main:__main|M_character_map:character_map_window|M_character_map_mem_background:__mem__background"
132. Port Connectivity Checks: "M_main:__main|M_character_map:character_map_window|M_character_map_mem_foreground:__mem__foreground"
133. Port Connectivity Checks: "M_main:__main|M_character_map:character_map_window|M_character_map_mem_character:__mem__character"
134. Port Connectivity Checks: "M_main:__main|M_character_map:character_map_window"
135. Port Connectivity Checks: "M_main:__main|M_sprite_layer:upper_sprites"
136. Port Connectivity Checks: "M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_B:__mem__bitmap_B"
137. Port Connectivity Checks: "M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_G:__mem__bitmap_G"
138. Port Connectivity Checks: "M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_R:__mem__bitmap_R"
139. Port Connectivity Checks: "M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_A:__mem__bitmap_A"
140. Port Connectivity Checks: "M_main:__main|M_bitmap:bitmap_window"
141. Port Connectivity Checks: "M_main:__main|M_gpu:gpu_processor|M_gpu_mem_blit1tilemap:__mem__blit1tilemap"
142. Port Connectivity Checks: "M_main:__main|M_gpu:gpu_processor"
143. Port Connectivity Checks: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles"
144. Port Connectivity Checks: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles"
145. Port Connectivity Checks: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles"
146. Port Connectivity Checks: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles"
147. Port Connectivity Checks: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles"
148. Port Connectivity Checks: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles"
149. Port Connectivity Checks: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles"
150. Port Connectivity Checks: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles"
151. Port Connectivity Checks: "M_main:__main|M_sprite_layer:lower_sprites"
152. Port Connectivity Checks: "M_main:__main|M_background:background_generator"
153. Port Connectivity Checks: "M_main:__main|M_vga:vga_driver"
154. Port Connectivity Checks: "M_main:__main|M_uart_receiver:urecv"
155. Port Connectivity Checks: "M_main:__main|M_uart_sender:usend"
156. Port Connectivity Checks: "M_main:__main|M_pulse1khz:timer1khz"
157. Port Connectivity Checks: "M_main:__main|M_pulse1khz:sleepTimer"
158. Port Connectivity Checks: "M_main:__main|M_pulse1hz:timer1hz"
159. Port Connectivity Checks: "M_main:__main|M_pulse1hz:p1hz"
160. Port Connectivity Checks: "M_main:__main|de10nano_clk_100_25:_clk_gen|altera_pll:altera_pll_i"
161. Port Connectivity Checks: "M_main:__main|de10nano_clk_100_25:_clk_gen"
162. Port Connectivity Checks: "M_main:__main"
163. Post-Synthesis Netlist Statistics for Top Partition
164. Elapsed Time Per Partition
165. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Oct 17 17:48:27 2020       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; build                                       ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2466                                        ;
; Total pins                      ; 36                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,601,696                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; top                ; build              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Allow Any RAM Size For Recognition                                              ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                              ; On                 ; Off                ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                ; Library ;
+--------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; build.v                                                      ; yes             ; User Verilog HDL File                                 ; /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v                                                      ;         ;
; altera_pll.v                                                 ; yes             ; Megafunction                                          ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                                            ;         ;
; altsyncram.tdf                                               ; yes             ; Megafunction                                          ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                          ;         ;
; stratix_ram_block.inc                                        ; yes             ; Megafunction                                          ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                   ;         ;
; lpm_mux.inc                                                  ; yes             ; Megafunction                                          ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                             ;         ;
; lpm_decode.inc                                               ; yes             ; Megafunction                                          ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                          ;         ;
; aglobal201.inc                                               ; yes             ; Megafunction                                          ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                          ;         ;
; a_rdenreg.inc                                                ; yes             ; Megafunction                                          ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                           ;         ;
; altrom.inc                                                   ; yes             ; Megafunction                                          ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                              ;         ;
; altram.inc                                                   ; yes             ; Megafunction                                          ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altram.inc                                                                                              ;         ;
; altdpram.inc                                                 ; yes             ; Megafunction                                          ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                            ;         ;
; db/altsyncram_i3n1.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_i3n1.tdf                                       ;         ;
; db/altsyncram_s9n1.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_s9n1.tdf                                       ;         ;
; db/altsyncram_6ti1.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_6ti1.tdf                                       ;         ;
; db/altsyncram_5662.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_5662.tdf                                       ;         ;
; db/build.ram0_M_main_mem_ram_0_2d127f5e.hdl.mif              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/build.ram0_M_main_mem_ram_0_2d127f5e.hdl.mif              ;         ;
; db/altsyncram_o6n1.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_o6n1.tdf                                       ;         ;
; db/altsyncram_e3n1.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_e3n1.tdf                                       ;         ;
; db/altsyncram_43n1.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_43n1.tdf                                       ;         ;
; db/altsyncram_sn02.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_sn02.tdf                                       ;         ;
; db/altsyncram_gqt1.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_gqt1.tdf                                       ;         ;
; db/build.ram0_M_character_map_mem_background_9619834.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/build.ram0_M_character_map_mem_background_9619834.hdl.mif ;         ;
; db/altsyncram_u8n1.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_u8n1.tdf                                       ;         ;
; db/altsyncram_29n1.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_29n1.tdf                                       ;         ;
; db/altsyncram_f3n1.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_f3n1.tdf                                       ;         ;
; db/altsyncram_gfn1.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_gfn1.tdf                                       ;         ;
; db/decode_3na.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/decode_3na.tdf                                            ;         ;
; db/mux_dhb.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/mux_dhb.tdf                                               ;         ;
; db/altsyncram_efn1.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_efn1.tdf                                       ;         ;
; db/mux_chb.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/mux_chb.tdf                                               ;         ;
; db/altsyncram_qcn1.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_qcn1.tdf                                       ;         ;
+--------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 5648                                                                              ;
;                                             ;                                                                                   ;
; Combinational ALUT usage for logic          ; 8477                                                                              ;
;     -- 7 input functions                    ; 255                                                                               ;
;     -- 6 input functions                    ; 2489                                                                              ;
;     -- 5 input functions                    ; 1443                                                                              ;
;     -- 4 input functions                    ; 1498                                                                              ;
;     -- <=3 input functions                  ; 2792                                                                              ;
;                                             ;                                                                                   ;
; Dedicated logic registers                   ; 2466                                                                              ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 36                                                                                ;
; Total MLAB memory bits                      ; 0                                                                                 ;
; Total block memory bits                     ; 2601696                                                                           ;
;                                             ;                                                                                   ;
; Total DSP Blocks                            ; 0                                                                                 ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 2                                                                                 ;
;     -- PLLs                                 ; 2                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; M_main:__main|de10nano_clk_100_25:_clk_gen|altera_pll:altera_pll_i|outclk_wire[1] ;
; Maximum fan-out                             ; 1745                                                                              ;
; Total fan-out                               ; 58718                                                                             ;
; Average fan-out                             ; 5.03                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                             ; Entity Name                       ; Library Name ;
+--------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                               ; 8477 (31)           ; 2466 (30)                 ; 2601696           ; 0          ; 36   ; 0            ; |top                                                                                                                                                            ; top                               ; work         ;
;    |M_main:__main|                                                 ; 8446 (1752)         ; 2436 (902)                ; 2601696           ; 0          ; 0    ; 0            ; |top|M_main:__main                                                                                                                                              ; M_main                            ; work         ;
;       |M_apu:apu_processor_L|                                      ; 112 (112)           ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |top|M_main:__main|M_apu:apu_processor_L                                                                                                                        ; M_apu                             ; work         ;
;       |M_apu:apu_processor_R|                                      ; 133 (133)           ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|M_main:__main|M_apu:apu_processor_R                                                                                                                        ; M_apu                             ; work         ;
;       |M_background:background_generator|                          ; 198 (198)           ; 98 (98)                   ; 0                 ; 0          ; 0    ; 0            ; |top|M_main:__main|M_background:background_generator                                                                                                            ; M_background                      ; work         ;
;       |M_bitmap:bitmap_window|                                     ; 304 (155)           ; 52 (28)                   ; 2150400           ; 0          ; 0    ; 0            ; |top|M_main:__main|M_bitmap:bitmap_window                                                                                                                       ; M_bitmap                          ; work         ;
;          |M_bitmap_mem_bitmap_A:__mem__bitmap_A|                   ; 65 (0)              ; 6 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |top|M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_A:__mem__bitmap_A                                                                                 ; M_bitmap_mem_bitmap_A             ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 65 (0)              ; 6 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |top|M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_A:__mem__bitmap_A|altsyncram:buffer_rtl_0                                                         ; altsyncram                        ; work         ;
;                |altsyncram_efn1:auto_generated|                    ; 65 (0)              ; 6 (6)                     ; 307200            ; 0          ; 0    ; 0            ; |top|M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_A:__mem__bitmap_A|altsyncram:buffer_rtl_0|altsyncram_efn1:auto_generated                          ; altsyncram_efn1                   ; work         ;
;                   |decode_3na:decode2|                             ; 52 (52)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_A:__mem__bitmap_A|altsyncram:buffer_rtl_0|altsyncram_efn1:auto_generated|decode_3na:decode2       ; decode_3na                        ; work         ;
;                   |mux_chb:mux3|                                   ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_A:__mem__bitmap_A|altsyncram:buffer_rtl_0|altsyncram_efn1:auto_generated|mux_chb:mux3             ; mux_chb                           ; work         ;
;          |M_bitmap_mem_bitmap_B:__mem__bitmap_B|                   ; 28 (0)              ; 6 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |top|M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_B:__mem__bitmap_B                                                                                 ; M_bitmap_mem_bitmap_B             ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 28 (0)              ; 6 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |top|M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_B:__mem__bitmap_B|altsyncram:buffer_rtl_0                                                         ; altsyncram                        ; work         ;
;                |altsyncram_gfn1:auto_generated|                    ; 28 (0)              ; 6 (6)                     ; 614400            ; 0          ; 0    ; 0            ; |top|M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_B:__mem__bitmap_B|altsyncram:buffer_rtl_0|altsyncram_gfn1:auto_generated                          ; altsyncram_gfn1                   ; work         ;
;                   |mux_dhb:mux3|                                   ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_B:__mem__bitmap_B|altsyncram:buffer_rtl_0|altsyncram_gfn1:auto_generated|mux_dhb:mux3             ; mux_dhb                           ; work         ;
;          |M_bitmap_mem_bitmap_G:__mem__bitmap_G|                   ; 28 (0)              ; 6 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |top|M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_G:__mem__bitmap_G                                                                                 ; M_bitmap_mem_bitmap_G             ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 28 (0)              ; 6 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |top|M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_G:__mem__bitmap_G|altsyncram:buffer_rtl_0                                                         ; altsyncram                        ; work         ;
;                |altsyncram_gfn1:auto_generated|                    ; 28 (0)              ; 6 (6)                     ; 614400            ; 0          ; 0    ; 0            ; |top|M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_G:__mem__bitmap_G|altsyncram:buffer_rtl_0|altsyncram_gfn1:auto_generated                          ; altsyncram_gfn1                   ; work         ;
;                   |mux_dhb:mux3|                                   ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_G:__mem__bitmap_G|altsyncram:buffer_rtl_0|altsyncram_gfn1:auto_generated|mux_dhb:mux3             ; mux_dhb                           ; work         ;
;          |M_bitmap_mem_bitmap_R:__mem__bitmap_R|                   ; 28 (0)              ; 6 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |top|M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_R:__mem__bitmap_R                                                                                 ; M_bitmap_mem_bitmap_R             ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 28 (0)              ; 6 (0)                     ; 614400            ; 0          ; 0    ; 0            ; |top|M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_R:__mem__bitmap_R|altsyncram:buffer_rtl_0                                                         ; altsyncram                        ; work         ;
;                |altsyncram_gfn1:auto_generated|                    ; 28 (0)              ; 6 (6)                     ; 614400            ; 0          ; 0    ; 0            ; |top|M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_R:__mem__bitmap_R|altsyncram:buffer_rtl_0|altsyncram_gfn1:auto_generated                          ; altsyncram_gfn1                   ; work         ;
;                   |mux_dhb:mux3|                                   ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_R:__mem__bitmap_R|altsyncram:buffer_rtl_0|altsyncram_gfn1:auto_generated|mux_dhb:mux3             ; mux_dhb                           ; work         ;
;       |M_character_map:character_map_window|                       ; 714 (714)           ; 39 (39)                   ; 50400             ; 0          ; 0    ; 0            ; |top|M_main:__main|M_character_map:character_map_window                                                                                                         ; M_character_map                   ; work         ;
;          |M_character_map_mem_background:__mem__background|        ; 0 (0)               ; 0 (0)                     ; 16800             ; 0          ; 0    ; 0            ; |top|M_main:__main|M_character_map:character_map_window|M_character_map_mem_background:__mem__background                                                        ; M_character_map_mem_background    ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 16800             ; 0          ; 0    ; 0            ; |top|M_main:__main|M_character_map:character_map_window|M_character_map_mem_background:__mem__background|altsyncram:buffer_rtl_0                                ; altsyncram                        ; work         ;
;                |altsyncram_gqt1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 16800             ; 0          ; 0    ; 0            ; |top|M_main:__main|M_character_map:character_map_window|M_character_map_mem_background:__mem__background|altsyncram:buffer_rtl_0|altsyncram_gqt1:auto_generated ; altsyncram_gqt1                   ; work         ;
;          |M_character_map_mem_character:__mem__character|          ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |top|M_main:__main|M_character_map:character_map_window|M_character_map_mem_character:__mem__character                                                          ; M_character_map_mem_character     ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |top|M_main:__main|M_character_map:character_map_window|M_character_map_mem_character:__mem__character|altsyncram:buffer_rtl_0                                  ; altsyncram                        ; work         ;
;                |altsyncram_29n1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |top|M_main:__main|M_character_map:character_map_window|M_character_map_mem_character:__mem__character|altsyncram:buffer_rtl_0|altsyncram_29n1:auto_generated   ; altsyncram_29n1                   ; work         ;
;          |M_character_map_mem_foreground:__mem__foreground|        ; 0 (0)               ; 0 (0)                     ; 14400             ; 0          ; 0    ; 0            ; |top|M_main:__main|M_character_map:character_map_window|M_character_map_mem_foreground:__mem__foreground                                                        ; M_character_map_mem_foreground    ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 14400             ; 0          ; 0    ; 0            ; |top|M_main:__main|M_character_map:character_map_window|M_character_map_mem_foreground:__mem__foreground|altsyncram:buffer_rtl_0                                ; altsyncram                        ; work         ;
;                |altsyncram_u8n1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 14400             ; 0          ; 0    ; 0            ; |top|M_main:__main|M_character_map:character_map_window|M_character_map_mem_foreground:__mem__foreground|altsyncram:buffer_rtl_0|altsyncram_u8n1:auto_generated ; altsyncram_u8n1                   ; work         ;
;       |M_displaylist:displaylist_drawer|                           ; 3 (3)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top|M_main:__main|M_displaylist:displaylist_drawer                                                                                                             ; M_displaylist                     ; work         ;
;       |M_gpu:gpu_processor|                                        ; 959 (959)           ; 209 (209)                 ; 65536             ; 0          ; 0    ; 0            ; |top|M_main:__main|M_gpu:gpu_processor                                                                                                                          ; M_gpu                             ; work         ;
;          |M_gpu_mem_blit1tilemap:__mem__blit1tilemap|              ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top|M_main:__main|M_gpu:gpu_processor|M_gpu_mem_blit1tilemap:__mem__blit1tilemap                                                                               ; M_gpu_mem_blit1tilemap            ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top|M_main:__main|M_gpu:gpu_processor|M_gpu_mem_blit1tilemap:__mem__blit1tilemap|altsyncram:buffer_rtl_0                                                       ; altsyncram                        ; work         ;
;                |altsyncram_qcn1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top|M_main:__main|M_gpu:gpu_processor|M_gpu_mem_blit1tilemap:__mem__blit1tilemap|altsyncram:buffer_rtl_0|altsyncram_qcn1:auto_generated                        ; altsyncram_qcn1                   ; work         ;
;       |M_main_mem_dstack:__mem__dstack|                            ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_main_mem_dstack:__mem__dstack                                                                                                              ; M_main_mem_dstack                 ; work         ;
;          |altsyncram:buffer_rtl_0|                                 ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_main_mem_dstack:__mem__dstack|altsyncram:buffer_rtl_0                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_o6n1:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_main_mem_dstack:__mem__dstack|altsyncram:buffer_rtl_0|altsyncram_o6n1:auto_generated                                                       ; altsyncram_o6n1                   ; work         ;
;       |M_main_mem_ram_0:__mem__ram_0|                              ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |top|M_main:__main|M_main_mem_ram_0:__mem__ram_0                                                                                                                ; M_main_mem_ram_0                  ; work         ;
;          |altsyncram:buffer_rtl_0|                                 ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |top|M_main:__main|M_main_mem_ram_0:__mem__ram_0|altsyncram:buffer_rtl_0                                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_5662:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |top|M_main:__main|M_main_mem_ram_0:__mem__ram_0|altsyncram:buffer_rtl_0|altsyncram_5662:auto_generated                                                         ; altsyncram_5662                   ; work         ;
;       |M_main_mem_ram_1:__mem__ram_1|                              ; 0 (0)               ; 17 (17)                   ; 131072            ; 0          ; 0    ; 0            ; |top|M_main:__main|M_main_mem_ram_1:__mem__ram_1                                                                                                                ; M_main_mem_ram_1                  ; work         ;
;          |altsyncram:buffer_rtl_0|                                 ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |top|M_main:__main|M_main_mem_ram_1:__mem__ram_1|altsyncram:buffer_rtl_0                                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_6ti1:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |top|M_main:__main|M_main_mem_ram_1:__mem__ram_1|altsyncram:buffer_rtl_0|altsyncram_6ti1:auto_generated                                                         ; altsyncram_6ti1                   ; work         ;
;       |M_main_mem_rstack:__mem__rstack|                            ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_main_mem_rstack:__mem__rstack                                                                                                              ; M_main_mem_rstack                 ; work         ;
;          |altsyncram:buffer_rtl_0|                                 ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_main_mem_rstack:__mem__rstack|altsyncram:buffer_rtl_0                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_o6n1:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_main_mem_rstack:__mem__rstack|altsyncram:buffer_rtl_0|altsyncram_o6n1:auto_generated                                                       ; altsyncram_o6n1                   ; work         ;
;       |M_main_mem_uartInBuffer:__mem__uartInBuffer|                ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer                                                                                                  ; M_main_mem_uartInBuffer           ; work         ;
;          |altsyncram:buffer_rtl_0|                                 ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|altsyncram:buffer_rtl_0                                                                          ; altsyncram                        ; work         ;
;             |altsyncram_s9n1:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|altsyncram:buffer_rtl_0|altsyncram_s9n1:auto_generated                                           ; altsyncram_s9n1                   ; work         ;
;       |M_main_mem_uartOutBuffer:__mem__uartOutBuffer|              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer                                                                                                ; M_main_mem_uartOutBuffer          ; work         ;
;          |altsyncram:buffer_rtl_0|                                 ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_i3n1:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0|altsyncram_i3n1:auto_generated                                         ; altsyncram_i3n1                   ; work         ;
;       |M_multiplex_display:display|                                ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|M_main:__main|M_multiplex_display:display                                                                                                                  ; M_multiplex_display               ; work         ;
;       |M_pulse1hz:p1hz|                                            ; 110 (110)           ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |top|M_main:__main|M_pulse1hz:p1hz                                                                                                                              ; M_pulse1hz                        ; work         ;
;       |M_pulse1hz:timer1hz|                                        ; 106 (106)           ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |top|M_main:__main|M_pulse1hz:timer1hz                                                                                                                          ; M_pulse1hz                        ; work         ;
;       |M_pulse1khz:sleepTimer|                                     ; 96 (96)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |top|M_main:__main|M_pulse1khz:sleepTimer                                                                                                                       ; M_pulse1khz                       ; work         ;
;       |M_pulse1khz:timer1khz|                                      ; 96 (96)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |top|M_main:__main|M_pulse1khz:timer1khz                                                                                                                        ; M_pulse1khz                       ; work         ;
;       |M_sprite_layer:lower_sprites|                               ; 1516 (1516)         ; 308 (308)                 ; 8192              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites                                                                                                                 ; M_sprite_layer                    ; work         ;
;          |M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles                                                         ; M_sprite_layer_mem_sprite_0_tiles ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|altsyncram:buffer_rtl_0                                 ; altsyncram                        ; work         ;
;                |altsyncram_f3n1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated  ; altsyncram_f3n1                   ; work         ;
;          |M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles                                                         ; M_sprite_layer_mem_sprite_1_tiles ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|altsyncram:buffer_rtl_0                                 ; altsyncram                        ; work         ;
;                |altsyncram_f3n1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated  ; altsyncram_f3n1                   ; work         ;
;          |M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles                                                         ; M_sprite_layer_mem_sprite_2_tiles ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|altsyncram:buffer_rtl_0                                 ; altsyncram                        ; work         ;
;                |altsyncram_f3n1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated  ; altsyncram_f3n1                   ; work         ;
;          |M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles                                                         ; M_sprite_layer_mem_sprite_3_tiles ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|altsyncram:buffer_rtl_0                                 ; altsyncram                        ; work         ;
;                |altsyncram_f3n1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated  ; altsyncram_f3n1                   ; work         ;
;          |M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles                                                         ; M_sprite_layer_mem_sprite_4_tiles ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|altsyncram:buffer_rtl_0                                 ; altsyncram                        ; work         ;
;                |altsyncram_f3n1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated  ; altsyncram_f3n1                   ; work         ;
;          |M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles                                                         ; M_sprite_layer_mem_sprite_5_tiles ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|altsyncram:buffer_rtl_0                                 ; altsyncram                        ; work         ;
;                |altsyncram_f3n1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated  ; altsyncram_f3n1                   ; work         ;
;          |M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles                                                         ; M_sprite_layer_mem_sprite_6_tiles ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|altsyncram:buffer_rtl_0                                 ; altsyncram                        ; work         ;
;                |altsyncram_f3n1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated  ; altsyncram_f3n1                   ; work         ;
;          |M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles                                                         ; M_sprite_layer_mem_sprite_7_tiles ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|altsyncram:buffer_rtl_0                                 ; altsyncram                        ; work         ;
;                |altsyncram_f3n1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated  ; altsyncram_f3n1                   ; work         ;
;       |M_sprite_layer:upper_sprites|                               ; 1507 (1507)         ; 308 (308)                 ; 8192              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites                                                                                                                 ; M_sprite_layer                    ; work         ;
;          |M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles                                                         ; M_sprite_layer_mem_sprite_0_tiles ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|altsyncram:buffer_rtl_0                                 ; altsyncram                        ; work         ;
;                |altsyncram_f3n1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated  ; altsyncram_f3n1                   ; work         ;
;          |M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles                                                         ; M_sprite_layer_mem_sprite_1_tiles ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|altsyncram:buffer_rtl_0                                 ; altsyncram                        ; work         ;
;                |altsyncram_f3n1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated  ; altsyncram_f3n1                   ; work         ;
;          |M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles                                                         ; M_sprite_layer_mem_sprite_2_tiles ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|altsyncram:buffer_rtl_0                                 ; altsyncram                        ; work         ;
;                |altsyncram_f3n1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated  ; altsyncram_f3n1                   ; work         ;
;          |M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles                                                         ; M_sprite_layer_mem_sprite_3_tiles ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|altsyncram:buffer_rtl_0                                 ; altsyncram                        ; work         ;
;                |altsyncram_f3n1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated  ; altsyncram_f3n1                   ; work         ;
;          |M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles                                                         ; M_sprite_layer_mem_sprite_4_tiles ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|altsyncram:buffer_rtl_0                                 ; altsyncram                        ; work         ;
;                |altsyncram_f3n1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated  ; altsyncram_f3n1                   ; work         ;
;          |M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles                                                         ; M_sprite_layer_mem_sprite_5_tiles ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|altsyncram:buffer_rtl_0                                 ; altsyncram                        ; work         ;
;                |altsyncram_f3n1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated  ; altsyncram_f3n1                   ; work         ;
;          |M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles                                                         ; M_sprite_layer_mem_sprite_6_tiles ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|altsyncram:buffer_rtl_0                                 ; altsyncram                        ; work         ;
;                |altsyncram_f3n1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated  ; altsyncram_f3n1                   ; work         ;
;          |M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles                                                         ; M_sprite_layer_mem_sprite_7_tiles ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|altsyncram:buffer_rtl_0                                 ; altsyncram                        ; work         ;
;                |altsyncram_f3n1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated  ; altsyncram_f3n1                   ; work         ;
;       |M_terminal:terminal_window|                                 ; 499 (499)           ; 49 (49)                   ; 5120              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_terminal:terminal_window                                                                                                                   ; M_terminal                        ; work         ;
;          |M_terminal_mem_terminal:__mem__terminal|                 ; 0 (0)               ; 0 (0)                     ; 5120              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_terminal:terminal_window|M_terminal_mem_terminal:__mem__terminal                                                                           ; M_terminal_mem_terminal           ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 5120              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_terminal:terminal_window|M_terminal_mem_terminal:__mem__terminal|altsyncram:buffer_rtl_0                                                   ; altsyncram                        ; work         ;
;                |altsyncram_sn02:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 5120              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_terminal:terminal_window|M_terminal_mem_terminal:__mem__terminal|altsyncram:buffer_rtl_0|altsyncram_sn02:auto_generated                    ; altsyncram_sn02                   ; work         ;
;       |M_uart_receiver:urecv|                                      ; 41 (41)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|M_main:__main|M_uart_receiver:urecv                                                                                                                        ; M_uart_receiver                   ; work         ;
;       |M_uart_sender:usend|                                        ; 26 (26)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |top|M_main:__main|M_uart_sender:usend                                                                                                                          ; M_uart_sender                     ; work         ;
;       |M_vectors:vector_drawer|                                    ; 106 (106)           ; 84 (84)                   ; 6656              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_vectors:vector_drawer                                                                                                                      ; M_vectors                         ; work         ;
;          |M_vectors_mem_A:__mem__A|                                ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|M_main:__main|M_vectors:vector_drawer|M_vectors_mem_A:__mem__A                                                                                             ; M_vectors_mem_A                   ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|M_main:__main|M_vectors:vector_drawer|M_vectors_mem_A:__mem__A|altsyncram:buffer_rtl_0                                                                     ; altsyncram                        ; work         ;
;                |altsyncram_43n1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|M_main:__main|M_vectors:vector_drawer|M_vectors_mem_A:__mem__A|altsyncram:buffer_rtl_0|altsyncram_43n1:auto_generated                                      ; altsyncram_43n1                   ; work         ;
;          |M_vectors_mem_dx:__mem__dx|                              ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dx:__mem__dx                                                                                           ; M_vectors_mem_dx                  ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dx:__mem__dx|altsyncram:buffer_rtl_0                                                                   ; altsyncram                        ; work         ;
;                |altsyncram_e3n1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dx:__mem__dx|altsyncram:buffer_rtl_0|altsyncram_e3n1:auto_generated                                    ; altsyncram_e3n1                   ; work         ;
;          |M_vectors_mem_dy:__mem__dy|                              ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dy:__mem__dy                                                                                           ; M_vectors_mem_dy                  ; work         ;
;             |altsyncram:buffer_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dy:__mem__dy|altsyncram:buffer_rtl_0                                                                   ; altsyncram                        ; work         ;
;                |altsyncram_e3n1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |top|M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dy:__mem__dy|altsyncram:buffer_rtl_0|altsyncram_e3n1:auto_generated                                    ; altsyncram_e3n1                   ; work         ;
;       |M_vga:vga_driver|                                           ; 107 (107)           ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |top|M_main:__main|M_vga:vga_driver                                                                                                                             ; M_vga                             ; work         ;
;       |de10nano_clk_100_25:_clk_gen|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|M_main:__main|de10nano_clk_100_25:_clk_gen                                                                                                                 ; de10nano_clk_100_25               ; work         ;
;          |altera_pll:altera_pll_i|                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|M_main:__main|de10nano_clk_100_25:_clk_gen|altera_pll:altera_pll_i                                                                                         ; altera_pll                        ; work         ;
;       |reset_conditioner:_vga_rstcond|                             ; 12 (12)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|M_main:__main|reset_conditioner:_vga_rstcond                                                                                                               ; reset_conditioner                 ; work         ;
+--------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------------+
; Name                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------------+
; M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_A:__mem__bitmap_A|altsyncram:buffer_rtl_0|altsyncram_efn1:auto_generated|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 307200       ; 1            ; 307200       ; 1            ; 307200 ; None                                                         ;
; M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_B:__mem__bitmap_B|altsyncram:buffer_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 307200       ; 2            ; 307200       ; 2            ; 614400 ; None                                                         ;
; M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_G:__mem__bitmap_G|altsyncram:buffer_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 307200       ; 2            ; 307200       ; 2            ; 614400 ; None                                                         ;
; M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_R:__mem__bitmap_R|altsyncram:buffer_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 307200       ; 2            ; 307200       ; 2            ; 614400 ; None                                                         ;
; M_main:__main|M_character_map:character_map_window|M_character_map_mem_background:__mem__background|altsyncram:buffer_rtl_0|altsyncram_gqt1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2400         ; 7            ; 2400         ; 7            ; 16800  ; db/build.ram0_M_character_map_mem_background_9619834.hdl.mif ;
; M_main:__main|M_character_map:character_map_window|M_character_map_mem_character:__mem__character|altsyncram:buffer_rtl_0|altsyncram_29n1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 2400         ; 8            ; 2400         ; 8            ; 19200  ; None                                                         ;
; M_main:__main|M_character_map:character_map_window|M_character_map_mem_foreground:__mem__foreground|altsyncram:buffer_rtl_0|altsyncram_u8n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2400         ; 6            ; 2400         ; 6            ; 14400  ; None                                                         ;
; M_main:__main|M_gpu:gpu_processor|M_gpu_mem_blit1tilemap:__mem__blit1tilemap|altsyncram:buffer_rtl_0|altsyncram_qcn1:auto_generated|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536  ; None                                                         ;
; M_main:__main|M_main_mem_dstack:__mem__dstack|altsyncram:buffer_rtl_0|altsyncram_o6n1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                                                         ;
; M_main:__main|M_main_mem_ram_0:__mem__ram_0|altsyncram:buffer_rtl_0|altsyncram_5662:auto_generated|ALTSYNCRAM                                                         ; AUTO ; True Dual Port   ; 8192         ; 16           ; 8192         ; 16           ; 131072 ; db/build.ram0_M_main_mem_ram_0_2d127f5e.hdl.mif              ;
; M_main:__main|M_main_mem_ram_1:__mem__ram_1|altsyncram:buffer_rtl_0|altsyncram_6ti1:auto_generated|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072 ; None                                                         ;
; M_main:__main|M_main_mem_rstack:__mem__rstack|altsyncram:buffer_rtl_0|altsyncram_o6n1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                                                         ;
; M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|altsyncram:buffer_rtl_0|altsyncram_s9n1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                                         ;
; M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0|altsyncram_i3n1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                                                         ;
; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                                                         ;
; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                                                         ;
; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                                                         ;
; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                                                         ;
; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                                                         ;
; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                                                         ;
; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                                                         ;
; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                                                         ;
; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                                                         ;
; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                                                         ;
; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                                                         ;
; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                                                         ;
; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                                                         ;
; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                                                         ;
; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                                                         ;
; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                                                         ;
; M_main:__main|M_terminal:terminal_window|M_terminal_mem_terminal:__mem__terminal|altsyncram:buffer_rtl_0|altsyncram_sn02:auto_generated|ALTSYNCRAM                    ; AUTO ; True Dual Port   ; 640          ; 8            ; 640          ; 8            ; 5120   ; None                                                         ;
; M_main:__main|M_vectors:vector_drawer|M_vectors_mem_A:__mem__A|altsyncram:buffer_rtl_0|altsyncram_43n1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 512          ; 1            ; 512          ; 1            ; 512    ; None                                                         ;
; M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dx:__mem__dx|altsyncram:buffer_rtl_0|altsyncram_e3n1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 512          ; 6            ; 512          ; 6            ; 3072   ; None                                                         ;
; M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dy:__mem__dy|altsyncram:buffer_rtl_0|altsyncram_e3n1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 512          ; 6            ; 512          ; 6            ; 3072   ; None                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |top|M_main:__main|_q_index                         ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; _q_index.11 ; _q_index.10 ; _q_index.01 ; _q_index.00 ;
+-------------+-------------+-------------+-------------+-------------+
; _q_index.00 ; 0           ; 0           ; 0           ; 0           ;
; _q_index.01 ; 0           ; 0           ; 1           ; 1           ;
; _q_index.10 ; 0           ; 1           ; 0           ; 1           ;
; _q_index.11 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_displaylist:displaylist_drawer|_q_display_list_active                                                     ;
+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+
; Name                       ; _q_display_list_active.011 ; _q_display_list_active.010 ; _q_display_list_active.001 ; _q_display_list_active.000 ;
+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+
; _q_display_list_active.000 ; 0                          ; 0                          ; 0                          ; 0                          ;
; _q_display_list_active.001 ; 0                          ; 0                          ; 1                          ; 1                          ;
; _q_display_list_active.010 ; 0                          ; 1                          ; 0                          ; 1                          ;
; _q_display_list_active.011 ; 1                          ; 0                          ; 0                          ; 1                          ;
+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_displaylist:displaylist_drawer|_q_index ;
+-------------+-------------+-------------+-------------+----------------------+
; Name        ; _q_index.11 ; _q_index.10 ; _q_index.01 ; _q_index.00          ;
+-------------+-------------+-------------+-------------+----------------------+
; _q_index.00 ; 0           ; 0           ; 0           ; 0                    ;
; _q_index.01 ; 0           ; 0           ; 1           ; 1                    ;
; _q_index.10 ; 0           ; 1           ; 0           ; 1                    ;
; _q_index.11 ; 1           ; 0           ; 0           ; 1                    ;
+-------------+-------------+-------------+-------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_vectors:vector_drawer|_q_vector_block_active                                                                                                                        ;
+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+
; Name                       ; _q_vector_block_active.101 ; _q_vector_block_active.100 ; _q_vector_block_active.011 ; _q_vector_block_active.010 ; _q_vector_block_active.001 ; _q_vector_block_active.000 ;
+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+
; _q_vector_block_active.000 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ;
; _q_vector_block_active.001 ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 1                          ;
; _q_vector_block_active.010 ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 1                          ;
; _q_vector_block_active.011 ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 1                          ;
; _q_vector_block_active.100 ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 1                          ;
; _q_vector_block_active.101 ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ;
+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_vectors:vector_drawer|_q_index ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; _q_index.11 ; _q_index.10 ; _q_index.01 ; _q_index.00 ;
+-------------+-------------+-------------+-------------+-------------+
; _q_index.00 ; 0           ; 0           ; 0           ; 0           ;
; _q_index.01 ; 0           ; 0           ; 1           ; 1           ;
; _q_index.10 ; 0           ; 1           ; 0           ; 1           ;
; _q_index.11 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_apu:apu_processor_R|_q_index   ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; _q_index.11 ; _q_index.10 ; _q_index.01 ; _q_index.00 ;
+-------------+-------------+-------------+-------------+-------------+
; _q_index.00 ; 0           ; 0           ; 0           ; 0           ;
; _q_index.01 ; 0           ; 0           ; 1           ; 1           ;
; _q_index.10 ; 0           ; 1           ; 0           ; 1           ;
; _q_index.11 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_apu:apu_processor_L|_q_index   ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; _q_index.11 ; _q_index.10 ; _q_index.01 ; _q_index.00 ;
+-------------+-------------+-------------+-------------+-------------+
; _q_index.00 ; 0           ; 0           ; 0           ; 0           ;
; _q_index.01 ; 0           ; 0           ; 1           ; 1           ;
; _q_index.10 ; 0           ; 1           ; 0           ; 1           ;
; _q_index.11 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_multiplex_display:display|_q_index ;
+-------------+-------------+-------------+-------------+-----------------+
; Name        ; _q_index.11 ; _q_index.10 ; _q_index.01 ; _q_index.00     ;
+-------------+-------------+-------------+-------------+-----------------+
; _q_index.00 ; 0           ; 0           ; 0           ; 0               ;
; _q_index.01 ; 0           ; 0           ; 1           ; 1               ;
; _q_index.10 ; 0           ; 1           ; 0           ; 1               ;
; _q_index.11 ; 1           ; 0           ; 0           ; 1               ;
+-------------+-------------+-------------+-------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_terminal:terminal_window|_q_terminal_active                                                                    ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; _q_terminal_active.011 ; _q_terminal_active.010 ; _q_terminal_active.001 ; _q_terminal_active.000 ; _q_terminal_active.100 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; _q_terminal_active.000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ;
; _q_terminal_active.001 ; 0                      ; 0                      ; 1                      ; 1                      ; 0                      ;
; _q_terminal_active.010 ; 0                      ; 1                      ; 0                      ; 1                      ; 0                      ;
; _q_terminal_active.011 ; 1                      ; 0                      ; 0                      ; 1                      ; 0                      ;
; _q_terminal_active.100 ; 0                      ; 0                      ; 0                      ; 1                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_terminal:terminal_window|_q_index ;
+-------------+-------------+-------------+-------------+----------------+
; Name        ; _q_index.11 ; _q_index.10 ; _q_index.01 ; _q_index.00    ;
+-------------+-------------+-------------+-------------+----------------+
; _q_index.00 ; 0           ; 0           ; 0           ; 0              ;
; _q_index.01 ; 0           ; 0           ; 1           ; 1              ;
; _q_index.10 ; 0           ; 1           ; 0           ; 1              ;
; _q_index.11 ; 1           ; 0           ; 0           ; 1              ;
+-------------+-------------+-------------+-------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_character_map:character_map_window|_q_index ;
+-------------+-------------+-------------+-------------+--------------------------+
; Name        ; _q_index.11 ; _q_index.10 ; _q_index.01 ; _q_index.00              ;
+-------------+-------------+-------------+-------------+--------------------------+
; _q_index.00 ; 0           ; 0           ; 0           ; 0                        ;
; _q_index.01 ; 0           ; 0           ; 1           ; 1                        ;
; _q_index.10 ; 0           ; 1           ; 0           ; 1                        ;
; _q_index.11 ; 1           ; 0           ; 0           ; 1                        ;
+-------------+-------------+-------------+-------------+--------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_sprite_layer:upper_sprites|_q_index ;
+-------------+-------------+-------------+-------------+------------------+
; Name        ; _q_index.11 ; _q_index.10 ; _q_index.01 ; _q_index.00      ;
+-------------+-------------+-------------+-------------+------------------+
; _q_index.00 ; 0           ; 0           ; 0           ; 0                ;
; _q_index.01 ; 0           ; 0           ; 1           ; 1                ;
; _q_index.10 ; 0           ; 1           ; 0           ; 1                ;
; _q_index.11 ; 1           ; 0           ; 0           ; 1                ;
+-------------+-------------+-------------+-------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_bitmap:bitmap_window|_q_index  ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; _q_index.11 ; _q_index.10 ; _q_index.01 ; _q_index.00 ;
+-------------+-------------+-------------+-------------+-------------+
; _q_index.00 ; 0           ; 0           ; 0           ; 0           ;
; _q_index.01 ; 0           ; 0           ; 1           ; 1           ;
; _q_index.10 ; 0           ; 1           ; 0           ; 1           ;
; _q_index.11 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_gpu:gpu_processor|_q_gpu_active                                                                                                                                                                                                                                                                                               ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
; Name               ; _q_gpu_active.1111 ; _q_gpu_active.1110 ; _q_gpu_active.1101 ; _q_gpu_active.1100 ; _q_gpu_active.1011 ; _q_gpu_active.1010 ; _q_gpu_active.1001 ; _q_gpu_active.1000 ; _q_gpu_active.0111 ; _q_gpu_active.0110 ; _q_gpu_active.0101 ; _q_gpu_active.0100 ; _q_gpu_active.0011 ; _q_gpu_active.0010 ; _q_gpu_active.0001 ; _q_gpu_active.0000 ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
; _q_gpu_active.0000 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ;
; _q_gpu_active.0001 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 1                  ;
; _q_gpu_active.0010 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 1                  ;
; _q_gpu_active.0011 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 1                  ;
; _q_gpu_active.0100 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; _q_gpu_active.0101 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; _q_gpu_active.0110 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; _q_gpu_active.0111 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; _q_gpu_active.1000 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; _q_gpu_active.1001 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; _q_gpu_active.1010 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; _q_gpu_active.1011 ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; _q_gpu_active.1100 ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; _q_gpu_active.1101 ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; _q_gpu_active.1110 ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; _q_gpu_active.1111 ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_gpu:gpu_processor|_q_index     ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; _q_index.11 ; _q_index.10 ; _q_index.01 ; _q_index.00 ;
+-------------+-------------+-------------+-------------+-------------+
; _q_index.00 ; 0           ; 0           ; 0           ; 0           ;
; _q_index.01 ; 0           ; 0           ; 1           ; 1           ;
; _q_index.10 ; 0           ; 1           ; 0           ; 1           ;
; _q_index.11 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_sprite_layer:lower_sprites|_q_index ;
+-------------+-------------+-------------+-------------+------------------+
; Name        ; _q_index.11 ; _q_index.10 ; _q_index.01 ; _q_index.00      ;
+-------------+-------------+-------------+-------------+------------------+
; _q_index.00 ; 0           ; 0           ; 0           ; 0                ;
; _q_index.01 ; 0           ; 0           ; 1           ; 1                ;
; _q_index.10 ; 0           ; 1           ; 0           ; 1                ;
; _q_index.11 ; 1           ; 0           ; 0           ; 1                ;
+-------------+-------------+-------------+-------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_background:background_generator|_q_index ;
+-------------+-------------+-------------+-------------+-----------------------+
; Name        ; _q_index.11 ; _q_index.10 ; _q_index.01 ; _q_index.00           ;
+-------------+-------------+-------------+-------------+-----------------------+
; _q_index.00 ; 0           ; 0           ; 0           ; 0                     ;
; _q_index.01 ; 0           ; 0           ; 1           ; 1                     ;
; _q_index.10 ; 0           ; 1           ; 0           ; 1                     ;
; _q_index.11 ; 1           ; 0           ; 0           ; 1                     ;
+-------------+-------------+-------------+-------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_vga:vga_driver|_q_index        ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; _q_index.11 ; _q_index.10 ; _q_index.01 ; _q_index.00 ;
+-------------+-------------+-------------+-------------+-------------+
; _q_index.00 ; 0           ; 0           ; 0           ; 0           ;
; _q_index.01 ; 0           ; 0           ; 1           ; 1           ;
; _q_index.10 ; 0           ; 1           ; 0           ; 1           ;
; _q_index.11 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_uart_sender:usend|_q_index ;
+------------+----------------------------------------------------+
; Name       ; _q_index.1                                         ;
+------------+----------------------------------------------------+
; _q_index.0 ; 0                                                  ;
; _q_index.1 ; 1                                                  ;
+------------+----------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_pulse1khz:timer1khz|_q_index   ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; _q_index.11 ; _q_index.10 ; _q_index.01 ; _q_index.00 ;
+-------------+-------------+-------------+-------------+-------------+
; _q_index.00 ; 0           ; 0           ; 0           ; 0           ;
; _q_index.01 ; 0           ; 0           ; 1           ; 1           ;
; _q_index.10 ; 0           ; 1           ; 0           ; 1           ;
; _q_index.11 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_pulse1khz:sleepTimer|_q_index  ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; _q_index.11 ; _q_index.10 ; _q_index.01 ; _q_index.00 ;
+-------------+-------------+-------------+-------------+-------------+
; _q_index.00 ; 0           ; 0           ; 0           ; 0           ;
; _q_index.01 ; 0           ; 0           ; 1           ; 1           ;
; _q_index.10 ; 0           ; 1           ; 0           ; 1           ;
; _q_index.11 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_pulse1hz:timer1hz|_q_index     ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; _q_index.11 ; _q_index.10 ; _q_index.01 ; _q_index.00 ;
+-------------+-------------+-------------+-------------+-------------+
; _q_index.00 ; 0           ; 0           ; 0           ; 0           ;
; _q_index.01 ; 0           ; 0           ; 1           ; 1           ;
; _q_index.10 ; 0           ; 1           ; 0           ; 1           ;
; _q_index.11 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |top|M_main:__main|M_pulse1hz:p1hz|_q_index         ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; _q_index.11 ; _q_index.10 ; _q_index.01 ; _q_index.00 ;
+-------------+-------------+-------------+-------------+-------------+
; _q_index.00 ; 0           ; 0           ; 0           ; 0           ;
; _q_index.01 ; 0           ; 0           ; 1           ; 1           ;
; _q_index.10 ; 0           ; 1           ; 0           ; 1           ;
; _q_index.11 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                 ;
+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Register name                                                              ; Reason for Removal                                                                    ;
+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; RST_q[31]                                                                  ; Stuck at GND due to stuck port data_in                                                ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_draw_vector[0]           ; Stuck at GND due to stuck port data_in                                                ;
; M_main:__main|M_vectors:vector_drawer|_q_gpu_write[2,3]                    ; Stuck at GND due to stuck port data_in                                                ;
; RST_q[30]                                                                  ; Stuck at GND due to stuck port data_in                                                ;
; M_main:__main|M_sprite_layer:upper_sprites|_q_sprites_at_xy[8..15]         ; Stuck at GND due to stuck port data_in                                                ;
; M_main:__main|M_sprite_layer:lower_sprites|_q_sprites_at_xy[8..15]         ; Stuck at GND due to stuck port data_in                                                ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_param0[2,3]          ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_xc[1]       ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_colour[6]   ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_xc[3]       ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_y[1,3]               ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_xc[9]       ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_yc[3]       ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_param1[4,6]          ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_param0[9]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_yc[9]       ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_colour[2]   ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_param0[1]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_yc[6]       ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[9]                 ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_y[6]                 ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_param1[3]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_xc[8]       ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_param0[6]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_colour[3]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_param1[5]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_y[10]                ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_param0[8]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_colour[4]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_xc[7]       ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_param0[4]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_xc[0]       ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_param1[2]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_xc[2]       ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_param1[7]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[1]                 ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_y[5]                 ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_xc[4]       ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_yc[7]       ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_colour[1]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_number[0]   ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_y[9]                 ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[0]                 ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_colour[0]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_param1[0]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_number[3]   ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_colour[1]   ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_yc[5]       ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[2]                 ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_yc[0]       ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_colour[5]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_number[2]   ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_param0[7]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_y[8]                 ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_param0[10]           ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_y[4]                 ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_param1[8]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_xc[10]      ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_colour[6]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_yc[4]       ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_y[7]                 ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[5]                 ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_number[4]   ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_yc[10]      ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_colour[3]   ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[6]                 ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_param0[5]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[3]                 ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_yc[1]       ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_colour[0]   ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_param1[10]           ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[4,8]               ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_colour[2]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_colour[4,5] ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_param1[9]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_yc[2]       ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_param1[1]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_y[2]                 ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[7]                 ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_y[0]                 ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_yc[8]       ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_number[1]   ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_vector_block_xc[5,6]     ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_param0[0]            ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]               ;
; M_main:__main|M_terminal:terminal_window|_q_pix_red[0..3]                  ; Merged with M_main:__main|M_terminal:terminal_window|_q_pix_red[5]                    ;
; M_main:__main|M_terminal:terminal_window|_q_pix_green[0..5]                ; Merged with M_main:__main|M_terminal:terminal_window|_q_pix_red[5]                    ;
; M_main:__main|M_character_map:character_map_window|_q_pix_red[1,3]         ; Merged with M_main:__main|M_character_map:character_map_window|_q_pix_red[5]          ;
; M_main:__main|M_character_map:character_map_window|_q_pix_red[0,2]         ; Merged with M_main:__main|M_character_map:character_map_window|_q_pix_red[4]          ;
; M_main:__main|M_character_map:character_map_window|_q_pix_green[1]         ; Merged with M_main:__main|M_character_map:character_map_window|_q_pix_green[5]        ;
; M_main:__main|M_character_map:character_map_window|_q_pix_green[0,2]       ; Merged with M_main:__main|M_character_map:character_map_window|_q_pix_green[4]        ;
; M_main:__main|M_character_map:character_map_window|_q_pix_blue[1]          ; Merged with M_main:__main|M_character_map:character_map_window|_q_pix_blue[5]         ;
; M_main:__main|M_character_map:character_map_window|_q_pix_blue[0,2]        ; Merged with M_main:__main|M_character_map:character_map_window|_q_pix_blue[4]         ;
; M_main:__main|M_terminal:terminal_window|_q_pix_red[4]                     ; Merged with M_main:__main|M_terminal:terminal_window|_q_pix_red[5]                    ;
; M_main:__main|M_character_map:character_map_window|_q_pix_green[3]         ; Merged with M_main:__main|M_character_map:character_map_window|_q_pix_green[5]        ;
; M_main:__main|M_character_map:character_map_window|_q_pix_blue[3]          ; Merged with M_main:__main|M_character_map:character_map_window|_q_pix_blue[5]         ;
; M_main:__main|M_vectors:vector_drawer|_q_gpu_write[1]                      ; Merged with M_main:__main|M_vectors:vector_drawer|_q_gpu_write[0]                     ;
; M_main:__main|M_gpu:gpu_processor|_q_gpu_h[4..9]                           ; Merged with M_main:__main|M_gpu:gpu_processor|_q_gpu_h[10]                            ;
; M_main:__main|M_gpu:gpu_processor|_q_gpu_w[4..10]                          ; Merged with M_main:__main|M_gpu:gpu_processor|_q_gpu_h[10]                            ;
; M_main:__main|M_gpu:gpu_processor|_q_gpu_h[1..3]                           ; Merged with M_main:__main|M_gpu:gpu_processor|_q_gpu_h[0]                             ;
; M_main:__main|M_gpu:gpu_processor|_q_gpu_w[0..3]                           ; Merged with M_main:__main|M_gpu:gpu_processor|_q_gpu_h[0]                             ;
; M_main:__main|M_gpu:gpu_processor|_q_gpu_sx[1..9]                          ; Merged with M_main:__main|M_gpu:gpu_processor|_q_gpu_sx[10]                           ;
; M_main:__main|M_gpu:gpu_processor|_q_gpu_sy[0]                             ; Merged with M_main:__main|M_gpu:gpu_processor|_q_gpu_sx[0]                            ;
; M_main:__main|M_gpu:gpu_processor|_q_gpu_sy[1..9]                          ; Merged with M_main:__main|M_gpu:gpu_processor|_q_gpu_sy[10]                           ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_gpu_x[10]                ; Lost fanout                                                                           ;
; M_main:__main|_q_p1hz_resetCounter[0]                                      ; Stuck at GND due to stuck port data_in                                                ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_display_list_active.011  ; Lost fanout                                                                           ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_index.10                 ; Lost fanout                                                                           ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_index.11                 ; Lost fanout                                                                           ;
; M_main:__main|M_multiplex_display:display|_q_index.10                      ; Lost fanout                                                                           ;
; M_main:__main|M_multiplex_display:display|_q_index.11                      ; Lost fanout                                                                           ;
; M_main:__main|M_terminal:terminal_window|_q_index.10                       ; Lost fanout                                                                           ;
; M_main:__main|M_terminal:terminal_window|_q_index.11                       ; Lost fanout                                                                           ;
; M_main:__main|M_character_map:character_map_window|_q_index.10             ; Lost fanout                                                                           ;
; M_main:__main|M_character_map:character_map_window|_q_index.11             ; Lost fanout                                                                           ;
; M_main:__main|M_sprite_layer:upper_sprites|_q_index.10                     ; Lost fanout                                                                           ;
; M_main:__main|M_sprite_layer:upper_sprites|_q_index.11                     ; Lost fanout                                                                           ;
; M_main:__main|M_bitmap:bitmap_window|_q_index.10                           ; Lost fanout                                                                           ;
; M_main:__main|M_bitmap:bitmap_window|_q_index.11                           ; Lost fanout                                                                           ;
; M_main:__main|M_sprite_layer:lower_sprites|_q_index.10                     ; Lost fanout                                                                           ;
; M_main:__main|M_sprite_layer:lower_sprites|_q_index.11                     ; Lost fanout                                                                           ;
; M_main:__main|M_background:background_generator|_q_index.10                ; Lost fanout                                                                           ;
; M_main:__main|M_background:background_generator|_q_index.11                ; Lost fanout                                                                           ;
; M_main:__main|_q_index.10                                                  ; Lost fanout                                                                           ;
; M_main:__main|M_vectors:vector_drawer|_q_index.10                          ; Lost fanout                                                                           ;
; M_main:__main|M_apu:apu_processor_R|_q_index.10                            ; Lost fanout                                                                           ;
; M_main:__main|M_apu:apu_processor_L|_q_index.10                            ; Lost fanout                                                                           ;
; M_main:__main|M_gpu:gpu_processor|_q_index.10                              ; Lost fanout                                                                           ;
; M_main:__main|M_vga:vga_driver|_q_index.10                                 ; Lost fanout                                                                           ;
; M_main:__main|M_pulse1khz:timer1khz|_q_index.10                            ; Lost fanout                                                                           ;
; M_main:__main|M_pulse1khz:sleepTimer|_q_index.10                           ; Lost fanout                                                                           ;
; M_main:__main|M_pulse1hz:timer1hz|_q_index.10                              ; Lost fanout                                                                           ;
; M_main:__main|M_pulse1hz:p1hz|_q_index.10                                  ; Lost fanout                                                                           ;
; M_main:__main|_q_index~2                                                   ; Lost fanout                                                                           ;
; M_main:__main|_q_index~3                                                   ; Lost fanout                                                                           ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_display_list_active~2    ; Lost fanout                                                                           ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_display_list_active~3    ; Lost fanout                                                                           ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_display_list_active~4    ; Lost fanout                                                                           ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_index~2                  ; Lost fanout                                                                           ;
; M_main:__main|M_displaylist:displaylist_drawer|_q_index~3                  ; Lost fanout                                                                           ;
; M_main:__main|M_vectors:vector_drawer|_q_vector_block_active~2             ; Lost fanout                                                                           ;
; M_main:__main|M_vectors:vector_drawer|_q_vector_block_active~3             ; Lost fanout                                                                           ;
; M_main:__main|M_vectors:vector_drawer|_q_vector_block_active~4             ; Lost fanout                                                                           ;
; M_main:__main|M_vectors:vector_drawer|_q_index~2                           ; Lost fanout                                                                           ;
; M_main:__main|M_vectors:vector_drawer|_q_index~3                           ; Lost fanout                                                                           ;
; M_main:__main|M_apu:apu_processor_R|_q_index~2                             ; Lost fanout                                                                           ;
; M_main:__main|M_apu:apu_processor_R|_q_index~3                             ; Lost fanout                                                                           ;
; M_main:__main|M_apu:apu_processor_L|_q_index~2                             ; Lost fanout                                                                           ;
; M_main:__main|M_apu:apu_processor_L|_q_index~3                             ; Lost fanout                                                                           ;
; M_main:__main|M_multiplex_display:display|_q_index~2                       ; Lost fanout                                                                           ;
; M_main:__main|M_multiplex_display:display|_q_index~3                       ; Lost fanout                                                                           ;
; M_main:__main|M_terminal:terminal_window|_q_terminal_active~2              ; Lost fanout                                                                           ;
; M_main:__main|M_terminal:terminal_window|_q_terminal_active~3              ; Lost fanout                                                                           ;
; M_main:__main|M_terminal:terminal_window|_q_index~2                        ; Lost fanout                                                                           ;
; M_main:__main|M_terminal:terminal_window|_q_index~3                        ; Lost fanout                                                                           ;
; M_main:__main|M_character_map:character_map_window|_q_index~2              ; Lost fanout                                                                           ;
; M_main:__main|M_character_map:character_map_window|_q_index~3              ; Lost fanout                                                                           ;
; M_main:__main|M_sprite_layer:upper_sprites|_q_index~2                      ; Lost fanout                                                                           ;
; M_main:__main|M_sprite_layer:upper_sprites|_q_index~3                      ; Lost fanout                                                                           ;
; M_main:__main|M_bitmap:bitmap_window|_q_index~2                            ; Lost fanout                                                                           ;
; M_main:__main|M_bitmap:bitmap_window|_q_index~3                            ; Lost fanout                                                                           ;
; M_main:__main|M_gpu:gpu_processor|_q_gpu_active~2                          ; Lost fanout                                                                           ;
; M_main:__main|M_gpu:gpu_processor|_q_gpu_active~3                          ; Lost fanout                                                                           ;
; M_main:__main|M_gpu:gpu_processor|_q_gpu_active~4                          ; Lost fanout                                                                           ;
; M_main:__main|M_gpu:gpu_processor|_q_gpu_active~5                          ; Lost fanout                                                                           ;
; M_main:__main|M_gpu:gpu_processor|_q_index~2                               ; Lost fanout                                                                           ;
; M_main:__main|M_gpu:gpu_processor|_q_index~3                               ; Lost fanout                                                                           ;
; M_main:__main|M_sprite_layer:lower_sprites|_q_index~2                      ; Lost fanout                                                                           ;
; M_main:__main|M_sprite_layer:lower_sprites|_q_index~3                      ; Lost fanout                                                                           ;
; M_main:__main|M_background:background_generator|_q_index~2                 ; Lost fanout                                                                           ;
; M_main:__main|M_background:background_generator|_q_index~3                 ; Lost fanout                                                                           ;
; M_main:__main|M_vga:vga_driver|_q_index~2                                  ; Lost fanout                                                                           ;
; M_main:__main|M_vga:vga_driver|_q_index~3                                  ; Lost fanout                                                                           ;
; M_main:__main|M_pulse1khz:timer1khz|_q_index~2                             ; Lost fanout                                                                           ;
; M_main:__main|M_pulse1khz:timer1khz|_q_index~3                             ; Lost fanout                                                                           ;
; M_main:__main|M_pulse1khz:sleepTimer|_q_index~2                            ; Lost fanout                                                                           ;
; M_main:__main|M_pulse1khz:sleepTimer|_q_index~3                            ; Lost fanout                                                                           ;
; M_main:__main|M_pulse1hz:timer1hz|_q_index~2                               ; Lost fanout                                                                           ;
; M_main:__main|M_pulse1hz:timer1hz|_q_index~3                               ; Lost fanout                                                                           ;
; M_main:__main|M_pulse1hz:p1hz|_q_index~2                                   ; Lost fanout                                                                           ;
; M_main:__main|M_pulse1hz:p1hz|_q_index~3                                   ; Lost fanout                                                                           ;
; M_main:__main|M_apu:apu_processor_R|_q_index.01                            ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.01                           ;
; M_main:__main|M_background:background_generator|_q_index.01                ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.01                           ;
; M_main:__main|M_bitmap:bitmap_window|_q_index.01                           ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.01                           ;
; M_main:__main|M_character_map:character_map_window|_q_index.01             ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.01                           ;
; M_main:__main|M_gpu:gpu_processor|_q_index.01                              ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.01                           ;
; M_main:__main|M_multiplex_display:display|_q_index.01                      ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.01                           ;
; M_main:__main|M_sprite_layer:lower_sprites|_q_index.01                     ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.01                           ;
; M_main:__main|M_sprite_layer:upper_sprites|_q_index.01                     ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.01                           ;
; M_main:__main|M_terminal:terminal_window|_q_index.01                       ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.01                           ;
; M_main:__main|M_vga:vga_driver|_q_index.01                                 ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.01                           ;
; M_main:__main|M_pulse1hz:timer1hz|_q_index.01                              ; Merged with M_main:__main|M_pulse1hz:p1hz|_q_index.01                                 ;
; M_main:__main|M_pulse1khz:sleepTimer|_q_index.01                           ; Merged with M_main:__main|M_pulse1hz:p1hz|_q_index.01                                 ;
; M_main:__main|M_pulse1khz:timer1khz|_q_index.01                            ; Merged with M_main:__main|M_pulse1hz:p1hz|_q_index.01                                 ;
; M_main:__main|M_vectors:vector_drawer|_q_index.01                          ; Merged with M_main:__main|M_pulse1hz:p1hz|_q_index.01                                 ;
; M_main:__main|_q_index.01                                                  ; Merged with M_main:__main|M_pulse1hz:p1hz|_q_index.01                                 ;
; M_main:__main|M_pulse1hz:timer1hz|_q_index.11                              ; Merged with M_main:__main|M_pulse1hz:p1hz|_q_index.11                                 ;
; M_main:__main|M_pulse1khz:sleepTimer|_q_index.11                           ; Merged with M_main:__main|M_pulse1hz:p1hz|_q_index.11                                 ;
; M_main:__main|M_pulse1khz:timer1khz|_q_index.11                            ; Merged with M_main:__main|M_pulse1hz:p1hz|_q_index.11                                 ;
; M_main:__main|M_vectors:vector_drawer|_q_index.11                          ; Merged with M_main:__main|M_pulse1hz:p1hz|_q_index.11                                 ;
; M_main:__main|_q_index.11                                                  ; Merged with M_main:__main|M_pulse1hz:p1hz|_q_index.11                                 ;
; M_main:__main|M_pulse1hz:timer1hz|_q_index.00                              ; Merged with M_main:__main|M_pulse1hz:p1hz|_q_index.00                                 ;
; M_main:__main|M_pulse1khz:sleepTimer|_q_index.00                           ; Merged with M_main:__main|M_pulse1hz:p1hz|_q_index.00                                 ;
; M_main:__main|M_pulse1khz:timer1khz|_q_index.00                            ; Merged with M_main:__main|M_pulse1hz:p1hz|_q_index.00                                 ;
; M_main:__main|M_uart_sender:usend|_q_index.1                               ; Merged with M_main:__main|M_pulse1hz:p1hz|_q_index.00                                 ;
; M_main:__main|M_vectors:vector_drawer|_q_index.00                          ; Merged with M_main:__main|M_pulse1hz:p1hz|_q_index.00                                 ;
; M_main:__main|_q_index.00                                                  ; Merged with M_main:__main|M_pulse1hz:p1hz|_q_index.00                                 ;
; M_main:__main|M_apu:apu_processor_R|_q_index.00                            ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.00                           ;
; M_main:__main|M_background:background_generator|_q_index.00                ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.00                           ;
; M_main:__main|M_bitmap:bitmap_window|_q_index.00                           ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.00                           ;
; M_main:__main|M_character_map:character_map_window|_q_index.00             ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.00                           ;
; M_main:__main|M_gpu:gpu_processor|_q_index.00                              ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.00                           ;
; M_main:__main|M_multiplex_display:display|_q_index.00                      ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.00                           ;
; M_main:__main|M_sprite_layer:lower_sprites|_q_index.00                     ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.00                           ;
; M_main:__main|M_sprite_layer:upper_sprites|_q_index.00                     ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.00                           ;
; M_main:__main|M_terminal:terminal_window|_q_index.00                       ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.00                           ;
; M_main:__main|M_vga:vga_driver|_q_index.00                                 ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.00                           ;
; M_main:__main|M_apu:apu_processor_R|_q_index.11                            ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.11                           ;
; M_main:__main|M_gpu:gpu_processor|_q_index.11                              ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.11                           ;
; M_main:__main|M_vga:vga_driver|_q_index.11                                 ; Merged with M_main:__main|M_apu:apu_processor_L|_q_index.11                           ;
; ready                                                                      ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_index.00                ;
; M_main:__main|_q_displaylist_drawer_start_displaylist[0]                   ; Merged with M_main:__main|M_displaylist:displaylist_drawer|_q_display_list_active.000 ;
; M_main:__main|M_gpu:gpu_processor|_q_gpu_h[10]                             ; Stuck at GND due to stuck port data_in                                                ;
; M_main:__main|M_gpu:gpu_processor|_q_gpu_sx[10]                            ; Stuck at GND due to stuck port data_in                                                ;
; Total Number of Removed Registers = 288                                    ;                                                                                       ;
+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; RST_q[31]     ; Stuck at GND              ; RST_q[30]                              ;
;               ; due to stuck port data_in ;                                        ;
+---------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2466  ;
; Number of registers using Synchronous Clear  ; 832   ;
; Number of registers using Synchronous Load   ; 107   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 910   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                       ; Megafunction                                                                                                     ; Type ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------+
; M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|out_uartOutBuffer_rdata0[0..7]                                          ; M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|buffer_rtl_0                                         ; RAM  ;
; M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|out_uartInBuffer_rdata0[0..7]                                             ; M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|buffer_rtl_0                                           ; RAM  ;
; M_main:__main|M_main_mem_ram_1:__mem__ram_1|out_ram_1_rdata0[0..15]                                                                 ; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0                                                         ; RAM  ;
; M_main:__main|M_main_mem_ram_0:__mem__ram_0|out_ram_0_rdata0[0..15]                                                                 ; M_main:__main|M_main_mem_ram_0:__mem__ram_0|buffer_rtl_0                                                         ; RAM  ;
; M_main:__main|M_main_mem_ram_0:__mem__ram_0|out_ram_0_rdata1[0..15]                                                                 ; M_main:__main|M_main_mem_ram_0:__mem__ram_0|buffer_rtl_0                                                         ; RAM  ;
; M_main:__main|M_main_mem_rstack:__mem__rstack|out_rstack_rdata[0..15]                                                               ; M_main:__main|M_main_mem_rstack:__mem__rstack|buffer_rtl_0                                                       ; RAM  ;
; M_main:__main|M_main_mem_dstack:__mem__dstack|out_dstack_rdata[0..15]                                                               ; M_main:__main|M_main_mem_dstack:__mem__dstack|buffer_rtl_0                                                       ; RAM  ;
; M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dx:__mem__dx|out_dx_rdata0[0..5]                                                ; M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dx:__mem__dx|buffer_rtl_0                                    ; RAM  ;
; M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dy:__mem__dy|out_dy_rdata0[0..5]                                                ; M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dy:__mem__dy|buffer_rtl_0                                    ; RAM  ;
; M_main:__main|M_vectors:vector_drawer|M_vectors_mem_A:__mem__A|out_A_rdata0[0]                                                      ; M_main:__main|M_vectors:vector_drawer|M_vectors_mem_A:__mem__A|buffer_rtl_0                                      ; RAM  ;
; M_main:__main|M_terminal:terminal_window|M_terminal_mem_terminal:__mem__terminal|out_terminal_rdata0[0..7]                          ; M_main:__main|M_terminal:terminal_window|M_terminal_mem_terminal:__mem__terminal|buffer_rtl_0                    ; RAM  ;
; M_main:__main|M_terminal:terminal_window|M_terminal_mem_terminal:__mem__terminal|out_terminal_rdata1[0..7]                          ; M_main:__main|M_terminal:terminal_window|M_terminal_mem_terminal:__mem__terminal|buffer_rtl_0                    ; RAM  ;
; M_main:__main|M_character_map:character_map_window|M_character_map_mem_background:__mem__background|out_background_rdata0[0..6]     ; M_main:__main|M_character_map:character_map_window|M_character_map_mem_background:__mem__background|buffer_rtl_0 ; RAM  ;
; M_main:__main|M_character_map:character_map_window|M_character_map_mem_foreground:__mem__foreground|out_foreground_rdata0[0..5]     ; M_main:__main|M_character_map:character_map_window|M_character_map_mem_foreground:__mem__foreground|buffer_rtl_0 ; RAM  ;
; M_main:__main|M_character_map:character_map_window|M_character_map_mem_character:__mem__character|out_character_rdata0[0..7]        ; M_main:__main|M_character_map:character_map_window|M_character_map_mem_character:__mem__character|buffer_rtl_0   ; RAM  ;
; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|out_sprite_7_tiles_rdata0[0..15] ; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|buffer_rtl_0  ; RAM  ;
; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|out_sprite_6_tiles_rdata0[0..15] ; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|buffer_rtl_0  ; RAM  ;
; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|out_sprite_5_tiles_rdata0[0..15] ; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|buffer_rtl_0  ; RAM  ;
; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|out_sprite_4_tiles_rdata0[0..15] ; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|buffer_rtl_0  ; RAM  ;
; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|out_sprite_3_tiles_rdata0[0..15] ; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|buffer_rtl_0  ; RAM  ;
; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|out_sprite_2_tiles_rdata0[0..15] ; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|buffer_rtl_0  ; RAM  ;
; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|out_sprite_1_tiles_rdata0[0..15] ; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|buffer_rtl_0  ; RAM  ;
; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|out_sprite_0_tiles_rdata0[0..15] ; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|buffer_rtl_0  ; RAM  ;
; M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_B:__mem__bitmap_B|out_bitmap_B_rdata0[0,1]                                 ; M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_B:__mem__bitmap_B|buffer_rtl_0                          ; RAM  ;
; M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_G:__mem__bitmap_G|out_bitmap_G_rdata0[0,1]                                 ; M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_G:__mem__bitmap_G|buffer_rtl_0                          ; RAM  ;
; M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_R:__mem__bitmap_R|out_bitmap_R_rdata0[0,1]                                 ; M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_R:__mem__bitmap_R|buffer_rtl_0                          ; RAM  ;
; M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_A:__mem__bitmap_A|out_bitmap_A_rdata0[0]                                   ; M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_A:__mem__bitmap_A|buffer_rtl_0                          ; RAM  ;
; M_main:__main|M_gpu:gpu_processor|M_gpu_mem_blit1tilemap:__mem__blit1tilemap|out_blit1tilemap_rdata0[0..15]                         ; M_main:__main|M_gpu:gpu_processor|M_gpu_mem_blit1tilemap:__mem__blit1tilemap|buffer_rtl_0                        ; RAM  ;
; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|out_sprite_7_tiles_rdata0[0..15] ; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|buffer_rtl_0  ; RAM  ;
; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|out_sprite_6_tiles_rdata0[0..15] ; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|buffer_rtl_0  ; RAM  ;
; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|out_sprite_5_tiles_rdata0[0..15] ; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|buffer_rtl_0  ; RAM  ;
; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|out_sprite_4_tiles_rdata0[0..15] ; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|buffer_rtl_0  ; RAM  ;
; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|out_sprite_3_tiles_rdata0[0..15] ; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|buffer_rtl_0  ; RAM  ;
; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|out_sprite_2_tiles_rdata0[0..15] ; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|buffer_rtl_0  ; RAM  ;
; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|out_sprite_1_tiles_rdata0[0..15] ; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|buffer_rtl_0  ; RAM  ;
; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|out_sprite_0_tiles_rdata0[0..15] ; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|buffer_rtl_0  ; RAM  ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                     ;
+---------------------------------------------------------------------+----------------------------------------------------------+
; Register Name                                                       ; RAM Name                                                 ;
+---------------------------------------------------------------------+----------------------------------------------------------+
; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0_bypass[0]  ; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0 ;
; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0_bypass[1]  ; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0 ;
; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0_bypass[2]  ; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0 ;
; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0_bypass[3]  ; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0 ;
; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0_bypass[4]  ; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0 ;
; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0_bypass[5]  ; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0 ;
; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0_bypass[6]  ; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0 ;
; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0_bypass[7]  ; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0 ;
; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0_bypass[8]  ; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0 ;
; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0_bypass[9]  ; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0 ;
; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0_bypass[10] ; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0 ;
; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0_bypass[11] ; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0 ;
; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0_bypass[12] ; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0 ;
; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0_bypass[13] ; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0 ;
; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0_bypass[14] ; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0 ;
; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0_bypass[15] ; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0 ;
; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0_bypass[16] ; M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0 ;
+---------------------------------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |top|M_main:__main|_q_uartOutBufferNext[7]                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|M_main:__main|M_sprite_layer:upper_sprites|_q_sprite_fade[1]               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|M_main:__main|M_bitmap:bitmap_window|_q_bitmap_fade[2]                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|M_main:__main|M_sprite_layer:lower_sprites|_q_sprite_fade[0]               ;
; 3:1                ; 36 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|M_main:__main|M_background:background_generator|_q_background_alt[5]       ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top|M_main:__main|M_background:background_generator|_q_static_0a[13]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|M_main:__main|_q_newRSP[6]                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|M_main:__main|_q_newDSP[0]                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|M_main:__main|_q_rstackWData[15]                                           ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top|M_main:__main|_q_rstackWData[4]                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|M_main:__main|reset_conditioner:_vga_rstcond|counter_q[5]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|M_main:__main|_q_memoryInput[3]                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|M_main:__main|M_terminal:terminal_window|_q_terminal_scroll_next[5]        ;
; 8:1                ; 31 bits   ; 155 LEs       ; 155 LEs              ; 0 LEs                  ; Yes        ; |top|M_main:__main|M_sprite_layer:lower_sprites|_q_sprite_read_y[0]             ;
; 8:1                ; 31 bits   ; 155 LEs       ; 155 LEs              ; 0 LEs                  ; Yes        ; |top|M_main:__main|M_sprite_layer:upper_sprites|_q_sprite_read_x[1]             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|M_main:__main|M_uart_receiver:urecv|_q_received[6]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|M_main:__main|M_uart_sender:usend|_q_transmit[10]                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|M_main:__main|M_pulse1khz:sleepTimer|_q_counter1khz[9]                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|M_main:__main|M_pulse1khz:timer1khz|_q_counter1khz[12]                     ;
; 5:1                ; 14 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |top|M_main:__main|M_background:background_generator|_q_static_1a[16]           ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |top|M_main:__main|M_background:background_generator|_q_static_1a[10]           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|M_main:__main|M_uart_sender:usend|_q_transmit[5]                           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |top|M_main:__main|M_uart_receiver:urecv|_q_counter[7]                          ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top|M_main:__main|M_uart_sender:usend|_q_counter[9]                            ;
; 7:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|M_main:__main|_q_newPC[12]                                                 ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |top|M_main:__main|M_character_map:character_map_window|_q_tpu_active_x[3]      ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |top|M_main:__main|M_character_map:character_map_window|_q_tpu_active_y[4]      ;
; 12:1               ; 10 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |top|M_main:__main|M_terminal:terminal_window|_q_terminal_scroll[7]             ;
; 53:1               ; 4 bits    ; 140 LEs       ; 108 LEs              ; 32 LEs                 ; Yes        ; |top|M_main:__main|_q_newStackTop[8]                                            ;
; 54:1               ; 3 bits    ; 108 LEs       ; 84 LEs               ; 24 LEs                 ; Yes        ; |top|M_main:__main|_q_newStackTop[12]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|M_main:__main|M_gpu:gpu_processor|out_bitmap_write[1]                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|M_main:__main|ShiftLeft0                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|M_main:__main|ShiftRight0                                                  ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|ShiftRight0                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|M_main:__main|M_background:background_generator|Mux104                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_vga:vga_driver|out_vga_y[8]                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_bitmap:bitmap_window|_d_bitmap_B_addr0[3]                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_vga:vga_driver|out_vga_x[4]                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|_d_gpu_processor_gpu_param0[1]                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|_d_gpu_processor_gpu_x[0]                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|_d_gpu_processor_gpu_y[8]                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|_d_gpu_processor_gpu_colour[0]                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|_d_gpu_processor_gpu_param1[1]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_bitmap:bitmap_window|out_pix_red[2]                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|_d_uartInBuffer_wdata1[2]                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|M_main:__main|_d_rstack_wenable[0]                                         ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_character_map:character_map_window|_d_foreground_wdata1[4] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_vga:vga_driver|_d_ycount                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_gpu:gpu_processor|_d_gpu_max_count                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_apu:apu_processor_L|_d_counter1khz                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_apu:apu_processor_R|_d_counter1khz                         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_gpu:gpu_processor|_d_gpu_dx                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_gpu:gpu_processor|_d_gpu_dy                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_pulse1hz:timer1hz|_d_counter50mhz                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_pulse1hz:timer1hz|_d_counter1hz                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_pulse1khz:sleepTimer|_d_counter50mhz                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_pulse1khz:timer1khz|_d_counter50mhz                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|_d_uo_data_in[7]                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|Add3                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; No         ; |top|M_main:__main|Add3                                                         ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Mux17                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|M_main:__main|M_bitmap:bitmap_window|out_pix_green[4]                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |top|M_main:__main|M_bitmap:bitmap_window|out_pix_blue[0]                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|M_main:__main|M_bitmap:bitmap_window|out_pix_green[1]                      ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Mux0                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_gpu:gpu_processor|_d_gpu_active_x                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_apu:apu_processor_L|out_selected_duration[14]              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_apu:apu_processor_R|out_selected_duration[11]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_character_map:character_map_window|out_pix_blue[1]         ;
; 16:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; No         ; |top|M_main:__main|M_gpu:gpu_processor|Mux25                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_gpu:gpu_processor|Selector79                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top|M_main:__main|M_bitmap:bitmap_window|out_pix_blue[3]                       ;
; 6:1                ; 13 bits   ; 52 LEs        ; 13 LEs               ; 39 LEs                 ; No         ; |top|M_main:__main|Mux143                                                       ;
; 6:1                ; 13 bits   ; 52 LEs        ; 13 LEs               ; 39 LEs                 ; No         ; |top|M_main:__main|Mux163                                                       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; No         ; |top|M_main:__main|Mux104                                                       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; No         ; |top|M_main:__main|Mux100                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |top|M_main:__main|M_vectors:vector_drawer|Selector27                           ;
; 10:1               ; 12 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; No         ; |top|M_main:__main|_d_gpu_processor_gpu_write[3]                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_character_map:character_map_window|ShiftLeft0              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |top|M_main:__main|_d_character_map_window_tpu_write[1]                         ;
; 18:1               ; 6 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector0                       ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector75                      ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector168                     ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector48                      ;
; 18:1               ; 6 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector11                      ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector83                      ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector172                     ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector51                      ;
; 18:1               ; 6 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector13                      ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector101                     ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector184                     ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector52                      ;
; 18:1               ; 6 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector18                      ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector114                     ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector201                     ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector54                      ;
; 18:1               ; 6 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector27                      ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector126                     ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector205                     ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector56                      ;
; 18:1               ; 6 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector32                      ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector128                     ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector219                     ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector59                      ;
; 18:1               ; 6 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector37                      ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector142                     ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector228                     ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector61                      ;
; 18:1               ; 6 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector46                      ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector154                     ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector241                     ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|Selector63                      ;
; 18:1               ; 6 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector4                       ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector82                      ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector161                     ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector48                      ;
; 18:1               ; 6 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector9                       ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector91                      ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector175                     ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector51                      ;
; 18:1               ; 6 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector12                      ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector104                     ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector189                     ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector53                      ;
; 18:1               ; 6 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector22                      ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector111                     ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector195                     ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector55                      ;
; 18:1               ; 6 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector29                      ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector122                     ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector211                     ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector56                      ;
; 18:1               ; 6 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector33                      ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector128                     ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector217                     ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector58                      ;
; 18:1               ; 6 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector38                      ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector138                     ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector233                     ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector61                      ;
; 18:1               ; 6 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector45                      ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector151                     ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector237                     ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|Selector62                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|M_main:__main|_d_ram_1_wenable0[0]                                         ;
; 8:1                ; 6 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_multiplex_display:display|out_pix_blue[0]                  ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_multiplex_display:display|out_pix_green[2]                 ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |top|M_main:__main|M_gpu:gpu_processor|out_bitmap_colour_write[4]               ;
; 20:1               ; 11 bits   ; 143 LEs       ; 33 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_gpu:gpu_processor|_d_gpu_y1                                ;
; 20:1               ; 11 bits   ; 143 LEs       ; 33 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_gpu:gpu_processor|_d_gpu_x1                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |top|M_main:__main|_d_gpu_processor_gpu_write[1]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_terminal:terminal_window|_d_terminal_x[6]                  ;
; 12:1               ; 22 bits   ; 176 LEs       ; 66 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_gpu:gpu_processor|Add16                                    ;
; 12:1               ; 11 bits   ; 88 LEs        ; 55 LEs               ; 33 LEs                 ; No         ; |top|M_main:__main|M_gpu:gpu_processor|Add17                                    ;
; 12:1               ; 11 bits   ; 88 LEs        ; 55 LEs               ; 33 LEs                 ; No         ; |top|M_main:__main|M_gpu:gpu_processor|Add16                                    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_terminal:terminal_window|_d_terminal_x[1]                  ;
; 12:1               ; 9 bits    ; 72 LEs        ; 45 LEs               ; 27 LEs                 ; No         ; |top|M_main:__main|M_gpu:gpu_processor|Selector61                               ;
; 24:1               ; 11 bits   ; 176 LEs       ; 66 LEs               ; 110 LEs                ; No         ; |top|M_main:__main|M_gpu:gpu_processor|Selector30                               ;
; 15:1               ; 22 bits   ; 220 LEs       ; 66 LEs               ; 154 LEs                ; No         ; |top|M_main:__main|M_gpu:gpu_processor|out_bitmap_x_write[5]                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|M_main:__main|M_terminal:terminal_window|Selector74                        ;
; 262:1              ; 8 bits    ; 1392 LEs      ; 1376 LEs             ; 16 LEs                 ; No         ; |top|M_main:__main|M_terminal:terminal_window|_d_terminal_wdata1[0]             ;
; 263:1              ; 2 bits    ; 350 LEs       ; 18 LEs               ; 332 LEs                ; No         ; |top|M_main:__main|M_terminal:terminal_window|_d_terminal_addr1[8]              ;
; 263:1              ; 4 bits    ; 700 LEs       ; 16 LEs               ; 684 LEs                ; No         ; |top|M_main:__main|M_terminal:terminal_window|_d_terminal_addr1[4]              ;
; 18:1               ; 6 bits    ; 72 LEs        ; 66 LEs               ; 6 LEs                  ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|out_pix_green[5]                ;
; 18:1               ; 6 bits    ; 72 LEs        ; 66 LEs               ; 6 LEs                  ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|out_pix_blue[5]                 ;
; 137:1              ; 4 bits    ; 364 LEs       ; 12 LEs               ; 352 LEs                ; No         ; |top|M_main:__main|M_terminal:terminal_window|_d_terminal_addr1[3]              ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|M_background:background_generator|out_pix_blue[2]            ;
; 29:1               ; 10 bits   ; 190 LEs       ; 60 LEs               ; 130 LEs                ; No         ; |top|M_main:__main|M_gpu:gpu_processor|Selector40                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |top|M_main:__main|Add6                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|M_main:__main|Add6                                                         ;
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|out_pix_red[4]                  ;
; 34:1               ; 3 bits    ; 66 LEs        ; 48 LEs               ; 18 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|out_pix_blue[0]                 ;
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|out_pix_red[1]                  ;
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|out_pix_blue[4]                 ;
; 34:1               ; 3 bits    ; 66 LEs        ; 48 LEs               ; 18 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|out_pix_green[0]                ;
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|out_pix_blue[1]                 ;
; 42:1               ; 3 bits    ; 84 LEs        ; 66 LEs               ; 18 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:lower_sprites|out_pix_blue[3]                 ;
; 42:1               ; 3 bits    ; 84 LEs        ; 66 LEs               ; 18 LEs                 ; No         ; |top|M_main:__main|M_sprite_layer:upper_sprites|out_pix_blue[3]                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0|altsyncram_i3n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|altsyncram:buffer_rtl_0|altsyncram_s9n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_main_mem_ram_1:__mem__ram_1|altsyncram:buffer_rtl_0|altsyncram_6ti1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_main_mem_ram_0:__mem__ram_0|altsyncram:buffer_rtl_0|altsyncram_5662:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_main_mem_rstack:__mem__rstack|altsyncram:buffer_rtl_0|altsyncram_o6n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_main_mem_dstack:__mem__dstack|altsyncram:buffer_rtl_0|altsyncram_o6n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dx:__mem__dx|altsyncram:buffer_rtl_0|altsyncram_e3n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dy:__mem__dy|altsyncram:buffer_rtl_0|altsyncram_e3n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_vectors:vector_drawer|M_vectors_mem_A:__mem__A|altsyncram:buffer_rtl_0|altsyncram_43n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_terminal:terminal_window|M_terminal_mem_terminal:__mem__terminal|altsyncram:buffer_rtl_0|altsyncram_sn02:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_character_map:character_map_window|M_character_map_mem_background:__mem__background|altsyncram:buffer_rtl_0|altsyncram_gqt1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_character_map:character_map_window|M_character_map_mem_foreground:__mem__foreground|altsyncram:buffer_rtl_0|altsyncram_u8n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_character_map:character_map_window|M_character_map_mem_character:__mem__character|altsyncram:buffer_rtl_0|altsyncram_29n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_B:__mem__bitmap_B|altsyncram:buffer_rtl_0|altsyncram_gfn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_G:__mem__bitmap_G|altsyncram:buffer_rtl_0|altsyncram_gfn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_R:__mem__bitmap_R|altsyncram:buffer_rtl_0|altsyncram_gfn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_A:__mem__bitmap_A|altsyncram:buffer_rtl_0|altsyncram_efn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_gpu:gpu_processor|M_gpu_mem_blit1tilemap:__mem__blit1tilemap|altsyncram:buffer_rtl_0|altsyncram_qcn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|altsyncram:buffer_rtl_0|altsyncram_f3n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: M_main:__main|de10nano_clk_100_25:_clk_gen|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; true                   ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 2                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 25.000000 MHz          ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: M_main:__main|M_uart_sender:usend ;
+------------------------+-------+-----------------------------------------------+
; Parameter Name         ; Value ; Type                                          ;
+------------------------+-------+-----------------------------------------------+
; IO_DATA_IN_WIDTH       ; 8     ; Signed Integer                                ;
; IO_DATA_IN_READY_WIDTH ; 1     ; Signed Integer                                ;
; IO_BUSY_WIDTH          ; 1     ; Signed Integer                                ;
+------------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: M_main:__main|M_uart_receiver:urecv ;
+-------------------------+-------+------------------------------------------------+
; Parameter Name          ; Value ; Type                                           ;
+-------------------------+-------+------------------------------------------------+
; IO_DATA_OUT_WIDTH       ; 8     ; Signed Integer                                 ;
; IO_DATA_OUT_READY_WIDTH ; 1     ; Signed Integer                                 ;
+-------------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                                  ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_i3n1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                                ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_s9n1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_ram_1:__mem__ram_1|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 16                   ; Untyped                                                  ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                  ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 16                   ; Untyped                                                  ;
; WIDTHAD_B                          ; 13                   ; Untyped                                                  ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_6ti1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_ram_0:__mem__ram_0|altsyncram:buffer_rtl_0 ;
+------------------------------------+-------------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                           ; Type                          ;
+------------------------------------+-------------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                 ; Untyped                       ;
; WIDTH_A                            ; 16                                              ; Untyped                       ;
; WIDTHAD_A                          ; 13                                              ; Untyped                       ;
; NUMWORDS_A                         ; 8192                                            ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                       ;
; WIDTH_B                            ; 16                                              ; Untyped                       ;
; WIDTHAD_B                          ; 13                                              ; Untyped                       ;
; NUMWORDS_B                         ; 8192                                            ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK0                                          ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                          ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0                                          ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                       ;
; BYTE_SIZE                          ; 8                                               ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                       ;
; INIT_FILE                          ; db/build.ram0_M_main_mem_ram_0_2d127f5e.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_5662                                 ; Untyped                       ;
+------------------------------------+-------------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_rstack:__mem__rstack|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                                    ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                    ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                                    ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_o6n1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_main_mem_dstack:__mem__dstack|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                                    ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                    ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                                    ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_o6n1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dx:__mem__dx|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 6                    ; Untyped                                                                       ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                       ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 6                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_e3n1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dy:__mem__dy|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 6                    ; Untyped                                                                       ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                       ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 6                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_e3n1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_vectors:vector_drawer|M_vectors_mem_A:__mem__A|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 1                    ; Untyped                                                                     ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                     ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                     ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_43n1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_terminal:terminal_window|M_terminal_mem_terminal:__mem__terminal|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 640                  ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_sn02      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_character_map:character_map_window|M_character_map_mem_background:__mem__background|altsyncram:buffer_rtl_0 ;
+------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                        ; Type                                                                     ;
+------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                            ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                                           ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                          ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                                           ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                          ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                                                            ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT                                                    ; Untyped                                                                  ;
; WIDTH_A                            ; 7                                                            ; Untyped                                                                  ;
; WIDTHAD_A                          ; 12                                                           ; Untyped                                                                  ;
; NUMWORDS_A                         ; 2400                                                         ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                 ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                                         ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                                         ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                                         ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                                                         ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                                         ; Untyped                                                                  ;
; WIDTH_B                            ; 7                                                            ; Untyped                                                                  ;
; WIDTHAD_B                          ; 12                                                           ; Untyped                                                                  ;
; NUMWORDS_B                         ; 2400                                                         ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1                                                       ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                       ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                                       ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                                                       ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                 ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                                       ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                                                         ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                                         ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                                         ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                                                         ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                                         ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                                         ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                                            ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                                            ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                                         ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                                                            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                     ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                         ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                         ; Untyped                                                                  ;
; INIT_FILE                          ; db/build.ram0_M_character_map_mem_background_9619834.hdl.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                       ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                                                            ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                       ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                       ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                       ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                       ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                              ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                              ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                                                        ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                        ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                                            ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V                                                    ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_gqt1                                              ; Untyped                                                                  ;
+------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_character_map:character_map_window|M_character_map_mem_foreground:__mem__foreground|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                          ;
; WIDTH_A                            ; 6                    ; Untyped                                                                                                          ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                          ;
; NUMWORDS_A                         ; 2400                 ; Untyped                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                          ;
; WIDTH_B                            ; 6                    ; Untyped                                                                                                          ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                                          ;
; NUMWORDS_B                         ; 2400                 ; Untyped                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_u8n1      ; Untyped                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_character_map:character_map_window|M_character_map_mem_character:__mem__character|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                        ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                        ;
; NUMWORDS_A                         ; 2400                 ; Untyped                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 2400                 ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_29n1      ; Untyped                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_f3n1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_f3n1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_f3n1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_f3n1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_f3n1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_f3n1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_f3n1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_f3n1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_B:__mem__bitmap_B|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 2                    ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 19                   ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 307200               ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 2                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 19                   ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 307200               ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_gfn1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_G:__mem__bitmap_G|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 2                    ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 19                   ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 307200               ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 2                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 19                   ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 307200               ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_gfn1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_R:__mem__bitmap_R|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 2                    ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 19                   ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 307200               ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 2                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 19                   ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 307200               ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_gfn1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_A:__mem__bitmap_A|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 19                   ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 307200               ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 19                   ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 307200               ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_efn1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_gpu:gpu_processor|M_gpu_mem_blit1tilemap:__mem__blit1tilemap|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                   ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                   ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                   ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_qcn1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_f3n1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_f3n1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_f3n1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_f3n1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_f3n1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_f3n1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_f3n1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_f3n1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 34                                                                                                                          ;
; Entity Instance                           ; M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                           ;
;     -- NUMWORDS_B                         ; 512                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|altsyncram:buffer_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                           ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_main_mem_ram_1:__mem__ram_1|altsyncram:buffer_rtl_0                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; M_main:__main|M_main_mem_ram_0:__mem__ram_0|altsyncram:buffer_rtl_0                                                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_main_mem_rstack:__mem__rstack|altsyncram:buffer_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 256                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_main_mem_dstack:__mem__dstack|altsyncram:buffer_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 256                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dx:__mem__dx|altsyncram:buffer_rtl_0                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 6                                                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 6                                                                                                                           ;
;     -- NUMWORDS_B                         ; 512                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dy:__mem__dy|altsyncram:buffer_rtl_0                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 6                                                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 6                                                                                                                           ;
;     -- NUMWORDS_B                         ; 512                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_vectors:vector_drawer|M_vectors_mem_A:__mem__A|altsyncram:buffer_rtl_0                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 1                                                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                           ;
;     -- NUMWORDS_B                         ; 512                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_terminal:terminal_window|M_terminal_mem_terminal:__mem__terminal|altsyncram:buffer_rtl_0                    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 640                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                           ;
;     -- NUMWORDS_B                         ; 640                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_character_map:character_map_window|M_character_map_mem_background:__mem__background|altsyncram:buffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 7                                                                                                                           ;
;     -- NUMWORDS_A                         ; 2400                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 7                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2400                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_character_map:character_map_window|M_character_map_mem_foreground:__mem__foreground|altsyncram:buffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 6                                                                                                                           ;
;     -- NUMWORDS_A                         ; 2400                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 6                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2400                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_character_map:character_map_window|M_character_map_mem_character:__mem__character|altsyncram:buffer_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 2400                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2400                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|altsyncram:buffer_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|altsyncram:buffer_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|altsyncram:buffer_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|altsyncram:buffer_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|altsyncram:buffer_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|altsyncram:buffer_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|altsyncram:buffer_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|altsyncram:buffer_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_B:__mem__bitmap_B|altsyncram:buffer_rtl_0                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 2                                                                                                                           ;
;     -- NUMWORDS_A                         ; 307200                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 2                                                                                                                           ;
;     -- NUMWORDS_B                         ; 307200                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_G:__mem__bitmap_G|altsyncram:buffer_rtl_0                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 2                                                                                                                           ;
;     -- NUMWORDS_A                         ; 307200                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 2                                                                                                                           ;
;     -- NUMWORDS_B                         ; 307200                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_R:__mem__bitmap_R|altsyncram:buffer_rtl_0                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 2                                                                                                                           ;
;     -- NUMWORDS_A                         ; 307200                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 2                                                                                                                           ;
;     -- NUMWORDS_B                         ; 307200                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_A:__mem__bitmap_A|altsyncram:buffer_rtl_0                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 1                                                                                                                           ;
;     -- NUMWORDS_A                         ; 307200                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                           ;
;     -- NUMWORDS_B                         ; 307200                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_gpu:gpu_processor|M_gpu_mem_blit1tilemap:__mem__blit1tilemap|altsyncram:buffer_rtl_0                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|altsyncram:buffer_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|altsyncram:buffer_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|altsyncram:buffer_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|altsyncram:buffer_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|altsyncram:buffer_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|altsyncram:buffer_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|altsyncram:buffer_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
; Entity Instance                           ; M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|altsyncram:buffer_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer"                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_uartOutBuffer_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_uartOutBuffer_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_uartOutBuffer_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer"                                              ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_uartInBuffer_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_uartInBuffer_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_uartInBuffer_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_main_mem_ram_1:__mem__ram_1"                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_ram_1_wenable1 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_ram_1_wdata1   ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_ram_1_addr1    ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_ram_1_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_main_mem_ram_0:__mem__ram_0" ;
+-------------------+-------+----------+----------------------------------+
; Port              ; Type  ; Severity ; Details                          ;
+-------------------+-------+----------+----------------------------------+
; in_ram_0_wenable1 ; Input ; Info     ; Stuck at GND                     ;
; in_ram_0_wdata1   ; Input ; Info     ; Stuck at GND                     ;
+-------------------+-------+----------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_displaylist:displaylist_drawer|M_displaylist_mem_p1:__mem__p1"                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; in_p1_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_p1_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_p1_wdata1   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_p1_rdata0  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_p1_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_displaylist:displaylist_drawer|M_displaylist_mem_p0:__mem__p0"                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; in_p0_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_p0_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_p0_wdata1   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_p0_rdata0  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_p0_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_displaylist:displaylist_drawer|M_displaylist_mem_y:__mem__y"                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; in_y_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_y_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_y_wdata1   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_y_rdata0  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_y_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_displaylist:displaylist_drawer|M_displaylist_mem_x:__mem__x"                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; in_x_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_x_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_x_wdata1   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_x_rdata0  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_x_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_displaylist:displaylist_drawer|M_displaylist_mem_colour:__mem__colour"            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_colour_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_colour_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_colour_wdata1   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_colour_rdata0  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_colour_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_displaylist:displaylist_drawer|M_displaylist_mem_command:__mem__command"           ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_command_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_command_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_command_wdata1   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_command_rdata0  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_command_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_displaylist:displaylist_drawer|M_displaylist_mem_A:__mem__A"                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; in_A_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_A_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_A_wdata1   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_A_rdata0  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_A_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_displaylist:displaylist_drawer"                                                               ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_run    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; out_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dx:__mem__dx"                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; in_dx_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_dx_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_dx_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dy:__mem__dy"                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; in_dy_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_dy_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_dy_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_vectors:vector_drawer|M_vectors_mem_A:__mem__A"                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; in_A_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_A_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_A_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_vectors:vector_drawer"                                                                        ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_run    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; out_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_apu:apu_processor_R"                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_run    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; out_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_apu:apu_processor_L"                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_run    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; out_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_multiplex_display:display"                                                                    ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_run    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; out_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_terminal:terminal_window|M_terminal_mem_terminal:__mem__terminal" ;
+----------------------+-------+----------+--------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                            ;
+----------------------+-------+----------+--------------------------------------------------------------------+
; in_terminal_wenable0 ; Input ; Info     ; Stuck at GND                                                       ;
; in_terminal_wdata0   ; Input ; Info     ; Stuck at GND                                                       ;
+----------------------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_terminal:terminal_window"                                                                                                                                                 ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_timer1hz ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (1 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out_done    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; in_run      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; out_clock   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_character_map:character_map_window|M_character_map_mem_background:__mem__background"  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_background_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_background_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_background_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_character_map:character_map_window|M_character_map_mem_foreground:__mem__foreground"  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_foreground_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_foreground_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_foreground_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_character_map:character_map_window|M_character_map_mem_character:__mem__character"   ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_character_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_character_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_character_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_character_map:character_map_window"                                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_run    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; out_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_sprite_layer:upper_sprites"                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_run    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; out_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_B:__mem__bitmap_B"                         ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_bitmap_B_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_bitmap_B_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_bitmap_B_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_G:__mem__bitmap_G"                         ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_bitmap_G_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_bitmap_G_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_bitmap_G_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_R:__mem__bitmap_R"                         ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_bitmap_R_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_bitmap_R_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_bitmap_R_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_A:__mem__bitmap_A"                         ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_bitmap_A_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_bitmap_A_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_bitmap_A_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_bitmap:bitmap_window"                                                                         ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_run    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; out_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_gpu:gpu_processor|M_gpu_mem_blit1tilemap:__mem__blit1tilemap"                           ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_blit1tilemap_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_blit1tilemap_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_blit1tilemap_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_gpu:gpu_processor"                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_run    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; out_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles"       ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_sprite_7_tiles_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_sprite_7_tiles_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_sprite_7_tiles_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles"       ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_sprite_6_tiles_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_sprite_6_tiles_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_sprite_6_tiles_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles"       ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_sprite_5_tiles_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_sprite_5_tiles_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_sprite_5_tiles_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles"       ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_sprite_4_tiles_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_sprite_4_tiles_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_sprite_4_tiles_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles"       ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_sprite_3_tiles_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_sprite_3_tiles_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_sprite_3_tiles_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles"       ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_sprite_2_tiles_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_sprite_2_tiles_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_sprite_2_tiles_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles"       ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_sprite_1_tiles_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_sprite_1_tiles_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_sprite_1_tiles_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles"       ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_sprite_0_tiles_wenable0 ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_sprite_0_tiles_wdata0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_sprite_0_tiles_rdata1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_sprite_layer:lower_sprites"                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_run    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; out_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_background:background_generator"                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_run    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; out_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_vga:vga_driver"                                                                               ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_run    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; out_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_uart_receiver:urecv"                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_uart_sender:usend"                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_run    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; out_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_pulse1khz:timer1khz"                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_run    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; out_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_pulse1khz:sleepTimer"                                                                         ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_run    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; out_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_pulse1hz:timer1hz"                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_run    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; out_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|M_pulse1hz:p1hz"                                                                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; out_done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_run    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; out_clock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|de10nano_clk_100_25:_clk_gen|altera_pll:altera_pll_i"                                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main|de10nano_clk_100_25:_clk_gen"                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M_main:__main"                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_run      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; out_audio_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_audio_r ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_done    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_clock   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2466                        ;
;     ENA               ; 741                         ;
;     ENA SCLR          ; 82                          ;
;     ENA SCLR SLD      ; 47                          ;
;     ENA SLD           ; 40                          ;
;     SCLR              ; 703                         ;
;     SLD               ; 20                          ;
;     plain             ; 833                         ;
; arriav_lcell_comb     ; 8477                        ;
;     arith             ; 1464                        ;
;         0 data inputs ; 76                          ;
;         1 data inputs ; 646                         ;
;         2 data inputs ; 82                          ;
;         3 data inputs ; 109                         ;
;         4 data inputs ; 224                         ;
;         5 data inputs ; 327                         ;
;     extend            ; 255                         ;
;         7 data inputs ; 255                         ;
;     normal            ; 6626                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 733                         ;
;         3 data inputs ; 1074                        ;
;         4 data inputs ; 1210                        ;
;         5 data inputs ; 1116                        ;
;         6 data inputs ; 2489                        ;
;     shared            ; 132                         ;
;         0 data inputs ; 16                          ;
;         2 data inputs ; 36                          ;
;         3 data inputs ; 16                          ;
;         4 data inputs ; 64                          ;
; boundary_port         ; 36                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 660                         ;
;                       ;                             ;
; Max LUT depth         ; 22.80                       ;
; Average LUT depth     ; 10.90                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Oct 17 17:46:52 2020
Info: Command: quartus_map build
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 54 design units, including 54 entities, in source file build.v
    Info (12023): Found entity 1: top File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12
    Info (12023): Found entity 2: de10nano_clk_100_25 File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 196
    Info (12023): Found entity 3: reset_conditioner File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 282
    Info (12023): Found entity 4: M_vga File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 307
    Info (12023): Found entity 5: M_uart_sender File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 503
    Info (12023): Found entity 6: M_uart_receiver File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 624
    Info (12023): Found entity 7: M_terminal_mem_terminal File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 738
    Info (12023): Found entity 8: M_terminal File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 768
    Info (12023): Found entity 9: M_character_map_mem_character File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 3175
    Info (12023): Found entity 10: M_character_map_mem_foreground File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 3205
    Info (12023): Found entity 11: M_character_map_mem_background File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 3235
    Info (12023): Found entity 12: M_character_map File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 5667
    Info (12023): Found entity 13: M_bitmap_mem_bitmap_A File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10125
    Info (12023): Found entity 14: M_bitmap_mem_bitmap_R File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10155
    Info (12023): Found entity 15: M_bitmap_mem_bitmap_G File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10185
    Info (12023): Found entity 16: M_bitmap_mem_bitmap_B File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10215
    Info (12023): Found entity 17: M_bitmap File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10245
    Info (12023): Found entity 18: M_gpu_mem_blit1tilemap File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10635
    Info (12023): Found entity 19: M_gpu File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10665
    Info (12023): Found entity 20: M_background File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11242
    Info (12023): Found entity 21: M_sprite_layer_mem_sprite_0_tiles File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11680
    Info (12023): Found entity 22: M_sprite_layer_mem_sprite_1_tiles File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11710
    Info (12023): Found entity 23: M_sprite_layer_mem_sprite_2_tiles File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11740
    Info (12023): Found entity 24: M_sprite_layer_mem_sprite_3_tiles File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11770
    Info (12023): Found entity 25: M_sprite_layer_mem_sprite_4_tiles File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11800
    Info (12023): Found entity 26: M_sprite_layer_mem_sprite_5_tiles File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11830
    Info (12023): Found entity 27: M_sprite_layer_mem_sprite_6_tiles File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11860
    Info (12023): Found entity 28: M_sprite_layer_mem_sprite_7_tiles File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11890
    Info (12023): Found entity 29: M_sprite_layer File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11920
    Info (12023): Found entity 30: M_vectors_mem_A File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12847
    Info (12023): Found entity 31: M_vectors_mem_dy File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12877
    Info (12023): Found entity 32: M_vectors_mem_dx File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12907
    Info (12023): Found entity 33: M_vectors File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12937
    Info (12023): Found entity 34: M_displaylist_mem_A File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13311
    Info (12023): Found entity 35: M_displaylist_mem_command File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13345
    Info (12023): Found entity 36: M_displaylist_mem_colour File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13379
    Info (12023): Found entity 37: M_displaylist_mem_x File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13413
    Info (12023): Found entity 38: M_displaylist_mem_y File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13447
    Info (12023): Found entity 39: M_displaylist_mem_p0 File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13481
    Info (12023): Found entity 40: M_displaylist_mem_p1 File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13515
    Info (12023): Found entity 41: M_displaylist File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13548
    Info (12023): Found entity 42: M_apu_mem_waveformtable File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14175
    Info (12023): Found entity 43: M_apu_mem_frequencytable File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14349
    Info (12023): Found entity 44: M_apu File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14427
    Info (12023): Found entity 45: M_multiplex_display File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14619
    Info (12023): Found entity 46: M_pulse1hz File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14771
    Info (12023): Found entity 47: M_pulse1khz File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14856
    Info (12023): Found entity 48: M_main_mem_dstack File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14942
    Info (12023): Found entity 49: M_main_mem_rstack File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14959
    Info (12023): Found entity 50: M_main_mem_ram_0 File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14976
    Info (12023): Found entity 51: M_main_mem_ram_1 File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 19481
    Info (12023): Found entity 52: M_main_mem_uartInBuffer File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 19511
    Info (12023): Found entity 53: M_main_mem_uartOutBuffer File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 19541
    Info (12023): Found entity 54: M_main File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 19571
Warning (10037): Verilog HDL or VHDL warning at build.v(14831): conditional expression evaluates to a constant File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14831
Warning (10037): Verilog HDL or VHDL warning at build.v(14917): conditional expression evaluates to a constant File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14917
Warning (10037): Verilog HDL or VHDL warning at build.v(454): conditional expression evaluates to a constant File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 454
Warning (10037): Verilog HDL or VHDL warning at build.v(11398): conditional expression evaluates to a constant File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11398
Warning (10037): Verilog HDL or VHDL warning at build.v(12711): conditional expression evaluates to a constant File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12711
Warning (10037): Verilog HDL or VHDL warning at build.v(10928): conditional expression evaluates to a constant File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10928
Warning (10037): Verilog HDL or VHDL warning at build.v(10584): conditional expression evaluates to a constant File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10584
Warning (10037): Verilog HDL or VHDL warning at build.v(10067): conditional expression evaluates to a constant File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10067
Warning (10037): Verilog HDL or VHDL warning at build.v(3127): conditional expression evaluates to a constant File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 3127
Warning (10037): Verilog HDL or VHDL warning at build.v(14737): conditional expression evaluates to a constant File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14737
Warning (10037): Verilog HDL or VHDL warning at build.v(14563): conditional expression evaluates to a constant File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14563
Warning (10037): Verilog HDL or VHDL warning at build.v(13235): conditional expression evaluates to a constant File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13235
Warning (10037): Verilog HDL or VHDL warning at build.v(14086): conditional expression evaluates to a constant File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14086
Warning (10037): Verilog HDL or VHDL warning at build.v(20897): conditional expression evaluates to a constant File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20897
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "M_main" for hierarchy "M_main:__main" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 156
Warning (10230): Verilog HDL assignment warning at build.v(20590): truncated value with size 32 to match size of target (13) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20590
Warning (10230): Verilog HDL assignment warning at build.v(20775): truncated value with size 13 to match size of target (12) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20775
Warning (10230): Verilog HDL assignment warning at build.v(20776): truncated value with size 13 to match size of target (12) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20776
Warning (10230): Verilog HDL assignment warning at build.v(20786): truncated value with size 32 to match size of target (13) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20786
Warning (10230): Verilog HDL assignment warning at build.v(20797): truncated value with size 32 to match size of target (9) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20797
Warning (10230): Verilog HDL assignment warning at build.v(20908): truncated value with size 16 to match size of target (13) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20908
Warning (10230): Verilog HDL assignment warning at build.v(20909): truncated value with size 16 to match size of target (13) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20909
Warning (10230): Verilog HDL assignment warning at build.v(20927): truncated value with size 32 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20927
Warning (10230): Verilog HDL assignment warning at build.v(20948): truncated value with size 32 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20948
Warning (10230): Verilog HDL assignment warning at build.v(20958): truncated value with size 32 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20958
Warning (10230): Verilog HDL assignment warning at build.v(21033): truncated value with size 32 to match size of target (16) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21033
Warning (10230): Verilog HDL assignment warning at build.v(21050): truncated value with size 32 to match size of target (13) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21050
Warning (10230): Verilog HDL assignment warning at build.v(21272): truncated value with size 32 to match size of target (16) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21272
Warning (10230): Verilog HDL assignment warning at build.v(21356): truncated value with size 16 to match size of target (13) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21356
Warning (10230): Verilog HDL assignment warning at build.v(21367): truncated value with size 16 to match size of target (13) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21367
Warning (10230): Verilog HDL assignment warning at build.v(21374): truncated value with size 16 to match size of target (13) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21374
Warning (10230): Verilog HDL assignment warning at build.v(21386): truncated value with size 32 to match size of target (9) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21386
Warning (10230): Verilog HDL assignment warning at build.v(21392): truncated value with size 16 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21392
Warning (10230): Verilog HDL assignment warning at build.v(21398): truncated value with size 16 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21398
Warning (10230): Verilog HDL assignment warning at build.v(21404): truncated value with size 16 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21404
Warning (10230): Verilog HDL assignment warning at build.v(21410): truncated value with size 16 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21410
Warning (10230): Verilog HDL assignment warning at build.v(21440): truncated value with size 16 to match size of target (4) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21440
Warning (10230): Verilog HDL assignment warning at build.v(21465): truncated value with size 16 to match size of target (7) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21465
Warning (10230): Verilog HDL assignment warning at build.v(21471): truncated value with size 16 to match size of target (5) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21471
Warning (10230): Verilog HDL assignment warning at build.v(21477): truncated value with size 16 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21477
Warning (10230): Verilog HDL assignment warning at build.v(21483): truncated value with size 16 to match size of target (7) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21483
Warning (10230): Verilog HDL assignment warning at build.v(21489): truncated value with size 16 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21489
Warning (10230): Verilog HDL assignment warning at build.v(21495): truncated value with size 16 to match size of target (2) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21495
Warning (10230): Verilog HDL assignment warning at build.v(21501): truncated value with size 16 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21501
Warning (10230): Verilog HDL assignment warning at build.v(21508): truncated value with size 16 to match size of target (1) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21508
Warning (10230): Verilog HDL assignment warning at build.v(21514): truncated value with size 16 to match size of target (4) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21514
Warning (10230): Verilog HDL assignment warning at build.v(21520): truncated value with size 16 to match size of target (1) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21520
Warning (10230): Verilog HDL assignment warning at build.v(21527): truncated value with size 16 to match size of target (2) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21527
Warning (10230): Verilog HDL assignment warning at build.v(21534): truncated value with size 16 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21534
Warning (10230): Verilog HDL assignment warning at build.v(21541): truncated value with size 16 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21541
Warning (10230): Verilog HDL assignment warning at build.v(21548): truncated value with size 16 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21548
Warning (10230): Verilog HDL assignment warning at build.v(21555): truncated value with size 16 to match size of target (3) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21555
Warning (10230): Verilog HDL assignment warning at build.v(21561): truncated value with size 16 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21561
Warning (10230): Verilog HDL assignment warning at build.v(21574): truncated value with size 16 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21574
Warning (10230): Verilog HDL assignment warning at build.v(21580): truncated value with size 16 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21580
Warning (10230): Verilog HDL assignment warning at build.v(21593): truncated value with size 16 to match size of target (3) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21593
Warning (10230): Verilog HDL assignment warning at build.v(21600): truncated value with size 16 to match size of target (4) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21600
Warning (10230): Verilog HDL assignment warning at build.v(21606): truncated value with size 16 to match size of target (1) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21606
Warning (10230): Verilog HDL assignment warning at build.v(21613): truncated value with size 16 to match size of target (2) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21613
Warning (10230): Verilog HDL assignment warning at build.v(21620): truncated value with size 16 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21620
Warning (10230): Verilog HDL assignment warning at build.v(21627): truncated value with size 16 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21627
Warning (10230): Verilog HDL assignment warning at build.v(21634): truncated value with size 16 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21634
Warning (10230): Verilog HDL assignment warning at build.v(21641): truncated value with size 16 to match size of target (3) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21641
Warning (10230): Verilog HDL assignment warning at build.v(21647): truncated value with size 16 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21647
Warning (10230): Verilog HDL assignment warning at build.v(21660): truncated value with size 16 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21660
Warning (10230): Verilog HDL assignment warning at build.v(21666): truncated value with size 16 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21666
Warning (10230): Verilog HDL assignment warning at build.v(21679): truncated value with size 16 to match size of target (3) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21679
Warning (10230): Verilog HDL assignment warning at build.v(21686): truncated value with size 16 to match size of target (5) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21686
Warning (10230): Verilog HDL assignment warning at build.v(21692): truncated value with size 16 to match size of target (7) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21692
Warning (10230): Verilog HDL assignment warning at build.v(21698): truncated value with size 16 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21698
Warning (10230): Verilog HDL assignment warning at build.v(21704): truncated value with size 16 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21704
Warning (10230): Verilog HDL assignment warning at build.v(21716): truncated value with size 16 to match size of target (5) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21716
Warning (10230): Verilog HDL assignment warning at build.v(21722): truncated value with size 16 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21722
Warning (10230): Verilog HDL assignment warning at build.v(21728): truncated value with size 16 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21728
Warning (10230): Verilog HDL assignment warning at build.v(21734): truncated value with size 16 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21734
Warning (10230): Verilog HDL assignment warning at build.v(21740): truncated value with size 16 to match size of target (1) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21740
Warning (10230): Verilog HDL assignment warning at build.v(21752): truncated value with size 16 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21752
Warning (10230): Verilog HDL assignment warning at build.v(21758): truncated value with size 16 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21758
Warning (10230): Verilog HDL assignment warning at build.v(21770): truncated value with size 16 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21770
Warning (10230): Verilog HDL assignment warning at build.v(21776): truncated value with size 16 to match size of target (1) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21776
Warning (10230): Verilog HDL assignment warning at build.v(21782): truncated value with size 16 to match size of target (4) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21782
Warning (10230): Verilog HDL assignment warning at build.v(21788): truncated value with size 16 to match size of target (7) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21788
Warning (10230): Verilog HDL assignment warning at build.v(21794): truncated value with size 16 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21794
Warning (10230): Verilog HDL assignment warning at build.v(21800): truncated value with size 16 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21800
Warning (10230): Verilog HDL assignment warning at build.v(21806): truncated value with size 16 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21806
Warning (10230): Verilog HDL assignment warning at build.v(21812): truncated value with size 16 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21812
Warning (10230): Verilog HDL assignment warning at build.v(21818): truncated value with size 16 to match size of target (4) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21818
Warning (10230): Verilog HDL assignment warning at build.v(21824): truncated value with size 16 to match size of target (3) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21824
Warning (10230): Verilog HDL assignment warning at build.v(21830): truncated value with size 16 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21830
Warning (10230): Verilog HDL assignment warning at build.v(21848): truncated value with size 16 to match size of target (3) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21848
Warning (10230): Verilog HDL assignment warning at build.v(21854): truncated value with size 16 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21854
Warning (10230): Verilog HDL assignment warning at build.v(21892): truncated value with size 16 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21892
Warning (10230): Verilog HDL assignment warning at build.v(21899): truncated value with size 16 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21899
Warning (10230): Verilog HDL assignment warning at build.v(21906): truncated value with size 16 to match size of target (3) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21906
Warning (10230): Verilog HDL assignment warning at build.v(21913): truncated value with size 16 to match size of target (3) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21913
Warning (10230): Verilog HDL assignment warning at build.v(21996): truncated value with size 32 to match size of target (3) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 21996
Info (12128): Elaborating entity "reset_conditioner" for hierarchy "M_main:__main|reset_conditioner:_vga_rstcond" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20160
Warning (10230): Verilog HDL assignment warning at build.v(294): truncated value with size 32 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 294
Info (12128): Elaborating entity "de10nano_clk_100_25" for hierarchy "M_main:__main|de10nano_clk_100_25:_clk_gen" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20168
Info (12128): Elaborating entity "altera_pll" for hierarchy "M_main:__main|de10nano_clk_100_25:_clk_gen|altera_pll:altera_pll_i" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 277
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "M_main:__main|de10nano_clk_100_25:_clk_gen|altera_pll:altera_pll_i" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 277
Info (12133): Instantiated megafunction "M_main:__main|de10nano_clk_100_25:_clk_gen|altera_pll:altera_pll_i" with the following parameter: File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 277
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "M_pulse1hz" for hierarchy "M_main:__main|M_pulse1hz:p1hz" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20176
Warning (10230): Verilog HDL assignment warning at build.v(14834): truncated value with size 32 to match size of target (16) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14834
Info (12128): Elaborating entity "M_pulse1khz" for hierarchy "M_main:__main|M_pulse1khz:sleepTimer" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20193
Warning (10230): Verilog HDL assignment warning at build.v(14920): truncated value with size 32 to match size of target (16) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14920
Info (12128): Elaborating entity "M_uart_sender" for hierarchy "M_main:__main|M_uart_sender:usend" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20216
Warning (10230): Verilog HDL assignment warning at build.v(583): truncated value with size 32 to match size of target (10) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 583
Info (12128): Elaborating entity "M_uart_receiver" for hierarchy "M_main:__main|M_uart_receiver:urecv" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20226
Warning (10230): Verilog HDL assignment warning at build.v(710): truncated value with size 32 to match size of target (4) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 710
Warning (10230): Verilog HDL assignment warning at build.v(726): truncated value with size 32 to match size of target (10) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 726
Info (12128): Elaborating entity "M_vga" for hierarchy "M_main:__main|M_vga:vga_driver" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20238
Warning (10230): Verilog HDL assignment warning at build.v(457): truncated value with size 32 to match size of target (10) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 457
Warning (10230): Verilog HDL assignment warning at build.v(458): truncated value with size 32 to match size of target (10) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 458
Warning (10230): Verilog HDL assignment warning at build.v(471): truncated value with size 32 to match size of target (10) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 471
Warning (10230): Verilog HDL assignment warning at build.v(479): truncated value with size 32 to match size of target (10) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 479
Info (12128): Elaborating entity "M_background" for hierarchy "M_main:__main|M_background:background_generator" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20256
Warning (10036): Verilog HDL or VHDL warning at build.v(11288): object "_t_background_mode" assigned a value but never read File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11288
Info (12128): Elaborating entity "M_sprite_layer" for hierarchy "M_main:__main|M_sprite_layer:lower_sprites" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20291
Warning (10230): Verilog HDL assignment warning at build.v(12398): truncated value with size 32 to match size of target (1) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12398
Warning (10230): Verilog HDL assignment warning at build.v(12399): truncated value with size 32 to match size of target (1) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12399
Warning (10230): Verilog HDL assignment warning at build.v(12400): truncated value with size 32 to match size of target (1) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12400
Warning (10230): Verilog HDL assignment warning at build.v(12401): truncated value with size 32 to match size of target (1) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12401
Warning (10230): Verilog HDL assignment warning at build.v(12402): truncated value with size 32 to match size of target (1) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12402
Warning (10230): Verilog HDL assignment warning at build.v(12403): truncated value with size 32 to match size of target (1) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12403
Warning (10230): Verilog HDL assignment warning at build.v(12404): truncated value with size 32 to match size of target (1) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12404
Warning (10230): Verilog HDL assignment warning at build.v(12405): truncated value with size 32 to match size of target (1) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12405
Warning (10230): Verilog HDL assignment warning at build.v(12501): truncated value with size 32 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12501
Warning (10230): Verilog HDL assignment warning at build.v(12506): truncated value with size 32 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12506
Warning (10230): Verilog HDL assignment warning at build.v(12511): truncated value with size 32 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12511
Warning (10230): Verilog HDL assignment warning at build.v(12516): truncated value with size 32 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12516
Warning (10230): Verilog HDL assignment warning at build.v(12521): truncated value with size 32 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12521
Warning (10230): Verilog HDL assignment warning at build.v(12526): truncated value with size 32 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12526
Warning (10230): Verilog HDL assignment warning at build.v(12531): truncated value with size 32 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12531
Warning (10230): Verilog HDL assignment warning at build.v(12536): truncated value with size 32 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12536
Warning (10230): Verilog HDL assignment warning at build.v(12594): truncated value with size 32 to match size of target (2) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12594
Warning (10230): Verilog HDL assignment warning at build.v(12611): truncated value with size 32 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12611
Warning (10230): Verilog HDL assignment warning at build.v(12634): truncated value with size 32 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12634
Info (12128): Elaborating entity "M_sprite_layer_mem_sprite_0_tiles" for hierarchy "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12310
Info (12128): Elaborating entity "M_sprite_layer_mem_sprite_1_tiles" for hierarchy "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12322
Info (12128): Elaborating entity "M_sprite_layer_mem_sprite_2_tiles" for hierarchy "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12334
Info (12128): Elaborating entity "M_sprite_layer_mem_sprite_3_tiles" for hierarchy "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12346
Info (12128): Elaborating entity "M_sprite_layer_mem_sprite_4_tiles" for hierarchy "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12358
Info (12128): Elaborating entity "M_sprite_layer_mem_sprite_5_tiles" for hierarchy "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12370
Info (12128): Elaborating entity "M_sprite_layer_mem_sprite_6_tiles" for hierarchy "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12382
Info (12128): Elaborating entity "M_sprite_layer_mem_sprite_7_tiles" for hierarchy "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 12394
Info (12128): Elaborating entity "M_gpu" for hierarchy "M_main:__main|M_gpu:gpu_processor" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20311
Warning (10230): Verilog HDL assignment warning at build.v(10888): truncated value with size 32 to match size of target (12) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10888
Warning (10230): Verilog HDL assignment warning at build.v(10890): truncated value with size 32 to match size of target (12) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10890
Warning (10230): Verilog HDL assignment warning at build.v(10941): truncated value with size 8 to match size of target (7) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10941
Warning (10230): Verilog HDL assignment warning at build.v(10948): truncated value with size 8 to match size of target (7) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10948
Warning (10230): Verilog HDL assignment warning at build.v(10949): truncated value with size 32 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10949
Warning (10230): Verilog HDL assignment warning at build.v(10950): truncated value with size 32 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10950
Warning (10230): Verilog HDL assignment warning at build.v(10951): truncated value with size 32 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10951
Warning (10230): Verilog HDL assignment warning at build.v(10952): truncated value with size 32 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10952
Warning (10230): Verilog HDL assignment warning at build.v(10953): truncated value with size 32 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10953
Warning (10230): Verilog HDL assignment warning at build.v(10960): truncated value with size 16 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10960
Warning (10230): Verilog HDL assignment warning at build.v(10961): truncated value with size 16 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10961
Warning (10230): Verilog HDL assignment warning at build.v(10962): truncated value with size 16 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10962
Warning (10230): Verilog HDL assignment warning at build.v(10963): truncated value with size 16 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10963
Warning (10230): Verilog HDL assignment warning at build.v(10965): truncated value with size 32 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10965
Warning (10230): Verilog HDL assignment warning at build.v(10967): truncated value with size 8 to match size of target (7) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10967
Warning (10230): Verilog HDL assignment warning at build.v(10974): truncated value with size 8 to match size of target (7) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10974
Warning (10230): Verilog HDL assignment warning at build.v(10976): truncated value with size 16 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10976
Warning (10230): Verilog HDL assignment warning at build.v(10979): truncated value with size 32 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10979
Warning (10230): Verilog HDL assignment warning at build.v(10986): truncated value with size 8 to match size of target (7) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10986
Warning (10230): Verilog HDL assignment warning at build.v(10993): truncated value with size 16 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10993
Warning (10230): Verilog HDL assignment warning at build.v(11006): truncated value with size 16 to match size of target (3) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11006
Warning (10230): Verilog HDL assignment warning at build.v(11027): truncated value with size 32 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11027
Warning (10230): Verilog HDL assignment warning at build.v(11028): truncated value with size 32 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11028
Warning (10230): Verilog HDL assignment warning at build.v(11079): truncated value with size 32 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11079
Warning (10230): Verilog HDL assignment warning at build.v(11163): truncated value with size 32 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11163
Warning (10230): Verilog HDL assignment warning at build.v(11167): truncated value with size 32 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11167
Warning (10230): Verilog HDL assignment warning at build.v(11168): truncated value with size 32 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11168
Warning (10230): Verilog HDL assignment warning at build.v(11173): truncated value with size 32 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11173
Warning (10764): Verilog HDL warning at build.v(11197): converting signed shift amount to unsigned File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11197
Warning (10230): Verilog HDL assignment warning at build.v(11210): truncated value with size 32 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11210
Warning (10230): Verilog HDL assignment warning at build.v(11211): truncated value with size 32 to match size of target (11) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 11211
Info (12128): Elaborating entity "M_gpu_mem_blit1tilemap" for hierarchy "M_main:__main|M_gpu:gpu_processor|M_gpu_mem_blit1tilemap:__mem__blit1tilemap" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10852
Info (12128): Elaborating entity "M_bitmap" for hierarchy "M_main:__main|M_bitmap:bitmap_window" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20333
Warning (10230): Verilog HDL assignment warning at build.v(10506): truncated value with size 32 to match size of target (19) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10506
Warning (10230): Verilog HDL assignment warning at build.v(10508): truncated value with size 32 to match size of target (19) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10508
Warning (10230): Verilog HDL assignment warning at build.v(10510): truncated value with size 32 to match size of target (19) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10510
Warning (10230): Verilog HDL assignment warning at build.v(10512): truncated value with size 32 to match size of target (19) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10512
Warning (10230): Verilog HDL assignment warning at build.v(10514): truncated value with size 32 to match size of target (19) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10514
Warning (10230): Verilog HDL assignment warning at build.v(10517): truncated value with size 32 to match size of target (19) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10517
Warning (10230): Verilog HDL assignment warning at build.v(10520): truncated value with size 32 to match size of target (19) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10520
Warning (10230): Verilog HDL assignment warning at build.v(10523): truncated value with size 32 to match size of target (19) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10523
Warning (10270): Verilog HDL Case Statement warning at build.v(10527): incomplete case statement has no default case item File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10527
Info (10264): Verilog HDL Case Statement information at build.v(10527): all case item expressions in this case statement are onehot File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10527
Info (12128): Elaborating entity "M_bitmap_mem_bitmap_A" for hierarchy "M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_A:__mem__bitmap_A" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10438
Info (12128): Elaborating entity "M_bitmap_mem_bitmap_R" for hierarchy "M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_R:__mem__bitmap_R" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10450
Info (12128): Elaborating entity "M_bitmap_mem_bitmap_G" for hierarchy "M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_G:__mem__bitmap_G" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10462
Info (12128): Elaborating entity "M_bitmap_mem_bitmap_B" for hierarchy "M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_B:__mem__bitmap_B" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10474
Info (12128): Elaborating entity "M_character_map" for hierarchy "M_main:__main|M_character_map:character_map_window" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20388
Warning (10230): Verilog HDL assignment warning at build.v(9961): truncated value with size 32 to match size of target (1) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 9961
Warning (10230): Verilog HDL assignment warning at build.v(9962): truncated value with size 32 to match size of target (4) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 9962
Warning (10230): Verilog HDL assignment warning at build.v(9963): truncated value with size 32 to match size of target (12) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 9963
Warning (10230): Verilog HDL assignment warning at build.v(9964): truncated value with size 32 to match size of target (3) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 9964
Warning (10230): Verilog HDL assignment warning at build.v(9965): truncated value with size 32 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 9965
Warning (10230): Verilog HDL assignment warning at build.v(9997): truncated value with size 32 to match size of target (12) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 9997
Warning (10230): Verilog HDL assignment warning at build.v(9999): truncated value with size 32 to match size of target (12) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 9999
Warning (10230): Verilog HDL assignment warning at build.v(10001): truncated value with size 32 to match size of target (12) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10001
Warning (10230): Verilog HDL assignment warning at build.v(10024): truncated value with size 32 to match size of target (5) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10024
Warning (10230): Verilog HDL assignment warning at build.v(10030): truncated value with size 32 to match size of target (7) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10030
Info (10264): Verilog HDL Case Statement information at build.v(10004): all case item expressions in this case statement are onehot File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 10004
Info (12128): Elaborating entity "M_character_map_mem_character" for hierarchy "M_main:__main|M_character_map:character_map_window|M_character_map_mem_character:__mem__character" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 9935
Info (12128): Elaborating entity "M_character_map_mem_foreground" for hierarchy "M_main:__main|M_character_map:character_map_window|M_character_map_mem_foreground:__mem__foreground" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 9947
Info (12128): Elaborating entity "M_character_map_mem_background" for hierarchy "M_main:__main|M_character_map:character_map_window|M_character_map_mem_background:__mem__background" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 9959
Info (12128): Elaborating entity "M_terminal" for hierarchy "M_main:__main|M_terminal:terminal_window" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20408
Warning (10230): Verilog HDL assignment warning at build.v(2947): truncated value with size 32 to match size of target (1) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 2947
Warning (10230): Verilog HDL assignment warning at build.v(2948): truncated value with size 32 to match size of target (3) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 2948
Warning (10230): Verilog HDL assignment warning at build.v(2949): truncated value with size 32 to match size of target (3) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 2949
Warning (10230): Verilog HDL assignment warning at build.v(2951): truncated value with size 32 to match size of target (10) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 2951
Warning (10230): Verilog HDL assignment warning at build.v(2952): truncated value with size 32 to match size of target (7) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 2952
Warning (10230): Verilog HDL assignment warning at build.v(2974): truncated value with size 32 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 2974
Warning (10230): Verilog HDL assignment warning at build.v(2987): truncated value with size 32 to match size of target (7) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 2987
Warning (10230): Verilog HDL assignment warning at build.v(2991): truncated value with size 32 to match size of target (10) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 2991
Warning (10230): Verilog HDL assignment warning at build.v(3017): truncated value with size 32 to match size of target (10) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 3017
Warning (10230): Verilog HDL assignment warning at build.v(3030): truncated value with size 32 to match size of target (7) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 3030
Warning (10230): Verilog HDL assignment warning at build.v(3057): truncated value with size 32 to match size of target (10) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 3057
Warning (10230): Verilog HDL assignment warning at build.v(3075): truncated value with size 10 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 3075
Warning (10230): Verilog HDL assignment warning at build.v(3077): truncated value with size 32 to match size of target (10) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 3077
Warning (10230): Verilog HDL assignment warning at build.v(3095): truncated value with size 32 to match size of target (10) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 3095
Warning (10230): Verilog HDL assignment warning at build.v(3137): truncated value with size 32 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 3137
Warning (10230): Verilog HDL assignment warning at build.v(3138): truncated value with size 32 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 3138
Warning (10230): Verilog HDL assignment warning at build.v(3144): truncated value with size 32 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 3144
Warning (10230): Verilog HDL assignment warning at build.v(3145): truncated value with size 32 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 3145
Info (12128): Elaborating entity "M_terminal_mem_terminal" for hierarchy "M_main:__main|M_terminal:terminal_window|M_terminal_mem_terminal:__mem__terminal" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 2945
Info (12128): Elaborating entity "M_multiplex_display" for hierarchy "M_main:__main|M_multiplex_display:display" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20444
Info (12128): Elaborating entity "M_apu" for hierarchy "M_main:__main|M_apu:apu_processor_L" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20456
Warning (10036): Verilog HDL or VHDL warning at build.v(14454): object "_t_milliseconds" assigned a value but never read File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14454
Warning (10230): Verilog HDL assignment warning at build.v(14535): truncated value with size 32 to match size of target (8) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14535
Warning (10230): Verilog HDL assignment warning at build.v(14585): truncated value with size 32 to match size of target (16) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14585
Warning (10230): Verilog HDL assignment warning at build.v(14586): truncated value with size 32 to match size of target (5) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14586
Warning (10230): Verilog HDL assignment warning at build.v(14587): truncated value with size 32 to match size of target (16) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14587
Warning (10230): Verilog HDL assignment warning at build.v(14588): truncated value with size 32 to match size of target (16) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14588
Warning (10230): Verilog HDL assignment warning at build.v(14594): truncated value with size 32 to match size of target (6) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14594
Info (12128): Elaborating entity "M_apu_mem_waveformtable" for hierarchy "M_main:__main|M_apu:apu_processor_L|M_apu_mem_waveformtable:__mem__waveformtable" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14512
Warning (10030): Net "buffer.data_a" at build.v(14180) has no driver or initial value, using a default initial value '0' File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14180
Warning (10030): Net "buffer.waddr_a" at build.v(14180) has no driver or initial value, using a default initial value '0' File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14180
Warning (10030): Net "buffer.we_a" at build.v(14180) has no driver or initial value, using a default initial value '0' File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14180
Info (12128): Elaborating entity "M_apu_mem_frequencytable" for hierarchy "M_main:__main|M_apu:apu_processor_L|M_apu_mem_frequencytable:__mem__frequencytable" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14517
Warning (10030): Net "buffer.data_a" at build.v(14354) has no driver or initial value, using a default initial value '0' File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14354
Warning (10030): Net "buffer.waddr_a" at build.v(14354) has no driver or initial value, using a default initial value '0' File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14354
Warning (10030): Net "buffer.we_a" at build.v(14354) has no driver or initial value, using a default initial value '0' File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14354
Info (12128): Elaborating entity "M_vectors" for hierarchy "M_main:__main|M_vectors:vector_drawer" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20493
Warning (10230): Verilog HDL assignment warning at build.v(13180): truncated value with size 32 to match size of target (9) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13180
Warning (10230): Verilog HDL assignment warning at build.v(13182): truncated value with size 32 to match size of target (9) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13182
Warning (10230): Verilog HDL assignment warning at build.v(13185): truncated value with size 32 to match size of target (9) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13185
Warning (10230): Verilog HDL assignment warning at build.v(13187): truncated value with size 32 to match size of target (9) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13187
Warning (10230): Verilog HDL assignment warning at build.v(13190): truncated value with size 32 to match size of target (9) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13190
Warning (10230): Verilog HDL assignment warning at build.v(13192): truncated value with size 32 to match size of target (9) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13192
Warning (10230): Verilog HDL assignment warning at build.v(13264): truncated value with size 32 to match size of target (4) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13264
Warning (10230): Verilog HDL assignment warning at build.v(13278): truncated value with size 32 to match size of target (4) File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13278
Info (10264): Verilog HDL Case Statement information at build.v(13238): all case item expressions in this case statement are onehot File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13238
Info (12128): Elaborating entity "M_vectors_mem_A" for hierarchy "M_main:__main|M_vectors:vector_drawer|M_vectors_mem_A:__mem__A" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13123
Info (12128): Elaborating entity "M_vectors_mem_dy" for hierarchy "M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dy:__mem__dy" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13135
Info (12128): Elaborating entity "M_vectors_mem_dx" for hierarchy "M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dx:__mem__dx" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13147
Info (12128): Elaborating entity "M_displaylist" for hierarchy "M_main:__main|M_displaylist:displaylist_drawer" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20525
Warning (10270): Verilog HDL Case Statement warning at build.v(13989): incomplete case statement has no default case item File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13989
Warning (10199): Verilog HDL Case Statement warning at build.v(14096): case item expression never matches the case expression File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14096
Warning (10199): Verilog HDL Case Statement warning at build.v(14114): case item expression never matches the case expression File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 14114
Info (12128): Elaborating entity "M_displaylist_mem_A" for hierarchy "M_main:__main|M_displaylist:displaylist_drawer|M_displaylist_mem_A:__mem__A" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13839
Info (12128): Elaborating entity "M_displaylist_mem_command" for hierarchy "M_main:__main|M_displaylist:displaylist_drawer|M_displaylist_mem_command:__mem__command" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13851
Info (12128): Elaborating entity "M_displaylist_mem_colour" for hierarchy "M_main:__main|M_displaylist:displaylist_drawer|M_displaylist_mem_colour:__mem__colour" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13863
Info (12128): Elaborating entity "M_displaylist_mem_x" for hierarchy "M_main:__main|M_displaylist:displaylist_drawer|M_displaylist_mem_x:__mem__x" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13875
Info (12128): Elaborating entity "M_displaylist_mem_y" for hierarchy "M_main:__main|M_displaylist:displaylist_drawer|M_displaylist_mem_y:__mem__y" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13887
Info (12128): Elaborating entity "M_displaylist_mem_p0" for hierarchy "M_main:__main|M_displaylist:displaylist_drawer|M_displaylist_mem_p0:__mem__p0" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13899
Info (12128): Elaborating entity "M_displaylist_mem_p1" for hierarchy "M_main:__main|M_displaylist:displaylist_drawer|M_displaylist_mem_p1:__mem__p1" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 13911
Info (12128): Elaborating entity "M_main_mem_dstack" for hierarchy "M_main:__main|M_main_mem_dstack:__mem__dstack" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20533
Info (12128): Elaborating entity "M_main_mem_rstack" for hierarchy "M_main:__main|M_main_mem_rstack:__mem__rstack" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20540
Info (12128): Elaborating entity "M_main_mem_ram_0" for hierarchy "M_main:__main|M_main_mem_ram_0:__mem__ram_0" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20552
Info (12128): Elaborating entity "M_main_mem_ram_1" for hierarchy "M_main:__main|M_main_mem_ram_1:__mem__ram_1" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20564
Info (12128): Elaborating entity "M_main_mem_uartInBuffer" for hierarchy "M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20576
Info (12128): Elaborating entity "M_main_mem_uartOutBuffer" for hierarchy "M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer" File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 20588
Warning (276020): Inferred RAM node "M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer" is uninferred due to asynchronous read logic File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/build.v Line: 19493
Info (19000): Inferred 34 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_main_mem_ram_1:__mem__ram_1|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_main_mem_ram_0:__mem__ram_0|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/build.ram0_M_main_mem_ram_0_2d127f5e.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_main_mem_rstack:__mem__rstack|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_main_mem_dstack:__mem__dstack|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dx:__mem__dx|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 6
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dy:__mem__dy|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 6
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_vectors:vector_drawer|M_vectors_mem_A:__mem__A|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_terminal:terminal_window|M_terminal_mem_terminal:__mem__terminal|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_character_map:character_map_window|M_character_map_mem_background:__mem__background|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 2400
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 2400
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/build.ram0_M_character_map_mem_background_9619834.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_character_map:character_map_window|M_character_map_mem_foreground:__mem__foreground|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 2400
        Info (286033): Parameter WIDTH_B set to 6
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 2400
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_character_map:character_map_window|M_character_map_mem_character:__mem__character|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 2400
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 2400
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_B:__mem__bitmap_B|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 19
        Info (286033): Parameter NUMWORDS_A set to 307200
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 19
        Info (286033): Parameter NUMWORDS_B set to 307200
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_G:__mem__bitmap_G|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 19
        Info (286033): Parameter NUMWORDS_A set to 307200
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 19
        Info (286033): Parameter NUMWORDS_B set to 307200
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_R:__mem__bitmap_R|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 19
        Info (286033): Parameter NUMWORDS_A set to 307200
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 19
        Info (286033): Parameter NUMWORDS_B set to 307200
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_A:__mem__bitmap_A|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 19
        Info (286033): Parameter NUMWORDS_A set to 307200
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 19
        Info (286033): Parameter NUMWORDS_B set to 307200
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_gpu:gpu_processor|M_gpu_mem_blit1tilemap:__mem__blit1tilemap|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_6_tiles:__mem__sprite_6_tiles|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_5_tiles:__mem__sprite_5_tiles|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_4_tiles:__mem__sprite_4_tiles|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_3_tiles:__mem__sprite_3_tiles|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_2_tiles:__mem__sprite_2_tiles|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_1_tiles:__mem__sprite_1_tiles|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M_main:__main|M_sprite_layer:lower_sprites|M_sprite_layer_mem_sprite_0_tiles:__mem__sprite_0_tiles|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "M_main:__main|M_main_mem_uartOutBuffer:__mem__uartOutBuffer|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i3n1.tdf
    Info (12023): Found entity 1: altsyncram_i3n1 File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_i3n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "M_main:__main|M_main_mem_uartInBuffer:__mem__uartInBuffer|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s9n1.tdf
    Info (12023): Found entity 1: altsyncram_s9n1 File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_s9n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "M_main:__main|M_main_mem_ram_1:__mem__ram_1|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "M_main:__main|M_main_mem_ram_1:__mem__ram_1|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6ti1.tdf
    Info (12023): Found entity 1: altsyncram_6ti1 File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_6ti1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "M_main:__main|M_main_mem_ram_0:__mem__ram_0|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "M_main:__main|M_main_mem_ram_0:__mem__ram_0|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/build.ram0_M_main_mem_ram_0_2d127f5e.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5662.tdf
    Info (12023): Found entity 1: altsyncram_5662 File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_5662.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/build.ram0_M_main_mem_ram_0_2d127f5e.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/build.ram0_M_main_mem_ram_0_2d127f5e.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "M_main:__main|M_main_mem_rstack:__mem__rstack|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "M_main:__main|M_main_mem_rstack:__mem__rstack|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o6n1.tdf
    Info (12023): Found entity 1: altsyncram_o6n1 File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_o6n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dx:__mem__dx|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "M_main:__main|M_vectors:vector_drawer|M_vectors_mem_dx:__mem__dx|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e3n1.tdf
    Info (12023): Found entity 1: altsyncram_e3n1 File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_e3n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "M_main:__main|M_vectors:vector_drawer|M_vectors_mem_A:__mem__A|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "M_main:__main|M_vectors:vector_drawer|M_vectors_mem_A:__mem__A|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_43n1.tdf
    Info (12023): Found entity 1: altsyncram_43n1 File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_43n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "M_main:__main|M_terminal:terminal_window|M_terminal_mem_terminal:__mem__terminal|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "M_main:__main|M_terminal:terminal_window|M_terminal_mem_terminal:__mem__terminal|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "640"
    Info (12134): Parameter "NUMWORDS_B" = "640"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sn02.tdf
    Info (12023): Found entity 1: altsyncram_sn02 File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_sn02.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "M_main:__main|M_character_map:character_map_window|M_character_map_mem_background:__mem__background|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "M_main:__main|M_character_map:character_map_window|M_character_map_mem_background:__mem__background|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "2400"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "2400"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/build.ram0_M_character_map_mem_background_9619834.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gqt1.tdf
    Info (12023): Found entity 1: altsyncram_gqt1 File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_gqt1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "M_main:__main|M_character_map:character_map_window|M_character_map_mem_foreground:__mem__foreground|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "M_main:__main|M_character_map:character_map_window|M_character_map_mem_foreground:__mem__foreground|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "2400"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "2400"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u8n1.tdf
    Info (12023): Found entity 1: altsyncram_u8n1 File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_u8n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "M_main:__main|M_character_map:character_map_window|M_character_map_mem_character:__mem__character|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "M_main:__main|M_character_map:character_map_window|M_character_map_mem_character:__mem__character|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "2400"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "2400"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_29n1.tdf
    Info (12023): Found entity 1: altsyncram_29n1 File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_29n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "M_main:__main|M_sprite_layer:upper_sprites|M_sprite_layer_mem_sprite_7_tiles:__mem__sprite_7_tiles|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f3n1.tdf
    Info (12023): Found entity 1: altsyncram_f3n1 File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_f3n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_B:__mem__bitmap_B|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_B:__mem__bitmap_B|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "19"
    Info (12134): Parameter "NUMWORDS_A" = "307200"
    Info (12134): Parameter "WIDTH_B" = "2"
    Info (12134): Parameter "WIDTHAD_B" = "19"
    Info (12134): Parameter "NUMWORDS_B" = "307200"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gfn1.tdf
    Info (12023): Found entity 1: altsyncram_gfn1 File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_gfn1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3na.tdf
    Info (12023): Found entity 1: decode_3na File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/decode_3na.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dhb.tdf
    Info (12023): Found entity 1: mux_dhb File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/mux_dhb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_A:__mem__bitmap_A|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "M_main:__main|M_bitmap:bitmap_window|M_bitmap_mem_bitmap_A:__mem__bitmap_A|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "19"
    Info (12134): Parameter "NUMWORDS_A" = "307200"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "19"
    Info (12134): Parameter "NUMWORDS_B" = "307200"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_efn1.tdf
    Info (12023): Found entity 1: altsyncram_efn1 File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_efn1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/mux_chb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "M_main:__main|M_gpu:gpu_processor|M_gpu_mem_blit1tilemap:__mem__blit1tilemap|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "M_main:__main|M_gpu:gpu_processor|M_gpu_mem_blit1tilemap:__mem__blit1tilemap|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qcn1.tdf
    Info (12023): Found entity 1: altsyncram_qcn1 File: /home/rob/Development/github/Silice-Playground/j1eforth/DE10NANO-ULX3S/DE10NANO/BUILD_de10nano/db/altsyncram_qcn1.tdf Line: 28
Warning (12241): 21 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 76 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 4 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: OUTCLK port on the PLL is not properly connected on instance M_main:__main|de10nano_clk_100_25:_clk_gen|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 10823 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 10125 logic cells
    Info (21064): Implemented 660 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 223 warnings
    Info: Peak virtual memory: 605 megabytes
    Info: Processing ended: Sat Oct 17 17:48:27 2020
    Info: Elapsed time: 00:01:35
    Info: Total CPU time (on all processors): 00:01:49


