ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB132:
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l4xx_hal_msp.c **** 
  25:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_hal_msp.c **** 
  27:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32l4xx_hal_msp.c **** 
  30:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** 
  32:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32l4xx_hal_msp.c **** 
  35:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32l4xx_hal_msp.c **** 
  37:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32l4xx_hal_msp.c **** 
  40:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32l4xx_hal_msp.c **** 
  42:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32l4xx_hal_msp.c **** 
  45:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32l4xx_hal_msp.c **** 
  47:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32l4xx_hal_msp.c **** 
  50:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32l4xx_hal_msp.c **** 
  52:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32l4xx_hal_msp.c **** 
  55:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32l4xx_hal_msp.c **** 
  57:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32l4xx_hal_msp.c **** 
  59:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32l4xx_hal_msp.c **** /**
  61:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32l4xx_hal_msp.c ****   */
  63:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32l4xx_hal_msp.c **** 
  67:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32l4xx_hal_msp.c **** 
  69:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 69 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 69 3 view .LVU2
  39              		.loc 1 69 3 view .LVU3
  40 0002 0A4B     		ldr	r3, .L3
  41 0004 1A6E     		ldr	r2, [r3, #96]
  42 0006 42F00102 		orr	r2, r2, #1
  43 000a 1A66     		str	r2, [r3, #96]
  44              		.loc 1 69 3 view .LVU4
  45 000c 1A6E     		ldr	r2, [r3, #96]
  46 000e 02F00102 		and	r2, r2, #1
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 3


  47 0012 0092     		str	r2, [sp]
  48              		.loc 1 69 3 view .LVU5
  49 0014 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 70 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 70 3 view .LVU8
  55              		.loc 1 70 3 view .LVU9
  56 0016 9A6D     		ldr	r2, [r3, #88]
  57 0018 42F08052 		orr	r2, r2, #268435456
  58 001c 9A65     		str	r2, [r3, #88]
  59              		.loc 1 70 3 view .LVU10
  60 001e 9B6D     		ldr	r3, [r3, #88]
  61 0020 03F08053 		and	r3, r3, #268435456
  62 0024 0193     		str	r3, [sp, #4]
  63              		.loc 1 70 3 view .LVU11
  64 0026 019B     		ldr	r3, [sp, #4]
  65              	.LBE3:
  66              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32l4xx_hal_msp.c **** 
  72:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32l4xx_hal_msp.c **** 
  74:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32l4xx_hal_msp.c **** 
  76:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32l4xx_hal_msp.c **** }
  67              		.loc 1 77 1 is_stmt 0 view .LVU13
  68 0028 02B0     		add	sp, sp, #8
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE132:
  79              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_I2C_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_I2C_MspInit:
  87              	.LVL0:
  88              	.LFB133:
  78:Core/Src/stm32l4xx_hal_msp.c **** 
  79:Core/Src/stm32l4xx_hal_msp.c **** /**
  80:Core/Src/stm32l4xx_hal_msp.c **** * @brief I2C MSP Initialization
  81:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32l4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  83:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32l4xx_hal_msp.c **** */
  85:Core/Src/stm32l4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  86:Core/Src/stm32l4xx_hal_msp.c **** {
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 4


  89              		.loc 1 86 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 112
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 86 1 is_stmt 0 view .LVU15
  94 0000 10B5     		push	{r4, lr}
  95              		.cfi_def_cfa_offset 8
  96              		.cfi_offset 4, -8
  97              		.cfi_offset 14, -4
  98 0002 9CB0     		sub	sp, sp, #112
  99              		.cfi_def_cfa_offset 120
 100 0004 0446     		mov	r4, r0
  87:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 101              		.loc 1 87 3 is_stmt 1 view .LVU16
 102              		.loc 1 87 20 is_stmt 0 view .LVU17
 103 0006 0021     		movs	r1, #0
 104 0008 1791     		str	r1, [sp, #92]
 105 000a 1891     		str	r1, [sp, #96]
 106 000c 1991     		str	r1, [sp, #100]
 107 000e 1A91     		str	r1, [sp, #104]
 108 0010 1B91     		str	r1, [sp, #108]
  88:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 109              		.loc 1 88 3 is_stmt 1 view .LVU18
 110              		.loc 1 88 28 is_stmt 0 view .LVU19
 111 0012 5422     		movs	r2, #84
 112 0014 02A8     		add	r0, sp, #8
 113              	.LVL1:
 114              		.loc 1 88 28 view .LVU20
 115 0016 FFF7FEFF 		bl	memset
 116              	.LVL2:
  89:Core/Src/stm32l4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 117              		.loc 1 89 3 is_stmt 1 view .LVU21
 118              		.loc 1 89 10 is_stmt 0 view .LVU22
 119 001a 2268     		ldr	r2, [r4]
 120              		.loc 1 89 5 view .LVU23
 121 001c 184B     		ldr	r3, .L11
 122 001e 9A42     		cmp	r2, r3
 123 0020 01D0     		beq	.L9
 124              	.LVL3:
 125              	.L5:
  90:Core/Src/stm32l4xx_hal_msp.c ****   {
  91:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  92:Core/Src/stm32l4xx_hal_msp.c **** 
  93:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
  94:Core/Src/stm32l4xx_hal_msp.c **** 
  95:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
  96:Core/Src/stm32l4xx_hal_msp.c ****   */
  97:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
  98:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
  99:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 100:Core/Src/stm32l4xx_hal_msp.c ****     {
 101:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 102:Core/Src/stm32l4xx_hal_msp.c ****     }
 103:Core/Src/stm32l4xx_hal_msp.c **** 
 104:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 105:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 106:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> I2C1_SCL
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 5


 107:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> I2C1_SDA
 108:Core/Src/stm32l4xx_hal_msp.c ****     */
 109:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 110:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 111:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 112:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 114:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 115:Core/Src/stm32l4xx_hal_msp.c **** 
 116:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 117:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 118:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 119:Core/Src/stm32l4xx_hal_msp.c **** 
 120:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 121:Core/Src/stm32l4xx_hal_msp.c ****   }
 122:Core/Src/stm32l4xx_hal_msp.c **** 
 123:Core/Src/stm32l4xx_hal_msp.c **** }
 126              		.loc 1 123 1 view .LVU24
 127 0022 1CB0     		add	sp, sp, #112
 128              		.cfi_remember_state
 129              		.cfi_def_cfa_offset 8
 130              		@ sp needed
 131 0024 10BD     		pop	{r4, pc}
 132              	.LVL4:
 133              	.L9:
 134              		.cfi_restore_state
  97:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 135              		.loc 1 97 5 is_stmt 1 view .LVU25
  97:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 136              		.loc 1 97 40 is_stmt 0 view .LVU26
 137 0026 4023     		movs	r3, #64
 138 0028 0293     		str	r3, [sp, #8]
  98:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 139              		.loc 1 98 5 is_stmt 1 view .LVU27
  99:Core/Src/stm32l4xx_hal_msp.c ****     {
 140              		.loc 1 99 5 view .LVU28
  99:Core/Src/stm32l4xx_hal_msp.c ****     {
 141              		.loc 1 99 9 is_stmt 0 view .LVU29
 142 002a 02A8     		add	r0, sp, #8
 143 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 144              	.LVL5:
  99:Core/Src/stm32l4xx_hal_msp.c ****     {
 145              		.loc 1 99 8 discriminator 1 view .LVU30
 146 0030 18BB     		cbnz	r0, .L10
 147              	.L7:
 104:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 148              		.loc 1 104 5 is_stmt 1 view .LVU31
 149              	.LBB4:
 104:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 150              		.loc 1 104 5 view .LVU32
 104:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 151              		.loc 1 104 5 view .LVU33
 152 0032 144C     		ldr	r4, .L11+4
 153              	.LVL6:
 104:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 154              		.loc 1 104 5 is_stmt 0 view .LVU34
 155 0034 E36C     		ldr	r3, [r4, #76]
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 6


 156 0036 43F00103 		orr	r3, r3, #1
 157 003a E364     		str	r3, [r4, #76]
 104:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 158              		.loc 1 104 5 is_stmt 1 view .LVU35
 159 003c E36C     		ldr	r3, [r4, #76]
 160 003e 03F00103 		and	r3, r3, #1
 161 0042 0093     		str	r3, [sp]
 104:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 162              		.loc 1 104 5 view .LVU36
 163 0044 009B     		ldr	r3, [sp]
 164              	.LBE4:
 104:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 165              		.loc 1 104 5 view .LVU37
 109:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 166              		.loc 1 109 5 view .LVU38
 109:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 167              		.loc 1 109 25 is_stmt 0 view .LVU39
 168 0046 4FF4C063 		mov	r3, #1536
 169 004a 1793     		str	r3, [sp, #92]
 110:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 110 5 is_stmt 1 view .LVU40
 110:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 171              		.loc 1 110 26 is_stmt 0 view .LVU41
 172 004c 1223     		movs	r3, #18
 173 004e 1893     		str	r3, [sp, #96]
 111:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 174              		.loc 1 111 5 is_stmt 1 view .LVU42
 111:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 175              		.loc 1 111 26 is_stmt 0 view .LVU43
 176 0050 0023     		movs	r3, #0
 177 0052 1993     		str	r3, [sp, #100]
 112:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 178              		.loc 1 112 5 is_stmt 1 view .LVU44
 112:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 179              		.loc 1 112 27 is_stmt 0 view .LVU45
 180 0054 0323     		movs	r3, #3
 181 0056 1A93     		str	r3, [sp, #104]
 113:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 182              		.loc 1 113 5 is_stmt 1 view .LVU46
 113:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 183              		.loc 1 113 31 is_stmt 0 view .LVU47
 184 0058 0423     		movs	r3, #4
 185 005a 1B93     		str	r3, [sp, #108]
 114:Core/Src/stm32l4xx_hal_msp.c **** 
 186              		.loc 1 114 5 is_stmt 1 view .LVU48
 187 005c 17A9     		add	r1, sp, #92
 188 005e 4FF09040 		mov	r0, #1207959552
 189 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 190              	.LVL7:
 117:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 191              		.loc 1 117 5 view .LVU49
 192              	.LBB5:
 117:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 193              		.loc 1 117 5 view .LVU50
 117:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 194              		.loc 1 117 5 view .LVU51
 195 0066 A36D     		ldr	r3, [r4, #88]
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 7


 196 0068 43F40013 		orr	r3, r3, #2097152
 197 006c A365     		str	r3, [r4, #88]
 117:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 198              		.loc 1 117 5 view .LVU52
 199 006e A36D     		ldr	r3, [r4, #88]
 200 0070 03F40013 		and	r3, r3, #2097152
 201 0074 0193     		str	r3, [sp, #4]
 117:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 202              		.loc 1 117 5 view .LVU53
 203 0076 019B     		ldr	r3, [sp, #4]
 204              	.LBE5:
 117:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 205              		.loc 1 117 5 discriminator 1 view .LVU54
 206              		.loc 1 123 1 is_stmt 0 view .LVU55
 207 0078 D3E7     		b	.L5
 208              	.LVL8:
 209              	.L10:
 101:Core/Src/stm32l4xx_hal_msp.c ****     }
 210              		.loc 1 101 7 is_stmt 1 view .LVU56
 211 007a FFF7FEFF 		bl	Error_Handler
 212              	.LVL9:
 213 007e D8E7     		b	.L7
 214              	.L12:
 215              		.align	2
 216              	.L11:
 217 0080 00540040 		.word	1073763328
 218 0084 00100240 		.word	1073876992
 219              		.cfi_endproc
 220              	.LFE133:
 222              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 223              		.align	1
 224              		.global	HAL_I2C_MspDeInit
 225              		.syntax unified
 226              		.thumb
 227              		.thumb_func
 229              	HAL_I2C_MspDeInit:
 230              	.LVL10:
 231              	.LFB134:
 124:Core/Src/stm32l4xx_hal_msp.c **** 
 125:Core/Src/stm32l4xx_hal_msp.c **** /**
 126:Core/Src/stm32l4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 127:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 128:Core/Src/stm32l4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 129:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 130:Core/Src/stm32l4xx_hal_msp.c **** */
 131:Core/Src/stm32l4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 132:Core/Src/stm32l4xx_hal_msp.c **** {
 232              		.loc 1 132 1 view -0
 233              		.cfi_startproc
 234              		@ args = 0, pretend = 0, frame = 0
 235              		@ frame_needed = 0, uses_anonymous_args = 0
 236              		.loc 1 132 1 is_stmt 0 view .LVU58
 237 0000 08B5     		push	{r3, lr}
 238              		.cfi_def_cfa_offset 8
 239              		.cfi_offset 3, -8
 240              		.cfi_offset 14, -4
 133:Core/Src/stm32l4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 8


 241              		.loc 1 133 3 is_stmt 1 view .LVU59
 242              		.loc 1 133 10 is_stmt 0 view .LVU60
 243 0002 0268     		ldr	r2, [r0]
 244              		.loc 1 133 5 view .LVU61
 245 0004 0A4B     		ldr	r3, .L17
 246 0006 9A42     		cmp	r2, r3
 247 0008 00D0     		beq	.L16
 248              	.LVL11:
 249              	.L13:
 134:Core/Src/stm32l4xx_hal_msp.c ****   {
 135:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 136:Core/Src/stm32l4xx_hal_msp.c **** 
 137:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 138:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 139:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 140:Core/Src/stm32l4xx_hal_msp.c **** 
 141:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 142:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> I2C1_SCL
 143:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> I2C1_SDA
 144:Core/Src/stm32l4xx_hal_msp.c ****     */
 145:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9);
 146:Core/Src/stm32l4xx_hal_msp.c **** 
 147:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_10);
 148:Core/Src/stm32l4xx_hal_msp.c **** 
 149:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 150:Core/Src/stm32l4xx_hal_msp.c **** 
 151:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 152:Core/Src/stm32l4xx_hal_msp.c ****   }
 153:Core/Src/stm32l4xx_hal_msp.c **** 
 154:Core/Src/stm32l4xx_hal_msp.c **** }
 250              		.loc 1 154 1 view .LVU62
 251 000a 08BD     		pop	{r3, pc}
 252              	.LVL12:
 253              	.L16:
 139:Core/Src/stm32l4xx_hal_msp.c **** 
 254              		.loc 1 139 5 is_stmt 1 view .LVU63
 255 000c 094A     		ldr	r2, .L17+4
 256 000e 936D     		ldr	r3, [r2, #88]
 257 0010 23F40013 		bic	r3, r3, #2097152
 258 0014 9365     		str	r3, [r2, #88]
 145:Core/Src/stm32l4xx_hal_msp.c **** 
 259              		.loc 1 145 5 view .LVU64
 260 0016 4FF40071 		mov	r1, #512
 261 001a 4FF09040 		mov	r0, #1207959552
 262              	.LVL13:
 145:Core/Src/stm32l4xx_hal_msp.c **** 
 263              		.loc 1 145 5 is_stmt 0 view .LVU65
 264 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 265              	.LVL14:
 147:Core/Src/stm32l4xx_hal_msp.c **** 
 266              		.loc 1 147 5 is_stmt 1 view .LVU66
 267 0022 4FF48061 		mov	r1, #1024
 268 0026 4FF09040 		mov	r0, #1207959552
 269 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 270              	.LVL15:
 271              		.loc 1 154 1 is_stmt 0 view .LVU67
 272 002e ECE7     		b	.L13
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 9


 273              	.L18:
 274              		.align	2
 275              	.L17:
 276 0030 00540040 		.word	1073763328
 277 0034 00100240 		.word	1073876992
 278              		.cfi_endproc
 279              	.LFE134:
 281              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 282              		.align	1
 283              		.global	HAL_TIM_Encoder_MspInit
 284              		.syntax unified
 285              		.thumb
 286              		.thumb_func
 288              	HAL_TIM_Encoder_MspInit:
 289              	.LVL16:
 290              	.LFB135:
 155:Core/Src/stm32l4xx_hal_msp.c **** 
 156:Core/Src/stm32l4xx_hal_msp.c **** /**
 157:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Encoder MSP Initialization
 158:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 159:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 160:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 161:Core/Src/stm32l4xx_hal_msp.c **** */
 162:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
 163:Core/Src/stm32l4xx_hal_msp.c **** {
 291              		.loc 1 163 1 is_stmt 1 view -0
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 32
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 295              		.loc 1 163 1 is_stmt 0 view .LVU69
 296 0000 00B5     		push	{lr}
 297              		.cfi_def_cfa_offset 4
 298              		.cfi_offset 14, -4
 299 0002 89B0     		sub	sp, sp, #36
 300              		.cfi_def_cfa_offset 40
 164:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 301              		.loc 1 164 3 is_stmt 1 view .LVU70
 302              		.loc 1 164 20 is_stmt 0 view .LVU71
 303 0004 0023     		movs	r3, #0
 304 0006 0393     		str	r3, [sp, #12]
 305 0008 0493     		str	r3, [sp, #16]
 306 000a 0593     		str	r3, [sp, #20]
 307 000c 0693     		str	r3, [sp, #24]
 308 000e 0793     		str	r3, [sp, #28]
 165:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_encoder->Instance==TIM2)
 309              		.loc 1 165 3 is_stmt 1 view .LVU72
 310              		.loc 1 165 18 is_stmt 0 view .LVU73
 311 0010 0368     		ldr	r3, [r0]
 312              		.loc 1 165 5 view .LVU74
 313 0012 B3F1804F 		cmp	r3, #1073741824
 314 0016 02D0     		beq	.L22
 315              	.LVL17:
 316              	.L19:
 166:Core/Src/stm32l4xx_hal_msp.c ****   {
 167:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 168:Core/Src/stm32l4xx_hal_msp.c **** 
 169:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 10


 170:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 171:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 172:Core/Src/stm32l4xx_hal_msp.c **** 
 173:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 174:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 175:Core/Src/stm32l4xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 176:Core/Src/stm32l4xx_hal_msp.c ****     PA5     ------> TIM2_CH1
 177:Core/Src/stm32l4xx_hal_msp.c ****     */
 178:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 179:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 180:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 181:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 182:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 183:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 184:Core/Src/stm32l4xx_hal_msp.c **** 
 185:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 186:Core/Src/stm32l4xx_hal_msp.c **** 
 187:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 188:Core/Src/stm32l4xx_hal_msp.c ****   }
 189:Core/Src/stm32l4xx_hal_msp.c **** 
 190:Core/Src/stm32l4xx_hal_msp.c **** }
 317              		.loc 1 190 1 view .LVU75
 318 0018 09B0     		add	sp, sp, #36
 319              		.cfi_remember_state
 320              		.cfi_def_cfa_offset 4
 321              		@ sp needed
 322 001a 5DF804FB 		ldr	pc, [sp], #4
 323              	.LVL18:
 324              	.L22:
 325              		.cfi_restore_state
 171:Core/Src/stm32l4xx_hal_msp.c **** 
 326              		.loc 1 171 5 is_stmt 1 view .LVU76
 327              	.LBB6:
 171:Core/Src/stm32l4xx_hal_msp.c **** 
 328              		.loc 1 171 5 view .LVU77
 171:Core/Src/stm32l4xx_hal_msp.c **** 
 329              		.loc 1 171 5 view .LVU78
 330 001e 03F50433 		add	r3, r3, #135168
 331 0022 9A6D     		ldr	r2, [r3, #88]
 332 0024 42F00102 		orr	r2, r2, #1
 333 0028 9A65     		str	r2, [r3, #88]
 171:Core/Src/stm32l4xx_hal_msp.c **** 
 334              		.loc 1 171 5 view .LVU79
 335 002a 9A6D     		ldr	r2, [r3, #88]
 336 002c 02F00102 		and	r2, r2, #1
 337 0030 0192     		str	r2, [sp, #4]
 171:Core/Src/stm32l4xx_hal_msp.c **** 
 338              		.loc 1 171 5 view .LVU80
 339 0032 019A     		ldr	r2, [sp, #4]
 340              	.LBE6:
 171:Core/Src/stm32l4xx_hal_msp.c **** 
 341              		.loc 1 171 5 view .LVU81
 173:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 342              		.loc 1 173 5 view .LVU82
 343              	.LBB7:
 173:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 344              		.loc 1 173 5 view .LVU83
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 11


 173:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 345              		.loc 1 173 5 view .LVU84
 346 0034 DA6C     		ldr	r2, [r3, #76]
 347 0036 42F00102 		orr	r2, r2, #1
 348 003a DA64     		str	r2, [r3, #76]
 173:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 349              		.loc 1 173 5 view .LVU85
 350 003c DB6C     		ldr	r3, [r3, #76]
 351 003e 03F00103 		and	r3, r3, #1
 352 0042 0293     		str	r3, [sp, #8]
 173:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 353              		.loc 1 173 5 view .LVU86
 354 0044 029B     		ldr	r3, [sp, #8]
 355              	.LBE7:
 173:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 356              		.loc 1 173 5 view .LVU87
 178:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 357              		.loc 1 178 5 view .LVU88
 178:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 358              		.loc 1 178 25 is_stmt 0 view .LVU89
 359 0046 2223     		movs	r3, #34
 360 0048 0393     		str	r3, [sp, #12]
 179:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 361              		.loc 1 179 5 is_stmt 1 view .LVU90
 179:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 362              		.loc 1 179 26 is_stmt 0 view .LVU91
 363 004a 0223     		movs	r3, #2
 364 004c 0493     		str	r3, [sp, #16]
 180:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 365              		.loc 1 180 5 is_stmt 1 view .LVU92
 181:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 366              		.loc 1 181 5 view .LVU93
 182:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 367              		.loc 1 182 5 view .LVU94
 182:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 368              		.loc 1 182 31 is_stmt 0 view .LVU95
 369 004e 0123     		movs	r3, #1
 370 0050 0793     		str	r3, [sp, #28]
 183:Core/Src/stm32l4xx_hal_msp.c **** 
 371              		.loc 1 183 5 is_stmt 1 view .LVU96
 372 0052 03A9     		add	r1, sp, #12
 373 0054 4FF09040 		mov	r0, #1207959552
 374              	.LVL19:
 183:Core/Src/stm32l4xx_hal_msp.c **** 
 375              		.loc 1 183 5 is_stmt 0 view .LVU97
 376 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 377              	.LVL20:
 378              		.loc 1 190 1 view .LVU98
 379 005c DCE7     		b	.L19
 380              		.cfi_endproc
 381              	.LFE135:
 383              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 384              		.align	1
 385              		.global	HAL_TIM_Base_MspInit
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 12


 390              	HAL_TIM_Base_MspInit:
 391              	.LVL21:
 392              	.LFB136:
 191:Core/Src/stm32l4xx_hal_msp.c **** 
 192:Core/Src/stm32l4xx_hal_msp.c **** /**
 193:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 194:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 195:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 196:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 197:Core/Src/stm32l4xx_hal_msp.c **** */
 198:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 199:Core/Src/stm32l4xx_hal_msp.c **** {
 393              		.loc 1 199 1 is_stmt 1 view -0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 8
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397              		.loc 1 199 1 is_stmt 0 view .LVU100
 398 0000 00B5     		push	{lr}
 399              		.cfi_def_cfa_offset 4
 400              		.cfi_offset 14, -4
 401 0002 83B0     		sub	sp, sp, #12
 402              		.cfi_def_cfa_offset 16
 200:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM6)
 403              		.loc 1 200 3 is_stmt 1 view .LVU101
 404              		.loc 1 200 15 is_stmt 0 view .LVU102
 405 0004 0368     		ldr	r3, [r0]
 406              		.loc 1 200 5 view .LVU103
 407 0006 174A     		ldr	r2, .L29
 408 0008 9342     		cmp	r3, r2
 409 000a 05D0     		beq	.L27
 201:Core/Src/stm32l4xx_hal_msp.c ****   {
 202:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 203:Core/Src/stm32l4xx_hal_msp.c **** 
 204:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM6_MspInit 0 */
 205:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 206:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 207:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM6 interrupt Init */
 208:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 209:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 210:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 211:Core/Src/stm32l4xx_hal_msp.c **** 
 212:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM6_MspInit 1 */
 213:Core/Src/stm32l4xx_hal_msp.c ****   }
 214:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM7)
 410              		.loc 1 214 8 is_stmt 1 view .LVU104
 411              		.loc 1 214 10 is_stmt 0 view .LVU105
 412 000c 164A     		ldr	r2, .L29+4
 413 000e 9342     		cmp	r3, r2
 414 0010 15D0     		beq	.L28
 415              	.LVL22:
 416              	.L23:
 215:Core/Src/stm32l4xx_hal_msp.c ****   {
 216:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 0 */
 217:Core/Src/stm32l4xx_hal_msp.c **** 
 218:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM7_MspInit 0 */
 219:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 220:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM7_CLK_ENABLE();
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 13


 221:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 222:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 223:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 224:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 225:Core/Src/stm32l4xx_hal_msp.c **** 
 226:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM7_MspInit 1 */
 227:Core/Src/stm32l4xx_hal_msp.c ****   }
 228:Core/Src/stm32l4xx_hal_msp.c **** 
 229:Core/Src/stm32l4xx_hal_msp.c **** }
 417              		.loc 1 229 1 view .LVU106
 418 0012 03B0     		add	sp, sp, #12
 419              		.cfi_remember_state
 420              		.cfi_def_cfa_offset 4
 421              		@ sp needed
 422 0014 5DF804FB 		ldr	pc, [sp], #4
 423              	.LVL23:
 424              	.L27:
 425              		.cfi_restore_state
 206:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM6 interrupt Init */
 426              		.loc 1 206 5 is_stmt 1 view .LVU107
 427              	.LBB8:
 206:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM6 interrupt Init */
 428              		.loc 1 206 5 view .LVU108
 206:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM6 interrupt Init */
 429              		.loc 1 206 5 view .LVU109
 430 0018 144B     		ldr	r3, .L29+8
 431 001a 9A6D     		ldr	r2, [r3, #88]
 432 001c 42F01002 		orr	r2, r2, #16
 433 0020 9A65     		str	r2, [r3, #88]
 206:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM6 interrupt Init */
 434              		.loc 1 206 5 view .LVU110
 435 0022 9B6D     		ldr	r3, [r3, #88]
 436 0024 03F01003 		and	r3, r3, #16
 437 0028 0093     		str	r3, [sp]
 206:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM6 interrupt Init */
 438              		.loc 1 206 5 view .LVU111
 439 002a 009B     		ldr	r3, [sp]
 440              	.LBE8:
 206:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM6 interrupt Init */
 441              		.loc 1 206 5 view .LVU112
 208:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 442              		.loc 1 208 5 view .LVU113
 443 002c 0022     		movs	r2, #0
 444 002e 1146     		mov	r1, r2
 445 0030 3620     		movs	r0, #54
 446              	.LVL24:
 208:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 447              		.loc 1 208 5 is_stmt 0 view .LVU114
 448 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 449              	.LVL25:
 209:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 450              		.loc 1 209 5 is_stmt 1 view .LVU115
 451 0036 3620     		movs	r0, #54
 452 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 453              	.LVL26:
 454 003c E9E7     		b	.L23
 455              	.LVL27:
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 14


 456              	.L28:
 220:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 457              		.loc 1 220 5 view .LVU116
 458              	.LBB9:
 220:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 459              		.loc 1 220 5 view .LVU117
 220:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 460              		.loc 1 220 5 view .LVU118
 461 003e 0B4B     		ldr	r3, .L29+8
 462 0040 9A6D     		ldr	r2, [r3, #88]
 463 0042 42F02002 		orr	r2, r2, #32
 464 0046 9A65     		str	r2, [r3, #88]
 220:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 465              		.loc 1 220 5 view .LVU119
 466 0048 9B6D     		ldr	r3, [r3, #88]
 467 004a 03F02003 		and	r3, r3, #32
 468 004e 0193     		str	r3, [sp, #4]
 220:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 469              		.loc 1 220 5 view .LVU120
 470 0050 019B     		ldr	r3, [sp, #4]
 471              	.LBE9:
 220:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 472              		.loc 1 220 5 view .LVU121
 222:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 473              		.loc 1 222 5 view .LVU122
 474 0052 0022     		movs	r2, #0
 475 0054 1146     		mov	r1, r2
 476 0056 3720     		movs	r0, #55
 477              	.LVL28:
 222:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 478              		.loc 1 222 5 is_stmt 0 view .LVU123
 479 0058 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 480              	.LVL29:
 223:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 481              		.loc 1 223 5 is_stmt 1 view .LVU124
 482 005c 3720     		movs	r0, #55
 483 005e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 484              	.LVL30:
 485              		.loc 1 229 1 is_stmt 0 view .LVU125
 486 0062 D6E7     		b	.L23
 487              	.L30:
 488              		.align	2
 489              	.L29:
 490 0064 00100040 		.word	1073745920
 491 0068 00140040 		.word	1073746944
 492 006c 00100240 		.word	1073876992
 493              		.cfi_endproc
 494              	.LFE136:
 496              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 497              		.align	1
 498              		.global	HAL_TIM_Encoder_MspDeInit
 499              		.syntax unified
 500              		.thumb
 501              		.thumb_func
 503              	HAL_TIM_Encoder_MspDeInit:
 504              	.LVL31:
 505              	.LFB137:
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 15


 230:Core/Src/stm32l4xx_hal_msp.c **** 
 231:Core/Src/stm32l4xx_hal_msp.c **** /**
 232:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Encoder MSP De-Initialization
 233:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 234:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 235:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 236:Core/Src/stm32l4xx_hal_msp.c **** */
 237:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* htim_encoder)
 238:Core/Src/stm32l4xx_hal_msp.c **** {
 506              		.loc 1 238 1 is_stmt 1 view -0
 507              		.cfi_startproc
 508              		@ args = 0, pretend = 0, frame = 0
 509              		@ frame_needed = 0, uses_anonymous_args = 0
 510              		.loc 1 238 1 is_stmt 0 view .LVU127
 511 0000 08B5     		push	{r3, lr}
 512              		.cfi_def_cfa_offset 8
 513              		.cfi_offset 3, -8
 514              		.cfi_offset 14, -4
 239:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_encoder->Instance==TIM2)
 515              		.loc 1 239 3 is_stmt 1 view .LVU128
 516              		.loc 1 239 18 is_stmt 0 view .LVU129
 517 0002 0368     		ldr	r3, [r0]
 518              		.loc 1 239 5 view .LVU130
 519 0004 B3F1804F 		cmp	r3, #1073741824
 520 0008 00D0     		beq	.L34
 521              	.LVL32:
 522              	.L31:
 240:Core/Src/stm32l4xx_hal_msp.c ****   {
 241:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 242:Core/Src/stm32l4xx_hal_msp.c **** 
 243:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 244:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 245:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 246:Core/Src/stm32l4xx_hal_msp.c **** 
 247:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 248:Core/Src/stm32l4xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 249:Core/Src/stm32l4xx_hal_msp.c ****     PA5     ------> TIM2_CH1
 250:Core/Src/stm32l4xx_hal_msp.c ****     */
 251:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_5);
 252:Core/Src/stm32l4xx_hal_msp.c **** 
 253:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 254:Core/Src/stm32l4xx_hal_msp.c **** 
 255:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 256:Core/Src/stm32l4xx_hal_msp.c ****   }
 257:Core/Src/stm32l4xx_hal_msp.c **** 
 258:Core/Src/stm32l4xx_hal_msp.c **** }
 523              		.loc 1 258 1 view .LVU131
 524 000a 08BD     		pop	{r3, pc}
 525              	.LVL33:
 526              	.L34:
 245:Core/Src/stm32l4xx_hal_msp.c **** 
 527              		.loc 1 245 5 is_stmt 1 view .LVU132
 528 000c 054A     		ldr	r2, .L35
 529 000e 936D     		ldr	r3, [r2, #88]
 530 0010 23F00103 		bic	r3, r3, #1
 531 0014 9365     		str	r3, [r2, #88]
 251:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 16


 532              		.loc 1 251 5 view .LVU133
 533 0016 2221     		movs	r1, #34
 534 0018 4FF09040 		mov	r0, #1207959552
 535              	.LVL34:
 251:Core/Src/stm32l4xx_hal_msp.c **** 
 536              		.loc 1 251 5 is_stmt 0 view .LVU134
 537 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 538              	.LVL35:
 539              		.loc 1 258 1 view .LVU135
 540 0020 F3E7     		b	.L31
 541              	.L36:
 542 0022 00BF     		.align	2
 543              	.L35:
 544 0024 00100240 		.word	1073876992
 545              		.cfi_endproc
 546              	.LFE137:
 548              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 549              		.align	1
 550              		.global	HAL_TIM_Base_MspDeInit
 551              		.syntax unified
 552              		.thumb
 553              		.thumb_func
 555              	HAL_TIM_Base_MspDeInit:
 556              	.LVL36:
 557              	.LFB138:
 259:Core/Src/stm32l4xx_hal_msp.c **** 
 260:Core/Src/stm32l4xx_hal_msp.c **** /**
 261:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 262:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 263:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 264:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 265:Core/Src/stm32l4xx_hal_msp.c **** */
 266:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 267:Core/Src/stm32l4xx_hal_msp.c **** {
 558              		.loc 1 267 1 is_stmt 1 view -0
 559              		.cfi_startproc
 560              		@ args = 0, pretend = 0, frame = 0
 561              		@ frame_needed = 0, uses_anonymous_args = 0
 562              		.loc 1 267 1 is_stmt 0 view .LVU137
 563 0000 08B5     		push	{r3, lr}
 564              		.cfi_def_cfa_offset 8
 565              		.cfi_offset 3, -8
 566              		.cfi_offset 14, -4
 268:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM6)
 567              		.loc 1 268 3 is_stmt 1 view .LVU138
 568              		.loc 1 268 15 is_stmt 0 view .LVU139
 569 0002 0368     		ldr	r3, [r0]
 570              		.loc 1 268 5 view .LVU140
 571 0004 0D4A     		ldr	r2, .L43
 572 0006 9342     		cmp	r3, r2
 573 0008 03D0     		beq	.L41
 269:Core/Src/stm32l4xx_hal_msp.c ****   {
 270:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 271:Core/Src/stm32l4xx_hal_msp.c **** 
 272:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 273:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 274:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 17


 275:Core/Src/stm32l4xx_hal_msp.c **** 
 276:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM6 interrupt DeInit */
 277:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 278:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 279:Core/Src/stm32l4xx_hal_msp.c **** 
 280:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 281:Core/Src/stm32l4xx_hal_msp.c ****   }
 282:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM7)
 574              		.loc 1 282 8 is_stmt 1 view .LVU141
 575              		.loc 1 282 10 is_stmt 0 view .LVU142
 576 000a 0D4A     		ldr	r2, .L43+4
 577 000c 9342     		cmp	r3, r2
 578 000e 0AD0     		beq	.L42
 579              	.LVL37:
 580              	.L37:
 283:Core/Src/stm32l4xx_hal_msp.c ****   {
 284:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 0 */
 285:Core/Src/stm32l4xx_hal_msp.c **** 
 286:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM7_MspDeInit 0 */
 287:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 288:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM7_CLK_DISABLE();
 289:Core/Src/stm32l4xx_hal_msp.c **** 
 290:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt DeInit */
 291:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM7_IRQn);
 292:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 293:Core/Src/stm32l4xx_hal_msp.c **** 
 294:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM7_MspDeInit 1 */
 295:Core/Src/stm32l4xx_hal_msp.c ****   }
 296:Core/Src/stm32l4xx_hal_msp.c **** 
 297:Core/Src/stm32l4xx_hal_msp.c **** }
 581              		.loc 1 297 1 view .LVU143
 582 0010 08BD     		pop	{r3, pc}
 583              	.LVL38:
 584              	.L41:
 274:Core/Src/stm32l4xx_hal_msp.c **** 
 585              		.loc 1 274 5 is_stmt 1 view .LVU144
 586 0012 02F50032 		add	r2, r2, #131072
 587 0016 936D     		ldr	r3, [r2, #88]
 588 0018 23F01003 		bic	r3, r3, #16
 589 001c 9365     		str	r3, [r2, #88]
 277:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 590              		.loc 1 277 5 view .LVU145
 591 001e 3620     		movs	r0, #54
 592              	.LVL39:
 277:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 593              		.loc 1 277 5 is_stmt 0 view .LVU146
 594 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 595              	.LVL40:
 596 0024 F4E7     		b	.L37
 597              	.LVL41:
 598              	.L42:
 288:Core/Src/stm32l4xx_hal_msp.c **** 
 599              		.loc 1 288 5 is_stmt 1 view .LVU147
 600 0026 02F5FE32 		add	r2, r2, #130048
 601 002a 936D     		ldr	r3, [r2, #88]
 602 002c 23F02003 		bic	r3, r3, #32
 603 0030 9365     		str	r3, [r2, #88]
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 18


 291:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 604              		.loc 1 291 5 view .LVU148
 605 0032 3720     		movs	r0, #55
 606              	.LVL42:
 291:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 607              		.loc 1 291 5 is_stmt 0 view .LVU149
 608 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 609              	.LVL43:
 610              		.loc 1 297 1 view .LVU150
 611 0038 EAE7     		b	.L37
 612              	.L44:
 613 003a 00BF     		.align	2
 614              	.L43:
 615 003c 00100040 		.word	1073745920
 616 0040 00140040 		.word	1073746944
 617              		.cfi_endproc
 618              	.LFE138:
 620              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 621              		.align	1
 622              		.global	HAL_UART_MspInit
 623              		.syntax unified
 624              		.thumb
 625              		.thumb_func
 627              	HAL_UART_MspInit:
 628              	.LVL44:
 629              	.LFB139:
 298:Core/Src/stm32l4xx_hal_msp.c **** 
 299:Core/Src/stm32l4xx_hal_msp.c **** /**
 300:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 301:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 302:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 303:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 304:Core/Src/stm32l4xx_hal_msp.c **** */
 305:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 306:Core/Src/stm32l4xx_hal_msp.c **** {
 630              		.loc 1 306 1 is_stmt 1 view -0
 631              		.cfi_startproc
 632              		@ args = 0, pretend = 0, frame = 112
 633              		@ frame_needed = 0, uses_anonymous_args = 0
 634              		.loc 1 306 1 is_stmt 0 view .LVU152
 635 0000 70B5     		push	{r4, r5, r6, lr}
 636              		.cfi_def_cfa_offset 16
 637              		.cfi_offset 4, -16
 638              		.cfi_offset 5, -12
 639              		.cfi_offset 6, -8
 640              		.cfi_offset 14, -4
 641 0002 9CB0     		sub	sp, sp, #112
 642              		.cfi_def_cfa_offset 128
 643 0004 0446     		mov	r4, r0
 307:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 644              		.loc 1 307 3 is_stmt 1 view .LVU153
 645              		.loc 1 307 20 is_stmt 0 view .LVU154
 646 0006 0021     		movs	r1, #0
 647 0008 1791     		str	r1, [sp, #92]
 648 000a 1891     		str	r1, [sp, #96]
 649 000c 1991     		str	r1, [sp, #100]
 650 000e 1A91     		str	r1, [sp, #104]
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 19


 651 0010 1B91     		str	r1, [sp, #108]
 308:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 652              		.loc 1 308 3 is_stmt 1 view .LVU155
 653              		.loc 1 308 28 is_stmt 0 view .LVU156
 654 0012 5422     		movs	r2, #84
 655 0014 02A8     		add	r0, sp, #8
 656              	.LVL45:
 657              		.loc 1 308 28 view .LVU157
 658 0016 FFF7FEFF 		bl	memset
 659              	.LVL46:
 309:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 660              		.loc 1 309 3 is_stmt 1 view .LVU158
 661              		.loc 1 309 11 is_stmt 0 view .LVU159
 662 001a 2268     		ldr	r2, [r4]
 663              		.loc 1 309 5 view .LVU160
 664 001c 1E4B     		ldr	r3, .L51
 665 001e 9A42     		cmp	r2, r3
 666 0020 01D0     		beq	.L49
 667              	.LVL47:
 668              	.L45:
 310:Core/Src/stm32l4xx_hal_msp.c ****   {
 311:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 312:Core/Src/stm32l4xx_hal_msp.c **** 
 313:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 314:Core/Src/stm32l4xx_hal_msp.c **** 
 315:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 316:Core/Src/stm32l4xx_hal_msp.c ****   */
 317:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 318:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 319:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 320:Core/Src/stm32l4xx_hal_msp.c ****     {
 321:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 322:Core/Src/stm32l4xx_hal_msp.c ****     }
 323:Core/Src/stm32l4xx_hal_msp.c **** 
 324:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 325:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 326:Core/Src/stm32l4xx_hal_msp.c **** 
 327:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 328:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 329:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 330:Core/Src/stm32l4xx_hal_msp.c ****     PA15 (JTDI)     ------> USART2_RX
 331:Core/Src/stm32l4xx_hal_msp.c ****     */
 332:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_TX_Pin;
 333:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 334:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 335:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 336:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 337:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 338:Core/Src/stm32l4xx_hal_msp.c **** 
 339:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_RX_Pin;
 340:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 341:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 342:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 343:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 344:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 345:Core/Src/stm32l4xx_hal_msp.c **** 
 346:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 20


 347:Core/Src/stm32l4xx_hal_msp.c **** 
 348:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 349:Core/Src/stm32l4xx_hal_msp.c ****   }
 350:Core/Src/stm32l4xx_hal_msp.c **** 
 351:Core/Src/stm32l4xx_hal_msp.c **** }
 669              		.loc 1 351 1 view .LVU161
 670 0022 1CB0     		add	sp, sp, #112
 671              		.cfi_remember_state
 672              		.cfi_def_cfa_offset 16
 673              		@ sp needed
 674 0024 70BD     		pop	{r4, r5, r6, pc}
 675              	.LVL48:
 676              	.L49:
 677              		.cfi_restore_state
 317:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 678              		.loc 1 317 5 is_stmt 1 view .LVU162
 317:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 679              		.loc 1 317 40 is_stmt 0 view .LVU163
 680 0026 0223     		movs	r3, #2
 681 0028 0293     		str	r3, [sp, #8]
 318:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 682              		.loc 1 318 5 is_stmt 1 view .LVU164
 319:Core/Src/stm32l4xx_hal_msp.c ****     {
 683              		.loc 1 319 5 view .LVU165
 319:Core/Src/stm32l4xx_hal_msp.c ****     {
 684              		.loc 1 319 9 is_stmt 0 view .LVU166
 685 002a 02A8     		add	r0, sp, #8
 686 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 687              	.LVL49:
 319:Core/Src/stm32l4xx_hal_msp.c ****     {
 688              		.loc 1 319 8 discriminator 1 view .LVU167
 689 0030 0028     		cmp	r0, #0
 690 0032 2ED1     		bne	.L50
 691              	.L47:
 325:Core/Src/stm32l4xx_hal_msp.c **** 
 692              		.loc 1 325 5 is_stmt 1 view .LVU168
 693              	.LBB10:
 325:Core/Src/stm32l4xx_hal_msp.c **** 
 694              		.loc 1 325 5 view .LVU169
 325:Core/Src/stm32l4xx_hal_msp.c **** 
 695              		.loc 1 325 5 view .LVU170
 696 0034 194B     		ldr	r3, .L51+4
 697 0036 9A6D     		ldr	r2, [r3, #88]
 698 0038 42F40032 		orr	r2, r2, #131072
 699 003c 9A65     		str	r2, [r3, #88]
 325:Core/Src/stm32l4xx_hal_msp.c **** 
 700              		.loc 1 325 5 view .LVU171
 701 003e 9A6D     		ldr	r2, [r3, #88]
 702 0040 02F40032 		and	r2, r2, #131072
 703 0044 0092     		str	r2, [sp]
 325:Core/Src/stm32l4xx_hal_msp.c **** 
 704              		.loc 1 325 5 view .LVU172
 705 0046 009A     		ldr	r2, [sp]
 706              	.LBE10:
 325:Core/Src/stm32l4xx_hal_msp.c **** 
 707              		.loc 1 325 5 view .LVU173
 327:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 21


 708              		.loc 1 327 5 view .LVU174
 709              	.LBB11:
 327:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 710              		.loc 1 327 5 view .LVU175
 327:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 711              		.loc 1 327 5 view .LVU176
 712 0048 DA6C     		ldr	r2, [r3, #76]
 713 004a 42F00102 		orr	r2, r2, #1
 714 004e DA64     		str	r2, [r3, #76]
 327:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 715              		.loc 1 327 5 view .LVU177
 716 0050 DB6C     		ldr	r3, [r3, #76]
 717 0052 03F00103 		and	r3, r3, #1
 718 0056 0193     		str	r3, [sp, #4]
 327:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 719              		.loc 1 327 5 view .LVU178
 720 0058 019B     		ldr	r3, [sp, #4]
 721              	.LBE11:
 327:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 722              		.loc 1 327 5 view .LVU179
 332:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 723              		.loc 1 332 5 view .LVU180
 332:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 724              		.loc 1 332 25 is_stmt 0 view .LVU181
 725 005a 0423     		movs	r3, #4
 726 005c 1793     		str	r3, [sp, #92]
 333:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 727              		.loc 1 333 5 is_stmt 1 view .LVU182
 333:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 728              		.loc 1 333 26 is_stmt 0 view .LVU183
 729 005e 0226     		movs	r6, #2
 730 0060 1896     		str	r6, [sp, #96]
 334:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 731              		.loc 1 334 5 is_stmt 1 view .LVU184
 334:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 732              		.loc 1 334 26 is_stmt 0 view .LVU185
 733 0062 0025     		movs	r5, #0
 734 0064 1995     		str	r5, [sp, #100]
 335:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 735              		.loc 1 335 5 is_stmt 1 view .LVU186
 335:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 736              		.loc 1 335 27 is_stmt 0 view .LVU187
 737 0066 0324     		movs	r4, #3
 738              	.LVL50:
 335:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 739              		.loc 1 335 27 view .LVU188
 740 0068 1A94     		str	r4, [sp, #104]
 336:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 741              		.loc 1 336 5 is_stmt 1 view .LVU189
 336:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 742              		.loc 1 336 31 is_stmt 0 view .LVU190
 743 006a 0723     		movs	r3, #7
 744 006c 1B93     		str	r3, [sp, #108]
 337:Core/Src/stm32l4xx_hal_msp.c **** 
 745              		.loc 1 337 5 is_stmt 1 view .LVU191
 746 006e 17A9     		add	r1, sp, #92
 747 0070 4FF09040 		mov	r0, #1207959552
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 22


 748 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 749              	.LVL51:
 339:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 750              		.loc 1 339 5 view .LVU192
 339:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 751              		.loc 1 339 25 is_stmt 0 view .LVU193
 752 0078 4FF40043 		mov	r3, #32768
 753 007c 1793     		str	r3, [sp, #92]
 340:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 754              		.loc 1 340 5 is_stmt 1 view .LVU194
 340:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 755              		.loc 1 340 26 is_stmt 0 view .LVU195
 756 007e 1896     		str	r6, [sp, #96]
 341:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 757              		.loc 1 341 5 is_stmt 1 view .LVU196
 341:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 758              		.loc 1 341 26 is_stmt 0 view .LVU197
 759 0080 1995     		str	r5, [sp, #100]
 342:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 760              		.loc 1 342 5 is_stmt 1 view .LVU198
 342:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 761              		.loc 1 342 27 is_stmt 0 view .LVU199
 762 0082 1A94     		str	r4, [sp, #104]
 343:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 763              		.loc 1 343 5 is_stmt 1 view .LVU200
 343:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 764              		.loc 1 343 31 is_stmt 0 view .LVU201
 765 0084 1B94     		str	r4, [sp, #108]
 344:Core/Src/stm32l4xx_hal_msp.c **** 
 766              		.loc 1 344 5 is_stmt 1 view .LVU202
 767 0086 17A9     		add	r1, sp, #92
 768 0088 4FF09040 		mov	r0, #1207959552
 769 008c FFF7FEFF 		bl	HAL_GPIO_Init
 770              	.LVL52:
 771              		.loc 1 351 1 is_stmt 0 view .LVU203
 772 0090 C7E7     		b	.L45
 773              	.LVL53:
 774              	.L50:
 321:Core/Src/stm32l4xx_hal_msp.c ****     }
 775              		.loc 1 321 7 is_stmt 1 view .LVU204
 776 0092 FFF7FEFF 		bl	Error_Handler
 777              	.LVL54:
 778 0096 CDE7     		b	.L47
 779              	.L52:
 780              		.align	2
 781              	.L51:
 782 0098 00440040 		.word	1073759232
 783 009c 00100240 		.word	1073876992
 784              		.cfi_endproc
 785              	.LFE139:
 787              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 788              		.align	1
 789              		.global	HAL_UART_MspDeInit
 790              		.syntax unified
 791              		.thumb
 792              		.thumb_func
 794              	HAL_UART_MspDeInit:
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 23


 795              	.LVL55:
 796              	.LFB140:
 352:Core/Src/stm32l4xx_hal_msp.c **** 
 353:Core/Src/stm32l4xx_hal_msp.c **** /**
 354:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 355:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 356:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 357:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 358:Core/Src/stm32l4xx_hal_msp.c **** */
 359:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 360:Core/Src/stm32l4xx_hal_msp.c **** {
 797              		.loc 1 360 1 view -0
 798              		.cfi_startproc
 799              		@ args = 0, pretend = 0, frame = 0
 800              		@ frame_needed = 0, uses_anonymous_args = 0
 801              		.loc 1 360 1 is_stmt 0 view .LVU206
 802 0000 08B5     		push	{r3, lr}
 803              		.cfi_def_cfa_offset 8
 804              		.cfi_offset 3, -8
 805              		.cfi_offset 14, -4
 361:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 806              		.loc 1 361 3 is_stmt 1 view .LVU207
 807              		.loc 1 361 11 is_stmt 0 view .LVU208
 808 0002 0268     		ldr	r2, [r0]
 809              		.loc 1 361 5 view .LVU209
 810 0004 074B     		ldr	r3, .L57
 811 0006 9A42     		cmp	r2, r3
 812 0008 00D0     		beq	.L56
 813              	.LVL56:
 814              	.L53:
 362:Core/Src/stm32l4xx_hal_msp.c ****   {
 363:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 364:Core/Src/stm32l4xx_hal_msp.c **** 
 365:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 366:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 367:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 368:Core/Src/stm32l4xx_hal_msp.c **** 
 369:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 370:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 371:Core/Src/stm32l4xx_hal_msp.c ****     PA15 (JTDI)     ------> USART2_RX
 372:Core/Src/stm32l4xx_hal_msp.c ****     */
 373:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, VCP_TX_Pin|VCP_RX_Pin);
 374:Core/Src/stm32l4xx_hal_msp.c **** 
 375:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 376:Core/Src/stm32l4xx_hal_msp.c **** 
 377:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 378:Core/Src/stm32l4xx_hal_msp.c ****   }
 379:Core/Src/stm32l4xx_hal_msp.c **** 
 380:Core/Src/stm32l4xx_hal_msp.c **** }
 815              		.loc 1 380 1 view .LVU210
 816 000a 08BD     		pop	{r3, pc}
 817              	.LVL57:
 818              	.L56:
 367:Core/Src/stm32l4xx_hal_msp.c **** 
 819              		.loc 1 367 5 is_stmt 1 view .LVU211
 820 000c 064A     		ldr	r2, .L57+4
 821 000e 936D     		ldr	r3, [r2, #88]
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 24


 822 0010 23F40033 		bic	r3, r3, #131072
 823 0014 9365     		str	r3, [r2, #88]
 373:Core/Src/stm32l4xx_hal_msp.c **** 
 824              		.loc 1 373 5 view .LVU212
 825 0016 48F20401 		movw	r1, #32772
 826 001a 4FF09040 		mov	r0, #1207959552
 827              	.LVL58:
 373:Core/Src/stm32l4xx_hal_msp.c **** 
 828              		.loc 1 373 5 is_stmt 0 view .LVU213
 829 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 830              	.LVL59:
 831              		.loc 1 380 1 view .LVU214
 832 0022 F2E7     		b	.L53
 833              	.L58:
 834              		.align	2
 835              	.L57:
 836 0024 00440040 		.word	1073759232
 837 0028 00100240 		.word	1073876992
 838              		.cfi_endproc
 839              	.LFE140:
 841              		.text
 842              	.Letext0:
 843              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l432xx.h"
 844              		.file 3 "C:/Users/kpetr/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 845              		.file 4 "C:/Users/kpetr/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 846              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 847              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 848              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 849              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 850              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 851              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 852              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 853              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 854              		.file 13 "Core/Inc/main.h"
 855              		.file 14 "<built-in>"
ARM GAS  C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s 			page 25


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_msp.c
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:21     .text.HAL_MspInit:00000000 $t
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:75     .text.HAL_MspInit:0000002c $d
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:80     .text.HAL_I2C_MspInit:00000000 $t
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:86     .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:217    .text.HAL_I2C_MspInit:00000080 $d
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:223    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:229    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:276    .text.HAL_I2C_MspDeInit:00000030 $d
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:282    .text.HAL_TIM_Encoder_MspInit:00000000 $t
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:288    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:384    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:390    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:490    .text.HAL_TIM_Base_MspInit:00000064 $d
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:497    .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:503    .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:544    .text.HAL_TIM_Encoder_MspDeInit:00000024 $d
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:549    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:555    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:615    .text.HAL_TIM_Base_MspDeInit:0000003c $d
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:621    .text.HAL_UART_MspInit:00000000 $t
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:627    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:782    .text.HAL_UART_MspInit:00000098 $d
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:788    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:794    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\kpetr\AppData\Local\Temp\ccdTgTw3.s:836    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
