Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 29 22:33:11 2024
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file firConvolutionCodeHoisting_top_timing_summary_routed.rpt -pb firConvolutionCodeHoisting_top_timing_summary_routed.pb -rpx firConvolutionCodeHoisting_top_timing_summary_routed.rpx -warn_on_violation
| Design       : firConvolutionCodeHoisting_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.074        0.000                      0                  593        0.124        0.000                      0                  593        3.750        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
myclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myclk               3.074        0.000                      0                  593        0.124        0.000                      0                  593        3.750        0.000                       0                   169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myclk
  To Clock:  myclk

Setup :            0  Failing Endpoints,  Worst Slack        3.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionCodeHoisting_IP/U0/tmp_4_fu_142_p2/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 1.231ns (19.003%)  route 5.247ns (80.997%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMS32=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 14.601 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.864     5.108    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X106Y52        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/Q
                         net (fo=20, routed)          1.415     6.979    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/tmp_6_reg_187_reg[0][2]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     7.103 f  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/tmp_6_reg_187[31]_i_1/O
                         net (fo=36, routed)          0.583     7.685    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/i_reg_101_reg[1]
    SLICE_X105Y53        LUT4 (Prop_lut4_I2_O)        0.124     7.809 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.844     9.653    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_3_3/A0
    SLICE_X112Y52        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.403    10.056 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_3_3/SP/O
                         net (fo=1, routed)           0.409    10.465    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/p_1_out[3]
    SLICE_X111Y51        LUT5 (Prop_lut5_I3_O)        0.124    10.589 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/q0[3]_i_1/O
                         net (fo=2, routed)           0.998    11.586    firConvolutionCodeHoisting_IP/U0/shiftRegister_U_n_31
    DSP48_X4Y20          DSP48E1                                      r  firConvolutionCodeHoisting_IP/U0/tmp_4_fu_142_p2/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.699    14.601    firConvolutionCodeHoisting_IP/U0/ap_clk
    DSP48_X4Y20          DSP48E1                                      r  firConvolutionCodeHoisting_IP/U0/tmp_4_fu_142_p2/CLK
                         clock pessimism              0.457    15.057    
                         clock uncertainty           -0.035    15.022    
    DSP48_X4Y20          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362    14.660    firConvolutionCodeHoisting_IP/U0/tmp_4_fu_142_p2
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.952ns (15.009%)  route 5.391ns (84.991%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMS32=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 14.600 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.864     5.108    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X106Y52        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/Q
                         net (fo=20, routed)          1.415     6.979    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/tmp_6_reg_187_reg[0][2]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     7.103 f  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/tmp_6_reg_187[31]_i_1/O
                         net (fo=36, routed)          0.583     7.685    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/i_reg_101_reg[1]
    SLICE_X105Y53        LUT4 (Prop_lut4_I2_O)        0.124     7.809 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.844     9.653    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X112Y52        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.777 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.807    10.584    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/p_1_out[31]
    SLICE_X103Y53        LUT5 (Prop_lut5_I3_O)        0.124    10.708 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.743    11.451    firConvolutionCodeHoisting_IP/U0/shiftRegister_U_n_3
    DSP48_X4Y21          DSP48E1                                      r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.698    14.600    firConvolutionCodeHoisting_IP/U0/ap_clk
    DSP48_X4Y21          DSP48E1                                      r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/CLK
                         clock pessimism              0.457    15.056    
                         clock uncertainty           -0.035    15.021    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362    14.659    firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.952ns (15.009%)  route 5.391ns (84.991%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMS32=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 14.600 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.864     5.108    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X106Y52        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/Q
                         net (fo=20, routed)          1.415     6.979    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/tmp_6_reg_187_reg[0][2]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     7.103 f  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/tmp_6_reg_187[31]_i_1/O
                         net (fo=36, routed)          0.583     7.685    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/i_reg_101_reg[1]
    SLICE_X105Y53        LUT4 (Prop_lut4_I2_O)        0.124     7.809 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.844     9.653    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X112Y52        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.777 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.807    10.584    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/p_1_out[31]
    SLICE_X103Y53        LUT5 (Prop_lut5_I3_O)        0.124    10.708 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.743    11.451    firConvolutionCodeHoisting_IP/U0/shiftRegister_U_n_3
    DSP48_X4Y21          DSP48E1                                      r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.698    14.600    firConvolutionCodeHoisting_IP/U0/ap_clk
    DSP48_X4Y21          DSP48E1                                      r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/CLK
                         clock pessimism              0.457    15.056    
                         clock uncertainty           -0.035    15.021    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362    14.659    firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 0.952ns (15.018%)  route 5.387ns (84.982%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMS32=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 14.600 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.864     5.108    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X106Y52        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/Q
                         net (fo=20, routed)          1.415     6.979    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/tmp_6_reg_187_reg[0][2]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     7.103 f  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/tmp_6_reg_187[31]_i_1/O
                         net (fo=36, routed)          0.583     7.685    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/i_reg_101_reg[1]
    SLICE_X105Y53        LUT4 (Prop_lut4_I2_O)        0.124     7.809 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.844     9.653    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X112Y52        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.777 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.807    10.584    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/p_1_out[31]
    SLICE_X103Y53        LUT5 (Prop_lut5_I3_O)        0.124    10.708 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.739    11.447    firConvolutionCodeHoisting_IP/U0/shiftRegister_U_n_3
    DSP48_X4Y21          DSP48E1                                      r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.698    14.600    firConvolutionCodeHoisting_IP/U0/ap_clk
    DSP48_X4Y21          DSP48E1                                      r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/CLK
                         clock pessimism              0.457    15.056    
                         clock uncertainty           -0.035    15.021    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.362    14.659    firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -11.447    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionCodeHoisting_IP/U0/tmp_4_fu_142_p2/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 1.221ns (19.358%)  route 5.087ns (80.642%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMS32=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 14.601 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.864     5.108    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X106Y52        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/Q
                         net (fo=20, routed)          1.415     6.979    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/tmp_6_reg_187_reg[0][2]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     7.103 f  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/tmp_6_reg_187[31]_i_1/O
                         net (fo=36, routed)          0.583     7.685    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/i_reg_101_reg[1]
    SLICE_X105Y53        LUT4 (Prop_lut4_I2_O)        0.124     7.809 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.844     9.653    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_4_4/A0
    SLICE_X112Y52        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.393    10.046 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_4_4/SP/O
                         net (fo=1, routed)           0.434    10.480    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/p_1_out[4]
    SLICE_X111Y51        LUT5 (Prop_lut5_I3_O)        0.124    10.604 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/q0[4]_i_1/O
                         net (fo=2, routed)           0.812    11.416    firConvolutionCodeHoisting_IP/U0/shiftRegister_U_n_30
    DSP48_X4Y20          DSP48E1                                      r  firConvolutionCodeHoisting_IP/U0/tmp_4_fu_142_p2/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.699    14.601    firConvolutionCodeHoisting_IP/U0/ap_clk
    DSP48_X4Y20          DSP48E1                                      r  firConvolutionCodeHoisting_IP/U0/tmp_4_fu_142_p2/CLK
                         clock pessimism              0.457    15.057    
                         clock uncertainty           -0.035    15.022    
    DSP48_X4Y20          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    14.660    firConvolutionCodeHoisting_IP/U0/tmp_4_fu_142_p2
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -11.416    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.262ns  (required time - arrival time)
  Source:                 firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 0.952ns (15.137%)  route 5.337ns (84.863%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMS32=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 14.600 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.864     5.108    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X106Y52        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/Q
                         net (fo=20, routed)          1.415     6.979    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/tmp_6_reg_187_reg[0][2]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     7.103 f  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/tmp_6_reg_187[31]_i_1/O
                         net (fo=36, routed)          0.583     7.685    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/i_reg_101_reg[1]
    SLICE_X105Y53        LUT4 (Prop_lut4_I2_O)        0.124     7.809 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.844     9.653    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X112Y52        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.777 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.807    10.584    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/p_1_out[31]
    SLICE_X103Y53        LUT5 (Prop_lut5_I3_O)        0.124    10.708 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.689    11.397    firConvolutionCodeHoisting_IP/U0/shiftRegister_U_n_3
    DSP48_X4Y21          DSP48E1                                      r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.698    14.600    firConvolutionCodeHoisting_IP/U0/ap_clk
    DSP48_X4Y21          DSP48E1                                      r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/CLK
                         clock pessimism              0.457    15.056    
                         clock uncertainty           -0.035    15.021    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362    14.659    firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -11.397    
  -------------------------------------------------------------------
                         slack                                  3.262    

Slack (MET) :             3.262ns  (required time - arrival time)
  Source:                 firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 0.952ns (15.137%)  route 5.337ns (84.863%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMS32=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 14.600 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.864     5.108    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X106Y52        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/Q
                         net (fo=20, routed)          1.415     6.979    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/tmp_6_reg_187_reg[0][2]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     7.103 f  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/tmp_6_reg_187[31]_i_1/O
                         net (fo=36, routed)          0.583     7.685    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/i_reg_101_reg[1]
    SLICE_X105Y53        LUT4 (Prop_lut4_I2_O)        0.124     7.809 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.844     9.653    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X112Y52        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.777 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.807    10.584    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/p_1_out[31]
    SLICE_X103Y53        LUT5 (Prop_lut5_I3_O)        0.124    10.708 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.689    11.397    firConvolutionCodeHoisting_IP/U0/shiftRegister_U_n_3
    DSP48_X4Y21          DSP48E1                                      r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.698    14.600    firConvolutionCodeHoisting_IP/U0/ap_clk
    DSP48_X4Y21          DSP48E1                                      r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/CLK
                         clock pessimism              0.457    15.056    
                         clock uncertainty           -0.035    15.021    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362    14.659    firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -11.397    
  -------------------------------------------------------------------
                         slack                                  3.262    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.952ns (15.220%)  route 5.303ns (84.780%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMS32=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 14.600 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.864     5.108    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X106Y52        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/Q
                         net (fo=20, routed)          1.415     6.979    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/tmp_6_reg_187_reg[0][2]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     7.103 f  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/tmp_6_reg_187[31]_i_1/O
                         net (fo=36, routed)          0.583     7.685    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/i_reg_101_reg[1]
    SLICE_X105Y53        LUT4 (Prop_lut4_I2_O)        0.124     7.809 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.844     9.653    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X112Y52        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.777 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.807    10.584    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/p_1_out[31]
    SLICE_X103Y53        LUT5 (Prop_lut5_I3_O)        0.124    10.708 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.654    11.363    firConvolutionCodeHoisting_IP/U0/shiftRegister_U_n_3
    DSP48_X4Y21          DSP48E1                                      r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.698    14.600    firConvolutionCodeHoisting_IP/U0/ap_clk
    DSP48_X4Y21          DSP48E1                                      r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/CLK
                         clock pessimism              0.457    15.056    
                         clock uncertainty           -0.035    15.021    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362    14.659    firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.952ns (15.220%)  route 5.303ns (84.780%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMS32=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 14.600 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.864     5.108    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X106Y52        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/Q
                         net (fo=20, routed)          1.415     6.979    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/tmp_6_reg_187_reg[0][2]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     7.103 f  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/tmp_6_reg_187[31]_i_1/O
                         net (fo=36, routed)          0.583     7.685    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/i_reg_101_reg[1]
    SLICE_X105Y53        LUT4 (Prop_lut4_I2_O)        0.124     7.809 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.844     9.653    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X112Y52        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.777 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.807    10.584    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/p_1_out[31]
    SLICE_X103Y53        LUT5 (Prop_lut5_I3_O)        0.124    10.708 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.654    11.363    firConvolutionCodeHoisting_IP/U0/shiftRegister_U_n_3
    DSP48_X4Y21          DSP48E1                                      r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.698    14.600    firConvolutionCodeHoisting_IP/U0/ap_clk
    DSP48_X4Y21          DSP48E1                                      r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/CLK
                         clock pessimism              0.457    15.056    
                         clock uncertainty           -0.035    15.021    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362    14.659    firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 0.952ns (15.325%)  route 5.260ns (84.675%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMS32=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 14.600 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.864     5.108    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X106Y52        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  firConvolutionCodeHoisting_IP/U0/i_reg_101_reg[2]/Q
                         net (fo=20, routed)          1.415     6.979    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/tmp_6_reg_187_reg[0][2]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     7.103 f  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/tmp_6_reg_187[31]_i_1/O
                         net (fo=36, routed)          0.583     7.685    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/i_reg_101_reg[1]
    SLICE_X105Y53        LUT4 (Prop_lut4_I2_O)        0.124     7.809 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.844     9.653    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_31_31/A0
    SLICE_X112Y52        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.777 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.807    10.584    firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/p_1_out[31]
    SLICE_X103Y53        LUT5 (Prop_lut5_I3_O)        0.124    10.708 r  firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          0.612    11.320    firConvolutionCodeHoisting_IP/U0/shiftRegister_U_n_3
    DSP48_X4Y21          DSP48E1                                      r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.698    14.600    firConvolutionCodeHoisting_IP/U0/ap_clk
    DSP48_X4Y21          DSP48E1                                      r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/CLK
                         clock pessimism              0.457    15.056    
                         clock uncertainty           -0.035    15.021    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.362    14.659    firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                  3.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 firConvolutionCodeHoisting_IP/U0/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.710%)  route 0.243ns (63.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.637     1.504    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X111Y51        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.141     1.645 r  firConvolutionCodeHoisting_IP/U0/ap_CS_fsm_reg[4]/Q
                         net (fo=38, routed)          0.243     1.888    firConvolutionCodeHoisting_IP/U0/ap_CS_fsm_state5
    SLICE_X108Y48        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.913     2.028    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X108Y48        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[4]/C
                         clock pessimism             -0.248     1.780    
    SLICE_X108Y48        FDRE (Hold_fdre_C_CE)       -0.016     1.764    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 firConvolutionCodeHoisting_IP/U0/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.710%)  route 0.243ns (63.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.637     1.504    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X111Y51        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.141     1.645 r  firConvolutionCodeHoisting_IP/U0/ap_CS_fsm_reg[4]/Q
                         net (fo=38, routed)          0.243     1.888    firConvolutionCodeHoisting_IP/U0/ap_CS_fsm_state5
    SLICE_X108Y48        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.913     2.028    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X108Y48        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[5]/C
                         clock pessimism             -0.248     1.780    
    SLICE_X108Y48        FDRE (Hold_fdre_C_CE)       -0.016     1.764    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 firConvolutionCodeHoisting_IP/U0/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.710%)  route 0.243ns (63.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.637     1.504    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X111Y51        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.141     1.645 r  firConvolutionCodeHoisting_IP/U0/ap_CS_fsm_reg[4]/Q
                         net (fo=38, routed)          0.243     1.888    firConvolutionCodeHoisting_IP/U0/ap_CS_fsm_state5
    SLICE_X108Y48        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.913     2.028    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X108Y48        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[6]/C
                         clock pessimism             -0.248     1.780    
    SLICE_X108Y48        FDRE (Hold_fdre_C_CE)       -0.016     1.764    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 firConvolutionCodeHoisting_IP/U0/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.710%)  route 0.243ns (63.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.637     1.504    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X111Y51        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.141     1.645 r  firConvolutionCodeHoisting_IP/U0/ap_CS_fsm_reg[4]/Q
                         net (fo=38, routed)          0.243     1.888    firConvolutionCodeHoisting_IP/U0/ap_CS_fsm_state5
    SLICE_X108Y48        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.913     2.028    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X108Y48        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[7]/C
                         clock pessimism             -0.248     1.780    
    SLICE_X108Y48        FDRE (Hold_fdre_C_CE)       -0.016     1.764    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.256ns (45.532%)  route 0.306ns (54.468%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.609     1.476    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X103Y51        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg[8]/Q
                         net (fo=2, routed)           0.306     1.923    firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__1[8]
    SLICE_X108Y49        LUT2 (Prop_lut2_I0_O)        0.045     1.968 r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89[8]_i_5/O
                         net (fo=1, routed)           0.000     1.968    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89[8]_i_5_n_2
    SLICE_X108Y49        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.038 r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.038    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[8]_i_1_n_9
    SLICE_X108Y49        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.913     2.028    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X108Y49        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[8]/C
                         clock pessimism             -0.248     1.780    
    SLICE_X108Y49        FDRE (Hold_fdre_C_D)         0.134     1.914    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.371ns (69.724%)  route 0.161ns (30.276%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.642     1.508    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X108Y49        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDRE (Prop_fdre_C_Q)         0.164     1.672 r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[11]/Q
                         net (fo=3, routed)           0.160     1.833    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[11]
    SLICE_X108Y49        LUT2 (Prop_lut2_I1_O)        0.045     1.878 r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89[8]_i_2/O
                         net (fo=1, routed)           0.000     1.878    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89[8]_i_2_n_2
    SLICE_X108Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.987 r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[8]_i_1_n_2
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.041 r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.041    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[12]_i_1_n_9
    SLICE_X108Y50        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.906     2.021    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X108Y50        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[12]/C
                         clock pessimism             -0.248     1.773    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.134     1.907    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.270ns (46.329%)  route 0.313ns (53.671%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.609     1.476    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X103Y50        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg[10]/Q
                         net (fo=2, routed)           0.313     1.929    firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__1[10]
    SLICE_X108Y49        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.058 r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.058    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[8]_i_1_n_6
    SLICE_X108Y49        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.913     2.028    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X108Y49        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[11]/C
                         clock pessimism             -0.248     1.780    
    SLICE_X108Y49        FDRE (Hold_fdre_C_D)         0.134     1.914    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.384ns (70.446%)  route 0.161ns (29.554%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.642     1.508    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X108Y49        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDRE (Prop_fdre_C_Q)         0.164     1.672 r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[11]/Q
                         net (fo=3, routed)           0.160     1.833    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[11]
    SLICE_X108Y49        LUT2 (Prop_lut2_I1_O)        0.045     1.878 r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89[8]_i_2/O
                         net (fo=1, routed)           0.000     1.878    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89[8]_i_2_n_2
    SLICE_X108Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.987 r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[8]_i_1_n_2
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.054 r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.054    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[12]_i_1_n_7
    SLICE_X108Y50        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.906     2.021    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X108Y50        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[14]/C
                         clock pessimism             -0.248     1.773    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.134     1.907    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.291ns (48.724%)  route 0.306ns (51.276%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.609     1.476    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X103Y51        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg[8]/Q
                         net (fo=2, routed)           0.306     1.923    firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__1[8]
    SLICE_X108Y49        LUT2 (Prop_lut2_I0_O)        0.045     1.968 r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89[8]_i_5/O
                         net (fo=1, routed)           0.000     1.968    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89[8]_i_5_n_2
    SLICE_X108Y49        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.073 r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.073    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[8]_i_1_n_8
    SLICE_X108Y49        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.913     2.028    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X108Y49        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[9]/C
                         clock pessimism             -0.248     1.780    
    SLICE_X108Y49        FDRE (Hold_fdre_C_D)         0.134     1.914    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.407ns (71.642%)  route 0.161ns (28.358%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.642     1.508    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X108Y49        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDRE (Prop_fdre_C_Q)         0.164     1.672 r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[11]/Q
                         net (fo=3, routed)           0.160     1.833    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[11]
    SLICE_X108Y49        LUT2 (Prop_lut2_I1_O)        0.045     1.878 r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89[8]_i_2/O
                         net (fo=1, routed)           0.000     1.878    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89[8]_i_2_n_2
    SLICE_X108Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.987 r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[8]_i_1_n_2
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.077 r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.077    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[12]_i_1_n_8
    SLICE_X108Y50        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.906     2.021    firConvolutionCodeHoisting_IP/U0/ap_clk
    SLICE_X108Y50        FDRE                                         r  firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[13]/C
                         clock pessimism             -0.248     1.773    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.134     1.907    firConvolutionCodeHoisting_IP/U0/accumulator_reg_89_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y21     firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg__0/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y20     firConvolutionCodeHoisting_IP/U0/tmp_4_fu_142_p2/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X102Y49   firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X103Y50   firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X103Y50   firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X103Y50   firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X102Y50   firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X102Y50   firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X102Y50   firConvolutionCodeHoisting_IP/U0/tmp_4_reg_202_reg[15]/C
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X108Y55   firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_24_24/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X108Y55   firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_25_25/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X108Y55   firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_26_26/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X108Y55   firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_27_27/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y54   firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y54   firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y54   firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y54   firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y55   firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y55   firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_14_14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y54   firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y54   firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y54   firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y54   firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y55   firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y55   firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_14_14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y55   firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_15_15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X102Y55   firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_16_16/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y51   firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_17_17/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y51   firConvolutionCodeHoisting_IP/U0/shiftRegister_U/firConvolutionCodbkb_ram_U/ram_reg_0_15_18_18/SP/CLK



