// Seed: 3093954803
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8, id_9;
  always @(*) id_4 = id_6 - id_5;
endmodule
module module_1 (
    output wor id_0,
    output wand id_1,
    input tri id_2,
    input tri0 id_3,
    output tri id_4,
    output tri0 id_5,
    input tri1 id_6,
    output supply0 id_7,
    input wand id_8,
    output supply1 id_9,
    input uwire id_10,
    input tri1 id_11,
    output supply1 id_12,
    output wand id_13,
    output tri1 id_14,
    input uwire id_15,
    input tri0 id_16,
    output tri1 id_17,
    input tri0 id_18,
    input tri1 id_19,
    output wire id_20,
    input tri1 id_21,
    input tri0 id_22,
    output wand id_23,
    input supply1 id_24,
    input supply1 id_25,
    input supply1 id_26
);
  assign id_12 = 1'b0;
  wire id_28;
  module_0(
      id_28, id_28, id_28, id_28, id_28, id_28, id_28
  );
  wire id_29;
  assign id_14 = id_8;
endmodule
