Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Mon Apr 20 15:05:38 2020
| Host             : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command          : report_power -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/iir_sos16/iir_sos16_ED97_5_ultrascale2_250/implementedSystem_power_synth.rpt
| Design           : implementedSystem_toplevel
| Device           : xcvu13p-fhga2104-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.517        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.560        |
| Device Static (W)        | 2.957        |
| Effective TJA (C/W)      | 0.5          |
| Max Ambient (C)          | 98.1         |
| Junction Temperature (C) | 26.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.070 |        3 |       --- |             --- |
| CLB Logic               |     0.199 |    15844 |       --- |             --- |
|   LUT as Logic          |     0.157 |     4700 |   1728000 |            0.27 |
|   LUT as Shift Register |     0.024 |     2089 |    791040 |            0.26 |
|   Register              |     0.017 |     7353 |   3456000 |            0.21 |
|   CARRY8                |     0.001 |      105 |    216000 |            0.05 |
|   Others                |     0.000 |      244 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |      112 |   1728000 |           <0.01 |
| Signals                 |     0.246 |    11180 |       --- |             --- |
| DSPs                    |     0.016 |       10 |     12288 |            0.08 |
| I/O                     |     0.030 |       66 |       832 |            7.93 |
| Static Power            |     2.957 |          |           |                 |
| Total                   |     3.517 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.850 |     1.775 |       0.624 |      1.151 |
| Vccint_io  |       0.850 |     0.144 |       0.001 |      0.142 |
| Vccbram    |       0.850 |     0.020 |       0.000 |      0.020 |
| Vccaux     |       1.800 |     0.886 |       0.000 |      0.886 |
| Vccaux_io  |       1.800 |     0.112 |       0.007 |      0.104 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.009 |       0.009 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.032 |       0.000 |      0.032 |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             4.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| implementedSystem_toplevel      |     0.560 |
|   Delay101No_instance           |     0.001 |
|   Delay102No_instance           |    <0.001 |
|   Delay103No_instance           |    <0.001 |
|   Delay10No_instance            |     0.002 |
|   Delay110No_instance           |     0.001 |
|   Delay111No_instance           |     0.001 |
|   Delay118No_instance           |     0.001 |
|   Delay11No2_instance           |    <0.001 |
|   Delay11No_instance            |     0.004 |
|   Delay121No_instance           |     0.001 |
|   Delay12No5_instance           |     0.002 |
|   Delay131No_instance           |     0.001 |
|   Delay134No_instance           |    <0.001 |
|   Delay138No_instance           |     0.001 |
|   Delay139No_instance           |     0.001 |
|   Delay13No_instance            |    <0.001 |
|   Delay141No_instance           |     0.001 |
|   Delay14No1_instance           |     0.001 |
|   Delay152No_instance           |     0.003 |
|   Delay154No_instance           |     0.002 |
|   Delay155No_instance           |    <0.001 |
|   Delay15No3_instance           |     0.004 |
|   Delay16No1_instance           |    <0.001 |
|   Delay17No1_instance           |     0.001 |
|   Delay17No2_instance           |     0.004 |
|   Delay17No_instance            |    <0.001 |
|   Delay1No10_instance           |     0.006 |
|   Delay1No116_instance          |    <0.001 |
|   Delay1No117_instance          |    <0.001 |
|   Delay1No11_instance           |     0.007 |
|   Delay1No12_instance           |     0.006 |
|   Delay1No13_instance           |     0.007 |
|   Delay1No14_instance           |     0.006 |
|   Delay1No15_instance           |     0.008 |
|   Delay1No16_instance           |     0.005 |
|   Delay1No17_instance           |     0.008 |
|   Delay1No18_instance           |     0.005 |
|   Delay1No19_instance           |     0.008 |
|   Delay1No1_instance            |     0.002 |
|   Delay1No20_instance           |     0.005 |
|   Delay1No2_instance            |    <0.001 |
|   Delay1No3_instance            |     0.001 |
|   Delay1No4_instance            |    <0.001 |
|   Delay1No5_instance            |     0.002 |
|   Delay1No6_instance            |    <0.001 |
|   Delay1No7_instance            |     0.001 |
|   Delay1No8_instance            |    <0.001 |
|   Delay1No9_instance            |     0.001 |
|   Delay1No_instance             |    <0.001 |
|   Delay21No_instance            |    <0.001 |
|   Delay28No_instance            |    <0.001 |
|   Delay30No_instance            |    <0.001 |
|   Delay31No_instance            |    <0.001 |
|   Delay38No_instance            |    <0.001 |
|   Delay41No_instance            |    <0.001 |
|   Delay48No_instance            |    <0.001 |
|   Delay4No15_instance           |    <0.001 |
|   Delay51No_instance            |    <0.001 |
|   Delay60No_instance            |    <0.001 |
|   Delay61No_instance            |    <0.001 |
|   Delay71No_instance            |    <0.001 |
|   Delay72No_instance            |     0.001 |
|   Delay7No2_instance            |    <0.001 |
|   Delay80No_instance            |     0.001 |
|   Delay81No1_instance           |    <0.001 |
|   Delay81No_instance            |    <0.001 |
|   Delay82No_instance            |    <0.001 |
|   Delay91No_instance            |     0.001 |
|   Delay92No_instance            |    <0.001 |
|   Delay93No_instance            |    <0.001 |
|   In2_IBUF[0]_inst              |    <0.001 |
|   In2_IBUF[10]_inst             |    <0.001 |
|   In2_IBUF[11]_inst             |    <0.001 |
|   In2_IBUF[12]_inst             |    <0.001 |
|   In2_IBUF[13]_inst             |    <0.001 |
|   In2_IBUF[14]_inst             |    <0.001 |
|   In2_IBUF[15]_inst             |    <0.001 |
|   In2_IBUF[16]_inst             |    <0.001 |
|   In2_IBUF[17]_inst             |    <0.001 |
|   In2_IBUF[18]_inst             |    <0.001 |
|   In2_IBUF[19]_inst             |    <0.001 |
|   In2_IBUF[1]_inst              |    <0.001 |
|   In2_IBUF[20]_inst             |    <0.001 |
|   In2_IBUF[21]_inst             |    <0.001 |
|   In2_IBUF[22]_inst             |    <0.001 |
|   In2_IBUF[23]_inst             |    <0.001 |
|   In2_IBUF[24]_inst             |    <0.001 |
|   In2_IBUF[25]_inst             |    <0.001 |
|   In2_IBUF[26]_inst             |    <0.001 |
|   In2_IBUF[27]_inst             |    <0.001 |
|   In2_IBUF[28]_inst             |    <0.001 |
|   In2_IBUF[29]_inst             |    <0.001 |
|   In2_IBUF[2]_inst              |    <0.001 |
|   In2_IBUF[30]_inst             |    <0.001 |
|   In2_IBUF[31]_inst             |    <0.001 |
|   In2_IBUF[3]_inst              |    <0.001 |
|   In2_IBUF[4]_inst              |    <0.001 |
|   In2_IBUF[5]_inst              |    <0.001 |
|   In2_IBUF[6]_inst              |    <0.001 |
|   In2_IBUF[7]_inst              |    <0.001 |
|   In2_IBUF[8]_inst              |    <0.001 |
|   In2_IBUF[9]_inst              |    <0.001 |
|   MUX_Product1_impl_1_instance  |     0.010 |
|   MUX_Product20_impl_1_instance |     0.010 |
|   MUX_Product37_impl_0_instance |     0.002 |
|   MUX_Product37_impl_1_instance |     0.008 |
|   MUX_Product50_impl_1_instance |     0.006 |
|   MUX_Product_impl_1_instance   |     0.010 |
|   MUX_Sum14_impl_0_instance     |     0.009 |
|   MUX_Sum14_impl_1_instance     |     0.009 |
|   MUX_Sum1_impl_0_instance      |     0.007 |
|   MUX_Sum1_impl_1_instance      |     0.007 |
|   MUX_Sum26_impl_0_instance     |     0.009 |
|   MUX_Sum26_impl_1_instance     |     0.009 |
|   MUX_Sum28_impl_0_instance     |     0.008 |
|   MUX_Sum28_impl_1_instance     |     0.008 |
|   MUX_Sum36_impl_0_instance     |     0.006 |
|   MUX_Sum36_impl_1_instance     |     0.004 |
|   ModCount141_instance          |     0.064 |
|   Product1_impl_instance        |     0.007 |
|     SignificandMultiplication   |     0.004 |
|   Product20_impl_instance       |     0.008 |
|     SignificandMultiplication   |     0.005 |
|   Product37_impl_instance       |     0.007 |
|     SignificandMultiplication   |     0.005 |
|   Product50_impl_instance       |     0.007 |
|     SignificandMultiplication   |     0.005 |
|   Product_impl_instance         |     0.007 |
|     SignificandMultiplication   |     0.005 |
|   SharedReg10_instance          |     0.003 |
|   SharedReg11_instance          |     0.002 |
|   SharedReg12_instance          |    <0.001 |
|   SharedReg13_instance          |     0.001 |
|   SharedReg14_instance          |     0.004 |
|   SharedReg15_instance          |     0.002 |
|   SharedReg16_instance          |     0.002 |
|   SharedReg17_instance          |     0.001 |
|   SharedReg18_instance          |    <0.001 |
|   SharedReg19_instance          |     0.002 |
|   SharedReg1_instance           |     0.003 |
|   SharedReg20_instance          |     0.002 |
|   SharedReg21_instance          |     0.001 |
|   SharedReg22_instance          |     0.004 |
|   SharedReg23_instance          |    <0.001 |
|   SharedReg24_instance          |     0.002 |
|   SharedReg25_instance          |    <0.001 |
|   SharedReg26_instance          |     0.001 |
|   SharedReg27_instance          |     0.004 |
|   SharedReg28_instance          |     0.002 |
|   SharedReg29_instance          |     0.002 |
|   SharedReg2_instance           |     0.004 |
|   SharedReg30_instance          |     0.005 |
|   SharedReg31_instance          |     0.002 |
|   SharedReg32_instance          |     0.001 |
|   SharedReg33_instance          |     0.002 |
|   SharedReg34_instance          |     0.002 |
|   SharedReg35_instance          |     0.002 |
|   SharedReg36_instance          |     0.006 |
|   SharedReg37_instance          |     0.001 |
|   SharedReg38_instance          |     0.001 |
|   SharedReg39_instance          |     0.001 |
|   SharedReg3_instance           |     0.002 |
|   SharedReg40_instance          |     0.002 |
|   SharedReg41_instance          |     0.002 |
|   SharedReg42_instance          |     0.002 |
|   SharedReg43_instance          |     0.003 |
|   SharedReg44_instance          |     0.004 |
|   SharedReg45_instance          |     0.005 |
|   SharedReg47_instance          |     0.003 |
|   SharedReg48_instance          |     0.003 |
|   SharedReg49_instance          |     0.002 |
|   SharedReg4_instance           |     0.002 |
|   SharedReg50_instance          |     0.005 |
|   SharedReg51_instance          |     0.002 |
|   SharedReg52_instance          |     0.001 |
|   SharedReg53_instance          |     0.002 |
|   SharedReg54_instance          |     0.004 |
|   SharedReg55_instance          |     0.001 |
|   SharedReg56_instance          |     0.001 |
|   SharedReg57_instance          |     0.001 |
|   SharedReg58_instance          |     0.001 |
|   SharedReg59_instance          |     0.003 |
|   SharedReg5_instance           |     0.002 |
|   SharedReg60_instance          |     0.004 |
|   SharedReg6_instance           |     0.003 |
|   SharedReg7_instance           |     0.002 |
|   SharedReg8_instance           |     0.001 |
|   SharedReg9_instance           |     0.001 |
|   SharedReg_instance            |     0.003 |
|   Sum14_impl_instance           |     0.008 |
|     FPAddSubOp_instance         |     0.008 |
|       LZC_component             |     0.004 |
|       fracAdder                 |     0.001 |
|   Sum1_impl_instance            |     0.009 |
|     FPAddSubOp_instance         |     0.009 |
|       LZC_component             |     0.004 |
|       fracAdder                 |     0.001 |
|   Sum26_impl_instance           |     0.009 |
|     FPAddSubOp_instance         |     0.009 |
|       LZC_component             |     0.004 |
|       fracAdder                 |     0.001 |
|   Sum28_impl_instance           |     0.008 |
|     FPAddSubOp_instance         |     0.008 |
|       LZC_component             |     0.004 |
|       fracAdder                 |     0.001 |
|   Sum36_impl_instance           |     0.008 |
|     FPAddSubOp_instance         |     0.008 |
|       LZC_component             |     0.004 |
|       fracAdder                 |     0.001 |
|   clk_IBUF_inst                 |    <0.001 |
|   rst_IBUF_inst                 |    <0.001 |
+---------------------------------+-----------+


