<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="223" />
   <irq preferredWidth="34" />
   <description preferredWidth="59" />
   <baseaddress preferredWidth="123" />
   <inputclock preferredWidth="83" />
   <endaddress preferredWidth="30" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="286" />
   <clocksource preferredWidth="288" />
   <frequency preferredWidth="269" />
  </columns>
 </clocktable>
 <window width="1160" height="727" x="-7" y="0" />
 <library expandedCategories="Project,Library" />
 <generation block_symbol_file="0" />
 <hdlexample language="VERILOG" />
</preferences>
