 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 15:09:29 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          4.34
  Critical Path Slack:          -3.82
  Critical Path Clk Period:      1.00
  Total Negative Slack:      -4036.97
  No. of Violating Paths:     1191.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               7906
  Buf/Inv Cell Count:            1526
  Buf Cell Count:                 105
  Inv Cell Count:                1421
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      6714
  Sequential Cell Count:         1192
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    33893.756137
  Noncombinational Area: 24821.291475
  Buf/Inv Area:           6149.647835
  Total Buffer Area:           590.57
  Total Inverter Area:        5559.08
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             58715.047612
  Design Area:           58715.047612


  Design Rules
  -----------------------------------
  Total Number of Nets:          7912
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                 33.29
  Mapping Optimization:               54.15
  -----------------------------------------
  Overall Compile Time:              104.28
  Overall Compile Wall Clock Time:   106.03

  --------------------------------------------------------------------

  Design  WNS: 3.82  TNS: 4036.97  Number of Violating Paths: 1191


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
