# Copyright 2023-2024 NXP
#
# SPDX-License-Identifier: BSD-3-Clause

revisions:
  a0: {}
latest: a0

# General MCU information
info:
  use_in_doc: True # Include this MCU in generated documentation
  purpose: General Purpose Processor
  # Web page of MCU representative
  web: https://www.nxp.com/products/processors-and-microcontrollers/arm-microcontrollers/general-purpose-mcus/mcx-arm-cortex-m/mcx-a-series-microcontrollers/mcx-a13x-14x-15x-mcus-with-arm-cortex-m33-scalable-device-options-low-power-and-intelligent-peripherals:MCX-A13X-A14X-A15X
  memory_map: # Memory map basic info
    internal-flash:
      start_int: 0x0
      size_int: 0x10_0000
      external: false
    sram:
      start_int: 0x2000_0000
      size_int: 0x2_0000
      external: false
  isp:
    rom:
      protocol: mboot
      usb:
        vid: 0x1FC9
        pid: 0x015e

features:
  # ======== Communication buffer section ========
  comm_buffer:
    address: 0x2000_0000
    size: 0x1000

  # ======== DAT section ========
  dat:
    dmbox_ap_ix: 1 # Typical Index of debug mailbox access port is 2
    non_standard_statuses: # dictionary of non standard return statuses from various commands
      2:  # Command get_crp_level
        0xFFFF_FFFF: ROP_STATE = 0xFFFF_FFFF (erased FLASH value), no ROP. Default for blank state
        0xEEBA_04C3: ROP_STATE = 0xEEBA_04C3. Debug disabled and unlocked, can be modified by customer, only limited debug mailbox commands available
        0x4939_8D8B: ROP_STATE = 0x4939_8D8B. Debug disabled and locked, cannot be modified by customer, only limited debug mailbox commands available
        0xB0AB_B703: ROP_STATE = 0xB0AB_B703. Debug disabled and locked, cannot be modified by customer, no debug mailbox commands available

  # ======== Blhost section ========
  blhost:
    sub_features: [overridden_properties]
    overridden_properties: mcxa1_series

  # ======== MBI section ========
  mbi:
    mbi_classes:
      plain_xip:
        image_type: PLAIN_IMAGE
        mixins:
          - Mbi_MixinApp
          - Mbi_MixinIvt
          - Mbi_MixinImageVersion
          - Mbi_ExportMixinApp
      crc_xip:
        image_type: CRC_XIP_IMAGE
        mixins:
          - Mbi_MixinApp
          - Mbi_MixinIvt
          - Mbi_MixinImageVersion
          - Mbi_ExportMixinApp
          - Mbi_ExportMixinCrcSign
    images:
      xip:
        plain: plain_xip
        crc: crc_xip

  # ======== PFR section ========
  pfr:
    sub_features: [cmpa]
    cmpa: # CMPA description
      erase_method: flash_erase
      address: 0x100_0000
      size: 512
      reg_spec: pfr_cmpa.json

  # ======== Bootable image section ========
  bootable_image:
    mem_types:
      internal:
        segments:
          mbi: 0x00
