

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Mon Jul 22 20:55:04 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W14_6_OPT3_SAT
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     5.576|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  861|  861|  861|  861|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Loop        |  860|  860|       172|          -|          -|     5|    no    |
        | + Col_Loop       |  170|  170|        34|          -|          -|     5|    no    |
        |  ++ Filter_Loop  |   32|   32|         2|          -|          -|    16|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_type/flat.cpp:6]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %0 ], [ %i, %Row_Loop_end ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 8 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.13ns)   --->   "%icmp_ln6 = icmp eq i3 %r_0, -3" [cnn_ap_type/flat.cpp:6]   --->   Operation 9 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.65ns)   --->   "%r = add i3 %r_0, 1" [cnn_ap_type/flat.cpp:6]   --->   Operation 11 'add' 'r' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %6, label %Row_Loop_begin" [cnn_ap_type/flat.cpp:6]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str11) nounwind" [cnn_ap_type/flat.cpp:7]   --->   Operation 13 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str11)" [cnn_ap_type/flat.cpp:7]   --->   Operation 14 'specregionbegin' 'tmp' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 80" [cnn_ap_type/flat.cpp:15]   --->   Operation 15 'add' 'i' <Predicate = (!icmp_ln6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i3 %r_0 to i6" [cnn_ap_type/flat.cpp:14]   --->   Operation 16 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0, i2 0)" [cnn_ap_type/flat.cpp:14]   --->   Operation 17 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i5 %tmp_s to i6" [cnn_ap_type/flat.cpp:14]   --->   Operation 18 'zext' 'zext_ln203_7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.78ns)   --->   "%add_ln203 = add i6 %zext_ln203_6, %zext_ln203_7" [cnn_ap_type/flat.cpp:14]   --->   Operation 19 'add' 'add_ln203' <Predicate = (!icmp_ln6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_type/flat.cpp:9]   --->   Operation 20 'br' <Predicate = (!icmp_ln6)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_type/flat.cpp:19]   --->   Operation 21 'ret' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%i_1 = phi i9 [ %i_0, %Row_Loop_begin ], [ %add_ln15, %Col_Loop_end ]" [cnn_ap_type/flat.cpp:15]   --->   Operation 22 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 23 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.13ns)   --->   "%icmp_ln9 = icmp eq i3 %c_0, -3" [cnn_ap_type/flat.cpp:9]   --->   Operation 24 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 25 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.65ns)   --->   "%c = add i3 %c_0, 1" [cnn_ap_type/flat.cpp:9]   --->   Operation 26 'add' 'c' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %Row_Loop_end, label %Col_Loop_begin" [cnn_ap_type/flat.cpp:9]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str112) nounwind" [cnn_ap_type/flat.cpp:10]   --->   Operation 28 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str112)" [cnn_ap_type/flat.cpp:10]   --->   Operation 29 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.82ns)   --->   "%add_ln15 = add i9 %i_1, 16" [cnn_ap_type/flat.cpp:15]   --->   Operation 30 'add' 'add_ln15' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i3 %c_0 to i6" [cnn_ap_type/flat.cpp:14]   --->   Operation 31 'zext' 'zext_ln203_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.82ns)   --->   "%add_ln203_3 = add i6 %zext_ln203_8, %add_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 32 'add' 'add_ln203_3' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_18_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln203_3, i4 0)" [cnn_ap_type/flat.cpp:12]   --->   Operation 33 'bitconcatenate' 'tmp_18_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_type/flat.cpp:12]   --->   Operation 34 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str11, i32 %tmp)" [cnn_ap_type/flat.cpp:18]   --->   Operation 35 'specregionend' 'empty_54' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_type/flat.cpp:6]   --->   Operation 36 'br' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%i_2 = phi i9 [ %i_1, %Col_Loop_begin ], [ %add_ln15_1, %5 ]" [cnn_ap_type/flat.cpp:15]   --->   Operation 37 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Col_Loop_begin ], [ %f, %5 ]"   --->   Operation 38 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.36ns)   --->   "%icmp_ln12 = icmp eq i5 %f_0, -16" [cnn_ap_type/flat.cpp:12]   --->   Operation 39 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 40 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [cnn_ap_type/flat.cpp:12]   --->   Operation 41 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %Col_Loop_end, label %4" [cnn_ap_type/flat.cpp:12]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln203_9 = zext i5 %f_0 to i10" [cnn_ap_type/flat.cpp:14]   --->   Operation 43 'zext' 'zext_ln203_9' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.73ns)   --->   "%add_ln203_4 = add i10 %zext_ln203_9, %tmp_18_cast" [cnn_ap_type/flat.cpp:14]   --->   Operation 44 'add' 'add_ln203_4' <Predicate = (!icmp_ln12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i10 %add_ln203_4 to i64" [cnn_ap_type/flat.cpp:14]   --->   Operation 45 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr = getelementptr [400 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln203_10" [cnn_ap_type/flat.cpp:14]   --->   Operation 46 'getelementptr' 'max_pool_out_V_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (3.25ns)   --->   "%max_pool_out_V_load = load i14* %max_pool_out_V_addr, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 47 'load' 'max_pool_out_V_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str112, i32 %tmp_6)" [cnn_ap_type/flat.cpp:17]   --->   Operation 48 'specregionend' 'empty_53' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_type/flat.cpp:9]   --->   Operation 49 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str213) nounwind" [cnn_ap_type/flat.cpp:13]   --->   Operation 50 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/2] (3.25ns)   --->   "%max_pool_out_V_load = load i14* %max_pool_out_V_addr, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 51 'load' 'max_pool_out_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %i_2, i32 3, i32 8)" [cnn_ap_type/flat.cpp:14]   --->   Operation 52 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i9 %i_2 to i3" [cnn_ap_type/flat.cpp:14]   --->   Operation 53 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i3 %trunc_ln203 to i64" [cnn_ap_type/flat.cpp:14]   --->   Operation 54 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%flat_array_0_V_addr = getelementptr [8 x i14]* %flat_array_0_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 55 'getelementptr' 'flat_array_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%flat_array_1_V_addr = getelementptr [8 x i14]* %flat_array_1_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 56 'getelementptr' 'flat_array_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%flat_array_2_V_addr = getelementptr [8 x i14]* %flat_array_2_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 57 'getelementptr' 'flat_array_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%flat_array_3_V_addr = getelementptr [8 x i14]* %flat_array_3_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 58 'getelementptr' 'flat_array_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%flat_array_4_V_addr = getelementptr [8 x i14]* %flat_array_4_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 59 'getelementptr' 'flat_array_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%flat_array_5_V_addr = getelementptr [8 x i14]* %flat_array_5_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 60 'getelementptr' 'flat_array_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%flat_array_6_V_addr = getelementptr [8 x i14]* %flat_array_6_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 61 'getelementptr' 'flat_array_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%flat_array_7_V_addr = getelementptr [8 x i14]* %flat_array_7_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 62 'getelementptr' 'flat_array_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%flat_array_8_V_addr = getelementptr [8 x i14]* %flat_array_8_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 63 'getelementptr' 'flat_array_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%flat_array_9_V_addr = getelementptr [8 x i14]* %flat_array_9_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 64 'getelementptr' 'flat_array_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%flat_array_10_V_add = getelementptr [8 x i14]* %flat_array_10_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 65 'getelementptr' 'flat_array_10_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%flat_array_11_V_add = getelementptr [8 x i14]* %flat_array_11_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 66 'getelementptr' 'flat_array_11_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%flat_array_12_V_add = getelementptr [8 x i14]* %flat_array_12_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 67 'getelementptr' 'flat_array_12_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%flat_array_13_V_add = getelementptr [8 x i14]* %flat_array_13_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 68 'getelementptr' 'flat_array_13_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%flat_array_14_V_add = getelementptr [8 x i14]* %flat_array_14_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 69 'getelementptr' 'flat_array_14_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%flat_array_15_V_add = getelementptr [8 x i14]* %flat_array_15_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 70 'getelementptr' 'flat_array_15_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%flat_array_16_V_add = getelementptr [8 x i14]* %flat_array_16_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 71 'getelementptr' 'flat_array_16_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%flat_array_17_V_add = getelementptr [8 x i14]* %flat_array_17_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 72 'getelementptr' 'flat_array_17_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%flat_array_18_V_add = getelementptr [8 x i14]* %flat_array_18_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 73 'getelementptr' 'flat_array_18_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%flat_array_19_V_add = getelementptr [8 x i14]* %flat_array_19_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 74 'getelementptr' 'flat_array_19_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%flat_array_20_V_add = getelementptr [8 x i14]* %flat_array_20_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 75 'getelementptr' 'flat_array_20_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%flat_array_21_V_add = getelementptr [8 x i14]* %flat_array_21_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 76 'getelementptr' 'flat_array_21_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%flat_array_22_V_add = getelementptr [8 x i14]* %flat_array_22_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 77 'getelementptr' 'flat_array_22_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%flat_array_23_V_add = getelementptr [8 x i14]* %flat_array_23_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 78 'getelementptr' 'flat_array_23_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%flat_array_24_V_add = getelementptr [8 x i14]* %flat_array_24_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 79 'getelementptr' 'flat_array_24_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%flat_array_25_V_add = getelementptr [8 x i14]* %flat_array_25_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 80 'getelementptr' 'flat_array_25_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%flat_array_26_V_add = getelementptr [8 x i14]* %flat_array_26_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 81 'getelementptr' 'flat_array_26_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%flat_array_27_V_add = getelementptr [8 x i14]* %flat_array_27_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 82 'getelementptr' 'flat_array_27_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%flat_array_28_V_add = getelementptr [8 x i14]* %flat_array_28_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 83 'getelementptr' 'flat_array_28_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%flat_array_29_V_add = getelementptr [8 x i14]* %flat_array_29_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 84 'getelementptr' 'flat_array_29_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%flat_array_30_V_add = getelementptr [8 x i14]* %flat_array_30_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 85 'getelementptr' 'flat_array_30_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%flat_array_31_V_add = getelementptr [8 x i14]* %flat_array_31_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 86 'getelementptr' 'flat_array_31_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%flat_array_32_V_add = getelementptr [8 x i14]* %flat_array_32_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 87 'getelementptr' 'flat_array_32_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%flat_array_33_V_add = getelementptr [8 x i14]* %flat_array_33_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 88 'getelementptr' 'flat_array_33_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%flat_array_34_V_add = getelementptr [8 x i14]* %flat_array_34_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 89 'getelementptr' 'flat_array_34_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%flat_array_35_V_add = getelementptr [8 x i14]* %flat_array_35_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 90 'getelementptr' 'flat_array_35_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%flat_array_36_V_add = getelementptr [8 x i14]* %flat_array_36_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 91 'getelementptr' 'flat_array_36_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%flat_array_37_V_add = getelementptr [8 x i14]* %flat_array_37_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 92 'getelementptr' 'flat_array_37_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%flat_array_38_V_add = getelementptr [8 x i14]* %flat_array_38_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 93 'getelementptr' 'flat_array_38_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%flat_array_39_V_add = getelementptr [8 x i14]* %flat_array_39_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 94 'getelementptr' 'flat_array_39_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%flat_array_40_V_add = getelementptr [8 x i14]* %flat_array_40_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 95 'getelementptr' 'flat_array_40_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%flat_array_41_V_add = getelementptr [8 x i14]* %flat_array_41_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 96 'getelementptr' 'flat_array_41_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%flat_array_42_V_add = getelementptr [8 x i14]* %flat_array_42_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 97 'getelementptr' 'flat_array_42_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%flat_array_43_V_add = getelementptr [8 x i14]* %flat_array_43_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 98 'getelementptr' 'flat_array_43_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%flat_array_44_V_add = getelementptr [8 x i14]* %flat_array_44_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 99 'getelementptr' 'flat_array_44_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%flat_array_45_V_add = getelementptr [8 x i14]* %flat_array_45_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 100 'getelementptr' 'flat_array_45_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%flat_array_46_V_add = getelementptr [8 x i14]* %flat_array_46_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 101 'getelementptr' 'flat_array_46_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%flat_array_47_V_add = getelementptr [8 x i14]* %flat_array_47_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 102 'getelementptr' 'flat_array_47_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%flat_array_48_V_add = getelementptr [8 x i14]* %flat_array_48_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 103 'getelementptr' 'flat_array_48_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%flat_array_49_V_add = getelementptr [8 x i14]* %flat_array_49_V, i64 0, i64 %zext_ln203" [cnn_ap_type/flat.cpp:14]   --->   Operation 104 'getelementptr' 'flat_array_49_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (1.48ns)   --->   "switch i6 %tmp_1, label %branch49 [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
    i6 31, label %branch31
    i6 -32, label %branch32
    i6 -31, label %branch33
    i6 -30, label %branch34
    i6 -29, label %branch35
    i6 -28, label %branch36
    i6 -27, label %branch37
    i6 -26, label %branch38
    i6 -25, label %branch39
    i6 -24, label %branch40
    i6 -23, label %branch41
    i6 -22, label %branch42
    i6 -21, label %branch43
    i6 -20, label %branch44
    i6 -19, label %branch45
    i6 -18, label %branch46
    i6 -17, label %branch47
    i6 -16, label %branch48
  ]" [cnn_ap_type/flat.cpp:14]   --->   Operation 105 'switch' <Predicate = true> <Delay = 1.48>
ST_5 : Operation 106 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_48_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 106 'store' <Predicate = (tmp_1 == 48)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 107 'br' <Predicate = (tmp_1 == 48)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_47_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 108 'store' <Predicate = (tmp_1 == 47)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 109 'br' <Predicate = (tmp_1 == 47)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_46_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 110 'store' <Predicate = (tmp_1 == 46)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 111 'br' <Predicate = (tmp_1 == 46)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_45_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 112 'store' <Predicate = (tmp_1 == 45)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 113 'br' <Predicate = (tmp_1 == 45)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_44_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 114 'store' <Predicate = (tmp_1 == 44)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 115 'br' <Predicate = (tmp_1 == 44)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_43_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 116 'store' <Predicate = (tmp_1 == 43)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 117 'br' <Predicate = (tmp_1 == 43)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_42_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 118 'store' <Predicate = (tmp_1 == 42)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 119 'br' <Predicate = (tmp_1 == 42)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_41_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 120 'store' <Predicate = (tmp_1 == 41)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 121 'br' <Predicate = (tmp_1 == 41)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_40_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 122 'store' <Predicate = (tmp_1 == 40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 123 'br' <Predicate = (tmp_1 == 40)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_39_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 124 'store' <Predicate = (tmp_1 == 39)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 125 'br' <Predicate = (tmp_1 == 39)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_38_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 126 'store' <Predicate = (tmp_1 == 38)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 127 'br' <Predicate = (tmp_1 == 38)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_37_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 128 'store' <Predicate = (tmp_1 == 37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 129 'br' <Predicate = (tmp_1 == 37)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_36_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 130 'store' <Predicate = (tmp_1 == 36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 131 'br' <Predicate = (tmp_1 == 36)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_35_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 132 'store' <Predicate = (tmp_1 == 35)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 133 'br' <Predicate = (tmp_1 == 35)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_34_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 134 'store' <Predicate = (tmp_1 == 34)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 135 'br' <Predicate = (tmp_1 == 34)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_33_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 136 'store' <Predicate = (tmp_1 == 33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 137 'br' <Predicate = (tmp_1 == 33)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_32_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 138 'store' <Predicate = (tmp_1 == 32)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 139 'br' <Predicate = (tmp_1 == 32)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_31_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 140 'store' <Predicate = (tmp_1 == 31)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 141 'br' <Predicate = (tmp_1 == 31)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_30_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 142 'store' <Predicate = (tmp_1 == 30)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 143 'br' <Predicate = (tmp_1 == 30)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_29_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 144 'store' <Predicate = (tmp_1 == 29)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 145 'br' <Predicate = (tmp_1 == 29)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_28_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 146 'store' <Predicate = (tmp_1 == 28)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 147 'br' <Predicate = (tmp_1 == 28)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_27_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 148 'store' <Predicate = (tmp_1 == 27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 149 'br' <Predicate = (tmp_1 == 27)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_26_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 150 'store' <Predicate = (tmp_1 == 26)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 151 'br' <Predicate = (tmp_1 == 26)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_25_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 152 'store' <Predicate = (tmp_1 == 25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 153 'br' <Predicate = (tmp_1 == 25)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_24_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 154 'store' <Predicate = (tmp_1 == 24)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 155 'br' <Predicate = (tmp_1 == 24)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_23_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 156 'store' <Predicate = (tmp_1 == 23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 157 'br' <Predicate = (tmp_1 == 23)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_22_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 158 'store' <Predicate = (tmp_1 == 22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 159 'br' <Predicate = (tmp_1 == 22)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_21_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 160 'store' <Predicate = (tmp_1 == 21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 161 'br' <Predicate = (tmp_1 == 21)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_20_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 162 'store' <Predicate = (tmp_1 == 20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 163 'br' <Predicate = (tmp_1 == 20)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_19_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 164 'store' <Predicate = (tmp_1 == 19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 165 'br' <Predicate = (tmp_1 == 19)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_18_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 166 'store' <Predicate = (tmp_1 == 18)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 167 'br' <Predicate = (tmp_1 == 18)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_17_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 168 'store' <Predicate = (tmp_1 == 17)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 169 'br' <Predicate = (tmp_1 == 17)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_16_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 170 'store' <Predicate = (tmp_1 == 16)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 171 'br' <Predicate = (tmp_1 == 16)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_15_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 172 'store' <Predicate = (tmp_1 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 173 'br' <Predicate = (tmp_1 == 15)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_14_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 174 'store' <Predicate = (tmp_1 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 175 'br' <Predicate = (tmp_1 == 14)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_13_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 176 'store' <Predicate = (tmp_1 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 177 'br' <Predicate = (tmp_1 == 13)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_12_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 178 'store' <Predicate = (tmp_1 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 179 'br' <Predicate = (tmp_1 == 12)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_11_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 180 'store' <Predicate = (tmp_1 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 181 'br' <Predicate = (tmp_1 == 11)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_10_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 182 'store' <Predicate = (tmp_1 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 183 'br' <Predicate = (tmp_1 == 10)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_9_V_addr, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 184 'store' <Predicate = (tmp_1 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 185 'br' <Predicate = (tmp_1 == 9)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_8_V_addr, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 186 'store' <Predicate = (tmp_1 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 187 'br' <Predicate = (tmp_1 == 8)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_7_V_addr, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 188 'store' <Predicate = (tmp_1 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 189 'br' <Predicate = (tmp_1 == 7)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_6_V_addr, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 190 'store' <Predicate = (tmp_1 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 191 'br' <Predicate = (tmp_1 == 6)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_5_V_addr, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 192 'store' <Predicate = (tmp_1 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 193 'br' <Predicate = (tmp_1 == 5)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_4_V_addr, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 194 'store' <Predicate = (tmp_1 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 195 'br' <Predicate = (tmp_1 == 4)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_3_V_addr, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 196 'store' <Predicate = (tmp_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 197 'br' <Predicate = (tmp_1 == 3)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_2_V_addr, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 198 'store' <Predicate = (tmp_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 199 'br' <Predicate = (tmp_1 == 2)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_1_V_addr, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 200 'store' <Predicate = (tmp_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 201 'br' <Predicate = (tmp_1 == 1)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_0_V_addr, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 202 'store' <Predicate = (tmp_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 203 'br' <Predicate = (tmp_1 == 0)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_49_V_add, align 2" [cnn_ap_type/flat.cpp:14]   --->   Operation 204 'store' <Predicate = (tmp_1 == 63) | (tmp_1 == 62) | (tmp_1 == 61) | (tmp_1 == 60) | (tmp_1 == 59) | (tmp_1 == 58) | (tmp_1 == 57) | (tmp_1 == 56) | (tmp_1 == 55) | (tmp_1 == 54) | (tmp_1 == 53) | (tmp_1 == 52) | (tmp_1 == 51) | (tmp_1 == 50) | (tmp_1 == 49)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/flat.cpp:14]   --->   Operation 205 'br' <Predicate = (tmp_1 == 63) | (tmp_1 == 62) | (tmp_1 == 61) | (tmp_1 == 60) | (tmp_1 == 59) | (tmp_1 == 58) | (tmp_1 == 57) | (tmp_1 == 56) | (tmp_1 == 55) | (tmp_1 == 54) | (tmp_1 == 53) | (tmp_1 == 52) | (tmp_1 == 51) | (tmp_1 == 50) | (tmp_1 == 49)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (1.82ns)   --->   "%add_ln15_1 = add i9 %i_2, 1" [cnn_ap_type/flat.cpp:15]   --->   Operation 206 'add' 'add_ln15_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_type/flat.cpp:12]   --->   Operation 207 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', cnn_ap_type/flat.cpp:15) [54]  (1.77 ns)

 <State 2>: 1.82ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn_ap_type/flat.cpp:15) [54]  (0 ns)
	'add' operation ('i', cnn_ap_type/flat.cpp:15) [63]  (1.82 ns)

 <State 3>: 1.83ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', cnn_ap_type/flat.cpp:9) [71]  (0 ns)
	'add' operation ('add_ln203_3', cnn_ap_type/flat.cpp:14) [81]  (1.83 ns)

 <State 4>: 4.98ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', cnn_ap_type/flat.cpp:12) [86]  (0 ns)
	'add' operation ('add_ln203_4', cnn_ap_type/flat.cpp:14) [94]  (1.73 ns)
	'getelementptr' operation ('max_pool_out_V_addr', cnn_ap_type/flat.cpp:14) [96]  (0 ns)
	'load' operation ('max_pool_out_V_load', cnn_ap_type/flat.cpp:14) on array 'max_pool_out_V' [97]  (3.25 ns)

 <State 5>: 5.58ns
The critical path consists of the following:
	'load' operation ('max_pool_out_V_load', cnn_ap_type/flat.cpp:14) on array 'max_pool_out_V' [97]  (3.25 ns)
	'store' operation ('store_ln14', cnn_ap_type/flat.cpp:14) of variable 'max_pool_out_V_load', cnn_ap_type/flat.cpp:14 on array 'flat_array_0_V' [297]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
