
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-7A8SQ4U

Implementation : BR

# Written on Thu Jun 29 20:01:17 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                Requested     Requested     Clock        Clock                   Clock
Level     Clock                Frequency     Period        Type         Group                   Load 
-----------------------------------------------------------------------------------------------------
0 -       BancoRegistro|WE     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     16   
=====================================================================================================


Clock Load Summary
******************

                     Clock     Source       Clock Pin        Non-clock Pin     Non-clock Pin
Clock                Load      Pin          Seq Example      Seq Example       Comb Example 
--------------------------------------------------------------------------------------------
BancoRegistro|WE     16        WE(port)     mem[7:0].CLK     -                 -            
============================================================================================
