============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Apr 07 2023  05:55:32 pm
  Module:                 fifo1
  Operating conditions:   ss0p75v125c (best_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     

pin:fifo1/wdata_reg_0_/CLK
pin:fifo1/wdata_reg_1_/CLK
pin:fifo1/wdata_reg_2_/CLK
pin:fifo1/wdata_reg_3_/CLK
pin:fifo1/wdata_reg_4_/CLK
pin:fifo1/wdata_reg_5_/CLK
pin:fifo1/wdata_reg_6_/CLK
pin:fifo1/wdata_reg_7_/CLK
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:fifo1/grp_1
exception:fifo1/grp_2
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:fifo1/rinc
port:fifo1/rrst_n
port:fifo1/wclk2x
port:fifo1/wdata_in[0]
port:fifo1/wdata_in[1]
port:fifo1/wdata_in[2]
port:fifo1/wdata_in[3]
port:fifo1/wdata_in[4]
port:fifo1/wdata_in[5]
port:fifo1/wdata_in[6]
port:fifo1/wdata_in[7]
port:fifo1/winc
port:fifo1/wrst_n
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

port:fifo1/rdata[0]
port:fifo1/rdata[1]
port:fifo1/rdata[2]
port:fifo1/rdata[3]
port:fifo1/rdata[4]
port:fifo1/rdata[5]
port:fifo1/rdata[6]
port:fifo1/rdata[7]
port:fifo1/rempty
port:fifo1/wfull
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:fifo1/rinc
port:fifo1/rrst_n
port:fifo1/wclk2x
port:fifo1/wdata_in[0]
port:fifo1/wdata_in[1]
port:fifo1/wdata_in[2]
port:fifo1/wdata_in[3]
port:fifo1/wdata_in[4]
port:fifo1/wdata_in[5]
port:fifo1/wdata_in[6]
port:fifo1/wdata_in[7]
port:fifo1/winc
port:fifo1/wrst_n
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:fifo1/rdata[0]
port:fifo1/rdata[1]
port:fifo1/rdata[2]
port:fifo1/rdata[3]
port:fifo1/rdata[4]
port:fifo1/rdata[5]
port:fifo1/rdata[6]
port:fifo1/rdata[7]
port:fifo1/rempty
port:fifo1/wfull
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     8
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 2
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                          13
 Outputs without clocked external delays                         10
 Inputs without external driver/transition                       13
 Outputs without external load                                   10
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         56

