CAPI=1
[main]
description = "OpenCores I2C Controller core (with slave additions)"

[verilog]
src_files =
 i2c_master_bit_ctrl.v
 i2c_master_byte_ctrl.v
 i2c_master_top.v

include_files =
 i2c_master_defines.v

[provider]
name = opencores
repo_name = i2c
repo_root = trunk/rtl/verilog
revision = 76
