--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1403 paths analyzed, 68 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.338ns.
--------------------------------------------------------------------------------
Slack:                  15.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_23 (FF)
  Destination:          ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.303ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_23 to ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.BQ      Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_23
    SLICE_X15Y24.A1      net (fanout=2)        0.785   ctr/M_ctr_q[23]
    SLICE_X15Y24.A       Tilo                  0.259   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B1      net (fanout=2)        0.956   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y25.D2      net (fanout=14)       1.265   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y25.CLK     Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_26_rstpot
                                                       ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.303ns (1.297ns logic, 3.006ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  15.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_21 (FF)
  Destination:          ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.274ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.186 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_21 to ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.DQ      Tcko                  0.430   ctr/M_ctr_q[21]
                                                       ctr/M_ctr_q_21
    SLICE_X15Y24.A2      net (fanout=2)        0.756   ctr/M_ctr_q[21]
    SLICE_X15Y24.A       Tilo                  0.259   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B1      net (fanout=2)        0.956   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y25.D2      net (fanout=14)       1.265   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y25.CLK     Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_26_rstpot
                                                       ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.274ns (1.297ns logic, 2.977ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  15.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_28 (FF)
  Destination:          ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.078ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.283 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_28 to ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.AQ      Tcko                  0.430   ctr/M_ctr_q[29]
                                                       ctr/M_ctr_q_28
    SLICE_X13Y26.C2      net (fanout=2)        0.724   ctr/M_ctr_q[28]
    SLICE_X13Y26.C       Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_03
    SLICE_X14Y21.B4      net (fanout=2)        1.011   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_03
    SLICE_X14Y21.B       Tilo                  0.235   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y23.B1      net (fanout=16)       1.046   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_0
    SLICE_X13Y23.CLK     Tas                   0.373   ctr/M_ctr_q[14]
                                                       ctr/M_ctr_q_12_rstpot
                                                       ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.078ns (1.297ns logic, 2.781ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  15.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_27 (FF)
  Destination:          ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.077ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_27 to ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.BQ      Tcko                  0.430   M_ctr_value[3]
                                                       ctr/M_ctr_q_27
    SLICE_X13Y26.C1      net (fanout=7)        0.723   M_ctr_value[3]
    SLICE_X13Y26.C       Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_03
    SLICE_X14Y21.B4      net (fanout=2)        1.011   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_03
    SLICE_X14Y21.B       Tilo                  0.235   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y23.B1      net (fanout=16)       1.046   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_0
    SLICE_X13Y23.CLK     Tas                   0.373   ctr/M_ctr_q[14]
                                                       ctr/M_ctr_q_12_rstpot
                                                       ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.077ns (1.297ns logic, 2.780ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  15.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_20 (FF)
  Destination:          ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.091ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.186 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_20 to ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CQ      Tcko                  0.430   ctr/M_ctr_q[21]
                                                       ctr/M_ctr_q_20
    SLICE_X15Y24.A3      net (fanout=2)        0.573   ctr/M_ctr_q[20]
    SLICE_X15Y24.A       Tilo                  0.259   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B1      net (fanout=2)        0.956   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y25.D2      net (fanout=14)       1.265   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y25.CLK     Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_26_rstpot
                                                       ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.091ns (1.297ns logic, 2.794ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  15.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_23 (FF)
  Destination:          ctr/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.091ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_23 to ctr/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.BQ      Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_23
    SLICE_X15Y24.A1      net (fanout=2)        0.785   ctr/M_ctr_q[23]
    SLICE_X15Y24.A       Tilo                  0.259   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B1      net (fanout=2)        0.956   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y25.B1      net (fanout=14)       1.053   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y25.CLK     Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_23_rstpot
                                                       ctr/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.091ns (1.297ns logic, 2.794ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  15.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_28 (FF)
  Destination:          ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.073ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.186 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_28 to ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.AQ      Tcko                  0.430   ctr/M_ctr_q[29]
                                                       ctr/M_ctr_q_28
    SLICE_X13Y26.C2      net (fanout=2)        0.724   ctr/M_ctr_q[28]
    SLICE_X13Y26.C       Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_03
    SLICE_X14Y23.B4      net (fanout=2)        0.787   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_03
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y25.D2      net (fanout=14)       1.265   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y25.CLK     Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_26_rstpot
                                                       ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.073ns (1.297ns logic, 2.776ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  15.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_27 (FF)
  Destination:          ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.072ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_27 to ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.BQ      Tcko                  0.430   M_ctr_value[3]
                                                       ctr/M_ctr_q_27
    SLICE_X13Y26.C1      net (fanout=7)        0.723   M_ctr_value[3]
    SLICE_X13Y26.C       Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_03
    SLICE_X14Y23.B4      net (fanout=2)        0.787   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_03
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y25.D2      net (fanout=14)       1.265   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y25.CLK     Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_26_rstpot
                                                       ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.072ns (1.297ns logic, 2.775ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  15.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_21 (FF)
  Destination:          ctr/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.062ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.186 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_21 to ctr/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.DQ      Tcko                  0.430   ctr/M_ctr_q[21]
                                                       ctr/M_ctr_q_21
    SLICE_X15Y24.A2      net (fanout=2)        0.756   ctr/M_ctr_q[21]
    SLICE_X15Y24.A       Tilo                  0.259   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B1      net (fanout=2)        0.956   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y25.B1      net (fanout=14)       1.053   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y25.CLK     Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_23_rstpot
                                                       ctr/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.062ns (1.297ns logic, 2.765ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  15.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_19 (FF)
  Destination:          ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.030ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.186 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_19 to ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.BQ      Tcko                  0.430   ctr/M_ctr_q[21]
                                                       ctr/M_ctr_q_19
    SLICE_X15Y24.A4      net (fanout=2)        0.512   ctr/M_ctr_q[19]
    SLICE_X15Y24.A       Tilo                  0.259   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B1      net (fanout=2)        0.956   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y25.D2      net (fanout=14)       1.265   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y25.CLK     Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_26_rstpot
                                                       ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.030ns (1.297ns logic, 2.733ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  15.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_23 (FF)
  Destination:          ctr/M_ctr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.003ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.191 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_23 to ctr/M_ctr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.BQ      Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_23
    SLICE_X15Y24.A1      net (fanout=2)        0.785   ctr/M_ctr_q[23]
    SLICE_X15Y24.A       Tilo                  0.259   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B1      net (fanout=2)        0.956   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y27.B5      net (fanout=14)       0.965   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y27.CLK     Tas                   0.373   ctr/M_ctr_q[29]
                                                       ctr/M_ctr_q_29_rstpot
                                                       ctr/M_ctr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      4.003ns (1.297ns logic, 2.706ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  15.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_23 (FF)
  Destination:          ctr/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.005ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_23 to ctr/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.BQ      Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_23
    SLICE_X15Y24.A1      net (fanout=2)        0.785   ctr/M_ctr_q[23]
    SLICE_X15Y24.A       Tilo                  0.259   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B1      net (fanout=2)        0.956   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y25.A5      net (fanout=14)       0.967   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y25.CLK     Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_22_rstpot
                                                       ctr/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.005ns (1.297ns logic, 2.708ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  15.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_23 (FF)
  Destination:          ctr/M_ctr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.998ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.191 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_23 to ctr/M_ctr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.BQ      Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_23
    SLICE_X15Y24.A1      net (fanout=2)        0.785   ctr/M_ctr_q[23]
    SLICE_X15Y24.A       Tilo                  0.259   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B1      net (fanout=2)        0.956   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y27.A5      net (fanout=14)       0.960   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y27.CLK     Tas                   0.373   ctr/M_ctr_q[29]
                                                       ctr/M_ctr_q_28_rstpot
                                                       ctr/M_ctr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      3.998ns (1.297ns logic, 2.701ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  15.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_21 (FF)
  Destination:          ctr/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.976ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.186 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_21 to ctr/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.DQ      Tcko                  0.430   ctr/M_ctr_q[21]
                                                       ctr/M_ctr_q_21
    SLICE_X15Y24.A2      net (fanout=2)        0.756   ctr/M_ctr_q[21]
    SLICE_X15Y24.A       Tilo                  0.259   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B1      net (fanout=2)        0.956   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y25.A5      net (fanout=14)       0.967   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y25.CLK     Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_22_rstpot
                                                       ctr/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.976ns (1.297ns logic, 2.679ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  15.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_21 (FF)
  Destination:          ctr/M_ctr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.974ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.191 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_21 to ctr/M_ctr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.DQ      Tcko                  0.430   ctr/M_ctr_q[21]
                                                       ctr/M_ctr_q_21
    SLICE_X15Y24.A2      net (fanout=2)        0.756   ctr/M_ctr_q[21]
    SLICE_X15Y24.A       Tilo                  0.259   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B1      net (fanout=2)        0.956   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y27.B5      net (fanout=14)       0.965   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y27.CLK     Tas                   0.373   ctr/M_ctr_q[29]
                                                       ctr/M_ctr_q_29_rstpot
                                                       ctr/M_ctr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      3.974ns (1.297ns logic, 2.677ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  15.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_21 (FF)
  Destination:          ctr/M_ctr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.969ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.191 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_21 to ctr/M_ctr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.DQ      Tcko                  0.430   ctr/M_ctr_q[21]
                                                       ctr/M_ctr_q_21
    SLICE_X15Y24.A2      net (fanout=2)        0.756   ctr/M_ctr_q[21]
    SLICE_X15Y24.A       Tilo                  0.259   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B1      net (fanout=2)        0.956   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y27.A5      net (fanout=14)       0.960   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y27.CLK     Tas                   0.373   ctr/M_ctr_q[29]
                                                       ctr/M_ctr_q_28_rstpot
                                                       ctr/M_ctr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      3.969ns (1.297ns logic, 2.672ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  15.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_18 (FF)
  Destination:          ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.962ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.186 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_18 to ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.430   ctr/M_ctr_q[21]
                                                       ctr/M_ctr_q_18
    SLICE_X15Y24.A5      net (fanout=2)        0.444   ctr/M_ctr_q[18]
    SLICE_X15Y24.A       Tilo                  0.259   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B1      net (fanout=2)        0.956   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y25.D2      net (fanout=14)       1.265   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y25.CLK     Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_26_rstpot
                                                       ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.962ns (1.297ns logic, 2.665ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  16.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_28 (FF)
  Destination:          ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.915ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.283 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_28 to ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.AQ      Tcko                  0.430   ctr/M_ctr_q[29]
                                                       ctr/M_ctr_q_28
    SLICE_X13Y26.C2      net (fanout=2)        0.724   ctr/M_ctr_q[28]
    SLICE_X13Y26.C       Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_03
    SLICE_X14Y21.B4      net (fanout=2)        1.011   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_03
    SLICE_X14Y21.B       Tilo                  0.235   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y23.C3      net (fanout=16)       0.883   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_0
    SLICE_X13Y23.CLK     Tas                   0.373   ctr/M_ctr_q[14]
                                                       ctr/M_ctr_q_13_rstpot
                                                       ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.915ns (1.297ns logic, 2.618ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  16.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_27 (FF)
  Destination:          ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.914ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_27 to ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.BQ      Tcko                  0.430   M_ctr_value[3]
                                                       ctr/M_ctr_q_27
    SLICE_X13Y26.C1      net (fanout=7)        0.723   M_ctr_value[3]
    SLICE_X13Y26.C       Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_03
    SLICE_X14Y21.B4      net (fanout=2)        1.011   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_03
    SLICE_X14Y21.B       Tilo                  0.235   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y23.C3      net (fanout=16)       0.883   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_0
    SLICE_X13Y23.CLK     Tas                   0.373   ctr/M_ctr_q[14]
                                                       ctr/M_ctr_q_13_rstpot
                                                       ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.914ns (1.297ns logic, 2.617ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  16.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_15 (FF)
  Destination:          ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.917ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_15 to ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.AQ      Tcko                  0.476   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q_15
    SLICE_X15Y23.A2      net (fanout=2)        0.758   ctr/M_ctr_q[15]
    SLICE_X15Y23.A       Tilo                  0.259   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_05
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_05
    SLICE_X14Y23.B2      net (fanout=2)        0.551   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_05
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y25.D2      net (fanout=14)       1.265   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y25.CLK     Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_26_rstpot
                                                       ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.917ns (1.343ns logic, 2.574ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  16.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_16 (FF)
  Destination:          ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.915ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_16 to ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.CQ      Tcko                  0.476   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q_16
    SLICE_X15Y23.A1      net (fanout=2)        0.756   ctr/M_ctr_q[16]
    SLICE_X15Y23.A       Tilo                  0.259   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_05
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_05
    SLICE_X14Y23.B2      net (fanout=2)        0.551   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_05
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y25.D2      net (fanout=14)       1.265   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y25.CLK     Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_26_rstpot
                                                       ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.915ns (1.343ns logic, 2.572ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  16.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_23 (FF)
  Destination:          ctr/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.928ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_23 to ctr/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.BQ      Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_23
    SLICE_X15Y24.A1      net (fanout=2)        0.785   ctr/M_ctr_q[23]
    SLICE_X15Y24.A       Tilo                  0.259   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B1      net (fanout=2)        0.956   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y25.C3      net (fanout=14)       0.890   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y25.CLK     Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_25_rstpot
                                                       ctr/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.928ns (1.297ns logic, 2.631ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  16.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_6 (FF)
  Destination:          ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.904ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_6 to ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.DQ      Tcko                  0.430   ctr/M_ctr_q[6]
                                                       ctr/M_ctr_q_6
    SLICE_X15Y22.B1      net (fanout=2)        0.919   ctr/M_ctr_q[6]
    SLICE_X15Y22.B       Tilo                  0.259   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_01
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_01
    SLICE_X14Y23.B5      net (fanout=2)        0.423   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_01
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y25.D2      net (fanout=14)       1.265   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y25.CLK     Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_26_rstpot
                                                       ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.904ns (1.297ns logic, 2.607ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  16.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.787ns (Levels of Logic = 2)
  Clock Path Skew:      -0.122ns (0.590 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y13.DQ      Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y23.B3      net (fanout=3)        1.484   M_reset_cond_out
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y25.D2      net (fanout=14)       1.265   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y25.CLK     Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_26_rstpot
                                                       ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.787ns (1.038ns logic, 2.749ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  16.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_22 (FF)
  Destination:          ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.907ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_22 to ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_22
    SLICE_X15Y24.A6      net (fanout=2)        0.389   ctr/M_ctr_q[22]
    SLICE_X15Y24.A       Tilo                  0.259   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B1      net (fanout=2)        0.956   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y25.D2      net (fanout=14)       1.265   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y25.CLK     Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_26_rstpot
                                                       ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.907ns (1.297ns logic, 2.610ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  16.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_21 (FF)
  Destination:          ctr/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.899ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.186 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_21 to ctr/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.DQ      Tcko                  0.430   ctr/M_ctr_q[21]
                                                       ctr/M_ctr_q_21
    SLICE_X15Y24.A2      net (fanout=2)        0.756   ctr/M_ctr_q[21]
    SLICE_X15Y24.A       Tilo                  0.259   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B1      net (fanout=2)        0.956   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y25.C3      net (fanout=14)       0.890   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y25.CLK     Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_25_rstpot
                                                       ctr/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.899ns (1.297ns logic, 2.602ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  16.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_29 (FF)
  Destination:          ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.868ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.283 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_29 to ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.BQ      Tcko                  0.430   ctr/M_ctr_q[29]
                                                       ctr/M_ctr_q_29
    SLICE_X13Y26.C4      net (fanout=2)        0.514   ctr/M_ctr_q[29]
    SLICE_X13Y26.C       Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_03
    SLICE_X14Y21.B4      net (fanout=2)        1.011   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_03
    SLICE_X14Y21.B       Tilo                  0.235   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y23.B1      net (fanout=16)       1.046   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_0
    SLICE_X13Y23.CLK     Tas                   0.373   ctr/M_ctr_q[14]
                                                       ctr/M_ctr_q_12_rstpot
                                                       ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.868ns (1.297ns logic, 2.571ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  16.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_20 (FF)
  Destination:          ctr/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.879ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.186 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_20 to ctr/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CQ      Tcko                  0.430   ctr/M_ctr_q[21]
                                                       ctr/M_ctr_q_20
    SLICE_X15Y24.A3      net (fanout=2)        0.573   ctr/M_ctr_q[20]
    SLICE_X15Y24.A       Tilo                  0.259   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B1      net (fanout=2)        0.956   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y25.B1      net (fanout=14)       1.053   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y25.CLK     Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_23_rstpot
                                                       ctr/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.879ns (1.297ns logic, 2.582ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  16.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_23 (FF)
  Destination:          ctr/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.868ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.183 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_23 to ctr/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.BQ      Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_23
    SLICE_X15Y24.A1      net (fanout=2)        0.785   ctr/M_ctr_q[23]
    SLICE_X15Y24.A       Tilo                  0.259   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B1      net (fanout=2)        0.956   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_04
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y24.D2      net (fanout=14)       0.830   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y24.CLK     Tas                   0.373   ctr/M_ctr_q[21]
                                                       ctr/M_ctr_q_21_rstpot
                                                       ctr/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.868ns (1.297ns logic, 2.571ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  16.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_29 (FF)
  Destination:          ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.863ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.186 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_29 to ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.BQ      Tcko                  0.430   ctr/M_ctr_q[29]
                                                       ctr/M_ctr_q_29
    SLICE_X13Y26.C4      net (fanout=2)        0.514   ctr/M_ctr_q[29]
    SLICE_X13Y26.C       Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_03
    SLICE_X14Y23.B4      net (fanout=2)        0.787   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_03
    SLICE_X14Y23.B       Tilo                  0.235   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06_1
    SLICE_X13Y25.D2      net (fanout=14)       1.265   ctr/M_ctr_q[29]_PWR_21_o_equal_2_o_06
    SLICE_X13Y25.CLK     Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_26_rstpot
                                                       ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (1.297ns logic, 2.566ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X10Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X10Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X10Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[2]/CLK
  Logical resource: ctr/M_ctr_q_0/CK
  Location pin: SLICE_X14Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[2]/CLK
  Logical resource: ctr/M_ctr_q_1/CK
  Location pin: SLICE_X14Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[2]/CLK
  Logical resource: ctr/M_ctr_q_2/CK
  Location pin: SLICE_X14Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[17]/CLK
  Logical resource: ctr/M_ctr_q_15/CK
  Location pin: SLICE_X14Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[17]/CLK
  Logical resource: ctr/M_ctr_q_16/CK
  Location pin: SLICE_X14Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[17]/CLK
  Logical resource: ctr/M_ctr_q_17/CK
  Location pin: SLICE_X14Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X11Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[6]/CLK
  Logical resource: ctr/M_ctr_q_3/CK
  Location pin: SLICE_X13Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[6]/CLK
  Logical resource: ctr/M_ctr_q_4/CK
  Location pin: SLICE_X13Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[6]/CLK
  Logical resource: ctr/M_ctr_q_5/CK
  Location pin: SLICE_X13Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[6]/CLK
  Logical resource: ctr/M_ctr_q_6/CK
  Location pin: SLICE_X13Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[10]/CLK
  Logical resource: ctr/M_ctr_q_7/CK
  Location pin: SLICE_X13Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[10]/CLK
  Logical resource: ctr/M_ctr_q_8/CK
  Location pin: SLICE_X13Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[10]/CLK
  Logical resource: ctr/M_ctr_q_9/CK
  Location pin: SLICE_X13Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[10]/CLK
  Logical resource: ctr/M_ctr_q_10/CK
  Location pin: SLICE_X13Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[14]/CLK
  Logical resource: ctr/M_ctr_q_11/CK
  Location pin: SLICE_X13Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[14]/CLK
  Logical resource: ctr/M_ctr_q_12/CK
  Location pin: SLICE_X13Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[14]/CLK
  Logical resource: ctr/M_ctr_q_13/CK
  Location pin: SLICE_X13Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[14]/CLK
  Logical resource: ctr/M_ctr_q_14/CK
  Location pin: SLICE_X13Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[21]/CLK
  Logical resource: ctr/M_ctr_q_18/CK
  Location pin: SLICE_X13Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[21]/CLK
  Logical resource: ctr/M_ctr_q_19/CK
  Location pin: SLICE_X13Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[21]/CLK
  Logical resource: ctr/M_ctr_q_20/CK
  Location pin: SLICE_X13Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[21]/CLK
  Logical resource: ctr/M_ctr_q_21/CK
  Location pin: SLICE_X13Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[26]/CLK
  Logical resource: ctr/M_ctr_q_22/CK
  Location pin: SLICE_X13Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[26]/CLK
  Logical resource: ctr/M_ctr_q_23/CK
  Location pin: SLICE_X13Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[26]/CLK
  Logical resource: ctr/M_ctr_q_25/CK
  Location pin: SLICE_X13Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.338|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1403 paths, 0 nets, and 158 connections

Design statistics:
   Minimum period:   4.338ns{1}   (Maximum frequency: 230.521MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 08 14:04:06 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



