// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.367000,HLS_SYN_LAT=14,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=92,HLS_SYN_FF=11361,HLS_SYN_LUT=58386,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [255:0] x_V;
output  [15:0] y_0_V;
output   y_0_V_ap_vld;
output  [15:0] y_1_V;
output   y_1_V_ap_vld;
output  [15:0] y_2_V;
output   y_2_V_ap_vld;
output  [15:0] y_3_V;
output   y_3_V_ap_vld;
output  [15:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
reg    ap_block_pp0_stage0_11001;
reg   [255:0] x_V_preg;
reg   [255:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
reg  signed [15:0] p_Val2_s_reg_1441;
reg   [15:0] p_Val2_s_reg_1441_pp0_iter1_reg;
reg  signed [15:0] p_Val2_s_reg_1441_pp0_iter2_reg;
reg  signed [15:0] p_Val2_s_reg_1441_pp0_iter3_reg;
reg  signed [15:0] p_Val2_s_reg_1441_pp0_iter4_reg;
reg  signed [15:0] p_Val2_s_reg_1441_pp0_iter5_reg;
reg  signed [15:0] p_Val2_s_reg_1441_pp0_iter6_reg;
reg  signed [15:0] p_Val2_s_reg_1441_pp0_iter7_reg;
reg  signed [15:0] p_Val2_s_reg_1441_pp0_iter8_reg;
reg  signed [15:0] p_Val2_s_reg_1441_pp0_iter9_reg;
reg  signed [15:0] p_Val2_s_reg_1441_pp0_iter10_reg;
reg  signed [15:0] p_Val2_13_reg_1449;
reg  signed [15:0] p_Val2_13_reg_1449_pp0_iter1_reg;
wire  signed [15:0] p_Val2_1_fu_374_p4;
reg  signed [15:0] p_Val2_1_reg_1458;
reg   [15:0] p_Val2_1_reg_1458_pp0_iter1_reg;
reg  signed [15:0] p_Val2_1_reg_1458_pp0_iter2_reg;
reg  signed [15:0] p_Val2_1_reg_1458_pp0_iter3_reg;
reg  signed [15:0] p_Val2_1_reg_1458_pp0_iter4_reg;
reg  signed [15:0] p_Val2_1_reg_1458_pp0_iter5_reg;
reg  signed [15:0] p_Val2_1_reg_1458_pp0_iter6_reg;
reg  signed [15:0] p_Val2_1_reg_1458_pp0_iter7_reg;
reg  signed [15:0] p_Val2_1_reg_1458_pp0_iter8_reg;
reg  signed [15:0] p_Val2_1_reg_1458_pp0_iter9_reg;
reg  signed [15:0] p_Val2_1_reg_1458_pp0_iter10_reg;
reg  signed [15:0] p_Val2_1_reg_1458_pp0_iter11_reg;
wire  signed [25:0] sext_ln727_fu_384_p1;
reg  signed [25:0] sext_ln727_reg_1467;
reg  signed [15:0] p_Val2_4_reg_1472;
reg  signed [15:0] p_Val2_4_reg_1472_pp0_iter1_reg;
reg  signed [15:0] p_Val2_4_reg_1472_pp0_iter2_reg;
reg  signed [15:0] p_Val2_4_reg_1472_pp0_iter3_reg;
reg  signed [15:0] p_Val2_4_reg_1472_pp0_iter4_reg;
reg  signed [15:0] p_Val2_4_reg_1472_pp0_iter5_reg;
reg  signed [15:0] p_Val2_4_reg_1472_pp0_iter6_reg;
reg  signed [15:0] p_Val2_4_reg_1472_pp0_iter7_reg;
reg  signed [15:0] p_Val2_4_reg_1472_pp0_iter8_reg;
reg  signed [15:0] p_Val2_4_reg_1472_pp0_iter9_reg;
reg  signed [15:0] p_Val2_4_reg_1472_pp0_iter10_reg;
reg  signed [15:0] p_Val2_4_reg_1472_pp0_iter11_reg;
reg  signed [15:0] p_Val2_5_reg_1478;
reg  signed [15:0] p_Val2_5_reg_1478_pp0_iter1_reg;
reg  signed [15:0] p_Val2_5_reg_1478_pp0_iter2_reg;
reg  signed [15:0] p_Val2_5_reg_1478_pp0_iter3_reg;
reg  signed [15:0] p_Val2_5_reg_1478_pp0_iter4_reg;
reg  signed [15:0] p_Val2_5_reg_1478_pp0_iter5_reg;
reg  signed [15:0] p_Val2_5_reg_1478_pp0_iter6_reg;
reg  signed [15:0] p_Val2_5_reg_1478_pp0_iter7_reg;
reg  signed [15:0] p_Val2_5_reg_1478_pp0_iter8_reg;
reg  signed [15:0] p_Val2_5_reg_1478_pp0_iter9_reg;
reg  signed [15:0] p_Val2_5_reg_1478_pp0_iter10_reg;
reg   [14:0] tmp_7_reg_1492;
wire  signed [31:0] r_V_13_fu_1242_p2;
reg  signed [31:0] r_V_13_reg_1497;
wire  signed [25:0] grp_fu_1248_p3;
reg  signed [25:0] ret_V_26_reg_1502;
reg   [15:0] trunc_ln_reg_1507;
wire  signed [31:0] r_V_4_fu_1265_p2;
reg  signed [31:0] r_V_4_reg_1512;
wire  signed [25:0] sext_ln728_1_fu_444_p1;
reg  signed [25:0] sext_ln728_1_reg_1517;
reg  signed [25:0] sext_ln728_1_reg_1517_pp0_iter2_reg;
reg  signed [25:0] sext_ln728_1_reg_1517_pp0_iter3_reg;
reg  signed [25:0] sext_ln728_1_reg_1517_pp0_iter4_reg;
reg  signed [25:0] sext_ln728_1_reg_1517_pp0_iter5_reg;
reg  signed [25:0] sext_ln728_1_reg_1517_pp0_iter6_reg;
reg  signed [25:0] sext_ln728_1_reg_1517_pp0_iter7_reg;
reg  signed [25:0] sext_ln728_1_reg_1517_pp0_iter8_reg;
reg  signed [25:0] sext_ln728_1_reg_1517_pp0_iter9_reg;
reg  signed [25:0] sext_ln728_1_reg_1517_pp0_iter10_reg;
reg  signed [25:0] sext_ln728_1_reg_1517_pp0_iter11_reg;
reg  signed [25:0] sext_ln728_1_reg_1517_pp0_iter12_reg;
(* use_dsp48 = "no" *) wire   [25:0] add_ln1192_8_fu_454_p2;
reg   [25:0] add_ln1192_8_reg_1523;
reg   [15:0] trunc_ln708_5_reg_1528;
reg   [15:0] trunc_ln708_7_reg_1533;
reg   [15:0] trunc_ln708_s_reg_1538;
wire   [50:0] r_V_21_fu_568_p2;
reg   [50:0] r_V_21_reg_1548;
reg   [15:0] trunc_ln708_14_reg_1553;
reg   [15:0] trunc_ln708_1_reg_1558;
wire  signed [16:0] lhs_V_5_fu_653_p1;
reg  signed [16:0] lhs_V_5_reg_1568;
reg  signed [16:0] lhs_V_5_reg_1568_pp0_iter3_reg;
reg  signed [16:0] lhs_V_5_reg_1568_pp0_iter4_reg;
reg  signed [16:0] lhs_V_5_reg_1568_pp0_iter5_reg;
reg  signed [16:0] lhs_V_5_reg_1568_pp0_iter6_reg;
reg  signed [16:0] lhs_V_5_reg_1568_pp0_iter7_reg;
reg  signed [16:0] lhs_V_5_reg_1568_pp0_iter8_reg;
reg  signed [16:0] lhs_V_5_reg_1568_pp0_iter9_reg;
reg  signed [16:0] lhs_V_5_reg_1568_pp0_iter10_reg;
wire  signed [26:0] grp_fu_1301_p4;
reg  signed [26:0] ret_V_15_reg_1573;
reg   [14:0] trunc_ln708_11_reg_1588;
reg   [15:0] trunc_ln708_13_reg_1593;
wire  signed [25:0] mul_ln1192_1_fu_1318_p2;
reg  signed [25:0] mul_ln1192_1_reg_1598;
wire   [51:0] r_V_10_fu_701_p2;
reg   [51:0] r_V_10_reg_1603;
reg   [15:0] trunc_ln708_2_reg_1613;
reg   [15:0] trunc_ln708_8_reg_1618;
wire  signed [22:0] mul_ln703_1_fu_1331_p2;
reg  signed [22:0] mul_ln703_1_reg_1628;
wire   [11:0] grp_generic_sincos_16_6_s_fu_269_ap_return;
reg   [11:0] outsin_V_13_reg_1633;
reg   [11:0] outsin_V_13_reg_1633_pp0_iter11_reg;
wire  signed [31:0] mul_ln1118_fu_1337_p2;
reg  signed [31:0] mul_ln1118_reg_1638;
wire  signed [23:0] grp_fu_1343_p3;
reg  signed [23:0] ret_V_3_reg_1644;
wire  signed [25:0] grp_fu_1351_p3;
reg  signed [25:0] r_V_5_reg_1649;
wire   [21:0] add_ln1192_9_fu_823_p2;
reg   [21:0] add_ln1192_9_reg_1654;
wire   [11:0] grp_generic_sincos_16_6_s_fu_294_ap_return;
reg  signed [11:0] outsin_V_6_reg_1659;
reg  signed [11:0] outsin_V_6_reg_1659_pp0_iter12_reg;
wire  signed [26:0] r_V_8_fu_1368_p2;
reg  signed [26:0] r_V_8_reg_1665;
wire  signed [22:0] grp_fu_1374_p3;
reg  signed [22:0] ret_V_13_reg_1670;
wire  signed [20:0] grp_fu_1381_p4;
reg  signed [20:0] ret_V_19_reg_1675;
wire   [27:0] ret_V_23_fu_882_p2;
reg   [27:0] ret_V_23_reg_1680;
wire   [11:0] grp_generic_sincos_16_6_s_fu_319_ap_return;
reg   [11:0] outsin_V_24_reg_1685;
wire   [60:0] r_V_2_fu_925_p2;
reg   [60:0] r_V_2_reg_1690;
wire   [16:0] add_ln1192_fu_944_p2;
reg   [16:0] add_ln1192_reg_1695;
wire   [47:0] r_V_7_fu_956_p2;
reg   [47:0] r_V_7_reg_1700;
wire   [45:0] sub_ln1192_1_fu_988_p2;
reg   [45:0] sub_ln1192_1_reg_1705;
reg   [15:0] trunc_ln708_10_reg_1710;
reg   [15:0] trunc_ln708_10_reg_1710_pp0_iter13_reg;
wire  signed [23:0] grp_fu_1407_p3;
reg  signed [23:0] ret_V_25_reg_1715;
wire   [12:0] ret_V_48_fu_1054_p2;
reg   [12:0] ret_V_48_reg_1720;
wire   [65:0] mul_ln700_fu_1066_p2;
reg   [65:0] mul_ln700_reg_1725;
wire   [55:0] mul_ln1192_3_fu_1078_p2;
reg   [55:0] mul_ln1192_3_reg_1730;
wire   [45:0] add_ln1192_17_fu_1110_p2;
reg   [45:0] add_ln1192_17_reg_1735;
wire  signed [37:0] r_V_23_fu_1428_p2;
reg  signed [37:0] r_V_23_reg_1740;
wire   [11:0] grp_generic_sincos_16_6_s_fu_339_ap_return;
reg   [11:0] outsin_V_16_reg_1745;
reg    ap_block_pp0_stage0_subdone;
wire   [15:0] grp_generic_sincos_16_6_s_fu_269_in_V;
reg    grp_generic_sincos_16_6_s_fu_269_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call205;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call205;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call205;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call205;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call205;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call205;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call205;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call205;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call205;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call205;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call205;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call205;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call205;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call205;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call205;
reg    ap_block_pp0_stage0_11001_ignoreCallOp56;
wire   [11:0] grp_generic_sincos_16_6_s_fu_274_ap_return;
reg    grp_generic_sincos_16_6_s_fu_274_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call31;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call31;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call31;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call31;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call31;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call31;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call31;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call31;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call31;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call31;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call31;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call31;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call31;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call31;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call31;
reg    ap_block_pp0_stage0_11001_ignoreCallOp63;
wire   [11:0] grp_generic_sincos_16_6_s_fu_279_ap_return;
reg    grp_generic_sincos_16_6_s_fu_279_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call69;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call69;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call69;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call69;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call69;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call69;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call69;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call69;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call69;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call69;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call69;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call69;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call69;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call69;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call69;
reg    ap_block_pp0_stage0_11001_ignoreCallOp70;
wire   [15:0] grp_generic_sincos_16_6_s_fu_284_in_V;
wire  signed [11:0] grp_generic_sincos_16_6_s_fu_284_ap_return;
reg    grp_generic_sincos_16_6_s_fu_284_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call79;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call79;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call79;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call79;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call79;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call79;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call79;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call79;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call79;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call79;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call79;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call79;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call79;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call79;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call79;
reg    ap_block_pp0_stage0_11001_ignoreCallOp75;
wire  signed [11:0] grp_generic_sincos_16_6_s_fu_289_ap_return;
reg    grp_generic_sincos_16_6_s_fu_289_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call96;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call96;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call96;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call96;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call96;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call96;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call96;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call96;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call96;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call96;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call96;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call96;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call96;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call96;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call96;
reg    ap_block_pp0_stage0_11001_ignoreCallOp77;
reg    grp_generic_sincos_16_6_s_fu_294_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call105;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call105;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call105;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call105;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call105;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call105;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call105;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call105;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call105;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call105;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call105;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call105;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call105;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call105;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call105;
reg    ap_block_pp0_stage0_11001_ignoreCallOp78;
wire  signed [11:0] grp_generic_sincos_16_6_s_fu_299_ap_return;
reg    grp_generic_sincos_16_6_s_fu_299_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call117;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call117;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call117;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call117;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call117;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call117;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call117;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call117;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call117;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call117;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call117;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call117;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call117;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call117;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call117;
reg    ap_block_pp0_stage0_11001_ignoreCallOp79;
wire   [15:0] grp_generic_sincos_16_6_s_fu_304_in_V;
wire  signed [11:0] grp_generic_sincos_16_6_s_fu_304_ap_return;
reg    grp_generic_sincos_16_6_s_fu_304_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call158;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call158;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call158;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call158;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call158;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call158;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call158;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call158;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call158;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call158;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call158;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call158;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call158;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call158;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call158;
reg    ap_block_pp0_stage0_11001_ignoreCallOp86;
wire  signed [11:0] grp_generic_sincos_16_6_s_fu_309_ap_return;
reg    grp_generic_sincos_16_6_s_fu_309_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call170;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call170;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call170;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call170;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call170;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call170;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call170;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call170;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call170;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call170;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call170;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call170;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call170;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call170;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call170;
reg    ap_block_pp0_stage0_11001_ignoreCallOp87;
wire   [15:0] grp_generic_sincos_16_6_s_fu_314_in_V;
wire   [11:0] grp_generic_sincos_16_6_s_fu_314_ap_return;
reg    grp_generic_sincos_16_6_s_fu_314_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call185;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call185;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call185;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call185;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call185;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call185;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call185;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call185;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call185;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call185;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call185;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call185;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call185;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call185;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call185;
reg    ap_block_pp0_stage0_11001_ignoreCallOp89;
reg    grp_generic_sincos_16_6_s_fu_319_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call222;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call222;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call222;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call222;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call222;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call222;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call222;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call222;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call222;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call222;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call222;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call222;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call222;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call222;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call222;
reg    ap_block_pp0_stage0_11001_ignoreCallOp96;
wire   [11:0] grp_generic_sincos_16_6_s_fu_324_ap_return;
reg    grp_generic_sincos_16_6_s_fu_324_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call48;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call48;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call48;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call48;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call48;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call48;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call48;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call48;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call48;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call48;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call48;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call48;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call48;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call48;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call48;
reg    ap_block_pp0_stage0_11001_ignoreCallOp98;
wire   [15:0] grp_generic_sincos_16_6_s_fu_329_in_V;
wire   [11:0] grp_generic_sincos_16_6_s_fu_329_ap_return;
reg    grp_generic_sincos_16_6_s_fu_329_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call199;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call199;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call199;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call199;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call199;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call199;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call199;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call199;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call199;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call199;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call199;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call199;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call199;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call199;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call199;
reg    ap_block_pp0_stage0_11001_ignoreCallOp112;
wire   [11:0] grp_generic_sincos_16_6_s_fu_334_ap_return;
reg    grp_generic_sincos_16_6_s_fu_334_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call218;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call218;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call218;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call218;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call218;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call218;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call218;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call218;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call218;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call218;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call218;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call218;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call218;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call218;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call218;
reg    ap_block_pp0_stage0_11001_ignoreCallOp114;
wire   [15:0] grp_generic_sincos_16_6_s_fu_339_in_V;
reg    grp_generic_sincos_16_6_s_fu_339_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call232;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call232;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call232;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call232;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call232;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call232;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call232;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call232;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call232;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call232;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call232;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call232;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call232;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call232;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call232;
reg    ap_block_pp0_stage0_11001_ignoreCallOp138;
wire   [11:0] grp_generic_sincos_16_6_s_fu_344_ap_return;
reg    grp_generic_sincos_16_6_s_fu_344_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call63;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call63;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call63;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call63;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call63;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call63;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call63;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call63;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call63;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call63;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call63;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call63;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call63;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call63;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call63;
reg    ap_block_pp0_stage0_11001_ignoreCallOp141;
wire  signed [11:0] grp_generic_sincos_16_6_s_fu_349_ap_return;
reg    grp_generic_sincos_16_6_s_fu_349_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call148;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call148;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call148;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call148;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call148;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call148;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call148;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call148;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call148;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call148;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call148;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call148;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call148;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call148;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call148;
reg    ap_block_pp0_stage0_11001_ignoreCallOp147;
reg    ap_block_pp0_stage0_01001;
wire  signed [25:0] grp_fu_1256_p3;
wire   [25:0] lhs_V_3_fu_447_p3;
wire  signed [25:0] mul_ln1192_5_fu_1271_p2;
wire   [25:0] trunc_ln1118_1_fu_459_p3;
wire   [25:0] add_ln1192_7_fu_466_p2;
(* use_dsp48 = "no" *) wire   [25:0] ret_V_38_fu_482_p2;
wire  signed [31:0] mul_ln700_1_fu_500_p0;
wire  signed [25:0] mul_ln700_2_fu_1279_p2;
wire   [35:0] shl_ln1_fu_506_p3;
wire   [35:0] mul_ln700_1_fu_500_p2;
wire  signed [25:0] mul_ln728_4_fu_1285_p2;
wire   [35:0] rhs_V_5_fu_519_p3;
wire   [35:0] add_ln700_fu_513_p2;
wire   [35:0] ret_V_41_fu_526_p2;
wire   [25:0] add_ln1192_30_fu_542_p2;
wire   [25:0] lhs_V_1_fu_425_p3;
wire   [25:0] add_ln1192_28_fu_548_p2;
wire  signed [25:0] r_V_21_fu_568_p0;
wire  signed [50:0] sext_ln1116_7_fu_565_p1;
wire  signed [25:0] r_V_21_fu_568_p1;
wire  signed [25:0] grp_fu_1292_p3;
wire  signed [31:0] mul_ln1192_fu_592_p0;
wire  signed [15:0] mul_ln1192_fu_592_p1;
wire   [35:0] lhs_V_2_fu_598_p3;
wire   [35:0] mul_ln1192_fu_592_p2;
wire   [35:0] ret_V_32_fu_605_p2;
wire   [25:0] rhs_V_1_fu_621_p3;
wire   [25:0] sub_ln1192_fu_628_p2;
wire   [25:0] ret_V_36_fu_633_p2;
wire  signed [24:0] r_V_29_fu_1311_p2;
wire  signed [50:0] r_V_32_fu_679_p0;
wire   [55:0] r_V_32_fu_679_p2;
wire  signed [26:0] r_V_10_fu_701_p0;
wire  signed [51:0] sext_ln1116_4_fu_698_p1;
wire  signed [26:0] r_V_10_fu_701_p1;
wire  signed [25:0] grp_fu_1324_p3;
(* use_dsp48 = "no" *) wire   [25:0] ret_V_34_fu_711_p2;
wire  signed [51:0] r_V_27_fu_729_p0;
wire   [55:0] r_V_27_fu_729_p2;
wire  signed [16:0] lhs_V_fu_754_p1;
wire  signed [16:0] ret_V_fu_757_p2;
wire  signed [12:0] sext_ln703_fu_775_p1;
wire  signed [12:0] ret_V_8_fu_779_p2;
wire   [20:0] shl_ln1118_2_fu_799_p3;
wire  signed [21:0] sext_ln1118_7_fu_806_p1;
wire  signed [21:0] sext_ln1118_6_fu_796_p1;
wire  signed [20:0] grp_fu_1359_p3;
wire  signed [21:0] sext_ln1192_5_fu_820_p1;
wire   [21:0] r_V_25_fu_810_p2;
wire  signed [16:0] rhs_V_6_fu_841_p1;
wire  signed [11:0] r_V_14_fu_849_p0;
wire   [16:0] ret_V_43_fu_844_p2;
wire  signed [26:0] lhs_V_6_fu_853_p3;
wire   [21:0] rhs_V_8_fu_865_p3;
wire  signed [27:0] sext_ln728_6_fu_873_p1;
wire  signed [27:0] grp_fu_1391_p3;
(* use_dsp48 = "no" *) wire   [27:0] ret_V_45_fu_877_p2;
wire   [32:0] shl_ln1118_1_fu_895_p3;
wire  signed [38:0] sext_ln1118_fu_902_p1;
wire   [38:0] shl_ln_fu_888_p3;
wire   [38:0] sub_ln1193_fu_906_p2;
wire   [38:0] ret_V_1_fu_912_p2;
wire  signed [38:0] r_V_2_fu_925_p0;
wire  signed [23:0] r_V_2_fu_925_p1;
wire  signed [16:0] sext_ln1192_3_fu_934_p1;
wire  signed [16:0] sext_ln1192_2_fu_931_p1;
wire   [16:0] ret_V_33_fu_938_p2;
wire  signed [25:0] r_V_7_fu_956_p0;
wire  signed [21:0] r_V_7_fu_956_p1;
wire  signed [22:0] mul_ln1192_4_fu_971_p0;
wire  signed [26:0] mul_ln1192_4_fu_971_p1;
wire  signed [24:0] mul_ln728_fu_1400_p2;
wire   [44:0] lhs_V_4_fu_977_p3;
wire  signed [45:0] sext_ln1192_10_fu_984_p1;
wire   [45:0] mul_ln1192_4_fu_971_p2;
wire  signed [27:0] mul_ln1192_6_fu_1000_p0;
wire  signed [20:0] mul_ln1192_6_fu_1000_p1;
wire   [45:0] mul_ln1192_6_fu_1000_p2;
wire   [45:0] ret_V_46_fu_1006_p2;
wire  signed [12:0] r_V_17_fu_1022_p1;
wire   [12:0] r_V_30_fu_1026_p2;
wire  signed [22:0] lhs_V_7_fu_1035_p3;
wire  signed [12:0] lhs_V_8_fu_1047_p1;
wire  signed [12:0] rhs_V_9_fu_1051_p1;
wire  signed [60:0] mul_ln700_fu_1066_p0;
wire  signed [16:0] mul_ln700_fu_1066_p1;
wire  signed [47:0] mul_ln1192_3_fu_1078_p0;
wire  signed [11:0] mul_ln1192_3_fu_1078_p1;
wire  signed [25:0] mul_ln728_1_fu_1415_p2;
wire   [45:0] rhs_V_2_fu_1084_p3;
wire  signed [21:0] mul_ln728_2_fu_1421_p2;
wire   [41:0] rhs_V_3_fu_1099_p3;
wire  signed [45:0] sext_ln1192_11_fu_1106_p1;
wire   [45:0] add_ln1192_16_fu_1091_p2;
wire  signed [13:0] sext_ln703_11_fu_1116_p1;
wire  signed [13:0] ret_V_29_fu_1119_p2;
wire   [61:0] rhs_V_fu_1132_p3;
wire  signed [65:0] sext_ln728_2_fu_1140_p1;
wire   [65:0] ret_V_35_fu_1144_p2;
wire   [55:0] ret_V_37_fu_1160_p2;
wire  signed [21:0] mul_ln728_3_fu_1434_p2;
wire   [41:0] rhs_V_4_fu_1180_p3;
wire  signed [45:0] sext_ln1192_12_fu_1187_p1;
wire   [45:0] add_ln1192_19_fu_1191_p2;
wire   [45:0] ret_V_40_fu_1196_p2;
wire  signed [37:0] mul_ln1192_8_fu_1219_p0;
wire  signed [11:0] mul_ln1192_8_fu_1219_p1;
wire   [45:0] mul_ln1192_8_fu_1219_p2;
wire   [45:0] ret_V_49_fu_1225_p2;
wire  signed [15:0] r_V_13_fu_1242_p0;
wire  signed [31:0] r_V_12_fu_418_p1;
wire  signed [15:0] r_V_13_fu_1242_p1;
wire   [10:0] grp_fu_1248_p1;
wire   [21:0] grp_fu_1248_p2;
wire  signed [15:0] grp_fu_1256_p0;
wire  signed [25:0] sext_ln728_fu_422_p1;
wire  signed [10:0] grp_fu_1256_p1;
wire  signed [15:0] r_V_4_fu_1265_p0;
wire  signed [31:0] r_V_3_fu_441_p1;
wire  signed [15:0] r_V_4_fu_1265_p1;
wire  signed [15:0] mul_ln1192_5_fu_1271_p0;
wire  signed [15:0] mul_ln1192_5_fu_1271_p1;
wire  signed [15:0] mul_ln700_2_fu_1279_p0;
wire   [12:0] mul_ln700_2_fu_1279_p1;
wire  signed [15:0] mul_ln728_4_fu_1285_p0;
wire   [13:0] mul_ln728_4_fu_1285_p1;
wire  signed [15:0] grp_fu_1292_p0;
wire  signed [15:0] grp_fu_1292_p1;
wire  signed [20:0] grp_fu_1292_p2;
wire   [10:0] grp_fu_1301_p2;
wire   [21:0] grp_fu_1301_p3;
wire   [8:0] r_V_29_fu_1311_p1;
wire  signed [10:0] mul_ln1192_1_fu_1318_p1;
wire  signed [15:0] grp_fu_1324_p0;
wire   [10:0] grp_fu_1324_p1;
wire   [7:0] mul_ln703_1_fu_1331_p1;
wire  signed [11:0] grp_fu_1343_p0;
wire  signed [23:0] r_V_fu_771_p1;
wire  signed [11:0] grp_fu_1343_p1;
wire  signed [18:0] grp_fu_1343_p2;
wire  signed [10:0] grp_fu_1351_p1;
wire   [9:0] grp_fu_1359_p1;
wire  signed [17:0] grp_fu_1359_p2;
wire   [10:0] r_V_8_fu_1368_p1;
wire   [7:0] grp_fu_1374_p1;
wire   [8:0] grp_fu_1381_p2;
wire  signed [15:0] grp_fu_1381_p3;
wire  signed [11:0] grp_fu_1391_p0;
wire  signed [23:0] r_V_14_fu_849_p1;
wire  signed [11:0] grp_fu_1391_p1;
wire  signed [9:0] mul_ln728_fu_1400_p1;
wire  signed [11:0] grp_fu_1407_p0;
wire  signed [23:0] r_V_19_fu_1032_p1;
wire  signed [11:0] grp_fu_1407_p1;
wire  signed [15:0] mul_ln728_1_fu_1415_p0;
wire   [10:0] mul_ln728_1_fu_1415_p1;
wire   [10:0] mul_ln728_2_fu_1421_p1;
wire   [10:0] mul_ln728_3_fu_1434_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to13;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 x_V_preg = 256'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_269(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_16_6_s_fu_269_in_V),
    .ap_return(grp_generic_sincos_16_6_s_fu_269_ap_return),
    .ap_ce(grp_generic_sincos_16_6_s_fu_269_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_274(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln_reg_1507),
    .ap_return(grp_generic_sincos_16_6_s_fu_274_ap_return),
    .ap_ce(grp_generic_sincos_16_6_s_fu_274_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_279(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_s_reg_1441_pp0_iter1_reg),
    .ap_return(grp_generic_sincos_16_6_s_fu_279_ap_return),
    .ap_ce(grp_generic_sincos_16_6_s_fu_279_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_284(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_16_6_s_fu_284_in_V),
    .ap_return(grp_generic_sincos_16_6_s_fu_284_ap_return),
    .ap_ce(grp_generic_sincos_16_6_s_fu_284_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_289(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_5_reg_1528),
    .ap_return(grp_generic_sincos_16_6_s_fu_289_ap_return),
    .ap_ce(grp_generic_sincos_16_6_s_fu_289_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_294(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_1_reg_1458_pp0_iter1_reg),
    .ap_return(grp_generic_sincos_16_6_s_fu_294_ap_return),
    .ap_ce(grp_generic_sincos_16_6_s_fu_294_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_299(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_7_reg_1533),
    .ap_return(grp_generic_sincos_16_6_s_fu_299_ap_return),
    .ap_ce(grp_generic_sincos_16_6_s_fu_299_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_304(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_16_6_s_fu_304_in_V),
    .ap_return(grp_generic_sincos_16_6_s_fu_304_ap_return),
    .ap_ce(grp_generic_sincos_16_6_s_fu_304_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_309(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_s_reg_1538),
    .ap_return(grp_generic_sincos_16_6_s_fu_309_ap_return),
    .ap_ce(grp_generic_sincos_16_6_s_fu_309_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_314(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_16_6_s_fu_314_in_V),
    .ap_return(grp_generic_sincos_16_6_s_fu_314_ap_return),
    .ap_ce(grp_generic_sincos_16_6_s_fu_314_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_319(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_14_reg_1553),
    .ap_return(grp_generic_sincos_16_6_s_fu_319_ap_return),
    .ap_ce(grp_generic_sincos_16_6_s_fu_319_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_324(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_1_reg_1558),
    .ap_return(grp_generic_sincos_16_6_s_fu_324_ap_return),
    .ap_ce(grp_generic_sincos_16_6_s_fu_324_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_329(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_16_6_s_fu_329_in_V),
    .ap_return(grp_generic_sincos_16_6_s_fu_329_ap_return),
    .ap_ce(grp_generic_sincos_16_6_s_fu_329_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_334(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_13_reg_1593),
    .ap_return(grp_generic_sincos_16_6_s_fu_334_ap_return),
    .ap_ce(grp_generic_sincos_16_6_s_fu_334_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_339(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_16_6_s_fu_339_in_V),
    .ap_return(grp_generic_sincos_16_6_s_fu_339_ap_return),
    .ap_ce(grp_generic_sincos_16_6_s_fu_339_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_344(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_2_reg_1613),
    .ap_return(grp_generic_sincos_16_6_s_fu_344_ap_return),
    .ap_ce(grp_generic_sincos_16_6_s_fu_344_ap_ce)
);

generic_sincos_16_6_s grp_generic_sincos_16_6_s_fu_349(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_8_reg_1618),
    .ap_return(grp_generic_sincos_16_6_s_fu_349_ap_return),
    .ap_ce(grp_generic_sincos_16_6_s_fu_349_ap_ce)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U7(
    .din0(r_V_13_fu_1242_p0),
    .din1(r_V_13_fu_1242_p1),
    .dout(r_V_13_fu_1242_p2)
);

myproject_mac_muladd_16s_11ns_22ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_11ns_22ns_26_1_1_U8(
    .din0(p_Val2_1_fu_374_p4),
    .din1(grp_fu_1248_p1),
    .din2(grp_fu_1248_p2),
    .dout(grp_fu_1248_p3)
);

myproject_mac_muladd_16s_11s_26ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_11s_26ns_26_1_1_U9(
    .din0(grp_fu_1256_p0),
    .din1(grp_fu_1256_p1),
    .din2(lhs_V_1_fu_425_p3),
    .dout(grp_fu_1256_p3)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U10(
    .din0(r_V_4_fu_1265_p0),
    .din1(r_V_4_fu_1265_p1),
    .dout(r_V_4_fu_1265_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U11(
    .din0(mul_ln1192_5_fu_1271_p0),
    .din1(mul_ln1192_5_fu_1271_p1),
    .dout(mul_ln1192_5_fu_1271_p2)
);

myproject_mul_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_13ns_26_1_1_U12(
    .din0(mul_ln700_2_fu_1279_p0),
    .din1(mul_ln700_2_fu_1279_p1),
    .dout(mul_ln700_2_fu_1279_p2)
);

myproject_mul_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_14ns_26_1_1_U13(
    .din0(mul_ln728_4_fu_1285_p0),
    .din1(mul_ln728_4_fu_1285_p1),
    .dout(mul_ln728_4_fu_1285_p2)
);

myproject_mac_muladd_16s_16s_21s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_21s_26_1_1_U14(
    .din0(grp_fu_1292_p0),
    .din1(grp_fu_1292_p1),
    .din2(grp_fu_1292_p2),
    .dout(grp_fu_1292_p3)
);

myproject_ama_submuladd_16s_16s_11ns_22ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 22 ),
    .dout_WIDTH( 27 ))
myproject_ama_submuladd_16s_16s_11ns_22ns_27_1_1_U15(
    .din0(p_Val2_1_reg_1458_pp0_iter1_reg),
    .din1(p_Val2_13_reg_1449_pp0_iter1_reg),
    .din2(grp_fu_1301_p2),
    .din3(grp_fu_1301_p3),
    .dout(grp_fu_1301_p4)
);

myproject_mul_mul_16s_9ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_16s_9ns_25_1_1_U16(
    .din0(p_Val2_5_reg_1478_pp0_iter1_reg),
    .din1(r_V_29_fu_1311_p1),
    .dout(r_V_29_fu_1311_p2)
);

myproject_mul_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_11s_26_1_1_U17(
    .din0(p_Val2_5_reg_1478_pp0_iter2_reg),
    .din1(mul_ln1192_1_fu_1318_p1),
    .dout(mul_ln1192_1_fu_1318_p2)
);

myproject_mac_muladd_16s_11ns_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_11ns_26s_26_1_1_U18(
    .din0(grp_fu_1324_p0),
    .din1(grp_fu_1324_p1),
    .din2(mul_ln1192_1_reg_1598),
    .dout(grp_fu_1324_p3)
);

myproject_mul_mul_16s_8ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_16s_8ns_23_1_1_U19(
    .din0(p_Val2_5_reg_1478_pp0_iter9_reg),
    .din1(mul_ln703_1_fu_1331_p1),
    .dout(mul_ln703_1_fu_1331_p2)
);

myproject_mul_mul_17s_17s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_17s_17s_32_1_1_U20(
    .din0(ret_V_fu_757_p2),
    .din1(ret_V_fu_757_p2),
    .dout(mul_ln1118_fu_1337_p2)
);

myproject_mac_muladd_12s_12s_19s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_12s_12s_19s_24_1_1_U21(
    .din0(grp_fu_1343_p0),
    .din1(grp_fu_1343_p1),
    .din2(grp_fu_1343_p2),
    .dout(grp_fu_1343_p3)
);

myproject_am_addmul_12s_11s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
myproject_am_addmul_12s_11s_13s_26_1_1_U22(
    .din0(grp_generic_sincos_16_6_s_fu_284_ap_return),
    .din1(grp_fu_1351_p1),
    .din2(ret_V_8_fu_779_p2),
    .dout(grp_fu_1351_p3)
);

myproject_mac_muladd_12s_10ns_18s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 21 ))
myproject_mac_muladd_12s_10ns_18s_21_1_1_U23(
    .din0(grp_generic_sincos_16_6_s_fu_289_ap_return),
    .din1(grp_fu_1359_p1),
    .din2(grp_fu_1359_p2),
    .dout(grp_fu_1359_p3)
);

myproject_mul_mul_16s_11ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
myproject_mul_mul_16s_11ns_27_1_1_U24(
    .din0(p_Val2_5_reg_1478_pp0_iter10_reg),
    .din1(r_V_8_fu_1368_p1),
    .dout(r_V_8_fu_1368_p2)
);

myproject_mac_muladd_12s_8ns_23s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
myproject_mac_muladd_12s_8ns_23s_23_1_1_U25(
    .din0(grp_generic_sincos_16_6_s_fu_299_ap_return),
    .din1(grp_fu_1374_p1),
    .din2(mul_ln703_1_reg_1628),
    .dout(grp_fu_1374_p3)
);

myproject_ama_addmuladd_12s_12s_9ns_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 9 ),
    .din3_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_ama_addmuladd_12s_12s_9ns_16s_21_1_1_U26(
    .din0(grp_generic_sincos_16_6_s_fu_309_ap_return),
    .din1(grp_generic_sincos_16_6_s_fu_304_ap_return),
    .din2(grp_fu_1381_p2),
    .din3(grp_fu_1381_p3),
    .dout(grp_fu_1381_p4)
);

myproject_mac_muladd_12s_12s_27s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_12s_12s_27s_28_1_1_U27(
    .din0(grp_fu_1391_p0),
    .din1(grp_fu_1391_p1),
    .din2(lhs_V_6_fu_853_p3),
    .dout(grp_fu_1391_p3)
);

myproject_mul_mul_16s_10s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_16s_10s_25_1_1_U28(
    .din0(p_Val2_1_reg_1458_pp0_iter11_reg),
    .din1(mul_ln728_fu_1400_p1),
    .dout(mul_ln728_fu_1400_p2)
);

myproject_mac_muladd_12s_12s_23s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_12s_12s_23s_24_1_1_U29(
    .din0(grp_fu_1407_p0),
    .din1(grp_fu_1407_p1),
    .din2(lhs_V_7_fu_1035_p3),
    .dout(grp_fu_1407_p3)
);

myproject_mul_mul_16s_11ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_11ns_26_1_1_U30(
    .din0(mul_ln728_1_fu_1415_p0),
    .din1(mul_ln728_1_fu_1415_p1),
    .dout(mul_ln728_1_fu_1415_p2)
);

myproject_mul_mul_12s_11ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_12s_11ns_22_1_1_U31(
    .din0(outsin_V_6_reg_1659_pp0_iter12_reg),
    .din1(mul_ln728_2_fu_1421_p1),
    .dout(mul_ln728_2_fu_1421_p2)
);

myproject_mul_mul_24s_14s_38_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 38 ))
myproject_mul_mul_24s_14s_38_1_1_U32(
    .din0(ret_V_25_reg_1715),
    .din1(ret_V_29_fu_1119_p2),
    .dout(r_V_23_fu_1428_p2)
);

myproject_mul_mul_12s_11ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_12s_11ns_22_1_1_U33(
    .din0(grp_generic_sincos_16_6_s_fu_349_ap_return),
    .din1(mul_ln728_3_fu_1434_p1),
    .dout(mul_ln728_3_fu_1434_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 256'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_17_reg_1735 <= add_ln1192_17_fu_1110_p2;
        add_ln1192_9_reg_1654 <= add_ln1192_9_fu_823_p2;
        add_ln1192_reg_1695 <= add_ln1192_fu_944_p2;
        lhs_V_5_reg_1568 <= lhs_V_5_fu_653_p1;
        lhs_V_5_reg_1568_pp0_iter10_reg <= lhs_V_5_reg_1568_pp0_iter9_reg;
        lhs_V_5_reg_1568_pp0_iter3_reg <= lhs_V_5_reg_1568;
        lhs_V_5_reg_1568_pp0_iter4_reg <= lhs_V_5_reg_1568_pp0_iter3_reg;
        lhs_V_5_reg_1568_pp0_iter5_reg <= lhs_V_5_reg_1568_pp0_iter4_reg;
        lhs_V_5_reg_1568_pp0_iter6_reg <= lhs_V_5_reg_1568_pp0_iter5_reg;
        lhs_V_5_reg_1568_pp0_iter7_reg <= lhs_V_5_reg_1568_pp0_iter6_reg;
        lhs_V_5_reg_1568_pp0_iter8_reg <= lhs_V_5_reg_1568_pp0_iter7_reg;
        lhs_V_5_reg_1568_pp0_iter9_reg <= lhs_V_5_reg_1568_pp0_iter8_reg;
        mul_ln1118_reg_1638 <= mul_ln1118_fu_1337_p2;
        mul_ln1192_1_reg_1598 <= mul_ln1192_1_fu_1318_p2;
        mul_ln1192_3_reg_1730 <= mul_ln1192_3_fu_1078_p2;
        mul_ln700_reg_1725 <= mul_ln700_fu_1066_p2;
        mul_ln703_1_reg_1628 <= mul_ln703_1_fu_1331_p2;
        outsin_V_13_reg_1633 <= grp_generic_sincos_16_6_s_fu_269_ap_return;
        outsin_V_13_reg_1633_pp0_iter11_reg <= outsin_V_13_reg_1633;
        outsin_V_16_reg_1745 <= grp_generic_sincos_16_6_s_fu_339_ap_return;
        outsin_V_24_reg_1685 <= grp_generic_sincos_16_6_s_fu_319_ap_return;
        outsin_V_6_reg_1659 <= grp_generic_sincos_16_6_s_fu_294_ap_return;
        outsin_V_6_reg_1659_pp0_iter12_reg <= outsin_V_6_reg_1659;
        p_Val2_1_reg_1458_pp0_iter10_reg <= p_Val2_1_reg_1458_pp0_iter9_reg;
        p_Val2_1_reg_1458_pp0_iter11_reg <= p_Val2_1_reg_1458_pp0_iter10_reg;
        p_Val2_1_reg_1458_pp0_iter2_reg <= p_Val2_1_reg_1458_pp0_iter1_reg;
        p_Val2_1_reg_1458_pp0_iter3_reg <= p_Val2_1_reg_1458_pp0_iter2_reg;
        p_Val2_1_reg_1458_pp0_iter4_reg <= p_Val2_1_reg_1458_pp0_iter3_reg;
        p_Val2_1_reg_1458_pp0_iter5_reg <= p_Val2_1_reg_1458_pp0_iter4_reg;
        p_Val2_1_reg_1458_pp0_iter6_reg <= p_Val2_1_reg_1458_pp0_iter5_reg;
        p_Val2_1_reg_1458_pp0_iter7_reg <= p_Val2_1_reg_1458_pp0_iter6_reg;
        p_Val2_1_reg_1458_pp0_iter8_reg <= p_Val2_1_reg_1458_pp0_iter7_reg;
        p_Val2_1_reg_1458_pp0_iter9_reg <= p_Val2_1_reg_1458_pp0_iter8_reg;
        p_Val2_4_reg_1472_pp0_iter10_reg <= p_Val2_4_reg_1472_pp0_iter9_reg;
        p_Val2_4_reg_1472_pp0_iter11_reg <= p_Val2_4_reg_1472_pp0_iter10_reg;
        p_Val2_4_reg_1472_pp0_iter2_reg <= p_Val2_4_reg_1472_pp0_iter1_reg;
        p_Val2_4_reg_1472_pp0_iter3_reg <= p_Val2_4_reg_1472_pp0_iter2_reg;
        p_Val2_4_reg_1472_pp0_iter4_reg <= p_Val2_4_reg_1472_pp0_iter3_reg;
        p_Val2_4_reg_1472_pp0_iter5_reg <= p_Val2_4_reg_1472_pp0_iter4_reg;
        p_Val2_4_reg_1472_pp0_iter6_reg <= p_Val2_4_reg_1472_pp0_iter5_reg;
        p_Val2_4_reg_1472_pp0_iter7_reg <= p_Val2_4_reg_1472_pp0_iter6_reg;
        p_Val2_4_reg_1472_pp0_iter8_reg <= p_Val2_4_reg_1472_pp0_iter7_reg;
        p_Val2_4_reg_1472_pp0_iter9_reg <= p_Val2_4_reg_1472_pp0_iter8_reg;
        p_Val2_5_reg_1478_pp0_iter10_reg <= p_Val2_5_reg_1478_pp0_iter9_reg;
        p_Val2_5_reg_1478_pp0_iter2_reg <= p_Val2_5_reg_1478_pp0_iter1_reg;
        p_Val2_5_reg_1478_pp0_iter3_reg <= p_Val2_5_reg_1478_pp0_iter2_reg;
        p_Val2_5_reg_1478_pp0_iter4_reg <= p_Val2_5_reg_1478_pp0_iter3_reg;
        p_Val2_5_reg_1478_pp0_iter5_reg <= p_Val2_5_reg_1478_pp0_iter4_reg;
        p_Val2_5_reg_1478_pp0_iter6_reg <= p_Val2_5_reg_1478_pp0_iter5_reg;
        p_Val2_5_reg_1478_pp0_iter7_reg <= p_Val2_5_reg_1478_pp0_iter6_reg;
        p_Val2_5_reg_1478_pp0_iter8_reg <= p_Val2_5_reg_1478_pp0_iter7_reg;
        p_Val2_5_reg_1478_pp0_iter9_reg <= p_Val2_5_reg_1478_pp0_iter8_reg;
        p_Val2_s_reg_1441_pp0_iter10_reg <= p_Val2_s_reg_1441_pp0_iter9_reg;
        p_Val2_s_reg_1441_pp0_iter2_reg <= p_Val2_s_reg_1441_pp0_iter1_reg;
        p_Val2_s_reg_1441_pp0_iter3_reg <= p_Val2_s_reg_1441_pp0_iter2_reg;
        p_Val2_s_reg_1441_pp0_iter4_reg <= p_Val2_s_reg_1441_pp0_iter3_reg;
        p_Val2_s_reg_1441_pp0_iter5_reg <= p_Val2_s_reg_1441_pp0_iter4_reg;
        p_Val2_s_reg_1441_pp0_iter6_reg <= p_Val2_s_reg_1441_pp0_iter5_reg;
        p_Val2_s_reg_1441_pp0_iter7_reg <= p_Val2_s_reg_1441_pp0_iter6_reg;
        p_Val2_s_reg_1441_pp0_iter8_reg <= p_Val2_s_reg_1441_pp0_iter7_reg;
        p_Val2_s_reg_1441_pp0_iter9_reg <= p_Val2_s_reg_1441_pp0_iter8_reg;
        r_V_10_reg_1603 <= r_V_10_fu_701_p2;
        r_V_23_reg_1740 <= r_V_23_fu_1428_p2;
        r_V_2_reg_1690 <= r_V_2_fu_925_p2;
        r_V_7_reg_1700 <= r_V_7_fu_956_p2;
        r_V_8_reg_1665 <= r_V_8_fu_1368_p2;
        ret_V_23_reg_1680 <= ret_V_23_fu_882_p2;
        ret_V_48_reg_1720 <= ret_V_48_fu_1054_p2;
        sext_ln728_1_reg_1517_pp0_iter10_reg <= sext_ln728_1_reg_1517_pp0_iter9_reg;
        sext_ln728_1_reg_1517_pp0_iter11_reg <= sext_ln728_1_reg_1517_pp0_iter10_reg;
        sext_ln728_1_reg_1517_pp0_iter12_reg <= sext_ln728_1_reg_1517_pp0_iter11_reg;
        sext_ln728_1_reg_1517_pp0_iter2_reg <= sext_ln728_1_reg_1517;
        sext_ln728_1_reg_1517_pp0_iter3_reg <= sext_ln728_1_reg_1517_pp0_iter2_reg;
        sext_ln728_1_reg_1517_pp0_iter4_reg <= sext_ln728_1_reg_1517_pp0_iter3_reg;
        sext_ln728_1_reg_1517_pp0_iter5_reg <= sext_ln728_1_reg_1517_pp0_iter4_reg;
        sext_ln728_1_reg_1517_pp0_iter6_reg <= sext_ln728_1_reg_1517_pp0_iter5_reg;
        sext_ln728_1_reg_1517_pp0_iter7_reg <= sext_ln728_1_reg_1517_pp0_iter6_reg;
        sext_ln728_1_reg_1517_pp0_iter8_reg <= sext_ln728_1_reg_1517_pp0_iter7_reg;
        sext_ln728_1_reg_1517_pp0_iter9_reg <= sext_ln728_1_reg_1517_pp0_iter8_reg;
        sub_ln1192_1_reg_1705 <= sub_ln1192_1_fu_988_p2;
        trunc_ln708_10_reg_1710 <= {{ret_V_46_fu_1006_p2[45:30]}};
        trunc_ln708_10_reg_1710_pp0_iter13_reg <= trunc_ln708_10_reg_1710;
        trunc_ln708_11_reg_1588 <= {{r_V_29_fu_1311_p2[24:10]}};
        trunc_ln708_13_reg_1593 <= {{r_V_32_fu_679_p2[55:40]}};
        trunc_ln708_1_reg_1558 <= {{ret_V_32_fu_605_p2[35:20]}};
        trunc_ln708_2_reg_1613 <= {{ret_V_34_fu_711_p2[25:10]}};
        trunc_ln708_8_reg_1618 <= {{r_V_27_fu_729_p2[55:40]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1192_8_reg_1523 <= add_ln1192_8_fu_454_p2;
        p_Val2_13_reg_1449 <= {{x_V_in_sig[63:48]}};
        p_Val2_13_reg_1449_pp0_iter1_reg <= p_Val2_13_reg_1449;
        p_Val2_1_reg_1458 <= {{x_V_in_sig[239:224]}};
        p_Val2_1_reg_1458_pp0_iter1_reg <= p_Val2_1_reg_1458;
        p_Val2_4_reg_1472 <= {{x_V_in_sig[79:64]}};
        p_Val2_4_reg_1472_pp0_iter1_reg <= p_Val2_4_reg_1472;
        p_Val2_5_reg_1478 <= {{x_V_in_sig[255:240]}};
        p_Val2_5_reg_1478_pp0_iter1_reg <= p_Val2_5_reg_1478;
        p_Val2_s_reg_1441 <= {{x_V_in_sig[47:32]}};
        p_Val2_s_reg_1441_pp0_iter1_reg <= p_Val2_s_reg_1441;
        r_V_13_reg_1497 <= r_V_13_fu_1242_p2;
        r_V_21_reg_1548 <= r_V_21_fu_568_p2;
        r_V_4_reg_1512 <= r_V_4_fu_1265_p2;
        sext_ln727_reg_1467 <= sext_ln727_fu_384_p1;
        sext_ln728_1_reg_1517 <= sext_ln728_1_fu_444_p1;
        tmp_7_reg_1492 <= {{x_V_in_sig[62:48]}};
        trunc_ln708_14_reg_1553 <= {{grp_fu_1292_p3[25:10]}};
        trunc_ln708_5_reg_1528 <= {{add_ln1192_7_fu_466_p2[25:10]}};
        trunc_ln708_7_reg_1533 <= {{ret_V_38_fu_482_p2[25:10]}};
        trunc_ln708_s_reg_1538 <= {{ret_V_41_fu_526_p2[35:20]}};
        trunc_ln_reg_1507 <= {{grp_fu_1256_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        r_V_5_reg_1649 <= grp_fu_1351_p3;
        ret_V_13_reg_1670 <= grp_fu_1374_p3;
        ret_V_19_reg_1675 <= grp_fu_1381_p4;
        ret_V_3_reg_1644 <= grp_fu_1343_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ret_V_15_reg_1573 <= grp_fu_1301_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ret_V_25_reg_1715 <= grp_fu_1407_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_26_reg_1502 <= grp_fu_1248_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to13 = 1'b1;
    end else begin
        ap_idle_pp0_0to13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to13 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp56) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_269_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_269_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp63) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_274_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_274_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp70) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_279_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_279_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp75) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_284_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_284_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp77) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_289_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_289_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp78) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_294_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_294_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp79) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_299_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_299_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp86) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_304_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_304_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp87) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_309_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_309_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp89) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_314_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_314_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp96) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_319_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_319_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp98) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_324_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_324_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp112) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_329_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_329_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp114) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_334_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_334_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp138) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_339_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_339_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp141) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_344_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_344_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp147) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_16_6_s_fu_349_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_16_6_s_fu_349_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_16_fu_1091_p2 = (rhs_V_2_fu_1084_p3 + sub_ln1192_1_reg_1705);

assign add_ln1192_17_fu_1110_p2 = ($signed(sext_ln1192_11_fu_1106_p1) + $signed(add_ln1192_16_fu_1091_p2));

assign add_ln1192_19_fu_1191_p2 = ($signed(sext_ln1192_12_fu_1187_p1) + $signed(add_ln1192_17_reg_1735));

assign add_ln1192_28_fu_548_p2 = (add_ln1192_30_fu_542_p2 + lhs_V_1_fu_425_p3);

assign add_ln1192_30_fu_542_p2 = ($signed(trunc_ln1118_1_fu_459_p3) + $signed(26'd65334272));

assign add_ln1192_7_fu_466_p2 = ($signed(trunc_ln1118_1_fu_459_p3) + $signed(26'd66892800));

assign add_ln1192_8_fu_454_p2 = ($signed(lhs_V_3_fu_447_p3) + $signed(mul_ln1192_5_fu_1271_p2));

assign add_ln1192_9_fu_823_p2 = ($signed(sext_ln1192_5_fu_820_p1) + $signed(r_V_25_fu_810_p2));

assign add_ln1192_fu_944_p2 = (ret_V_33_fu_938_p2 + 17'd4005);

assign add_ln700_fu_513_p2 = (shl_ln1_fu_506_p3 + mul_ln700_1_fu_500_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp112 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp114 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp138 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp141 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp147 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp56 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp63 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp70 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp75 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp77 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp78 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp79 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp86 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp87 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp89 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp96 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp98 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call205 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call232 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call205 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call232 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call205 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call232 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call205 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call232 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call205 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call232 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call205 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call232 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call96 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call105 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call117 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call148 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call158 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call170 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call185 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call199 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call205 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call218 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call222 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call232 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call31 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call48 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call63 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call69 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call79 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call96 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call205 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call232 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call205 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call232 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call205 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call232 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call205 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call232 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call205 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call232 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call205 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call232 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call205 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call232 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call205 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call232 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1248_p1 = 26'd955;

assign grp_fu_1248_p2 = 26'd1048576;

assign grp_fu_1256_p0 = sext_ln728_fu_422_p1;

assign grp_fu_1256_p1 = 26'd67108225;

assign grp_fu_1292_p0 = sext_ln728_fu_422_p1;

assign grp_fu_1292_p1 = sext_ln728_fu_422_p1;

assign grp_fu_1292_p2 = 26'd66569216;

assign grp_fu_1301_p2 = 27'd653;

assign grp_fu_1301_p3 = 27'd1048576;

assign grp_fu_1324_p0 = sext_ln728_1_reg_1517_pp0_iter3_reg;

assign grp_fu_1324_p1 = 26'd798;

assign grp_fu_1343_p0 = r_V_fu_771_p1;

assign grp_fu_1343_p1 = r_V_fu_771_p1;

assign grp_fu_1343_p2 = 24'd16642048;

assign grp_fu_1351_p1 = 13'd7245;

assign grp_fu_1359_p1 = 21'd311;

assign grp_fu_1359_p2 = 21'd2012160;

assign grp_fu_1374_p1 = 20'd98;

assign grp_fu_1381_p2 = 21'd183;

assign grp_fu_1381_p3 = 21'd2077696;

assign grp_fu_1391_p0 = r_V_14_fu_849_p1;

assign grp_fu_1391_p1 = r_V_14_fu_849_p1;

assign grp_fu_1407_p0 = r_V_19_fu_1032_p1;

assign grp_fu_1407_p1 = r_V_19_fu_1032_p1;

assign grp_generic_sincos_16_6_s_fu_269_in_V = {{add_ln1192_28_fu_548_p2[25:10]}};

assign grp_generic_sincos_16_6_s_fu_284_in_V = {{ret_V_36_fu_633_p2[25:10]}};

assign grp_generic_sincos_16_6_s_fu_304_in_V = ($signed(p_Val2_13_reg_1449_pp0_iter1_reg) + $signed(16'd64822));

assign grp_generic_sincos_16_6_s_fu_314_in_V = ($signed(p_Val2_13_reg_1449_pp0_iter1_reg) + $signed(p_Val2_5_reg_1478_pp0_iter1_reg));

assign grp_generic_sincos_16_6_s_fu_329_in_V = $signed(trunc_ln708_11_reg_1588);

assign grp_generic_sincos_16_6_s_fu_339_in_V = ($signed(p_Val2_1_reg_1458_pp0_iter3_reg) + $signed(16'd1508));

assign lhs_V_1_fu_425_p3 = {{p_Val2_1_reg_1458}, {10'd0}};

assign lhs_V_2_fu_598_p3 = {{p_Val2_5_reg_1478_pp0_iter1_reg}, {20'd0}};

assign lhs_V_3_fu_447_p3 = {{p_Val2_5_reg_1478}, {10'd0}};

assign lhs_V_4_fu_977_p3 = {{mul_ln728_fu_1400_p2}, {20'd0}};

assign lhs_V_5_fu_653_p1 = $signed(p_Val2_1_reg_1458_pp0_iter1_reg);

assign lhs_V_6_fu_853_p3 = {{ret_V_43_fu_844_p2}, {10'd0}};

assign lhs_V_7_fu_1035_p3 = {{r_V_30_fu_1026_p2}, {10'd0}};

assign lhs_V_8_fu_1047_p1 = $signed(grp_generic_sincos_16_6_s_fu_334_ap_return);

assign lhs_V_fu_754_p1 = p_Val2_s_reg_1441_pp0_iter10_reg;

assign mul_ln1192_1_fu_1318_p1 = 26'd67108066;

assign mul_ln1192_3_fu_1078_p0 = r_V_7_reg_1700;

assign mul_ln1192_3_fu_1078_p1 = outsin_V_6_reg_1659_pp0_iter12_reg;

assign mul_ln1192_3_fu_1078_p2 = ($signed(mul_ln1192_3_fu_1078_p0) * $signed(mul_ln1192_3_fu_1078_p1));

assign mul_ln1192_4_fu_971_p0 = ret_V_13_reg_1670;

assign mul_ln1192_4_fu_971_p1 = r_V_8_reg_1665;

assign mul_ln1192_4_fu_971_p2 = ($signed(mul_ln1192_4_fu_971_p0) * $signed(mul_ln1192_4_fu_971_p1));

assign mul_ln1192_5_fu_1271_p0 = sext_ln728_1_fu_444_p1;

assign mul_ln1192_5_fu_1271_p1 = sext_ln728_1_fu_444_p1;

assign mul_ln1192_6_fu_1000_p0 = ret_V_23_reg_1680;

assign mul_ln1192_6_fu_1000_p1 = ret_V_19_reg_1675;

assign mul_ln1192_6_fu_1000_p2 = ($signed(mul_ln1192_6_fu_1000_p0) * $signed(mul_ln1192_6_fu_1000_p1));

assign mul_ln1192_8_fu_1219_p0 = r_V_23_reg_1740;

assign mul_ln1192_8_fu_1219_p1 = outsin_V_16_reg_1745;

assign mul_ln1192_8_fu_1219_p2 = ($signed(mul_ln1192_8_fu_1219_p0) * $signed(mul_ln1192_8_fu_1219_p1));

assign mul_ln1192_fu_592_p0 = r_V_4_reg_1512;

assign mul_ln1192_fu_592_p1 = p_Val2_s_reg_1441_pp0_iter1_reg;

assign mul_ln1192_fu_592_p2 = ($signed(mul_ln1192_fu_592_p0) * $signed(mul_ln1192_fu_592_p1));

assign mul_ln700_1_fu_500_p0 = r_V_13_reg_1497;

assign mul_ln700_1_fu_500_p2 = ($signed(mul_ln700_1_fu_500_p0) * $signed('hD20));

assign mul_ln700_2_fu_1279_p0 = sext_ln727_reg_1467;

assign mul_ln700_2_fu_1279_p1 = 26'd3360;

assign mul_ln700_fu_1066_p0 = r_V_2_reg_1690;

assign mul_ln700_fu_1066_p1 = add_ln1192_reg_1695;

assign mul_ln700_fu_1066_p2 = ($signed(mul_ln700_fu_1066_p0) * $signed(mul_ln700_fu_1066_p1));

assign mul_ln703_1_fu_1331_p1 = 23'd98;

assign mul_ln728_1_fu_1415_p0 = sext_ln728_1_reg_1517_pp0_iter12_reg;

assign mul_ln728_1_fu_1415_p1 = 26'd564;

assign mul_ln728_2_fu_1421_p1 = 22'd552;

assign mul_ln728_3_fu_1434_p1 = 22'd552;

assign mul_ln728_4_fu_1285_p0 = sext_ln728_fu_422_p1;

assign mul_ln728_4_fu_1285_p1 = 26'd6720;

assign mul_ln728_fu_1400_p1 = 25'd33554150;

assign p_Val2_1_fu_374_p4 = {{x_V_in_sig[239:224]}};

assign r_V_10_fu_701_p0 = sext_ln1116_4_fu_698_p1;

assign r_V_10_fu_701_p1 = sext_ln1116_4_fu_698_p1;

assign r_V_10_fu_701_p2 = ($signed(r_V_10_fu_701_p0) * $signed(r_V_10_fu_701_p1));

assign r_V_12_fu_418_p1 = p_Val2_1_fu_374_p4;

assign r_V_13_fu_1242_p0 = r_V_12_fu_418_p1;

assign r_V_13_fu_1242_p1 = r_V_12_fu_418_p1;

assign r_V_14_fu_849_p0 = grp_generic_sincos_16_6_s_fu_294_ap_return;

assign r_V_14_fu_849_p1 = r_V_14_fu_849_p0;

assign r_V_17_fu_1022_p1 = $signed(grp_generic_sincos_16_6_s_fu_329_ap_return);

assign r_V_19_fu_1032_p1 = $signed(outsin_V_13_reg_1633_pp0_iter11_reg);

assign r_V_21_fu_568_p0 = sext_ln1116_7_fu_565_p1;

assign r_V_21_fu_568_p1 = sext_ln1116_7_fu_565_p1;

assign r_V_21_fu_568_p2 = ($signed(r_V_21_fu_568_p0) * $signed(r_V_21_fu_568_p1));

assign r_V_25_fu_810_p2 = ($signed(sext_ln1118_7_fu_806_p1) + $signed(sext_ln1118_6_fu_796_p1));

assign r_V_27_fu_729_p0 = r_V_10_reg_1603;

assign r_V_27_fu_729_p2 = ($signed(r_V_27_fu_729_p0) * $signed('h9CE));

assign r_V_29_fu_1311_p1 = 25'd241;

assign r_V_2_fu_925_p0 = ret_V_1_fu_912_p2;

assign r_V_2_fu_925_p1 = ret_V_3_reg_1644;

assign r_V_2_fu_925_p2 = ($signed(r_V_2_fu_925_p0) * $signed(r_V_2_fu_925_p1));

assign r_V_30_fu_1026_p2 = ($signed(13'd0) - $signed(r_V_17_fu_1022_p1));

assign r_V_32_fu_679_p0 = r_V_21_reg_1548;

assign r_V_32_fu_679_p2 = ($signed(r_V_32_fu_679_p0) * $signed('h125D));

assign r_V_3_fu_441_p1 = p_Val2_4_reg_1472;

assign r_V_4_fu_1265_p0 = r_V_3_fu_441_p1;

assign r_V_4_fu_1265_p1 = r_V_3_fu_441_p1;

assign r_V_7_fu_956_p0 = r_V_5_reg_1649;

assign r_V_7_fu_956_p1 = add_ln1192_9_reg_1654;

assign r_V_7_fu_956_p2 = ($signed(r_V_7_fu_956_p0) * $signed(r_V_7_fu_956_p1));

assign r_V_8_fu_1368_p1 = 27'd551;

assign r_V_fu_771_p1 = $signed(grp_generic_sincos_16_6_s_fu_274_ap_return);

assign ret_V_1_fu_912_p2 = (sub_ln1193_fu_906_p2 + 39'd465567744);

assign ret_V_23_fu_882_p2 = ($signed(ret_V_45_fu_877_p2) + $signed(28'd264538112));

assign ret_V_29_fu_1119_p2 = ($signed(sext_ln703_11_fu_1116_p1) + $signed(14'd232));

assign ret_V_32_fu_605_p2 = (lhs_V_2_fu_598_p3 + mul_ln1192_fu_592_p2);

assign ret_V_33_fu_938_p2 = ($signed(sext_ln1192_3_fu_934_p1) - $signed(sext_ln1192_2_fu_931_p1));

assign ret_V_34_fu_711_p2 = ($signed(grp_fu_1324_p3) + $signed(26'd809984));

assign ret_V_35_fu_1144_p2 = ($signed(mul_ln700_reg_1725) - $signed(sext_ln728_2_fu_1140_p1));

assign ret_V_36_fu_633_p2 = ($signed(sub_ln1192_fu_628_p2) + $signed(26'd65478656));

assign ret_V_37_fu_1160_p2 = ($signed(mul_ln1192_3_reg_1730) + $signed(56'd71106516479901696));

assign ret_V_38_fu_482_p2 = ($signed(mul_ln1192_5_fu_1271_p2) + $signed(26'd65952768));

assign ret_V_40_fu_1196_p2 = ($signed(add_ln1192_19_fu_1191_p2) + $signed(46'd69647189671936));

assign ret_V_41_fu_526_p2 = (rhs_V_5_fu_519_p3 + add_ln700_fu_513_p2);

assign ret_V_43_fu_844_p2 = ($signed(rhs_V_6_fu_841_p1) + $signed(lhs_V_5_reg_1568_pp0_iter10_reg));

assign ret_V_45_fu_877_p2 = ($signed(sext_ln728_6_fu_873_p1) + $signed(grp_fu_1391_p3));

assign ret_V_46_fu_1006_p2 = ($signed(mul_ln1192_6_fu_1000_p2) + $signed(46'd69326140866560));

assign ret_V_48_fu_1054_p2 = ($signed(lhs_V_8_fu_1047_p1) - $signed(rhs_V_9_fu_1051_p1));

assign ret_V_49_fu_1225_p2 = ($signed(mul_ln1192_8_fu_1219_p2) + $signed(46'd69432441307136));

assign ret_V_8_fu_779_p2 = ($signed(sext_ln703_fu_775_p1) + $signed(13'd6786));

assign ret_V_fu_757_p2 = ($signed(lhs_V_fu_754_p1) + $signed(17'd130131));

assign rhs_V_1_fu_621_p3 = {{p_Val2_13_reg_1449_pp0_iter1_reg}, {10'd0}};

assign rhs_V_2_fu_1084_p3 = {{mul_ln728_1_fu_1415_p2}, {20'd0}};

assign rhs_V_3_fu_1099_p3 = {{mul_ln728_2_fu_1421_p2}, {20'd0}};

assign rhs_V_4_fu_1180_p3 = {{mul_ln728_3_fu_1434_p2}, {20'd0}};

assign rhs_V_5_fu_519_p3 = {{mul_ln728_4_fu_1285_p2}, {10'd0}};

assign rhs_V_6_fu_841_p1 = p_Val2_5_reg_1478_pp0_iter10_reg;

assign rhs_V_8_fu_865_p3 = {{grp_generic_sincos_16_6_s_fu_314_ap_return}, {10'd0}};

assign rhs_V_9_fu_1051_p1 = $signed(outsin_V_24_reg_1685);

assign rhs_V_fu_1132_p3 = {{grp_generic_sincos_16_6_s_fu_344_ap_return}, {50'd0}};

assign sext_ln1116_4_fu_698_p1 = ret_V_15_reg_1573;

assign sext_ln1116_7_fu_565_p1 = ret_V_26_reg_1502;

assign sext_ln1118_6_fu_796_p1 = p_Val2_5_reg_1478_pp0_iter10_reg;

assign sext_ln1118_7_fu_806_p1 = $signed(shl_ln1118_2_fu_799_p3);

assign sext_ln1118_fu_902_p1 = $signed(shl_ln1118_1_fu_895_p3);

assign sext_ln1192_10_fu_984_p1 = $signed(lhs_V_4_fu_977_p3);

assign sext_ln1192_11_fu_1106_p1 = $signed(rhs_V_3_fu_1099_p3);

assign sext_ln1192_12_fu_1187_p1 = $signed(rhs_V_4_fu_1180_p3);

assign sext_ln1192_2_fu_931_p1 = p_Val2_4_reg_1472_pp0_iter11_reg;

assign sext_ln1192_3_fu_934_p1 = $signed(grp_generic_sincos_16_6_s_fu_324_ap_return);

assign sext_ln1192_5_fu_820_p1 = grp_fu_1359_p3;

assign sext_ln703_11_fu_1116_p1 = $signed(ret_V_48_reg_1720);

assign sext_ln703_fu_775_p1 = $signed(grp_generic_sincos_16_6_s_fu_279_ap_return);

assign sext_ln727_fu_384_p1 = p_Val2_1_fu_374_p4;

assign sext_ln728_1_fu_444_p1 = p_Val2_s_reg_1441;

assign sext_ln728_2_fu_1140_p1 = $signed(rhs_V_fu_1132_p3);

assign sext_ln728_6_fu_873_p1 = $signed(rhs_V_8_fu_865_p3);

assign sext_ln728_fu_422_p1 = p_Val2_13_reg_1449;

assign shl_ln1118_1_fu_895_p3 = {{mul_ln1118_reg_1638}, {1'd0}};

assign shl_ln1118_2_fu_799_p3 = {{p_Val2_5_reg_1478_pp0_iter10_reg}, {5'd0}};

assign shl_ln1_fu_506_p3 = {{mul_ln700_2_fu_1279_p2}, {10'd0}};

assign shl_ln_fu_888_p3 = {{mul_ln1118_reg_1638}, {7'd0}};

assign sub_ln1192_1_fu_988_p2 = ($signed(sext_ln1192_10_fu_984_p1) - $signed(mul_ln1192_4_fu_971_p2));

assign sub_ln1192_fu_628_p2 = (add_ln1192_8_reg_1523 - rhs_V_1_fu_621_p3);

assign sub_ln1193_fu_906_p2 = ($signed(sext_ln1118_fu_902_p1) - $signed(shl_ln_fu_888_p3));

assign trunc_ln1118_1_fu_459_p3 = {{tmp_7_reg_1492}, {11'd0}};

assign y_0_V = {{ret_V_35_fu_1144_p2[65:50]}};

assign y_1_V = {{ret_V_37_fu_1160_p2[55:40]}};

assign y_2_V = {{ret_V_40_fu_1196_p2[45:30]}};

assign y_3_V = trunc_ln708_10_reg_1710_pp0_iter13_reg;

assign y_4_V = {{ret_V_49_fu_1225_p2[45:30]}};

endmodule //myproject
