Fitter report for hello_soc_top
Sat Jun 08 22:32:17 2013
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Incremental Compilation Routing Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. |hello_soc_top|rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ALTSYNCRAM
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Interconnect Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. I/O Rules Summary
 37. I/O Rules Details
 38. I/O Rules Matrix
 39. Fitter Device Options
 40. Operating Settings and Conditions
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Fitter Summary                                                                 ;
+------------------------------------+-------------------------------------------+
; Fitter Status                      ; Successful - Sat Jun 08 22:32:17 2013     ;
; Quartus II 32-bit Version          ; 11.1 Build 173 11/01/2011 SJ Full Version ;
; Revision Name                      ; hello_soc_top                             ;
; Top-level Entity Name              ; hello_soc_top                             ;
; Family                             ; Cyclone IV E                              ;
; Device                             ; EP4CE15F17C8                              ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 6,041 / 15,408 ( 39 % )                   ;
;     Total combinational functions  ; 5,629 / 15,408 ( 37 % )                   ;
;     Dedicated logic registers      ; 1,986 / 15,408 ( 13 % )                   ;
; Total registers                    ; 1986                                      ;
; Total pins                         ; 6 / 166 ( 4 % )                           ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 86,272 / 516,096 ( 17 % )                 ;
; Embedded Multiplier 9-bit elements ; 8 / 112 ( 7 % )                           ;
; Total PLLs                         ; 1 / 4 ( 25 % )                            ;
+------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE15F17C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Extra                                 ; Normal                                ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.19        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  14.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+------------+--------------------------------------+
; Pin Name   ; Reason                               ;
+------------+--------------------------------------+
; TxD        ; Missing drive strength and slew rate ;
; LED_out[0] ; Missing drive strength and slew rate ;
; LED_out[1] ; Missing drive strength and slew rate ;
+------------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 7756 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 7756 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 19 / 6493 ( 0.29 % )   ;
;     -- Achieved     ; 19 / 6493 ( 0.29 % )   ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 6592    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 178     ; 0                 ; N/A                     ; Post-Synthesis    ;
; sld_signaltap:auto_signaltap_0 ; 974     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 12      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Routing Preservation                                                                ;
+--------------------------------+--------------------------------+---------------+-------------+-------------+
; Partition 1                    ; Partition 2                    ; # Connections ; # Requested ; # Preserved ;
+--------------------------------+--------------------------------+---------------+-------------+-------------+
; Top                            ; Top                            ; 39430         ; 2           ; 2           ;
; sld_hub:auto_hub               ; Top                            ; 47            ; 0           ; 0           ;
; Top                            ; sld_hub:auto_hub               ; 47            ; 0           ; 0           ;
; sld_hub:auto_hub               ; sld_hub:auto_hub               ; 636           ; 0           ; 0           ;
; sld_signaltap:auto_signaltap_0 ; Top                            ; 111           ; 0           ; 0           ;
; Top                            ; sld_signaltap:auto_signaltap_0 ; 111           ; 0           ; 0           ;
; sld_signaltap:auto_signaltap_0 ; sld_hub:auto_hub               ; 99            ; 0           ; 0           ;
; sld_hub:auto_hub               ; sld_signaltap:auto_signaltap_0 ; 99            ; 0           ; 0           ;
; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0 ; 2732          ; 0           ; 0           ;
; hard_block:auto_generated_inst ; Top                            ; 428           ; 1           ; 1           ;
; Top                            ; hard_block:auto_generated_inst ; 428           ; 1           ; 1           ;
; hard_block:auto_generated_inst ; sld_signaltap:auto_signaltap_0 ; 45            ; 0           ; 0           ;
; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ; 45            ; 0           ; 0           ;
; hard_block:auto_generated_inst ; hard_block:auto_generated_inst ; 4             ; 4           ; 4           ;
+--------------------------------+--------------------------------+---------------+-------------+-------------+
Note: The table contains rows with duplicate information to facilitate sorting by Partition.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/workProjNoSync/arm9_fpga_book/chapter7/chapter7_altera/hello_soc_top.pin.


+------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Total logic elements                        ; 6,041 / 15,408 ( 39 % )                                                              ;
;     -- Combinational with no register       ; 4055                                                                                 ;
;     -- Register only                        ; 412                                                                                  ;
;     -- Combinational with a register        ; 1574                                                                                 ;
;                                             ;                                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                                      ;
;     -- 4 input functions                    ; 3610                                                                                 ;
;     -- 3 input functions                    ; 1611                                                                                 ;
;     -- <=2 input functions                  ; 408                                                                                  ;
;     -- Register only                        ; 412                                                                                  ;
;                                             ;                                                                                      ;
; Logic elements by mode                      ;                                                                                      ;
;     -- normal mode                          ; 5274                                                                                 ;
;     -- arithmetic mode                      ; 355                                                                                  ;
;                                             ;                                                                                      ;
; Total registers*                            ; 1,986 / 16,166 ( 12 % )                                                              ;
;     -- Dedicated logic registers            ; 1,986 / 15,408 ( 13 % )                                                              ;
;     -- I/O registers                        ; 0 / 758 ( 0 % )                                                                      ;
;                                             ;                                                                                      ;
; Total LABs:  partially or completely used   ; 418 / 963 ( 43 % )                                                                   ;
; User inserted logic elements                ; 0                                                                                    ;
; Virtual pins                                ; 0                                                                                    ;
; I/O pins                                    ; 6 / 166 ( 4 % )                                                                      ;
;     -- Clock pins                           ; 3 / 7 ( 43 % )                                                                       ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )                                                                       ;
; Global signals                              ; 5                                                                                    ;
; M9Ks                                        ; 11 / 56 ( 20 % )                                                                     ;
; Total block memory bits                     ; 86,272 / 516,096 ( 17 % )                                                            ;
; Total block memory implementation bits      ; 101,376 / 516,096 ( 20 % )                                                           ;
; Embedded Multiplier 9-bit elements          ; 8 / 112 ( 7 % )                                                                      ;
; PLLs                                        ; 1 / 4 ( 25 % )                                                                       ;
; Global clocks                               ; 5 / 20 ( 25 % )                                                                      ;
; JTAGs                                       ; 1 / 1 ( 100 % )                                                                      ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                        ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                        ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                                                        ;
; Average interconnect usage (total/H/V)      ; 23% / 21% / 24%                                                                      ;
; Peak interconnect usage (total/H/V)         ; 70% / 67% / 74%                                                                      ;
; Maximum fan-out node                        ; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl ;
; Maximum fan-out                             ; 1684                                                                                 ;
; Highest non-global fan-out signal           ; arm9_compatiable_code:u_arm9|cpsr_m[0]                                               ;
; Highest non-global fan-out                  ; 176                                                                                  ;
; Total fan-out                               ; 28222                                                                                ;
; Average fan-out                             ; 3.55                                                                                 ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                   ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ; Low                            ;
;                                             ;                       ;                       ;                                ;                                ;
; Total logic elements                        ; 5224 / 15408 ( 33 % ) ; 113 / 15408 ( < 1 % ) ; 704 / 15408 ( 4 % )            ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 3935                  ; 40                    ; 80                             ; 0                              ;
;     -- Register only                        ; 17                    ; 8                     ; 387                            ; 0                              ;
;     -- Combinational with a register        ; 1272                  ; 65                    ; 237                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;                                ;
;     -- 4 input functions                    ; 3389                  ; 42                    ; 179                            ; 0                              ;
;     -- 3 input functions                    ; 1490                  ; 41                    ; 80                             ; 0                              ;
;     -- <=2 input functions                  ; 328                   ; 22                    ; 58                             ; 0                              ;
;     -- Register only                        ; 17                    ; 8                     ; 387                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;                                ;
;     -- normal mode                          ; 4892                  ; 101                   ; 281                            ; 0                              ;
;     -- arithmetic mode                      ; 315                   ; 4                     ; 36                             ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total registers                             ; 1289                  ; 73                    ; 624                            ; 0                              ;
;     -- Dedicated logic registers            ; 1289 / 15408 ( 8 % )  ; 73 / 15408 ( < 1 % )  ; 624 / 15408 ( 4 % )            ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total LABs:  partially or completely used   ; 354 / 963 ( 36 % )    ; 12 / 963 ( 1 % )      ; 54 / 963 ( 5 % )               ; 0 / 963 ( 0 % )                ;
;                                             ;                       ;                       ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ; 0                              ;
; I/O pins                                    ; 6                     ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 8 / 112 ( 7 % )       ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 81920                 ; 0                     ; 4352                           ; 0                              ;
; Total RAM block bits                        ; 92160                 ; 0                     ; 9216                           ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 10 / 56 ( 17 % )      ; 0 / 56 ( 0 % )        ; 1 / 56 ( 1 % )                 ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 3 / 24 ( 12 % )       ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 1 / 24 ( 4 % )                 ;
;                                             ;                       ;                       ;                                ;                                ;
; Connections                                 ;                       ;                       ;                                ;                                ;
;     -- Input Connections                    ; 1308                  ; 112                   ; 811                            ; 1                              ;
;     -- Registered Input Connections         ; 1289                  ; 82                    ; 666                            ; 0                              ;
;     -- Output Connections                   ; 426                   ; 121                   ; 1                              ; 1684                           ;
;     -- Registered Output Connections        ; 0                     ; 120                   ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;                                ;
;     -- Total Connections                    ; 25275                 ; 699                   ; 3140                           ; 1692                           ;
;     -- Registered Connections               ; 6902                  ; 515                   ; 1671                           ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; External Connections                        ;                       ;                       ;                                ;                                ;
;     -- Top                                  ; 0                     ; 104                   ; 322                            ; 1308                           ;
;     -- sld_hub:auto_hub                     ; 104                   ; 16                    ; 113                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 322                   ; 113                   ; 0                              ; 377                            ;
;     -- hard_block:auto_generated_inst       ; 1308                  ; 0                     ; 377                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;                                ;
;     -- Input Ports                          ; 6                     ; 18                    ; 125                            ; 1                              ;
;     -- Output Ports                         ; 5                     ; 36                    ; 78                             ; 1                              ;
;     -- Bidir Ports                          ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                     ; 30                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 26                    ; 1                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                     ; 68                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                     ; 34                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 1                     ; 39                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 14                    ; 69                             ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; RxD     ; A8    ; 8        ; 19           ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; clk_50m ; R9    ; 4        ; 21           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rst_n   ; M1    ; 2        ; 0            ; 14           ; 21           ; 1285                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED_out[0] ; J1    ; 2        ; 0            ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED_out[1] ; J2    ; 2        ; 0            ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TxD        ; G5    ; 1        ; 0            ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L4n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L6p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R16n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 14 ( 36 % ) ; 2.5V          ; --           ;
; 2        ; 3 / 18 ( 17 % ) ; 2.5V          ; --           ;
; 3        ; 0 / 25 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 1 / 27 ( 4 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 20 ( 0 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 14 ( 7 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 24 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 1 / 24 ( 4 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 358        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 349        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 339        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 334        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 321        ; 8        ; RxD                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 307        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 296        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 292        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 284        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 301        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 355        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 351        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 340        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 335        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 308        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 297        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 293        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 282        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 241        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 338        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 329        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 309        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 330        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 310        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 39         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 332        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 315        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 226        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 237        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F15      ; 240        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 21         ; 1        ; TxD                                                       ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 235        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 234        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 34         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 33         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 45         ; 2        ; LED_out[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 44         ; 2        ; LED_out[1]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 36         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 35         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 150        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 139        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 41         ; 2        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 40         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 140        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 141        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 123        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 136        ; 4        ; clk_50m                                                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 143        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 145        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 147        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 122        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 135        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 144        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 146        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 149        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                      ;
+-------------------------------+------------------------------------------------------------------+
; Name                          ; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------+
; SDC pin name                  ; u_pll|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                           ;
; Compensate clock              ; clock0                                                           ;
; Compensated input/output pins ; --                                                               ;
; Switchover type               ; --                                                               ;
; Input frequency 0             ; 50.0 MHz                                                         ;
; Input frequency 1             ; --                                                               ;
; Nominal PFD frequency         ; 50.0 MHz                                                         ;
; Nominal VCO frequency         ; 599.9 MHz                                                        ;
; VCO post scale                ; 2                                                                ;
; VCO frequency control         ; Auto                                                             ;
; VCO phase shift step          ; 208 ps                                                           ;
; VCO multiply                  ; --                                                               ;
; VCO divide                    ; --                                                               ;
; Freq min lock                 ; 25.0 MHz                                                         ;
; Freq max lock                 ; 54.18 MHz                                                        ;
; M VCO Tap                     ; 0                                                                ;
; M Initial                     ; 1                                                                ;
; M value                       ; 12                                                               ;
; N value                       ; 1                                                                ;
; Charge pump current           ; setting 1                                                        ;
; Loop filter resistance        ; setting 27                                                       ;
; Loop filter capacitance       ; setting 0                                                        ;
; Bandwidth                     ; 680 kHz to 980 kHz                                               ;
; Bandwidth type                ; Medium                                                           ;
; Real time reconfigurable      ; Off                                                              ;
; Scan chain MIF file           ; --                                                               ;
; Preserve PLL counter order    ; Off                                                              ;
; PLL location                  ; PLL_4                                                            ;
; Inclk0 signal                 ; clk_50m                                                          ;
; Inclk1 signal                 ; --                                                               ;
; Inclk0 signal type            ; Dedicated Pin                                                    ;
; Inclk1 signal type            ; --                                                               ;
+-------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                         ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)    ; 1.88 (208 ps)    ; 50/50      ; C0      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                          ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |hello_soc_top                                                                                       ; 6041 (37)   ; 1986 (3)                  ; 0 (0)         ; 86272       ; 11   ; 8            ; 0       ; 4         ; 6    ; 0            ; 4055 (34)    ; 412 (0)           ; 1574 (3)         ; |hello_soc_top                                                                                                                                                                                                                                                                                               ;              ;
;    |arm9_compatiable_code:u_arm9|                                                                    ; 5089 (5056) ; 1219 (1219)               ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 3862 (3829)  ; 12 (12)           ; 1215 (1215)      ; |hello_soc_top|arm9_compatiable_code:u_arm9                                                                                                                                                                                                                                                                  ;              ;
;       |lpm_mult:Mult0|                                                                               ; 33 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 33 (0)       ; 0 (0)             ; 0 (0)            ; |hello_soc_top|arm9_compatiable_code:u_arm9|lpm_mult:Mult0                                                                                                                                                                                                                                                   ;              ;
;          |mult_7dt:auto_generated|                                                                   ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; |hello_soc_top|arm9_compatiable_code:u_arm9|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                                           ;              ;
;    |gpio_bus:u_gpio|                                                                                 ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |hello_soc_top|gpio_bus:u_gpio                                                                                                                                                                                                                                                                               ;              ;
;    |led0_module:U1|                                                                                  ; 47 (47)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 24 (24)          ; |hello_soc_top|led0_module:U1                                                                                                                                                                                                                                                                                ;              ;
;    |pll:u_pll|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hello_soc_top|pll:u_pll                                                                                                                                                                                                                                                                                     ;              ;
;       |altpll:altpll_component|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hello_soc_top|pll:u_pll|altpll:altpll_component                                                                                                                                                                                                                                                             ;              ;
;          |pll_altpll:auto_generated|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hello_soc_top|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                   ;              ;
;    |ram:u_ram|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hello_soc_top|ram:u_ram                                                                                                                                                                                                                                                                                     ;              ;
;       |altsyncram:altsyncram_component|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hello_soc_top|ram:u_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                     ;              ;
;          |altsyncram_u7i1:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hello_soc_top|ram:u_ram|altsyncram:altsyncram_component|altsyncram_u7i1:auto_generated                                                                                                                                                                                                                      ;              ;
;    |rom:u_rom|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hello_soc_top|rom:u_rom                                                                                                                                                                                                                                                                                     ;              ;
;       |altsyncram:altsyncram_component|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hello_soc_top|rom:u_rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                     ;              ;
;          |altsyncram_fr52:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hello_soc_top|rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated                                                                                                                                                                                                                      ;              ;
;    |rxtx_bus:u_uart|                                                                                 ; 56 (11)     ; 42 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (2)       ; 5 (0)             ; 37 (9)           ; |hello_soc_top|rxtx_bus:u_uart                                                                                                                                                                                                                                                                               ;              ;
;       |rxtx:u_uart|                                                                                  ; 45 (45)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 5 (5)             ; 28 (28)          ; |hello_soc_top|rxtx_bus:u_uart|rxtx:u_uart                                                                                                                                                                                                                                                                   ;              ;
;    |sld_hub:auto_hub|                                                                                ; 113 (71)    ; 73 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (26)      ; 8 (8)             ; 65 (40)          ; |hello_soc_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                              ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; |hello_soc_top|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                      ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |hello_soc_top|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                    ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 704 (1)     ; 624 (0)                   ; 0 (0)         ; 4352        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (1)       ; 387 (0)           ; 237 (0)          ; |hello_soc_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 703 (242)   ; 624 (231)                 ; 0 (0)         ; 4352        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (11)      ; 387 (222)         ; 237 (9)          ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 48 (46)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 31 (31)           ; 16 (0)           ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                |decode_dvf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ;              ;
;             |lpm_mux:mux|                                                                            ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (0)           ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                |mux_ssc:auto_generated|                                                              ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                        ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4352        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;             |altsyncram_eu14:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4352        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated                                                                                                                                           ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 1 (1)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 73 (73)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 13 (13)           ; 32 (32)          ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;          |sld_ela_control:ela_control|                                                               ; 202 (3)     ; 189 (2)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (1)       ; 115 (0)           ; 74 (2)           ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 170 (0)     ; 170 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 102 (0)           ; 68 (0)           ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 102 (102)   ; 102 (102)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 68 (68)           ; 34 (34)          ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 102 (0)     ; 68 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 34 (0)            ; 68 (0)           ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 23 (13)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 9 (0)             ; 2 (1)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;             |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                      ; 3 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                            ;              ;
;                |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                               ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                      ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 98 (10)     ; 82 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (10)      ; 0 (0)             ; 82 (0)           ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 6 (0)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                |cntr_hgi:auto_generated|                                                             ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated                                                       ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 7 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                |cntr_i6j:auto_generated|                                                             ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                |cntr_egi:auto_generated|                                                             ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                |cntr_23j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 34 (34)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 34 (34)          ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 8 (8)            ; |hello_soc_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
+------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; TxD        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_out[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_out[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rst_n      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clk_50m    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; RxD        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; rst_n               ;                   ;         ;
; clk_50m             ;                   ;         ;
; RxD                 ;                   ;         ;
+---------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                         ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                 ; JTAG_X1_Y15_N0     ; 322     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                 ; JTAG_X1_Y15_N0     ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|Equal2~0                                                                                                                                                                                                                        ; LCCOMB_X14_Y17_N8  ; 57      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|always18~5                                                                                                                                                                                                                      ; LCCOMB_X15_Y16_N14 ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|always71~1                                                                                                                                                                                                                      ; LCCOMB_X19_Y10_N26 ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|always78~0                                                                                                                                                                                                                      ; LCCOMB_X15_Y16_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|cmd[25]~12                                                                                                                                                                                                                      ; LCCOMB_X15_Y16_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|cmd~16                                                                                                                                                                                                                          ; LCCOMB_X15_Y16_N8  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|cpsr_c~11                                                                                                                                                                                                                       ; LCCOMB_X17_Y15_N6  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|cpsr_m[1]~5                                                                                                                                                                                                                     ; LCCOMB_X20_Y16_N22 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|cpsr_n~4                                                                                                                                                                                                                        ; LCCOMB_X17_Y15_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|go_fmt[0]~3                                                                                                                                                                                                                     ; LCCOMB_X15_Y21_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|hold_en~1                                                                                                                                                                                                                       ; LCCOMB_X15_Y16_N16 ; 105     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|r0[7]~2                                                                                                                                                                                                                         ; LCCOMB_X17_Y23_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|r1[13]~2                                                                                                                                                                                                                        ; LCCOMB_X17_Y23_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|r2[3]~2                                                                                                                                                                                                                         ; LCCOMB_X17_Y23_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|r3[0]~1                                                                                                                                                                                                                         ; LCCOMB_X22_Y23_N18 ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|r3[0]~3                                                                                                                                                                                                                         ; LCCOMB_X21_Y23_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|r4[23]~2                                                                                                                                                                                                                        ; LCCOMB_X24_Y23_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|r5[21]~5                                                                                                                                                                                                                        ; LCCOMB_X19_Y16_N0  ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|r5[21]~7                                                                                                                                                                                                                        ; LCCOMB_X22_Y22_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|r6[11]~11                                                                                                                                                                                                                       ; LCCOMB_X19_Y14_N24 ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|r6[11]~12                                                                                                                                                                                                                       ; LCCOMB_X24_Y21_N10 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|r7[29]~2                                                                                                                                                                                                                        ; LCCOMB_X21_Y23_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|r8_fiq[5]~3                                                                                                                                                                                                                     ; LCCOMB_X19_Y23_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|r8_usr[1]~2                                                                                                                                                                                                                     ; LCCOMB_X19_Y23_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|r9_fiq[5]~3                                                                                                                                                                                                                     ; LCCOMB_X24_Y16_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|r9_usr[4]~2                                                                                                                                                                                                                     ; LCCOMB_X24_Y16_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|ra_fiq[7]~4                                                                                                                                                                                                                     ; LCCOMB_X22_Y23_N10 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|ra_usr[1]~7                                                                                                                                                                                                                     ; LCCOMB_X19_Y23_N26 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|ra_usr[1]~9                                                                                                                                                                                                                     ; LCCOMB_X22_Y23_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|ram_cen                                                                                                                                                                                                                         ; LCCOMB_X15_Y21_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|rb_fiq[29]~3                                                                                                                                                                                                                    ; LCCOMB_X22_Y23_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|rb_usr[0]~2                                                                                                                                                                                                                     ; LCCOMB_X22_Y23_N28 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|rc_fiq[5]~3                                                                                                                                                                                                                     ; LCCOMB_X22_Y23_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|rc_usr[5]~1                                                                                                                                                                                                                     ; LCCOMB_X22_Y23_N16 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|rc_usr[5]~3                                                                                                                                                                                                                     ; LCCOMB_X22_Y23_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|rd_abt[1]~2                                                                                                                                                                                                                     ; LCCOMB_X19_Y16_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|rd_fiq[5]~2                                                                                                                                                                                                                     ; LCCOMB_X19_Y16_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|rd_irq[6]~2                                                                                                                                                                                                                     ; LCCOMB_X19_Y16_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|rd_svc[18]~2                                                                                                                                                                                                                    ; LCCOMB_X19_Y16_N28 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|rd_und[11]~2                                                                                                                                                                                                                    ; LCCOMB_X21_Y16_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|rd_usr[17]~3                                                                                                                                                                                                                    ; LCCOMB_X21_Y16_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|re_abt[10]~34                                                                                                                                                                                                                   ; LCCOMB_X19_Y14_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|re_abt[10]~35                                                                                                                                                                                                                   ; LCCOMB_X19_Y14_N10 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|re_fiq[16]~34                                                                                                                                                                                                                   ; LCCOMB_X20_Y15_N12 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|re_fiq[16]~35                                                                                                                                                                                                                   ; LCCOMB_X19_Y14_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|re_irq[12]~34                                                                                                                                                                                                                   ; LCCOMB_X19_Y14_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|re_irq[12]~35                                                                                                                                                                                                                   ; LCCOMB_X19_Y14_N8  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|re_svc[16]~34                                                                                                                                                                                                                   ; LCCOMB_X20_Y15_N6  ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|re_svc[16]~35                                                                                                                                                                                                                   ; LCCOMB_X20_Y15_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|re_und[1]~34                                                                                                                                                                                                                    ; LCCOMB_X20_Y15_N0  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|re_und[1]~35                                                                                                                                                                                                                    ; LCCOMB_X20_Y15_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|re_usr[17]~33                                                                                                                                                                                                                   ; LCCOMB_X20_Y15_N16 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|re_usr[17]~34                                                                                                                                                                                                                   ; LCCOMB_X20_Y15_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|rf[8]~69                                                                                                                                                                                                                        ; LCCOMB_X17_Y16_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|rf[8]~73                                                                                                                                                                                                                        ; LCCOMB_X19_Y16_N26 ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|rom_en~0                                                                                                                                                                                                                        ; LCCOMB_X19_Y16_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|spsr_abt[0]~0                                                                                                                                                                                                                   ; LCCOMB_X19_Y14_N0  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|spsr_abt[7]~1                                                                                                                                                                                                                   ; LCCOMB_X20_Y13_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|spsr_fiq[1]~0                                                                                                                                                                                                                   ; LCCOMB_X21_Y17_N20 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|spsr_fiq[8]~1                                                                                                                                                                                                                   ; LCCOMB_X21_Y13_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|spsr_irq[2]~0                                                                                                                                                                                                                   ; LCCOMB_X21_Y17_N18 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|spsr_irq[8]~1                                                                                                                                                                                                                   ; LCCOMB_X21_Y17_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|spsr_svc[10]~12                                                                                                                                                                                                                 ; LCCOMB_X17_Y11_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|spsr_svc[6]~11                                                                                                                                                                                                                  ; LCCOMB_X17_Y11_N14 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|spsr_und[10]~23                                                                                                                                                                                                                 ; LCCOMB_X21_Y13_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arm9_compatiable_code:u_arm9|spsr_und[5]~22                                                                                                                                                                                                                  ; LCCOMB_X19_Y12_N18 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk_50m                                                                                                                                                                                                                                                      ; PIN_R9             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; comb~0                                                                                                                                                                                                                                                       ; LCCOMB_X16_Y15_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; comb~1                                                                                                                                                                                                                                                       ; LCCOMB_X16_Y15_N4  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                 ; PLL_4              ; 1676    ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; rst_n                                                                                                                                                                                                                                                        ; PIN_M1             ; 1284    ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; rxtx_bus:u_uart|always2~0                                                                                                                                                                                                                                    ; LCCOMB_X14_Y21_N14 ; 2       ; Latch enable               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; rxtx_bus:u_uart|rxtx:u_uart|always2~0                                                                                                                                                                                                                        ; LCCOMB_X11_Y26_N2  ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; rxtx_bus:u_uart|rxtx:u_uart|always7~0                                                                                                                                                                                                                        ; LCCOMB_X12_Y21_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rxtx_bus:u_uart|rxtx:u_uart|tran_vld                                                                                                                                                                                                                         ; FF_X12_Y21_N19     ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; rxtx_bus:u_uart|tx_vld~0                                                                                                                                                                                                                                     ; LCCOMB_X12_Y21_N24 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                     ; FF_X10_Y2_N13      ; 30      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][0]~3                                                                                                                                                                                                                             ; LCCOMB_X10_Y4_N0   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                               ; FF_X9_Y2_N15       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                               ; FF_X9_Y2_N29       ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irsr_reg[0]~2                                                                                                                                                                                                                               ; LCCOMB_X10_Y4_N24  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                      ; LCCOMB_X10_Y2_N20  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                       ; LCCOMB_X12_Y2_N12  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~12                                                                                                                                                                                                  ; LCCOMB_X12_Y2_N2   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                                                                                                                                                  ; LCCOMB_X12_Y2_N30  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; FF_X10_Y1_N23      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; FF_X10_Y1_N27      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                          ; FF_X10_Y4_N21      ; 45      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                          ; FF_X10_Y4_N31      ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                   ; LCCOMB_X10_Y2_N14  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                         ; FF_X10_Y3_N27      ; 25      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; LCCOMB_X9_Y6_N10   ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; LCCOMB_X9_Y6_N16   ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; FF_X9_Y6_N21       ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|collect_data                                                                                                                                                                            ; LCCOMB_X9_Y6_N26   ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                                                                               ; FF_X15_Y4_N9       ; 235     ; Async. clear               ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                          ; LCCOMB_X9_Y6_N6    ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; LCCOMB_X9_Y6_N30   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                               ; LCCOMB_X8_Y4_N6    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; LCCOMB_X11_Y4_N26  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[5]~0 ; LCCOMB_X11_Y4_N24  ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]~0                ; LCCOMB_X8_Y4_N4    ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                   ; LCCOMB_X11_Y4_N2   ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; LCCOMB_X11_Y4_N20  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~17                                                                                                                                                     ; LCCOMB_X10_Y3_N22  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~14                                                                                                                                                ; LCCOMB_X9_Y3_N6    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; LCCOMB_X10_Y3_N10  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; LCCOMB_X10_Y3_N16  ; 123     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                           ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                   ; JTAG_X1_Y15_N0     ; 322     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]   ; PLL_4              ; 1676    ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; rst_n                                                                          ; PIN_M1             ; 1284    ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; rxtx_bus:u_uart|always2~0                                                      ; LCCOMB_X14_Y21_N14 ; 2       ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; FF_X15_Y4_N9       ; 235     ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
+--------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                         ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; arm9_compatiable_code:u_arm9|cpsr_m[0]                                                                                                                                                                                                                       ; 176     ;
; arm9_compatiable_code:u_arm9|Equal34~0                                                                                                                                                                                                                       ; 166     ;
; arm9_compatiable_code:u_arm9|cmd[12]                                                                                                                                                                                                                         ; 164     ;
; arm9_compatiable_code:u_arm9|cmd[13]                                                                                                                                                                                                                         ; 150     ;
; arm9_compatiable_code:u_arm9|cmd[15]                                                                                                                                                                                                                         ; 146     ;
; arm9_compatiable_code:u_arm9|cmd[14]                                                                                                                                                                                                                         ; 142     ;
; arm9_compatiable_code:u_arm9|cpsr_m[4]                                                                                                                                                                                                                       ; 139     ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[8]                                                                                                                                                                              ; 139     ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[9]                                                                                                                                                                              ; 138     ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[10]                                                                                                                                                                             ; 137     ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[11]                                                                                                                                                                             ; 136     ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[3]                                                                                                                                                                              ; 131     ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[2]                                                                                                                                                                              ; 130     ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[1]                                                                                                                                                                              ; 130     ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[0]                                                                                                                                                                              ; 130     ;
; arm9_compatiable_code:u_arm9|Selector26~0                                                                                                                                                                                                                    ; 129     ;
; arm9_compatiable_code:u_arm9|cmd[18]                                                                                                                                                                                                                         ; 127     ;
; arm9_compatiable_code:u_arm9|cmd[17]                                                                                                                                                                                                                         ; 125     ;
; arm9_compatiable_code:u_arm9|cmd[19]                                                                                                                                                                                                                         ; 125     ;
; arm9_compatiable_code:u_arm9|cmd[16]                                                                                                                                                                                                                         ; 124     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; 123     ;
; arm9_compatiable_code:u_arm9|hold_en~1                                                                                                                                                                                                                       ; 105     ;
; arm9_compatiable_code:u_arm9|Selector26~1                                                                                                                                                                                                                    ; 98      ;
; arm9_compatiable_code:u_arm9|Selector26~2                                                                                                                                                                                                                    ; 96      ;
; arm9_compatiable_code:u_arm9|cpsr_m[3]                                                                                                                                                                                                                       ; 75      ;
; arm9_compatiable_code:u_arm9|ram_wdata[4]~25                                                                                                                                                                                                                 ; 74      ;
; arm9_compatiable_code:u_arm9|ram_wdata[4]~24                                                                                                                                                                                                                 ; 72      ;
; QIC_SIGNALTAP_GND                                                                                                                                                                                                                                            ; 68      ;
; ~GND                                                                                                                                                                                                                                                         ; 65      ;
; arm9_compatiable_code:u_arm9|cmd_is_multl~2                                                                                                                                                                                                                  ; 65      ;
; arm9_compatiable_code:u_arm9|ram_wdata[4]~26                                                                                                                                                                                                                 ; 64      ;
; arm9_compatiable_code:u_arm9|Selector63~2                                                                                                                                                                                                                    ; 64      ;
; arm9_compatiable_code:u_arm9|sec_operand[1]~20                                                                                                                                                                                                               ; 62      ;
; arm9_compatiable_code:u_arm9|Equal2~0                                                                                                                                                                                                                        ; 57      ;
; arm9_compatiable_code:u_arm9|ram_wdata[4]~23                                                                                                                                                                                                                 ; 56      ;
; arm9_compatiable_code:u_arm9|sec_operand[1]~29                                                                                                                                                                                                               ; 52      ;
; arm9_compatiable_code:u_arm9|cmd[9]                                                                                                                                                                                                                          ; 50      ;
; arm9_compatiable_code:u_arm9|ram_wdata[4]~20                                                                                                                                                                                                                 ; 49      ;
; arm9_compatiable_code:u_arm9|ram_wdata[4]~18                                                                                                                                                                                                                 ; 49      ;
; arm9_compatiable_code:u_arm9|code_und                                                                                                                                                                                                                        ; 48      ;
; arm9_compatiable_code:u_arm9|cmd_flag                                                                                                                                                                                                                        ; 48      ;
; arm9_compatiable_code:u_arm9|ram_wdata[4]~22                                                                                                                                                                                                                 ; 48      ;
; arm9_compatiable_code:u_arm9|ram_wdata[4]~21                                                                                                                                                                                                                 ; 48      ;
; arm9_compatiable_code:u_arm9|ram_wdata[4]~19                                                                                                                                                                                                                 ; 48      ;
; arm9_compatiable_code:u_arm9|ram_wdata[4]~17                                                                                                                                                                                                                 ; 48      ;
; arm9_compatiable_code:u_arm9|rf[8]~68                                                                                                                                                                                                                        ; 47      ;
; arm9_compatiable_code:u_arm9|cmd[23]                                                                                                                                                                                                                         ; 47      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                          ; 45      ;
; arm9_compatiable_code:u_arm9|rf[8]~70                                                                                                                                                                                                                        ; 45      ;
; mod_sel[1]                                                                                                                                                                                                                                                   ; 45      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; 44      ;
; arm9_compatiable_code:u_arm9|cmd[21]                                                                                                                                                                                                                         ; 44      ;
; arm9_compatiable_code:u_arm9|code_rs_flag[1]                                                                                                                                                                                                                 ; 40      ;
; arm9_compatiable_code:u_arm9|code_rs_flag[0]                                                                                                                                                                                                                 ; 38      ;
; arm9_compatiable_code:u_arm9|rm_msb                                                                                                                                                                                                                          ; 38      ;
; arm9_compatiable_code:u_arm9|code_is_multl                                                                                                                                                                                                                   ; 37      ;
; arm9_compatiable_code:u_arm9|always71~0                                                                                                                                                                                                                      ; 36      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1                                                                                       ; 35      ;
; arm9_compatiable_code:u_arm9|Mux73~1                                                                                                                                                                                                                         ; 35      ;
; arm9_compatiable_code:u_arm9|Equal11~0                                                                                                                                                                                                                       ; 35      ;
; arm9_compatiable_code:u_arm9|Equal34~1                                                                                                                                                                                                                       ; 35      ;
; arm9_compatiable_code:u_arm9|code_rm[6]~19                                                                                                                                                                                                                   ; 34      ;
; arm9_compatiable_code:u_arm9|always77~3                                                                                                                                                                                                                      ; 34      ;
; arm9_compatiable_code:u_arm9|code_rs[5]~0                                                                                                                                                                                                                    ; 33      ;
; arm9_compatiable_code:u_arm9|r3[0]~1                                                                                                                                                                                                                         ; 33      ;
; arm9_compatiable_code:u_arm9|r7[29]~0                                                                                                                                                                                                                        ; 33      ;
; arm9_compatiable_code:u_arm9|r0[7]~0                                                                                                                                                                                                                         ; 33      ;
; arm9_compatiable_code:u_arm9|r4[23]~0                                                                                                                                                                                                                        ; 33      ;
; arm9_compatiable_code:u_arm9|r1[13]~0                                                                                                                                                                                                                        ; 33      ;
; arm9_compatiable_code:u_arm9|r5[21]~5                                                                                                                                                                                                                        ; 33      ;
; arm9_compatiable_code:u_arm9|re_svc[16]~34                                                                                                                                                                                                                   ; 33      ;
; arm9_compatiable_code:u_arm9|r2[3]~0                                                                                                                                                                                                                         ; 33      ;
; arm9_compatiable_code:u_arm9|r6[11]~11                                                                                                                                                                                                                       ; 33      ;
; arm9_compatiable_code:u_arm9|add_b[22]~2                                                                                                                                                                                                                     ; 33      ;
; arm9_compatiable_code:u_arm9|add_a[11]~3                                                                                                                                                                                                                     ; 33      ;
; arm9_compatiable_code:u_arm9|add_a[11]~2                                                                                                                                                                                                                     ; 33      ;
; arm9_compatiable_code:u_arm9|re_svc[16]~38                                                                                                                                                                                                                   ; 32      ;
; arm9_compatiable_code:u_arm9|re_fiq[16]~35                                                                                                                                                                                                                   ; 32      ;
; arm9_compatiable_code:u_arm9|re_abt[10]~35                                                                                                                                                                                                                   ; 32      ;
; arm9_compatiable_code:u_arm9|re_irq[12]~35                                                                                                                                                                                                                   ; 32      ;
; arm9_compatiable_code:u_arm9|always78~0                                                                                                                                                                                                                      ; 32      ;
; arm9_compatiable_code:u_arm9|r3[0]~3                                                                                                                                                                                                                         ; 32      ;
; arm9_compatiable_code:u_arm9|rb_fiq[29]~3                                                                                                                                                                                                                    ; 32      ;
; arm9_compatiable_code:u_arm9|rb_fiq[29]~1                                                                                                                                                                                                                    ; 32      ;
; arm9_compatiable_code:u_arm9|rb_usr[0]~2                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|rb_usr[0]~0                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|r7[29]~2                                                                                                                                                                                                                        ; 32      ;
; arm9_compatiable_code:u_arm9|rc_fiq[5]~3                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|rc_fiq[5]~1                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|rc_usr[5]~3                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|rc_usr[5]~1                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|r0[7]~2                                                                                                                                                                                                                         ; 32      ;
; arm9_compatiable_code:u_arm9|r4[23]~2                                                                                                                                                                                                                        ; 32      ;
; arm9_compatiable_code:u_arm9|r8_fiq[5]~3                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|r8_fiq[5]~1                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|r8_usr[1]~2                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|r8_usr[1]~0                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|rd_svc[18]~2                                                                                                                                                                                                                    ; 32      ;
; arm9_compatiable_code:u_arm9|rd_svc[18]~0                                                                                                                                                                                                                    ; 32      ;
; arm9_compatiable_code:u_arm9|rd_fiq[5]~2                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|rd_fiq[5]~0                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|rd_irq[6]~2                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|rd_irq[6]~0                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|rd_abt[1]~2                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|rd_abt[1]~0                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|rd_usr[17]~3                                                                                                                                                                                                                    ; 32      ;
; arm9_compatiable_code:u_arm9|rd_usr[17]~1                                                                                                                                                                                                                    ; 32      ;
; arm9_compatiable_code:u_arm9|rd_und[11]~2                                                                                                                                                                                                                    ; 32      ;
; arm9_compatiable_code:u_arm9|rd_und[11]~0                                                                                                                                                                                                                    ; 32      ;
; arm9_compatiable_code:u_arm9|r1[13]~2                                                                                                                                                                                                                        ; 32      ;
; arm9_compatiable_code:u_arm9|r5[21]~7                                                                                                                                                                                                                        ; 32      ;
; arm9_compatiable_code:u_arm9|r9_fiq[5]~3                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|r9_fiq[5]~0                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|r9_usr[4]~2                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|r9_usr[4]~0                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|re_svc[16]~35                                                                                                                                                                                                                   ; 32      ;
; arm9_compatiable_code:u_arm9|re_fiq[16]~34                                                                                                                                                                                                                   ; 32      ;
; arm9_compatiable_code:u_arm9|always69~0                                                                                                                                                                                                                      ; 32      ;
; arm9_compatiable_code:u_arm9|re_abt[10]~34                                                                                                                                                                                                                   ; 32      ;
; arm9_compatiable_code:u_arm9|always68~1                                                                                                                                                                                                                      ; 32      ;
; arm9_compatiable_code:u_arm9|re_irq[12]~34                                                                                                                                                                                                                   ; 32      ;
; arm9_compatiable_code:u_arm9|always70~0                                                                                                                                                                                                                      ; 32      ;
; arm9_compatiable_code:u_arm9|re_usr[17]~34                                                                                                                                                                                                                   ; 32      ;
; arm9_compatiable_code:u_arm9|re_usr[17]~33                                                                                                                                                                                                                   ; 32      ;
; arm9_compatiable_code:u_arm9|always73~0                                                                                                                                                                                                                      ; 32      ;
; arm9_compatiable_code:u_arm9|re_und[1]~35                                                                                                                                                                                                                    ; 32      ;
; arm9_compatiable_code:u_arm9|re_und[1]~34                                                                                                                                                                                                                    ; 32      ;
; arm9_compatiable_code:u_arm9|r2[3]~2                                                                                                                                                                                                                         ; 32      ;
; arm9_compatiable_code:u_arm9|ra_fiq[7]~4                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|ra_fiq[7]~1                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|ra_usr[1]~9                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|ra_usr[1]~7                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|r6[11]~12                                                                                                                                                                                                                       ; 32      ;
; arm9_compatiable_code:u_arm9|cmd_ok~0                                                                                                                                                                                                                        ; 32      ;
; arm9_compatiable_code:u_arm9|add_a[11]~4                                                                                                                                                                                                                     ; 32      ;
; arm9_compatiable_code:u_arm9|ram_wdata[4]~29                                                                                                                                                                                                                 ; 32      ;
; arm9_compatiable_code:u_arm9|ram_wdata[4]~28                                                                                                                                                                                                                 ; 32      ;
; arm9_compatiable_code:u_arm9|ram_wdata[4]~27                                                                                                                                                                                                                 ; 32      ;
; arm9_compatiable_code:u_arm9|ldm_data[3]~48                                                                                                                                                                                                                  ; 31      ;
; arm9_compatiable_code:u_arm9|ldm_data[4]~47                                                                                                                                                                                                                  ; 31      ;
; arm9_compatiable_code:u_arm9|ldm_data[5]~46                                                                                                                                                                                                                  ; 31      ;
; arm9_compatiable_code:u_arm9|ldm_data[6]~45                                                                                                                                                                                                                  ; 31      ;
; arm9_compatiable_code:u_arm9|ldm_data[1]~43                                                                                                                                                                                                                  ; 31      ;
; arm9_compatiable_code:u_arm9|ldm_data[2]~42                                                                                                                                                                                                                  ; 31      ;
; arm9_compatiable_code:u_arm9|re_und[1]~38                                                                                                                                                                                                                    ; 31      ;
; arm9_compatiable_code:u_arm9|sec_operand[1]~212                                                                                                                                                                                                              ; 31      ;
; arm9_compatiable_code:u_arm9|sec_operand[1]~211                                                                                                                                                                                                              ; 31      ;
; arm9_compatiable_code:u_arm9|sec_operand[1]~210                                                                                                                                                                                                              ; 31      ;
; arm9_compatiable_code:u_arm9|sec_operand[1]~209                                                                                                                                                                                                              ; 31      ;
; arm9_compatiable_code:u_arm9|always10~2                                                                                                                                                                                                                      ; 31      ;
; arm9_compatiable_code:u_arm9|code_rm[24]~0                                                                                                                                                                                                                   ; 31      ;
; arm9_compatiable_code:u_arm9|ldm_data[7]~33                                                                                                                                                                                                                  ; 31      ;
; arm9_compatiable_code:u_arm9|cmd[0]                                                                                                                                                                                                                          ; 31      ;
; arm9_compatiable_code:u_arm9|ra_usr[31]~1                                                                                                                                                                                                                    ; 31      ;
; arm9_compatiable_code:u_arm9|r5[8]~4                                                                                                                                                                                                                         ; 31      ;
; arm9_compatiable_code:u_arm9|r6[9]~10                                                                                                                                                                                                                        ; 31      ;
; arm9_compatiable_code:u_arm9|r6[10]~9                                                                                                                                                                                                                        ; 31      ;
; arm9_compatiable_code:u_arm9|ra_usr[11]~6                                                                                                                                                                                                                    ; 31      ;
; arm9_compatiable_code:u_arm9|r5[12]~3                                                                                                                                                                                                                        ; 31      ;
; arm9_compatiable_code:u_arm9|r6[13]~8                                                                                                                                                                                                                        ; 31      ;
; arm9_compatiable_code:u_arm9|r6[14]~7                                                                                                                                                                                                                        ; 31      ;
; arm9_compatiable_code:u_arm9|ra_usr[15]~5                                                                                                                                                                                                                    ; 31      ;
; arm9_compatiable_code:u_arm9|r5[16]~2                                                                                                                                                                                                                        ; 31      ;
; arm9_compatiable_code:u_arm9|r6[17]~6                                                                                                                                                                                                                        ; 31      ;
; arm9_compatiable_code:u_arm9|r6[18]~5                                                                                                                                                                                                                        ; 31      ;
; arm9_compatiable_code:u_arm9|ra_usr[19]~4                                                                                                                                                                                                                    ; 31      ;
; arm9_compatiable_code:u_arm9|r5[20]~1                                                                                                                                                                                                                        ; 31      ;
; arm9_compatiable_code:u_arm9|r6[21]~4                                                                                                                                                                                                                        ; 31      ;
; arm9_compatiable_code:u_arm9|r6[22]~3                                                                                                                                                                                                                        ; 31      ;
; arm9_compatiable_code:u_arm9|ra_usr[23]~3                                                                                                                                                                                                                    ; 31      ;
; arm9_compatiable_code:u_arm9|r5[24]~0                                                                                                                                                                                                                        ; 31      ;
; arm9_compatiable_code:u_arm9|r6[25]~2                                                                                                                                                                                                                        ; 31      ;
; arm9_compatiable_code:u_arm9|r6[26]~1                                                                                                                                                                                                                        ; 31      ;
; arm9_compatiable_code:u_arm9|ra_usr[27]~2                                                                                                                                                                                                                    ; 31      ;
; arm9_compatiable_code:u_arm9|ra_usr[28]~0                                                                                                                                                                                                                    ; 31      ;
; arm9_compatiable_code:u_arm9|r3[29]~0                                                                                                                                                                                                                        ; 31      ;
; arm9_compatiable_code:u_arm9|rc_usr[30]~0                                                                                                                                                                                                                    ; 31      ;
; arm9_compatiable_code:u_arm9|r6[0]~0                                                                                                                                                                                                                         ; 31      ;
; arm9_compatiable_code:u_arm9|cmd[5]                                                                                                                                                                                                                          ; 31      ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                     ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[31]~44                                                                                                                                                                                                                  ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[3]~42                                                                                                                                                                                                                   ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[4]~40                                                                                                                                                                                                                   ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[5]~38                                                                                                                                                                                                                   ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[6]~37                                                                                                                                                                                                                   ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[7]~35                                                                                                                                                                                                                   ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[8]~33                                                                                                                                                                                                                   ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[9]~32                                                                                                                                                                                                                   ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[10]~31                                                                                                                                                                                                                  ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[11]~30                                                                                                                                                                                                                  ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[12]~29                                                                                                                                                                                                                  ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[13]~28                                                                                                                                                                                                                  ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[14]~27                                                                                                                                                                                                                  ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[15]~26                                                                                                                                                                                                                  ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[16]~25                                                                                                                                                                                                                  ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[17]~24                                                                                                                                                                                                                  ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[18]~23                                                                                                                                                                                                                  ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[19]~22                                                                                                                                                                                                                  ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[20]~21                                                                                                                                                                                                                  ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[21]~20                                                                                                                                                                                                                  ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[22]~19                                                                                                                                                                                                                  ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[23]~18                                                                                                                                                                                                                  ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[24]~17                                                                                                                                                                                                                  ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[25]~16                                                                                                                                                                                                                  ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[26]~15                                                                                                                                                                                                                  ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[27]~14                                                                                                                                                                                                                  ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[28]~12                                                                                                                                                                                                                  ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[29]~10                                                                                                                                                                                                                  ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[30]~8                                                                                                                                                                                                                   ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[1]~6                                                                                                                                                                                                                    ; 30      ;
; arm9_compatiable_code:u_arm9|rf[8]~73                                                                                                                                                                                                                        ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[2]~4                                                                                                                                                                                                                    ; 30      ;
; arm9_compatiable_code:u_arm9|to_data[0]~2                                                                                                                                                                                                                    ; 30      ;
; arm9_compatiable_code:u_arm9|cmd[6]                                                                                                                                                                                                                          ; 30      ;
; arm9_compatiable_code:u_arm9|go_fmt[5]                                                                                                                                                                                                                       ; 29      ;
; arm9_compatiable_code:u_arm9|cmd[22]                                                                                                                                                                                                                         ; 29      ;
; arm9_compatiable_code:u_arm9|cmd[24]                                                                                                                                                                                                                         ; 28      ;
; ram_rdata[17]~0                                                                                                                                                                                                                                              ; 27      ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                         ; 25      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                 ; 24      ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[7]                                                                                                                                                                              ; 24      ;
; arm9_compatiable_code:u_arm9|go_num[3]                                                                                                                                                                                                                       ; 23      ;
; arm9_compatiable_code:u_arm9|cmd[20]                                                                                                                                                                                                                         ; 23      ;
; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                               ; 22      ;
; arm9_compatiable_code:u_arm9|to_data[3]~0                                                                                                                                                                                                                    ; 22      ;
; arm9_compatiable_code:u_arm9|Equal129~0                                                                                                                                                                                                                      ; 22      ;
; arm9_compatiable_code:u_arm9|cmd[26]                                                                                                                                                                                                                         ; 22      ;
; arm9_compatiable_code:u_arm9|cmd[27]                                                                                                                                                                                                                         ; 22      ;
; arm9_compatiable_code:u_arm9|cmd[4]                                                                                                                                                                                                                          ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                     ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|collect_data                                                                                                                                                                            ; 21      ;
; arm9_compatiable_code:u_arm9|code_rm[24]~62                                                                                                                                                                                                                  ; 21      ;
; arm9_compatiable_code:u_arm9|to_data[27]~13                                                                                                                                                                                                                  ; 21      ;
; arm9_compatiable_code:u_arm9|ldm_usr                                                                                                                                                                                                                         ; 21      ;
; arm9_compatiable_code:u_arm9|cmd[25]                                                                                                                                                                                                                         ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0                                                                                                                                                                                   ; 20      ;
; arm9_compatiable_code:u_arm9|always18~5                                                                                                                                                                                                                      ; 20      ;
; arm9_compatiable_code:u_arm9|code_rm[24]~64                                                                                                                                                                                                                  ; 20      ;
; arm9_compatiable_code:u_arm9|ldm_num[3]                                                                                                                                                                                                                      ; 20      ;
; arm9_compatiable_code:u_arm9|go_fmt[1]                                                                                                                                                                                                                       ; 20      ;
; mod_sel[2]                                                                                                                                                                                                                                                   ; 20      ;
; arm9_compatiable_code:u_arm9|Equal126~5                                                                                                                                                                                                                      ; 19      ;
; arm9_compatiable_code:u_arm9|Equal128~0                                                                                                                                                                                                                      ; 19      ;
; arm9_compatiable_code:u_arm9|Equal127~0                                                                                                                                                                                                                      ; 19      ;
; arm9_compatiable_code:u_arm9|cmd_addr[1]~0                                                                                                                                                                                                                   ; 19      ;
; arm9_compatiable_code:u_arm9|cmd_is_swp                                                                                                                                                                                                                      ; 19      ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[23]                                                                                                                                                                             ; 19      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                          ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; 18      ;
; arm9_compatiable_code:u_arm9|spsr[0]~5                                                                                                                                                                                                                       ; 18      ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[6]                                                                                                                                                                              ; 18      ;
; arm9_compatiable_code:u_arm9|Mux73~0                                                                                                                                                                                                                         ; 17      ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[5]                                                                                                                                                                              ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                          ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0                                                                                               ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                ; 16      ;
; arm9_compatiable_code:u_arm9|code_rot_num[0]~20                                                                                                                                                                                                              ; 16      ;
; arm9_compatiable_code:u_arm9|Add40~94                                                                                                                                                                                                                        ; 16      ;
; arm9_compatiable_code:u_arm9|Add40~0                                                                                                                                                                                                                         ; 16      ;
; arm9_compatiable_code:u_arm9|code_rot_num[3]~17                                                                                                                                                                                                              ; 16      ;
; arm9_compatiable_code:u_arm9|code_rot_num[2]~14                                                                                                                                                                                                              ; 16      ;
; arm9_compatiable_code:u_arm9|code_rot_num[1]~10                                                                                                                                                                                                              ; 16      ;
; arm9_compatiable_code:u_arm9|go_data~26                                                                                                                                                                                                                      ; 16      ;
; arm9_compatiable_code:u_arm9|ram_wdata[9]~199                                                                                                                                                                                                                ; 16      ;
; arm9_compatiable_code:u_arm9|ram_wdata[23]~161                                                                                                                                                                                                               ; 16      ;
; mod_sel[3]                                                                                                                                                                                                                                                   ; 16      ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[27]                                                                                                                                                                             ; 16      ;
; arm9_compatiable_code:u_arm9|cmd[7]                                                                                                                                                                                                                          ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                            ; 15      ;
; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                             ; 15      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; 15      ;
; arm9_compatiable_code:u_arm9|Mux85~1                                                                                                                                                                                                                         ; 15      ;
; arm9_compatiable_code:u_arm9|Mux85~0                                                                                                                                                                                                                         ; 15      ;
; arm9_compatiable_code:u_arm9|Equal30~3                                                                                                                                                                                                                       ; 15      ;
; arm9_compatiable_code:u_arm9|ldm_data[6]~14                                                                                                                                                                                                                  ; 15      ;
; arm9_compatiable_code:u_arm9|always71~1                                                                                                                                                                                                                      ; 15      ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[25]                                                                                                                                                                             ; 15      ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[26]                                                                                                                                                                             ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_load_on~1                                                                                                                                                                        ; 14      ;
; arm9_compatiable_code:u_arm9|rf[3]                                                                                                                                                                                                                           ; 14      ;
; arm9_compatiable_code:u_arm9|rf[4]                                                                                                                                                                                                                           ; 14      ;
; arm9_compatiable_code:u_arm9|rf[5]                                                                                                                                                                                                                           ; 14      ;
; arm9_compatiable_code:u_arm9|rf[6]                                                                                                                                                                                                                           ; 14      ;
; arm9_compatiable_code:u_arm9|rf[7]                                                                                                                                                                                                                           ; 14      ;
; arm9_compatiable_code:u_arm9|rf[8]                                                                                                                                                                                                                           ; 14      ;
; arm9_compatiable_code:u_arm9|rf[9]                                                                                                                                                                                                                           ; 14      ;
; arm9_compatiable_code:u_arm9|rf[10]                                                                                                                                                                                                                          ; 14      ;
; arm9_compatiable_code:u_arm9|rf[11]                                                                                                                                                                                                                          ; 14      ;
; arm9_compatiable_code:u_arm9|rf[12]                                                                                                                                                                                                                          ; 14      ;
; arm9_compatiable_code:u_arm9|to_num[1]~1                                                                                                                                                                                                                     ; 14      ;
; rxtx_bus:u_uart|rxtx:u_uart|always2~0                                                                                                                                                                                                                        ; 14      ;
; arm9_compatiable_code:u_arm9|rf[2]                                                                                                                                                                                                                           ; 14      ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[4]                                                                                                                                                                              ; 14      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                          ; 13      ;
; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                                 ; 13      ;
; arm9_compatiable_code:u_arm9|always77~4                                                                                                                                                                                                                      ; 13      ;
; arm9_compatiable_code:u_arm9|go_fmt[4]                                                                                                                                                                                                                       ; 13      ;
; arm9_compatiable_code:u_arm9|ram_addr[2]~4                                                                                                                                                                                                                   ; 13      ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[24]                                                                                                                                                                             ; 13      ;
; arm9_compatiable_code:u_arm9|cmd[8]                                                                                                                                                                                                                          ; 13      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; 12      ;
; arm9_compatiable_code:u_arm9|ram_wdata[30]~180                                                                                                                                                                                                               ; 12      ;
; arm9_compatiable_code:u_arm9|ram_wdata[30]~179                                                                                                                                                                                                               ; 12      ;
; arm9_compatiable_code:u_arm9|Equal71~5                                                                                                                                                                                                                       ; 12      ;
; arm9_compatiable_code:u_arm9|rf[1]                                                                                                                                                                                                                           ; 12      ;
; arm9_compatiable_code:u_arm9|always82~0                                                                                                                                                                                                                      ; 12      ;
; arm9_compatiable_code:u_arm9|cmd_is_multl~0                                                                                                                                                                                                                  ; 12      ;
; arm9_compatiable_code:u_arm9|rf[0]                                                                                                                                                                                                                           ; 12      ;
; arm9_compatiable_code:u_arm9|reg_ans[31]                                                                                                                                                                                                                     ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]~1                                                                                                                                 ; 11      ;
; arm9_compatiable_code:u_arm9|cpsr_m[2]                                                                                                                                                                                                                       ; 11      ;
; arm9_compatiable_code:u_arm9|cpsr_m[1]                                                                                                                                                                                                                       ; 11      ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[22]                                                                                                                                                                             ; 11      ;
; arm9_compatiable_code:u_arm9|cpsr_c                                                                                                                                                                                                                          ; 11      ;
; arm9_compatiable_code:u_arm9|cmd[1]                                                                                                                                                                                                                          ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]~0                                                                                                                                 ; 10      ;
; arm9_compatiable_code:u_arm9|always87~0                                                                                                                                                                                                                      ; 10      ;
; arm9_compatiable_code:u_arm9|ram_addr[10]~14                                                                                                                                                                                                                 ; 10      ;
; arm9_compatiable_code:u_arm9|ram_addr[9]~13                                                                                                                                                                                                                  ; 10      ;
; arm9_compatiable_code:u_arm9|ram_addr[8]~12                                                                                                                                                                                                                  ; 10      ;
; arm9_compatiable_code:u_arm9|ram_addr[7]~11                                                                                                                                                                                                                  ; 10      ;
; arm9_compatiable_code:u_arm9|ram_addr[6]~10                                                                                                                                                                                                                  ; 10      ;
; arm9_compatiable_code:u_arm9|ram_addr[5]~9                                                                                                                                                                                                                   ; 10      ;
; arm9_compatiable_code:u_arm9|ram_addr[4]~8                                                                                                                                                                                                                   ; 10      ;
; arm9_compatiable_code:u_arm9|ram_addr[3]~7                                                                                                                                                                                                                   ; 10      ;
; arm9_compatiable_code:u_arm9|code_is_dp1~0                                                                                                                                                                                                                   ; 10      ;
; arm9_compatiable_code:u_arm9|ldm_data[6]~15                                                                                                                                                                                                                  ; 10      ;
; arm9_compatiable_code:u_arm9|always53~0                                                                                                                                                                                                                      ; 10      ;
; arm9_compatiable_code:u_arm9|ldm_num[2]                                                                                                                                                                                                                      ; 10      ;
; arm9_compatiable_code:u_arm9|ldm_num[1]                                                                                                                                                                                                                      ; 10      ;
; arm9_compatiable_code:u_arm9|ldm_num[0]                                                                                                                                                                                                                      ; 10      ;
; arm9_compatiable_code:u_arm9|go_num[2]                                                                                                                                                                                                                       ; 10      ;
; arm9_compatiable_code:u_arm9|go_num[1]                                                                                                                                                                                                                       ; 10      ;
; arm9_compatiable_code:u_arm9|go_num[0]                                                                                                                                                                                                                       ; 10      ;
; arm9_compatiable_code:u_arm9|go_vld                                                                                                                                                                                                                          ; 10      ;
; arm9_compatiable_code:u_arm9|spsr_svc[10]~7                                                                                                                                                                                                                  ; 10      ;
; arm9_compatiable_code:u_arm9|cmd[11]                                                                                                                                                                                                                         ; 10      ;
; arm9_compatiable_code:u_arm9|cmd[10]                                                                                                                                                                                                                         ; 10      ;
; arm9_compatiable_code:u_arm9|cmd[2]                                                                                                                                                                                                                          ; 10      ;
; arm9_compatiable_code:u_arm9|cmd[3]                                                                                                                                                                                                                          ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2                                                                                                                                     ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                   ; 9       ;
; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                 ; 9       ;
; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                               ; 9       ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                 ; 9       ;
; rxtx_bus:u_uart|tx_vld~0                                                                                                                                                                                                                                     ; 9       ;
; arm9_compatiable_code:u_arm9|Equal30~2                                                                                                                                                                                                                       ; 9       ;
; arm9_compatiable_code:u_arm9|re_und[1]~33                                                                                                                                                                                                                    ; 9       ;
; arm9_compatiable_code:u_arm9|Equal119~0                                                                                                                                                                                                                      ; 9       ;
; arm9_compatiable_code:u_arm9|cpsr_m[1]~1                                                                                                                                                                                                                     ; 9       ;
; arm9_compatiable_code:u_arm9|cmd_is_ldrsh0~0                                                                                                                                                                                                                 ; 9       ;
; arm9_compatiable_code:u_arm9|hold_en~0                                                                                                                                                                                                                       ; 9       ;
; arm9_compatiable_code:u_arm9|ldm_sel.0100~0                                                                                                                                                                                                                  ; 9       ;
; arm9_compatiable_code:u_arm9|to_num[0]~3                                                                                                                                                                                                                     ; 9       ;
; arm9_compatiable_code:u_arm9|ldm_vld                                                                                                                                                                                                                         ; 9       ;
; led0_module:U1|Equal0~7                                                                                                                                                                                                                                      ; 9       ;
; arm9_compatiable_code:u_arm9|Equal1~0                                                                                                                                                                                                                        ; 9       ;
; arm9_compatiable_code:u_arm9|always77~2                                                                                                                                                                                                                      ; 9       ;
; arm9_compatiable_code:u_arm9|spsr_svc[7]~8                                                                                                                                                                                                                   ; 9       ;
; arm9_compatiable_code:u_arm9|spsr_svc[8]~5                                                                                                                                                                                                                   ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                   ; 8       ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                      ; 8       ;
; sld_hub:auto_hub|irf_reg[1][0]~3                                                                                                                                                                                                                             ; 8       ;
; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                 ; 8       ;
; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                 ; 8       ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                            ; 8       ;
; arm9_compatiable_code:u_arm9|ram_addr[12]~16                                                                                                                                                                                                                 ; 8       ;
; arm9_compatiable_code:u_arm9|ram_addr[11]~15                                                                                                                                                                                                                 ; 8       ;
; comb~0                                                                                                                                                                                                                                                       ; 8       ;
; arm9_compatiable_code:u_arm9|rom_en~0                                                                                                                                                                                                                        ; 8       ;
; arm9_compatiable_code:u_arm9|reg_ans[4]~80                                                                                                                                                                                                                   ; 8       ;
; arm9_compatiable_code:u_arm9|Equal30~4                                                                                                                                                                                                                       ; 8       ;
; arm9_compatiable_code:u_arm9|Equal52~0                                                                                                                                                                                                                       ; 8       ;
; arm9_compatiable_code:u_arm9|Add31~0                                                                                                                                                                                                                         ; 8       ;
; arm9_compatiable_code:u_arm9|to_num[2]~2                                                                                                                                                                                                                     ; 8       ;
; arm9_compatiable_code:u_arm9|always91~0                                                                                                                                                                                                                      ; 8       ;
; arm9_compatiable_code:u_arm9|cpsr_z                                                                                                                                                                                                                          ; 8       ;
; rxtx_bus:u_uart|rxtx:u_uart|always7~0                                                                                                                                                                                                                        ; 8       ;
; arm9_compatiable_code:u_arm9|code_rs_flag[2]                                                                                                                                                                                                                 ; 8       ;
; arm9_compatiable_code:u_arm9|Equal16~0                                                                                                                                                                                                                       ; 8       ;
; arm9_compatiable_code:u_arm9|Equal2~3                                                                                                                                                                                                                        ; 8       ;
; arm9_compatiable_code:u_arm9|ram_wdata[0]~45                                                                                                                                                                                                                 ; 8       ;
; rxtx_bus:u_uart|rxtx:u_uart|tran_vld                                                                                                                                                                                                                         ; 8       ;
; arm9_compatiable_code:u_arm9|spsr_svc[5]~9                                                                                                                                                                                                                   ; 8       ;
; arm9_compatiable_code:u_arm9|spsr_svc[6]~10                                                                                                                                                                                                                  ; 8       ;
; arm9_compatiable_code:u_arm9|spsr_svc[9]~6                                                                                                                                                                                                                   ; 8       ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[20]                                                                                                                                                                             ; 8       ;
; arm9_compatiable_code:u_arm9|spsr_svc[3]~2                                                                                                                                                                                                                   ; 8       ;
; arm9_compatiable_code:u_arm9|spsr_svc[4]~1                                                                                                                                                                                                                   ; 8       ;
; arm9_compatiable_code:u_arm9|spsr_svc[0]~0                                                                                                                                                                                                                   ; 8       ;
; arm9_compatiable_code:u_arm9|spsr_svc[1]~4                                                                                                                                                                                                                   ; 8       ;
; arm9_compatiable_code:u_arm9|spsr_svc[2]~3                                                                                                                                                                                                                   ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; 7       ;
; sld_hub:auto_hub|irsr_reg[0]~2                                                                                                                                                                                                                               ; 7       ;
; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                               ; 7       ;
; arm9_compatiable_code:u_arm9|ldm_data[15]~44                                                                                                                                                                                                                 ; 7       ;
; arm9_compatiable_code:u_arm9|always10~3                                                                                                                                                                                                                      ; 7       ;
; arm9_compatiable_code:u_arm9|Equal30~5                                                                                                                                                                                                                       ; 7       ;
; arm9_compatiable_code:u_arm9|spsr_und[5]~22                                                                                                                                                                                                                  ; 7       ;
; arm9_compatiable_code:u_arm9|spsr_fiq[1]~0                                                                                                                                                                                                                   ; 7       ;
; arm9_compatiable_code:u_arm9|spsr_irq[2]~0                                                                                                                                                                                                                   ; 7       ;
; arm9_compatiable_code:u_arm9|spsr_svc[6]~11                                                                                                                                                                                                                  ; 7       ;
; arm9_compatiable_code:u_arm9|spsr_abt[0]~0                                                                                                                                                                                                                   ; 7       ;
; arm9_compatiable_code:u_arm9|Mux65~9                                                                                                                                                                                                                         ; 7       ;
; arm9_compatiable_code:u_arm9|reg_ans[4]~81                                                                                                                                                                                                                   ; 7       ;
; arm9_compatiable_code:u_arm9|always12~0                                                                                                                                                                                                                      ; 7       ;
; arm9_compatiable_code:u_arm9|reg_ans[6]                                                                                                                                                                                                                      ; 7       ;
; arm9_compatiable_code:u_arm9|Equal72~7                                                                                                                                                                                                                       ; 7       ;
; arm9_compatiable_code:u_arm9|reg_ans[4]                                                                                                                                                                                                                      ; 7       ;
; arm9_compatiable_code:u_arm9|cmd~2                                                                                                                                                                                                                           ; 7       ;
; arm9_compatiable_code:u_arm9|to_num[3]~0                                                                                                                                                                                                                     ; 7       ;
; arm9_compatiable_code:u_arm9|Equal33~0                                                                                                                                                                                                                       ; 7       ;
; arm9_compatiable_code:u_arm9|reg_ans[0]                                                                                                                                                                                                                      ; 7       ;
; arm9_compatiable_code:u_arm9|always54~0                                                                                                                                                                                                                      ; 7       ;
; arm9_compatiable_code:u_arm9|reg_ans[2]                                                                                                                                                                                                                      ; 7       ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[21]                                                                                                                                                                             ; 7       ;
; arm9_compatiable_code:u_arm9|reg_ans[63]                                                                                                                                                                                                                     ; 7       ;
; arm9_compatiable_code:u_arm9|Add13~2                                                                                                                                                                                                                         ; 7       ;
; rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[0]                                                                                                                                                                                                                      ; 7       ;
; rxtx_bus:u_uart|rxtx:u_uart|tran_cnt[1]                                                                                                                                                                                                                      ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[5]~0 ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                         ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                      ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                   ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|run                                                                                                                                                                                     ; 6       ;
; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                 ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                     ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                     ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                     ; 6       ;
; arm9_compatiable_code:u_arm9|code_rm[6]~18                                                                                                                                                                                                                   ; 6       ;
; arm9_compatiable_code:u_arm9|always10~4                                                                                                                                                                                                                      ; 6       ;
; arm9_compatiable_code:u_arm9|Mux5~9                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|code_is_ldrh0~0                                                                                                                                                                                                                 ; 6       ;
; arm9_compatiable_code:u_arm9|rf[31]                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|rf[13]                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|rf[14]                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|rf[15]                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|rf[16]                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|rf[17]                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|rf[18]                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|rf[19]                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|rf[20]                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|rf[21]                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|rf[22]                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|rf[23]                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|rf[24]                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|rf[25]                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|rf[26]                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|rf[27]                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|rf[28]                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|rf[29]                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|rf[30]                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|cmd~16                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|rf[1]~64                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|rd_usr[17]~0                                                                                                                                                                                                                    ; 6       ;
; arm9_compatiable_code:u_arm9|re_usr[17]~32                                                                                                                                                                                                                   ; 6       ;
; arm9_compatiable_code:u_arm9|reg_ans[5]                                                                                                                                                                                                                      ; 6       ;
; arm9_compatiable_code:u_arm9|Equal72~0                                                                                                                                                                                                                       ; 6       ;
; arm9_compatiable_code:u_arm9|reg_ans[3]                                                                                                                                                                                                                      ; 6       ;
; arm9_compatiable_code:u_arm9|ldm_sel.1100~0                                                                                                                                                                                                                  ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~58                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~56                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~54                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~52                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~50                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~48                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~46                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~44                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~42                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~40                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~38                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~36                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~34                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~32                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~30                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~28                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~26                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~24                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~22                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~20                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~18                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~16                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~14                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~12                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~10                                                                                                                                                                                                                        ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~8                                                                                                                                                                                                                         ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~6                                                                                                                                                                                                                         ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~4                                                                                                                                                                                                                         ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~2                                                                                                                                                                                                                         ; 6       ;
; arm9_compatiable_code:u_arm9|Add32~0                                                                                                                                                                                                                         ; 6       ;
; arm9_compatiable_code:u_arm9|Add33~62                                                                                                                                                                                                                        ; 6       ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[13]                                                                                                                                                                             ; 6       ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[14]                                                                                                                                                                             ; 6       ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[15]                                                                                                                                                                             ; 6       ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|q_a[12]                                                                                                                                                                             ; 6       ;
; arm9_compatiable_code:u_arm9|cpsr_v                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|cpsr_n                                                                                                                                                                                                                          ; 6       ;
; arm9_compatiable_code:u_arm9|Add33~4                                                                                                                                                                                                                         ; 6       ;
; arm9_compatiable_code:u_arm9|Add33~2                                                                                                                                                                                                                         ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~12                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                     ; 5       ;
; arm9_compatiable_code:u_arm9|code_rm[3]~1                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|cpsr_f                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|cpsr_i                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|ram_flag[0]~3                                                                                                                                                                                                                   ; 5       ;
; arm9_compatiable_code:u_arm9|Mux63~9                                                                                                                                                                                                                         ; 5       ;
; arm9_compatiable_code:u_arm9|Mux64~9                                                                                                                                                                                                                         ; 5       ;
; arm9_compatiable_code:u_arm9|Mux66~9                                                                                                                                                                                                                         ; 5       ;
; arm9_compatiable_code:u_arm9|Mux67~9                                                                                                                                                                                                                         ; 5       ;
; arm9_compatiable_code:u_arm9|Mux68~9                                                                                                                                                                                                                         ; 5       ;
; arm9_compatiable_code:u_arm9|code_is_multl~0                                                                                                                                                                                                                 ; 5       ;
; arm9_compatiable_code:u_arm9|Equal30~0                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|cha_vld~1                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|ram_wdata[30]~47                                                                                                                                                                                                                ; 5       ;
; arm9_compatiable_code:u_arm9|ra[31]~31                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|Selector32~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|rb[31]~31                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r5[31]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r0[31]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r1[31]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r4[31]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector0~4                                                                                                                                                                                                                     ; 5       ;
; arm9_compatiable_code:u_arm9|r8[31]~31                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r9[31]~31                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|rc[31]~31                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r7[31]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r2[31]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r6[31]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r3[31]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Mux141~9                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r5[3]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|Selector28~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r7[3]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|ra[3]~30                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r0[3]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r2[3]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r8[3]~30                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|rb[3]~30                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r1[3]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r3[3]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r9[3]~30                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|Selector60~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r4[3]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|rc[3]~30                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r6[3]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|Mux140~9                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|ra[4]~29                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|Selector59~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|rb[4]~29                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r5[4]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r0[4]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r1[4]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r4[4]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|Selector27~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r8[4]~29                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r9[4]~29                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|rc[4]~29                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r7[4]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r2[4]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r6[4]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r3[4]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|Mux139~9                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r5[5]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r7[5]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|Selector26~7                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|ra[5]~28                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r0[5]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r8[5]~28                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r2[5]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|Selector58~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r4[5]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r6[5]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|rc[5]~28                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|rb[5]~28                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r1[5]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r9[5]~28                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r3[5]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|Mux138~9                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|ra[6]~27                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|rb[6]~27                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|Selector57~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r5[6]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r0[6]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r4[6]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r1[6]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r7[6]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r2[6]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r3[6]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r6[6]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|Selector25~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r8[6]~27                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|rc[6]~27                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r9[6]~27                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|Mux137~9                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r5[7]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|Selector24~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r7[7]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|ra[7]~26                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r0[7]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r2[7]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r8[7]~26                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|rb[7]~26                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r1[7]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r3[7]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r9[7]~26                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|Selector56~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r4[7]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|rc[7]~26                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r6[7]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|reg_ans[8]                                                                                                                                                                                                                      ; 5       ;
; arm9_compatiable_code:u_arm9|ra[8]~25                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|Selector55~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|rb[8]~25                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r0[8]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r4[8]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r1[8]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|Selector23~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r8[8]~25                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r9[8]~25                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|rc[8]~25                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r7[8]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r2[8]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r6[8]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r3[8]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r5[9]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r7[9]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|Selector22~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|ra[9]~24                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r0[9]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r8[9]~24                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r2[9]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|Selector54~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r4[9]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|rc[9]~24                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|rb[9]~24                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r1[9]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r9[9]~24                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r3[9]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|reg_ans[10]                                                                                                                                                                                                                     ; 5       ;
; arm9_compatiable_code:u_arm9|ra[10]~23                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|Selector53~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|rb[10]~23                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r5[10]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r0[10]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r4[10]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r1[10]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r7[10]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r2[10]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r3[10]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector21~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r8[10]~23                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|rc[10]~23                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r9[10]~23                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r5[11]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector20~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r7[11]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|ra[11]~22                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r0[11]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r2[11]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r8[11]~22                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|Selector52~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r4[11]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|rc[11]~22                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r6[11]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|rb[11]~22                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r1[11]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r3[11]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r9[11]~22                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|reg_ans[12]                                                                                                                                                                                                                     ; 5       ;
; arm9_compatiable_code:u_arm9|ra[12]~21                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|Selector51~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|rb[12]~21                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r0[12]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r4[12]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r1[12]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector19~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r8[12]~21                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|rc[12]~21                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r9[12]~21                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r7[12]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r2[12]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r6[12]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r3[12]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r5[13]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r7[13]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector18~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|ra[13]~20                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r0[13]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r8[13]~20                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r2[13]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector50~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r4[13]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|rc[13]~20                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|rb[13]~20                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r1[13]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r9[13]~20                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r3[13]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|reg_ans[14]                                                                                                                                                                                                                     ; 5       ;
; arm9_compatiable_code:u_arm9|ra[14]~19                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|Selector49~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|rb[14]~19                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r5[14]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r0[14]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r4[14]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r1[14]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r7[14]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r2[14]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r3[14]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector17~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r8[14]~19                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|rc[14]~19                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r9[14]~19                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r5[15]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector16~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r7[15]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|ra[15]~18                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r0[15]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r8[15]~18                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r2[15]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector48~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r4[15]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|rc[15]~18                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r6[15]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|rb[15]~18                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r1[15]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r9[15]~18                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r3[15]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|reg_ans[16]                                                                                                                                                                                                                     ; 5       ;
; arm9_compatiable_code:u_arm9|r3[16]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r7[16]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|rb[16]~17                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|rc[16]~17                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r0[16]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r4[16]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r8[16]~17                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|Selector47~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r2[16]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r6[16]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|ra[16]~17                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|Selector15~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r1[16]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r9[16]~17                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r9[17]~16                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|rb[17]~16                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|Selector14~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r0[17]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r2[17]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r4[17]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector46~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r8[17]~16                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|ra[17]~16                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|rc[17]~16                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r7[17]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r1[17]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r3[17]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r5[17]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r5[18]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector13~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r7[18]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|ra[18]~15                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r0[18]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r8[18]~15                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r2[18]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector45~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r4[18]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|rc[18]~15                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|rb[18]~15                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r1[18]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r9[18]~15                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r3[18]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r3[19]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r7[19]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|rb[19]~14                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|rc[19]~14                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r0[19]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r4[19]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r8[19]~14                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|Selector44~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r2[19]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r6[19]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|ra[19]~14                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|Selector12~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r1[19]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r5[19]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r9[19]~14                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r9[20]~13                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|rb[20]~13                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|Selector11~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r6[20]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r0[20]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r2[20]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r4[20]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector43~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r8[20]~13                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|ra[20]~13                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|rc[20]~13                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r7[20]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r1[20]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r3[20]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r5[21]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector10~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r7[21]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|ra[21]~12                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r0[21]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r8[21]~12                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r2[21]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector42~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r4[21]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|rc[21]~12                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|rb[21]~12                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r1[21]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r9[21]~12                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r3[21]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r3[22]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r7[22]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|rb[22]~11                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|rc[22]~11                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r0[22]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r4[22]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r8[22]~11                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|Selector41~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r2[22]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|ra[22]~11                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|Selector9~4                                                                                                                                                                                                                     ; 5       ;
; arm9_compatiable_code:u_arm9|r1[22]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r9[22]~11                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r5[22]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r9[23]~10                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|Selector8~4                                                                                                                                                                                                                     ; 5       ;
; arm9_compatiable_code:u_arm9|rb[23]~10                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r6[23]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r0[23]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r2[23]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r4[23]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r7[23]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r1[23]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r3[23]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r5[23]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector40~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r8[23]~10                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|ra[23]~10                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|rc[23]~10                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|r7[24]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector7~4                                                                                                                                                                                                                     ; 5       ;
; arm9_compatiable_code:u_arm9|ra[24]~9                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r0[24]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r8[24]~9                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r2[24]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|rb[24]~9                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r1[24]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r9[24]~9                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r3[24]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector39~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r4[24]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|rc[24]~9                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r6[24]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r3[25]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r7[25]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|rb[25]~8                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|rc[25]~8                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r0[25]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r4[25]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r8[25]~8                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|Selector6~4                                                                                                                                                                                                                     ; 5       ;
; arm9_compatiable_code:u_arm9|r1[25]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r9[25]~8                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r5[25]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector38~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r2[25]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|ra[25]~8                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r9[26]~7                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|Selector5~4                                                                                                                                                                                                                     ; 5       ;
; arm9_compatiable_code:u_arm9|rb[26]~7                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r0[26]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r2[26]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r4[26]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r7[26]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r1[26]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r3[26]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r5[26]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector37~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r8[26]~7                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|ra[26]~7                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|rc[26]~7                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r5[27]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r7[27]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector4~4                                                                                                                                                                                                                     ; 5       ;
; arm9_compatiable_code:u_arm9|ra[27]~6                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r0[27]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r8[27]~6                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r2[27]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|rb[27]~6                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r1[27]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r9[27]~6                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r3[27]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector36~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r4[27]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|rc[27]~6                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r6[27]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r3[28]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r7[28]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|rb[28]~5                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|rc[28]~5                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r0[28]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r4[28]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r8[28]~5                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|Selector3~4                                                                                                                                                                                                                     ; 5       ;
; arm9_compatiable_code:u_arm9|r1[28]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r5[28]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r9[28]~5                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|Selector35~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r2[28]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r6[28]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|ra[28]~5                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r9[29]~4                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|rb[29]~4                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|Selector2~4                                                                                                                                                                                                                     ; 5       ;
; arm9_compatiable_code:u_arm9|r6[29]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r0[29]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r2[29]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r4[29]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r7[29]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r1[29]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r5[29]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector34~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r8[29]~4                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|ra[29]~4                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|rc[29]~4                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r5[30]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector1~4                                                                                                                                                                                                                     ; 5       ;
; arm9_compatiable_code:u_arm9|r7[30]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|ra[30]~3                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r0[30]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r8[30]~3                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r2[30]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|rb[30]~3                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r1[30]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|r9[30]~3                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r3[30]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Selector33~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r4[30]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|rc[30]~3                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r6[30]                                                                                                                                                                                                                          ; 5       ;
; arm9_compatiable_code:u_arm9|Equal71~9                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|Equal71~7                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|Equal71~6                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|Equal71~3                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|always75~0                                                                                                                                                                                                                      ; 5       ;
; arm9_compatiable_code:u_arm9|cpsr_m[1]~5                                                                                                                                                                                                                     ; 5       ;
; arm9_compatiable_code:u_arm9|always52~0                                                                                                                                                                                                                      ; 5       ;
; arm9_compatiable_code:u_arm9|Equal71~1                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|WideOr16~0                                                                                                                                                                                                                      ; 5       ;
; arm9_compatiable_code:u_arm9|WideOr15~0                                                                                                                                                                                                                      ; 5       ;
; arm9_compatiable_code:u_arm9|Equal73~16                                                                                                                                                                                                                      ; 5       ;
; arm9_compatiable_code:u_arm9|cmd[31]                                                                                                                                                                                                                         ; 5       ;
; arm9_compatiable_code:u_arm9|go_fmt[0]                                                                                                                                                                                                                       ; 5       ;
; arm9_compatiable_code:u_arm9|Mux143~9                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|r5[1]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r7[1]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|Selector30~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|ra[1]~2                                                                                                                                                                                                                         ; 5       ;
; arm9_compatiable_code:u_arm9|r0[1]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r8[1]~2                                                                                                                                                                                                                         ; 5       ;
; arm9_compatiable_code:u_arm9|r2[1]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|Selector62~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r4[1]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r6[1]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|rc[1]~2                                                                                                                                                                                                                         ; 5       ;
; arm9_compatiable_code:u_arm9|rb[1]~2                                                                                                                                                                                                                         ; 5       ;
; arm9_compatiable_code:u_arm9|r1[1]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r9[1]~2                                                                                                                                                                                                                         ; 5       ;
; arm9_compatiable_code:u_arm9|r3[1]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|cmd_is_dp1                                                                                                                                                                                                                      ; 5       ;
; arm9_compatiable_code:u_arm9|Equal2~2                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|Mux142~9                                                                                                                                                                                                                        ; 5       ;
; arm9_compatiable_code:u_arm9|ra[2]~1                                                                                                                                                                                                                         ; 5       ;
; arm9_compatiable_code:u_arm9|rb[2]~1                                                                                                                                                                                                                         ; 5       ;
; arm9_compatiable_code:u_arm9|Selector61~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r5[2]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r0[2]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r4[2]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r1[2]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r7[2]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r2[2]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r3[2]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|r6[2]                                                                                                                                                                                                                           ; 5       ;
; arm9_compatiable_code:u_arm9|Selector29~4                                                                                                                                                                                                                    ; 5       ;
; arm9_compatiable_code:u_arm9|r8[2]~1                                                                                                                                                                                                                         ; 5       ;
; arm9_compatiable_code:u_arm9|rc[2]~1                                                                                                                                                                                                                         ; 5       ;
; arm9_compatiable_code:u_arm9|r9[2]~1                                                                                                                                                                                                                         ; 5       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF          ; Location                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; ram:u_ram|altsyncram:altsyncram_component|altsyncram_u7i1:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; Single Port      ; Single Clock ; 512          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384 ; 512                         ; 32                          ; --                          ; --                          ; 16384               ; 2    ; None         ; M9K_X13_Y21_N0, M9K_X13_Y22_N0                                                                                                 ;
; rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; True Dual Port   ; Dual Clocks  ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 8    ; rom_init.mif ; M9K_X13_Y14_N0, M9K_X13_Y20_N0, M9K_X13_Y17_N0, M9K_X13_Y19_N0, M9K_X13_Y18_N0, M9K_X13_Y16_N0, M9K_X13_Y13_N0, M9K_X13_Y15_N0 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eu14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 34           ; 128          ; 34           ; yes                    ; no                      ; yes                    ; no                      ; 4352  ; 128                         ; 34                          ; 128                         ; 34                          ; 4352                ; 1    ; None         ; M9K_X13_Y3_N0                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |hello_soc_top|rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ALTSYNCRAM                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11100101100111111111000000011000) (1064959546) (-442503144) (-1-10-600-15-14-8)    ;(11100101100111111111000000011000) (1064959546) (-442503144) (-1-10-600-15-14-8)   ;(11100101100111111111000000011000) (1064959546) (-442503144) (-1-10-600-15-14-8)   ;(11100101100111111111000000011000) (1064959546) (-442503144) (-1-10-600-15-14-8)   ;(11100101100111111111000000011000) (1064959546) (-442503144) (-1-10-600-15-14-8)   ;(11100001101000000000000000000000) (664967296) (-509607936) (-1-14-600000)   ;(11100101000111111111111111110000) (1024967276) (-450887696) (-1-10-14000-10)   ;(11100101100111111111000000011000) (1064959546) (-442503144) (-1-10-600-15-14-8)   ;
;8;(00000000000000000000000001011000) (130) (88) (58)    ;(00000000000000000000000001000000) (100) (64) (40)   ;(00000000000000000000000001000100) (104) (68) (44)   ;(00000000000000000000000001001000) (110) (72) (48)   ;(00000000000000000000000001001100) (114) (76) (4C)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000001010000) (120) (80) (50)   ;(00000000000000000000000001010100) (124) (84) (54)   ;
;16;(11101010111111111111111111111110) (1794967294) (-352321538) (-1-500000-2)    ;(11101010111111111111111111111110) (1794967294) (-352321538) (-1-500000-2)   ;(11101010111111111111111111111110) (1794967294) (-352321538) (-1-500000-2)   ;(11101010111111111111111111111110) (1794967294) (-352321538) (-1-500000-2)   ;(11101010111111111111111111111110) (1794967294) (-352321538) (-1-500000-2)   ;(11101010111111111111111111111110) (1794967294) (-352321538) (-1-500000-2)   ;(11100101100111110000000001000100) (1064789622) (-442564540) (-1-10-60-15-15-11-12)   ;(11100011001000011111000011011011) (827559851) (-484314917) (-1-12-13-140-15-2-5)   ;
;24;(11100001101000001101000000000000) (667337296) (-509554688) (-1-14-5-15-3000)    ;(11100010010000000000000000000000) (734967296) (-499122176) (-1-13-1200000)   ;(11100011001000011111000011010111) (827559845) (-484314921) (-1-12-13-140-15-2-9)   ;(11100001101000001101000000000000) (667337296) (-509554688) (-1-14-5-15-3000)   ;(11100010010000000000000000000000) (734967296) (-499122176) (-1-13-1200000)   ;(11100011001000011111000011010001) (827559839) (-484314927) (-1-12-13-140-15-2-15)   ;(11100001101000001101000000000000) (667337296) (-509554688) (-1-14-5-15-3000)   ;(11100010010000000000000000000000) (734967296) (-499122176) (-1-13-1200000)   ;
;32;(11100011001000011111000011010010) (827559840) (-484314926) (-1-12-13-140-15-2-14)    ;(11100001101000001101000000000000) (667337296) (-509554688) (-1-14-5-15-3000)   ;(11100010010000000000000010000000) (737189696) (-499122048) (-1-13-11-15-15-15-80)   ;(11100011001000011111000011010011) (827559841) (-484314925) (-1-12-13-140-15-2-13)   ;(11100001101000001101000000000000) (667337296) (-509554688) (-1-14-5-15-3000)   ;(11100010010000000000000000001000) (737189526) (-499122168) (-1-13-11-15-15-15-15-8)   ;(11100011001000011111000000010000) (827559536) (-484315120) (-1-12-13-140-15-150)   ;(11100101100111110000000000000100) (1064789522) (-442564604) (-1-10-60-15-15-15-12)   ;
;40;(11100001001011111111111100010000) (630966936) (-516948208) (-1-14-13000-150)    ;(01000000000000000000010010010000) (-2147481428) (1073742992) (40000490)   ;(00000000000000000000000010101100) (254) (172) (AC)   ;(11100101100111111101000000001100) (1064939532) (-442511348) (-1-10-60-2-15-15-4)   ;(11101011000000000000000000110111) (1817189585) (-352321481) (-1-4-15-15-15-15-12-9)   ;(11100101100111110000000000000000) (1064767296) (-442564608) (-1-10-6-10000)   ;(11100001101000001111000000000000) (667357296) (-509546496) (-1-14-5-15-1000)   ;(00000000000000000000000101110100) (564) (372) (174)   ;
;48;(01000000000000000000010000001000) (-2147481638) (1073742856) (40000408)    ;(11101001001011010100000001110000) (1630429676) (-382910352) (-1-6-13-2-11-15-90)   ;(11100001101000000100000000000000) (667227296) (-509591552) (-1-14-5-15-12000)   ;(11100001101000000101000000000001) (667239519) (-509587455) (-1-14-5-15-10-15-15-15)   ;(11100001101000000000000000000100) (667189522) (-509607932) (-1-14-5-15-15-15-15-12)   ;(11101011000000000000000000001010) (1817189530) (-352321526) (-1-4-15-15-15-15-15-6)   ;(11101000101111011000000001110000) (1574489676) (-390234000) (-1-7-4-2-7-15-90)   ;(11100001101000000001000000000000) (667197296) (-509603840) (-1-14-5-15-15000)   ;
;56;(11100011111000000000000000000000) (884967296) (-471859200) (-1-12-200000)    ;(11100001001011111111111100011110) (630966954) (-516948194) (-1-14-13000-14-2)   ;(11101001001011010100000000010000) (1630429536) (-382910448) (-1-6-13-2-11-15-150)   ;(11100001101000000100000000000000) (667227296) (-509591552) (-1-14-5-15-12000)   ;(11100001101000000000000000000100) (667189522) (-509607932) (-1-14-5-15-15-15-15-12)   ;(11101011000000000000000000000010) (1817189520) (-352321534) (-1-4-15-15-15-15-15-14)   ;(11101000101111011000000000010000) (1574489536) (-390234096) (-1-7-4-2-7-15-150)   ;(11100001101000000000000000000000) (664967296) (-509607936) (-1-14-600000)   ;
;64;(11101010111111111111111111111110) (1794967294) (-352321538) (-1-500000-2)    ;(11100001101000000001000000000000) (667197296) (-509603840) (-1-14-5-15-15000)   ;(11100011010100010000000000001010) (841389530) (-481230838) (-1-12-10-14-15-15-15-6)   ;(00011010000000000000000000000111) (-1094967289) (436207623) (1A000007)   ;(11100001101000000000000000000000) (664967296) (-509607936) (-1-14-600000)   ;(11100011101000000000001000001110) (867190534) (-476052978) (-1-12-5-15-15-13-15-2)   ;(11100101110100000000000000000000) (1080967296) (-439353344) (-1-10-300000)   ;(11100011000100000000000000000001) (821189519) (-485490687) (-1-12-14-15-15-15-15-15)   ;
;72;(00011010111111111111111111111011) (-1017189523) (452984827) (1AFFFFFB)    ;(11100011101000000000000000001101) (867189533) (-476053491) (-1-12-5-15-15-15-15-3)   ;(11100011101000000010001000001110) (867210534) (-476044786) (-1-12-5-15-13-13-15-2)   ;(11100101110000100000000000000100) (1077589522) (-440270844) (-1-10-3-13-15-15-15-12)   ;(11100001101000000000000000000000) (664967296) (-509607936) (-1-14-600000)   ;(11100011101000000000001000001110) (867190534) (-476052978) (-1-12-5-15-15-13-15-2)   ;(11100101110100000000000000000000) (1080967296) (-439353344) (-1-10-300000)   ;(11100011000100000000000000000001) (821189519) (-485490687) (-1-12-14-15-15-15-15-15)   ;
;80;(00011010111111111111111111111011) (-1017189523) (452984827) (1AFFFFFB)    ;(11100010000000010000000011111111) (717389895) (-503250689) (-1-13-15-14-15-150-1)   ;(11100011101000000010001000001110) (867210534) (-476044786) (-1-12-5-15-13-13-15-2)   ;(11100101110000100000000000000100) (1077589522) (-440270844) (-1-10-3-13-15-15-15-12)   ;(11100001001011111111111100011110) (630966954) (-516948194) (-1-14-13000-14-2)   ;(11100001101000000000000000000000) (664967296) (-509607936) (-1-14-600000)   ;(11100011101000000000001000001110) (867190534) (-476052978) (-1-12-5-15-15-13-15-2)   ;(11100101110100000000000000000000) (1080967296) (-439353344) (-1-10-300000)   ;
;88;(11100011000100000000000000000010) (821189520) (-485490686) (-1-12-14-15-15-15-15-14)    ;(00001010111111111111111111111011) (1277777773) (184549371) (AFFFFFB)   ;(11100011101000000000001000001110) (867190534) (-476052978) (-1-12-5-15-15-13-15-2)   ;(11100101110100000000000000001000) (1081189526) (-439353336) (-1-10-2-15-15-15-15-8)   ;(11100001001011111111111100011110) (630966954) (-516948194) (-1-14-13000-14-2)   ;(11100010100011110000000000001000) (760789526) (-493944824) (-1-13-70-15-15-15-8)   ;(11101011000000000000000000010001) (1817189539) (-352321519) (-1-4-15-15-15-15-14-15)   ;(11100001101000000000000000000000) (664967296) (-509607936) (-1-14-600000)   ;
;96;(11101010111111111111111111111110) (1794967294) (-352321538) (-1-500000-2)    ;(01101100011011000110010101001000) (-1009388434) (1819043144) (6C6C6548)   ;(01101111010101110010000001101111) (-716830787) (1867980911) (6F57206F)   ;(00001010011001000110110001110010) (1231066162) (174353522) (A646C72)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(11100101100111110100000000100000) (1064829556) (-442548192) (-1-10-60-11-15-140)   ;(11100101100111110101000000100000) (1064839556) (-442544096) (-1-10-60-10-15-140)   ;(11101010000000000000000000000011) (1717189521) (-369098749) (-1-5-15-15-15-15-15-13)   ;
;104;(11101000100101000000000000001111) (1562189535) (-392953841) (-1-7-6-11-15-15-15-1)    ;(11100001101000001110000000001111) (667349535) (-509550577) (-1-14-5-15-1-15-15-1)   ;(11100001101000001111000000000011) (667359521) (-509546493) (-1-14-5-150-15-15-13)   ;(11100010100001000100000000010000) (758229536) (-494649328) (-1-13-7-11-11-15-150)   ;(11100001010101000000000000000101) (642189523) (-514588667) (-1-14-10-11-15-15-15-11)   ;(00111010111111111111111111111001) (-1312156821) (989855737) (3AFFFFF9)   ;(11101011111111111111111110111101) (1894967193) (-335544387) (-1-40000-4-3)   ;(00000000000000000000001001010000) (1120) (592) (250)   ;
;112;(00000000000000000000001001110000) (1160) (624) (270)    ;(11100101100111110010000000000100) (1064809522) (-442556412) (-1-10-60-13-15-15-12)   ;(11100101100111110001000000000100) (1064799522) (-442560508) (-1-10-60-14-15-15-12)   ;(11101010000000000000000000001111) (1717189535) (-369098737) (-1-5-15-15-15-15-15-1)   ;(00000000000000000000000011000100) (304) (196) (C4)   ;(01000000000000000000000000000000) (-2147483648) (1073741824) (40000000)   ;(11101010000000000000000000000010) (1717189520) (-369098750) (-1-5-15-15-15-15-15-14)   ;(11100100100100000011000000000100) (961219522) (-460312572) (-1-11-6-15-12-15-15-12)   ;
;120;(11100010010000100010000000000100) (737609522) (-498982908) (-1-13-11-13-13-15-15-12)    ;(11100100100000010011000000000100) (957419522) (-461295612) (-1-11-7-14-12-15-15-12)   ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;(00011010111111111111111111111010) (-1017189524) (452984826) (1AFFFFFA)   ;(11100001101000001111000000001110) (667359534) (-509546482) (-1-14-5-150-15-15-2)   ;(11100001101000001111000000001110) (667359534) (-509546482) (-1-14-5-150-15-15-2)   ;(11100011101000000000000000000000) (864967296) (-476053504) (-1-12-600000)   ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;
;128;(00010010010000100010000000000100) (-2074547292) (306323460) (12422004)    ;(00010100100000010000000000000100) (-1854767292) (343998468) (14810004)   ;(00011010111111111111111111111011) (-1017189523) (452984827) (1AFFFFFB)   ;(11100001101000001111000000001110) (667359534) (-509546482) (-1-14-5-150-15-15-2)   ;(11101001001011010100000111110000) (1630430276) (-382909968) (-1-6-13-2-11-14-10)   ;(11100001101000000110000000000010) (667249520) (-509583358) (-1-14-5-15-9-15-15-14)   ;(11100001101000000111000000000001) (667259519) (-509579263) (-1-14-5-15-8-15-15-15)   ;(11100001101000000100000000000000) (667227296) (-509591552) (-1-14-5-15-12000)   ;
;136;(11100011101000000101000000000000) (867237296) (-476033024) (-1-12-5-15-11000)    ;(11101010000000000000000000000100) (1717189522) (-369098748) (-1-5-15-15-15-15-15-12)   ;(11100001101000000001000000000111) (667199525) (-509603833) (-1-14-5-15-14-15-15-9)   ;(11100001101000001110000000001111) (667349535) (-509550577) (-1-14-5-15-1-15-15-1)   ;(11100001101000001111000000000110) (667359524) (-509546490) (-1-14-5-150-15-15-10)   ;(11100010100001010101000000000001) (758439519) (-494579711) (-1-13-7-10-10-15-15-15)   ;(11100010100001000100000000000001) (758229519) (-494649343) (-1-13-7-11-11-15-15-15)   ;(11100101110101000000000000000000) (1081967296) (-439091200) (-1-10-2-120000)   ;
;144;(11100011010100000000000000000000) (840967296) (-481296384) (-1-12-1100000)    ;(00000001101000000000000000000101) (150000005) (27262981) (1A00005)   ;(00011010111111111111111111110110) (-1017189530) (452984822) (1AFFFFF6)   ;(11101000101111011000000111110000) (1574490276) (-390233616) (-1-7-4-2-7-14-10)   ;(00000000000000000000001001110000) (1160) (624) (270)   ;(01000000000000000000000000000000) (-2147483648) (1073741824) (40000000)   ;(00000000000000000000000000000100) (4) (4) (04)   ;(00000000000000000000000111011000) (730) (472) (1D8)   ;
;152;(00000000000000000000001001110100) (1164) (628) (274)    ;(01000000000000000000000000000100) (-2147483644) (1073741828) (40000004)   ;(00000000000000000000010010001100) (2214) (1164) (48C)   ;(00000000000000000000000111111000) (770) (504) (1F8)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;




+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 112               ;
; Simple Multipliers (18-bit)           ; 4           ; 1                   ; 56                ;
; Embedded Multiplier Blocks            ; 4           ; --                  ; 56                ;
; Embedded Multiplier 9-bit elements    ; 8           ; 2                   ; 112               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 4           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                             ; Mode                       ; Location          ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; arm9_compatiable_code:u_arm9|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y4_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    arm9_compatiable_code:u_arm9|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult3 ;                            ; DSPMULT_X18_Y4_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; arm9_compatiable_code:u_arm9|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y5_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    arm9_compatiable_code:u_arm9|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult5 ;                            ; DSPMULT_X18_Y5_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; arm9_compatiable_code:u_arm9|lpm_mult:Mult0|mult_7dt:auto_generated|w513w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y7_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    arm9_compatiable_code:u_arm9|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y7_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; arm9_compatiable_code:u_arm9|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y3_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    arm9_compatiable_code:u_arm9|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7 ;                            ; DSPMULT_X18_Y3_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+----------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------------+
; Interconnect Usage Summary                            ;
+----------------------------+--------------------------+
; Interconnect Resource Type ; Usage                    ;
+----------------------------+--------------------------+
; Block interconnects        ; 10,781 / 47,787 ( 23 % ) ;
; C16 interconnects          ; 197 / 1,804 ( 11 % )     ;
; C4 interconnects           ; 7,576 / 31,272 ( 24 % )  ;
; Direct links               ; 705 / 47,787 ( 1 % )     ;
; Global clocks              ; 5 / 20 ( 25 % )          ;
; Local interconnects        ; 2,970 / 15,408 ( 19 % )  ;
; R24 interconnects          ; 210 / 1,775 ( 12 % )     ;
; R4 interconnects           ; 8,745 / 41,310 ( 21 % )  ;
+----------------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 14.45) ; Number of LABs  (Total = 418) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 8                             ;
; 2                                           ; 9                             ;
; 3                                           ; 4                             ;
; 4                                           ; 4                             ;
; 5                                           ; 6                             ;
; 6                                           ; 2                             ;
; 7                                           ; 2                             ;
; 8                                           ; 2                             ;
; 9                                           ; 6                             ;
; 10                                          ; 3                             ;
; 11                                          ; 3                             ;
; 12                                          ; 3                             ;
; 13                                          ; 9                             ;
; 14                                          ; 19                            ;
; 15                                          ; 29                            ;
; 16                                          ; 309                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.18) ; Number of LABs  (Total = 418) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 276                           ;
; 1 Clock                            ; 287                           ;
; 1 Clock enable                     ; 105                           ;
; 1 Sync. clear                      ; 4                             ;
; 1 Sync. load                       ; 70                            ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 148                           ;
; 2 Clocks                           ; 19                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.87) ; Number of LABs  (Total = 418) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 6                             ;
; 2                                            ; 5                             ;
; 3                                            ; 4                             ;
; 4                                            ; 4                             ;
; 5                                            ; 1                             ;
; 6                                            ; 2                             ;
; 7                                            ; 1                             ;
; 8                                            ; 5                             ;
; 9                                            ; 3                             ;
; 10                                           ; 3                             ;
; 11                                           ; 0                             ;
; 12                                           ; 3                             ;
; 13                                           ; 2                             ;
; 14                                           ; 9                             ;
; 15                                           ; 13                            ;
; 16                                           ; 100                           ;
; 17                                           ; 29                            ;
; 18                                           ; 77                            ;
; 19                                           ; 13                            ;
; 20                                           ; 18                            ;
; 21                                           ; 10                            ;
; 22                                           ; 7                             ;
; 23                                           ; 9                             ;
; 24                                           ; 10                            ;
; 25                                           ; 3                             ;
; 26                                           ; 9                             ;
; 27                                           ; 11                            ;
; 28                                           ; 14                            ;
; 29                                           ; 11                            ;
; 30                                           ; 10                            ;
; 31                                           ; 6                             ;
; 32                                           ; 20                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.63) ; Number of LABs  (Total = 418) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 15                            ;
; 2                                               ; 14                            ;
; 3                                               ; 16                            ;
; 4                                               ; 31                            ;
; 5                                               ; 27                            ;
; 6                                               ; 28                            ;
; 7                                               ; 41                            ;
; 8                                               ; 45                            ;
; 9                                               ; 44                            ;
; 10                                              ; 33                            ;
; 11                                              ; 25                            ;
; 12                                              ; 23                            ;
; 13                                              ; 11                            ;
; 14                                              ; 8                             ;
; 15                                              ; 16                            ;
; 16                                              ; 38                            ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 24.60) ; Number of LABs  (Total = 418) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 11                            ;
; 3                                            ; 3                             ;
; 4                                            ; 8                             ;
; 5                                            ; 8                             ;
; 6                                            ; 9                             ;
; 7                                            ; 5                             ;
; 8                                            ; 4                             ;
; 9                                            ; 1                             ;
; 10                                           ; 7                             ;
; 11                                           ; 4                             ;
; 12                                           ; 2                             ;
; 13                                           ; 5                             ;
; 14                                           ; 6                             ;
; 15                                           ; 3                             ;
; 16                                           ; 8                             ;
; 17                                           ; 9                             ;
; 18                                           ; 8                             ;
; 19                                           ; 11                            ;
; 20                                           ; 13                            ;
; 21                                           ; 7                             ;
; 22                                           ; 11                            ;
; 23                                           ; 6                             ;
; 24                                           ; 13                            ;
; 25                                           ; 7                             ;
; 26                                           ; 16                            ;
; 27                                           ; 8                             ;
; 28                                           ; 14                            ;
; 29                                           ; 12                            ;
; 30                                           ; 28                            ;
; 31                                           ; 16                            ;
; 32                                           ; 34                            ;
; 33                                           ; 36                            ;
; 34                                           ; 82                            ;
; 35                                           ; 0                             ;
; 36                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 6            ; 0            ; 6            ; 0            ; 0            ; 10        ; 6            ; 0            ; 10        ; 10        ; 0            ; 3            ; 0            ; 0            ; 3            ; 0            ; 3            ; 3            ; 0            ; 0            ; 0            ; 3            ; 0            ; 0            ; 0            ; 0            ; 0            ; 10        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 10           ; 4            ; 10           ; 10           ; 0         ; 4            ; 10           ; 0         ; 0         ; 10           ; 7            ; 10           ; 10           ; 7            ; 10           ; 7            ; 7            ; 10           ; 10           ; 10           ; 7            ; 10           ; 10           ; 10           ; 10           ; 10           ; 0         ; 10           ; 10           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; TxD                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_out[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_out[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_50m             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RxD                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
    Info: Version 11.1 Build 173 11/01/2011 SJ Full Version
    Info: Processing started: Sat Jun 08 22:30:50 2013
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off hello_soc -c hello_soc_top
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE15F17C8 for design "hello_soc_top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port
Info (119042): Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "rom:u_rom|altsyncram:altsyncram_component|altsyncram_fr52:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "u_gpio|dout|combout" is a latch
    Warning (335094): Node "u_uart|dout|combout" is a latch
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'hello_soc_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: clk_50m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: arm9_compatiable_code:u_arm9|cmd[10] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node rxtx_bus:u_uart|always2~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_in_reg
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:07
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:21
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:10
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm logic replication
Info (128003): Physical synthesis algorithm logic replication complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:06
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 0.29 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 19% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19
Info (170194): Fitter routing operations ending: elapsed time is 00:00:22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (144001): Generated suppressed messages file D:/workProjNoSync/arm9_fpga_book/chapter7/chapter7_altera/hello_soc_top.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 526 megabytes
    Info: Processing ended: Sat Jun 08 22:32:24 2013
    Info: Elapsed time: 00:01:34
    Info: Total CPU time (on all processors): 00:01:46


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/workProjNoSync/arm9_fpga_book/chapter7/chapter7_altera/hello_soc_top.fit.smsg.


