TimeQuest Timing Analyzer report for lab5
Thu Nov 06 16:22:26 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'button_p5'
 13. Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'
 14. Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'
 15. Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'
 16. Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'
 17. Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'
 18. Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'
 19. Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'
 20. Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'
 21. Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'
 22. Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'
 23. Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'
 24. Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'
 25. Slow 1200mV 85C Model Hold: 'button_p5'
 26. Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'
 27. Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'
 28. Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'
 29. Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'
 30. Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'
 31. Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'
 32. Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'
 33. Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'
 34. Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'
 35. Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'
 36. Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'
 37. Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'
 38. Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'
 39. Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'
 40. Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'
 41. Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'
 42. Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'
 43. Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'
 44. Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'
 45. Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'
 46. Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'
 47. Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'
 48. Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'
 49. Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'
 50. Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'
 51. Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'
 52. Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'
 53. Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'
 54. Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'
 55. Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'
 56. Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'
 57. Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'
 58. Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'
 59. Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'
 60. Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'
 61. Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'
 62. Slow 1200mV 85C Model Minimum Pulse Width: 'button_p5'
 63. Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'
 64. Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'
 65. Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'
 66. Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'
 67. Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'
 68. Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'
 69. Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'
 70. Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'
 71. Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'
 72. Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'
 73. Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'
 74. Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'
 75. Clock to Output Times
 76. Minimum Clock to Output Times
 77. Slow 1200mV 85C Model Metastability Report
 78. Slow 1200mV 0C Model Fmax Summary
 79. Slow 1200mV 0C Model Setup Summary
 80. Slow 1200mV 0C Model Hold Summary
 81. Slow 1200mV 0C Model Recovery Summary
 82. Slow 1200mV 0C Model Removal Summary
 83. Slow 1200mV 0C Model Minimum Pulse Width Summary
 84. Slow 1200mV 0C Model Setup: 'button_p5'
 85. Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'
 86. Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'
 87. Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'
 88. Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'
 89. Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'
 90. Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'
 91. Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'
 92. Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'
 93. Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'
 94. Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'
 95. Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'
 96. Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'
 97. Slow 1200mV 0C Model Hold: 'button_p5'
 98. Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'
 99. Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'
100. Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'
101. Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'
102. Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'
103. Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'
104. Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'
105. Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'
106. Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'
107. Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'
108. Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'
109. Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'
110. Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'
111. Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'
112. Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'
113. Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'
114. Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'
115. Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'
116. Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'
117. Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'
118. Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'
119. Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'
120. Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'
121. Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'
122. Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'
123. Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'
124. Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'
125. Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'
126. Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'
127. Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'
128. Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'
129. Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'
130. Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'
131. Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'
132. Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'
133. Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'
134. Slow 1200mV 0C Model Minimum Pulse Width: 'button_p5'
135. Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'
136. Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'
137. Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'
138. Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'
139. Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'
140. Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'
141. Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'
142. Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'
143. Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'
144. Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'
145. Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'
146. Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'
147. Clock to Output Times
148. Minimum Clock to Output Times
149. Slow 1200mV 0C Model Metastability Report
150. Fast 1200mV 0C Model Setup Summary
151. Fast 1200mV 0C Model Hold Summary
152. Fast 1200mV 0C Model Recovery Summary
153. Fast 1200mV 0C Model Removal Summary
154. Fast 1200mV 0C Model Minimum Pulse Width Summary
155. Fast 1200mV 0C Model Setup: 'button_p5'
156. Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'
157. Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'
158. Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'
159. Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'
160. Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'
161. Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'
162. Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'
163. Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'
164. Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'
165. Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'
166. Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'
167. Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'
168. Fast 1200mV 0C Model Hold: 'button_p5'
169. Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'
170. Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'
171. Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'
172. Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'
173. Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'
174. Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'
175. Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'
176. Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'
177. Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'
178. Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'
179. Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'
180. Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'
181. Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'
182. Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'
183. Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'
184. Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'
185. Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'
186. Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'
187. Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'
188. Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'
189. Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'
190. Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'
191. Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'
192. Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'
193. Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'
194. Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'
195. Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'
196. Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'
197. Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'
198. Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'
199. Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'
200. Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'
201. Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'
202. Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'
203. Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'
204. Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'
205. Fast 1200mV 0C Model Minimum Pulse Width: 'button_p5'
206. Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'
207. Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'
208. Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'
209. Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'
210. Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'
211. Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'
212. Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'
213. Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'
214. Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'
215. Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'
216. Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'
217. Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'
218. Clock to Output Times
219. Minimum Clock to Output Times
220. Fast 1200mV 0C Model Metastability Report
221. Multicorner Timing Analysis Summary
222. Clock to Output Times
223. Minimum Clock to Output Times
224. Board Trace Model Assignments
225. Input Transition Times
226. Signal Integrity Metrics (Slow 1200mv 0c Model)
227. Signal Integrity Metrics (Slow 1200mv 85c Model)
228. Signal Integrity Metrics (Fast 1200mv 0c Model)
229. Setup Transfers
230. Hold Transfers
231. Recovery Transfers
232. Removal Transfers
233. Report TCCS
234. Report RSKM
235. Unconstrained Paths
236. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; lab5                                               ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-14        ; < 0.1%      ;
;     Processors 15-20       ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------+
; Clock Name                                                                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                           ;
+-------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------+
; button_p5                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { button_p5 }                                                                     ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 }                      ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 }                      ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 }                      ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 }                      ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 }                      ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 }                      ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 }                      ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 }                      ;
; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] } ;
; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] } ;
; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] } ;
; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] } ;
+-------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                       ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                               ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; 489.72 MHz  ; 250.0 MHz       ; button_p5                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1265.82 MHz ; 437.64 MHz      ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; limit due to minimum period restriction (tmin)                ;
; 1265.82 MHz ; 437.64 MHz      ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; limit due to minimum period restriction (tmin)                ;
; 1265.82 MHz ; 437.64 MHz      ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; limit due to minimum period restriction (tmin)                ;
; 1265.82 MHz ; 437.64 MHz      ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                    ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; button_p5                                                                     ; -1.042 ; -15.658       ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; -0.062 ; -0.062        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; -0.058 ; -0.058        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; 0.024  ; 0.000         ;
; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.041  ; 0.000         ;
; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.081  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; 0.115  ; 0.000         ;
; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.170  ; 0.000         ;
; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.174  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; 0.210  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; 0.210  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; 0.210  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; 0.210  ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                     ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; button_p5                                                                     ; -2.627 ; -40.811       ;
; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -0.550 ; -0.550        ;
; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -0.450 ; -0.450        ;
; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -0.394 ; -0.394        ;
; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -0.287 ; -0.287        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; 0.036  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; 0.105  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; 0.201  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; 0.205  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; 0.445  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; 0.445  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; 0.445  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; 0.445  ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                 ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; -2.135 ; -2.135        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; -2.011 ; -2.011        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; -1.908 ; -1.908        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; -1.577 ; -1.577        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; -1.373 ; -1.373        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; -1.338 ; -1.338        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; -1.306 ; -1.306        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; -0.972 ; -0.972        ;
; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -0.712 ; -0.712        ;
; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -0.495 ; -0.495        ;
; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -0.380 ; -0.380        ;
; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -0.290 ; -0.290        ;
+-------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                  ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -1.582 ; -1.582        ;
; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -1.543 ; -1.543        ;
; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -1.379 ; -1.379        ;
; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -1.240 ; -1.240        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; 0.126  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; 0.283  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; 0.301  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; 0.324  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; 0.352  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; 0.353  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; 0.355  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; 0.356  ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                      ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; button_p5                                                                     ; -3.000 ; -31.270       ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; -1.285 ; -1.285        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; -1.285 ; -1.285        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; -1.285 ; -1.285        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; -1.285 ; -1.285        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; -1.285 ; -1.285        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; -1.285 ; -1.285        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; -1.285 ; -1.285        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; -1.285 ; -1.285        ;
; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -1.285 ; -1.285        ;
; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -1.285 ; -1.285        ;
; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -1.285 ; -1.285        ;
; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -1.285 ; -1.285        ;
+-------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'button_p5'                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.042 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.992      ;
; -0.988 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.050     ; 1.936      ;
; -0.982 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.932      ;
; -0.981 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.931      ;
; -0.980 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.049     ; 1.929      ;
; -0.914 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.864      ;
; -0.914 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.050     ; 1.862      ;
; -0.911 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.861      ;
; -0.910 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.860      ;
; -0.895 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.050     ; 1.843      ;
; -0.891 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.841      ;
; -0.829 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.779      ;
; -0.792 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.050     ; 1.740      ;
; -0.790 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.740      ;
; -0.784 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.050     ; 1.732      ;
; -0.782 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.732      ;
; -0.782 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.732      ;
; -0.782 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.732      ;
; -0.782 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.050     ; 1.730      ;
; -0.781 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.049     ; 1.730      ;
; -0.779 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.729      ;
; -0.778 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.728      ;
; -0.765 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.050     ; 1.713      ;
; -0.763 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.713      ;
; -0.763 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.050     ; 1.711      ;
; -0.762 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.049     ; 1.711      ;
; -0.760 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.710      ;
; -0.759 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.709      ;
; -0.699 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.050     ; 1.647      ;
; -0.697 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.647      ;
; -0.692 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.642      ;
; -0.692 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.642      ;
; -0.664 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.050     ; 1.612      ;
; -0.662 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.612      ;
; -0.662 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.612      ;
; -0.660 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.050     ; 1.608      ;
; -0.659 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.049     ; 1.608      ;
; -0.658 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.048     ; 1.608      ;
; -0.181 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.136      ;
; -0.181 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.136      ;
; -0.181 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.136      ;
; -0.181 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.136      ;
; -0.174 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.129      ;
; -0.174 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.129      ;
; -0.174 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.129      ;
; -0.174 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.129      ;
; -0.155 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.110      ;
; -0.155 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.110      ;
; -0.155 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.110      ;
; -0.155 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.110      ;
; -0.155 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.110      ;
; -0.152 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.107      ;
; 0.318  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 5.997      ; 6.409      ;
; 0.323  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 5.997      ; 6.404      ;
; 0.378  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 5.996      ; 6.348      ;
; 0.479  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 5.994      ; 6.245      ;
; 0.687  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 5.997      ; 6.540      ;
; 0.772  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 5.997      ; 6.455      ;
; 0.818  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 5.996      ; 6.408      ;
; 0.848  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 5.994      ; 6.376      ;
; 1.254  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.966      ; 2.442      ;
; 1.425  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 3.138      ; 2.443      ;
; 1.445  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 3.158      ; 2.443      ;
; 1.729  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 3.449      ; 2.450      ;
; 1.824  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.966      ; 1.872      ;
; 1.843  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.966      ; 1.853      ;
; 1.859  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.966      ; 2.337      ;
; 1.956  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.966      ; 1.740      ;
; 1.975  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.966      ; 1.721      ;
; 2.018  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 3.158      ; 1.870      ;
; 2.030  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 3.138      ; 2.338      ;
; 2.051  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 3.158      ; 2.337      ;
; 2.107  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.966      ; 1.589      ;
; 2.130  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 3.138      ; 1.738      ;
; 2.149  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 3.138      ; 1.719      ;
; 2.150  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 3.158      ; 1.738      ;
; 2.169  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 3.158      ; 1.719      ;
; 2.281  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 3.138      ; 1.587      ;
; 2.285  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.966      ; 1.911      ;
; 2.301  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 3.158      ; 1.587      ;
; 2.334  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 3.449      ; 2.345      ;
; 2.417  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.966      ; 1.779      ;
; 2.436  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.966      ; 1.760      ;
; 2.439  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 3.449      ; 1.740      ;
; 2.549  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.966      ; 1.647      ;
; 2.568  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.966      ; 1.628      ;
; 2.590  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 3.449      ; 1.589      ;
; 2.591  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 3.138      ; 1.777      ;
; 2.612  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 3.158      ; 1.776      ;
; 2.631  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 3.158      ; 1.757      ;
; 2.723  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 3.138      ; 1.645      ;
; 2.742  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 3.138      ; 1.626      ;
; 2.744  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 3.158      ; 1.644      ;
; 2.763  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 3.158      ; 1.625      ;
; 3.032  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 3.449      ; 1.647      ;
; 3.051  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 3.449      ; 1.628      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.062 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.835      ; 1.647      ;
; 0.517  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.835      ; 1.568      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.058 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.835      ; 1.643      ;
; 0.521  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.835      ; 1.564      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.024 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.835      ; 1.561      ;
; 0.623 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.835      ; 1.462      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.041 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.453      ; 3.162      ;
; 0.629 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.453      ; 3.074      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.081 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.351      ; 3.020      ;
; 0.683 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.351      ; 2.918      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.115 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 0.500        ; 1.045      ; 1.680      ;
; 0.676 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 1.000        ; 1.045      ; 1.619      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.170 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.258      ; 2.838      ;
; 0.735 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.258      ; 2.773      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.174 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.550      ; 3.126      ;
; 0.700 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.550      ; 3.100      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.210 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.043     ; 0.765      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.210 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.043     ; 0.765      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.210 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.043     ; 0.765      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.210 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.043     ; 0.765      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'button_p5'                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.627 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.586      ; 1.397      ;
; -2.622 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.586      ; 1.402      ;
; -2.327 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.283      ; 1.394      ;
; -2.322 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.283      ; 1.399      ;
; -2.305 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.262      ; 1.395      ;
; -2.300 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.262      ; 1.400      ;
; -2.290 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.586      ; 1.234      ;
; -2.201 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.283      ; 1.520      ;
; -2.196 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.283      ; 1.525      ;
; -2.179 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.262      ; 1.521      ;
; -2.169 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.586      ; 1.355      ;
; -2.124 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.083      ; 1.397      ;
; -2.119 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.083      ; 1.402      ;
; -2.036 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.586      ; 1.988      ;
; -1.998 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.083      ; 1.523      ;
; -1.993 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.083      ; 1.528      ;
; -1.989 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.283      ; 1.232      ;
; -1.967 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.262      ; 1.233      ;
; -1.872 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.083      ; 1.649      ;
; -1.868 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.283      ; 1.353      ;
; -1.863 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.283      ; 1.358      ;
; -1.846 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.262      ; 1.354      ;
; -1.841 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.262      ; 1.359      ;
; -1.787 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.083      ; 1.234      ;
; -1.742 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.283      ; 1.479      ;
; -1.727 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.283      ; 1.994      ;
; -1.711 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.262      ; 1.989      ;
; -1.666 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.083      ; 1.355      ;
; -1.661 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.083      ; 1.360      ;
; -1.578 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.586      ; 1.946      ;
; -1.540 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.083      ; 1.481      ;
; -1.535 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.083      ; 1.486      ;
; -1.525 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.083      ; 1.996      ;
; -1.281 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.283      ; 1.940      ;
; -1.258 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.262      ; 1.942      ;
; -1.081 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.083      ; 1.940      ;
; -0.796 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 6.238      ; 5.880      ;
; -0.686 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 6.240      ; 5.992      ;
; -0.594 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 6.239      ; 6.083      ;
; -0.551 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 6.241      ; 6.128      ;
; -0.349 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 6.238      ; 5.827      ;
; -0.239 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 6.240      ; 5.939      ;
; -0.195 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 6.239      ; 5.982      ;
; -0.152 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 6.241      ; 6.027      ;
; 0.672  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 0.901      ;
; 0.673  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 0.902      ;
; 0.673  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 0.902      ;
; 0.673  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 0.902      ;
; 0.673  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 0.902      ;
; 0.674  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 0.903      ;
; 0.674  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 0.903      ;
; 0.674  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 0.903      ;
; 0.674  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 0.903      ;
; 0.674  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 0.903      ;
; 0.677  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 0.906      ;
; 0.677  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 0.906      ;
; 0.677  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 0.906      ;
; 0.677  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 0.906      ;
; 0.983  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.050      ; 1.219      ;
; 0.984  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.050      ; 1.220      ;
; 0.984  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.218      ;
; 0.984  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.218      ;
; 0.984  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.049      ; 1.219      ;
; 0.986  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.220      ;
; 0.986  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.220      ;
; 0.986  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.220      ;
; 0.993  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.050      ; 1.229      ;
; 0.994  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.049      ; 1.229      ;
; 0.995  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.229      ;
; 0.997  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.050      ; 1.233      ;
; 0.998  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.050      ; 1.234      ;
; 0.999  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.233      ;
; 0.999  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.233      ;
; 1.000  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.234      ;
; 1.004  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.238      ;
; 1.004  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.238      ;
; 1.104  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.050      ; 1.340      ;
; 1.105  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.050      ; 1.341      ;
; 1.105  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.339      ;
; 1.105  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.339      ;
; 1.105  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.049      ; 1.340      ;
; 1.107  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.341      ;
; 1.109  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.050      ; 1.345      ;
; 1.110  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.344      ;
; 1.110  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.344      ;
; 1.112  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.346      ;
; 1.119  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.050      ; 1.355      ;
; 1.121  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.355      ;
; 1.126  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.360      ;
; 1.230  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.050      ; 1.466      ;
; 1.231  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.465      ;
; 1.236  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.470      ;
; 1.378  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.049      ; 1.613      ;
; 1.381  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.615      ;
; 1.386  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.048      ; 1.620      ;
; 1.386  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.050      ; 1.622      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.550 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.996      ; 2.864      ;
; 0.005  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.996      ; 2.919      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.450 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.624      ; 2.592      ;
; 0.105  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.624      ; 2.647      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.394 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.786      ; 2.810      ;
; 0.205  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.786      ; 2.909      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.287 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.828      ; 2.959      ;
; 0.298  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.828      ; 3.044      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.036 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 0.000        ; 1.108      ; 1.562      ;
; 0.596 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; -0.500       ; 1.108      ; 1.622      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.105 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.890      ; 1.413      ;
; 0.700 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.890      ; 1.508      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.201 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.890      ; 1.509      ;
; 0.779 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.890      ; 1.587      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.205 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.890      ; 1.513      ;
; 0.782 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.890      ; 1.590      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.445 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.043      ; 0.674      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.445 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.043      ; 0.674      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.445 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.043      ; 0.674      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.445 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.043      ; 0.674      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.135 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 0.500        ; -0.528     ; 2.125      ;
; -0.538 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.835      ; 2.123      ;
; -0.198 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.835      ; 1.783      ;
; 0.093  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.835      ; 1.992      ;
; 0.351  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.835      ; 1.734      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.011 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 0.500        ; -0.369     ; 2.160      ;
; -0.520 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.835      ; 2.105      ;
; -0.196 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.835      ; 1.781      ;
; 0.095  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.835      ; 1.990      ;
; 0.353  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.835      ; 1.732      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.908 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 0.500        ; -0.331     ; 2.095      ;
; -0.548 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.835      ; 2.133      ;
; -0.199 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.835      ; 1.784      ;
; 0.076  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.835      ; 2.009      ;
; 0.349  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.835      ; 1.736      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.577 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 0.500        ; -0.148     ; 1.947      ;
; -0.301 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 0.500        ; 1.045      ; 2.096      ;
; -0.197 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 0.500        ; 1.045      ; 1.992      ;
; 0.311  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 1.000        ; 1.045      ; 1.984      ;
; 0.337  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 1.000        ; 1.045      ; 1.958      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.373 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.043     ; 2.348      ;
; -0.306 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 0.500        ; 1.137      ; 2.193      ;
; -0.033 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 0.500        ; 1.137      ; 1.920      ;
; 0.094  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 1.000        ; 1.137      ; 2.293      ;
; 0.403  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 1.000        ; 1.137      ; 1.984      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.338 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.043     ; 2.313      ;
; -0.156 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 0.500        ; 1.289      ; 2.195      ;
; 0.117  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 0.500        ; 1.289      ; 1.922      ;
; 0.228  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 1.000        ; 1.289      ; 2.311      ;
; 0.553  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 1.000        ; 1.289      ; 1.986      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.306 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.043     ; 2.281      ;
; -0.361 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 0.500        ; 1.101      ; 2.212      ;
; -0.071 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 0.500        ; 1.101      ; 1.922      ;
; 0.032  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 1.000        ; 1.101      ; 2.319      ;
; 0.364  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 1.000        ; 1.101      ; 1.987      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.972 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.043     ; 1.947      ;
; -0.108 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 0.500        ; 1.126      ; 1.984      ;
; -0.082 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 0.500        ; 1.126      ; 1.958      ;
; 0.280  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 1.000        ; 1.126      ; 2.096      ;
; 0.384  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 1.000        ; 1.126      ; 1.992      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.712 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.500        ; 0.895      ; 2.125      ;
; 0.885  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.258      ; 2.123      ;
; 1.225  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.258      ; 1.783      ;
; 1.516  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.258      ; 1.992      ;
; 1.774  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.258      ; 1.734      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.495 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.147      ; 2.160      ;
; 0.996  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.351      ; 2.105      ;
; 1.320  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.351      ; 1.781      ;
; 1.611  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.351      ; 1.990      ;
; 1.869  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.351      ; 1.732      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.380 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.357      ; 2.255      ;
; 0.896  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.550      ; 2.404      ;
; 0.927  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.550      ; 2.373      ;
; 1.435  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.550      ; 2.365      ;
; 1.534  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.550      ; 2.266      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.290 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.287      ; 2.095      ;
; 1.070  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.453      ; 2.133      ;
; 1.419  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.453      ; 1.784      ;
; 1.694  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.453      ; 2.009      ;
; 1.967  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.453      ; 1.736      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -1.582 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.828      ; 1.664      ;
; -1.329 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.828      ; 1.917      ;
; -1.032 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.828      ; 1.714      ;
; -0.724 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.828      ; 2.022      ;
; 0.520  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.727      ; 1.933      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -1.543 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.786      ; 1.661      ;
; -1.307 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.786      ; 1.897      ;
; -0.994 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.786      ; 1.710      ;
; -0.708 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.786      ; 1.996      ;
; 0.642  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.649      ; 1.977      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -1.379 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.624      ; 1.663      ;
; -1.146 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.624      ; 1.896      ;
; -0.830 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.624      ; 1.712      ;
; -0.536 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.624      ; 2.006      ;
; 0.934  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.335      ; 1.955      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -1.240 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.996      ; 2.174      ;
; -1.157 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.996      ; 2.257      ;
; -0.636 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.996      ; 2.278      ;
; -0.631 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.996      ; 2.283      ;
; 0.573  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.870      ; 2.129      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.126 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 0.000        ; 1.363      ; 1.907      ;
; 0.406 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 0.000        ; 1.363      ; 2.187      ;
; 0.563 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; -0.500       ; 1.363      ; 1.844      ;
; 0.810 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; -0.500       ; 1.363      ; 2.091      ;
; 1.921 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.043      ; 2.150      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.283 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 0.000        ; 1.204      ; 1.905      ;
; 0.555 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 0.000        ; 1.204      ; 2.177      ;
; 0.720 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; -0.500       ; 1.204      ; 1.842      ;
; 0.970 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; -0.500       ; 1.204      ; 2.092      ;
; 1.943 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.043      ; 2.172      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.301 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 0.000        ; 1.193      ; 1.912      ;
; 0.376 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 0.000        ; 1.193      ; 1.987      ;
; 0.767 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; -0.500       ; 1.193      ; 1.878      ;
; 0.780 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; -0.500       ; 1.193      ; 1.891      ;
; 1.534 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.043      ; 1.763      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.324 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 0.000        ; 1.166      ; 1.908      ;
; 0.617 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 0.000        ; 1.166      ; 2.201      ;
; 0.759 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; -0.500       ; 1.166      ; 1.843      ;
; 1.027 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; -0.500       ; 1.166      ; 2.111      ;
; 1.898 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.043      ; 2.127      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.352 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 0.000        ; 1.108      ; 1.878      ;
; 0.365 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 0.000        ; 1.108      ; 1.891      ;
; 0.886 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; -0.500       ; 1.108      ; 1.912      ;
; 0.961 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; -0.500       ; 1.108      ; 1.987      ;
; 2.095 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; -0.500       ; -0.018     ; 1.763      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.353 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.890      ; 1.661      ;
; 0.589 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.890      ; 1.897      ;
; 0.902 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.890      ; 1.710      ;
; 1.188 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.890      ; 1.996      ;
; 2.538 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; -0.500       ; -0.247     ; 1.977      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.355 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.890      ; 1.663      ;
; 0.588 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.890      ; 1.896      ;
; 0.904 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.890      ; 1.712      ;
; 1.198 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.890      ; 2.006      ;
; 2.668 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; -0.500       ; -0.399     ; 1.955      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.356 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.890      ; 1.664      ;
; 0.609 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.890      ; 1.917      ;
; 0.906 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.890      ; 1.714      ;
; 1.214 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.890      ; 2.022      ;
; 2.458 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; -0.500       ; -0.211     ; 1.933      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'button_p5'                                                                                                             ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; button_p5 ; Rise       ; button_p5                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ;
; 0.123  ; 0.343        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ;
; 0.123  ; 0.343        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ;
; 0.123  ; 0.343        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ;
; 0.123  ; 0.343        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ;
; 0.155  ; 0.375        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ;
; 0.155  ; 0.375        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ;
; 0.155  ; 0.375        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ;
; 0.160  ; 0.380        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ;
; 0.160  ; 0.380        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ;
; 0.160  ; 0.380        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ;
; 0.160  ; 0.380        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ;
; 0.160  ; 0.380        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ;
; 0.161  ; 0.381        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ;
; 0.161  ; 0.381        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ;
; 0.161  ; 0.381        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ;
; 0.161  ; 0.381        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ;
; 0.175  ; 0.395        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ;
; 0.175  ; 0.395        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ;
; 0.175  ; 0.395        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ;
; 0.175  ; 0.395        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ;
; 0.175  ; 0.395        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ;
; 0.175  ; 0.395        ; 0.220          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ;
; 0.379  ; 0.379        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay1|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.379  ; 0.379        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay2|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.379  ; 0.379        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay3|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.379  ; 0.379        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.382  ; 0.382        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|clkb~clkctrl|inclk[0]                                                    ;
; 0.382  ; 0.382        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|clkb~clkctrl|outclk                                                      ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; button_p5 ; Rise       ; button_p5~input|o                                                             ;
; 0.406  ; 0.406        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|clkb|combout                                                             ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay1|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay1|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay1|auto_generated|counter_reg_bit[3]|clk                             ;
; 0.413  ; 0.601        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ;
; 0.413  ; 0.601        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ;
; 0.413  ; 0.601        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ;
; 0.413  ; 0.601        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ;
; 0.413  ; 0.601        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ;
; 0.413  ; 0.601        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ;
; 0.416  ; 0.416        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay3|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.416  ; 0.416        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay3|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.416  ; 0.416        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay3|auto_generated|counter_reg_bit[3]|clk                             ;
; 0.416  ; 0.416        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay3|auto_generated|counter_reg_bit[4]|clk                             ;
; 0.416  ; 0.416        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay3|auto_generated|counter_reg_bit[5]|clk                             ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; button_p5 ; Rise       ; dice|clkb|datad                                                               ;
; 0.417  ; 0.417        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay2|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.417  ; 0.417        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay2|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.417  ; 0.417        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay2|auto_generated|counter_reg_bit[3]|clk                             ;
; 0.417  ; 0.417        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay2|auto_generated|counter_reg_bit[4]|clk                             ;
; 0.428  ; 0.616        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ;
; 0.428  ; 0.616        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ;
; 0.428  ; 0.616        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ;
; 0.428  ; 0.616        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ;
; 0.429  ; 0.617        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ;
; 0.429  ; 0.617        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ;
; 0.429  ; 0.617        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ;
; 0.429  ; 0.617        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ;
; 0.429  ; 0.617        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[3]|clk                             ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[4]|clk                             ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[5]|clk                             ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[6]|clk                             ;
; 0.434  ; 0.622        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ;
; 0.434  ; 0.622        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ;
; 0.434  ; 0.622        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ;
; 0.467  ; 0.655        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ;
; 0.467  ; 0.655        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ;
; 0.467  ; 0.655        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ;
; 0.468  ; 0.656        ; 0.188          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; button_p5 ; Rise       ; button_p5~input|i                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; button_p5 ; Rise       ; button_p5~input|i                                                             ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[3]|clk                             ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[4]|clk                             ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'                                                                                        ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; 0.307  ; 0.527        ; 0.220          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die1|MC_1|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die1|MC_1|inst7|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die1|MC_1|inst7|q                                   ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die1|MC_1|inst8|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ;
; 0.333  ; 0.521        ; 0.188          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die1|MC_1|inst10|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die1|MC_1|inst8|q                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die1|MC_1|inst8|q                                    ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die1|MC_1|inst10|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'                                                                                        ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; 0.307  ; 0.527        ; 0.220          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die2|MC_1|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die2|MC_1|inst7|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die2|MC_1|inst7|q                                   ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die2|MC_1|inst8|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ;
; 0.229  ; 0.449        ; 0.220          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ;
; 0.362  ; 0.550        ; 0.188          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die2|MC_1|inst10|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die2|MC_1|inst8|q                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die2|MC_1|inst8|q                                    ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die2|MC_1|inst10|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'                                                                                        ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; 0.281  ; 0.469        ; 0.188          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; 0.307  ; 0.527        ; 0.220          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die3|MC_1|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die3|MC_1|inst7|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die3|MC_1|inst7|q                                   ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die3|MC_1|inst8|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ;
; 0.229  ; 0.449        ; 0.220          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ;
; 0.361  ; 0.549        ; 0.188          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die3|MC_1|inst10|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die3|MC_1|inst8|q                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die3|MC_1|inst8|q                                    ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die3|MC_1|inst10|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'                                                                                        ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; 0.292  ; 0.480        ; 0.188          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; 0.296  ; 0.516        ; 0.220          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die4|MC_1|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die4|MC_1|inst7|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die4|MC_1|inst7|q                                   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die4|MC_1|inst8|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ;
; 0.229  ; 0.449        ; 0.220          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ;
; 0.362  ; 0.550        ; 0.188          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die4|MC_1|inst10|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die4|MC_1|inst8|q                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die4|MC_1|inst8|q                                    ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die4|MC_1|inst10|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                         ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; 0.212  ; 0.400        ; 0.188          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; 0.305  ; 0.525        ; 0.220          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita3~0|combout  ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die1|MC_1|inst7|clk                                 ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita0|cout       ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita1|cin        ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita1|cout       ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita2|cin        ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita2|cout       ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita3|cin        ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita3|cout       ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita3~0|cin      ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita0|dataa      ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita0|cout       ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita1|cin        ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita1|cout       ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita2|cin        ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita2|cout       ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita3|cin        ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita3|cout       ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita3~0|cin      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_reg_bit[0]|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_reg_bit[0]|q          ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die1|MC_1|inst7|clk                                 ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita3~0|combout  ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita0|dataa      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                         ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; 0.106  ; 0.326        ; 0.220          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; 0.296  ; 0.484        ; 0.188          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; 0.361  ; 0.361        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die2|MC_1|inst7|clk                                 ;
; 0.371  ; 0.371        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita4~0|combout  ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita0|cout       ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita1|cin        ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita1|cout       ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita2|cin        ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita2|cout       ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita3|cin        ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita3|cout       ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita4|cin        ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita4|cout       ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita4~0|cin      ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita0|dataa      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita4~0|combout  ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die2|MC_1|inst7|clk                                 ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita0|cout       ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita1|cin        ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita1|cout       ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita2|cin        ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita2|cout       ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita3|cin        ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita3|cout       ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita4|cin        ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita4|cout       ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita4~0|cin      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_reg_bit[0]|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_reg_bit[0]|q          ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita0|dataa      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                         ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; 0.199  ; 0.387        ; 0.188          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita5~0|combout  ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die3|MC_1|inst7|clk                                 ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita0|cout       ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita1|cin        ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita1|cout       ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita2|cin        ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita2|cout       ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita3|cin        ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita3|cout       ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita4|cin        ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita4|cout       ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita5|cin        ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita5|cout       ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita5~0|cin      ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita0|dataa      ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita0|cout       ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita1|cin        ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita1|cout       ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita2|cin        ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita2|cout       ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita3|cin        ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita3|cout       ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita4|cin        ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita4|cout       ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita5|cin        ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita5|cout       ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita5~0|cin      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_reg_bit[0]|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_reg_bit[0]|q          ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die3|MC_1|inst7|clk                                 ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita5~0|combout  ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita0|dataa      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                         ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; 0.096  ; 0.316        ; 0.220          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; 0.351  ; 0.351        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die4|MC_1|inst7|clk                                 ;
; 0.371  ; 0.371        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita6~0|combout  ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita0|cout       ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita1|cin        ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita1|cout       ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita2|cin        ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita2|cout       ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita3|cin        ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita3|cout       ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita4|cin        ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita4|cout       ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita5|cin        ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita5|cout       ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita6|cin        ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita6|cout       ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita6~0|cin      ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita0|dataa      ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita6~0|combout  ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die4|MC_1|inst7|clk                                 ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita0|cout       ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita1|cin        ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita1|cout       ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita2|cin        ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita2|cout       ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita3|cin        ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita3|cout       ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita4|cin        ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita4|cout       ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita5|cin        ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita5|cout       ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita6|cin        ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita6|cout       ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita6~0|cin      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_reg_bit[0]|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_reg_bit[0]|q          ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita0|dataa      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                           ;
+------------+----------------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port  ; Clock Port                                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+------------+----------------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.515  ; 8.701  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 6.452  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 8.542  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 6.019  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 6.389  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 7.428  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 8.701  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.515  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 7.407  ; 7.478  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 8.080  ; 8.062  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 9.757  ; 9.726  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 8.504  ; 6.501  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.540  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 8.342  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 5.983  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.381  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 7.286  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 8.504  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 6.501  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 7.446  ; 7.503  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 8.115  ; 8.031  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 9.796  ; 9.751  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.978  ; 6.500  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;        ; 6.500  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.816  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 5.457  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;        ; 6.437  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 6.760  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.978  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 6.730  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.060  ; 7.083  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.734  ; 7.666  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 9.410  ; 9.331  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 10.169 ; 10.349 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.961  ; 7.967  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 10.007 ; 10.190 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.648  ; 7.667  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.802  ; 7.904  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 8.951  ; 9.076  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 10.169 ; 10.349 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 8.569  ; 8.629  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 8.686  ; 8.651  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 9.518  ; 9.486  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 10.645 ; 10.518 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 7.533  ; 6.899  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 6.899  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 5.177  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 4.701  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 6.594  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 5.555  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 6.573  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 7.533  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.539  ; 6.483  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 8.152  ; 8.194  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 9.260  ; 9.124  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.942  ; 7.698  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.942  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 5.187  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 4.666  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.665  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 5.561  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.481  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 7.698  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.575  ; 6.556  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 8.215  ; 8.190  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 9.256  ; 9.187  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.396  ; 6.180  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;        ; 6.180  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 5.693  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 5.172  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;        ; 5.875  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.067  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.987  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.396  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.613  ; 6.649  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 8.068  ; 8.156  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 9.222  ; 9.040  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 8.849  ; 9.043  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 8.127  ; 8.204  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.246  ; 7.149  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.725  ; 6.673  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.850  ; 7.899  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.620  ; 7.527  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 8.540  ; 8.545  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 8.849  ; 9.043  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.642  ; 7.631  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 8.992  ; 8.944  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 10.010 ; 9.964  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.186  ; 6.770  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 6.443  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 6.563  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 6.600  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 6.770  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 6.278  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 6.585  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.186  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.710  ; 6.639  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 8.509  ; 8.505  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 9.571  ; 9.481  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.814  ; 6.082  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.490  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.630  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.657  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.814  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.327  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.654  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 6.082  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.726  ; 6.692  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 8.524  ; 8.557  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 9.623  ; 9.496  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.464  ; 5.876  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;        ; 5.549  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.515  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.542  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;        ; 5.876  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.212  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.539  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.464  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.857  ; 6.878  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 8.711  ; 8.708  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 9.774  ; 9.683  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 8.013  ; 7.926  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.368  ; 7.401  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.373  ; 7.299  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.400  ; 7.336  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.692  ; 7.728  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.070  ; 7.014  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.397  ; 7.321  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 8.013  ; 7.926  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.410  ; 7.415  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 9.128  ; 9.114  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 10.180 ; 10.100 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 6.240  ; 9.368  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 8.400  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 6.120  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 9.368  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 7.876  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 7.390  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 7.390  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 6.240  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.382  ; 7.451  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.947  ; 7.996  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 9.732  ; 9.699  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 9.506  ; 6.217  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 8.601  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 6.364  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 9.506  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 8.123  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.599  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.599  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 6.217  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.416  ; 7.474  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.981  ; 8.019  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 9.766  ; 9.722  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 9.559  ; 8.507  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;        ; 8.507  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 6.417  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 9.559  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;        ; 7.983  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.652  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.652  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 5.989  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.040  ; 7.061  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.778  ; 7.763  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 9.390  ; 9.309  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 11.901 ; 11.795 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 10.921 ; 10.837 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 8.759  ; 8.547  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 11.901 ; 11.795 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 10.443 ; 10.313 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 9.994  ; 9.817  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 9.994  ; 9.817  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 8.615  ; 8.608  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 8.005  ; 8.008  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 8.878  ; 8.851  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 10.355 ; 10.256 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
+------------+----------------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                   ;
+------------+----------------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port  ; Clock Port                                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+------------+----------------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.258  ; 5.803  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 6.220  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 8.284  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 5.803  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 6.153  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 7.151  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 8.431  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.258  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.589  ; 6.566  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.770  ; 6.677  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 8.086  ; 8.013  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 5.771  ; 6.240  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.305  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 8.089  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 5.771  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.146  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 7.016  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 8.239  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 6.240  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.652  ; 6.575  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.779  ; 6.740  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 8.095  ; 8.076  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 5.248  ; 6.121  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;        ; 6.188  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.566  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 5.248  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;        ; 6.121  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 6.493  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.716  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 6.482  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 6.314  ; 6.244  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 6.448  ; 6.402  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.764  ; 7.738  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 6.125  ; 5.306  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 6.284  ; 7.665  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 9.600  ; 7.787  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.282  ; 5.306  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 6.125  ; 7.598  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 8.527  ; 6.654  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 9.750  ; 7.934  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 8.219  ; 6.503  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 6.339  ; 6.261  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 6.465  ; 6.427  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.781  ; 7.763  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 7.305  ; 4.514  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 6.641  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 4.972  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 4.514  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 6.353  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 5.335  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 6.366  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 7.305  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.302  ; 6.246  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.407  ; 6.393  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 7.766  ; 7.726  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 4.486  ; 7.467  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.685  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 4.987  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 4.486  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.424  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 5.346  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.280  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 7.467  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.338  ; 6.318  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.479  ; 6.429  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 7.838  ; 7.762  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 4.931  ; 5.642  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;        ; 5.930  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 5.432  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 4.931  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;        ; 5.642  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 5.791  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.725  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.176  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.361  ; 6.406  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.567  ; 6.452  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.729  ; 7.681  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 5.657  ; 5.021  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 5.918  ; 7.856  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.911  ; 5.479  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.410  ; 5.021  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 5.657  ; 7.568  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.270  ; 5.842  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 8.204  ; 6.873  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 8.544  ; 7.312  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.485  ; 6.374  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.535  ; 6.576  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.769  ; 7.740  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 5.947  ; 6.028  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 6.211  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 6.301  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 6.337  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 6.523  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 6.028  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 6.322  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 5.947  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.467  ; 6.396  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.600  ; 6.555  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 7.916  ; 7.891  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.065  ; 5.843  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.257  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.356  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.382  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.567  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.065  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.379  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 5.843  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.483  ; 6.448  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.652  ; 6.571  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 7.968  ; 7.907  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.011  ; 5.352  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;        ; 5.352  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.302  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.328  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;        ; 5.664  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.011  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.325  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.215  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.595  ; 6.625  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.829  ; 6.683  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 8.145  ; 8.019  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.463  ; 4.988  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.463  ; 7.097  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.094  ; 5.261  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.120  ; 5.297  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.773  ; 7.409  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.803  ; 4.988  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.117  ; 5.282  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.710  ; 6.204  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.679  ; 6.553  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.757  ; 6.767  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 8.073  ; 8.103  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 6.017  ; 5.894  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 8.087  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 5.894  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 9.075  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 7.584  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 7.119  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 7.119  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 6.017  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 6.968  ; 6.989  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.334  ; 7.249  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 8.142  ; 8.095  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 6.131  ; 5.992  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 8.281  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 6.131  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 9.208  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.823  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.323  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.323  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 5.992  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.002  ; 7.007  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.350  ; 7.257  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 8.158  ; 8.103  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 5.758  ; 7.684  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;        ; 8.187  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 6.182  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 9.259  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;        ; 7.684  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.374  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.374  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 5.758  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 6.695  ; 6.683  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.105  ; 7.053  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 8.173  ; 8.119  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.910  ; 5.691  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 8.368  ; 10.387 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 8.343  ; 6.068  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 11.420 ; 9.249  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.910  ; 9.884  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 9.535  ; 7.293  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 9.535  ; 7.293  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 8.271  ; 5.691  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 6.731  ; 6.755  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.177  ; 7.089  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 8.269  ; 8.155  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
+------------+----------------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                        ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                               ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; 547.95 MHz  ; 250.0 MHz       ; button_p5                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1422.48 MHz ; 437.64 MHz      ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; limit due to minimum period restriction (tmin)                ;
; 1422.48 MHz ; 437.64 MHz      ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; limit due to minimum period restriction (tmin)                ;
; 1422.48 MHz ; 437.64 MHz      ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; limit due to minimum period restriction (tmin)                ;
; 1422.48 MHz ; 437.64 MHz      ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                     ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; button_p5                                                                     ; -0.825 ; -12.230       ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; -0.022 ; -0.022        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; -0.021 ; -0.021        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; 0.060  ; 0.000         ;
; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.074  ; 0.000         ;
; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.114  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; 0.163  ; 0.000         ;
; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.206  ; 0.000         ;
; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.221  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; 0.297  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; 0.297  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; 0.297  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; 0.297  ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                      ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; button_p5                                                                     ; -2.445 ; -37.954       ;
; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -0.493 ; -0.493        ;
; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -0.417 ; -0.417        ;
; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -0.369 ; -0.369        ;
; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -0.260 ; -0.260        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; 0.023  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; 0.089  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; 0.178  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; 0.181  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; 0.398  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; 0.398  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; 0.398  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; 0.398  ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                  ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; -1.854 ; -1.854        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; -1.745 ; -1.745        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; -1.653 ; -1.653        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; -1.340 ; -1.340        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; -1.135 ; -1.135        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; -1.100 ; -1.100        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; -1.069 ; -1.069        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; -0.781 ; -0.781        ;
; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -0.535 ; -0.535        ;
; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -0.347 ; -0.347        ;
; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -0.253 ; -0.253        ;
; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -0.170 ; -0.170        ;
+-------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                   ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -1.451 ; -1.451        ;
; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -1.426 ; -1.426        ;
; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -1.279 ; -1.279        ;
; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -1.131 ; -1.131        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; 0.141  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; 0.274  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; 0.282  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; 0.307  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; 0.311  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; 0.313  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; 0.314  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; 0.316  ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                       ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; button_p5                                                                     ; -3.000 ; -31.270       ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; -1.285 ; -1.285        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; -1.285 ; -1.285        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; -1.285 ; -1.285        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; -1.285 ; -1.285        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; -1.285 ; -1.285        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; -1.285 ; -1.285        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; -1.285 ; -1.285        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; -1.285 ; -1.285        ;
; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -1.285 ; -1.285        ;
; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -1.285 ; -1.285        ;
; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -1.285 ; -1.285        ;
; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -1.285 ; -1.285        ;
+-------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'button_p5'                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.825 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.781      ;
; -0.821 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.046     ; 1.774      ;
; -0.815 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.045     ; 1.769      ;
; -0.814 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.770      ;
; -0.812 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.042     ; 1.769      ;
; -0.714 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.670      ;
; -0.714 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.046     ; 1.667      ;
; -0.709 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.042     ; 1.666      ;
; -0.709 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.665      ;
; -0.685 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.046     ; 1.638      ;
; -0.680 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.636      ;
; -0.640 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.596      ;
; -0.616 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.046     ; 1.569      ;
; -0.613 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.569      ;
; -0.601 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.046     ; 1.554      ;
; -0.598 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.554      ;
; -0.598 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.554      ;
; -0.598 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.046     ; 1.551      ;
; -0.597 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.042     ; 1.554      ;
; -0.597 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.045     ; 1.551      ;
; -0.593 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.042     ; 1.550      ;
; -0.593 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.549      ;
; -0.572 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.046     ; 1.525      ;
; -0.569 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.525      ;
; -0.569 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.046     ; 1.522      ;
; -0.568 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.045     ; 1.522      ;
; -0.564 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.042     ; 1.521      ;
; -0.564 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.520      ;
; -0.527 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.046     ; 1.480      ;
; -0.524 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.480      ;
; -0.519 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.475      ;
; -0.518 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.042     ; 1.475      ;
; -0.505 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.046     ; 1.458      ;
; -0.502 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.458      ;
; -0.500 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.042     ; 1.457      ;
; -0.500 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.046     ; 1.453      ;
; -0.499 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.045     ; 1.453      ;
; -0.497 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.043     ; 1.453      ;
; -0.059 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.039     ; 1.019      ;
; -0.059 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.039     ; 1.019      ;
; -0.059 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.039     ; 1.019      ;
; -0.059 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.039     ; 1.019      ;
; -0.054 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.039     ; 1.014      ;
; -0.054 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.039     ; 1.014      ;
; -0.054 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.039     ; 1.014      ;
; -0.054 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.039     ; 1.014      ;
; -0.043 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.039     ; 1.003      ;
; -0.043 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.039     ; 1.003      ;
; -0.043 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.039     ; 1.003      ;
; -0.043 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.039     ; 1.003      ;
; -0.043 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.039     ; 1.003      ;
; -0.041 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.039     ; 1.001      ;
; 0.177  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 5.450      ; 5.985      ;
; 0.243  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 5.449      ; 5.918      ;
; 0.299  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 5.449      ; 5.862      ;
; 0.388  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 5.447      ; 5.771      ;
; 0.650  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 5.450      ; 6.012      ;
; 0.715  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 5.449      ; 5.946      ;
; 0.771  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 5.449      ; 5.890      ;
; 0.860  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 5.447      ; 5.799      ;
; 1.196  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.707      ; 2.223      ;
; 1.368  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.875      ; 2.219      ;
; 1.382  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.893      ; 2.223      ;
; 1.657  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 3.165      ; 2.220      ;
; 1.734  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.707      ; 1.685      ;
; 1.763  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.707      ; 1.656      ;
; 1.834  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.707      ; 2.085      ;
; 1.850  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.707      ; 1.569      ;
; 1.879  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.707      ; 1.540      ;
; 1.922  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.893      ; 1.683      ;
; 1.995  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.707      ; 1.424      ;
; 2.004  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.875      ; 2.083      ;
; 2.020  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.875      ; 1.567      ;
; 2.021  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.893      ; 2.084      ;
; 2.038  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.893      ; 1.567      ;
; 2.049  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.875      ; 1.538      ;
; 2.067  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.893      ; 1.538      ;
; 2.165  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.875      ; 1.422      ;
; 2.183  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.893      ; 1.422      ;
; 2.207  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.707      ; 1.712      ;
; 2.286  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 3.165      ; 2.091      ;
; 2.308  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 3.165      ; 1.569      ;
; 2.323  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.707      ; 1.596      ;
; 2.352  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.707      ; 1.567      ;
; 2.439  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.707      ; 1.480      ;
; 2.453  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 3.165      ; 1.424      ;
; 2.468  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.707      ; 1.451      ;
; 2.493  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.875      ; 1.594      ;
; 2.512  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.893      ; 1.593      ;
; 2.541  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.893      ; 1.564      ;
; 2.609  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.875      ; 1.478      ;
; 2.628  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.893      ; 1.477      ;
; 2.638  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.875      ; 1.449      ;
; 2.657  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.893      ; 1.448      ;
; 2.897  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 3.165      ; 1.480      ;
; 2.926  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 3.165      ; 1.451      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.022 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.761      ; 1.515      ;
; 0.569  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.761      ; 1.424      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.021 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.760      ; 1.513      ;
; 0.571  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.760      ; 1.421      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.060 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.760      ; 1.432      ;
; 0.664 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.760      ; 1.328      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.074 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.243      ; 2.901      ;
; 0.671 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.243      ; 2.804      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.114 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.159      ; 2.777      ;
; 0.731 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.159      ; 2.660      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.163 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.966      ; 1.535      ;
; 0.716 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.966      ; 1.482      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.206 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.326      ; 2.852      ;
; 0.733 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.326      ; 2.825      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.221 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.079      ; 2.590      ;
; 0.784 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.079      ; 2.527      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.297 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.039     ; 0.683      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.297 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.039     ; 0.683      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.297 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.039     ; 0.683      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.297 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.039     ; 0.683      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'button_p5'                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.445 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.289      ; 1.248      ;
; -2.434 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.289      ; 1.259      ;
; -2.164 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.006      ; 1.246      ;
; -2.153 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.006      ; 1.257      ;
; -2.144 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 2.986      ; 1.246      ;
; -2.133 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 2.986      ; 1.257      ;
; -2.070 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.289      ; 1.123      ;
; -2.054 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.006      ; 1.356      ;
; -2.043 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.006      ; 1.367      ;
; -2.034 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 2.986      ; 1.356      ;
; -1.971 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.289      ; 1.222      ;
; -1.967 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 2.812      ; 1.249      ;
; -1.956 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 2.812      ; 1.260      ;
; -1.888 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.289      ; 1.805      ;
; -1.857 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 2.812      ; 1.359      ;
; -1.846 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 2.812      ; 1.370      ;
; -1.790 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.006      ; 1.120      ;
; -1.769 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 2.986      ; 1.121      ;
; -1.747 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 2.812      ; 1.469      ;
; -1.691 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.006      ; 1.219      ;
; -1.680 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.006      ; 1.230      ;
; -1.670 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 2.986      ; 1.220      ;
; -1.659 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 2.986      ; 1.231      ;
; -1.611 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.006      ; 1.799      ;
; -1.593 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 2.986      ; 1.797      ;
; -1.593 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 2.812      ; 1.123      ;
; -1.581 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.006      ; 1.329      ;
; -1.494 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 2.812      ; 1.222      ;
; -1.483 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 2.812      ; 1.233      ;
; -1.442 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.289      ; 1.751      ;
; -1.416 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 2.812      ; 1.800      ;
; -1.384 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 2.812      ; 1.332      ;
; -1.373 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 2.812      ; 1.343      ;
; -1.166 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.006      ; 1.744      ;
; -1.147 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 2.986      ; 1.743      ;
; -0.971 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 2.812      ; 1.745      ;
; -0.711 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 5.666      ; 5.359      ;
; -0.614 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 5.667      ; 5.457      ;
; -0.584 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 5.668      ; 5.488      ;
; -0.560 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 5.669      ; 5.513      ;
; -0.287 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 5.666      ; 5.283      ;
; -0.190 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 5.667      ; 5.381      ;
; -0.161 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 5.668      ; 5.411      ;
; -0.137 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 5.669      ; 5.436      ;
; 0.613  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.039      ; 0.823      ;
; 0.613  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.039      ; 0.823      ;
; 0.613  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.039      ; 0.823      ;
; 0.613  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.039      ; 0.823      ;
; 0.613  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.039      ; 0.823      ;
; 0.616  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.039      ; 0.826      ;
; 0.616  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.039      ; 0.826      ;
; 0.616  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.039      ; 0.826      ;
; 0.616  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.039      ; 0.826      ;
; 0.616  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.039      ; 0.826      ;
; 0.618  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.039      ; 0.828      ;
; 0.618  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.039      ; 0.828      ;
; 0.618  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.039      ; 0.828      ;
; 0.618  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.039      ; 0.828      ;
; 0.892  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.046      ; 1.109      ;
; 0.893  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.045      ; 1.109      ;
; 0.894  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.046      ; 1.111      ;
; 0.894  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 1.108      ;
; 0.895  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.045      ; 1.111      ;
; 0.895  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.042      ; 1.108      ;
; 0.896  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.046      ; 1.113      ;
; 0.897  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 1.111      ;
; 0.899  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 1.113      ;
; 0.899  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 1.113      ;
; 0.899  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.046      ; 1.116      ;
; 0.900  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.042      ; 1.113      ;
; 0.902  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 1.116      ;
; 0.903  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.042      ; 1.116      ;
; 0.905  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.046      ; 1.122      ;
; 0.908  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 1.122      ;
; 0.913  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 1.127      ;
; 0.914  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.042      ; 1.127      ;
; 0.991  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.046      ; 1.208      ;
; 0.992  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.045      ; 1.208      ;
; 0.993  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 1.207      ;
; 0.994  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.042      ; 1.207      ;
; 0.995  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.046      ; 1.212      ;
; 0.998  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 1.212      ;
; 1.002  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.046      ; 1.219      ;
; 1.004  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.046      ; 1.221      ;
; 1.004  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 1.218      ;
; 1.005  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.042      ; 1.218      ;
; 1.007  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 1.221      ;
; 1.009  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 1.223      ;
; 1.018  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 1.232      ;
; 1.101  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.046      ; 1.318      ;
; 1.103  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 1.317      ;
; 1.114  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 1.328      ;
; 1.261  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.046      ; 1.478      ;
; 1.261  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.043      ; 1.475      ;
; 1.262  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.042      ; 1.475      ;
; 1.266  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.045      ; 1.482      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.493 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.721      ; 2.612      ;
; 0.056  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.721      ; 2.661      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.417 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.402      ; 2.369      ;
; 0.131  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.402      ; 2.417      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.369 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.547      ; 2.562      ;
; 0.243  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.547      ; 2.674      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.260 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.575      ; 2.699      ;
; 0.334  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.575      ; 2.793      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.023 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 0.000        ; 1.024      ; 1.431      ;
; 0.574 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; -0.500       ; 1.024      ; 1.482      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.089 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.810      ; 1.283      ;
; 0.689 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.810      ; 1.383      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.178 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.810      ; 1.372      ;
; 0.765 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.810      ; 1.459      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.181 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.810      ; 1.375      ;
; 0.768 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.810      ; 1.462      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.398 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.039      ; 0.608      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.398 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.039      ; 0.608      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.398 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.039      ; 0.608      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.398 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.039      ; 0.608      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.854 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 0.500        ; -0.456     ; 1.917      ;
; -0.422 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.760      ; 1.914      ;
; -0.121 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.760      ; 1.613      ;
; 0.179  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.760      ; 1.813      ;
; 0.420  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.760      ; 1.572      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.745 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 0.500        ; -0.312     ; 1.952      ;
; -0.404 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.761      ; 1.897      ;
; -0.118 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.761      ; 1.611      ;
; 0.182  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.761      ; 1.811      ;
; 0.423  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.761      ; 1.570      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.653 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 0.500        ; -0.282     ; 1.890      ;
; -0.430 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.760      ; 1.922      ;
; -0.123 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.760      ; 1.615      ;
; 0.163  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.760      ; 1.829      ;
; 0.418  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.760      ; 1.574      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.340 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 0.500        ; -0.098     ; 1.761      ;
; -0.192 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.966      ; 1.890      ;
; -0.096 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.966      ; 1.794      ;
; 0.391  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.966      ; 1.807      ;
; 0.409  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.966      ; 1.789      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.135 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.039     ; 2.115      ;
; -0.266 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 0.500        ; 1.013      ; 2.011      ;
; 0.012  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 0.500        ; 1.013      ; 1.733      ;
; 0.185  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 1.000        ; 1.013      ; 2.060      ;
; 0.434  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 1.000        ; 1.013      ; 1.811      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.100 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.039     ; 2.080      ;
; -0.131 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 0.500        ; 1.150      ; 2.013      ;
; 0.147  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 0.500        ; 1.150      ; 1.735      ;
; 0.305  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 1.000        ; 1.150      ; 2.077      ;
; 0.569  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 1.000        ; 1.150      ; 1.813      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.069 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.039     ; 2.049      ;
; -0.313 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 0.500        ; 0.983      ; 2.028      ;
; -0.018 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 0.500        ; 0.983      ; 1.733      ;
; 0.134  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 1.000        ; 0.983      ; 2.081      ;
; 0.401  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 1.000        ; 0.983      ; 1.814      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.781 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.039     ; 1.761      ;
; -0.071 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 0.500        ; 1.004      ; 1.807      ;
; -0.053 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 0.500        ; 1.004      ; 1.789      ;
; 0.346  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 1.000        ; 1.004      ; 1.890      ;
; 0.442  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 1.000        ; 1.004      ; 1.794      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.535 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.500        ; 0.863      ; 1.917      ;
; 0.897  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.079      ; 1.914      ;
; 1.198  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.079      ; 1.613      ;
; 1.498  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.079      ; 1.813      ;
; 1.739  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.079      ; 1.572      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.347 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.086      ; 1.952      ;
; 0.994  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.159      ; 1.897      ;
; 1.280  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.159      ; 1.611      ;
; 1.580  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.159      ; 1.811      ;
; 1.821  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.159      ; 1.570      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.253 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.262      ; 2.034      ;
; 0.899  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.326      ; 2.159      ;
; 0.900  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.326      ; 2.158      ;
; 1.387  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.326      ; 2.171      ;
; 1.500  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.326      ; 2.058      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.170 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.201      ; 1.890      ;
; 1.053  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.243      ; 1.922      ;
; 1.360  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.243      ; 1.615      ;
; 1.646  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.243      ; 1.829      ;
; 1.901  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.243      ; 1.574      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -1.451 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.575      ; 1.508      ;
; -1.220 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.575      ; 1.739      ;
; -0.908 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.575      ; 1.551      ;
; -0.635 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.575      ; 1.824      ;
; 0.507  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.592      ; 1.770      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -1.426 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.547      ; 1.505      ;
; -1.209 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.547      ; 1.722      ;
; -0.884 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.547      ; 1.547      ;
; -0.632 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.547      ; 1.799      ;
; 0.609  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.534      ; 1.814      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -1.279 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.402      ; 1.507      ;
; -1.064 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.402      ; 1.722      ;
; -0.737 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.402      ; 1.549      ;
; -0.478 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.402      ; 1.808      ;
; 0.868  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.252      ; 1.791      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -1.131 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.721      ; 1.974      ;
; -1.039 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.721      ; 2.066      ;
; -0.553 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.721      ; 2.052      ;
; -0.534 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.721      ; 2.071      ;
; 0.559  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.717      ; 1.947      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.141 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 0.000        ; 1.216      ; 1.741      ;
; 0.365 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 0.000        ; 1.216      ; 1.965      ;
; 0.564 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; -0.500       ; 1.216      ; 1.664      ;
; 0.814 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; -0.500       ; 1.216      ; 1.914      ;
; 1.773 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.039      ; 1.983      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.274 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 0.000        ; 1.064      ; 1.722      ;
; 0.345 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 0.000        ; 1.064      ; 1.793      ;
; 0.767 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; -0.500       ; 1.064      ; 1.715      ;
; 0.769 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; -0.500       ; 1.064      ; 1.717      ;
; 1.393 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.039      ; 1.603      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.282 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 0.000        ; 1.073      ; 1.739      ;
; 0.498 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 0.000        ; 1.073      ; 1.955      ;
; 0.704 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; -0.500       ; 1.073      ; 1.661      ;
; 0.957 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; -0.500       ; 1.073      ; 1.914      ;
; 1.796 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.039      ; 2.006      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.307 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 0.000        ; 1.024      ; 1.715      ;
; 0.309 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 0.000        ; 1.024      ; 1.717      ;
; 0.814 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; -0.500       ; 1.024      ; 1.722      ;
; 0.885 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; -0.500       ; 1.024      ; 1.793      ;
; 1.912 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.020      ; 1.603      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.311 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.810      ; 1.505      ;
; 0.528 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.810      ; 1.722      ;
; 0.853 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.810      ; 1.547      ;
; 1.105 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.810      ; 1.799      ;
; 2.346 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; -0.500       ; -0.203     ; 1.814      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.313 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.810      ; 1.507      ;
; 0.528 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.810      ; 1.722      ;
; 0.855 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.810      ; 1.549      ;
; 1.114 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.810      ; 1.808      ;
; 2.460 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; -0.500       ; -0.340     ; 1.791      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.314 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.810      ; 1.508      ;
; 0.545 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.810      ; 1.739      ;
; 0.857 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.810      ; 1.551      ;
; 1.130 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.810      ; 1.824      ;
; 2.272 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; -0.500       ; -0.173     ; 1.770      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.316 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 0.000        ; 1.042      ; 1.742      ;
; 0.551 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 0.000        ; 1.042      ; 1.977      ;
; 0.735 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; -0.500       ; 1.042      ; 1.661      ;
; 1.004 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; -0.500       ; 1.042      ; 1.930      ;
; 1.751 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.039      ; 1.961      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'button_p5'                                                                                                              ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; button_p5 ; Rise       ; button_p5                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ;
; 0.137  ; 0.355        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ;
; 0.138  ; 0.356        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ;
; 0.138  ; 0.356        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ;
; 0.138  ; 0.356        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ;
; 0.197  ; 0.415        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ;
; 0.197  ; 0.415        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ;
; 0.197  ; 0.415        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ;
; 0.210  ; 0.428        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ;
; 0.210  ; 0.428        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ;
; 0.210  ; 0.428        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ;
; 0.210  ; 0.428        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ;
; 0.212  ; 0.430        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ;
; 0.212  ; 0.430        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ;
; 0.212  ; 0.430        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ;
; 0.212  ; 0.430        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ;
; 0.212  ; 0.430        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ;
; 0.353  ; 0.539        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ;
; 0.353  ; 0.539        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ;
; 0.353  ; 0.539        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ;
; 0.353  ; 0.539        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ;
; 0.353  ; 0.539        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ;
; 0.353  ; 0.539        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ;
; 0.384  ; 0.570        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ;
; 0.384  ; 0.570        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ;
; 0.384  ; 0.570        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ;
; 0.384  ; 0.570        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ;
; 0.384  ; 0.570        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ;
; 0.385  ; 0.571        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ;
; 0.385  ; 0.571        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ;
; 0.385  ; 0.571        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ;
; 0.385  ; 0.571        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay1|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay2|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay3|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.399  ; 0.585        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ;
; 0.399  ; 0.585        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ;
; 0.399  ; 0.585        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|clkb~clkctrl|inclk[0]                                                    ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|clkb~clkctrl|outclk                                                      ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; button_p5 ; Rise       ; button_p5~input|o                                                             ;
; 0.453  ; 0.453        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay1|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.453  ; 0.453        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay1|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.453  ; 0.453        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay1|auto_generated|counter_reg_bit[3]|clk                             ;
; 0.456  ; 0.642        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ;
; 0.456  ; 0.642        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ;
; 0.456  ; 0.642        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ;
; 0.457  ; 0.643        ; 0.186          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ;
; 0.466  ; 0.466        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay2|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.466  ; 0.466        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay2|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.466  ; 0.466        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay2|auto_generated|counter_reg_bit[3]|clk                             ;
; 0.466  ; 0.466        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay2|auto_generated|counter_reg_bit[4]|clk                             ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay3|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay3|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay3|auto_generated|counter_reg_bit[3]|clk                             ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay3|auto_generated|counter_reg_bit[4]|clk                             ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay3|auto_generated|counter_reg_bit[5]|clk                             ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|clkb|combout                                                             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; button_p5 ; Rise       ; dice|clkb|datad                                                               ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[3]|clk                             ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[4]|clk                             ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[5]|clk                             ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[6]|clk                             ;
; 0.499  ; 0.499        ; 0.000          ; Low Pulse Width  ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.499  ; 0.499        ; 0.000          ; Low Pulse Width  ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.499  ; 0.499        ; 0.000          ; Low Pulse Width  ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[3]|clk                             ;
; 0.499  ; 0.499        ; 0.000          ; Low Pulse Width  ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[4]|clk                             ;
; 0.499  ; 0.499        ; 0.000          ; Low Pulse Width  ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[5]|clk                             ;
; 0.499  ; 0.499        ; 0.000          ; Low Pulse Width  ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[6]|clk                             ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; 0.303  ; 0.521        ; 0.218          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die1|MC_1|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die1|MC_1|inst7|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die1|MC_1|inst7|q                                   ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die1|MC_1|inst8|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ;
; 0.275  ; 0.461        ; 0.186          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ;
; 0.319  ; 0.537        ; 0.218          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die1|MC_1|inst10|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die1|MC_1|inst8|q                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die1|MC_1|inst8|q                                    ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die1|MC_1|inst10|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; 0.302  ; 0.520        ; 0.218          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die2|MC_1|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die2|MC_1|inst7|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die2|MC_1|inst7|q                                   ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die2|MC_1|inst8|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ;
; 0.282  ; 0.500        ; 0.218          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ;
; 0.314  ; 0.500        ; 0.186          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die2|MC_1|inst10|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die2|MC_1|inst8|q                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die2|MC_1|inst8|q                                    ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die2|MC_1|inst10|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; 0.303  ; 0.521        ; 0.218          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die3|MC_1|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die3|MC_1|inst7|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die3|MC_1|inst7|q                                   ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die3|MC_1|inst8|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ;
; 0.276  ; 0.494        ; 0.218          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die3|MC_1|inst10|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die3|MC_1|inst8|q                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die3|MC_1|inst8|q                                    ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die3|MC_1|inst10|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; 0.270  ; 0.488        ; 0.218          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; 0.326  ; 0.512        ; 0.186          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die4|MC_1|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die4|MC_1|inst7|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die4|MC_1|inst7|q                                   ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die4|MC_1|inst8|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ;
; 0.276  ; 0.494        ; 0.218          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die4|MC_1|inst10|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die4|MC_1|inst8|q                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die4|MC_1|inst8|q                                    ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die4|MC_1|inst10|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                         ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; 0.241  ; 0.459        ; 0.218          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; 0.290  ; 0.476        ; 0.186          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita3~0|combout  ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita0|cout       ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita1|cin        ;
; 0.419  ; 0.419        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita1|cout       ;
; 0.419  ; 0.419        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita2|cin        ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita2|cout       ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita3|cin        ;
; 0.419  ; 0.419        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita3|cout       ;
; 0.419  ; 0.419        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita3~0|cin      ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita0|dataa      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die1|MC_1|inst7|clk                                 ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita0|cout       ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita1|cin        ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita1|cout       ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita2|cin        ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita2|cout       ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita3|cin        ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita3|cout       ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita3~0|cin      ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die1|MC_1|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_reg_bit[0]|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_reg_bit[0]|q          ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita3~0|combout  ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita0|dataa      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                         ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; 0.062  ; 0.280        ; 0.218          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die2|MC_1|inst7|clk                                 ;
; 0.362  ; 0.548        ; 0.186          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; 0.372  ; 0.372        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita4~0|combout  ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita0|cout       ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita1|cin        ;
; 0.419  ; 0.419        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita1|cout       ;
; 0.419  ; 0.419        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita2|cin        ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita2|cout       ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita3|cin        ;
; 0.419  ; 0.419        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita3|cout       ;
; 0.419  ; 0.419        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita4|cin        ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita4|cout       ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita4~0|cin      ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita0|dataa      ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita4~0|combout  ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita0|cout       ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita1|cin        ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita1|cout       ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita2|cin        ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita2|cout       ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita3|cin        ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita3|cout       ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita4|cin        ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita4|cout       ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita4~0|cin      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_reg_bit[0]|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_reg_bit[0]|q          ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die2|MC_1|inst7|clk                                 ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita0|dataa      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                         ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; 0.264  ; 0.482        ; 0.218          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; 0.267  ; 0.453        ; 0.186          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita5~0|combout  ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die3|MC_1|inst7|clk                                 ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita0|cout       ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita1|cin        ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita1|cout       ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita2|cin        ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita2|cout       ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita3|cin        ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita3|cout       ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita4|cin        ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita4|cout       ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita5|cin        ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita5|cout       ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita5~0|cin      ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita0|dataa      ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita0|cout       ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita1|cin        ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita1|cout       ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita2|cin        ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita2|cout       ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita3|cin        ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita3|cout       ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita4|cin        ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita4|cout       ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita5|cin        ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita5|cout       ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita5~0|cin      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_reg_bit[0]|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_reg_bit[0]|q          ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die3|MC_1|inst7|clk                                 ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita5~0|combout  ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita0|dataa      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                         ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; 0.068  ; 0.286        ; 0.218          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; 0.326  ; 0.326        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die4|MC_1|inst7|clk                                 ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; 0.372  ; 0.372        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita6~0|combout  ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita0|cout       ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita1|cin        ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita1|cout       ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita2|cin        ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita2|cout       ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita3|cin        ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita3|cout       ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita4|cin        ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita4|cout       ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita5|cin        ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita5|cout       ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita6|cin        ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita6|cout       ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita6~0|cin      ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita0|dataa      ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita6~0|combout  ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita0|cout       ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita1|cin        ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita1|cout       ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita2|cin        ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita2|cout       ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita3|cin        ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita3|cout       ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita4|cin        ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita4|cout       ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita5|cin        ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita5|cout       ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita6|cin        ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita6|cout       ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita6~0|cin      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_reg_bit[0]|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_reg_bit[0]|q          ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die4|MC_1|inst7|clk                                 ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita0|dataa      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                           ;
+------------+----------------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port  ; Clock Port                                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+------------+----------------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 5.921  ; 7.731  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 5.785  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 7.588  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 5.395  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 5.724  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 6.650  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 7.731  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 5.921  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.768  ; 6.723  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 7.404  ; 7.249  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 9.000  ; 8.734  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 7.688  ; 5.794  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 5.953  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 7.541  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 5.410  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 5.796  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.630  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 7.688  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 5.794  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.735  ; 6.673  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 7.362  ; 7.151  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 8.967  ; 8.684  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.223  ; 5.821  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;        ; 5.821  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.076  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.945  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;        ; 5.760  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 6.165  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.223  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 6.139  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 6.453  ; 6.355  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.084  ; 6.880  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 8.685  ; 8.366  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 9.181  ; 9.202  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.263  ; 7.112  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 9.034  ; 9.059  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 6.903  ; 6.866  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.106  ; 7.051  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 8.123  ; 8.121  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 9.181  ; 9.202  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.792  ; 7.701  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.904  ; 7.779  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 8.674  ; 8.524  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 9.786  ; 9.469  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.816  ; 6.200  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 6.200  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 4.602  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 4.178  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 5.928  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 4.947  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 5.795  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.816  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 5.968  ; 5.800  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 7.456  ; 7.333  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 8.430  ; 8.251  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.292  ; 6.809  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.292  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 4.705  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 4.216  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.048  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 5.052  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 5.814  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 6.809  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 5.973  ; 5.839  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 7.473  ; 7.294  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 8.391  ; 8.268  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.689  ; 5.508  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;        ; 5.508  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 5.183  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 4.694  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;        ; 5.236  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 5.530  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.292  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.689  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.031  ; 5.950  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.374  ; 7.293  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 8.390  ; 8.169  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.978  ; 8.015  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.392  ; 7.324  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.552  ; 6.408  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.063  ; 5.984  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.148  ; 7.052  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.899  ; 6.753  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.661  ; 7.601  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.978  ; 8.015  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.925  ; 6.807  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 8.150  ; 8.001  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 9.098  ; 8.945  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 5.635  ; 6.068  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 5.774  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 5.891  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 5.924  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 6.068  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 5.633  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 5.911  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 5.635  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.134  ; 5.965  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 7.799  ; 7.631  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 8.728  ; 8.594  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.191  ; 5.422  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 5.894  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.009  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.033  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.191  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 5.724  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.030  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 5.422  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.094  ; 5.959  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 7.759  ; 7.625  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 8.722  ; 8.554  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.897  ; 5.235  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;        ; 4.941  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.017  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.041  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;        ; 5.235  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 4.732  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.038  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.897  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.270  ; 6.188  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.989  ; 7.822  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 8.919  ; 8.784  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.309  ; 7.079  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.711  ; 6.592  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.682  ; 6.541  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.706  ; 6.574  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.008  ; 6.886  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.397  ; 6.283  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.703  ; 6.561  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.309  ; 7.079  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.702  ; 6.614  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 8.300  ; 8.158  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 9.255  ; 9.095  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 5.706  ; 8.352  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 7.536  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 5.482  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 8.352  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 7.064  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 6.644  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 6.644  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 5.706  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 6.738  ; 6.689  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.261  ; 7.180  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 8.970  ; 8.700  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 8.640  ; 5.536  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.884  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 5.778  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 8.640  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.419  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 6.933  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 6.933  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 5.536  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 6.713  ; 6.651  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.235  ; 7.141  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 8.945  ; 8.662  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 8.717  ; 7.630  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;        ; 7.630  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 5.855  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 8.717  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;        ; 7.158  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.010  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.010  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 5.454  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 6.422  ; 6.323  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.108  ; 6.961  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 8.654  ; 8.334  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 10.787 ; 10.559 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 10.026 ; 9.696  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.925  ; 7.689  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 10.787 ; 10.559 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 9.561  ; 9.224  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 9.080  ; 8.851  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 9.080  ; 8.851  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.868  ; 7.682  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.287  ; 7.161  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 8.094  ; 7.919  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 9.519  ; 9.172  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
+------------+----------------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                  ;
+------------+----------------------------------------------------------+--------+-------+------------+----------------------------------------------------------+
; Data Port  ; Clock Port                                               ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                          ;
+------------+----------------------------------------------------------+--------+-------+------------+----------------------------------------------------------+
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 5.673  ; 5.184 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 5.560 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 7.339 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 5.184 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 5.498 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 6.386 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 7.474 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 5.673  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.004  ; 5.883 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.139  ; 6.015 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 7.383  ; 7.227 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 5.199  ; 5.547 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 5.722  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 7.292  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 5.199  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 5.568  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.368  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 7.431  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 5.547 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 5.997  ; 5.829 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.085  ; 6.008 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 7.329  ; 7.220 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.738  ; 5.467 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;        ; 5.529 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 6.831  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.738  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;        ; 5.467 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 5.907  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 6.970  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 5.897  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 5.756  ; 5.590 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 5.846  ; 5.767 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.090  ; 6.979 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 5.551  ; 4.704 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 5.705  ; 6.825 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 8.647  ; 6.859 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 6.554  ; 4.704 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 5.551  ; 6.763 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.723  ; 5.906 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 8.786  ; 6.994 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.454  ; 5.782 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 5.727  ; 5.556 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 5.812  ; 5.738 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.056  ; 6.950 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.591  ; 3.998 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 5.954 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 4.406 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 3.998 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 5.697 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 4.737 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 5.597 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.591  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 5.732  ; 5.571 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 5.790  ; 5.747 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 7.071  ; 6.920 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 4.039  ; 6.588 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.043  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 4.509  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 4.039  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 5.814  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 4.843  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 5.617  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 6.588 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 5.738  ; 5.608 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 5.827  ; 5.753 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 7.108  ; 6.923 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 4.461  ; 5.015 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;        ; 5.272 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 4.931  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 4.461  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;        ; 5.015 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 5.265  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.039  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.472  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 5.779  ; 5.715 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 5.934  ; 5.794 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.078  ; 6.855 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 5.128  ; 4.445 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 5.357  ; 6.998 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.231  ; 4.853 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 5.761  ; 4.445 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 5.128  ; 6.741 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.565  ; 5.184 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.339  ; 6.044 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.684  ; 6.446 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 5.861  ; 5.653 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 5.872  ; 5.876 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.092  ; 6.874 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 5.403  ; 5.397 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 5.550 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 5.645 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 5.676 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 5.833 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 5.397 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 5.664 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 5.403  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 5.893  ; 5.728 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 5.984  ; 5.904 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 7.228  ; 7.116 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 5.472  ; 5.195 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 5.666  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 5.746  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 5.769  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 5.951  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 5.472  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 5.765  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 5.195 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 5.856  ; 5.722 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 5.978  ; 5.867 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 7.222  ; 7.079 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 4.536  ; 4.749 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;        ; 4.749 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 4.810  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 4.833  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;        ; 5.032 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 4.536  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 4.829  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.652  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.011  ; 5.943 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.199  ; 6.022 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.443  ; 7.234 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 4.956  ; 4.417 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 4.956  ; 6.304 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.414  ; 4.665 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.437  ; 4.696 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.241  ; 6.587 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.140  ; 4.417 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.433  ; 4.684 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.016  ; 5.520 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.023  ; 5.811 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.067  ; 6.034 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.311  ; 7.238 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 5.483  ; 5.265 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 7.241 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 5.265 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 8.072 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 6.785 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 6.383 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 6.383 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 5.483  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 6.335  ; 6.258 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 6.690  ; 6.485 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.472  ; 7.248 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 5.551  ; 5.317 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.576  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 5.551  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 8.347  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.127  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 6.662  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 6.662  ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 5.317 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 6.312  ; 6.214 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 6.653  ; 6.443 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.435  ; 7.206 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 5.226  ; 6.874 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;        ; 7.330 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 5.624  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 8.420  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;        ; 6.874 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 6.735  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 6.735  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 5.226  ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 6.081  ; 5.968 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 6.416  ; 6.350 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.468  ; 7.304 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.209  ; 5.049 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.658  ; 9.279 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.533  ; 5.397 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 10.329 ; 8.204 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.209  ; 8.823 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 8.644  ; 6.515 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 8.644  ; 6.515 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.529  ; 5.049 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 6.078  ; 5.996 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 6.444  ; 6.347 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.496  ; 7.292 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
+------------+----------------------------------------------------------+--------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                    ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; button_p5                                                                     ; 0.007 ; 0.000         ;
; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.273 ; 0.000         ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; 0.275 ; 0.000         ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; 0.277 ; 0.000         ;
; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.299 ; 0.000         ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; 0.307 ; 0.000         ;
; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.314 ; 0.000         ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; 0.337 ; 0.000         ;
; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.339 ; 0.000         ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; 0.624 ; 0.000         ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; 0.624 ; 0.000         ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; 0.624 ; 0.000         ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; 0.624 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                      ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; button_p5                                                                     ; -1.642 ; -28.504       ;
; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -0.211 ; -0.211        ;
; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -0.204 ; -0.204        ;
; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -0.141 ; -0.141        ;
; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -0.105 ; -0.105        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; 0.006  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; 0.042  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; 0.080  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; 0.082  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; 0.206  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; 0.206  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; 0.206  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; 0.206  ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                  ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; -0.831 ; -0.831        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; -0.764 ; -0.764        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; -0.708 ; -0.708        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; -0.553 ; -0.553        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; -0.179 ; -0.179        ;
; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -0.176 ; -0.176        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; -0.157 ; -0.157        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; -0.140 ; -0.140        ;
; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -0.060 ; -0.060        ;
; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.009  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; 0.036  ; 0.000         ;
; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.054  ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                   ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -0.729 ; -0.729        ;
; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -0.696 ; -0.696        ;
; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -0.619 ; -0.619        ;
; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -0.559 ; -0.559        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; 0.017  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; 0.103  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; 0.125  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; 0.135  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; 0.180  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; 0.180  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; 0.183  ; 0.000         ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; 0.183  ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                       ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; button_p5                                                                     ; -3.000 ; -27.923       ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; -1.000 ; -1.000        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; -1.000 ; -1.000        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; -1.000 ; -1.000        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; -1.000 ; -1.000        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; -1.000 ; -1.000        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; -1.000 ; -1.000        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; -1.000 ; -1.000        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; -1.000 ; -1.000        ;
; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -1.000 ; -1.000        ;
; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -1.000 ; -1.000        ;
; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -1.000 ; -1.000        ;
; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -1.000 ; -1.000        ;
+-------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'button_p5'                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.007 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.956      ;
; 0.030 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.025     ; 0.932      ;
; 0.031 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.932      ;
; 0.036 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.927      ;
; 0.037 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.926      ;
; 0.067 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.025     ; 0.895      ;
; 0.071 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.892      ;
; 0.071 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.025     ; 0.891      ;
; 0.071 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.892      ;
; 0.074 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.889      ;
; 0.075 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.888      ;
; 0.121 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.842      ;
; 0.134 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.025     ; 0.828      ;
; 0.135 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.025     ; 0.827      ;
; 0.135 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.828      ;
; 0.137 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.826      ;
; 0.138 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.025     ; 0.824      ;
; 0.138 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.825      ;
; 0.139 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.824      ;
; 0.139 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.824      ;
; 0.139 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.824      ;
; 0.139 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.025     ; 0.823      ;
; 0.139 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.824      ;
; 0.141 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.822      ;
; 0.142 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.821      ;
; 0.143 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.820      ;
; 0.148 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.025     ; 0.814      ;
; 0.149 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.814      ;
; 0.187 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.776      ;
; 0.187 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.776      ;
; 0.188 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.025     ; 0.774      ;
; 0.189 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.774      ;
; 0.216 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.025     ; 0.746      ;
; 0.216 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.025     ; 0.746      ;
; 0.217 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.746      ;
; 0.217 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.746      ;
; 0.217 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.746      ;
; 0.217 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.024     ; 0.746      ;
; 0.425 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.022     ; 0.540      ;
; 0.425 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.022     ; 0.540      ;
; 0.425 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.022     ; 0.540      ;
; 0.425 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.022     ; 0.540      ;
; 0.425 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.022     ; 0.540      ;
; 0.425 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.022     ; 0.540      ;
; 0.426 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.022     ; 0.539      ;
; 0.426 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.022     ; 0.539      ;
; 0.434 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.022     ; 0.531      ;
; 0.434 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.022     ; 0.531      ;
; 0.434 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.022     ; 0.531      ;
; 0.434 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.022     ; 0.531      ;
; 0.434 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.022     ; 0.531      ;
; 0.437 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 1.000        ; -0.022     ; 0.528      ;
; 0.537 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 3.405      ; 3.460      ;
; 0.573 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 3.406      ; 3.425      ;
; 0.595 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 3.404      ; 3.401      ;
; 0.599 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 3.402      ; 3.395      ;
; 0.961 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 3.405      ; 3.536      ;
; 0.999 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 3.406      ; 3.499      ;
; 1.020 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 3.404      ; 3.476      ;
; 1.024 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 3.402      ; 3.470      ;
; 1.239 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 1.812      ; 1.165      ;
; 1.315 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 1.884      ; 1.161      ;
; 1.318 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 1.891      ; 1.165      ;
; 1.456 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.032      ; 1.168      ;
; 1.517 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 1.812      ; 0.887      ;
; 1.521 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 1.812      ; 0.883      ;
; 1.585 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 1.812      ; 0.819      ;
; 1.589 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 1.812      ; 0.815      ;
; 1.602 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 1.891      ; 0.881      ;
; 1.653 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 1.812      ; 0.751      ;
; 1.659 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 1.884      ; 0.817      ;
; 1.663 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 1.884      ; 0.813      ;
; 1.666 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 1.891      ; 0.817      ;
; 1.670 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 1.891      ; 0.813      ;
; 1.727 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 1.884      ; 0.749      ;
; 1.734 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 1.891      ; 0.749      ;
; 1.772 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 1.812      ; 1.132      ;
; 1.809 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.032      ; 0.815      ;
; 1.849 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 1.884      ; 1.127      ;
; 1.853 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 1.891      ; 1.130      ;
; 1.873 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.500        ; 2.032      ; 0.751      ;
; 1.990 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.032      ; 1.134      ;
; 1.990 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 1.812      ; 0.914      ;
; 2.054 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 1.812      ; 0.850      ;
; 2.058 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 1.812      ; 0.846      ;
; 2.122 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 1.812      ; 0.782      ;
; 2.126 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 1.812      ; 0.778      ;
; 2.133 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 1.884      ; 0.843      ;
; 2.137 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 1.891      ; 0.846      ;
; 2.141 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 1.891      ; 0.842      ;
; 2.197 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 1.884      ; 0.779      ;
; 2.201 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 1.884      ; 0.775      ;
; 2.205 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 1.891      ; 0.778      ;
; 2.209 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 1.891      ; 0.774      ;
; 2.343 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.032      ; 0.781      ;
; 2.347 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 1.000        ; 2.032      ; 0.777      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.273 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.167      ; 1.506      ;
; 0.794 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.167      ; 1.485      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.275 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.406      ; 0.743      ;
; 0.788 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.406      ; 0.730      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.277 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.404      ; 0.739      ;
; 0.790 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.404      ; 0.726      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.299 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.110      ; 1.423      ;
; 0.814 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.110      ; 1.408      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.307 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.405      ; 0.710      ;
; 0.831 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.405      ; 0.686      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.314 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.220      ; 1.518      ;
; 0.821 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.220      ; 1.511      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.337 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.496      ; 0.771      ;
; 0.860 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.496      ; 0.748      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.339 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.059      ; 1.332      ;
; 0.866 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.059      ; 1.305      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.624 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.024     ; 0.359      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.624 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.024     ; 0.359      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.624 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.024     ; 0.359      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.624 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.024     ; 0.359      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'button_p5'                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.642 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 2.102      ; 0.669      ;
; -1.639 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 2.102      ; 0.672      ;
; -1.499 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 1.955      ; 0.665      ;
; -1.496 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 1.955      ; 0.668      ;
; -1.490 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 1.948      ; 0.667      ;
; -1.487 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 1.948      ; 0.670      ;
; -1.433 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 1.955      ; 0.731      ;
; -1.430 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 1.955      ; 0.734      ;
; -1.424 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 1.948      ; 0.733      ;
; -1.412 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 1.872      ; 0.669      ;
; -1.409 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 1.872      ; 0.672      ;
; -1.385 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 2.102      ; 0.926      ;
; -1.346 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 1.872      ; 0.735      ;
; -1.343 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 1.872      ; 0.738      ;
; -1.280 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 1.872      ; 0.801      ;
; -1.238 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 1.955      ; 0.926      ;
; -1.235 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 2.102      ; 0.576      ;
; -1.233 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 1.948      ; 0.924      ;
; -1.172 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 2.102      ; 0.639      ;
; -1.153 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 1.872      ; 0.928      ;
; -1.090 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 1.955      ; 0.574      ;
; -1.082 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 1.948      ; 0.575      ;
; -1.027 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 1.955      ; 0.637      ;
; -1.024 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 1.955      ; 0.640      ;
; -1.019 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 1.948      ; 0.638      ;
; -1.016 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 1.948      ; 0.641      ;
; -1.004 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 1.872      ; 0.577      ;
; -0.961 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 1.955      ; 0.703      ;
; -0.941 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 1.872      ; 0.640      ;
; -0.938 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 1.872      ; 0.643      ;
; -0.918 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 2.102      ; 0.893      ;
; -0.875 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 1.872      ; 0.706      ;
; -0.872 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 1.872      ; 0.709      ;
; -0.830 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.529      ; 2.908      ;
; -0.796 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.532      ; 2.945      ;
; -0.782 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.531      ; 2.958      ;
; -0.769 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 1.955      ; 0.895      ;
; -0.765 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 1.948      ; 0.892      ;
; -0.757 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; 0.000        ; 3.533      ; 2.985      ;
; -0.685 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 1.872      ; 0.896      ;
; -0.369 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.529      ; 2.869      ;
; -0.334 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.532      ; 2.907      ;
; -0.320 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.531      ; 2.920      ;
; -0.294 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5   ; -0.500       ; 3.533      ; 2.948      ;
; 0.308  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.022      ; 0.414      ;
; 0.308  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.022      ; 0.414      ;
; 0.308  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.022      ; 0.414      ;
; 0.308  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.022      ; 0.414      ;
; 0.308  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.022      ; 0.414      ;
; 0.309  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.022      ; 0.415      ;
; 0.309  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.022      ; 0.415      ;
; 0.309  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.022      ; 0.415      ;
; 0.309  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.022      ; 0.415      ;
; 0.309  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.022      ; 0.415      ;
; 0.309  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.022      ; 0.415      ;
; 0.309  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.022      ; 0.415      ;
; 0.310  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.022      ; 0.416      ;
; 0.310  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.022      ; 0.416      ;
; 0.454  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.025      ; 0.563      ;
; 0.454  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.562      ;
; 0.455  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.563      ;
; 0.455  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.025      ; 0.564      ;
; 0.455  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.563      ;
; 0.456  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.564      ;
; 0.456  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.564      ;
; 0.456  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.564      ;
; 0.463  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.025      ; 0.572      ;
; 0.464  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.025      ; 0.573      ;
; 0.464  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.572      ;
; 0.465  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.573      ;
; 0.465  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.573      ;
; 0.466  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.574      ;
; 0.466  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.025      ; 0.575      ;
; 0.467  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.575      ;
; 0.468  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.576      ;
; 0.469  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.577      ;
; 0.517  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.025      ; 0.626      ;
; 0.517  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.625      ;
; 0.518  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.626      ;
; 0.518  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.025      ; 0.627      ;
; 0.518  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.626      ;
; 0.519  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.627      ;
; 0.520  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.628      ;
; 0.521  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.629      ;
; 0.521  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.025      ; 0.630      ;
; 0.521  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.629      ;
; 0.529  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.025      ; 0.638      ;
; 0.530  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.638      ;
; 0.533  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.641      ;
; 0.583  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.691      ;
; 0.584  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.025      ; 0.693      ;
; 0.586  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.694      ;
; 0.626  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.734      ;
; 0.627  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.735      ;
; 0.627  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.024      ; 0.735      ;
; 0.630  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ; button_p5                                                                     ; button_p5   ; 0.000        ; 0.025      ; 0.739      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.211 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.422      ; 1.400      ;
; 0.311  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.422      ; 1.422      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.204 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.233      ; 1.218      ;
; 0.311  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.233      ; 1.233      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.141 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.309      ; 1.357      ;
; 0.372  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.309      ; 1.370      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.105 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.345      ; 1.429      ;
; 0.414  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.345      ; 1.448      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.006 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.527      ; 0.722      ;
; 0.529 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.527      ; 0.745      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.042 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.433      ; 0.664      ;
; 0.564 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.433      ; 0.686      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.080 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.431      ; 0.700      ;
; 0.593 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.431      ; 0.713      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.082 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.433      ; 0.704      ;
; 0.594 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.433      ; 0.716      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.206 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.024      ; 0.314      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.206 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.024      ; 0.314      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.206 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.024      ; 0.314      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.206 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.024      ; 0.314      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.831 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 0.500        ; -0.296     ; 1.042      ;
; -0.022 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.404      ; 1.038      ;
; 0.157  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.404      ; 0.859      ;
; 0.565  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.404      ; 0.951      ;
; 0.674  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.404      ; 0.842      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.764 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 0.500        ; -0.207     ; 1.064      ;
; -0.014 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.406      ; 1.032      ;
; 0.160  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.406      ; 0.858      ;
; 0.570  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.406      ; 0.948      ;
; 0.678  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.406      ; 0.840      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.708 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 0.500        ; -0.189     ; 1.026      ;
; -0.031 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.405      ; 1.048      ;
; 0.156  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.405      ; 0.861      ;
; 0.556  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.405      ; 0.961      ;
; 0.673  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.405      ; 0.844      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.553 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 0.500        ; -0.113     ; 0.947      ;
; 0.080  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.496      ; 1.028      ;
; 0.135  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 0.500        ; 0.496      ; 0.973      ;
; 0.662  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.496      ; 0.946      ;
; 0.670  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 1.000        ; 0.496      ; 0.938      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.179 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.024     ; 1.162      ;
; 0.156  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 0.500        ; 0.577      ; 1.033      ;
; 0.251  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 0.500        ; 0.577      ; 0.938      ;
; 0.559  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 1.000        ; 0.577      ; 1.130      ;
; 0.746  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 1.000        ; 0.577      ; 0.943      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.176 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.500        ; 0.359      ; 1.042      ;
; 0.633  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.059      ; 1.038      ;
; 0.812  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.059      ; 0.859      ;
; 1.220  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.059      ; 0.951      ;
; 1.329  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.059      ; 0.842      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.157 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.024     ; 1.140      ;
; 0.236  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 0.500        ; 0.660      ; 1.036      ;
; 0.332  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 0.500        ; 0.660      ; 0.940      ;
; 0.636  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 1.000        ; 0.660      ; 1.136      ;
; 0.828  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 1.000        ; 0.660      ; 0.944      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.140 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.024     ; 1.123      ;
; 0.124  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 0.500        ; 0.558      ; 1.046      ;
; 0.229  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 0.500        ; 0.558      ; 0.941      ;
; 0.525  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 1.000        ; 0.558      ; 1.145      ;
; 0.724  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 1.000        ; 0.558      ; 0.946      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.060 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.500        ; 0.497      ; 1.064      ;
; 0.690  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.110      ; 1.032      ;
; 0.864  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.110      ; 0.858      ;
; 1.274  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.110      ; 0.948      ;
; 1.382  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.110      ; 0.840      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.009 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.500        ; 0.611      ; 1.109      ;
; 0.642 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.220      ; 1.190      ;
; 0.696 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.220      ; 1.136      ;
; 1.223 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.220      ; 1.109      ;
; 1.232 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.220      ; 1.100      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.036 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 1.000        ; -0.024     ; 0.947      ;
; 0.239 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 0.500        ; 0.573      ; 0.946      ;
; 0.247 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 0.500        ; 0.573      ; 0.938      ;
; 0.657 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 1.000        ; 0.573      ; 1.028      ;
; 0.712 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 1.000        ; 0.573      ; 0.973      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.054 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.500        ; 0.573      ; 1.026      ;
; 0.731 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.167      ; 1.048      ;
; 0.918 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.167      ; 0.861      ;
; 1.318 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.167      ; 0.961      ;
; 1.435 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.167      ; 0.844      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.729 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.345      ; 0.805      ;
; -0.617 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.345      ; 0.917      ;
; -0.207 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.345      ; 0.827      ;
; -0.048 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.345      ; 0.986      ;
; 0.539  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; -0.500       ; 0.787      ; 0.910      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.696 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.309      ; 0.802      ;
; -0.594 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.309      ; 0.904      ;
; -0.175 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.309      ; 0.823      ;
; -0.028 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.309      ; 0.970      ;
; 0.619  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; -0.500       ; 0.732      ; 0.935      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.619 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.233      ; 0.803      ;
; -0.516 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.233      ; 0.906      ;
; -0.098 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.233      ; 0.824      ;
; 0.056  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.233      ; 0.978      ;
; 0.763  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; -0.500       ; 0.573      ; 0.920      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.559 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.422      ; 1.052      ;
; -0.553 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.422      ; 1.058      ;
; -0.022 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.422      ; 1.089      ;
; 0.011  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.422      ; 1.122      ;
; 0.562  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; -0.500       ; 0.849      ; 0.995      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.017 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.700      ; 0.906      ;
; 0.183 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.700      ; 1.072      ;
; 0.508 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; -0.500       ; 0.700      ; 0.897      ;
; 0.599 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; -0.500       ; 0.700      ; 0.988      ;
; 0.894 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.024      ; 1.002      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.103 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.613      ; 0.905      ;
; 0.262 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.613      ; 1.064      ;
; 0.594 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; -0.500       ; 0.613      ; 0.896      ;
; 0.684 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; -0.500       ; 0.613      ; 0.986      ;
; 0.909 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.024      ; 1.017      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.125 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.594      ; 0.908      ;
; 0.296 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.594      ; 1.079      ;
; 0.615 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; -0.500       ; 0.594      ; 0.898      ;
; 0.715 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; -0.500       ; 0.594      ; 0.998      ;
; 0.883 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.024      ; 0.991      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.135 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.609      ; 0.933      ;
; 0.168 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.609      ; 0.966      ;
; 0.598 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; -0.500       ; 0.609      ; 0.896      ;
; 0.604 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; -0.500       ; 0.609      ; 0.902      ;
; 0.731 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 0.000        ; 0.024      ; 0.839      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.180 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.433      ; 0.802      ;
; 0.282 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.433      ; 0.904      ;
; 0.701 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.433      ; 0.823      ;
; 0.848 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.433      ; 0.970      ;
; 1.495 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; -0.500       ; -0.144     ; 0.935      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.180 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.527      ; 0.896      ;
; 0.186 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.527      ; 0.902      ;
; 0.717 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.527      ; 0.933      ;
; 0.750 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.527      ; 0.966      ;
; 1.301 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; -0.500       ; -0.046     ; 0.839      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.183 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.431      ; 0.803      ;
; 0.286 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.431      ; 0.906      ;
; 0.704 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.431      ; 0.824      ;
; 0.858 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.431      ; 0.978      ;
; 1.565 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; -0.500       ; -0.229     ; 0.920      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.183 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.433      ; 0.805      ;
; 0.295 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 0.000        ; 0.433      ; 0.917      ;
; 0.705 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.433      ; 0.827      ;
; 0.864 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; -0.500       ; 0.433      ; 0.986      ;
; 1.451 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; -0.500       ; -0.125     ; 0.910      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'button_p5'                                                                                                              ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; button_p5 ; Rise       ; button_p5                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ;
; -0.155 ; 0.061        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ;
; -0.155 ; 0.061        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ;
; -0.155 ; 0.061        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ;
; -0.155 ; 0.061        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ;
; -0.155 ; 0.061        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ;
; -0.155 ; 0.061        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ;
; -0.144 ; 0.072        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ;
; -0.144 ; 0.072        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ;
; -0.144 ; 0.072        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ;
; -0.144 ; 0.072        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ;
; -0.142 ; 0.074        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ;
; -0.142 ; 0.074        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ;
; -0.142 ; 0.074        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ;
; -0.142 ; 0.074        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ;
; -0.142 ; 0.074        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ;
; -0.124 ; 0.092        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ;
; -0.124 ; 0.092        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ;
; -0.124 ; 0.092        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ;
; -0.084 ; 0.132        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ;
; -0.084 ; 0.132        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ;
; -0.084 ; 0.132        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ;
; -0.083 ; 0.133        ; 0.216          ; High Pulse Width ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ;
; 0.045  ; 0.045        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|clkb|combout                                                             ;
; 0.051  ; 0.051        ; 0.000          ; Low Pulse Width  ; button_p5 ; Rise       ; dice|clkb|datad                                                               ;
; 0.067  ; 0.067        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.067  ; 0.067        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.067  ; 0.067        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[3]|clk                             ;
; 0.067  ; 0.067        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[4]|clk                             ;
; 0.067  ; 0.067        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[5]|clk                             ;
; 0.067  ; 0.067        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[6]|clk                             ;
; 0.078  ; 0.078        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay2|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.078  ; 0.078        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay2|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.078  ; 0.078        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay2|auto_generated|counter_reg_bit[3]|clk                             ;
; 0.078  ; 0.078        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay2|auto_generated|counter_reg_bit[4]|clk                             ;
; 0.080  ; 0.080        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay3|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.080  ; 0.080        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay3|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.080  ; 0.080        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay3|auto_generated|counter_reg_bit[3]|clk                             ;
; 0.080  ; 0.080        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay3|auto_generated|counter_reg_bit[4]|clk                             ;
; 0.080  ; 0.080        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay3|auto_generated|counter_reg_bit[5]|clk                             ;
; 0.098  ; 0.098        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay1|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.098  ; 0.098        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay1|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.098  ; 0.098        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay1|auto_generated|counter_reg_bit[3]|clk                             ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; button_p5 ; Rise       ; button_p5~input|o                                                             ;
; 0.124  ; 0.124        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|clkb~clkctrl|inclk[0]                                                    ;
; 0.124  ; 0.124        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|clkb~clkctrl|outclk                                                      ;
; 0.138  ; 0.138        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay2|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.138  ; 0.138        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay3|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.138  ; 0.138        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.139  ; 0.139        ; 0.000          ; High Pulse Width ; button_p5 ; Fall       ; dice|delay1|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; button_p5 ; Rise       ; button_p5~input|i                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; button_p5 ; Rise       ; button_p5~input|i                                                             ;
; 0.678  ; 0.862        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ;
; 0.679  ; 0.863        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ;
; 0.679  ; 0.863        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ;
; 0.679  ; 0.863        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ;
; 0.721  ; 0.905        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[1] ;
; 0.721  ; 0.905        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[2] ;
; 0.721  ; 0.905        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[3] ;
; 0.740  ; 0.924        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[1] ;
; 0.740  ; 0.924        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[2] ;
; 0.740  ; 0.924        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[3] ;
; 0.740  ; 0.924        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[4] ;
; 0.740  ; 0.924        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[5] ;
; 0.742  ; 0.926        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[1] ;
; 0.742  ; 0.926        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[2] ;
; 0.742  ; 0.926        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[3] ;
; 0.742  ; 0.926        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[4] ;
; 0.753  ; 0.937        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[1] ;
; 0.753  ; 0.937        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[2] ;
; 0.753  ; 0.937        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[3] ;
; 0.753  ; 0.937        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[4] ;
; 0.753  ; 0.937        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[5] ;
; 0.753  ; 0.937        ; 0.184          ; Low Pulse Width  ; button_p5 ; Fall       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[6] ;
; 0.858  ; 0.858        ; 0.000          ; Low Pulse Width  ; button_p5 ; Fall       ; dice|delay1|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.859  ; 0.859        ; 0.000          ; Low Pulse Width  ; button_p5 ; Fall       ; dice|delay2|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.859  ; 0.859        ; 0.000          ; Low Pulse Width  ; button_p5 ; Fall       ; dice|delay3|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.859  ; 0.859        ; 0.000          ; Low Pulse Width  ; button_p5 ; Fall       ; dice|delay4|auto_generated|counter_reg_bit[0]|clk                             ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7'                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die1|MC_1|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die1|MC_1|inst7|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die1|MC_1|inst7|q                                   ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die1|MC_1|inst8|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8'                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ;
; 0.215  ; 0.431        ; 0.216          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ;
; 0.383  ; 0.567        ; 0.184          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst10 ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die1|MC_1|inst10|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die1|MC_1|inst8|q                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die1|MC_1|inst8|q                                    ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die1|MC_1|inst10|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7'                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die2|MC_1|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die2|MC_1|inst7|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die2|MC_1|inst7|q                                   ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die2|MC_1|inst8|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8'                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ;
; 0.216  ; 0.432        ; 0.216          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ;
; 0.382  ; 0.566        ; 0.184          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst10 ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die2|MC_1|inst10|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die2|MC_1|inst8|q                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die2|MC_1|inst8|q                                    ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die2|MC_1|inst10|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7'                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die3|MC_1|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die3|MC_1|inst7|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die3|MC_1|inst7|q                                   ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die3|MC_1|inst8|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8'                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ;
; 0.377  ; 0.561        ; 0.184          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst10 ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die3|MC_1|inst10|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die3|MC_1|inst8|q                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die3|MC_1|inst8|q                                    ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die3|MC_1|inst10|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7'                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die4|MC_1|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die4|MC_1|inst7|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die4|MC_1|inst7|q                                   ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; Rise       ; dice|die4|MC_1|inst8|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8'                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ;
; 0.378  ; 0.562        ; 0.184          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst10 ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die4|MC_1|inst10|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die4|MC_1|inst8|q                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die4|MC_1|inst8|q                                    ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; Rise       ; dice|die4|MC_1|inst10|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]'                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                         ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; 0.191  ; 0.375        ; 0.184          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; 0.366  ; 0.582        ; 0.216          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die1|MC_1|inst7|clk                                 ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita3~0|combout  ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita0|cout       ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita1|cin        ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita1|cout       ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita2|cin        ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita2|cout       ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita3|cin        ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita3|cout       ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita3~0|cin      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita0|dataa      ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita0|cout       ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita1|cin        ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita1|cout       ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita2|cin        ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita2|cout       ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita3|cin        ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita3|cout       ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay1|auto_generated|counter_comb_bita3~0|cin      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_reg_bit[0]|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_reg_bit[0]|q          ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita3~0|combout  ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay1|auto_generated|counter_comb_bita0|dataa      ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die1|MC_1|inst7|clk                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]'                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                         ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die2|MC_1|inst7|clk                                 ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita0|cout       ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita1|cin        ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita1|cout       ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita2|cin        ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita2|cout       ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita3|cin        ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita3|cout       ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita4|cin        ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita4|cout       ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita4~0|cin      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita0|dataa      ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita4~0|combout  ;
; 0.458  ; 0.458        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita4~0|combout  ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita0|cout       ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita1|cin        ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita1|cout       ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita2|cin        ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita2|cout       ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita3|cin        ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita3|cout       ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay2|auto_generated|counter_comb_bita4|cin        ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita4|cout       ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita4~0|cin      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_reg_bit[0]|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_reg_bit[0]|q          ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die2|MC_1|inst7|clk                                 ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay2|auto_generated|counter_comb_bita0|dataa      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]'                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                         ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die3|MC_1|inst7|clk                                 ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita5~0|combout  ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita0|cout       ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita1|cin        ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita1|cout       ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita2|cin        ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita2|cout       ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita3|cin        ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita3|cout       ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita4|cin        ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita4|cout       ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita5|cin        ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita5|cout       ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita5~0|cin      ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita0|dataa      ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita0|cout       ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita1|cin        ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita1|cout       ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita2|cin        ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita2|cout       ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita3|cin        ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita3|cout       ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita4|cin        ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita4|cout       ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita5|cin        ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita5|cout       ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay3|auto_generated|counter_comb_bita5~0|cin      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_reg_bit[0]|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_reg_bit[0]|q          ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita5~0|combout  ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay3|auto_generated|counter_comb_bita0|dataa      ;
; 0.595  ; 0.595        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die3|MC_1|inst7|clk                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]'                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                         ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die4|MC_1|inst7|clk                                 ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita0|cout       ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita1|cin        ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita1|cout       ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita2|cin        ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita2|cout       ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita3|cin        ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita3|cout       ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita4|cin        ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita4|cout       ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita5|cin        ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita5|cout       ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita6|cin        ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita6|cout       ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita6~0|cin      ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita0|dataa      ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita6~0|combout  ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita6~0|combout  ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita0|cout       ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita1|cin        ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita1|cout       ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita2|cin        ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita2|cout       ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita3|cin        ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita3|cout       ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita4|cin        ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita4|cout       ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita5|cin        ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita5|cout       ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Fall       ; dice|delay4|auto_generated|counter_comb_bita6|cin        ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita6|cout       ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita6~0|cin      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_reg_bit[0]|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_reg_bit[0]|q          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|die4|MC_1|inst7|clk                                 ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; Rise       ; dice|delay4|auto_generated|counter_comb_bita0|dataa      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                         ;
+------------+----------------------------------------------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port  ; Clock Port                                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+------------+----------------------------------------------------------+-------+-------+------------+----------------------------------------------------------+
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.367 ; 4.912 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;       ; 3.505 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;       ; 4.828 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;       ; 3.255 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;       ; 3.456 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;       ; 4.040 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;       ; 4.912 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.367 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.700 ; 3.908 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.968 ; 4.194 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 4.805 ; 5.113 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 4.637 ; 3.601 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.390 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 4.576 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.138 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.318 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.802 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 4.637 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;       ; 3.601 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.805 ; 4.011 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 4.074 ; 4.273 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 4.910 ; 5.216 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.358 ; 3.536 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;       ; 3.536 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.297 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 2.859 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;       ; 3.487 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.523 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.358 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.456 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.545 ; 3.743 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.813 ; 4.029 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.650 ; 4.948 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 5.476 ; 5.753 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.071 ; 4.308 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 5.415 ; 5.669 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.977 ; 4.096 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.999 ; 4.259 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.641 ; 4.881 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 5.476 ; 5.753 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.377 ; 4.675 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.461 ; 4.599 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.818 ; 5.006 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 5.425 ; 5.622 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 4.091 ; 3.798 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;       ; 3.739 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;       ; 2.864 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;       ; 2.603 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;       ; 3.590 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;       ; 3.092 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;       ; 3.798 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 4.091 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.287 ; 3.450 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.995 ; 4.267 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 4.686 ; 4.722 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.602 ; 4.406 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.602 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 2.704 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 2.464 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.469 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 2.903 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.596 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;       ; 4.406 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.339 ; 3.520 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 4.068 ; 4.313 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 4.732 ; 4.795 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 4.027 ; 3.412 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;       ; 3.412 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 2.929 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 2.689 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;       ; 3.263 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.128 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.821 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 4.027 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.329 ; 3.536 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.959 ; 4.262 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 4.681 ; 4.686 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 4.764 ; 5.075 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 4.140 ; 4.432 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.745 ; 3.829 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.505 ; 3.568 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 4.007 ; 4.283 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.944 ; 4.057 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 4.637 ; 4.763 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 4.764 ; 5.075 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.891 ; 4.061 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 4.502 ; 4.700 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 5.119 ; 5.229 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.207 ; 3.662 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;       ; 3.482 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;       ; 3.538 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;       ; 3.555 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;       ; 3.662 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;       ; 3.370 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;       ; 3.550 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.207 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.373 ; 3.517 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 4.165 ; 4.424 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 4.843 ; 4.892 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.538 ; 3.411 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.383 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.470 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.479 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.538 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.317 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.483 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;       ; 3.411 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.450 ; 3.612 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 4.241 ; 4.518 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 4.937 ; 4.968 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.334 ; 3.258 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;       ; 3.078 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 2.873 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 2.882 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;       ; 3.258 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 2.720 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 2.886 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.334 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.435 ; 3.623 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 4.275 ; 4.537 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 4.956 ; 5.002 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 4.093 ; 4.343 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.768 ; 4.013 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.820 ; 3.928 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.829 ; 3.945 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.923 ; 4.193 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.667 ; 3.760 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.833 ; 3.940 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 4.093 ; 4.343 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.819 ; 3.964 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 4.589 ; 4.810 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.229 ; 5.316 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.189 ; 5.380 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;       ; 4.682 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;       ; 3.342 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;       ; 5.380 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;       ; 4.353 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;       ; 4.113 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;       ; 4.113 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.189 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.691 ; 3.898 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.956 ; 4.160 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 4.796 ; 5.103 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 5.114 ; 3.419 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 4.416 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.260 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 5.114 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 4.153 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.941 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.941 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;       ; 3.419 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.789 ; 4.000 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 4.058 ; 4.263 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 4.894 ; 5.205 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 5.106 ; 4.731 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;       ; 4.731 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 3.252 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 5.106 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;       ; 4.402 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 3.933 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 3.933 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 3.085 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 3.533 ; 3.727 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 3.845 ; 4.054 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.638 ; 4.932 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 6.359 ; 6.573 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 5.528 ; 5.969 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.505 ; 4.535 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 6.359 ; 6.573 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 5.265 ; 5.640 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 5.186 ; 5.306 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 5.186 ; 5.306 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.361 ; 4.654 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.102 ; 4.275 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.475 ; 4.677 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 5.207 ; 5.480 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
+------------+----------------------------------------------------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                 ;
+------------+----------------------------------------------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port  ; Clock Port                                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+------------+----------------------------------------------------------+-------+-------+------------+----------------------------------------------------------+
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.240 ; 3.144 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;       ; 3.386 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;       ; 4.693 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;       ; 3.144 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;       ; 3.339 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;       ; 3.898 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;       ; 4.774 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.240 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.303 ; 3.463 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.413 ; 3.470 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 4.074 ; 4.204 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.031 ; 3.464 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.274 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 4.448 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.031 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.205 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.669 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 4.508 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;       ; 3.464 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.420 ; 3.552 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.502 ; 3.587 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 4.187 ; 4.321 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 2.752 ; 3.328 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;       ; 3.375 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.169 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 2.752 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;       ; 3.328 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.390 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.229 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.337 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.186 ; 3.330 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.280 ; 3.353 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.957 ; 4.087 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.188 ; 2.933 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.257 ; 4.149 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 5.205 ; 4.482 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.788 ; 2.933 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.188 ; 4.102 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.426 ; 3.687 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 5.265 ; 4.563 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.207 ; 3.602 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.264 ; 3.401 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.351 ; 3.431 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.035 ; 4.165 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.984 ; 2.507 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;       ; 3.610 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;       ; 2.758 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;       ; 2.507 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;       ; 3.470 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;       ; 2.977 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;       ; 3.691 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.984 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.173 ; 3.330 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.259 ; 3.337 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.895 ; 4.074 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 2.377 ; 4.288 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.477 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 2.607 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 2.377 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.352 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 2.799 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.498 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;       ; 4.288 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.222 ; 3.399 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.328 ; 3.386 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.981 ; 4.123 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 2.575 ; 3.142 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;       ; 3.282 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 2.805 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 2.575 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;       ; 3.142 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 2.997 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.696 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.922 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.208 ; 3.406 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.335 ; 3.372 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.877 ; 4.109 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 2.939 ; 2.773 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.064 ; 4.255 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.576 ; 3.024 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.346 ; 2.773 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 2.939 ; 4.115 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.768 ; 3.243 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 4.467 ; 3.957 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 4.617 ; 4.216 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.300 ; 3.426 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.355 ; 3.464 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.918 ; 4.181 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.090 ; 3.246 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;       ; 3.365 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;       ; 3.407 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;       ; 3.424 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;       ; 3.538 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;       ; 3.246 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;       ; 3.418 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.090 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.254 ; 3.393 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.343 ; 3.421 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 4.025 ; 4.155 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.185 ; 3.285 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.270 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.332 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.341 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.419 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.185 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.345 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;       ; 3.285 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.327 ; 3.486 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.436 ; 3.494 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 4.098 ; 4.228 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 2.622 ; 2.978 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;       ; 2.978 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 2.769 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 2.778 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;       ; 3.151 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 2.622 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 2.782 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.218 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.310 ; 3.490 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.440 ; 3.477 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 4.081 ; 4.211 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 2.852 ; 2.776 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 2.852 ; 3.850 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.681 ; 2.937 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.690 ; 2.954 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.001 ; 4.023 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.534 ; 2.776 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.694 ; 2.948 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.944 ; 3.459 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.430 ; 3.538 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.488 ; 3.597 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 4.173 ; 4.331 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.079 ; 3.229 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;       ; 4.518 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;       ; 3.229 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;       ; 5.223 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;       ; 4.198 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;       ; 3.969 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;       ; 3.969 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.079 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.494 ; 3.669 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.627 ; 3.775 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 4.062 ; 4.310 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.148 ; 3.302 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 4.262 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.148 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 4.965 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 4.004 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.802 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.802 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;       ; 3.302 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.590 ; 3.764 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.711 ; 3.871 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 4.146 ; 4.387 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 2.968 ; 4.243 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;       ; 4.563 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 3.141 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.958 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;       ; 4.243 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 3.795 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 3.795 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 2.968 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 3.371 ; 3.534 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 3.569 ; 3.652 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.085 ; 4.272 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.038 ; 3.144 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.296 ; 5.732 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.295 ; 3.336 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 6.112 ; 5.330 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.038 ; 5.412 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.949 ; 4.076 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.949 ; 4.076 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.191 ; 3.144 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 3.444 ; 3.626 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 3.642 ; 3.725 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.199 ; 4.345 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
+------------+----------------------------------------------------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                           ;
+--------------------------------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                                                          ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                                                               ; -1.042  ; -2.627  ; -2.135   ; -1.582  ; -3.000              ;
;  button_p5                                                                     ; -1.042  ; -2.627  ; N/A      ; N/A     ; -3.000              ;
;  lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; -0.058  ; 0.080   ; -2.135   ; 0.183   ; -1.285              ;
;  lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; 0.210   ; 0.206   ; -1.338   ; 0.017   ; -1.285              ;
;  lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; -0.062  ; 0.082   ; -2.011   ; 0.180   ; -1.285              ;
;  lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; 0.210   ; 0.206   ; -1.373   ; 0.103   ; -1.285              ;
;  lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; 0.024   ; 0.042   ; -1.908   ; 0.183   ; -1.285              ;
;  lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; 0.210   ; 0.206   ; -1.306   ; 0.125   ; -1.285              ;
;  lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; 0.115   ; 0.006   ; -1.577   ; 0.180   ; -1.285              ;
;  lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; 0.210   ; 0.206   ; -0.972   ; 0.135   ; -1.285              ;
;  lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.170   ; -0.450  ; -0.712   ; -1.379  ; -1.285              ;
;  lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.081   ; -0.394  ; -0.495   ; -1.543  ; -1.285              ;
;  lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.041   ; -0.287  ; -0.290   ; -1.582  ; -1.285              ;
;  lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.174   ; -0.550  ; -0.380   ; -1.240  ; -1.285              ;
; Design-wide TNS                                                                ; -15.778 ; -42.492 ; -14.497  ; -5.744  ; -46.69              ;
;  button_p5                                                                     ; -15.658 ; -40.811 ; N/A      ; N/A     ; -31.270             ;
;  lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; -0.058  ; 0.000   ; -2.135   ; 0.000   ; -1.285              ;
;  lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; 0.000   ; 0.000   ; -1.338   ; 0.000   ; -1.285              ;
;  lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; -0.062  ; 0.000   ; -2.011   ; 0.000   ; -1.285              ;
;  lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; 0.000   ; 0.000   ; -1.373   ; 0.000   ; -1.285              ;
;  lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; 0.000   ; 0.000   ; -1.908   ; 0.000   ; -1.285              ;
;  lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; 0.000   ; 0.000   ; -1.306   ; 0.000   ; -1.285              ;
;  lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; 0.000   ; 0.000   ; -1.577   ; 0.000   ; -1.285              ;
;  lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; 0.000   ; 0.000   ; -0.972   ; 0.000   ; -1.285              ;
;  lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 0.000   ; -0.450  ; -0.712   ; -1.379  ; -1.285              ;
;  lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 0.000   ; -0.394  ; -0.495   ; -1.543  ; -1.285              ;
;  lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 0.000   ; -0.287  ; -0.290   ; -1.582  ; -1.285              ;
;  lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 0.000   ; -0.550  ; -0.380   ; -1.240  ; -1.285              ;
+--------------------------------------------------------------------------------+---------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                           ;
+------------+----------------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port  ; Clock Port                                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+------------+----------------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.515  ; 8.701  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 6.452  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 8.542  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 6.019  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 6.389  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 7.428  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 8.701  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.515  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 7.407  ; 7.478  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 8.080  ; 8.062  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 9.757  ; 9.726  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 8.504  ; 6.501  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.540  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 8.342  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 5.983  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 6.381  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 7.286  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 8.504  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;        ; 6.501  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 7.446  ; 7.503  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 8.115  ; 8.031  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 9.796  ; 9.751  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.978  ; 6.500  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;        ; 6.500  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.816  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 5.457  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;        ; 6.437  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 6.760  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.978  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 6.730  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.060  ; 7.083  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.734  ; 7.666  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 9.410  ; 9.331  ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 10.169 ; 10.349 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.961  ; 7.967  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 10.007 ; 10.190 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.648  ; 7.667  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 7.802  ; 7.904  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 8.951  ; 9.076  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 10.169 ; 10.349 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 8.569  ; 8.629  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 8.686  ; 8.651  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 9.518  ; 9.486  ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 10.645 ; 10.518 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 7.533  ; 6.899  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 6.899  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 5.177  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 4.701  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 6.594  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 5.555  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 6.573  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 7.533  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.539  ; 6.483  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 8.152  ; 8.194  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 9.260  ; 9.124  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.942  ; 7.698  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.942  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 5.187  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 4.666  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.665  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 5.561  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.481  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;        ; 7.698  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 6.575  ; 6.556  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 8.215  ; 8.190  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 9.256  ; 9.187  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.396  ; 6.180  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;        ; 6.180  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 5.693  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 5.172  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;        ; 5.875  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.067  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.987  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.396  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.613  ; 6.649  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 8.068  ; 8.156  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 9.222  ; 9.040  ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 8.849  ; 9.043  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 8.127  ; 8.204  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.246  ; 7.149  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 6.725  ; 6.673  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.850  ; 7.899  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.620  ; 7.527  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 8.540  ; 8.545  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 8.849  ; 9.043  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 7.642  ; 7.631  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 8.992  ; 8.944  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 10.010 ; 9.964  ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.186  ; 6.770  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 6.443  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 6.563  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 6.600  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 6.770  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 6.278  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 6.585  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.186  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.710  ; 6.639  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 8.509  ; 8.505  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 9.571  ; 9.481  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.814  ; 6.082  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.490  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.630  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.657  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.814  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.327  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.654  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;        ; 6.082  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 6.726  ; 6.692  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 8.524  ; 8.557  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 9.623  ; 9.496  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.464  ; 5.876  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;        ; 5.549  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.515  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.542  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;        ; 5.876  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.212  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 5.539  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.464  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 6.857  ; 6.878  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 8.711  ; 8.708  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 9.774  ; 9.683  ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 8.013  ; 7.926  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.368  ; 7.401  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.373  ; 7.299  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.400  ; 7.336  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.692  ; 7.728  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.070  ; 7.014  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.397  ; 7.321  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 8.013  ; 7.926  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 7.410  ; 7.415  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 9.128  ; 9.114  ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 10.180 ; 10.100 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 6.240  ; 9.368  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 8.400  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 6.120  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 9.368  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 7.876  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 7.390  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 7.390  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 6.240  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.382  ; 7.451  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.947  ; 7.996  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 9.732  ; 9.699  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 9.506  ; 6.217  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 8.601  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 6.364  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 9.506  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 8.123  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.599  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.599  ;        ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;        ; 6.217  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.416  ; 7.474  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 7.981  ; 8.019  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 9.766  ; 9.722  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 9.559  ; 8.507  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;        ; 8.507  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 6.417  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 9.559  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;        ; 7.983  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.652  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.652  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 5.989  ;        ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.040  ; 7.061  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 7.778  ; 7.763  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 9.390  ; 9.309  ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 11.901 ; 11.795 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 10.921 ; 10.837 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 8.759  ; 8.547  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 11.901 ; 11.795 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 10.443 ; 10.313 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 9.994  ; 9.817  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 9.994  ; 9.817  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 8.615  ; 8.608  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 8.005  ; 8.008  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 8.878  ; 8.851  ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 10.355 ; 10.256 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
+------------+----------------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                 ;
+------------+----------------------------------------------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port  ; Clock Port                                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+------------+----------------------------------------------------------+-------+-------+------------+----------------------------------------------------------+
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.240 ; 3.144 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;       ; 3.386 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;       ; 4.693 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;       ; 3.144 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;       ; 3.339 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;       ; 3.898 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;       ; 4.774 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.240 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.303 ; 3.463 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.413 ; 3.470 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 4.074 ; 4.204 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.031 ; 3.464 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.274 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 4.448 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.031 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.205 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.669 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 4.508 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;       ; 3.464 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.420 ; 3.552 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 3.502 ; 3.587 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; 4.187 ; 4.321 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 2.752 ; 3.328 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;       ; 3.375 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.169 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 2.752 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;       ; 3.328 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.390 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.229 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.337 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.186 ; 3.330 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.280 ; 3.353 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.957 ; 4.087 ; Rise       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; disp1[*]   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.188 ; 2.933 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[0]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.257 ; 4.149 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[1]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 5.205 ; 4.482 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[2]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.788 ; 2.933 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[3]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.188 ; 4.102 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[4]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.426 ; 3.687 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[5]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 5.265 ; 4.563 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
;  disp1[6]  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.207 ; 3.602 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.264 ; 3.401 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 3.351 ; 3.431 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; 4.035 ; 4.165 ; Fall       ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.984 ; 2.507 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;       ; 3.610 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;       ; 2.758 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;       ; 2.507 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;       ; 3.470 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;       ; 2.977 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;       ; 3.691 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.984 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.173 ; 3.330 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.259 ; 3.337 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.895 ; 4.074 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 2.377 ; 4.288 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.477 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 2.607 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 2.377 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.352 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 2.799 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.498 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;       ; 4.288 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.222 ; 3.399 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.328 ; 3.386 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; 3.981 ; 4.123 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 2.575 ; 3.142 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;       ; 3.282 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 2.805 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 2.575 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;       ; 3.142 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 2.997 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.696 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.922 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.208 ; 3.406 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.335 ; 3.372 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.877 ; 4.109 ; Rise       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; disp2[*]   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 2.939 ; 2.773 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[0]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.064 ; 4.255 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[1]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.576 ; 3.024 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[2]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.346 ; 2.773 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[3]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 2.939 ; 4.115 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[4]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.768 ; 3.243 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[5]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 4.467 ; 3.957 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
;  disp2[6]  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 4.617 ; 4.216 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.300 ; 3.426 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.355 ; 3.464 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; 3.918 ; 4.181 ; Fall       ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.090 ; 3.246 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;       ; 3.365 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;       ; 3.407 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;       ; 3.424 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;       ; 3.538 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;       ; 3.246 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;       ; 3.418 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.090 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.254 ; 3.393 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.343 ; 3.421 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 4.025 ; 4.155 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.185 ; 3.285 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.270 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.332 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.341 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.419 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.185 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.345 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;       ; 3.285 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.327 ; 3.486 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 3.436 ; 3.494 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; 4.098 ; 4.228 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 2.622 ; 2.978 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;       ; 2.978 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 2.769 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 2.778 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;       ; 3.151 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 2.622 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 2.782 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.218 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.310 ; 3.490 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.440 ; 3.477 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 4.081 ; 4.211 ; Rise       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; disp3[*]   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 2.852 ; 2.776 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[0]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 2.852 ; 3.850 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[1]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.681 ; 2.937 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[2]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.690 ; 2.954 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[3]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.001 ; 4.023 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[4]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.534 ; 2.776 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[5]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.694 ; 2.948 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
;  disp3[6]  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.944 ; 3.459 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.430 ; 3.538 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 3.488 ; 3.597 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; 4.173 ; 4.331 ; Fall       ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.079 ; 3.229 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;       ; 4.518 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;       ; 3.229 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;       ; 5.223 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;       ; 4.198 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;       ; 3.969 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;       ; 3.969 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.079 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.494 ; 3.669 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.627 ; 3.775 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 4.062 ; 4.310 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.148 ; 3.302 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 4.262 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.148 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 4.965 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 4.004 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.802 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.802 ;       ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;       ; 3.302 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.590 ; 3.764 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 3.711 ; 3.871 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; 4.146 ; 4.387 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 2.968 ; 4.243 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;       ; 4.563 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 3.141 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.958 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;       ; 4.243 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 3.795 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 3.795 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 2.968 ;       ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 3.371 ; 3.534 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 3.569 ; 3.652 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.085 ; 4.272 ; Rise       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; disp4[*]   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.038 ; 3.144 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[0]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.296 ; 5.732 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[1]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.295 ; 3.336 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[2]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 6.112 ; 5.330 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[3]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.038 ; 5.412 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[4]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.949 ; 4.076 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[5]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.949 ; 4.076 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
;  disp4[6]  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.191 ; 3.144 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; four_kind  ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 3.444 ; 3.626 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; three_kind ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 3.642 ; 3.725 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
; two_pair   ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; 4.199 ; 4.345 ; Fall       ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ;
+------------+----------------------------------------------------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; disp1[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp1[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp1[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp1[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp1[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp1[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp1[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp2[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp2[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp2[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp2[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp2[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp2[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp2[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp3[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp3[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp3[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp3[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp3[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp3[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp3[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp4[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp4[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp4[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp4[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp4[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp4[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp4[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; two_pair      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; three_kind    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; four_kind     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button_p5               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; disp1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; disp1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; disp1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; disp1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; disp1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; disp1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; disp1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; disp2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; disp2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; disp2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; disp2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; disp2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; disp2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; disp2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; disp3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; disp3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; disp3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; disp3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; disp3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; disp3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; disp3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; disp4[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; disp4[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; disp4[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; disp4[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; disp4[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; disp4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; disp4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; two_pair      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; three_kind    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; four_kind     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; disp1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; disp1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; disp1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; disp1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; disp1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; disp1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; disp1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; disp2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; disp2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; disp2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; disp2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; disp2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; disp2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; disp2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; disp3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; disp3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; disp3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; disp3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; disp3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; disp3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; disp3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; disp4[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; disp4[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; disp4[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; disp4[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; disp4[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; disp4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; disp4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; two_pair      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; three_kind    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; four_kind     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; disp1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; disp1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; disp1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; disp1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; disp1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; disp1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; disp1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; disp2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; disp2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; disp2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; disp2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; disp2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; disp2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; disp2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; disp3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; disp3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; disp3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; disp3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; disp3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; disp3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; disp3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; disp4[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; disp4[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; disp4[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; disp4[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; disp4[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; disp4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; disp4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; two_pair      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; three_kind    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; four_kind     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; button_p5                                                                     ; button_p5                                                                     ; 0        ; 0        ; 0        ; 52       ;
; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5                                                                     ; 0        ; 0        ; 4        ; 4        ;
; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5                                                                     ; 0        ; 0        ; 5        ; 5        ;
; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5                                                                     ; 0        ; 0        ; 6        ; 6        ;
; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5                                                                     ; 0        ; 0        ; 7        ; 7        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 0        ; 1        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 0        ; 1        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 0        ; 1        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 0        ; 1        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; button_p5                                                                     ; button_p5                                                                     ; 0        ; 0        ; 0        ; 52       ;
; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; button_p5                                                                     ; 0        ; 0        ; 4        ; 4        ;
; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; button_p5                                                                     ; 0        ; 0        ; 5        ; 5        ;
; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; button_p5                                                                     ; 0        ; 0        ; 6        ; 6        ;
; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; button_p5                                                                     ; 0        ; 0        ; 7        ; 7        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 0        ; 1        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 0        ; 1        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 0        ; 1        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 0        ; 1        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                   ;
+----------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; 1        ; 2        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 1        ; 1        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 1        ; 2        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; 1        ; 2        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 1        ; 1        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 1        ; 2        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; 1        ; 2        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 1        ; 1        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 1        ; 2        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; 1        ; 2        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 1        ; 1        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 1        ; 2        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 1        ; 2        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 1        ; 2        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 1        ; 2        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 1        ; 2        ; 0        ; 0        ;
+----------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                    ;
+----------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7                      ; 1        ; 2        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 1        ; 1        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 1        ; 2        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7                      ; 1        ; 2        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 1        ; 1        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 1        ; 2        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7                      ; 1        ; 2        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 1        ; 1        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 1        ; 2        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7                      ; 1        ; 2        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 1        ; 1        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8                      ; 0        ; 0        ; 1        ; 2        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] ; 1        ; 2        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] ; 1        ; 2        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] ; 1        ; 2        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 ; lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] ; 1        ; 2        ; 0        ; 0        ;
+----------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 31    ; 31   ;
; Unconstrained Output Port Paths ; 120   ; 120  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Nov 06 16:22:20 2025
Info: Command: quartus_sta lab5 -c lab5
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name button_p5 button_p5
    Info (332105): create_clock -period 1.000 -name lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0]
    Info (332105): create_clock -period 1.000 -name lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8
    Info (332105): create_clock -period 1.000 -name lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7
    Info (332105): create_clock -period 1.000 -name lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0]
    Info (332105): create_clock -period 1.000 -name lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8
    Info (332105): create_clock -period 1.000 -name lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7
    Info (332105): create_clock -period 1.000 -name lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0]
    Info (332105): create_clock -period 1.000 -name lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8
    Info (332105): create_clock -period 1.000 -name lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7
    Info (332105): create_clock -period 1.000 -name lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0]
    Info (332105): create_clock -period 1.000 -name lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8
    Info (332105): create_clock -period 1.000 -name lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: dice|delay1|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: dice|delay1|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: dice|delay1|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: dice|delay1|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: dice|delay2|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: dice|delay2|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: dice|delay2|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: dice|delay2|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: dice|delay2|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: dice|delay3|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: dice|delay3|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: dice|delay3|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: dice|delay3|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: dice|delay3|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: dice|delay3|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: dice|delay4|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: dice|delay4|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: dice|delay4|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: dice|delay4|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: dice|delay4|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: dice|delay4|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: dice|delay4|auto_generated|counter_comb_bita6  from: cin  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.042
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.042             -15.658 button_p5 
    Info (332119):    -0.062              -0.062 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 
    Info (332119):    -0.058              -0.058 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 
    Info (332119):     0.024               0.000 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 
    Info (332119):     0.041               0.000 lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.081               0.000 lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.115               0.000 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 
    Info (332119):     0.170               0.000 lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.174               0.000 lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.210               0.000 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 
    Info (332119):     0.210               0.000 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 
    Info (332119):     0.210               0.000 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 
    Info (332119):     0.210               0.000 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 
Info (332146): Worst-case hold slack is -2.627
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.627             -40.811 button_p5 
    Info (332119):    -0.550              -0.550 lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.450              -0.450 lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.394              -0.394 lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.287              -0.287 lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.036               0.000 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 
    Info (332119):     0.105               0.000 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 
    Info (332119):     0.201               0.000 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 
    Info (332119):     0.205               0.000 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 
    Info (332119):     0.445               0.000 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 
    Info (332119):     0.445               0.000 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 
    Info (332119):     0.445               0.000 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 
    Info (332119):     0.445               0.000 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 
Info (332146): Worst-case recovery slack is -2.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.135              -2.135 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 
    Info (332119):    -2.011              -2.011 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 
    Info (332119):    -1.908              -1.908 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 
    Info (332119):    -1.577              -1.577 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 
    Info (332119):    -1.373              -1.373 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 
    Info (332119):    -1.338              -1.338 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 
    Info (332119):    -1.306              -1.306 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 
    Info (332119):    -0.972              -0.972 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 
    Info (332119):    -0.712              -0.712 lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.495              -0.495 lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.380              -0.380 lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.290              -0.290 lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case removal slack is -1.582
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.582              -1.582 lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.543              -1.543 lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.379              -1.379 lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.240              -1.240 lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.126               0.000 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 
    Info (332119):     0.283               0.000 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 
    Info (332119):     0.301               0.000 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 
    Info (332119):     0.324               0.000 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 
    Info (332119):     0.352               0.000 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 
    Info (332119):     0.353               0.000 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 
    Info (332119):     0.355               0.000 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 
    Info (332119):     0.356               0.000 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -31.270 button_p5 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: dice|delay1|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: dice|delay1|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: dice|delay1|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: dice|delay1|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: dice|delay2|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: dice|delay2|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: dice|delay2|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: dice|delay2|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: dice|delay2|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: dice|delay3|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: dice|delay3|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: dice|delay3|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: dice|delay3|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: dice|delay3|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: dice|delay3|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: dice|delay4|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: dice|delay4|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: dice|delay4|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: dice|delay4|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: dice|delay4|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: dice|delay4|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: dice|delay4|auto_generated|counter_comb_bita6  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.825
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.825             -12.230 button_p5 
    Info (332119):    -0.022              -0.022 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 
    Info (332119):    -0.021              -0.021 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 
    Info (332119):     0.060               0.000 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 
    Info (332119):     0.074               0.000 lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.114               0.000 lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.163               0.000 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 
    Info (332119):     0.206               0.000 lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.221               0.000 lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.297               0.000 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 
    Info (332119):     0.297               0.000 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 
    Info (332119):     0.297               0.000 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 
    Info (332119):     0.297               0.000 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 
Info (332146): Worst-case hold slack is -2.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.445             -37.954 button_p5 
    Info (332119):    -0.493              -0.493 lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.417              -0.417 lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.369              -0.369 lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.260              -0.260 lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.023               0.000 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 
    Info (332119):     0.089               0.000 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 
    Info (332119):     0.178               0.000 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 
    Info (332119):     0.181               0.000 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 
    Info (332119):     0.398               0.000 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 
    Info (332119):     0.398               0.000 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 
    Info (332119):     0.398               0.000 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 
    Info (332119):     0.398               0.000 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 
Info (332146): Worst-case recovery slack is -1.854
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.854              -1.854 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 
    Info (332119):    -1.745              -1.745 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 
    Info (332119):    -1.653              -1.653 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 
    Info (332119):    -1.340              -1.340 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 
    Info (332119):    -1.135              -1.135 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 
    Info (332119):    -1.100              -1.100 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 
    Info (332119):    -1.069              -1.069 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 
    Info (332119):    -0.781              -0.781 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 
    Info (332119):    -0.535              -0.535 lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.347              -0.347 lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.253              -0.253 lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.170              -0.170 lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case removal slack is -1.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.451              -1.451 lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.426              -1.426 lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.279              -1.279 lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.131              -1.131 lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.141               0.000 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 
    Info (332119):     0.274               0.000 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 
    Info (332119):     0.282               0.000 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 
    Info (332119):     0.307               0.000 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 
    Info (332119):     0.311               0.000 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 
    Info (332119):     0.313               0.000 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 
    Info (332119):     0.314               0.000 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 
    Info (332119):     0.316               0.000 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -31.270 button_p5 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.285              -1.285 lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: dice|delay1|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: dice|delay1|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: dice|delay1|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: dice|delay1|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: dice|delay2|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: dice|delay2|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: dice|delay2|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: dice|delay2|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: dice|delay2|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: dice|delay3|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: dice|delay3|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: dice|delay3|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: dice|delay3|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: dice|delay3|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: dice|delay3|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: dice|delay4|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: dice|delay4|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: dice|delay4|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: dice|delay4|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: dice|delay4|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: dice|delay4|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: dice|delay4|auto_generated|counter_comb_bita6  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.007
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.007               0.000 button_p5 
    Info (332119):     0.273               0.000 lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.275               0.000 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 
    Info (332119):     0.277               0.000 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 
    Info (332119):     0.299               0.000 lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.307               0.000 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 
    Info (332119):     0.314               0.000 lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.337               0.000 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 
    Info (332119):     0.339               0.000 lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.624               0.000 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 
    Info (332119):     0.624               0.000 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 
    Info (332119):     0.624               0.000 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 
    Info (332119):     0.624               0.000 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -1.642
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.642             -28.504 button_p5 
    Info (332119):    -0.211              -0.211 lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.204              -0.204 lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.141              -0.141 lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.105              -0.105 lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.006               0.000 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 
    Info (332119):     0.042               0.000 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 
    Info (332119):     0.080               0.000 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 
    Info (332119):     0.082               0.000 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 
    Info (332119):     0.206               0.000 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 
    Info (332119):     0.206               0.000 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 
    Info (332119):     0.206               0.000 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 
    Info (332119):     0.206               0.000 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 
Info (332146): Worst-case recovery slack is -0.831
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.831              -0.831 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 
    Info (332119):    -0.764              -0.764 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 
    Info (332119):    -0.708              -0.708 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 
    Info (332119):    -0.553              -0.553 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 
    Info (332119):    -0.179              -0.179 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 
    Info (332119):    -0.176              -0.176 lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.157              -0.157 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 
    Info (332119):    -0.140              -0.140 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 
    Info (332119):    -0.060              -0.060 lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.009               0.000 lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.036               0.000 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 
    Info (332119):     0.054               0.000 lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case removal slack is -0.729
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.729              -0.729 lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.696              -0.696 lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.619              -0.619 lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.559              -0.559 lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.017               0.000 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 
    Info (332119):     0.103               0.000 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 
    Info (332119):     0.125               0.000 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 
    Info (332119):     0.135               0.000 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 
    Info (332119):     0.180               0.000 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 
    Info (332119):     0.180               0.000 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 
    Info (332119):     0.183               0.000 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 
    Info (332119):     0.183               0.000 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -27.923 button_p5 
    Info (332119):    -1.000              -1.000 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst7 
    Info (332119):    -1.000              -1.000 lab5_part4:dice|lab5_part3:die1|mod_6_counter:MC_1|inst8 
    Info (332119):    -1.000              -1.000 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst7 
    Info (332119):    -1.000              -1.000 lab5_part4:dice|lab5_part3:die2|mod_6_counter:MC_1|inst8 
    Info (332119):    -1.000              -1.000 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst7 
    Info (332119):    -1.000              -1.000 lab5_part4:dice|lab5_part3:die3|mod_6_counter:MC_1|inst8 
    Info (332119):    -1.000              -1.000 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst7 
    Info (332119):    -1.000              -1.000 lab5_part4:dice|lab5_part3:die4|mod_6_counter:MC_1|inst8 
    Info (332119):    -1.000              -1.000 lab5_part4:dice|lpm_counter:delay1|cntr_eai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000              -1.000 lab5_part4:dice|lpm_counter:delay2|cntr_fai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000              -1.000 lab5_part4:dice|lpm_counter:delay3|cntr_gai:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000              -1.000 lab5_part4:dice|lpm_counter:delay4|cntr_hai:auto_generated|counter_reg_bit[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4866 megabytes
    Info: Processing ended: Thu Nov 06 16:22:26 2025
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


