$date
	Tue Jan 24 14:35:02 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module decoder_3_8_tb $end
$var wire 8 ! out [7:0] $end
$var reg 1 " en $end
$var reg 3 # in [2:0] $end
$scope module uut $end
$var wire 1 " en $end
$var wire 3 $ in [2:0] $end
$var reg 8 % out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 %
b0 $
b0 #
1"
b1 !
$end
#1000
b10 !
b10 %
b1 #
b1 $
#2000
b100 !
b100 %
b10 #
b10 $
#3000
b1000 !
b1000 %
b11 #
b11 $
#4000
b10000 !
b10000 %
b100 #
b100 $
#5000
b100000 !
b100000 %
b101 #
b101 $
#6000
b1000000 !
b1000000 %
b110 #
b110 $
#7000
b10000000 !
b10000000 %
b111 #
b111 $
#8000
b0 !
b0 %
0"
#9000
