 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Fri Aug 28 07:38:32 2020
****************************************

	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : -40/25/125
****************************** P&R Summary ********************************
Date : Fri Aug 28 07:38:32 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/graduation_project3/2015103977/khu_sensor/Back_End
Library Name:      khu_sensor_pad_route
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        37696
    Number of Pins:                206053
    Number of IO Pad Cells:        211
    Number of IO Pins:             14
    Number of Nets:                39698
    Average Pins Per Net (Signal): 3.09378

Chip Utilization:
    Total Std Cell Area:           550595.23
    Total Blockage Area:           258347.23
    Total Pad Cell Area:           1750526.40
    Core Size:     width 2924.68, height 3002.40; area 8781059.23
    Pad Core Size: width 3724.76, height 3724.76; area 13873837.06
    Chip Size:     width 4000.00, height 4000.00; area 16000000.00
    Std cells utilization:         6.46% 
    Cell/Core Ratio:               6.27%
    Cell/Chip Ratio:               14.38%
    Number of Cell Rows:            834

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	ivd1_hd		STD	3461
	nid1_hd		STD	3203
	nid2_hd		STD	2212
	fd1eqd1_hd	STD	2073
	fd4qd1_hd	STD	1422
	xo2d1_hd	STD	1378
	scg2d1_hd	STD	1334
	mx2d1_hd	STD	1322
	clknd2d1_hd	STD	1263
	oa21d1_hd	STD	1190
	ao222d1_hd	STD	889
	or2d1_hd	STD	878
	ao22d1_hd	STD	826
	nr2d1_hd	STD	777
	ad2d1_hd	STD	700
	nd2d1_hd	STD	690
	nid3_hd		STD	670
	fad1_hd		STD	662
	fd2qd1_hd	STD	562
	fds2eqd1_hd	STD	549
	had1_hd		STD	540
	ivd12_hd	STD	496
	oa21d2_hd	STD	366
	ivd2_hd		STD	365
	fad2_hd		STD	340
	scg4d1_hd	STD	305
	ivd6_hd		STD	303
	nid4_hd		STD	301
	clknd2d2_hd	STD	299
	fd1eqd2_hd	STD	234
	scg5d1_hd	STD	230
	nr4d1_hd	STD	221
	ivd4_hd		STD	211
	fad4_hd		STD	207
	ivd8_hd		STD	206
	ao21d1_hd	STD	205
	nr2ad1_hd	STD	205
	nr2bd1_hd	STD	203
	ivd3_hd		STD	203
	oa21d4_hd	STD	196
	nd2d2_hd	STD	190
	scg2d2_hd	STD	189
	clknd2d4_hd	STD	179
	nr2d4_hd	STD	178
	fd1ed1_hd	STD	177
	scg6d1_hd	STD	173
	mx2id1_hd	STD	163
	oa211d1_hd	STD	161
	xo2d2_hd	STD	161
	ao222d2_hd	STD	161
	nd4d1_hd	STD	158
	nid12_hd	STD	128
	xn2d1_hd	STD	127
	nid6_hd		STD	127
	nr2d2_hd	STD	124
	scg14d1_hd	STD	119
	scg15d1_hd	STD	103
	nd3d1_hd	STD	100
	nd2d4_hd	STD	98
	xo2d4_hd	STD	97
	fd1eqd4_hd	STD	93
	nid24_hd	STD	91
	oa22d1_hd	STD	89
	ao21d4_hd	STD	89
	or2d2_hd	STD	87
	xn2d4_hd	STD	83
	nd2bd1_hd	STD	80
	xo3d1_hd	STD	76
	fd1ed4_hd	STD	75
	ao21d2_hd	STD	73
	nid8_hd		STD	73
	had2_hd		STD	68
	ad2d2_hd	STD	66
	fd4qd2_hd	STD	66
	or2d4_hd	STD	59
	nid16_hd	STD	58
	xn2d2_hd	STD	57
	nd3d6_hd	STD	57
	nd2d6_hd	STD	57
	nr2d6_hd	STD	56
	nid20_hd	STD	56
	nr3d1_hd	STD	53
	clknd2d3_hd	STD	49
	ao211d1_hd	STD	48
	fd2d1_hd	STD	42
	nr4d2_hd	STD	40
	ad2bd1_hd	STD	40
	fd3qd1_hd	STD	39
	or4d1_hd	STD	38
	clknd2d6_hd	STD	38
	ivd16_hd	STD	35
	fd3d1_hd	STD	35
	clkxo2d1_hd	STD	35
	had4_hd		STD	34
	ad2d4_hd	STD	33
	fds2eqd2_hd	STD	32
	clkxo2d2_hd	STD	30
	ao22d4_hd	STD	29
	mx2id2_hd	STD	27
	or3d1_hd	STD	25
	scg17d1_hd	STD	23
	ad3d4_hd	STD	23
	or2bd4_hd	STD	22
	scg9d1_hd	STD	21
	oa211d2_hd	STD	21
	ao22d2_hd	STD	21
	nd3d2_hd	STD	21
	clkad2d4_hd	STD	21
	nd3bd1_hd	STD	19
	scg18d1_hd	STD	19
	ad4d1_hd	STD	19
	nd2d8_hd	STD	18
	ad2bd4_hd	STD	18
	clkmx2d16_hd	STD	17
	fd2qd2_hd	STD	16
	fd1ed2_hd	STD	16
	scg13d1_hd	STD	15
	nr2bd2_hd	STD	15
	oa22ad1_hd	STD	14
	scg12d1_hd	STD	14
	nd3d4_hd	STD	14
	ad3d6_hd	STD	13
	scg9d4_hd	STD	13
	clkad2d1_hd	STD	13
	scg9d2_hd	STD	13
	scg16d1_hd	STD	12
	oa21d8_hd	STD	12
	mx2id4_hd	STD	12
	xo3d2_hd	STD	12
	scg22d1_hd	STD	11
	scg20d1_hd	STD	11
	mx2id6_hd	STD	11
	scg2d8_hd	STD	11
	xn2d8_hd	STD	10
	ad2d6_hd	STD	10
	ad2bd6_hd	STD	10
	scg10d1_hd	STD	9
	nr2bd4_hd	STD	9
	nd4d2_hd	STD	9
	nd2bd2_hd	STD	8
	ao211d2_hd	STD	8
	nr2bd6_hd	STD	8
	scg12d2_hd	STD	8
	ad2d8_hd	STD	8
	ao21d8_hd	STD	7
	or2bd2_hd	STD	7
	clkad2d3_hd	STD	7
	scg12d4_hd	STD	7
	or2bd6_hd	STD	7
	ivd20_hd	STD	7
	scg20d4_hd	STD	6
	xo2d8_hd	STD	6
	nr4d4_hd	STD	6
	scg18d4_hd	STD	6
	ad2bd2_hd	STD	5
	ad2bd8_hd	STD	5
	scg6d2_hd	STD	5
	scg14d2_hd	STD	5
	nd2bd4_hd	STD	5
	clkxo2d3_hd	STD	5
	ivd24_hd	STD	5
	mx4d1_hd	STD	4
	ad3d2_hd	STD	4
	scg3d1_hd	STD	4
	scg6d4_hd	STD	4
	scg7d1_hd	STD	4
	or2d6_hd	STD	4
	scg2d4_hd	STD	4
	fd3qd2_hd	STD	4
	nr3ad1_hd	STD	4
	scg14d4_hd	STD	4
	scg4d8_hd	STD	4
	nd3d8_hd	STD	4
	ad3d1_hd	STD	3
	nr2d8_hd	STD	3
	or2bd8_hd	STD	3
	scg1d1_hd	STD	3
	or2d8_hd	STD	3
	scg13d2_hd	STD	3
	scg8d1_hd	STD	3
	oa22d2_hd	STD	3
	scg17d2_hd	STD	3
	mx2d4_hd	STD	3
	scg15d4_hd	STD	3
	nd3bd2_hd	STD	3
	nd2bd8_hd	STD	3
	clknd2d8_hd	STD	3
	scg22d4_hd	STD	3
	scg20d2_hd	STD	2
	nr3d4_hd	STD	2
	ao22ad1_hd	STD	2
	scg21d1_hd	STD	2
	nr3d6_hd	STD	2
	scg13d4_hd	STD	2
	scg22d2_hd	STD	2
	or4d2_hd	STD	2
	xo3d4_hd	STD	2
	clkmx2d8_hd	STD	2
	mx2d2_hd	STD	2
	oa211d4_hd	STD	1
	scg11d1_hd	STD	1
	oa31d1_hd	STD	1
	clkad2d6_hd	STD	1
	ao211d4_hd	STD	1
	or3d2_hd	STD	1
	fd3d4_hd	STD	1
	scg18d2_hd	STD	1
	scg1d2_hd	STD	1
	scg16d2_hd	STD	1
	fd3d2_hd	STD	1
	clkmx2d6_hd	STD	1
	scg16d4_hd	STD	1
	ad3d8_hd	STD	1
	clkxo2d4_hd	STD	1
	ao222d4_hd	STD	1
	nd2bd6_hd	STD	1
	ao22d8_hd	STD	1
	clkmx2d12_hd	STD	1
	scg4d4_hd	STD	1
	scg4d2_hd	STD	1
	clkmx2d4_hd	STD	1
	scg22d8_hd	STD	1
	mx2d6_hd	STD	1
	fj4d4_hd	STD	1
	had8_hd		STD	1
	scg6d8_hd	STD	1
	fd2d2_hd	STD	1
	mx2d8_hd	STD	1
	fad8_hd		STD	1
	ao222d8_hd	STD	1
	iofillerh5_p	IO	175
	vssoh_p		IO	124
	vssiph_p	IO	48
	iofillerh10_p	IO	44
	vdd33oph_p	IO	18
	phob12_p	IO	6
	vdd12ih_p	IO	5
	iofillerh30_p	IO	5
	vdd12ih_core_p	IO	3
	phic_p		IO	3
	phbct12_p	IO	2
	phis_p		IO	1
	phsoscm3_p	IO	1
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
    layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
     
    Average gCell capacity  5.59	 on layer (1)	 MET1
    Average gCell capacity  7.15	 on layer (2)	 MET2
    Average gCell capacity  7.89	 on layer (3)	 MET3
    Average gCell capacity  7.24	 on layer (4)	 MET4
    Average gCell capacity  7.91	 on layer (5)	 MET5
    Average gCell capacity  0.00	 on layer (6)	 MET6
     
    Initial. Both Dirs: Overflow =   205 Max = 3 GRCs =   154 (0.01%)
    Initial. H routing: Overflow =   102 Max = 3 (GRCs =  3) GRCs =    75 (0.01%)
    Initial. V routing: Overflow =   103 Max = 3 (GRCs =  6) GRCs =    79 (0.01%)
     
    phase1. Both Dirs: Overflow =   205 Max = 3 GRCs =   154 (0.01%)
    phase1. H routing: Overflow =   102 Max = 3 (GRCs =  3) GRCs =    75 (0.01%)
    phase1. V routing: Overflow =   103 Max = 3 (GRCs =  6) GRCs =    79 (0.01%)
     
    phase2. Both Dirs: Overflow =   205 Max = 3 GRCs =   154 (0.01%)
    phase2. H routing: Overflow =   102 Max = 3 (GRCs =  3) GRCs =    75 (0.01%)
    phase2. V routing: Overflow =   103 Max = 3 (GRCs =  6) GRCs =    79 (0.01%)
     
    Total Wire Length = 367.65
    Layer MET1 wire length = 0.53
    Layer MET2 wire length = 31.34
    Layer MET3 wire length = 335.78
    Layer MET4 wire length = 0.00
    Layer MET5 wire length = 0.00
    Layer MET6 wire length = 0.00
    Total Number of Contacts = 186
    Via VIA12 count = 87
    Via VIA23 count = 99
    Via VIA34 count = 0
    Via VIA45 count = 0
    Via VIA56 count = 0
     
    Elapsed real time: 0:00:04
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:04 total = 0:00:04
    Total Proc Memory(MB): 3022

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 253 of 511

    Number of wires with overlap after iteration 1 = 182 of 374

    Total MET1 wire length: 13.0
    Total MET2 wire length: 119.9
    Total MET3 wire length: 477.9
    Total MET4 wire length: 5.4
    Total MET5 wire length: 0.0
    Total MET6 wire length: 0.0
    Total wire length: 616.2

    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 3022

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 58: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	13
    	@@@@ Total number of instance ports with antenna violations =	10
     
    Iteration 59: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	14
    	@@@@ Total number of instance ports with antenna violations =	10
     
    Iteration 60: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4
    	@@@@ Total number of instance ports with antenna violations =	10
     
    Iteration 61: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	6
    	@@@@ Total number of instance ports with antenna violations =	10
     
    Iteration 62: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4
    	@@@@ Total number of instance ports with antenna violations =	10
     
    Iteration 63: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	6
    	@@@@ Total number of instance ports with antenna violations =	10
     
    Elapsed real time: 0:00:08
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:08 total = 0:00:08
    Total Proc Memory(MB): 3022
     
    Cumulative run time upto current stage: Elapsed = 0:00:08 CPU = 0:00:08
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 3 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	3
    	Less than minimum area : 2
    	Short : 1
    Total number of nets = 39698
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 3
    Total number of antenna violations = 12
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 3022
     
    Cumulative run time upto current stage: Elapsed = 0:00:09 CPU = 0:00:09
     
    Total Wire Length =                    3370324 micron
    Total Number of Contacts =             321861
    Total Number of Wires =                252269
    Total Number of PtConns =              480
    Total Number of Routed Wires =       252269
    Total Routed Wire Length =           3370188 micron
    Total Number of Routed Contacts =       321861
    	Layer           MET1 :     238662 micron
    	Layer           MET2 :    1274436 micron
    	Layer           MET3 :    1502742 micron
    	Layer           MET4 :     354485 micron
    	Layer           MET5 :          0 micron
    	Layer           MET6 :          0 micron
    	Via           FVIA45 :          5
    	Via      FVIA45(rot) :          2
    	Via            VIA34 :        173
    	Via        VIA34_2x1 :      30012
    	Via   VIA34(rot)_1x2 :          9
    	Via   VIA34(rot)_2x1 :         11
    	Via        VIA34_1x2 :       1147
    	Via            VIA23 :        955
    	Via        VIA23_1x2 :     125183
    	Via   VIA23(rot)_2x1 :         28
    	Via   VIA23(rot)_1x2 :        190
    	Via        VIA23_2x1 :      19109
    	Via            VIA12 :      89583
    	Via       VIA12(rot) :       2605
    	Via        VIA12_2x1 :       6680
    	Via   VIA12(rot)_1x2 :      12080
    	Via   VIA12(rot)_2x1 :       3023
    	Via        VIA12_1x2 :      31066
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 71.01% (228545 / 321861 vias)
     
        Layer VIA1       = 36.44% (52849  / 145037  vias)
            Weight 1     = 36.44% (52849   vias)
            Un-optimized = 63.56% (92188   vias)
        Layer VIA2       = 99.34% (144510 / 145465  vias)
            Weight 1     = 99.34% (144510  vias)
            Un-optimized =  0.66% (955     vias)
        Layer VIA3       = 99.45% (31179  / 31352   vias)
            Weight 1     = 99.45% (31179   vias)
            Un-optimized =  0.55% (173     vias)
        Layer VIA4       = 100.00% (7      / 7       vias)
            Weight 1     = 100.00% (7       vias)
            Un-optimized =  0.00% (0       vias)
     
      Total double via conversion rate    = 71.01% (228538 / 321861 vias)
     
        Layer VIA1       = 36.44% (52849  / 145037  vias)
        Layer VIA2       = 99.34% (144510 / 145465  vias)
        Layer VIA3       = 99.45% (31179  / 31352   vias)
        Layer VIA4       =  0.00% (0      / 7       vias)
     
      The optimized via conversion rate based on total routed via count = 71.01% (228545 / 321861 vias)
     
        Layer VIA1       = 36.44% (52849  / 145037  vias)
            Weight 1     = 36.44% (52849   vias)
            Un-optimized = 63.56% (92188   vias)
        Layer VIA2       = 99.34% (144510 / 145465  vias)
            Weight 1     = 99.34% (144510  vias)
            Un-optimized =  0.66% (955     vias)
        Layer VIA3       = 99.45% (31179  / 31352   vias)
            Weight 1     = 99.45% (31179   vias)
            Un-optimized =  0.55% (173     vias)
        Layer VIA4       = 100.00% (7      / 7       vias)
            Weight 1     = 100.00% (7       vias)
            Un-optimized =  0.00% (0       vias)
     

DRC information: 
      Short: 1 
      Less than minimum area: 2 
      Antenna: 12 
      Total error number: 15

Ring Wiring Statistics:
    metal5 Wire Length(count):              14740.48(4)
    metal6 Wire Length(count):              14811.20(4)
  ==============================================
    Total Wire Length(count):               29551.68(8)
    Number of via5 Contacts:              8
  ==============================================
    Total Number of Contacts:        8

Stripe Wiring Statistics:
    metal5 Wire Length(count):              14748.48(4)
    metal6 Wire Length(count):              14819.20(4)
  ==============================================
    Total Wire Length(count):               29567.68(8)
    Number of via5 Contacts:             24
  ==============================================
    Total Number of Contacts:       24

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):            3086358.00(845)
    metal2 Wire Length(count):                 18.00(4)
    metal3 Wire Length(count):                 18.00(4)
    metal4 Wire Length(count):                 18.00(4)
    metal5 Wire Length(count):                 26.52(16)
  ==============================================
    Total Wire Length(count):             3086438.52(873)
    Number of via1 Contacts:           3329
    Number of via2 Contacts:           3329
    Number of via3 Contacts:           3329
    Number of via4 Contacts:           3329
    Number of via5 Contacts:           3327
  ==============================================
    Total Number of Contacts:    16643

Signal Wiring Statistics:
    metal1 Wire Length(count):             238662.01(7219)
    metal2 Wire Length(count):            1274704.48(138128)
    metal3 Wire Length(count):            1502755.84(90108)
    metal4 Wire Length(count):             354484.81(18069)
  ==============================================
    Total Wire Length(count):             3370607.14(253524)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1           VIA12(2)             92188	       63.6
        via1_1x2       VIA12(2)             34089	       23.5
        via1_2x1       VIA12(2)             18760	       12.9
 Default via for layer via1:                   63.6%
 Yield-optmized via for layer via1:            36.4%

        via2           VIA23(4)               955	      0.657
        via2_2x1       VIA23(4)             19299	       13.3
        via2_1x2       VIA23(4)            125211	       86.1
 Default via for layer via2:                   0.657%
 Yield-optmized via for layer via2:            99.3%

        via3           VIA34(6)               173	      0.552
        via3_1x2       VIA34(6)              1158	       3.69
        via3_2x1       VIA34(6)             30021	       95.8
 Default via for layer via3:                   0.552%
 Yield-optmized via for layer via3:            99.4%

        via4          FVIA45(9)                 7	        100

 Double Via rate for all layers:           71%
  ==============================================
    Total Number of Contacts:    321861

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1        238429.52 (13.58%)           232.49 ( 0.01%)
    metal2         14940.32 ( 0.85%)       1259764.16 (77.99%)
    metal3       1500037.97 (85.46%)          2717.87 ( 0.17%)
    metal4          1853.62 ( 0.11%)        352631.19 (21.83%)
  ==============================================================
    Total        1755261.43                1615345.71
1
