Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec  8 19:50:37 2019
| Host         : LAPTOP-PJG183QD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file task1_control_sets_placed.rpt
| Design       : task1
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              39 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------+---------------------+------------------+----------------+
|      Clock Signal     |   Enable Signal   |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-----------------------+-------------------+---------------------+------------------+----------------+
|  clk_25M_reg_n_0_BUFG |                   | clk_cnt[25]_i_2_n_0 |                4 |             12 |
|  clk_25M_reg_n_0_BUFG | red[3]_i_1_n_0    | clk_cnt[25]_i_2_n_0 |                4 |             12 |
|  clk_25M_reg_n_0_BUFG | v_cnt[11]_i_1_n_0 | clk_cnt[25]_i_2_n_0 |                6 |             12 |
|  clk_IBUF_BUFG        |                   | clk_cnt[25]_i_2_n_0 |               10 |             27 |
+-----------------------+-------------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 12     |                     3 |
| 16+    |                     1 |
+--------+-----------------------+


