Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 37df45eecaab4c00bd11e06d04a86bb1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_4 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_sim1_behav xil_defaultlib.tb_sim1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/lukefahr/e315/project_x/project_x.srcs/sim_axis_tanh/new/tb_axis_tanh.sv:109]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/lukefahr/e315/project_x/project_x.srcs/sim_axis_tanh/new/tb_axis_tanh.sv:169]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 109, File /home/lukefahr/e315/project_x/project_x.srcs/sim_axis_tanh/new/tb_axis_tanh.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 169, File /home/lukefahr/e315/project_x/project_x.srcs/sim_axis_tanh/new/tb_axis_tanh.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_pkg
Compiling package floating_point_v7_1_7.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi4stream_vip_pkg
WARNING: [XSIM 43-4333] File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" Line 1178 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" Line 1186 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" Line 1198 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" Line 1416 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" Line 1416 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DEST...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_4.axi4stream_vip_v1_1_4_top(C_AXI4...
Compiling module xil_defaultlib.bd_axis_tanh_axi4stream_vip_0_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_4.axi4stream_vip_v1_1_4_top(C_AXI4...
Compiling module xil_defaultlib.bd_axis_tanh_axi4stream_vip_1_0
Compiling module xil_defaultlib.tanh_lut_default
Compiling module xil_defaultlib.axis_tanh
Compiling module xil_defaultlib.bd_axis_tanh_axis_tanh_0_0
Compiling architecture xilinx of entity axi_utils_v2_0_5.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=10)\]
Compiling architecture rtl of entity floating_point_v7_1_7.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=32)\]
Compiling architecture rtl of entity floating_point_v7_1_7.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=3)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture bd_axis_tanh_floating_point_0_0_arch of entity xil_defaultlib.bd_axis_tanh_floating_point_0_0 [bd_axis_tanh_floating_point_0_0_...]
Compiling module xil_defaultlib.bd_axis_tanh
Compiling module xil_defaultlib.bd_axis_tanh_wrapper
Compiling module xil_defaultlib.tb_sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sim1_behav
