INFO: [VRFC 10-2263] Analyzing Verilog file "F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/new/Adder.v:24]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/new/Adder.v:25]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/new/Adder.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/new/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/new/Comparator.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/new/Datapath_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/imports/new/Decoder_28_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_28_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/imports/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/new/Fsm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fsm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/new/Latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Latch
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/new/Latch.v:25]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/new/Latch.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/new/Memory.v:24]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/new/Memory.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/new/Selector.v:24]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/new/Selector.v:25]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/new/Selector.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/imports/new/Show_Number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Show_Number
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/new/Topest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Topest
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/imports/new/pattern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/OneDrive/VivadoProject/project_4/project_4.srcs/sources_1/new/Topest_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Topest_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/OneDrive/VivadoProject/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
