[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[INFO ODB-0128] Design: long_wire
[INFO ODB-0130]     Created 2 pins.
[INFO ODB-0131]     Created 3 components and 12 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 6 connections.
[INFO ODB-0133]     Created 4 nets and 6 connections.

# Set CLOCK type for all nets in the target path.
[WARNING RSZ-0065] max wire length less than 693u increases wire delays.
[INFO RSZ-0047] Found 1 long wires.
[INFO RSZ-0048] Inserted 3 buffers in 1 nets.

# All nets in the path should be CLOCK type.
in1: CLOCK
n1: CLOCK
n2: CLOCK
net3: CLOCK
net2: CLOCK
net1: CLOCK
out1: CLOCK
Driver    length delay
Startpoint: in1 (clock source 'in1')
Endpoint: out1 (output port)
Path Group: unconstrained
Path Type: max

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
   1.02    0.00    0.00    0.00 ^ in1 (in)
           0.00    0.00    0.00 ^ u1/A (BUF_X1)
   1.01    0.01    0.02    0.02 ^ u1/Z (BUF_X1)
           0.01    0.00    0.02 ^ u2/A (BUF_X1)
  40.52    0.08    0.10    0.11 ^ u2/Z (BUF_X1)
           0.09    0.04    0.15 ^ wire3/A (BUF_X8)
  42.96    0.01    0.03    0.18 ^ wire3/Z (BUF_X8)
           0.04    0.03    0.22 ^ wire2/A (BUF_X16)
  55.02    0.01    0.03    0.24 ^ wire2/Z (BUF_X16)
           0.06    0.05    0.29 ^ wire1/A (BUF_X16)
  43.61    0.01    0.03    0.32 ^ wire1/Z (BUF_X16)
           0.04    0.03    0.36 ^ u3/A (BUF_X1)
   0.10    0.01    0.03    0.38 ^ u3/Z (BUF_X1)
           0.01    0.00    0.38 ^ out1 (out)
                           0.38   data arrival time
-----------------------------------------------------------------------
(Path is unconstrained)



# Check new buffer locations.
Instance: u2, Location (unit: DBU): 0 0
Instance: wire3, Location (unit: DBU): 902584 1383
Instance: wire2, Location (unit: DBU): 1718366 1341
Instance: wire1, Location (unit: DBU): 2858308 1283
Instance: u3, Location (unit: DBU): 3998000 0

# Call sta::network_changed. Timing should be the same.
Startpoint: in1 (clock source 'in1')
Endpoint: out1 (output port)
Path Group: unconstrained
Path Type: max

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
   1.02    0.00    0.00    0.00 ^ in1 (in)
           0.00    0.00    0.00 ^ u1/A (BUF_X1)
   1.01    0.01    0.02    0.02 ^ u1/Z (BUF_X1)
           0.01    0.00    0.02 ^ u2/A (BUF_X1)
  40.52    0.08    0.10    0.11 ^ u2/Z (BUF_X1)
           0.09    0.04    0.15 ^ wire3/A (BUF_X8)
  42.96    0.01    0.03    0.18 ^ wire3/Z (BUF_X8)
           0.04    0.03    0.22 ^ wire2/A (BUF_X16)
  55.02    0.01    0.03    0.24 ^ wire2/Z (BUF_X16)
           0.06    0.05    0.29 ^ wire1/A (BUF_X16)
  43.61    0.01    0.03    0.32 ^ wire1/Z (BUF_X16)
           0.04    0.03    0.36 ^ u3/A (BUF_X1)
   0.10    0.01    0.03    0.38 ^ u3/Z (BUF_X1)
           0.01    0.00    0.38 ^ out1 (out)
                           0.38   data arrival time
-----------------------------------------------------------------------
(Path is unconstrained)



# All nets in the path should be CLOCK type after network_changed.
in1: CLOCK
n1: CLOCK
n2: CLOCK
net3: CLOCK
net2: CLOCK
net1: CLOCK
out1: CLOCK
