`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.11-s087_1
// Generated on: Sep  7 2022 16:12:02 CEST (Sep  7 2022 14:12:02 UTC)

module fir_LessThan_1U_10_4(in1, out1);
  input [2:0] in1;
  output out1;
  wire [2:0] in1;
  wire out1;
  NAND3X1 gt_19_29_g38(.A (in1[2]), .B (in1[1]), .C (in1[0]), .Y
       (out1));
endmodule


