Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Aug 21 17:33:18 2024
| Host         : Abhik05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file exp_3_timing_summary_routed.rpt -pb exp_3_timing_summary_routed.pb -rpx exp_3_timing_summary_routed.rpx -warn_on_violation
| Design       : exp_3
| Device       : 7a50t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            d0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.346ns  (logic 3.889ns (52.938%)  route 3.457ns (47.062%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 f  b_IBUF_inst/O
                         net (fo=8, routed)           1.637     2.568    b_IBUF
    SLICE_X0Y5           LUT3 (Prop_lut3_I0_O)        0.152     2.720 r  d0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.820     4.540    d0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.806     7.346 r  d0_OBUF_inst/O
                         net (fo=0)                   0.000     7.346    d0
    U16                                                               r  d0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            d3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.236ns  (logic 3.892ns (53.784%)  route 3.344ns (46.216%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  b_IBUF_inst/O
                         net (fo=8, routed)           1.644     2.575    b_IBUF
    SLICE_X0Y5           LUT3 (Prop_lut3_I1_O)        0.152     2.727 r  d3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.700     4.427    d3_OBUF
    W13                  OBUF (Prop_obuf_I_O)         2.809     7.236 r  d3_OBUF_inst/O
                         net (fo=0)                   0.000     7.236    d3
    W13                                                               r  d3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            d7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.082ns  (logic 3.903ns (55.109%)  route 3.179ns (44.891%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  c (IN)
                         net (fo=0)                   0.000     0.000    c
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  c_IBUF_inst/O
                         net (fo=8, routed)           1.449     2.383    c_IBUF
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.149     2.532 r  d7_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.730     4.262    d7_OBUF
    W16                  OBUF (Prop_obuf_I_O)         2.820     7.082 r  d7_OBUF_inst/O
                         net (fo=0)                   0.000     7.082    d7
    W16                                                               r  d7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            d6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.049ns  (logic 3.888ns (55.147%)  route 3.162ns (44.853%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  c (IN)
                         net (fo=0)                   0.000     0.000    c
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  c_IBUF_inst/O
                         net (fo=8, routed)           1.448     2.382    c_IBUF
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.154     2.536 r  d6_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.714     4.250    d6_OBUF
    W17                  OBUF (Prop_obuf_I_O)         2.799     7.049 r  d6_OBUF_inst/O
                         net (fo=0)                   0.000     7.049    d6
    W17                                                               r  d6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            d5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.986ns  (logic 3.672ns (52.560%)  route 3.314ns (47.440%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  c (IN)
                         net (fo=0)                   0.000     0.000    c
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  c_IBUF_inst/O
                         net (fo=8, routed)           1.449     2.383    c_IBUF
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.124     2.507 r  d5_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.865     4.373    d5_OBUF
    V15                  OBUF (Prop_obuf_I_O)         2.614     6.986 r  d5_OBUF_inst/O
                         net (fo=0)                   0.000     6.986    d5
    V15                                                               r  d5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            d1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.976ns  (logic 3.662ns (52.500%)  route 3.314ns (47.500%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 f  b_IBUF_inst/O
                         net (fo=8, routed)           1.644     2.575    b_IBUF
    SLICE_X0Y5           LUT3 (Prop_lut3_I0_O)        0.124     2.699 r  d1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.670     4.368    d1_OBUF
    U15                  OBUF (Prop_obuf_I_O)         2.607     6.976 r  d1_OBUF_inst/O
                         net (fo=0)                   0.000     6.976    d1
    U15                                                               r  d1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            d2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.976ns  (logic 3.652ns (52.359%)  route 3.323ns (47.641%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  b_IBUF_inst/O
                         net (fo=8, routed)           1.637     2.568    b_IBUF
    SLICE_X0Y5           LUT3 (Prop_lut3_I1_O)        0.124     2.692 r  d2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.686     4.378    d2_OBUF
    W14                  OBUF (Prop_obuf_I_O)         2.598     6.976 r  d2_OBUF_inst/O
                         net (fo=0)                   0.000     6.976    d2
    W14                                                               r  d2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            d4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.914ns  (logic 3.657ns (52.887%)  route 3.258ns (47.113%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  c (IN)
                         net (fo=0)                   0.000     0.000    c
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  c_IBUF_inst/O
                         net (fo=8, routed)           1.448     2.382    c_IBUF
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.124     2.506 r  d4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.810     4.316    d4_OBUF
    W15                  OBUF (Prop_obuf_I_O)         2.599     6.914 r  d4_OBUF_inst/O
                         net (fo=0)                   0.000     6.914    d4
    W15                                                               r  d4 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            d1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.333ns (63.314%)  route 0.772ns (36.686%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  c (IN)
                         net (fo=0)                   0.000     0.000    c
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  c_IBUF_inst/O
                         net (fo=8, routed)           0.437     0.600    c_IBUF
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.045     0.645 r  d1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.336     0.981    d1_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.125     2.105 r  d1_OBUF_inst/O
                         net (fo=0)                   0.000     2.105    d1
    U15                                                               r  d1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            d2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.323ns (62.636%)  route 0.789ns (37.364%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  c (IN)
                         net (fo=0)                   0.000     0.000    c
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  c_IBUF_inst/O
                         net (fo=8, routed)           0.438     0.601    c_IBUF
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.045     0.646 r  d2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.351     0.998    d2_OBUF
    W14                  OBUF (Prop_obuf_I_O)         1.115     2.112 r  d2_OBUF_inst/O
                         net (fo=0)                   0.000     2.112    d2
    W14                                                               r  d2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            d3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.397ns (64.033%)  route 0.785ns (35.967%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  c (IN)
                         net (fo=0)                   0.000     0.000    c
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  c_IBUF_inst/O
                         net (fo=8, routed)           0.437     0.600    c_IBUF
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.048     0.648 r  d3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.348     0.996    d3_OBUF
    W13                  OBUF (Prop_obuf_I_O)         1.186     2.182 r  d3_OBUF_inst/O
                         net (fo=0)                   0.000     2.182    d3
    W13                                                               r  d3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            d0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.394ns (62.293%)  route 0.844ns (37.707%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  c (IN)
                         net (fo=0)                   0.000     0.000    c
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  c_IBUF_inst/O
                         net (fo=8, routed)           0.438     0.601    c_IBUF
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.049     0.650 r  d0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.406     1.056    d0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.182     2.238 r  d0_OBUF_inst/O
                         net (fo=0)                   0.000     2.238    d0
    U16                                                               r  d0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            d4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.326ns (58.545%)  route 0.939ns (41.455%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  a_IBUF_inst/O
                         net (fo=8, routed)           0.548     0.714    a_IBUF
    SLICE_X0Y5           LUT3 (Prop_lut3_I1_O)        0.045     0.759 r  d4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.391     1.150    d4_OBUF
    W15                  OBUF (Prop_obuf_I_O)         1.116     2.265 r  d4_OBUF_inst/O
                         net (fo=0)                   0.000     2.265    d4
    W15                                                               r  d4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            d6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.389ns (60.565%)  route 0.904ns (39.435%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  a_IBUF_inst/O
                         net (fo=8, routed)           0.548     0.714    a_IBUF
    SLICE_X0Y5           LUT3 (Prop_lut3_I1_O)        0.045     0.759 r  d6_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.356     1.115    d6_OBUF
    W17                  OBUF (Prop_obuf_I_O)         1.178     2.293 r  d6_OBUF_inst/O
                         net (fo=0)                   0.000     2.293    d6
    W17                                                               r  d6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            d5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.341ns (58.333%)  route 0.958ns (41.667%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  a_IBUF_inst/O
                         net (fo=8, routed)           0.542     0.707    a_IBUF
    SLICE_X0Y5           LUT3 (Prop_lut3_I1_O)        0.045     0.752 r  d5_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.416     1.169    d5_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.131     2.299 r  d5_OBUF_inst/O
                         net (fo=0)                   0.000     2.299    d5
    V15                                                               r  d5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            d7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.405ns (60.985%)  route 0.899ns (39.015%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  a_IBUF_inst/O
                         net (fo=8, routed)           0.542     0.707    a_IBUF
    SLICE_X0Y5           LUT3 (Prop_lut3_I1_O)        0.044     0.751 r  d7_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.357     1.108    d7_OBUF
    W16                  OBUF (Prop_obuf_I_O)         1.196     2.304 r  d7_OBUF_inst/O
                         net (fo=0)                   0.000     2.304    d7
    W16                                                               r  d7 (OUT)
  -------------------------------------------------------------------    -------------------





