<stg><name>load_dense_accoding_A</name>


<trans_list>

<trans id="138" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="8" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="19" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %i_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %map_buf_0_loc_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="map_buf_0_loc_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22 %map_buf_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %map_buf_0

]]></Node>
<StgValue><ssdm name="map_buf_0_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:62 %store_ln51 = store i32 0, i32 %i_3

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="2" op_5_bw="3" op_6_bw="3" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="2" op_13_bw="3" op_14_bw="3" op_15_bw="1" op_16_bw="2" op_17_bw="1" op_18_bw="32" op_19_bw="0">
<![CDATA[
entry:23 %call_ln57 = call void @load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1, i32 %map_buf_0_read, i32 %map_buf_0, i4 %map_buf_15, i2 %map_buf_14, i3 %map_buf_13, i3 %map_buf_12, i4 %map_buf_11, i4 %map_buf_10, i4 %map_buf_9, i4 %map_buf_8, i1 %map_buf_7, i2 %map_buf_6, i3 %map_buf_5, i3 %map_buf_4, i1 %map_buf_3, i2 %map_buf_2, i1 %map_buf_1, i32 %map_buf_0_loc_2

]]></Node>
<StgValue><ssdm name="call_ln57"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="2" op_5_bw="3" op_6_bw="3" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="2" op_13_bw="3" op_14_bw="3" op_15_bw="1" op_16_bw="2" op_17_bw="1" op_18_bw="32" op_19_bw="0">
<![CDATA[
entry:23 %call_ln57 = call void @load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1, i32 %map_buf_0_read, i32 %map_buf_0, i4 %map_buf_15, i2 %map_buf_14, i3 %map_buf_13, i3 %map_buf_12, i4 %map_buf_11, i4 %map_buf_10, i4 %map_buf_9, i4 %map_buf_8, i1 %map_buf_7, i2 %map_buf_6, i3 %map_buf_5, i3 %map_buf_4, i1 %map_buf_3, i2 %map_buf_2, i1 %map_buf_1, i32 %map_buf_0_loc_2

]]></Node>
<StgValue><ssdm name="call_ln57"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K

]]></Node>
<StgValue><ssdm name="K_read"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B

]]></Node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:4 %p_read_48 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read15

]]></Node>
<StgValue><ssdm name="p_read_48"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:5 %p_read_49 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_49"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:6 %p_read_50 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read13

]]></Node>
<StgValue><ssdm name="p_read_50"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:7 %p_read_51 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read12

]]></Node>
<StgValue><ssdm name="p_read_51"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:8 %p_read_52 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read11

]]></Node>
<StgValue><ssdm name="p_read_52"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:9 %p_read1027 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read10

]]></Node>
<StgValue><ssdm name="p_read1027"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:10 %p_read926 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read9

]]></Node>
<StgValue><ssdm name="p_read926"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:11 %p_read825 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read8

]]></Node>
<StgValue><ssdm name="p_read825"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:12 %p_read724 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read7

]]></Node>
<StgValue><ssdm name="p_read724"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:13 %p_read623 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read6

]]></Node>
<StgValue><ssdm name="p_read623"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:14 %p_read522 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read5

]]></Node>
<StgValue><ssdm name="p_read522"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:15 %p_read421 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read4

]]></Node>
<StgValue><ssdm name="p_read421"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:16 %p_read320 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read3

]]></Node>
<StgValue><ssdm name="p_read320"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:17 %p_read219 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read2

]]></Node>
<StgValue><ssdm name="p_read219"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:18 %p_read118 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read1

]]></Node>
<StgValue><ssdm name="p_read118"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:19 %p_read17 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read

]]></Node>
<StgValue><ssdm name="p_read17"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="32">
<![CDATA[
entry:20 %empty = trunc i32 %K_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_8, void @empty_14, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:24 %cmp285 = icmp_sgt  i32 %K_read, i32 0

]]></Node>
<StgValue><ssdm name="cmp285"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="62" op_0_bw="32">
<![CDATA[
entry:25 %zext_ln62 = zext i32 %K_read

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
entry:26 %map_buf_1_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %map_buf_1

]]></Node>
<StgValue><ssdm name="map_buf_1_read"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="1">
<![CDATA[
entry:27 %map_buf_1_load_cast = zext i1 %map_buf_1_read

]]></Node>
<StgValue><ssdm name="map_buf_1_load_cast"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:28 %map_buf_2_read = read i2 @_ssdm_op_Read.ap_auto.i2P0A, i2 %map_buf_2

]]></Node>
<StgValue><ssdm name="map_buf_2_read"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="2">
<![CDATA[
entry:29 %map_buf_2_load_cast = zext i2 %map_buf_2_read

]]></Node>
<StgValue><ssdm name="map_buf_2_load_cast"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
entry:30 %map_buf_3_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %map_buf_3

]]></Node>
<StgValue><ssdm name="map_buf_3_read"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:31 %map_buf_3_load_cast_cast = select i1 %map_buf_3_read, i32 3, i32 0

]]></Node>
<StgValue><ssdm name="map_buf_3_load_cast_cast"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
entry:32 %map_buf_4_read = read i3 @_ssdm_op_Read.ap_auto.i3P0A, i3 %map_buf_4

]]></Node>
<StgValue><ssdm name="map_buf_4_read"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="3">
<![CDATA[
entry:33 %map_buf_4_load_cast = zext i3 %map_buf_4_read

]]></Node>
<StgValue><ssdm name="map_buf_4_load_cast"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
entry:34 %map_buf_5_read = read i3 @_ssdm_op_Read.ap_auto.i3P0A, i3 %map_buf_5

]]></Node>
<StgValue><ssdm name="map_buf_5_read"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="3">
<![CDATA[
entry:35 %map_buf_5_load_cast = zext i3 %map_buf_5_read

]]></Node>
<StgValue><ssdm name="map_buf_5_load_cast"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:36 %map_buf_6_read = read i2 @_ssdm_op_Read.ap_auto.i2P0A, i2 %map_buf_6

]]></Node>
<StgValue><ssdm name="map_buf_6_read"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="2">
<![CDATA[
entry:37 %map_buf_6_load_cast = sext i2 %map_buf_6_read

]]></Node>
<StgValue><ssdm name="map_buf_6_load_cast"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="3">
<![CDATA[
entry:38 %map_buf_6_load_cast_cast = zext i3 %map_buf_6_load_cast

]]></Node>
<StgValue><ssdm name="map_buf_6_load_cast_cast"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
entry:39 %map_buf_7_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %map_buf_7

]]></Node>
<StgValue><ssdm name="map_buf_7_read"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:40 %map_buf_7_load_cast_cast = select i1 %map_buf_7_read, i32 7, i32 0

]]></Node>
<StgValue><ssdm name="map_buf_7_load_cast_cast"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:41 %map_buf_8_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %map_buf_8

]]></Node>
<StgValue><ssdm name="map_buf_8_read"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
entry:42 %map_buf_8_load_cast = zext i4 %map_buf_8_read

]]></Node>
<StgValue><ssdm name="map_buf_8_load_cast"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:43 %map_buf_9_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %map_buf_9

]]></Node>
<StgValue><ssdm name="map_buf_9_read"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="4">
<![CDATA[
entry:44 %map_buf_9_load_cast = zext i4 %map_buf_9_read

]]></Node>
<StgValue><ssdm name="map_buf_9_load_cast"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:45 %map_buf_10_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %map_buf_10

]]></Node>
<StgValue><ssdm name="map_buf_10_read"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
entry:46 %map_buf_10_load_cast = zext i4 %map_buf_10_read

]]></Node>
<StgValue><ssdm name="map_buf_10_load_cast"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:47 %map_buf_11_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %map_buf_11

]]></Node>
<StgValue><ssdm name="map_buf_11_read"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
entry:48 %map_buf_11_load_cast = zext i4 %map_buf_11_read

]]></Node>
<StgValue><ssdm name="map_buf_11_load_cast"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
entry:49 %map_buf_12_read = read i3 @_ssdm_op_Read.ap_auto.i3P0A, i3 %map_buf_12

]]></Node>
<StgValue><ssdm name="map_buf_12_read"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="3">
<![CDATA[
entry:50 %map_buf_12_load_cast_cast = sext i3 %map_buf_12_read

]]></Node>
<StgValue><ssdm name="map_buf_12_load_cast_cast"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="4">
<![CDATA[
entry:51 %map_buf_12_load_cast_cast_cast = zext i4 %map_buf_12_load_cast_cast

]]></Node>
<StgValue><ssdm name="map_buf_12_load_cast_cast_cast"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
entry:52 %map_buf_13_read = read i3 @_ssdm_op_Read.ap_auto.i3P0A, i3 %map_buf_13

]]></Node>
<StgValue><ssdm name="map_buf_13_read"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="3">
<![CDATA[
entry:53 %map_buf_13_load_cast_cast = sext i3 %map_buf_13_read

]]></Node>
<StgValue><ssdm name="map_buf_13_load_cast_cast"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="4">
<![CDATA[
entry:54 %map_buf_13_load_cast_cast_cast = zext i4 %map_buf_13_load_cast_cast

]]></Node>
<StgValue><ssdm name="map_buf_13_load_cast_cast_cast"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
entry:55 %map_buf_14_read = read i2 @_ssdm_op_Read.ap_auto.i2P0A, i2 %map_buf_14

]]></Node>
<StgValue><ssdm name="map_buf_14_read"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="2">
<![CDATA[
entry:56 %map_buf_14_load_cast_cast = sext i2 %map_buf_14_read

]]></Node>
<StgValue><ssdm name="map_buf_14_load_cast_cast"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
entry:57 %map_buf_14_load_cast_cast_cast = zext i4 %map_buf_14_load_cast_cast

]]></Node>
<StgValue><ssdm name="map_buf_14_load_cast_cast_cast"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:58 %map_buf_15_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %map_buf_15

]]></Node>
<StgValue><ssdm name="map_buf_15_read"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="4">
<![CDATA[
entry:59 %zext_ln51 = zext i4 %map_buf_15_read

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:60 %empty_37 = select i1 %cmp285, i31 %empty, i31 0

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="31">
<![CDATA[
entry:61 %zext_ln51_1 = zext i31 %empty_37

]]></Node>
<StgValue><ssdm name="zext_ln51_1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
entry:63 %br_ln51 = br void %for.cond2

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond2:0 %i = load i32 %i_3

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="32">
<![CDATA[
for.cond2:1 %trunc_ln51 = trunc i32 %i

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond2:2 %tmp_3 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %i, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.cond2:3 %icmp_ln51 = icmp_slt  i28 %tmp_3, i28 1

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond2:4 %br_ln51 = br i1 %icmp_ln51, void %for.end45, void %VITIS_LOOP_54_3

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_54_3:0 %specpipeline_ln52 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln52"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_54_3:1 %specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="31" op_0_bw="31" op_1_bw="31" op_2_bw="31" op_3_bw="31" op_4_bw="31" op_5_bw="31" op_6_bw="31" op_7_bw="31" op_8_bw="31" op_9_bw="31" op_10_bw="31" op_11_bw="31" op_12_bw="31" op_13_bw="31" op_14_bw="31" op_15_bw="31" op_16_bw="31" op_17_bw="4">
<![CDATA[
VITIS_LOOP_54_3:2 %x_col_V = mux i31 @_ssdm_op_Mux.ap_auto.16i31.i4, i31 %p_read17, i31 %p_read118, i31 %p_read219, i31 %p_read320, i31 %p_read421, i31 %p_read522, i31 %p_read623, i31 %p_read724, i31 %p_read825, i31 %p_read926, i31 %p_read1027, i31 %p_read_52, i31 %p_read_51, i31 %p_read_50, i31 %p_read_49, i31 %p_read_48, i4 %trunc_ln51

]]></Node>
<StgValue><ssdm name="x_col_V"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_54_3:3 %icmp_ln54 = icmp_sgt  i32 %i, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_54_3:4 %br_ln54 = br i1 %icmp_ln54, void %for.end21, void %for.body11.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body11.lr.ph:0 %cmp_i = icmp_eq  i31 %x_col_V, i31 %p_read17

]]></Node>
<StgValue><ssdm name="cmp_i"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0">
<![CDATA[
for.end45:0 %ret_ln68 = ret

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="97" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.body11.lr.ph:1 %targetBlock = call i1 @load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3, i4 %trunc_ln51, i1 %cmp_i

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="98" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.body11.lr.ph:1 %targetBlock = call i1 @load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3, i4 %trunc_ln51, i1 %cmp_i

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body11.lr.ph:2 %br_ln51 = br i1 %targetBlock, void %for.body11.lr.ph.for.end21_crit_edge, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then:0 %map_buf_0_loc_2_load = load i32 %map_buf_0_loc_2

]]></Node>
<StgValue><ssdm name="map_buf_0_loc_2_load"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
if.then:1 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %map_buf_0_loc_2_load, i32 %map_buf_1_load_cast, i32 %map_buf_2_load_cast, i32 %map_buf_3_load_cast_cast, i32 %map_buf_4_load_cast, i32 %map_buf_5_load_cast, i32 %map_buf_6_load_cast_cast, i32 %map_buf_7_load_cast_cast, i32 %map_buf_8_load_cast, i32 %map_buf_9_load_cast, i32 %map_buf_10_load_cast, i32 %map_buf_11_load_cast, i32 %map_buf_12_load_cast_cast_cast, i32 %map_buf_13_load_cast_cast_cast, i32 %map_buf_14_load_cast_cast_cast, i32 %zext_ln51, i4 %trunc_ln51

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then:2 %write_ln57 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %map_buf_0, i32 %tmp

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:3 %store_ln58 = store i32 %tmp, i32 %map_buf_0_loc_2

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
if.then:4 %br_ln58 = br void %for.end21

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body11.lr.ph.for.end21_crit_edge:0 %store_ln0 = store i32 2147483648, i32 %i_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
for.body11.lr.ph.for.end21_crit_edge:1 %br_ln0 = br void %for.end21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end21:0 %i_3_load = load i32 %i_3

]]></Node>
<StgValue><ssdm name="i_3_load"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end21:1 %map_buf_0_loc_2_load_1 = load i32 %map_buf_0_loc_2

]]></Node>
<StgValue><ssdm name="map_buf_0_loc_2_load_1"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="32">
<![CDATA[
for.end21:2 %trunc_ln61 = trunc i32 %i_3_load

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
for.end21:3 %tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %map_buf_0_loc_2_load_1, i32 %map_buf_1_load_cast, i32 %map_buf_2_load_cast, i32 %map_buf_3_load_cast_cast, i32 %map_buf_4_load_cast, i32 %map_buf_5_load_cast, i32 %map_buf_6_load_cast_cast, i32 %map_buf_7_load_cast_cast, i32 %map_buf_8_load_cast, i32 %map_buf_9_load_cast, i32 %map_buf_10_load_cast, i32 %map_buf_11_load_cast, i32 %map_buf_12_load_cast_cast_cast, i32 %map_buf_13_load_cast_cast_cast, i32 %map_buf_14_load_cast_cast_cast, i32 %zext_ln51, i4 %trunc_ln61

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end21:4 %icmp_ln61 = icmp_eq  i32 %tmp_5, i32 %i_3_load

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end21:5 %br_ln61 = br i1 %icmp_ln61, void %for.inc42, void %VITIS_LOOP_62_4

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="62" op_0_bw="31">
<![CDATA[
VITIS_LOOP_62_4:0 %zext_ln62_1 = zext i31 %x_col_V

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_62_4:3 %mul_ln62 = mul i62 %zext_ln62, i62 %zext_ln62_1

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="115" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_62_4:3 %mul_ln62 = mul i62 %zext_ln62, i62 %zext_ln62_1

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
VITIS_LOOP_62_4:4 %shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_ln62, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_62_4:5 %add_ln62 = add i64 %shl_ln, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_62_4:6 %trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln62, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_62_4:7 %sext_ln62 = sext i62 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln62"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_62_4:8 %gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln62

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_62_4:9 %empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="122" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_62_4:9 %empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="123" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_62_4:9 %empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="124" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_62_4:9 %empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="125" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_62_4:9 %empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="126" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_62_4:1 %mul = mul i32 %i_3_load, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_62_4:9 %empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="128" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_62_4:1 %mul = mul i32 %i_3_load, i32 %K_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="129" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="20" op_0_bw="32">
<![CDATA[
VITIS_LOOP_62_4:2 %trunc_ln62 = trunc i32 %mul

]]></Node>
<StgValue><ssdm name="trunc_ln62"/></StgValue>
</operation>

<operation id="130" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_62_4:9 %empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="131" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="32">
<![CDATA[
VITIS_LOOP_62_4:10 %trunc_ln64 = trunc i32 %mul

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="132" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="20" op_13_bw="3" op_14_bw="0">
<![CDATA[
VITIS_LOOP_62_4:11 %call_ln62 = call void @load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4, i32 %gmem1, i62 %trunc_ln7, i32 %K_read, i32 %dense_ptr_7, i32 %dense_ptr_6, i32 %dense_ptr_5, i32 %dense_ptr_4, i32 %dense_ptr_3, i32 %dense_ptr_2, i32 %dense_ptr_1, i32 %dense_ptr_0, i20 %trunc_ln62, i3 %trunc_ln64

]]></Node>
<StgValue><ssdm name="call_ln62"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="133" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="20" op_13_bw="3" op_14_bw="0">
<![CDATA[
VITIS_LOOP_62_4:11 %call_ln62 = call void @load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4, i32 %gmem1, i62 %trunc_ln7, i32 %K_read, i32 %dense_ptr_7, i32 %dense_ptr_6, i32 %dense_ptr_5, i32 %dense_ptr_4, i32 %dense_ptr_3, i32 %dense_ptr_2, i32 %dense_ptr_1, i32 %dense_ptr_0, i20 %trunc_ln62, i3 %trunc_ln64

]]></Node>
<StgValue><ssdm name="call_ln62"/></StgValue>
</operation>

<operation id="134" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_62_4:12 %br_ln0 = br void %for.inc42

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="135" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:0 %i_6 = add i32 %i_3_load, i32 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="136" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc42:1 %store_ln51 = store i32 %i_6, i32 %i_3

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="137" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
for.inc42:2 %br_ln51 = br void %for.cond2

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
