<module name="VTNF" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="VTNF_REVISION" acronym="VTNF_REVISION" offset="0x0" width="32" description="IP Revision Identifier (X.Y.R) Used by software to track features, bugs, and compatibility">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="See" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="VTNF_CTRL" acronym="VTNF_CTRL" offset="0x4" width="32" description="Control">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BUSY" width="1" begin="16" end="16" resetval="0x0" description="Idle/busy status (read-only) 0 = idle 1 = busy" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="AUTOGATING" width="1" begin="10" end="10" resetval="0x1" description="Internal clock gating on OCP clock and functional clock 0 = clocks are free-running 1 = clocks are gated off in subblocks that are not needed for operation" range="" rwaccess="RW"/>
    <bitfield id="TRIG_SRC" width="1" begin="9" end="9" resetval="0x0" description="Starting mechanism trigger source 0 = software writing 1 to EN 1 = HW sequencer sending pulse on START signal" range="" rwaccess="RW"/>
    <bitfield id="INTEN" width="1" begin="8" end="8" resetval="0x0" description="Interrupt enable. 0 = disable, 1 = enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="Write 1 when TRIG_SRC=0 to start module operation. Read back 0 always" range="" rwaccess="W"/>
  </register>
  <register id="VTNF_CFG" acronym="VTNF_CFG" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="T" width="4" begin="7" end="4" resetval="0x0" description="Round-down number of bits for SAD calculation" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FMT" width="1" begin="0" end="0" resetval="0x0" description="Previous frame output and current frame output format. 0 = NV12 1 = YV12" range="" rwaccess="RW"/>
  </register>
  <register id="VTNF_SZ" acronym="VTNF_SZ" offset="0xC" width="32" description="Configuration">
    <bitfield id="BLKH" width="16" begin="31" end="16" resetval="0x0" description="Block height, valid range 4..128, multiple of 4." range="" rwaccess="RW"/>
    <bitfield id="BLKW" width="16" begin="15" end="0" resetval="0x0" description="Block width, valid range 32..512, multiple of 32." range="" rwaccess="RW"/>
  </register>
  <register id="VTNF_CADR" acronym="VTNF_CADR" offset="0x10" width="32" description="Current frame input byte address">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="12" begin="15" end="4" resetval="0x0" description="Address in 128-bit words. Intention is that software write a byte address into the register. Hardware ignores the lowest 4 bits and bits 15..4 specifies the 128 -bit/word memory address." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="VTNF_PADR" acronym="VTNF_PADR" offset="0x14" width="32" description="Previous frame output byte address">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="12" begin="15" end="4" resetval="0x0" description="Address in 128-bit words. Intention is that software write a byte address into the register. Hardware ignores the lowest 4 bits and bits 15..4 specifies the 128 -bit/word memory address." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="VTNF_OADR" acronym="VTNF_OADR" offset="0x18" width="32" description="Current frame output byte address">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="12" begin="15" end="4" resetval="0x0" description="Address in 128-bit words. Intention is that software write a byte address into the register. Hardware ignores the lowest 4 bits and bits 15..4 specifies the 128 -bit/word memory address." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="VTNF_LOFST" acronym="VTNF_LOFST" offset="0x1C" width="32" description="Line offset for C, P, O arrays">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOFST" width="12" begin="15" end="4" resetval="0x0" description="Line offset in 128-bit words. Intention is that software write a byte-count line offset into the register. Hardware ignores the lowest 4 bits and bits 15..4 specifies the 128 -bit/word line offset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="VTNF_WEIGHTS" acronym="VTNF_WEIGHTS" offset="0x20" width="32" description="Weights for SAD calculation">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="W2" width="6" begin="21" end="16" resetval="0x0" description="W2 parameter, chroma weight for SAD calculation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="W1" width="6" begin="5" end="0" resetval="0x0" description="W1 oarameter, luma weight for SAD calculation." range="" rwaccess="RW"/>
  </register>
  <register id="VTNF_LUT1_0" acronym="VTNF_LUT1_0" offset="0x24" width="32" description="Lookup table 1">
    <bitfield id="LUT1_3" width="8" begin="31" end="24" resetval="0x0" description="LUT1[3]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_2" width="8" begin="23" end="16" resetval="0x0" description="LUT1[2]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_1" width="8" begin="15" end="8" resetval="0x0" description="LUT1[1]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_0" width="8" begin="7" end="0" resetval="0x0" description="LUT1[0]" range="" rwaccess="RW"/>
  </register>
  <register id="VTNF_LUT1_4" acronym="VTNF_LUT1_4" offset="0x28" width="32" description="Lookup table 1">
    <bitfield id="LUT1_7" width="8" begin="31" end="24" resetval="0x0" description="LUT1[7]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_6" width="8" begin="23" end="16" resetval="0x0" description="LUT1[6]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_5" width="8" begin="15" end="8" resetval="0x0" description="LUT1[5]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_4" width="8" begin="7" end="0" resetval="0x0" description="LUT1[4]" range="" rwaccess="RW"/>
  </register>
  <register id="VTNF_LUT1_8" acronym="VTNF_LUT1_8" offset="0x2C" width="32" description="Lookup table 1">
    <bitfield id="LUT1_11" width="8" begin="31" end="24" resetval="0x0" description="LUT1[11]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_10" width="8" begin="23" end="16" resetval="0x0" description="LUT1[10]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_9" width="8" begin="15" end="8" resetval="0x0" description="LUT1[9]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_8" width="8" begin="7" end="0" resetval="0x0" description="LUT1[8]" range="" rwaccess="RW"/>
  </register>
  <register id="VTNF_LUT1_12" acronym="VTNF_LUT1_12" offset="0x30" width="32" description="Lookup table 1">
    <bitfield id="LUT1_15" width="8" begin="31" end="24" resetval="0x0" description="LUT1[15]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_14" width="8" begin="23" end="16" resetval="0x0" description="LUT1[14]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_13" width="8" begin="15" end="8" resetval="0x0" description="LUT1[13]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_12" width="8" begin="7" end="0" resetval="0x0" description="LUT1[12]" range="" rwaccess="RW"/>
  </register>
  <register id="VTNF_LUT1_16" acronym="VTNF_LUT1_16" offset="0x34" width="32" description="Lookup table 1">
    <bitfield id="LUT1_19" width="8" begin="31" end="24" resetval="0x0" description="LUT1[19]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_18" width="8" begin="23" end="16" resetval="0x0" description="LUT1[18]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_17" width="8" begin="15" end="8" resetval="0x0" description="LUT1[17]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_16" width="8" begin="7" end="0" resetval="0x0" description="LUT1[16]" range="" rwaccess="RW"/>
  </register>
  <register id="VTNF_LUT1_20" acronym="VTNF_LUT1_20" offset="0x38" width="32" description="Lookup table 1">
    <bitfield id="LUT1_23" width="8" begin="31" end="24" resetval="0x0" description="LUT1[23]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_22" width="8" begin="23" end="16" resetval="0x0" description="LUT1[22]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_21" width="8" begin="15" end="8" resetval="0x0" description="LUT1[21]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_20" width="8" begin="7" end="0" resetval="0x0" description="LUT1[20]" range="" rwaccess="RW"/>
  </register>
  <register id="VTNF_LUT1_24" acronym="VTNF_LUT1_24" offset="0x3C" width="32" description="Lookup table 1">
    <bitfield id="LUT1_27" width="8" begin="31" end="24" resetval="0x0" description="LUT1[27]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_26" width="8" begin="23" end="16" resetval="0x0" description="LUT1[26]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_25" width="8" begin="15" end="8" resetval="0x0" description="LUT1[25]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_24" width="8" begin="7" end="0" resetval="0x0" description="LUT1[24]" range="" rwaccess="RW"/>
  </register>
  <register id="VTNF_LUT1_28" acronym="VTNF_LUT1_28" offset="0x40" width="32" description="Lookup table 1">
    <bitfield id="LUT1_31" width="8" begin="31" end="24" resetval="0x0" description="LUT1[31]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_30" width="8" begin="23" end="16" resetval="0x0" description="LUT1[30]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_29" width="8" begin="15" end="8" resetval="0x0" description="LUT1[29]" range="" rwaccess="RW"/>
    <bitfield id="LUT1_28" width="8" begin="7" end="0" resetval="0x0" description="LUT1[28]" range="" rwaccess="RW"/>
  </register>
  <register id="VTNF_LUT2_0" acronym="VTNF_LUT2_0" offset="0x44" width="32" description="Lookup table 1">
    <bitfield id="LUT2_3" width="8" begin="31" end="24" resetval="0x0" description="LUT2[3]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_2" width="8" begin="23" end="16" resetval="0x0" description="LUT2[2]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_1" width="8" begin="15" end="8" resetval="0x0" description="LUT2[1]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_0" width="8" begin="7" end="0" resetval="0x0" description="LUT2[0]" range="" rwaccess="RW"/>
  </register>
  <register id="VTNF_LUT2_4" acronym="VTNF_LUT2_4" offset="0x48" width="32" description="Lookup table 1">
    <bitfield id="LUT2_7" width="8" begin="31" end="24" resetval="0x0" description="LUT2[7]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_6" width="8" begin="23" end="16" resetval="0x0" description="LUT2[6]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_5" width="8" begin="15" end="8" resetval="0x0" description="LUT2[5]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_4" width="8" begin="7" end="0" resetval="0x0" description="LUT2[4]" range="" rwaccess="RW"/>
  </register>
  <register id="VTNF_LUT2_8" acronym="VTNF_LUT2_8" offset="0x4C" width="32" description="Lookup table 1">
    <bitfield id="LUT2_11" width="8" begin="31" end="24" resetval="0x0" description="LUT2[11]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_10" width="8" begin="23" end="16" resetval="0x0" description="LUT2[10]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_9" width="8" begin="15" end="8" resetval="0x0" description="LUT2[9]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_8" width="8" begin="7" end="0" resetval="0x0" description="LUT2[8]" range="" rwaccess="RW"/>
  </register>
  <register id="VTNF_LUT2_12" acronym="VTNF_LUT2_12" offset="0x50" width="32" description="Lookup table 1">
    <bitfield id="LUT2_15" width="8" begin="31" end="24" resetval="0x0" description="LUT2[15]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_14" width="8" begin="23" end="16" resetval="0x0" description="LUT2[14]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_13" width="8" begin="15" end="8" resetval="0x0" description="LUT2[13]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_12" width="8" begin="7" end="0" resetval="0x0" description="LUT2[12]" range="" rwaccess="RW"/>
  </register>
  <register id="VTNF_LUT2_16" acronym="VTNF_LUT2_16" offset="0x54" width="32" description="Lookup table 1">
    <bitfield id="LUT2_19" width="8" begin="31" end="24" resetval="0x0" description="LUT2[19]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_18" width="8" begin="23" end="16" resetval="0x0" description="LUT2[18]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_17" width="8" begin="15" end="8" resetval="0x0" description="LUT2[17]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_16" width="8" begin="7" end="0" resetval="0x0" description="LUT2[16]" range="" rwaccess="RW"/>
  </register>
  <register id="VTNF_LUT2_20" acronym="VTNF_LUT2_20" offset="0x58" width="32" description="Lookup table 1">
    <bitfield id="LUT2_23" width="8" begin="31" end="24" resetval="0x0" description="LUT2[23]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_22" width="8" begin="23" end="16" resetval="0x0" description="LUT2[22]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_21" width="8" begin="15" end="8" resetval="0x0" description="LUT2[21]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_20" width="8" begin="7" end="0" resetval="0x0" description="LUT2[20]" range="" rwaccess="RW"/>
  </register>
  <register id="VTNF_LUT2_24" acronym="VTNF_LUT2_24" offset="0x5C" width="32" description="Lookup table 1">
    <bitfield id="LUT2_27" width="8" begin="31" end="24" resetval="0x0" description="LUT2[27]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_26" width="8" begin="23" end="16" resetval="0x0" description="LUT2[26]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_25" width="8" begin="15" end="8" resetval="0x0" description="LUT2[25]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_24" width="8" begin="7" end="0" resetval="0x0" description="LUT2[24]" range="" rwaccess="RW"/>
  </register>
  <register id="VTNF_LUT2_28" acronym="VTNF_LUT2_28" offset="0x60" width="32" description="Lookup table 1">
    <bitfield id="LUT2_31" width="8" begin="31" end="24" resetval="0x0" description="LUT2[31]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_30" width="8" begin="23" end="16" resetval="0x0" description="LUT2[30]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_29" width="8" begin="15" end="8" resetval="0x0" description="LUT2[29]" range="" rwaccess="RW"/>
    <bitfield id="LUT2_28" width="8" begin="7" end="0" resetval="0x0" description="LUT2[28]" range="" rwaccess="RW"/>
  </register>
</module>
