{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558565983871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558565983880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 06:59:43 2019 " "Processing started: Thu May 23 06:59:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558565983880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558565983880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_DPRAM -c UART_DPRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_DPRAM -c UART_DPRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558565983880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558565984585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558565984585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/uart_dpram/testbench/uart_dpram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/uart_dpram/testbench/uart_dpram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_DPRAM_tb " "Found entity 1: UART_DPRAM_tb" {  } { { "../testbench/UART_DPRAM_tb.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/testbench/UART_DPRAM_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558566017386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558566017386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/uart_dpram/testbench/key_model.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/uart_dpram/testbench/key_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_model " "Found entity 1: key_model" {  } { { "../testbench/key_model.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/testbench/key_model.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558566017391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558566017391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/uart_dpram/testbench/dpram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/uart_dpram/testbench/dpram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_tb " "Found entity 1: dpram_tb" {  } { { "../testbench/dpram_tb.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/testbench/dpram_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558566017395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558566017395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/uart_dpram/rtl/uart_dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/uart_dpram/rtl/uart_dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_DPRAM " "Found entity 1: UART_DPRAM" {  } { { "../rtl/UART_DPRAM.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/UART_DPRAM.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558566017399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558566017399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/uart_dpram/rtl/uart_byte_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/uart_dpram/rtl/uart_byte_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_byte_tx " "Found entity 1: uart_byte_tx" {  } { { "../rtl/uart_byte_tx.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/uart_byte_tx.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558566017404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558566017404 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_byte_rx.v(147) " "Verilog HDL information at uart_byte_rx.v(147): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_byte_rx.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/uart_byte_rx.v" 147 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1558566017407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/uart_dpram/rtl/uart_byte_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/uart_dpram/rtl/uart_byte_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_byte_rx " "Found entity 1: uart_byte_rx" {  } { { "../rtl/uart_byte_rx.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/uart_byte_rx.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558566017408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558566017408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/uart_dpram/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/uart_dpram/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/key_filter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558566017412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558566017412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/uart_dpram/rtl/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/uart_dpram/rtl/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTRL " "Found entity 1: CTRL" {  } { { "../rtl/CTRL.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/CTRL.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558566017416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558566017416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "ip/dpram.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/ip/dpram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558566017421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558566017421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_DPRAM " "Elaborating entity \"UART_DPRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558566017490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_byte_tx uart_byte_tx:uart_byte_tx " "Elaborating entity \"uart_byte_tx\" for hierarchy \"uart_byte_tx:uart_byte_tx\"" {  } { { "../rtl/UART_DPRAM.v" "uart_byte_tx" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/UART_DPRAM.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558566017563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_byte_rx uart_byte_rx:uart_byte_rx " "Elaborating entity \"uart_byte_rx\" for hierarchy \"uart_byte_rx:uart_byte_rx\"" {  } { { "../rtl/UART_DPRAM.v" "uart_byte_rx" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/UART_DPRAM.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558566017567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter\"" {  } { { "../rtl/UART_DPRAM.v" "key_filter" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/UART_DPRAM.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558566017572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram dpram:dpram0 " "Elaborating entity \"dpram\" for hierarchy \"dpram:dpram0\"" {  } { { "../rtl/UART_DPRAM.v" "dpram0" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/UART_DPRAM.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558566017587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dpram:dpram0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dpram:dpram0\|altsyncram:altsyncram_component\"" {  } { { "ip/dpram.v" "altsyncram_component" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/ip/dpram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558566017673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dpram:dpram0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dpram:dpram0\|altsyncram:altsyncram_component\"" {  } { { "ip/dpram.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/ip/dpram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558566017677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dpram:dpram0\|altsyncram:altsyncram_component " "Instantiated megafunction \"dpram:dpram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558566017677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558566017677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558566017677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558566017677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558566017677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558566017677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558566017677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558566017677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558566017677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558566017677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558566017677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558566017677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558566017677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558566017677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558566017677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558566017677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558566017677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558566017677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558566017677 ""}  } { { "ip/dpram.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/ip/dpram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558566017677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ufn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ufn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ufn1 " "Found entity 1: altsyncram_ufn1" {  } { { "db/altsyncram_ufn1.tdf" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/db/altsyncram_ufn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558566017740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558566017740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ufn1 dpram:dpram0\|altsyncram:altsyncram_component\|altsyncram_ufn1:auto_generated " "Elaborating entity \"altsyncram_ufn1\" for hierarchy \"dpram:dpram0\|altsyncram:altsyncram_component\|altsyncram_ufn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558566017741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL CTRL:CTRL " "Elaborating entity \"CTRL\" for hierarchy \"CTRL:CTRL\"" {  } { { "../rtl/UART_DPRAM.v" "CTRL" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/UART_DPRAM.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558566017753 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_byte_tx.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/uart_byte_tx.v" 30 -1 0 } } { "../rtl/key_filter.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/key_filter.v" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558566018915 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558566018915 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558566019105 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/output_files/UART_DPRAM.map.smsg " "Generated suppressed messages file H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/prj/output_files/UART_DPRAM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558566019672 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558566019772 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558566019772 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "235 " "Implemented 235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558566019856 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558566019856 ""} { "Info" "ICUT_CUT_TM_LCELLS" "222 " "Implemented 222 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558566019856 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1558566019856 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558566019856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558566019873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 07:00:19 2019 " "Processing ended: Thu May 23 07:00:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558566019873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558566019873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558566019873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558566019873 ""}
