
*** Running vivado
    with args -log design_1_My_ECAP_Core_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_My_ECAP_Core_0_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_My_ECAP_Core_0_1.tcl -notrace
Command: synth_design -top design_1_My_ECAP_Core_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5760 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1274.027 ; gain = 86.996 ; free physical = 365 ; free virtual = 4219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_My_ECAP_Core_0_1' [/home/siyun/vivado_workspace/all_test/hardware/all_test.srcs/sources_1/bd/design_1/ip/design_1_My_ECAP_Core_0_1/synth/design_1_My_ECAP_Core_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'My_ECAP_Core_v1_0' [/home/siyun/vivado_workspace/all_test/hardware/all_test.srcs/sources_1/bd/design_1/ipshared/71f6/hdl/My_ECAP_Core_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'My_ECAP_Core_v1_0_S00_AXI' [/home/siyun/vivado_workspace/all_test/hardware/all_test.srcs/sources_1/bd/design_1/ipshared/71f6/hdl/My_ECAP_Core_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/siyun/vivado_workspace/all_test/hardware/all_test.srcs/sources_1/bd/design_1/ipshared/71f6/hdl/My_ECAP_Core_v1_0_S00_AXI.v:241]
INFO: [Synth 8-226] default block is never used [/home/siyun/vivado_workspace/all_test/hardware/all_test.srcs/sources_1/bd/design_1/ipshared/71f6/hdl/My_ECAP_Core_v1_0_S00_AXI.v:382]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [/home/siyun/vivado_workspace/all_test/hardware/all_test.srcs/sources_1/bd/design_1/ipshared/71f6/hdl/My_ECAP_Core_v1_0_S00_AXI.v:233]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [/home/siyun/vivado_workspace/all_test/hardware/all_test.srcs/sources_1/bd/design_1/ipshared/71f6/hdl/My_ECAP_Core_v1_0_S00_AXI.v:234]
INFO: [Synth 8-256] done synthesizing module 'My_ECAP_Core_v1_0_S00_AXI' (1#1) [/home/siyun/vivado_workspace/all_test/hardware/all_test.srcs/sources_1/bd/design_1/ipshared/71f6/hdl/My_ECAP_Core_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'My_ECAP_Core_v1_0' (2#1) [/home/siyun/vivado_workspace/all_test/hardware/all_test.srcs/sources_1/bd/design_1/ipshared/71f6/hdl/My_ECAP_Core_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_My_ECAP_Core_0_1' (3#1) [/home/siyun/vivado_workspace/all_test/hardware/all_test.srcs/sources_1/bd/design_1/ip/design_1_My_ECAP_Core_0_1/synth/design_1_My_ECAP_Core_0_1.v:56]
WARNING: [Synth 8-3331] design My_ECAP_Core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design My_ECAP_Core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design My_ECAP_Core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design My_ECAP_Core_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design My_ECAP_Core_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design My_ECAP_Core_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1315.559 ; gain = 128.527 ; free physical = 392 ; free virtual = 4248
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1315.559 ; gain = 128.527 ; free physical = 382 ; free virtual = 4239
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1629.176 ; gain = 0.000 ; free physical = 104 ; free virtual = 3696
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1629.176 ; gain = 442.145 ; free physical = 277 ; free virtual = 3834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1629.176 ; gain = 442.145 ; free physical = 277 ; free virtual = 3834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1629.176 ; gain = 442.145 ; free physical = 281 ; free virtual = 3838
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/siyun/vivado_workspace/all_test/hardware/all_test.srcs/sources_1/bd/design_1/ipshared/71f6/hdl/My_ECAP_Core_v1_0_S00_AXI.v:421]
WARNING: [Synth 8-6014] Unused sequential element rising_edge_flag_reg was removed.  [/home/siyun/vivado_workspace/all_test/hardware/all_test.srcs/sources_1/bd/design_1/ipshared/71f6/hdl/My_ECAP_Core_v1_0_S00_AXI.v:413]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/siyun/vivado_workspace/all_test/hardware/all_test.srcs/sources_1/bd/design_1/ipshared/71f6/hdl/My_ECAP_Core_v1_0_S00_AXI.v:415]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1629.176 ; gain = 442.145 ; free physical = 273 ; free virtual = 3830
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module My_ECAP_Core_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/My_ECAP_Core_v1_0_S00_AXI_inst/rising_edge_flag_reg was removed.  [/home/siyun/vivado_workspace/all_test/hardware/all_test.srcs/sources_1/bd/design_1/ipshared/71f6/hdl/My_ECAP_Core_v1_0_S00_AXI.v:413]
WARNING: [Synth 8-6014] Unused sequential element inst/My_ECAP_Core_v1_0_S00_AXI_inst/counter_reg was removed.  [/home/siyun/vivado_workspace/all_test/hardware/all_test.srcs/sources_1/bd/design_1/ipshared/71f6/hdl/My_ECAP_Core_v1_0_S00_AXI.v:415]
WARNING: [Synth 8-3331] design design_1_My_ECAP_Core_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_My_ECAP_Core_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_My_ECAP_Core_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_My_ECAP_Core_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_My_ECAP_Core_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_My_ECAP_Core_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/My_ECAP_Core_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/My_ECAP_Core_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/My_ECAP_Core_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/My_ECAP_Core_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/My_ECAP_Core_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/My_ECAP_Core_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/My_ECAP_Core_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_My_ECAP_Core_0_1.
INFO: [Synth 8-3332] Sequential element (inst/My_ECAP_Core_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_My_ECAP_Core_0_1.
INFO: [Synth 8-3332] Sequential element (inst/My_ECAP_Core_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_My_ECAP_Core_0_1.
INFO: [Synth 8-3332] Sequential element (inst/My_ECAP_Core_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_My_ECAP_Core_0_1.
INFO: [Synth 8-3332] Sequential element (inst/My_ECAP_Core_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_My_ECAP_Core_0_1.
INFO: [Synth 8-3332] Sequential element (inst/My_ECAP_Core_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_My_ECAP_Core_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 1629.176 ; gain = 442.145 ; free physical = 240 ; free virtual = 3803
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 1629.176 ; gain = 442.145 ; free physical = 113 ; free virtual = 3582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 1629.176 ; gain = 442.145 ; free physical = 104 ; free virtual = 3574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 1632.191 ; gain = 445.160 ; free physical = 137 ; free virtual = 3579
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1632.191 ; gain = 445.160 ; free physical = 136 ; free virtual = 3579
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1632.191 ; gain = 445.160 ; free physical = 136 ; free virtual = 3579
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1632.191 ; gain = 445.160 ; free physical = 136 ; free virtual = 3579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1632.191 ; gain = 445.160 ; free physical = 136 ; free virtual = 3579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1632.191 ; gain = 445.160 ; free physical = 136 ; free virtual = 3579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1632.191 ; gain = 445.160 ; free physical = 136 ; free virtual = 3579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    32|
|2     |LUT1   |     3|
|3     |LUT2   |    67|
|4     |LUT3   |    34|
|5     |LUT4   |    80|
|6     |LUT6   |    38|
|7     |FDRE   |   366|
|8     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------+------+
|      |Instance                           |Module                    |Cells |
+------+-----------------------------------+--------------------------+------+
|1     |top                                |                          |   621|
|2     |  inst                             |My_ECAP_Core_v1_0         |   621|
|3     |    My_ECAP_Core_v1_0_S00_AXI_inst |My_ECAP_Core_v1_0_S00_AXI |   621|
+------+-----------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1632.191 ; gain = 445.160 ; free physical = 136 ; free virtual = 3579
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1632.191 ; gain = 131.543 ; free physical = 248 ; free virtual = 3691
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1632.199 ; gain = 445.160 ; free physical = 248 ; free virtual = 3691
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1632.199 ; gain = 469.996 ; free physical = 229 ; free virtual = 3674
INFO: [Common 17-1381] The checkpoint '/home/siyun/vivado_workspace/all_test/hardware/all_test.runs/design_1_My_ECAP_Core_0_1_synth_1/design_1_My_ECAP_Core_0_1.dcp' has been generated.
