Timing Analyzer report for Projeto2
Mon Apr 05 18:32:02 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Setup: 'divisor:inst2|aux'
 14. Slow 1200mV 85C Model Setup: 'divisor2s:inst1|aux'
 15. Slow 1200mV 85C Model Hold: 'clock'
 16. Slow 1200mV 85C Model Hold: 'divisor2s:inst1|aux'
 17. Slow 1200mV 85C Model Hold: 'divisor:inst2|aux'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clock'
 26. Slow 1200mV 0C Model Setup: 'divisor:inst2|aux'
 27. Slow 1200mV 0C Model Setup: 'divisor2s:inst1|aux'
 28. Slow 1200mV 0C Model Hold: 'clock'
 29. Slow 1200mV 0C Model Hold: 'divisor:inst2|aux'
 30. Slow 1200mV 0C Model Hold: 'divisor2s:inst1|aux'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'clock'
 38. Fast 1200mV 0C Model Setup: 'divisor:inst2|aux'
 39. Fast 1200mV 0C Model Setup: 'divisor2s:inst1|aux'
 40. Fast 1200mV 0C Model Hold: 'clock'
 41. Fast 1200mV 0C Model Hold: 'divisor2s:inst1|aux'
 42. Fast 1200mV 0C Model Hold: 'divisor:inst2|aux'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Projeto2                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.1%      ;
;     Processors 3-4         ;   0.9%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                   ;
+---------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; clock               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }               ;
; divisor2s:inst1|aux ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor2s:inst1|aux } ;
; divisor:inst2|aux   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor:inst2|aux }   ;
+---------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                  ;
+------------+-----------------+---------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                           ;
+------------+-----------------+---------------------+------------------------------------------------+
; 101.49 MHz ; 101.49 MHz      ; clock               ;                                                ;
; 284.01 MHz ; 284.01 MHz      ; divisor:inst2|aux   ;                                                ;
; 699.3 MHz  ; 402.09 MHz      ; divisor2s:inst1|aux ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; -8.853 ; -588.891      ;
; divisor:inst2|aux   ; -2.521 ; -35.442       ;
; divisor2s:inst1|aux ; -0.430 ; -0.862        ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clock               ; 0.452 ; 0.000         ;
; divisor2s:inst1|aux ; 0.453 ; 0.000         ;
; divisor:inst2|aux   ; 0.453 ; 0.000         ;
+---------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; clock               ; -3.000 ; -175.492           ;
; divisor:inst2|aux   ; -1.487 ; -29.740            ;
; divisor2s:inst1|aux ; -1.487 ; -4.461             ;
+---------------------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                  ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.853 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]   ; clock        ; clock       ; 1.000        ; -0.098     ; 9.756      ;
; -8.851 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]   ; clock        ; clock       ; 1.000        ; -0.098     ; 9.754      ;
; -8.786 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.084     ; 9.703      ;
; -8.785 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.084     ; 9.702      ;
; -8.784 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; clock        ; clock       ; 1.000        ; -0.084     ; 9.701      ;
; -8.784 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.084     ; 9.701      ;
; -8.783 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.084     ; 9.700      ;
; -8.782 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; clock        ; clock       ; 1.000        ; -0.084     ; 9.699      ;
; -8.777 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]   ; clock        ; clock       ; 1.000        ; -0.098     ; 9.680      ;
; -8.738 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3] ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]   ; clock        ; clock       ; 1.000        ; -0.098     ; 9.641      ;
; -8.710 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.084     ; 9.627      ;
; -8.709 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.084     ; 9.626      ;
; -8.708 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; clock        ; clock       ; 1.000        ; -0.084     ; 9.625      ;
; -8.671 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.084     ; 9.588      ;
; -8.670 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.084     ; 9.587      ;
; -8.669 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; clock        ; clock       ; 1.000        ; -0.084     ; 9.586      ;
; -8.627 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4] ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]   ; clock        ; clock       ; 1.000        ; -0.098     ; 9.530      ;
; -8.585 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.504      ;
; -8.585 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.504      ;
; -8.583 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.502      ;
; -8.583 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.502      ;
; -8.582 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[8]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.501      ;
; -8.581 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.500      ;
; -8.581 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.500      ;
; -8.581 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.500      ;
; -8.581 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[10] ; clock        ; clock       ; 1.000        ; -0.082     ; 9.500      ;
; -8.580 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.499      ;
; -8.580 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.499      ;
; -8.579 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.498      ;
; -8.578 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[8]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.497      ;
; -8.578 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[10] ; clock        ; clock       ; 1.000        ; -0.082     ; 9.497      ;
; -8.577 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.496      ;
; -8.576 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.495      ;
; -8.560 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5] ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]   ; clock        ; clock       ; 1.000        ; -0.098     ; 9.463      ;
; -8.560 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.084     ; 9.477      ;
; -8.559 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.084     ; 9.476      ;
; -8.558 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; clock        ; clock       ; 1.000        ; -0.084     ; 9.475      ;
; -8.542 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[16] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.445      ;
; -8.541 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[29] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.444      ;
; -8.539 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[27] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.442      ;
; -8.538 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[31] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.441      ;
; -8.537 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[20] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.440      ;
; -8.536 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[12] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.439      ;
; -8.533 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[24] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.436      ;
; -8.532 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[11] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.435      ;
; -8.531 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[16] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.434      ;
; -8.531 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[28] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.434      ;
; -8.530 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[29] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.433      ;
; -8.528 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[27] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.431      ;
; -8.528 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[31] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.431      ;
; -8.527 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[13] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.430      ;
; -8.527 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[20] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.430      ;
; -8.527 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[30] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.430      ;
; -8.526 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[12] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.429      ;
; -8.523 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[24] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.426      ;
; -8.522 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[11] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.425      ;
; -8.521 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[28] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.424      ;
; -8.518 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[30] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.421      ;
; -8.517 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[13] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.420      ;
; -8.505 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.424      ;
; -8.505 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.424      ;
; -8.504 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.423      ;
; -8.503 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.422      ;
; -8.502 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[8]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.421      ;
; -8.502 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[10] ; clock        ; clock       ; 1.000        ; -0.082     ; 9.421      ;
; -8.501 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.420      ;
; -8.500 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.419      ;
; -8.493 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.084     ; 9.410      ;
; -8.492 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.084     ; 9.409      ;
; -8.491 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; clock        ; clock       ; 1.000        ; -0.084     ; 9.408      ;
; -8.472 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.391      ;
; -8.472 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.391      ;
; -8.470 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.389      ;
; -8.470 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.389      ;
; -8.469 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[8]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.388      ;
; -8.468 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.387      ;
; -8.468 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[10] ; clock        ; clock       ; 1.000        ; -0.082     ; 9.387      ;
; -8.467 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4]  ; clock        ; clock       ; 1.000        ; -0.082     ; 9.386      ;
; -8.465 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[19] ; clock        ; clock       ; 1.000        ; -0.093     ; 9.373      ;
; -8.464 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[19] ; clock        ; clock       ; 1.000        ; -0.093     ; 9.372      ;
; -8.455 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[16] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.358      ;
; -8.454 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[29] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.357      ;
; -8.452 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[27] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.355      ;
; -8.452 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[31] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.355      ;
; -8.451 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[20] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.354      ;
; -8.450 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[12] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.353      ;
; -8.447 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[24] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.350      ;
; -8.446 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[11] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.349      ;
; -8.445 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[28] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.348      ;
; -8.442 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[30] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.345      ;
; -8.441 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[13] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.344      ;
; -8.435 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6] ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]   ; clock        ; clock       ; 1.000        ; -0.097     ; 9.339      ;
; -8.429 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[16] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.332      ;
; -8.428 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[29] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.331      ;
; -8.426 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7] ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]   ; clock        ; clock       ; 1.000        ; -0.097     ; 9.330      ;
; -8.426 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[27] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.329      ;
; -8.425 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[31] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.328      ;
; -8.424 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[20] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.327      ;
; -8.423 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[12] ; clock        ; clock       ; 1.000        ; -0.098     ; 9.326      ;
; -8.421 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1] ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[4]   ; clock        ; clock       ; 1.000        ; -0.094     ; 9.328      ;
+--------+-----------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor:inst2|aux'                                                                                                                ;
+--------+-----------------------------------+-----------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-------------------+-------------------+--------------+------------+------------+
; -2.521 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.082     ; 3.440      ;
; -2.520 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.082     ; 3.439      ;
; -2.498 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.418      ;
; -2.497 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.417      ;
; -2.496 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.416      ;
; -2.495 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.415      ;
; -2.475 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.082     ; 3.394      ;
; -2.474 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.082     ; 3.393      ;
; -2.468 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.388      ;
; -2.467 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.387      ;
; -2.452 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.082     ; 3.371      ;
; -2.451 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.082     ; 3.370      ;
; -2.424 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.082     ; 3.343      ;
; -2.416 ; contador_relogio:gf|contagemHL[2] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 3.337      ;
; -2.410 ; contador_relogio:gf|contagemHL[2] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 3.331      ;
; -2.401 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.321      ;
; -2.399 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.319      ;
; -2.378 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.082     ; 3.297      ;
; -2.371 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.291      ;
; -2.355 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.082     ; 3.274      ;
; -2.350 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 3.271      ;
; -2.348 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.268      ;
; -2.347 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.267      ;
; -2.342 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 3.263      ;
; -2.340 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 3.261      ;
; -2.339 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 3.260      ;
; -2.312 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.232      ;
; -2.311 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.231      ;
; -2.251 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.171      ;
; -2.243 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 3.164      ;
; -2.225 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.082     ; 3.144      ;
; -2.224 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.082     ; 3.143      ;
; -2.215 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.135      ;
; -2.193 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.082     ; 3.112      ;
; -2.192 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.082     ; 3.111      ;
; -2.160 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.080      ;
; -2.159 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.079      ;
; -2.145 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.065      ;
; -2.144 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.064      ;
; -2.128 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.082     ; 3.047      ;
; -2.096 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.082     ; 3.015      ;
; -2.095 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.015      ;
; -2.095 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.015      ;
; -2.095 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 3.015      ;
; -2.092 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 3.013      ;
; -2.090 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.082     ; 3.009      ;
; -2.089 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.082     ; 3.008      ;
; -2.086 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 3.007      ;
; -2.075 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 2.996      ;
; -2.074 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 2.995      ;
; -2.063 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.983      ;
; -2.056 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemSH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.976      ;
; -2.056 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemSH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.976      ;
; -2.056 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemSH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.976      ;
; -2.048 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.968      ;
; -2.040 ; contador_relogio:gf|contagemHH[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 2.961      ;
; -2.032 ; contador_relogio:gf|contagemHH[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 2.953      ;
; -2.010 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemSH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.930      ;
; -2.010 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemSH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.930      ;
; -2.010 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemSH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.930      ;
; -1.996 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 2.917      ;
; -1.996 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 2.917      ;
; -1.996 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 2.917      ;
; -1.993 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.082     ; 2.912      ;
; -1.983 ; contador_relogio:gf|contagemHL[2] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 2.904      ;
; -1.978 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 2.899      ;
; -1.968 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 2.889      ;
; -1.968 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 2.889      ;
; -1.968 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 2.889      ;
; -1.960 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.880      ;
; -1.960 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.880      ;
; -1.960 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemML[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.880      ;
; -1.960 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemML[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.880      ;
; -1.917 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.837      ;
; -1.917 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.837      ;
; -1.917 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.837      ;
; -1.917 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 2.838      ;
; -1.914 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.834      ;
; -1.914 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.834      ;
; -1.914 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemML[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.834      ;
; -1.914 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemML[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.834      ;
; -1.871 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.791      ;
; -1.871 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.791      ;
; -1.871 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.791      ;
; -1.868 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemSH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.079     ; 2.790      ;
; -1.868 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemSH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.079     ; 2.790      ;
; -1.868 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemSH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.079     ; 2.790      ;
; -1.850 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.770      ;
; -1.848 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 2.769      ;
; -1.848 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 2.769      ;
; -1.848 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 2.769      ;
; -1.840 ; contador_relogio:gf|contagemHH[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 2.761      ;
; -1.833 ; contador_relogio:gf|contagemHH[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 2.754      ;
; -1.803 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.080     ; 2.724      ;
; -1.796 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.082     ; 2.715      ;
; -1.795 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.082     ; 2.714      ;
; -1.793 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.082     ; 2.712      ;
; -1.779 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.081     ; 2.699      ;
+--------+-----------------------------------+-----------------------------------+-------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor2s:inst1|aux'                                                                                      ;
+--------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; -0.430 ; menu:5484822|aux[0] ; menu:5484822|aux[2] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.081     ; 1.350      ;
; -0.348 ; menu:5484822|aux[2] ; menu:5484822|aux[0] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.081     ; 1.268      ;
; -0.087 ; menu:5484822|aux[1] ; menu:5484822|aux[2] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.081     ; 1.007      ;
; -0.084 ; menu:5484822|aux[0] ; menu:5484822|aux[1] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.081     ; 1.004      ;
; -0.076 ; menu:5484822|aux[1] ; menu:5484822|aux[0] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.081     ; 0.996      ;
; 0.062  ; menu:5484822|aux[2] ; menu:5484822|aux[2] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; menu:5484822|aux[0] ; menu:5484822|aux[0] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; menu:5484822|aux[1] ; menu:5484822|aux[1] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.081     ; 0.858      ;
+--------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+
; 0.452 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.initialize ; lcd_example:64489988|lcd_controller_v2_1:dut|state.initialize ; clock               ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.power_up   ; lcd_example:64489988|lcd_controller_v2_1:dut|state.power_up   ; clock               ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; lcd_example:64489988|char[3]                                  ; lcd_example:64489988|char[3]                                  ; clock               ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.send       ; lcd_example:64489988|lcd_controller_v2_1:dut|state.send       ; clock               ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.492 ; divisor:inst2|cont[25]                                        ; divisor:inst2|cont[25]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 0.785      ;
; 0.694 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.send       ; lcd_example:64489988|lcd_controller_v2_1:dut|e                ; clock               ; clock       ; 0.000        ; 0.592      ; 1.498      ;
; 0.742 ; divisor:inst2|cont[1]                                         ; divisor:inst2|cont[1]                                         ; clock               ; clock       ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; divisor2s:inst1|cont[1]                                       ; divisor2s:inst1|cont[1]                                       ; clock               ; clock       ; 0.000        ; 0.101      ; 1.055      ;
; 0.748 ; divisor:inst2|cont[24]                                        ; divisor:inst2|cont[24]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.041      ;
; 0.760 ; divisor2s:inst1|cont[11]                                      ; divisor2s:inst1|cont[11]                                      ; clock               ; clock       ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; divisor2s:inst1|cont[3]                                       ; divisor2s:inst1|cont[3]                                       ; clock               ; clock       ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; divisor:inst2|cont[3]                                         ; divisor:inst2|cont[3]                                         ; clock               ; clock       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; divisor2s:inst1|cont[10]                                      ; divisor2s:inst1|cont[10]                                      ; clock               ; clock       ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; divisor2s:inst1|cont[9]                                       ; divisor2s:inst1|cont[9]                                       ; clock               ; clock       ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; divisor:inst2|cont[12]                                        ; divisor:inst2|cont[12]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; divisor:inst2|cont[11]                                        ; divisor:inst2|cont[11]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; divisor:inst2|cont[9]                                         ; divisor:inst2|cont[9]                                         ; clock               ; clock       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; divisor2s:inst1|cont[8]                                       ; divisor2s:inst1|cont[8]                                       ; clock               ; clock       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; divisor2s:inst1|cont[5]                                       ; divisor2s:inst1|cont[5]                                       ; clock               ; clock       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; divisor2s:inst1|cont[2]                                       ; divisor2s:inst1|cont[2]                                       ; clock               ; clock       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; divisor:inst2|cont[19]                                        ; divisor:inst2|cont[19]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; divisor:inst2|cont[15]                                        ; divisor:inst2|cont[15]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; divisor:inst2|cont[2]                                         ; divisor:inst2|cont[2]                                         ; clock               ; clock       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; divisor2s:inst1|cont[18]                                      ; divisor2s:inst1|cont[18]                                      ; clock               ; clock       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; divisor2s:inst1|cont[16]                                      ; divisor2s:inst1|cont[16]                                      ; clock               ; clock       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; divisor2s:inst1|cont[6]                                       ; divisor2s:inst1|cont[6]                                       ; clock               ; clock       ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; divisor:inst2|cont[16]                                        ; divisor:inst2|cont[16]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; divisor:inst2|cont[6]                                         ; divisor:inst2|cont[6]                                         ; clock               ; clock       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; divisor2s:inst1|cont[24]                                      ; divisor2s:inst1|cont[24]                                      ; clock               ; clock       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; divisor2s:inst1|cont[4]                                       ; divisor2s:inst1|cont[4]                                       ; clock               ; clock       ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; divisor:inst2|cont[23]                                        ; divisor:inst2|cont[23]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; divisor:inst2|cont[14]                                        ; divisor:inst2|cont[14]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; divisor:inst2|cont[4]                                         ; divisor:inst2|cont[4]                                         ; clock               ; clock       ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; divisor:inst2|cont[22]                                        ; divisor:inst2|cont[22]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; divisor:inst2|cont[20]                                        ; divisor:inst2|cont[20]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.059      ;
; 0.780 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.initialize ; lcd_example:64489988|lcd_controller_v2_1:dut|busy             ; clock               ; clock       ; 0.000        ; 0.082      ; 1.074      ;
; 0.788 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.ready      ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[6]      ; clock               ; clock       ; 0.000        ; 0.082      ; 1.082      ;
; 0.791 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.ready      ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[7]      ; clock               ; clock       ; 0.000        ; 0.082      ; 1.085      ;
; 0.791 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.ready      ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[3]      ; clock               ; clock       ; 0.000        ; 0.082      ; 1.085      ;
; 0.836 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.ready      ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[4]      ; clock               ; clock       ; 0.000        ; 0.082      ; 1.130      ;
; 0.891 ; lcd_example:64489988|char[4]                                  ; lcd_example:64489988|lcd_bus[0]                               ; clock               ; clock       ; 0.000        ; 0.543      ; 1.646      ;
; 0.904 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.send       ; lcd_example:64489988|lcd_controller_v2_1:dut|state.ready      ; clock               ; clock       ; 0.000        ; 0.081      ; 1.197      ;
; 0.917 ; divisor:inst2|aux                                             ; divisor:inst2|aux                                             ; divisor:inst2|aux   ; clock       ; 0.000        ; 2.597      ; 4.017      ;
; 0.943 ; divisor2s:inst1|aux                                           ; divisor2s:inst1|aux                                           ; divisor2s:inst1|aux ; clock       ; 0.000        ; 2.630      ; 4.076      ;
; 0.967 ; lcd_example:64489988|char[3]                                  ; lcd_example:64489988|lcd_bus[0]                               ; clock               ; clock       ; 0.000        ; 0.541      ; 1.720      ;
; 1.012 ; lcd_example:64489988|char[4]                                  ; lcd_example:64489988|char[4]                                  ; clock               ; clock       ; 0.000        ; 0.080      ; 1.304      ;
; 1.043 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[31]    ; lcd_example:64489988|lcd_controller_v2_1:dut|e                ; clock               ; clock       ; 0.000        ; 0.597      ; 1.852      ;
; 1.104 ; divisor2s:inst1|cont[0]                                       ; divisor2s:inst1|cont[1]                                       ; clock               ; clock       ; 0.000        ; 0.101      ; 1.417      ;
; 1.106 ; divisor:inst2|cont[0]                                         ; divisor:inst2|cont[1]                                         ; clock               ; clock       ; 0.000        ; 0.101      ; 1.419      ;
; 1.109 ; divisor:inst2|cont[24]                                        ; divisor:inst2|cont[25]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.402      ;
; 1.115 ; divisor2s:inst1|cont[9]                                       ; divisor2s:inst1|cont[10]                                      ; clock               ; clock       ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; divisor2s:inst1|cont[3]                                       ; divisor2s:inst1|cont[4]                                       ; clock               ; clock       ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; divisor:inst2|cont[11]                                        ; divisor:inst2|cont[12]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; divisor:inst2|cont[3]                                         ; divisor:inst2|cont[4]                                         ; clock               ; clock       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; divisor2s:inst1|cont[5]                                       ; divisor2s:inst1|cont[6]                                       ; clock               ; clock       ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; divisor:inst2|cont[15]                                        ; divisor:inst2|cont[16]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; divisor2s:inst1|cont[7]                                       ; divisor2s:inst1|cont[8]                                       ; clock               ; clock       ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; divisor:inst2|cont[19]                                        ; divisor:inst2|cont[20]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; divisor:inst2|cont[23]                                        ; divisor:inst2|cont[24]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; divisor2s:inst1|cont[17]                                      ; divisor2s:inst1|cont[18]                                      ; clock               ; clock       ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; divisor:inst2|cont[21]                                        ; divisor:inst2|cont[22]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.411      ;
; 1.119 ; divisor:inst2|cont[13]                                        ; divisor:inst2|cont[14]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.412      ;
; 1.122 ; divisor2s:inst1|cont[10]                                      ; divisor2s:inst1|cont[11]                                      ; clock               ; clock       ; 0.000        ; 0.082      ; 1.416      ;
; 1.123 ; divisor:inst2|cont[12]                                        ; divisor:inst2|cont[14]                                        ; clock               ; clock       ; 0.000        ; 0.090      ; 1.425      ;
; 1.123 ; divisor2s:inst1|cont[2]                                       ; divisor2s:inst1|cont[3]                                       ; clock               ; clock       ; 0.000        ; 0.082      ; 1.417      ;
; 1.123 ; divisor2s:inst1|cont[8]                                       ; divisor2s:inst1|cont[9]                                       ; clock               ; clock       ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; divisor:inst2|cont[2]                                         ; divisor:inst2|cont[3]                                         ; clock               ; clock       ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; divisor2s:inst1|cont[4]                                       ; divisor2s:inst1|cont[5]                                       ; clock               ; clock       ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; divisor:inst2|cont[14]                                        ; divisor:inst2|cont[15]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.418      ;
; 1.127 ; divisor:inst2|cont[8]                                         ; divisor:inst2|cont[9]                                         ; clock               ; clock       ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; divisor:inst2|cont[22]                                        ; divisor:inst2|cont[23]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.420      ;
; 1.128 ; divisor:inst2|cont[10]                                        ; divisor:inst2|cont[11]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.421      ;
; 1.132 ; divisor2s:inst1|cont[8]                                       ; divisor2s:inst1|cont[10]                                      ; clock               ; clock       ; 0.000        ; 0.082      ; 1.426      ;
; 1.132 ; divisor2s:inst1|cont[2]                                       ; divisor2s:inst1|cont[4]                                       ; clock               ; clock       ; 0.000        ; 0.082      ; 1.426      ;
; 1.133 ; divisor:inst2|cont[2]                                         ; divisor:inst2|cont[4]                                         ; clock               ; clock       ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; divisor2s:inst1|cont[22]                                      ; divisor2s:inst1|cont[24]                                      ; clock               ; clock       ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; divisor2s:inst1|cont[6]                                       ; divisor2s:inst1|cont[8]                                       ; clock               ; clock       ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; divisor2s:inst1|cont[16]                                      ; divisor2s:inst1|cont[18]                                      ; clock               ; clock       ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; divisor2s:inst1|cont[4]                                       ; divisor2s:inst1|cont[6]                                       ; clock               ; clock       ; 0.000        ; 0.082      ; 1.428      ;
; 1.134 ; divisor:inst2|cont[14]                                        ; divisor:inst2|cont[16]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; divisor:inst2|cont[4]                                         ; divisor:inst2|cont[6]                                         ; clock               ; clock       ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; divisor:inst2|cont[22]                                        ; divisor:inst2|cont[24]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; divisor:inst2|cont[20]                                        ; divisor:inst2|cont[22]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.429      ;
; 1.137 ; divisor:inst2|cont[10]                                        ; divisor:inst2|cont[12]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.430      ;
; 1.154 ; lcd_example:64489988|char[4]                                  ; lcd_example:64489988|lcd_bus[9]                               ; clock               ; clock       ; 0.000        ; 0.080      ; 1.446      ;
; 1.161 ; divisor2s:inst1|cont[22]                                      ; divisor2s:inst1|cont[22]                                      ; clock               ; clock       ; 0.000        ; 0.081      ; 1.454      ;
; 1.163 ; divisor:inst2|cont[21]                                        ; divisor:inst2|cont[21]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.456      ;
; 1.164 ; divisor:inst2|cont[7]                                         ; divisor:inst2|cont[7]                                         ; clock               ; clock       ; 0.000        ; 0.081      ; 1.457      ;
; 1.165 ; divisor:inst2|cont[13]                                        ; divisor:inst2|cont[13]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.458      ;
; 1.169 ; lcd_example:64489988|char[3]                                  ; lcd_example:64489988|lcd_bus[9]                               ; clock               ; clock       ; 0.000        ; 0.078      ; 1.459      ;
; 1.178 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.initialize ; lcd_example:64489988|lcd_controller_v2_1:dut|state.ready      ; clock               ; clock       ; 0.000        ; 0.082      ; 1.472      ;
; 1.202 ; lcd_example:64489988|lcd_controller_v2_1:dut|rs               ; lcd_example:64489988|lcd_controller_v2_1:dut|rs               ; clock               ; clock       ; 0.000        ; 0.081      ; 1.495      ;
; 1.204 ; lcd_example:64489988|lcd_enable                               ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]      ; clock               ; clock       ; 0.000        ; 0.089      ; 1.505      ;
; 1.212 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[31]    ; lcd_example:64489988|lcd_controller_v2_1:dut|state.send       ; clock               ; clock       ; 0.000        ; 0.086      ; 1.510      ;
; 1.231 ; lcd_example:64489988|lcd_enable                               ; lcd_example:64489988|lcd_enable                               ; clock               ; clock       ; 0.000        ; 0.081      ; 1.524      ;
; 1.245 ; lcd_example:64489988|char[0]                                  ; lcd_example:64489988|lcd_bus[4]                               ; clock               ; clock       ; 0.000        ; 0.081      ; 1.538      ;
; 1.246 ; divisor2s:inst1|cont[9]                                       ; divisor2s:inst1|cont[11]                                      ; clock               ; clock       ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; divisor2s:inst1|cont[3]                                       ; divisor2s:inst1|cont[5]                                       ; clock               ; clock       ; 0.000        ; 0.082      ; 1.540      ;
; 1.247 ; divisor:inst2|cont[11]                                        ; divisor:inst2|cont[14]                                        ; clock               ; clock       ; 0.000        ; 0.090      ; 1.549      ;
; 1.247 ; divisor:inst2|cont[9]                                         ; divisor:inst2|cont[11]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.540      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor2s:inst1|aux'                                                                                      ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; 0.453 ; menu:5484822|aux[2] ; menu:5484822|aux[2] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; menu:5484822|aux[1] ; menu:5484822|aux[1] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; menu:5484822|aux[0] ; menu:5484822|aux[0] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.081      ; 0.758      ;
; 0.568 ; menu:5484822|aux[0] ; menu:5484822|aux[1] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.081      ; 0.861      ;
; 0.575 ; menu:5484822|aux[1] ; menu:5484822|aux[2] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.081      ; 0.868      ;
; 0.594 ; menu:5484822|aux[1] ; menu:5484822|aux[0] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.081      ; 0.887      ;
; 0.822 ; menu:5484822|aux[0] ; menu:5484822|aux[2] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.081      ; 1.115      ;
; 0.844 ; menu:5484822|aux[2] ; menu:5484822|aux[0] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.081      ; 1.137      ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor:inst2|aux'                                                                                                                ;
+-------+-----------------------------------+-----------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.453 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemSH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemSH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemSL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemSL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; contador_relogio:gf|contagemHH[0] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemML[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemSL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemSH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemSL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemML[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 0.758      ;
; 0.535 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 0.827      ;
; 0.535 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemML[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 0.827      ;
; 0.539 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemSH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.081      ; 0.832      ;
; 0.539 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemSL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.081      ; 0.832      ;
; 0.542 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 0.834      ;
; 0.542 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 0.834      ;
; 0.715 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.007      ;
; 0.734 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemSH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.081      ; 1.027      ;
; 0.759 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemSL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.081      ; 1.052      ;
; 0.788 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemSH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.081      ; 1.081      ;
; 0.794 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemSL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.081      ; 1.087      ;
; 0.794 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemSL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.081      ; 1.087      ;
; 0.799 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemML[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.091      ;
; 0.800 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.092      ;
; 0.802 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.094      ;
; 0.805 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.097      ;
; 0.807 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemSH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.081      ; 1.100      ;
; 0.812 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.104      ;
; 0.830 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.122      ;
; 0.835 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.127      ;
; 0.835 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.127      ;
; 0.981 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemSL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 1.272      ;
; 1.170 ; contador_relogio:gf|contagemHL[2] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.462      ;
; 1.187 ; contador_relogio:gf|contagemHL[2] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.479      ;
; 1.222 ; contador_relogio:gf|contagemHH[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.514      ;
; 1.264 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.556      ;
; 1.275 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.567      ;
; 1.284 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemSL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 1.575      ;
; 1.306 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemSL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.082      ; 1.600      ;
; 1.322 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.614      ;
; 1.326 ; contador_relogio:gf|contagemHH[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.618      ;
; 1.334 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.626      ;
; 1.387 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.679      ;
; 1.401 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.693      ;
; 1.415 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.707      ;
; 1.436 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.728      ;
; 1.474 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.766      ;
; 1.477 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 1.769      ;
; 1.572 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemSL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 1.863      ;
; 1.731 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 2.023      ;
; 1.747 ; contador_relogio:gf|contagemHL[2] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 2.039      ;
; 1.759 ; contador_relogio:gf|contagemHL[2] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 2.051      ;
; 1.798 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.089      ;
; 1.800 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.091      ;
; 1.802 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.093      ;
; 1.847 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.138      ;
; 1.849 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.140      ;
; 1.851 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.142      ;
; 1.909 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.200      ;
; 1.911 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.202      ;
; 1.912 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.203      ;
; 1.948 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.239      ;
; 1.950 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.241      ;
; 1.952 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.243      ;
; 1.978 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.269      ;
; 1.980 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.271      ;
; 1.982 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.273      ;
; 2.018 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.309      ;
; 2.020 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.311      ;
; 2.020 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.311      ;
; 2.021 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.312      ;
; 2.022 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.313      ;
; 2.024 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.315      ;
; 2.043 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 2.335      ;
; 2.057 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 2.349      ;
; 2.057 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 2.349      ;
; 2.057 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemML[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 2.349      ;
; 2.057 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemML[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 2.349      ;
; 2.072 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 2.364      ;
; 2.072 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 2.364      ;
; 2.072 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemML[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 2.364      ;
; 2.072 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemML[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 2.364      ;
; 2.103 ; contador_relogio:gf|contagemHH[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 2.395      ;
; 2.109 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 2.401      ;
; 2.111 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 2.403      ;
; 2.112 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 2.404      ;
; 2.145 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.436      ;
; 2.147 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.438      ;
; 2.149 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.440      ;
; 2.150 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.441      ;
; 2.152 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.443      ;
; 2.154 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.079      ; 2.445      ;
; 2.168 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.080      ; 2.460      ;
+-------+-----------------------------------+-----------------------------------+-------------------+-------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                   ;
+------------+-----------------+---------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                           ;
+------------+-----------------+---------------------+------------------------------------------------+
; 110.58 MHz ; 110.58 MHz      ; clock               ;                                                ;
; 307.31 MHz ; 307.31 MHz      ; divisor:inst2|aux   ;                                                ;
; 778.21 MHz ; 402.09 MHz      ; divisor2s:inst1|aux ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; -8.043 ; -531.374      ;
; divisor:inst2|aux   ; -2.254 ; -31.436       ;
; divisor2s:inst1|aux ; -0.285 ; -0.498        ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clock               ; 0.401 ; 0.000         ;
; divisor:inst2|aux   ; 0.402 ; 0.000         ;
; divisor2s:inst1|aux ; 0.403 ; 0.000         ;
+---------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clock               ; -3.000 ; -175.492          ;
; divisor:inst2|aux   ; -1.487 ; -29.740           ;
; divisor2s:inst1|aux ; -1.487 ; -4.461            ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                    ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.043 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.075     ; 8.970      ;
; -8.043 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 8.970      ;
; -8.041 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; clock        ; clock       ; 1.000        ; -0.075     ; 8.968      ;
; -8.027 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]   ; clock        ; clock       ; 1.000        ; -0.084     ; 8.945      ;
; -8.019 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.075     ; 8.946      ;
; -8.019 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 8.946      ;
; -8.017 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; clock        ; clock       ; 1.000        ; -0.075     ; 8.944      ;
; -8.003 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]   ; clock        ; clock       ; 1.000        ; -0.084     ; 8.921      ;
; -7.989 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.075     ; 8.916      ;
; -7.989 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 8.916      ;
; -7.987 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; clock        ; clock       ; 1.000        ; -0.075     ; 8.914      ;
; -7.973 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]   ; clock        ; clock       ; 1.000        ; -0.084     ; 8.891      ;
; -7.920 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.075     ; 8.847      ;
; -7.920 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 8.847      ;
; -7.918 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; clock        ; clock       ; 1.000        ; -0.075     ; 8.845      ;
; -7.904 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]   ; clock        ; clock       ; 1.000        ; -0.084     ; 8.822      ;
; -7.860 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.075     ; 8.787      ;
; -7.860 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 8.787      ;
; -7.858 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; clock        ; clock       ; 1.000        ; -0.075     ; 8.785      ;
; -7.844 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4]  ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]   ; clock        ; clock       ; 1.000        ; -0.084     ; 8.762      ;
; -7.828 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.756      ;
; -7.828 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.756      ;
; -7.827 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.755      ;
; -7.826 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.754      ;
; -7.825 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[8]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.753      ;
; -7.825 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[10] ; clock        ; clock       ; 1.000        ; -0.074     ; 8.753      ;
; -7.824 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.752      ;
; -7.823 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.751      ;
; -7.804 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.732      ;
; -7.804 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.732      ;
; -7.803 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.731      ;
; -7.802 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.730      ;
; -7.801 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[8]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.729      ;
; -7.801 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[10] ; clock        ; clock       ; 1.000        ; -0.074     ; 8.729      ;
; -7.800 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.728      ;
; -7.799 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.727      ;
; -7.774 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[16] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.692      ;
; -7.774 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.702      ;
; -7.774 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.702      ;
; -7.773 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[29] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.691      ;
; -7.773 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.701      ;
; -7.772 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[27] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.690      ;
; -7.772 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.700      ;
; -7.771 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[31] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.689      ;
; -7.771 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[8]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.699      ;
; -7.771 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[10] ; clock        ; clock       ; 1.000        ; -0.074     ; 8.699      ;
; -7.770 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[20] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.688      ;
; -7.770 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.698      ;
; -7.769 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[12] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.687      ;
; -7.769 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.697      ;
; -7.768 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.075     ; 8.695      ;
; -7.768 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 8.695      ;
; -7.766 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[24] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.684      ;
; -7.766 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; clock        ; clock       ; 1.000        ; -0.075     ; 8.693      ;
; -7.765 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[11] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.683      ;
; -7.764 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[28] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.682      ;
; -7.761 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[30] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.679      ;
; -7.760 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[13] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.678      ;
; -7.752 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5]  ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]   ; clock        ; clock       ; 1.000        ; -0.084     ; 8.670      ;
; -7.750 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[16] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.668      ;
; -7.749 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[29] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.667      ;
; -7.748 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[27] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.666      ;
; -7.747 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[31] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.665      ;
; -7.746 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[20] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.664      ;
; -7.745 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[12] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.663      ;
; -7.742 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[24] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.660      ;
; -7.741 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[11] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.659      ;
; -7.740 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[28] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.658      ;
; -7.737 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[30] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.655      ;
; -7.736 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[13] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.654      ;
; -7.729 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[19] ; clock        ; clock       ; 1.000        ; -0.081     ; 8.650      ;
; -7.720 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[16] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.638      ;
; -7.719 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[29] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.637      ;
; -7.718 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[27] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.636      ;
; -7.717 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[31] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.635      ;
; -7.716 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[20] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.634      ;
; -7.715 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[12] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.633      ;
; -7.712 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[24] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.630      ;
; -7.711 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[11] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.629      ;
; -7.710 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[28] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.628      ;
; -7.707 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[30] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.625      ;
; -7.706 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[13] ; clock        ; clock       ; 1.000        ; -0.084     ; 8.624      ;
; -7.705 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.633      ;
; -7.705 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.633      ;
; -7.705 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[19] ; clock        ; clock       ; 1.000        ; -0.081     ; 8.626      ;
; -7.704 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.632      ;
; -7.703 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.631      ;
; -7.702 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[8]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.630      ;
; -7.702 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[10] ; clock        ; clock       ; 1.000        ; -0.074     ; 8.630      ;
; -7.701 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.629      ;
; -7.700 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.628      ;
; -7.684 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.612      ;
; -7.684 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.612      ;
; -7.682 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.610      ;
; -7.675 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[19] ; clock        ; clock       ; 1.000        ; -0.081     ; 8.596      ;
; -7.668 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]   ; clock        ; clock       ; 1.000        ; -0.083     ; 8.587      ;
; -7.659 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[12] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.064     ; 8.597      ;
; -7.659 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[12] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.064     ; 8.597      ;
; -7.657 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[12] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; clock        ; clock       ; 1.000        ; -0.064     ; 8.595      ;
; -7.655 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.074     ; 8.583      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor:inst2|aux'                                                                                                                 ;
+--------+-----------------------------------+-----------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-------------------+-------------------+--------------+------------+------------+
; -2.254 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.074     ; 3.182      ;
; -2.251 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.074     ; 3.179      ;
; -2.250 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.074     ; 3.178      ;
; -2.247 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.074     ; 3.175      ;
; -2.231 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 3.160      ;
; -2.227 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 3.156      ;
; -2.214 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 3.143      ;
; -2.210 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 3.139      ;
; -2.209 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.074     ; 3.137      ;
; -2.207 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 3.136      ;
; -2.205 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.074     ; 3.133      ;
; -2.203 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 3.132      ;
; -2.179 ; contador_relogio:gf|contagemHL[2] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 3.109      ;
; -2.175 ; contador_relogio:gf|contagemHL[2] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 3.105      ;
; -2.167 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.074     ; 3.095      ;
; -2.164 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.074     ; 3.092      ;
; -2.144 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 3.073      ;
; -2.127 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 3.056      ;
; -2.124 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 3.054      ;
; -2.123 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 3.053      ;
; -2.122 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.074     ; 3.050      ;
; -2.120 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 3.050      ;
; -2.120 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 3.049      ;
; -2.119 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 3.049      ;
; -2.112 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 3.041      ;
; -2.108 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 3.037      ;
; -2.036 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.966      ;
; -2.032 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.074     ; 2.960      ;
; -2.030 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.959      ;
; -2.028 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.074     ; 2.956      ;
; -2.026 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.955      ;
; -2.025 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.954      ;
; -2.004 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.074     ; 2.932      ;
; -2.000 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.074     ; 2.928      ;
; -1.945 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.074     ; 2.873      ;
; -1.943 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.872      ;
; -1.940 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.869      ;
; -1.936 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.865      ;
; -1.922 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.851      ;
; -1.918 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.847      ;
; -1.917 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.074     ; 2.845      ;
; -1.904 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.833      ;
; -1.904 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.833      ;
; -1.904 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.833      ;
; -1.891 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.821      ;
; -1.887 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.817      ;
; -1.874 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.804      ;
; -1.872 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.802      ;
; -1.865 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.074     ; 2.793      ;
; -1.861 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.074     ; 2.789      ;
; -1.853 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.782      ;
; -1.835 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.764      ;
; -1.820 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemSH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.750      ;
; -1.820 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemSH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.750      ;
; -1.820 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemSH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.750      ;
; -1.815 ; contador_relogio:gf|contagemHH[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.745      ;
; -1.814 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.744      ;
; -1.811 ; contador_relogio:gf|contagemHH[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.741      ;
; -1.784 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemSH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.714      ;
; -1.784 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemSH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.714      ;
; -1.784 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemSH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.714      ;
; -1.778 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.074     ; 2.706      ;
; -1.758 ; contador_relogio:gf|contagemHL[2] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.688      ;
; -1.756 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.686      ;
; -1.756 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.686      ;
; -1.756 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.686      ;
; -1.732 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.662      ;
; -1.732 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.662      ;
; -1.732 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.662      ;
; -1.721 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.650      ;
; -1.721 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.650      ;
; -1.721 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemML[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.650      ;
; -1.721 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemML[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.650      ;
; -1.704 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.634      ;
; -1.698 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemSH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.070     ; 2.630      ;
; -1.698 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemSH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.070     ; 2.630      ;
; -1.698 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemSH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.070     ; 2.630      ;
; -1.685 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.614      ;
; -1.685 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.614      ;
; -1.685 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemML[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.614      ;
; -1.685 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemML[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.614      ;
; -1.676 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.605      ;
; -1.676 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.605      ;
; -1.676 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.605      ;
; -1.657 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.586      ;
; -1.657 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.586      ;
; -1.657 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.586      ;
; -1.648 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.578      ;
; -1.646 ; contador_relogio:gf|contagemHH[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.576      ;
; -1.642 ; contador_relogio:gf|contagemHH[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.572      ;
; -1.640 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.569      ;
; -1.640 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.569      ;
; -1.640 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.073     ; 2.569      ;
; -1.637 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.567      ;
; -1.637 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.567      ;
; -1.637 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.567      ;
; -1.607 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemSH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.537      ;
; -1.607 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemSH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.537      ;
; -1.607 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemSH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.072     ; 2.537      ;
; -1.599 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.071     ; 2.530      ;
+--------+-----------------------------------+-----------------------------------+-------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor2s:inst1|aux'                                                                                       ;
+--------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; -0.285 ; menu:5484822|aux[0] ; menu:5484822|aux[2] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.071     ; 1.216      ;
; -0.213 ; menu:5484822|aux[2] ; menu:5484822|aux[0] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.071     ; 1.144      ;
; 0.018  ; menu:5484822|aux[0] ; menu:5484822|aux[1] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.071     ; 0.913      ;
; 0.018  ; menu:5484822|aux[1] ; menu:5484822|aux[2] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.071     ; 0.913      ;
; 0.035  ; menu:5484822|aux[1] ; menu:5484822|aux[0] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.071     ; 0.896      ;
; 0.161  ; menu:5484822|aux[2] ; menu:5484822|aux[2] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.071     ; 0.770      ;
; 0.161  ; menu:5484822|aux[0] ; menu:5484822|aux[0] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.071     ; 0.770      ;
; 0.161  ; menu:5484822|aux[1] ; menu:5484822|aux[1] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.071     ; 0.770      ;
+--------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+
; 0.401 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.initialize ; lcd_example:64489988|lcd_controller_v2_1:dut|state.initialize ; clock               ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.send       ; lcd_example:64489988|lcd_controller_v2_1:dut|state.send       ; clock               ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.power_up   ; lcd_example:64489988|lcd_controller_v2_1:dut|state.power_up   ; clock               ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; lcd_example:64489988|char[3]                                  ; lcd_example:64489988|char[3]                                  ; clock               ; clock       ; 0.000        ; 0.072      ; 0.669      ;
; 0.455 ; divisor:inst2|cont[25]                                        ; divisor:inst2|cont[25]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 0.722      ;
; 0.595 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.send       ; lcd_example:64489988|lcd_controller_v2_1:dut|e                ; clock               ; clock       ; 0.000        ; 0.551      ; 1.341      ;
; 0.688 ; divisor2s:inst1|cont[1]                                       ; divisor2s:inst1|cont[1]                                       ; clock               ; clock       ; 0.000        ; 0.092      ; 0.975      ;
; 0.689 ; divisor:inst2|cont[1]                                         ; divisor:inst2|cont[1]                                         ; clock               ; clock       ; 0.000        ; 0.091      ; 0.975      ;
; 0.696 ; divisor:inst2|cont[24]                                        ; divisor:inst2|cont[24]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 0.963      ;
; 0.703 ; divisor2s:inst1|cont[3]                                       ; divisor2s:inst1|cont[3]                                       ; clock               ; clock       ; 0.000        ; 0.074      ; 0.972      ;
; 0.705 ; divisor2s:inst1|cont[11]                                      ; divisor2s:inst1|cont[11]                                      ; clock               ; clock       ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; divisor2s:inst1|cont[10]                                      ; divisor2s:inst1|cont[10]                                      ; clock               ; clock       ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; divisor2s:inst1|cont[8]                                       ; divisor2s:inst1|cont[8]                                       ; clock               ; clock       ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; divisor2s:inst1|cont[2]                                       ; divisor2s:inst1|cont[2]                                       ; clock               ; clock       ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; divisor:inst2|cont[3]                                         ; divisor:inst2|cont[3]                                         ; clock               ; clock       ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; divisor2s:inst1|cont[16]                                      ; divisor2s:inst1|cont[16]                                      ; clock               ; clock       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; divisor2s:inst1|cont[9]                                       ; divisor2s:inst1|cont[9]                                       ; clock               ; clock       ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; divisor2s:inst1|cont[5]                                       ; divisor2s:inst1|cont[5]                                       ; clock               ; clock       ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; divisor:inst2|cont[19]                                        ; divisor:inst2|cont[19]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; divisor:inst2|cont[12]                                        ; divisor:inst2|cont[12]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; divisor2s:inst1|cont[24]                                      ; divisor2s:inst1|cont[24]                                      ; clock               ; clock       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; divisor2s:inst1|cont[18]                                      ; divisor2s:inst1|cont[18]                                      ; clock               ; clock       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; divisor:inst2|cont[16]                                        ; divisor:inst2|cont[16]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; divisor:inst2|cont[11]                                        ; divisor:inst2|cont[11]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; divisor:inst2|cont[2]                                         ; divisor:inst2|cont[2]                                         ; clock               ; clock       ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; divisor:inst2|cont[15]                                        ; divisor:inst2|cont[15]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; divisor:inst2|cont[9]                                         ; divisor:inst2|cont[9]                                         ; clock               ; clock       ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; divisor2s:inst1|cont[6]                                       ; divisor2s:inst1|cont[6]                                       ; clock               ; clock       ; 0.000        ; 0.074      ; 0.978      ;
; 0.709 ; divisor2s:inst1|cont[4]                                       ; divisor2s:inst1|cont[4]                                       ; clock               ; clock       ; 0.000        ; 0.074      ; 0.978      ;
; 0.710 ; divisor:inst2|cont[23]                                        ; divisor:inst2|cont[23]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; divisor:inst2|cont[14]                                        ; divisor:inst2|cont[14]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; divisor:inst2|cont[6]                                         ; divisor:inst2|cont[6]                                         ; clock               ; clock       ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; divisor:inst2|cont[4]                                         ; divisor:inst2|cont[4]                                         ; clock               ; clock       ; 0.000        ; 0.072      ; 0.978      ;
; 0.713 ; divisor:inst2|cont[22]                                        ; divisor:inst2|cont[22]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; divisor:inst2|cont[20]                                        ; divisor:inst2|cont[20]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 0.980      ;
; 0.726 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.initialize ; lcd_example:64489988|lcd_controller_v2_1:dut|busy             ; clock               ; clock       ; 0.000        ; 0.073      ; 0.994      ;
; 0.735 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.ready      ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[6]      ; clock               ; clock       ; 0.000        ; 0.073      ; 1.003      ;
; 0.738 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.ready      ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[7]      ; clock               ; clock       ; 0.000        ; 0.073      ; 1.006      ;
; 0.738 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.ready      ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[3]      ; clock               ; clock       ; 0.000        ; 0.073      ; 1.006      ;
; 0.779 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.ready      ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[4]      ; clock               ; clock       ; 0.000        ; 0.073      ; 1.047      ;
; 0.790 ; lcd_example:64489988|char[4]                                  ; lcd_example:64489988|lcd_bus[0]                               ; clock               ; clock       ; 0.000        ; 0.502      ; 1.487      ;
; 0.827 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.send       ; lcd_example:64489988|lcd_controller_v2_1:dut|state.ready      ; clock               ; clock       ; 0.000        ; 0.072      ; 1.094      ;
; 0.851 ; lcd_example:64489988|char[3]                                  ; lcd_example:64489988|lcd_bus[0]                               ; clock               ; clock       ; 0.000        ; 0.499      ; 1.545      ;
; 0.871 ; divisor:inst2|aux                                             ; divisor:inst2|aux                                             ; divisor:inst2|aux   ; clock       ; 0.000        ; 2.385      ; 3.721      ;
; 0.901 ; divisor2s:inst1|aux                                           ; divisor2s:inst1|aux                                           ; divisor2s:inst1|aux ; clock       ; 0.000        ; 2.418      ; 3.784      ;
; 0.908 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[31]    ; lcd_example:64489988|lcd_controller_v2_1:dut|e                ; clock               ; clock       ; 0.000        ; 0.554      ; 1.657      ;
; 0.938 ; lcd_example:64489988|char[4]                                  ; lcd_example:64489988|char[4]                                  ; clock               ; clock       ; 0.000        ; 0.072      ; 1.205      ;
; 1.007 ; divisor2s:inst1|cont[0]                                       ; divisor2s:inst1|cont[1]                                       ; clock               ; clock       ; 0.000        ; 0.092      ; 1.294      ;
; 1.011 ; divisor:inst2|cont[0]                                         ; divisor:inst2|cont[1]                                         ; clock               ; clock       ; 0.000        ; 0.091      ; 1.297      ;
; 1.015 ; divisor:inst2|cont[24]                                        ; divisor:inst2|cont[25]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 1.282      ;
; 1.024 ; divisor2s:inst1|cont[2]                                       ; divisor2s:inst1|cont[3]                                       ; clock               ; clock       ; 0.000        ; 0.074      ; 1.293      ;
; 1.024 ; divisor2s:inst1|cont[10]                                      ; divisor2s:inst1|cont[11]                                      ; clock               ; clock       ; 0.000        ; 0.074      ; 1.293      ;
; 1.024 ; divisor2s:inst1|cont[8]                                       ; divisor2s:inst1|cont[9]                                       ; clock               ; clock       ; 0.000        ; 0.074      ; 1.293      ;
; 1.025 ; divisor2s:inst1|cont[3]                                       ; divisor2s:inst1|cont[4]                                       ; clock               ; clock       ; 0.000        ; 0.074      ; 1.294      ;
; 1.026 ; divisor:inst2|cont[2]                                         ; divisor:inst2|cont[3]                                         ; clock               ; clock       ; 0.000        ; 0.072      ; 1.293      ;
; 1.027 ; divisor2s:inst1|cont[4]                                       ; divisor2s:inst1|cont[5]                                       ; clock               ; clock       ; 0.000        ; 0.074      ; 1.296      ;
; 1.027 ; divisor:inst2|cont[3]                                         ; divisor:inst2|cont[4]                                         ; clock               ; clock       ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; divisor2s:inst1|cont[17]                                      ; divisor2s:inst1|cont[18]                                      ; clock               ; clock       ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; divisor:inst2|cont[14]                                        ; divisor:inst2|cont[15]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; divisor:inst2|cont[19]                                        ; divisor:inst2|cont[20]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 1.295      ;
; 1.030 ; divisor2s:inst1|cont[9]                                       ; divisor2s:inst1|cont[10]                                      ; clock               ; clock       ; 0.000        ; 0.074      ; 1.299      ;
; 1.030 ; divisor2s:inst1|cont[5]                                       ; divisor2s:inst1|cont[6]                                       ; clock               ; clock       ; 0.000        ; 0.074      ; 1.299      ;
; 1.031 ; divisor2s:inst1|cont[7]                                       ; divisor2s:inst1|cont[8]                                       ; clock               ; clock       ; 0.000        ; 0.074      ; 1.300      ;
; 1.031 ; divisor:inst2|cont[22]                                        ; divisor:inst2|cont[23]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; divisor:inst2|cont[13]                                        ; divisor:inst2|cont[14]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; divisor:inst2|cont[12]                                        ; divisor:inst2|cont[14]                                        ; clock               ; clock       ; 0.000        ; 0.081      ; 1.307      ;
; 1.031 ; divisor:inst2|cont[11]                                        ; divisor:inst2|cont[12]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; divisor:inst2|cont[8]                                         ; divisor:inst2|cont[9]                                         ; clock               ; clock       ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; divisor:inst2|cont[15]                                        ; divisor:inst2|cont[16]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; divisor:inst2|cont[10]                                        ; divisor:inst2|cont[11]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; divisor:inst2|cont[21]                                        ; divisor:inst2|cont[22]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; divisor:inst2|cont[23]                                        ; divisor:inst2|cont[24]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 1.301      ;
; 1.039 ; divisor2s:inst1|cont[2]                                       ; divisor2s:inst1|cont[4]                                       ; clock               ; clock       ; 0.000        ; 0.074      ; 1.308      ;
; 1.039 ; divisor2s:inst1|cont[8]                                       ; divisor2s:inst1|cont[10]                                      ; clock               ; clock       ; 0.000        ; 0.074      ; 1.308      ;
; 1.040 ; divisor2s:inst1|cont[16]                                      ; divisor2s:inst1|cont[18]                                      ; clock               ; clock       ; 0.000        ; 0.073      ; 1.308      ;
; 1.041 ; divisor2s:inst1|cont[22]                                      ; divisor2s:inst1|cont[24]                                      ; clock               ; clock       ; 0.000        ; 0.073      ; 1.309      ;
; 1.041 ; divisor:inst2|cont[2]                                         ; divisor:inst2|cont[4]                                         ; clock               ; clock       ; 0.000        ; 0.072      ; 1.308      ;
; 1.043 ; divisor2s:inst1|cont[4]                                       ; divisor2s:inst1|cont[6]                                       ; clock               ; clock       ; 0.000        ; 0.074      ; 1.312      ;
; 1.043 ; divisor2s:inst1|cont[6]                                       ; divisor2s:inst1|cont[8]                                       ; clock               ; clock       ; 0.000        ; 0.074      ; 1.312      ;
; 1.044 ; divisor:inst2|cont[14]                                        ; divisor:inst2|cont[16]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 1.311      ;
; 1.045 ; divisor:inst2|cont[4]                                         ; divisor:inst2|cont[6]                                         ; clock               ; clock       ; 0.000        ; 0.072      ; 1.312      ;
; 1.047 ; divisor:inst2|cont[20]                                        ; divisor:inst2|cont[22]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 1.314      ;
; 1.047 ; divisor:inst2|cont[22]                                        ; divisor:inst2|cont[24]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 1.314      ;
; 1.047 ; divisor:inst2|cont[10]                                        ; divisor:inst2|cont[12]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 1.314      ;
; 1.049 ; lcd_example:64489988|char[3]                                  ; lcd_example:64489988|lcd_bus[9]                               ; clock               ; clock       ; 0.000        ; 0.069      ; 1.313      ;
; 1.073 ; lcd_example:64489988|char[4]                                  ; lcd_example:64489988|lcd_bus[9]                               ; clock               ; clock       ; 0.000        ; 0.072      ; 1.340      ;
; 1.075 ; divisor2s:inst1|cont[22]                                      ; divisor2s:inst1|cont[22]                                      ; clock               ; clock       ; 0.000        ; 0.073      ; 1.343      ;
; 1.075 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[31]    ; lcd_example:64489988|lcd_controller_v2_1:dut|state.send       ; clock               ; clock       ; 0.000        ; 0.076      ; 1.346      ;
; 1.076 ; divisor:inst2|cont[13]                                        ; divisor:inst2|cont[13]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 1.343      ;
; 1.077 ; divisor:inst2|cont[21]                                        ; divisor:inst2|cont[21]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 1.344      ;
; 1.080 ; divisor:inst2|cont[7]                                         ; divisor:inst2|cont[7]                                         ; clock               ; clock       ; 0.000        ; 0.072      ; 1.347      ;
; 1.082 ; lcd_example:64489988|lcd_enable                               ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]      ; clock               ; clock       ; 0.000        ; 0.082      ; 1.359      ;
; 1.104 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.initialize ; lcd_example:64489988|lcd_controller_v2_1:dut|state.ready      ; clock               ; clock       ; 0.000        ; 0.073      ; 1.372      ;
; 1.119 ; divisor2s:inst1|cont[3]                                       ; divisor2s:inst1|cont[5]                                       ; clock               ; clock       ; 0.000        ; 0.074      ; 1.388      ;
; 1.123 ; lcd_example:64489988|lcd_controller_v2_1:dut|rs               ; lcd_example:64489988|lcd_controller_v2_1:dut|rs               ; clock               ; clock       ; 0.000        ; 0.073      ; 1.391      ;
; 1.125 ; divisor:inst2|cont[13]                                        ; divisor:inst2|cont[15]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 1.392      ;
; 1.125 ; divisor2s:inst1|cont[9]                                       ; divisor2s:inst1|cont[11]                                      ; clock               ; clock       ; 0.000        ; 0.074      ; 1.394      ;
; 1.126 ; divisor2s:inst1|cont[7]                                       ; divisor2s:inst1|cont[9]                                       ; clock               ; clock       ; 0.000        ; 0.074      ; 1.395      ;
; 1.127 ; divisor:inst2|cont[9]                                         ; divisor:inst2|cont[11]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 1.394      ;
; 1.128 ; divisor:inst2|cont[21]                                        ; divisor:inst2|cont[23]                                        ; clock               ; clock       ; 0.000        ; 0.072      ; 1.395      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor:inst2|aux'                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.402 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; contador_relogio:gf|contagemHH[0] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemML[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemSH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemSH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemSL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemSL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemSL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemML[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemSH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemSL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.684      ;
; 0.493 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemML[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.760      ;
; 0.497 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemSL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.764      ;
; 0.498 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemSH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.765      ;
; 0.499 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.766      ;
; 0.507 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.774      ;
; 0.652 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemSH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.919      ;
; 0.670 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.937      ;
; 0.683 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemSL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 0.950      ;
; 0.735 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemSH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.002      ;
; 0.737 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemSL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.004      ;
; 0.737 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemSL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.004      ;
; 0.744 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemML[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.011      ;
; 0.746 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.013      ;
; 0.747 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.014      ;
; 0.748 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.015      ;
; 0.757 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.024      ;
; 0.758 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemSH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.025      ;
; 0.776 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.043      ;
; 0.781 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.048      ;
; 0.782 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.049      ;
; 0.871 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemSL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.070      ; 1.136      ;
; 1.088 ; contador_relogio:gf|contagemHL[2] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.355      ;
; 1.110 ; contador_relogio:gf|contagemHL[2] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.377      ;
; 1.122 ; contador_relogio:gf|contagemHH[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.389      ;
; 1.141 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemSL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.070      ; 1.406      ;
; 1.161 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.428      ;
; 1.164 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemSL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.074      ; 1.433      ;
; 1.166 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.433      ;
; 1.174 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.441      ;
; 1.188 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.455      ;
; 1.240 ; contador_relogio:gf|contagemHH[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.507      ;
; 1.241 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.508      ;
; 1.269 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.536      ;
; 1.279 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.546      ;
; 1.337 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.604      ;
; 1.374 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.641      ;
; 1.378 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.645      ;
; 1.400 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemSL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.070      ; 1.665      ;
; 1.583 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.850      ;
; 1.590 ; contador_relogio:gf|contagemHL[2] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.857      ;
; 1.604 ; contador_relogio:gf|contagemHL[2] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 1.871      ;
; 1.653 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.070      ; 1.918      ;
; 1.655 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.070      ; 1.920      ;
; 1.656 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.070      ; 1.921      ;
; 1.666 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 1.932      ;
; 1.668 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 1.934      ;
; 1.669 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 1.935      ;
; 1.721 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 1.987      ;
; 1.723 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 1.989      ;
; 1.724 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 1.990      ;
; 1.745 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.070      ; 2.010      ;
; 1.747 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.070      ; 2.012      ;
; 1.748 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.070      ; 2.013      ;
; 1.779 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.070      ; 2.044      ;
; 1.781 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.070      ; 2.046      ;
; 1.782 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.070      ; 2.047      ;
; 1.829 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 2.095      ;
; 1.831 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 2.097      ;
; 1.832 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 2.098      ;
; 1.867 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 2.133      ;
; 1.868 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 2.135      ;
; 1.869 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 2.135      ;
; 1.870 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 2.136      ;
; 1.881 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 2.147      ;
; 1.881 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 2.147      ;
; 1.881 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemML[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 2.147      ;
; 1.881 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemML[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 2.147      ;
; 1.888 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 2.154      ;
; 1.888 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 2.154      ;
; 1.888 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemML[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 2.154      ;
; 1.888 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemML[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 2.154      ;
; 1.904 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 2.171      ;
; 1.906 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 2.173      ;
; 1.907 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 2.174      ;
; 1.923 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.070      ; 2.188      ;
; 1.925 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.070      ; 2.190      ;
; 1.926 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.070      ; 2.191      ;
; 1.947 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 2.213      ;
; 1.949 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 2.215      ;
; 1.950 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.071      ; 2.216      ;
; 1.968 ; contador_relogio:gf|contagemHH[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 2.235      ;
; 1.974 ; contador_relogio:gf|contagemHH[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.072      ; 2.241      ;
+-------+-----------------------------------+-----------------------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor2s:inst1|aux'                                                                                       ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; menu:5484822|aux[2] ; menu:5484822|aux[2] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; menu:5484822|aux[1] ; menu:5484822|aux[1] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; menu:5484822|aux[0] ; menu:5484822|aux[0] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.071      ; 0.684      ;
; 0.528 ; menu:5484822|aux[1] ; menu:5484822|aux[2] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.071      ; 0.794      ;
; 0.528 ; menu:5484822|aux[0] ; menu:5484822|aux[1] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.071      ; 0.794      ;
; 0.553 ; menu:5484822|aux[1] ; menu:5484822|aux[0] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.071      ; 0.819      ;
; 0.763 ; menu:5484822|aux[0] ; menu:5484822|aux[2] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.071      ; 1.029      ;
; 0.789 ; menu:5484822|aux[2] ; menu:5484822|aux[0] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.071      ; 1.055      ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; -3.261 ; -188.810      ;
; divisor:inst2|aux   ; -0.558 ; -5.218        ;
; divisor2s:inst1|aux ; 0.370  ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clock               ; 0.186 ; 0.000         ;
; divisor2s:inst1|aux ; 0.187 ; 0.000         ;
; divisor:inst2|aux   ; 0.187 ; 0.000         ;
+---------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clock               ; -3.000 ; -126.688          ;
; divisor:inst2|aux   ; -1.000 ; -20.000           ;
; divisor2s:inst1|aux ; -1.000 ; -3.000            ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                    ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.261 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.039     ; 4.209      ;
; -3.260 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.039     ; 4.208      ;
; -3.258 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; clock        ; clock       ; 1.000        ; -0.039     ; 4.206      ;
; -3.217 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]   ; clock        ; clock       ; 1.000        ; -0.046     ; 4.158      ;
; -3.207 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.039     ; 4.155      ;
; -3.206 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.039     ; 4.154      ;
; -3.206 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.039     ; 4.154      ;
; -3.205 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.039     ; 4.153      ;
; -3.204 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; clock        ; clock       ; 1.000        ; -0.039     ; 4.152      ;
; -3.203 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; clock        ; clock       ; 1.000        ; -0.039     ; 4.151      ;
; -3.186 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.136      ;
; -3.186 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.136      ;
; -3.184 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.134      ;
; -3.184 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.134      ;
; -3.183 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[8]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.133      ;
; -3.182 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.132      ;
; -3.182 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[10] ; clock        ; clock       ; 1.000        ; -0.037     ; 4.132      ;
; -3.181 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.131      ;
; -3.163 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]   ; clock        ; clock       ; 1.000        ; -0.046     ; 4.104      ;
; -3.162 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.039     ; 4.110      ;
; -3.162 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]   ; clock        ; clock       ; 1.000        ; -0.046     ; 4.103      ;
; -3.161 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[16] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.102      ;
; -3.161 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.039     ; 4.109      ;
; -3.160 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[29] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.101      ;
; -3.159 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[27] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.100      ;
; -3.159 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; clock        ; clock       ; 1.000        ; -0.039     ; 4.107      ;
; -3.158 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[31] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.099      ;
; -3.157 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[20] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.098      ;
; -3.156 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[12] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.097      ;
; -3.153 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[24] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.094      ;
; -3.152 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[11] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.093      ;
; -3.151 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[28] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.092      ;
; -3.147 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[13] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.088      ;
; -3.147 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[30] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.088      ;
; -3.132 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.082      ;
; -3.132 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.082      ;
; -3.131 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.081      ;
; -3.131 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.081      ;
; -3.130 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.080      ;
; -3.130 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.080      ;
; -3.129 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.079      ;
; -3.129 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.079      ;
; -3.129 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[8]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.079      ;
; -3.128 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[8]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.078      ;
; -3.128 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.078      ;
; -3.128 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[10] ; clock        ; clock       ; 1.000        ; -0.037     ; 4.078      ;
; -3.127 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.039     ; 4.075      ;
; -3.127 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.077      ;
; -3.127 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[10] ; clock        ; clock       ; 1.000        ; -0.037     ; 4.077      ;
; -3.127 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.077      ;
; -3.126 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.039     ; 4.074      ;
; -3.126 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.076      ;
; -3.124 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[19] ; clock        ; clock       ; 1.000        ; -0.043     ; 4.068      ;
; -3.124 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; clock        ; clock       ; 1.000        ; -0.039     ; 4.072      ;
; -3.118 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]   ; clock        ; clock       ; 1.000        ; -0.046     ; 4.059      ;
; -3.107 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[16] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.048      ;
; -3.106 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[16] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.047      ;
; -3.106 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[29] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.047      ;
; -3.105 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[29] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.046      ;
; -3.105 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[27] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.046      ;
; -3.104 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[27] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.045      ;
; -3.104 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[31] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.045      ;
; -3.103 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[31] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.044      ;
; -3.103 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[20] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.044      ;
; -3.102 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[20] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.043      ;
; -3.102 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[12] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.043      ;
; -3.101 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[12] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.042      ;
; -3.099 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[24] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.040      ;
; -3.098 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[24] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.039      ;
; -3.098 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[11] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.039      ;
; -3.097 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[11] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.038      ;
; -3.097 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[28] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.038      ;
; -3.096 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[28] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.037      ;
; -3.093 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[13] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.034      ;
; -3.093 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[30] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.034      ;
; -3.092 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[13] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.033      ;
; -3.092 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[30] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.033      ;
; -3.089 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.039     ; 4.037      ;
; -3.088 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.039     ; 4.036      ;
; -3.087 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.037      ;
; -3.087 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.037      ;
; -3.086 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; clock        ; clock       ; 1.000        ; -0.039     ; 4.034      ;
; -3.085 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.035      ;
; -3.085 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.035      ;
; -3.084 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[8]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.034      ;
; -3.083 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[5]  ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]   ; clock        ; clock       ; 1.000        ; -0.046     ; 4.024      ;
; -3.083 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[1]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.033      ;
; -3.083 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[10] ; clock        ; clock       ; 1.000        ; -0.037     ; 4.033      ;
; -3.082 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[4]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.032      ;
; -3.070 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[3]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[19] ; clock        ; clock       ; 1.000        ; -0.043     ; 4.014      ;
; -3.069 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[11] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.030     ; 4.026      ;
; -3.069 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[0]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[19] ; clock        ; clock       ; 1.000        ; -0.043     ; 4.013      ;
; -3.068 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[11] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.030     ; 4.025      ;
; -3.066 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[11] ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[6]  ; clock        ; clock       ; 1.000        ; -0.030     ; 4.023      ;
; -3.062 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[16] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.003      ;
; -3.061 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.011      ;
; -3.061 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[29] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.002      ;
; -3.060 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[7]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[9]  ; clock        ; clock       ; 1.000        ; -0.037     ; 4.010      ;
; -3.060 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[27] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.001      ;
; -3.059 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[2]  ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[31] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.000      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor:inst2|aux'                                                                                                                 ;
+--------+-----------------------------------+-----------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-------------------+-------------------+--------------+------------+------------+
; -0.558 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.508      ;
; -0.556 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.506      ;
; -0.527 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.038     ; 1.476      ;
; -0.525 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.038     ; 1.474      ;
; -0.501 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.038     ; 1.450      ;
; -0.499 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.038     ; 1.448      ;
; -0.491 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.441      ;
; -0.489 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.439      ;
; -0.487 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.437      ;
; -0.479 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.038     ; 1.428      ;
; -0.477 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.038     ; 1.426      ;
; -0.475 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.426      ;
; -0.474 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.424      ;
; -0.472 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.423      ;
; -0.472 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.423      ;
; -0.472 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.422      ;
; -0.472 ; contador_relogio:gf|contagemHL[2] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.423      ;
; -0.470 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.421      ;
; -0.469 ; contador_relogio:gf|contagemHL[2] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.420      ;
; -0.465 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.415      ;
; -0.463 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.413      ;
; -0.456 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.038     ; 1.405      ;
; -0.430 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.380      ;
; -0.430 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.038     ; 1.379      ;
; -0.428 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.378      ;
; -0.420 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.370      ;
; -0.419 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.038     ; 1.368      ;
; -0.417 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.038     ; 1.366      ;
; -0.408 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.038     ; 1.357      ;
; -0.408 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.038     ; 1.357      ;
; -0.406 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.038     ; 1.355      ;
; -0.403 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.353      ;
; -0.401 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.352      ;
; -0.399 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.349      ;
; -0.397 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.347      ;
; -0.394 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.344      ;
; -0.366 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.317      ;
; -0.364 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.315      ;
; -0.359 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.309      ;
; -0.352 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.302      ;
; -0.350 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.301      ;
; -0.350 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.301      ;
; -0.350 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.301      ;
; -0.350 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.300      ;
; -0.348 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.038     ; 1.297      ;
; -0.337 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.038     ; 1.286      ;
; -0.328 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.278      ;
; -0.317 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.268      ;
; -0.314 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.265      ;
; -0.311 ; contador_relogio:gf|contagemHH[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.262      ;
; -0.308 ; contador_relogio:gf|contagemHH[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.259      ;
; -0.308 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.038     ; 1.257      ;
; -0.306 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.038     ; 1.255      ;
; -0.295 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.246      ;
; -0.281 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.231      ;
; -0.280 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemSH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.231      ;
; -0.280 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemSH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.231      ;
; -0.280 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemSH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.231      ;
; -0.261 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.035     ; 1.213      ;
; -0.261 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.035     ; 1.213      ;
; -0.261 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.035     ; 1.213      ;
; -0.257 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.208      ;
; -0.257 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.208      ;
; -0.257 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemML[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.208      ;
; -0.257 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemML[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.208      ;
; -0.257 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemSH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.208      ;
; -0.257 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemSH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.208      ;
; -0.257 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemSH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.208      ;
; -0.254 ; contador_relogio:gf|contagemHL[2] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.205      ;
; -0.253 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.204      ;
; -0.249 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.035     ; 1.201      ;
; -0.249 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.035     ; 1.201      ;
; -0.249 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.035     ; 1.201      ;
; -0.243 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.194      ;
; -0.243 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.194      ;
; -0.243 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.194      ;
; -0.242 ; contador_relogio:gf|contagemHH[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.193      ;
; -0.239 ; contador_relogio:gf|contagemHH[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.190      ;
; -0.237 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.038     ; 1.186      ;
; -0.235 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.185      ;
; -0.234 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.184      ;
; -0.234 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.185      ;
; -0.234 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.185      ;
; -0.234 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemML[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.185      ;
; -0.234 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemML[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.185      ;
; -0.231 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.182      ;
; -0.231 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.182      ;
; -0.231 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.182      ;
; -0.230 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.037     ; 1.180      ;
; -0.220 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.171      ;
; -0.220 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.171      ;
; -0.220 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.171      ;
; -0.219 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemSH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.034     ; 1.172      ;
; -0.219 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemSH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.034     ; 1.172      ;
; -0.219 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemSH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.034     ; 1.172      ;
; -0.211 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.036     ; 1.162      ;
; -0.204 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.038     ; 1.153      ;
; -0.203 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.038     ; 1.152      ;
; -0.199 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.038     ; 1.148      ;
; -0.195 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 1.000        ; -0.034     ; 1.148      ;
+--------+-----------------------------------+-----------------------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor2s:inst1|aux'                                                                                      ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; 0.370 ; menu:5484822|aux[0] ; menu:5484822|aux[2] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.036     ; 0.581      ;
; 0.410 ; menu:5484822|aux[2] ; menu:5484822|aux[0] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.036     ; 0.541      ;
; 0.523 ; menu:5484822|aux[1] ; menu:5484822|aux[0] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.036     ; 0.428      ;
; 0.525 ; menu:5484822|aux[0] ; menu:5484822|aux[1] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.036     ; 0.426      ;
; 0.527 ; menu:5484822|aux[1] ; menu:5484822|aux[2] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.036     ; 0.424      ;
; 0.592 ; menu:5484822|aux[2] ; menu:5484822|aux[2] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; menu:5484822|aux[0] ; menu:5484822|aux[0] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; menu:5484822|aux[1] ; menu:5484822|aux[1] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 1.000        ; -0.036     ; 0.359      ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+
; 0.186 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.initialize ; lcd_example:64489988|lcd_controller_v2_1:dut|state.initialize ; clock               ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.send       ; lcd_example:64489988|lcd_controller_v2_1:dut|state.send       ; clock               ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.power_up   ; lcd_example:64489988|lcd_controller_v2_1:dut|state.power_up   ; clock               ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; lcd_example:64489988|char[3]                                  ; lcd_example:64489988|char[3]                                  ; clock               ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.197 ; divisor:inst2|cont[25]                                        ; divisor:inst2|cont[25]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.318      ;
; 0.229 ; divisor:inst2|aux                                             ; divisor:inst2|aux                                             ; divisor:inst2|aux   ; clock       ; 0.000        ; 1.176      ; 1.624      ;
; 0.266 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.send       ; lcd_example:64489988|lcd_controller_v2_1:dut|e                ; clock               ; clock       ; 0.000        ; 0.245      ; 0.595      ;
; 0.275 ; divisor2s:inst1|aux                                           ; divisor2s:inst1|aux                                           ; divisor2s:inst1|aux ; clock       ; 0.000        ; 1.197      ; 1.691      ;
; 0.297 ; divisor2s:inst1|cont[1]                                       ; divisor2s:inst1|cont[1]                                       ; clock               ; clock       ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; divisor:inst2|cont[1]                                         ; divisor:inst2|cont[1]                                         ; clock               ; clock       ; 0.000        ; 0.045      ; 0.426      ;
; 0.299 ; divisor:inst2|cont[24]                                        ; divisor:inst2|cont[24]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.420      ;
; 0.303 ; divisor2s:inst1|cont[3]                                       ; divisor2s:inst1|cont[3]                                       ; clock               ; clock       ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; divisor2s:inst1|cont[11]                                      ; divisor2s:inst1|cont[11]                                      ; clock               ; clock       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; divisor2s:inst1|cont[10]                                      ; divisor2s:inst1|cont[10]                                      ; clock               ; clock       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; divisor2s:inst1|cont[8]                                       ; divisor2s:inst1|cont[8]                                       ; clock               ; clock       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; divisor2s:inst1|cont[5]                                       ; divisor2s:inst1|cont[5]                                       ; clock               ; clock       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; divisor2s:inst1|cont[2]                                       ; divisor2s:inst1|cont[2]                                       ; clock               ; clock       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; divisor:inst2|cont[19]                                        ; divisor:inst2|cont[19]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; divisor:inst2|cont[12]                                        ; divisor:inst2|cont[12]                                        ; clock               ; clock       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; divisor:inst2|cont[3]                                         ; divisor:inst2|cont[3]                                         ; clock               ; clock       ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; divisor2s:inst1|cont[24]                                      ; divisor2s:inst1|cont[24]                                      ; clock               ; clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; divisor2s:inst1|cont[18]                                      ; divisor2s:inst1|cont[18]                                      ; clock               ; clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; divisor2s:inst1|cont[16]                                      ; divisor2s:inst1|cont[16]                                      ; clock               ; clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; divisor2s:inst1|cont[9]                                       ; divisor2s:inst1|cont[9]                                       ; clock               ; clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; divisor2s:inst1|cont[4]                                       ; divisor2s:inst1|cont[4]                                       ; clock               ; clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; divisor:inst2|cont[16]                                        ; divisor:inst2|cont[16]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; divisor:inst2|cont[15]                                        ; divisor:inst2|cont[15]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; divisor:inst2|cont[14]                                        ; divisor:inst2|cont[14]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; divisor:inst2|cont[11]                                        ; divisor:inst2|cont[11]                                        ; clock               ; clock       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; divisor:inst2|cont[2]                                         ; divisor:inst2|cont[2]                                         ; clock               ; clock       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; divisor2s:inst1|cont[6]                                       ; divisor2s:inst1|cont[6]                                       ; clock               ; clock       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; divisor:inst2|cont[23]                                        ; divisor:inst2|cont[23]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; divisor:inst2|cont[20]                                        ; divisor:inst2|cont[20]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; divisor:inst2|cont[9]                                         ; divisor:inst2|cont[9]                                         ; clock               ; clock       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; divisor:inst2|cont[4]                                         ; divisor:inst2|cont[4]                                         ; clock               ; clock       ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; divisor:inst2|cont[22]                                        ; divisor:inst2|cont[22]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; divisor:inst2|cont[6]                                         ; divisor:inst2|cont[6]                                         ; clock               ; clock       ; 0.000        ; 0.036      ; 0.427      ;
; 0.315 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.initialize ; lcd_example:64489988|lcd_controller_v2_1:dut|busy             ; clock               ; clock       ; 0.000        ; 0.037      ; 0.436      ;
; 0.320 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.ready      ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[6]      ; clock               ; clock       ; 0.000        ; 0.037      ; 0.441      ;
; 0.321 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.ready      ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[3]      ; clock               ; clock       ; 0.000        ; 0.037      ; 0.442      ;
; 0.322 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.ready      ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[7]      ; clock               ; clock       ; 0.000        ; 0.037      ; 0.443      ;
; 0.342 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.ready      ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[4]      ; clock               ; clock       ; 0.000        ; 0.037      ; 0.463      ;
; 0.342 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.send       ; lcd_example:64489988|lcd_controller_v2_1:dut|state.ready      ; clock               ; clock       ; 0.000        ; 0.037      ; 0.463      ;
; 0.343 ; lcd_example:64489988|char[4]                                  ; lcd_example:64489988|lcd_bus[0]                               ; clock               ; clock       ; 0.000        ; 0.226      ; 0.653      ;
; 0.375 ; lcd_example:64489988|char[3]                                  ; lcd_example:64489988|lcd_bus[0]                               ; clock               ; clock       ; 0.000        ; 0.223      ; 0.682      ;
; 0.413 ; lcd_example:64489988|char[4]                                  ; lcd_example:64489988|char[4]                                  ; clock               ; clock       ; 0.000        ; 0.036      ; 0.533      ;
; 0.432 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[31]    ; lcd_example:64489988|lcd_controller_v2_1:dut|e                ; clock               ; clock       ; 0.000        ; 0.248      ; 0.764      ;
; 0.452 ; divisor2s:inst1|cont[3]                                       ; divisor2s:inst1|cont[4]                                       ; clock               ; clock       ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; divisor2s:inst1|cont[5]                                       ; divisor2s:inst1|cont[6]                                       ; clock               ; clock       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; divisor:inst2|cont[19]                                        ; divisor:inst2|cont[20]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; divisor:inst2|cont[3]                                         ; divisor:inst2|cont[4]                                         ; clock               ; clock       ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; divisor2s:inst1|cont[9]                                       ; divisor2s:inst1|cont[10]                                      ; clock               ; clock       ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; divisor:inst2|cont[15]                                        ; divisor:inst2|cont[16]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; divisor:inst2|cont[11]                                        ; divisor:inst2|cont[12]                                        ; clock               ; clock       ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; divisor2s:inst1|cont[0]                                       ; divisor2s:inst1|cont[1]                                       ; clock               ; clock       ; 0.000        ; 0.045      ; 0.584      ;
; 0.455 ; divisor:inst2|cont[23]                                        ; divisor:inst2|cont[24]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; divisor2s:inst1|cont[7]                                       ; divisor2s:inst1|cont[8]                                       ; clock               ; clock       ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; divisor2s:inst1|cont[17]                                      ; divisor2s:inst1|cont[18]                                      ; clock               ; clock       ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; divisor:inst2|cont[21]                                        ; divisor:inst2|cont[22]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; divisor:inst2|cont[13]                                        ; divisor:inst2|cont[14]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; divisor:inst2|cont[0]                                         ; divisor:inst2|cont[1]                                         ; clock               ; clock       ; 0.000        ; 0.045      ; 0.585      ;
; 0.457 ; divisor:inst2|cont[24]                                        ; divisor:inst2|cont[25]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; divisor:inst2|cont[12]                                        ; divisor:inst2|cont[14]                                        ; clock               ; clock       ; 0.000        ; 0.044      ; 0.585      ;
; 0.458 ; divisor2s:inst1|cont[22]                                      ; divisor2s:inst1|cont[22]                                      ; clock               ; clock       ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; divisor:inst2|cont[21]                                        ; divisor:inst2|cont[21]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.579      ;
; 0.462 ; divisor:inst2|cont[13]                                        ; divisor:inst2|cont[13]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; divisor2s:inst1|cont[2]                                       ; divisor2s:inst1|cont[3]                                       ; clock               ; clock       ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; divisor2s:inst1|cont[10]                                      ; divisor2s:inst1|cont[11]                                      ; clock               ; clock       ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; divisor2s:inst1|cont[8]                                       ; divisor2s:inst1|cont[9]                                       ; clock               ; clock       ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; divisor:inst2|cont[7]                                         ; divisor:inst2|cont[7]                                         ; clock               ; clock       ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; divisor2s:inst1|cont[4]                                       ; divisor2s:inst1|cont[5]                                       ; clock               ; clock       ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; divisor:inst2|cont[14]                                        ; divisor:inst2|cont[15]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; divisor:inst2|cont[2]                                         ; divisor:inst2|cont[3]                                         ; clock               ; clock       ; 0.000        ; 0.036      ; 0.583      ;
; 0.465 ; divisor:inst2|cont[22]                                        ; divisor:inst2|cont[23]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; divisor2s:inst1|cont[2]                                       ; divisor2s:inst1|cont[4]                                       ; clock               ; clock       ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; divisor2s:inst1|cont[8]                                       ; divisor2s:inst1|cont[10]                                      ; clock               ; clock       ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; divisor2s:inst1|cont[4]                                       ; divisor2s:inst1|cont[6]                                       ; clock               ; clock       ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; divisor:inst2|cont[14]                                        ; divisor:inst2|cont[16]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; divisor2s:inst1|cont[16]                                      ; divisor2s:inst1|cont[18]                                      ; clock               ; clock       ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; divisor:inst2|cont[2]                                         ; divisor:inst2|cont[4]                                         ; clock               ; clock       ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; divisor2s:inst1|cont[22]                                      ; divisor2s:inst1|cont[24]                                      ; clock               ; clock       ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; divisor2s:inst1|cont[6]                                       ; divisor2s:inst1|cont[8]                                       ; clock               ; clock       ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; divisor:inst2|cont[20]                                        ; divisor:inst2|cont[22]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; divisor:inst2|cont[10]                                        ; divisor:inst2|cont[11]                                        ; clock               ; clock       ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; divisor:inst2|cont[8]                                         ; divisor:inst2|cont[9]                                         ; clock               ; clock       ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; divisor:inst2|cont[4]                                         ; divisor:inst2|cont[6]                                         ; clock               ; clock       ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.initialize ; lcd_example:64489988|lcd_controller_v2_1:dut|state.ready      ; clock               ; clock       ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; divisor:inst2|cont[22]                                        ; divisor:inst2|cont[24]                                        ; clock               ; clock       ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; lcd_example:64489988|char[4]                                  ; lcd_example:64489988|lcd_bus[9]                               ; clock               ; clock       ; 0.000        ; 0.036      ; 0.588      ;
; 0.470 ; divisor:inst2|cont[10]                                        ; divisor:inst2|cont[12]                                        ; clock               ; clock       ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; lcd_example:64489988|char[3]                                  ; lcd_example:64489988|lcd_bus[9]                               ; clock               ; clock       ; 0.000        ; 0.033      ; 0.588      ;
; 0.474 ; lcd_example:64489988|lcd_controller_v2_1:dut|rs               ; lcd_example:64489988|lcd_controller_v2_1:dut|rs               ; clock               ; clock       ; 0.000        ; 0.037      ; 0.595      ;
; 0.479 ; lcd_example:64489988|lcd_enable                               ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[5]      ; clock               ; clock       ; 0.000        ; 0.045      ; 0.608      ;
; 0.493 ; lcd_example:64489988|lcd_controller_v2_1:dut|clk_count[31]    ; lcd_example:64489988|lcd_controller_v2_1:dut|state.send       ; clock               ; clock       ; 0.000        ; 0.040      ; 0.617      ;
; 0.496 ; lcd_example:64489988|lcd_controller_v2_1:dut|state.ready      ; lcd_example:64489988|lcd_controller_v2_1:dut|lcd_data[0]      ; clock               ; clock       ; 0.000        ; 0.222      ; 0.802      ;
; 0.497 ; lcd_example:64489988|char[0]                                  ; lcd_example:64489988|lcd_bus[4]                               ; clock               ; clock       ; 0.000        ; 0.037      ; 0.618      ;
; 0.502 ; divisor2s:inst1|cont[25]                                      ; divisor2s:inst1|cont[25]                                      ; clock               ; clock       ; 0.000        ; 0.037      ; 0.623      ;
; 0.512 ; divisor:inst2|cont[11]                                        ; divisor:inst2|cont[14]                                        ; clock               ; clock       ; 0.000        ; 0.044      ; 0.640      ;
; 0.515 ; divisor2s:inst1|cont[3]                                       ; divisor2s:inst1|cont[5]                                       ; clock               ; clock       ; 0.000        ; 0.037      ; 0.636      ;
; 0.516 ; lcd_example:64489988|lcd_enable                               ; lcd_example:64489988|lcd_enable                               ; clock               ; clock       ; 0.000        ; 0.037      ; 0.637      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor2s:inst1|aux'                                                                                       ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; menu:5484822|aux[2] ; menu:5484822|aux[2] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; menu:5484822|aux[1] ; menu:5484822|aux[1] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; menu:5484822|aux[0] ; menu:5484822|aux[0] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.036      ; 0.314      ;
; 0.237 ; menu:5484822|aux[1] ; menu:5484822|aux[2] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.036      ; 0.357      ;
; 0.237 ; menu:5484822|aux[0] ; menu:5484822|aux[1] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.036      ; 0.357      ;
; 0.239 ; menu:5484822|aux[1] ; menu:5484822|aux[0] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.036      ; 0.359      ;
; 0.336 ; menu:5484822|aux[0] ; menu:5484822|aux[2] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.036      ; 0.456      ;
; 0.337 ; menu:5484822|aux[2] ; menu:5484822|aux[0] ; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 0.000        ; 0.036      ; 0.457      ;
+-------+---------------------+---------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor:inst2|aux'                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.187 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; contador_relogio:gf|contagemHH[0] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemSH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemSH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemSL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemSL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemSL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemML[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemSH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemSL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemMH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemML[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.314      ;
; 0.214 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.333      ;
; 0.219 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemSL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.339      ;
; 0.219 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.338      ;
; 0.219 ; contador_relogio:gf|contagemML[1] ; contador_relogio:gf|contagemML[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.338      ;
; 0.224 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemSH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.344      ;
; 0.226 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.345      ;
; 0.278 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemSH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.398      ;
; 0.281 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.400      ;
; 0.293 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemSL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.413      ;
; 0.320 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemSL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.440      ;
; 0.320 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemSL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.440      ;
; 0.321 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemSH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.441      ;
; 0.326 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.446      ;
; 0.327 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemML[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.446      ;
; 0.328 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemMH[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.447      ;
; 0.329 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.448      ;
; 0.330 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.449      ;
; 0.331 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemSH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.451      ;
; 0.340 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.459      ;
; 0.341 ; contador_relogio:gf|contagemML[2] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.460      ;
; 0.341 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemMH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.460      ;
; 0.395 ; contador_relogio:gf|contagemSL[1] ; contador_relogio:gf|contagemSL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.513      ;
; 0.473 ; contador_relogio:gf|contagemHL[2] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.593      ;
; 0.476 ; contador_relogio:gf|contagemHL[2] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.596      ;
; 0.486 ; contador_relogio:gf|contagemHH[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.606      ;
; 0.497 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.617      ;
; 0.500 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.620      ;
; 0.501 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemSL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.619      ;
; 0.523 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemSL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.038      ; 0.645      ;
; 0.531 ; contador_relogio:gf|contagemHH[0] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.652      ;
; 0.538 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.658      ;
; 0.548 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.668      ;
; 0.551 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.671      ;
; 0.570 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.690      ;
; 0.595 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.715      ;
; 0.597 ; contador_relogio:gf|contagemHL[3] ; contador_relogio:gf|contagemHH[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.717      ;
; 0.614 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.734      ;
; 0.633 ; contador_relogio:gf|contagemSL[2] ; contador_relogio:gf|contagemSL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.751      ;
; 0.693 ; contador_relogio:gf|contagemHL[0] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.813      ;
; 0.747 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.865      ;
; 0.749 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.867      ;
; 0.750 ; contador_relogio:gf|contagemML[3] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.868      ;
; 0.757 ; contador_relogio:gf|contagemHL[2] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.877      ;
; 0.759 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.877      ;
; 0.759 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.877      ;
; 0.760 ; contador_relogio:gf|contagemHL[2] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.880      ;
; 0.761 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.879      ;
; 0.762 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.880      ;
; 0.763 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.881      ;
; 0.764 ; contador_relogio:gf|contagemSH[1] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.882      ;
; 0.774 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.892      ;
; 0.776 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.894      ;
; 0.777 ; contador_relogio:gf|contagemSL[0] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.895      ;
; 0.779 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.897      ;
; 0.781 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.899      ;
; 0.782 ; contador_relogio:gf|contagemMH[1] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.900      ;
; 0.794 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.912      ;
; 0.796 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.914      ;
; 0.797 ; contador_relogio:gf|contagemMH[2] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.915      ;
; 0.820 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.940      ;
; 0.822 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.942      ;
; 0.823 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.942      ;
; 0.823 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.942      ;
; 0.823 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemML[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.942      ;
; 0.823 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemML[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.942      ;
; 0.823 ; contador_relogio:gf|contagemSL[3] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.943      ;
; 0.843 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemML[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemML[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemML[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; contador_relogio:gf|contagemSH[0] ; contador_relogio:gf|contagemML[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.035      ; 0.962      ;
; 0.852 ; contador_relogio:gf|contagemHH[0] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.972      ;
; 0.853 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.971      ;
; 0.855 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.973      ;
; 0.856 ; contador_relogio:gf|contagemML[0] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.974      ;
; 0.858 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.976      ;
; 0.860 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.978      ;
; 0.861 ; contador_relogio:gf|contagemSH[2] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.979      ;
; 0.863 ; contador_relogio:gf|contagemHL[1] ; contador_relogio:gf|contagemHL[3] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.983      ;
; 0.871 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemHL[1] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.989      ;
; 0.872 ; contador_relogio:gf|contagemHH[1] ; contador_relogio:gf|contagemHL[2] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.036      ; 0.992      ;
; 0.873 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemHL[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.991      ;
; 0.874 ; contador_relogio:gf|contagemMH[0] ; contador_relogio:gf|contagemHH[0] ; divisor:inst2|aux ; divisor:inst2|aux ; 0.000        ; 0.034      ; 0.992      ;
+-------+-----------------------------------+-----------------------------------+-------------------+-------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+----------------------+----------+-------+----------+---------+---------------------+
; Clock                ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -8.853   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  clock               ; -8.853   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  divisor2s:inst1|aux ; -0.430   ; 0.187 ; N/A      ; N/A     ; -1.487              ;
;  divisor:inst2|aux   ; -2.521   ; 0.187 ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS      ; -625.195 ; 0.0   ; 0.0      ; 0.0     ; -209.693            ;
;  clock               ; -588.891 ; 0.000 ; N/A      ; N/A     ; -175.492            ;
;  divisor2s:inst1|aux ; -0.862   ; 0.000 ; N/A      ; N/A     ; -4.461              ;
;  divisor:inst2|aux   ; -35.442  ; 0.000 ; N/A      ; N/A     ; -29.740             ;
+----------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; e             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rw            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rs            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s3                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s4                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; e             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rw            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rs            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; lcd_data[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_data[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_data[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_data[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; e             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rw            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rs            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; lcd_data[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; e             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rw            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rs            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_data[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; lcd_data[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_data[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; clock               ; clock               ; 155904   ; 0        ; 0        ; 0        ;
; divisor2s:inst1|aux ; clock               ; 50       ; 1        ; 0        ; 0        ;
; divisor:inst2|aux   ; clock               ; 471      ; 1        ; 0        ; 0        ;
; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 8        ; 0        ; 0        ; 0        ;
; divisor:inst2|aux   ; divisor:inst2|aux   ; 336      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; clock               ; clock               ; 155904   ; 0        ; 0        ; 0        ;
; divisor2s:inst1|aux ; clock               ; 50       ; 1        ; 0        ; 0        ;
; divisor:inst2|aux   ; clock               ; 471      ; 1        ; 0        ; 0        ;
; divisor2s:inst1|aux ; divisor2s:inst1|aux ; 8        ; 0        ; 0        ; 0        ;
; divisor:inst2|aux   ; divisor:inst2|aux   ; 336      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 31    ; 31   ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------+
; Clock Status Summary                                           ;
+---------------------+---------------------+------+-------------+
; Target              ; Clock               ; Type ; Status      ;
+---------------------+---------------------+------+-------------+
; clock               ; clock               ; Base ; Constrained ;
; divisor2s:inst1|aux ; divisor2s:inst1|aux ; Base ; Constrained ;
; divisor:inst2|aux   ; divisor:inst2|aux   ; Base ; Constrained ;
+---------------------+---------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; s3         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s4         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw1        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; e           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rs          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; s3         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s4         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw1        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; e           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rs          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Apr 05 18:31:59 2021
Info: Command: quartus_sta Projeto2 -c Projeto2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Projeto2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name divisor:inst2|aux divisor:inst2|aux
    Info (332105): create_clock -period 1.000 -name divisor2s:inst1|aux divisor2s:inst1|aux
Warning (332125): Found combinational loop of 2 nodes File: D:/Estudo/Eletrnica Digital/P2/comparadorpre.vhd Line: 11
    Warning (332126): Node "hsdgft|igual~7|combout"
    Warning (332126): Node "hsdgft|igual~7|datab"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.853
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.853            -588.891 clock 
    Info (332119):    -2.521             -35.442 divisor:inst2|aux 
    Info (332119):    -0.430              -0.862 divisor2s:inst1|aux 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 clock 
    Info (332119):     0.453               0.000 divisor2s:inst1|aux 
    Info (332119):     0.453               0.000 divisor:inst2|aux 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -175.492 clock 
    Info (332119):    -1.487             -29.740 divisor:inst2|aux 
    Info (332119):    -1.487              -4.461 divisor2s:inst1|aux 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.043
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.043            -531.374 clock 
    Info (332119):    -2.254             -31.436 divisor:inst2|aux 
    Info (332119):    -0.285              -0.498 divisor2s:inst1|aux 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clock 
    Info (332119):     0.402               0.000 divisor:inst2|aux 
    Info (332119):     0.403               0.000 divisor2s:inst1|aux 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -175.492 clock 
    Info (332119):    -1.487             -29.740 divisor:inst2|aux 
    Info (332119):    -1.487              -4.461 divisor2s:inst1|aux 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.261
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.261            -188.810 clock 
    Info (332119):    -0.558              -5.218 divisor:inst2|aux 
    Info (332119):     0.370               0.000 divisor2s:inst1|aux 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clock 
    Info (332119):     0.187               0.000 divisor2s:inst1|aux 
    Info (332119):     0.187               0.000 divisor:inst2|aux 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -126.688 clock 
    Info (332119):    -1.000             -20.000 divisor:inst2|aux 
    Info (332119):    -1.000              -3.000 divisor2s:inst1|aux 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4768 megabytes
    Info: Processing ended: Mon Apr 05 18:32:02 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


