<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p128" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_128{left:373px;bottom:1140px;letter-spacing:-0.13px;}
#t2_128{left:402px;bottom:1140px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3_128{left:82px;bottom:81px;letter-spacing:-0.13px;}
#t4_128{left:829px;bottom:81px;letter-spacing:-0.13px;}
#t5_128{left:138px;bottom:1083px;letter-spacing:0.08px;word-spacing:0.02px;}
#t6_128{left:138px;bottom:1065px;letter-spacing:0.1px;}
#t7_128{left:138px;bottom:1046px;letter-spacing:0.11px;word-spacing:-0.05px;}
#t8_128{left:138px;bottom:1010px;letter-spacing:0.1px;word-spacing:-0.47px;}
#t9_128{left:137px;bottom:991px;letter-spacing:0.11px;word-spacing:-0.14px;}
#ta_128{left:137px;bottom:973px;letter-spacing:0.11px;}
#tb_128{left:137px;bottom:955px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tc_128{left:137px;bottom:936px;letter-spacing:0.11px;word-spacing:-0.5px;}
#td_128{left:137px;bottom:918px;letter-spacing:0.1px;word-spacing:-0.01px;}
#te_128{left:137px;bottom:881px;letter-spacing:0.1px;}
#tf_128{left:137px;bottom:863px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tg_128{left:137px;bottom:826px;letter-spacing:0.12px;word-spacing:-0.03px;}
#th_128{left:324px;bottom:826px;letter-spacing:0.11px;word-spacing:-0.61px;}
#ti_128{left:137px;bottom:808px;letter-spacing:0.1px;}
#tj_128{left:137px;bottom:771px;letter-spacing:0.08px;word-spacing:0.03px;}
#tk_128{left:381px;bottom:771px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tl_128{left:137px;bottom:753px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tm_128{left:137px;bottom:716px;letter-spacing:0.07px;word-spacing:0.05px;}
#tn_128{left:137px;bottom:698px;letter-spacing:0.12px;word-spacing:0.02px;}
#to_128{left:137px;bottom:680px;letter-spacing:0.11px;word-spacing:0.02px;}
#tp_128{left:243px;bottom:680px;letter-spacing:0.11px;word-spacing:0.01px;}
#tq_128{left:565px;bottom:680px;letter-spacing:0.1px;word-spacing:-0.27px;}
#tr_128{left:137px;bottom:661px;letter-spacing:0.1px;}
#ts_128{left:137px;bottom:643px;letter-spacing:0.1px;word-spacing:0.02px;}
#tt_128{left:137px;bottom:606px;letter-spacing:0.07px;word-spacing:0.07px;}
#tu_128{left:137px;bottom:588px;letter-spacing:0.12px;word-spacing:0.03px;}
#tv_128{left:137px;bottom:570px;letter-spacing:0.11px;word-spacing:0.02px;}
#tw_128{left:243px;bottom:570px;letter-spacing:0.12px;word-spacing:-0.03px;}
#tx_128{left:569px;bottom:570px;letter-spacing:0.09px;word-spacing:-0.01px;}
#ty_128{left:138px;bottom:551px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tz_128{left:138px;bottom:515px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t10_128{left:443px;bottom:515px;letter-spacing:0.11px;word-spacing:-0.2px;}
#t11_128{left:138px;bottom:496px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t12_128{left:138px;bottom:478px;letter-spacing:0.09px;word-spacing:0.02px;}
#t13_128{left:138px;bottom:441px;letter-spacing:0.1px;word-spacing:0.02px;}
#t14_128{left:138px;bottom:405px;letter-spacing:0.1px;word-spacing:0.01px;}
#t15_128{left:138px;bottom:386px;letter-spacing:0.1px;}
#t16_128{left:138px;bottom:350px;letter-spacing:0.1px;word-spacing:-0.31px;}
#t17_128{left:138px;bottom:331px;letter-spacing:0.1px;word-spacing:0.01px;}
#t18_128{left:138px;bottom:313px;letter-spacing:0.1px;word-spacing:0.01px;}
#t19_128{left:138px;bottom:295px;letter-spacing:0.05px;word-spacing:-0.01px;}

.s1_128{font-size:14px;font-family:Helvetica-Bold_7hj;color:#000;}
.s2_128{font-size:14px;font-family:Helvetica_a-;color:#000;}
.s3_128{font-size:15px;font-family:Times-Roman_az;color:#000;}
.s4_128{font-size:15px;font-family:Times-Bold_7hi;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts128" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7hj;
	src: url("fonts/Helvetica-Bold_7hj.woff") format("woff");
}

@font-face {
	font-family: Helvetica_a-;
	src: url("fonts/Helvetica_a-.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_7hi;
	src: url("fonts/Times-Bold_7hi.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_az;
	src: url("fonts/Times-Roman_az.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg128Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg128" style="-webkit-user-select: none;"><object width="935" height="1210" data="128/128.svg" type="image/svg+xml" id="pdf128" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_128" class="t s1_128">B.2 </span><span id="t2_128" class="t s1_128">Hardware Versus Software Support for Misaligned Memory Accesses </span>
<span id="t3_128" class="t s2_128">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS32® Architecture, Revision 6.01 </span><span id="t4_128" class="t s2_128">128 </span>
<span id="t5_128" class="t s3_128">In particular, misalignment support is NOT provided for the load-linked/store conditional instructions, namely, </span>
<span id="t6_128" class="t s3_128">MIPS32 LL/SC, MIPS64 LLD/SCD, and EVA versions LLE/SCE. All such instructions continue to produce the </span>
<span id="t7_128" class="t s3_128">Address Error exception if misaligned. </span>
<span id="t8_128" class="t s3_128">Note the phrasing “Systems that implement Release 5 or higher”. Processor hardware may provide varying degrees of </span>
<span id="t9_128" class="t s3_128">support for misaligned accesses, producing the Address Error exception in certain cases. The software Address Error </span>
<span id="ta_128" class="t s3_128">exception handler may then emulate the required misaligned memory access support in software. The term “systems </span>
<span id="tb_128" class="t s3_128">that implement Release 5 or higher” includes such systems that combine hardware and software support. The proces- </span>
<span id="tc_128" class="t s3_128">sor in such a system by itself may not be fully Release 5 compliant because it does not support all misaligned memory </span>
<span id="td_128" class="t s3_128">references, but the combination of hardware and exception handler software may be. </span>
<span id="te_128" class="t s3_128">Here are some examples of processor hardware providing varying degrees of support for misaligned accesses. The </span>
<span id="tf_128" class="t s3_128">examples are named so that the different implementations can be discussed. </span>
<span id="tg_128" class="t s4_128">Full Misalignment Support: </span><span id="th_128" class="t s3_128">Some processors may implement all the required misaligned memory access support in </span>
<span id="ti_128" class="t s3_128">hardware. </span>
<span id="tj_128" class="t s4_128">Trap (and Emulate) All Misaligneds: </span><span id="tk_128" class="t s3_128">For example, it is permitted for a processor implementation to produce the </span>
<span id="tl_128" class="t s3_128">Address Error exception for all misaligned accesses, with the appropriate exception handler software, </span>
<span id="tm_128" class="t s4_128">Trap (and Emulate) All Splits: </span>
<span id="tn_128" class="t s4_128">Intra-Cache-Line Misaligneds Support: </span>
<span id="to_128" class="t s3_128">more accurately: </span><span id="tp_128" class="t s4_128">Misaligneds within aligned 64B regions Support: </span><span id="tq_128" class="t s3_128">For example, it is permitted for an implementa- </span>
<span id="tr_128" class="t s3_128">tion to perform misaligned accesses that fall entirely within a cache line in hardware, but to produce the Address </span>
<span id="ts_128" class="t s3_128">Error exception for all cache line splits and page splits. </span>
<span id="tt_128" class="t s4_128">Trap (and Emulate Page) Splits: </span>
<span id="tu_128" class="t s4_128">Intra-Page Misaligneds Support: </span>
<span id="tv_128" class="t s3_128">more accurately: </span><span id="tw_128" class="t s4_128">Misaligneds within aligned 4KB regions Support: </span><span id="tx_128" class="t s3_128">For example, it is permitted for a processor </span>
<span id="ty_128" class="t s3_128">implementation to perform cache line splits in hardware, but to produce the Address Error exception for page splits. </span>
<span id="tz_128" class="t s4_128">Distinct misaligned handling by memory type: </span><span id="t10_128" class="t s3_128">For example, an implementation may perform misaligned accesses </span>
<span id="t11_128" class="t s3_128">as described above for WB (Writeback) memory, but may produce the Address Error exception for all misaligned </span>
<span id="t12_128" class="t s3_128">accesses involving the UC memory type. </span>
<span id="t13_128" class="t s3_128">Other mixes of hardware and software support are possible. </span>
<span id="t14_128" class="t s3_128">It is expected that Full Misaligned Support and Trap and Emulate Page Splits will be the most common implementa- </span>
<span id="t15_128" class="t s3_128">tions. </span>
<span id="t16_128" class="t s3_128">In general, actually misaligned memory accesses may be significantly slower than actually aligned memory accesses, </span>
<span id="t17_128" class="t s3_128">even if an implementation provides Full Misaligned Support in hardware. Programmers and compilers should avoid </span>
<span id="t18_128" class="t s3_128">actually misaligned memory accesses. Potentially but not actually misaligned memory accesses should suffer no per- </span>
<span id="t19_128" class="t s3_128">formance penalty. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
