# verilog
Verilog HDL Programs

The following programs are verilog implementations.

Syntax:  
iverilog obj file.v file-testbench.v dependencies.v  
vvp obj  
gtkwave name.vpd  

# Folder Structure
Exer1  
 ->
Exer2  
 ->
Exer3  
 ->
HAP - Harvard Architecture Processor  
 ->

