#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Mar 29 10:16:45 2023
# Process ID: 15596
# Current directory: C:/Users/student/project_4_Denis_Mihnea
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7704 C:\Users\student\project_4_Denis_Mihnea\project_4_Denis_Mihnea.xpr
# Log file: C:/Users/student/project_4_Denis_Mihnea/vivado.log
# Journal file: C:/Users/student/project_4_Denis_Mihnea\vivado.jou
# Running On: DESKTOP-1FEJ3MB, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 6, Host memory: 17019 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1236.125 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Mar 29 10:17:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Mar 29 10:19:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-22:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1236.125 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7608A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3207.246 ; gain = 1971.121
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/synth_1/sumator16.dcp to C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Mar 29 10:19:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Mar 29 10:20:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Mar 29 10:21:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3645.625 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 3738.477 ; gain = 2.031
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3738.477 ; gain = 2.031
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4146.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4261.062 ; gain = 952.801
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 29 10:23:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/utils_1/imports/synth_1/sumator16.dcp] -no_script -reset -force -quiet
remove_files  -fileset utils_1 C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/utils_1/imports/synth_1/sumator16.dcp
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/synth_1/sumator16.dcp to C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 29 10:25:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/synth_1/runme.log
[Wed Mar 29 10:25:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4377.902 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 4377.902 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 4377.902 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
create_bd_design "design_1"
Wrote  : <C:\Users\student\project_4_Denis_Mihnea\project_4_Denis_Mihnea.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
open_bd_design {C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/bd/design_1/design_1.bd
Wrote  : <C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Mar 29 10:59:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Mar 29 10:59:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4430.902 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4430.902 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4430.902 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 29 11:03:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Mar 29 11:03:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 29 11:04:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 29 11:07:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -jobs 4
[Wed Mar 29 11:07:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/utils_1/imports/synth_1/sumator16.dcp with file C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/synth_1/sumator16.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Mar 29 11:08:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/synth_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA7608A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7608A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_runs impl_1 -jobs 4
[Wed Mar 29 11:08:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Mar 29 11:09:08 2023] Launched impl_1...
Run output will be captured here: C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4440.551 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4440.551 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4440.551 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA7608A
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sumator16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator_4_biti.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sumator_4_biti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v:32]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v:35]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sumator_4_biti
Compiling module xil_defaultlib.sumator16
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4464.254 ; gain = 23.703
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v:32]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v:35]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v:41]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v:32]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v:35]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v:41]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
save_wave_config {C:/Users/student/project_4_Denis_Mihnea/simulation_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/student/project_4_Denis_Mihnea/simulation_behav.wcfg
set_property xsim.view C:/Users/student/project_4_Denis_Mihnea/simulation_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sumator16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator_4_biti.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sumator_4_biti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v:32]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v:35]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sumator_4_biti
Compiling module xil_defaultlib.sumator16
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/student/project_4_Denis_Mihnea/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/student/project_4_Denis_Mihnea/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sumator16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator_4_biti.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sumator_4_biti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v:32]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v:35]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'G' [C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.srcs/sources_1/new/sumator16.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sumator_4_biti
Compiling module xil_defaultlib.sumator16
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/student/project_4_Denis_Mihnea/project_4_Denis_Mihnea.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/student/project_4_Denis_Mihnea/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/student/project_4_Denis_Mihnea/simulation_behav.wcfg
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 29 11:56:16 2023...
