////////////////////////////////////////////////////////////////////////////////////////////
module DATA_IN_VAR_RPI(
	//
	input [7:0] FPGA_TO_RPI_8BIT_01,	
	input [7:0] FPGA_TO_RPI_8BIT_02,	
	input [7:0] FPGA_TO_RPI_8BIT_03,	
	input [7:0] FPGA_TO_RPI_8BIT_04,	
	//
	input [15:0] FPGA_TO_RPI_16BIT_01,
	input [15:0] FPGA_TO_RPI_16BIT_02,
	input [15:0] FPGA_TO_RPI_16BIT_03,
	input [15:0] FPGA_TO_RPI_16BIT_04,
	input [15:0] FPGA_TO_RPI_16BIT_05,
	input [15:0] FPGA_TO_RPI_16BIT_06,
	input [15:0] FPGA_TO_RPI_16BIT_07,
	input [15:0] FPGA_TO_RPI_16BIT_08,
	input [15:0] FPGA_TO_RPI_16BIT_09,
	input [15:0] FPGA_TO_RPI_16BIT_10,
	input [15:0] FPGA_TO_RPI_16BIT_11,
	input [15:0] FPGA_TO_RPI_16BIT_12,
	input [15:0] FPGA_TO_RPI_16BIT_13,
	input [15:0] FPGA_TO_RPI_16BIT_14,
	input [15:0] FPGA_TO_RPI_16BIT_15,
	input [15:0] FPGA_TO_RPI_16BIT_16,
	input [15:0] FPGA_TO_RPI_16BIT_17,
	input [15:0] FPGA_TO_RPI_16BIT_18,
	input [15:0] FPGA_TO_RPI_16BIT_19,
	input [15:0] FPGA_TO_RPI_16BIT_20,
	input [15:0] FPGA_TO_RPI_16BIT_21,
	input [15:0] FPGA_TO_RPI_16BIT_22,
	input [15:0] FPGA_TO_RPI_16BIT_23,
	input [15:0] FPGA_TO_RPI_16BIT_24,
	input [15:0] FPGA_TO_RPI_16BIT_25,
	input [15:0] FPGA_TO_RPI_16BIT_26,
	input [15:0] FPGA_TO_RPI_16BIT_27,
	input [15:0] FPGA_TO_RPI_16BIT_28,
	input [15:0] FPGA_TO_RPI_16BIT_29,
	input [15:0] FPGA_TO_RPI_16BIT_30,	
	//
	output [511:0] DATA
	);
	//
	assign DATA[007:000] = FPGA_TO_RPI_8BIT_01[7:0];
	assign DATA[015:008] = FPGA_TO_RPI_8BIT_02[7:0];
	assign DATA[023:016] = FPGA_TO_RPI_8BIT_03[7:0];
	assign DATA[031:024] = FPGA_TO_RPI_8BIT_04[7:0];
	//
	assign DATA[047:032] = FPGA_TO_RPI_16BIT_01[15:0];
	assign DATA[065:048] = FPGA_TO_RPI_16BIT_02[15:0];
	assign DATA[079:064] = FPGA_TO_RPI_16BIT_03[15:0];
	assign DATA[095:080] = FPGA_TO_RPI_16BIT_04[15:0];
	assign DATA[111:096] = FPGA_TO_RPI_16BIT_05[15:0];
	assign DATA[127:112] = FPGA_TO_RPI_16BIT_06[15:0];
	assign DATA[143:128] = FPGA_TO_RPI_16BIT_07[15:0];
	assign DATA[159:144] = FPGA_TO_RPI_16BIT_08[15:0];
	assign DATA[175:160] = FPGA_TO_RPI_16BIT_09[15:0];
	assign DATA[191:176] = FPGA_TO_RPI_16BIT_10[15:0];
	assign DATA[207:192] = FPGA_TO_RPI_16BIT_11[15:0];
	assign DATA[223:208] = FPGA_TO_RPI_16BIT_12[15:0];
	assign DATA[239:224] = FPGA_TO_RPI_16BIT_13[15:0];
	assign DATA[255:240] = FPGA_TO_RPI_16BIT_14[15:0];
	assign DATA[271:256] = FPGA_TO_RPI_16BIT_15[15:0];
	assign DATA[287:272] = FPGA_TO_RPI_16BIT_16[15:0];
	assign DATA[303:288] = FPGA_TO_RPI_16BIT_17[15:0];
	assign DATA[319:304] = FPGA_TO_RPI_16BIT_18[15:0];
	assign DATA[335:320] = FPGA_TO_RPI_16BIT_19[15:0];
	assign DATA[351:336] = FPGA_TO_RPI_16BIT_20[15:0];
	assign DATA[367:352] = FPGA_TO_RPI_16BIT_21[15:0];
	assign DATA[383:368] = FPGA_TO_RPI_16BIT_22[15:0];
	assign DATA[399:384] = FPGA_TO_RPI_16BIT_23[15:0];
	assign DATA[415:400] = FPGA_TO_RPI_16BIT_24[15:0];
	assign DATA[431:416] = FPGA_TO_RPI_16BIT_25[15:0];
	assign DATA[447:432] = FPGA_TO_RPI_16BIT_26[15:0];
	assign DATA[463:448] = FPGA_TO_RPI_16BIT_27[15:0];
	assign DATA[479:464] = FPGA_TO_RPI_16BIT_28[15:0];	
	assign DATA[495:480] = FPGA_TO_RPI_16BIT_29[15:0];	
	assign DATA[511:496] = FPGA_TO_RPI_16BIT_30[15:0];		
	//
endmodule
////////////////////////////////////////////////////////////////////////////////////////////
module DATA_OUT_VAR_RPI(
	input [511:0] DATA,
	//
	output [7:0] RPI_TO_FPGA_8BIT_01,
	output [7:0] RPI_TO_FPGA_8BIT_02,
	output [7:0] RPI_TO_FPGA_8BIT_03,
	output [7:0] RPI_TO_FPGA_8BIT_04,
	//
	output [15:0] RPI_TO_FPGA_16BIT_01,
	output [15:0] RPI_TO_FPGA_16BIT_02,
	output [15:0] RPI_TO_FPGA_16BIT_03,
	output [15:0] RPI_TO_FPGA_16BIT_04,
	output [15:0] RPI_TO_FPGA_16BIT_05,
	output [15:0] RPI_TO_FPGA_16BIT_06,
	output [15:0] RPI_TO_FPGA_16BIT_07,
	output [15:0] RPI_TO_FPGA_16BIT_08,
	output [15:0] RPI_TO_FPGA_16BIT_09,
	output [15:0] RPI_TO_FPGA_16BIT_10,
	output [15:0] RPI_TO_FPGA_16BIT_11,
	output [15:0] RPI_TO_FPGA_16BIT_12,
	output [15:0] RPI_TO_FPGA_16BIT_13,
	output [15:0] RPI_TO_FPGA_16BIT_14,
	output [15:0] RPI_TO_FPGA_16BIT_15,
	output [15:0] RPI_TO_FPGA_16BIT_16,
	output [15:0] RPI_TO_FPGA_16BIT_17,
	output [15:0] RPI_TO_FPGA_16BIT_18,
	output [15:0] RPI_TO_FPGA_16BIT_19,
	output [15:0] RPI_TO_FPGA_16BIT_20,
	output [15:0] RPI_TO_FPGA_16BIT_21,
	output [15:0] RPI_TO_FPGA_16BIT_22,
	output [15:0] RPI_TO_FPGA_16BIT_23,
	output [15:0] RPI_TO_FPGA_16BIT_24,
	output [15:0] RPI_TO_FPGA_16BIT_25,
	output [15:0] RPI_TO_FPGA_16BIT_26,
	output [15:0] RPI_TO_FPGA_16BIT_27,
	output [15:0] RPI_TO_FPGA_16BIT_28,
	output [15:0] RPI_TO_FPGA_16BIT_29,
	output [15:0] RPI_TO_FPGA_16BIT_30
	);
	//
	assign RPI_TO_FPGA_8BIT_01[7:0] = DATA[007:000];
	assign RPI_TO_FPGA_8BIT_02[7:0] = DATA[015:008];
	assign RPI_TO_FPGA_8BIT_03[7:0] = DATA[023:016];
	assign RPI_TO_FPGA_8BIT_04[7:0] = DATA[031:024];
	//
	assign RPI_TO_FPGA_16BIT_01[15:0] = DATA[047:032];
	assign RPI_TO_FPGA_16BIT_02[15:0] = DATA[063:048];
	assign RPI_TO_FPGA_16BIT_03[15:0] = DATA[079:064];
	assign RPI_TO_FPGA_16BIT_04[15:0] = DATA[095:080];
	assign RPI_TO_FPGA_16BIT_05[15:0] = DATA[111:096];
	assign RPI_TO_FPGA_16BIT_06[15:0] = DATA[127:112];
	assign RPI_TO_FPGA_16BIT_07[15:0] = DATA[143:128];
	assign RPI_TO_FPGA_16BIT_08[15:0] = DATA[159:144];
	assign RPI_TO_FPGA_16BIT_09[15:0] = DATA[175:160];
	assign RPI_TO_FPGA_16BIT_10[15:0] = DATA[191:176];
	assign RPI_TO_FPGA_16BIT_11[15:0] = DATA[207:192];
	assign RPI_TO_FPGA_16BIT_12[15:0] = DATA[223:208];
	assign RPI_TO_FPGA_16BIT_13[15:0] = DATA[239:224];
	assign RPI_TO_FPGA_16BIT_14[15:0] = DATA[255:240];
	assign RPI_TO_FPGA_16BIT_15[15:0] = DATA[271:256];
	assign RPI_TO_FPGA_16BIT_16[15:0] = DATA[287:272];
	assign RPI_TO_FPGA_16BIT_17[15:0] = DATA[303:288];
	assign RPI_TO_FPGA_16BIT_18[15:0] = DATA[319:304];
	assign RPI_TO_FPGA_16BIT_19[15:0] = DATA[335:320];
	assign RPI_TO_FPGA_16BIT_20[15:0] = DATA[351:336];
	assign RPI_TO_FPGA_16BIT_21[15:0] = DATA[367:352];
	assign RPI_TO_FPGA_16BIT_22[15:0] = DATA[383:368];
	assign RPI_TO_FPGA_16BIT_23[15:0] = DATA[399:384];
	assign RPI_TO_FPGA_16BIT_24[15:0] = DATA[415:400];
	assign RPI_TO_FPGA_16BIT_25[15:0] = DATA[431:416];
	assign RPI_TO_FPGA_16BIT_26[15:0] = DATA[447:432];
	assign RPI_TO_FPGA_16BIT_27[15:0] = DATA[463:448];
	assign RPI_TO_FPGA_16BIT_28[15:0] = DATA[479:464];
	assign RPI_TO_FPGA_16BIT_29[15:0] = DATA[495:480];
	assign RPI_TO_FPGA_16BIT_30[15:0] = DATA[511:496];
	//
endmodule
