vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 22:21:03 on Jan 06,2021
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv 
# -- Compiling module counterclass
# ** Error: /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv(154): 'ucnt' already exists; must not be redefined as a named block
# ** Error: (vlog-13069) /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv(154): near "=": syntax error, unexpected '='.
# End time: 22:21:03 on Jan 06,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 22:21:44 on Jan 06,2021
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv 
# -- Compiling module counterclass
# ** Error: /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv(154): 'cnt' already exists; must not be redefined as a named block
# ** Error: (vlog-13069) /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv(154): near "=": syntax error, unexpected '='.
# End time: 22:21:44 on Jan 06,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 22:22:37 on Jan 06,2021
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv 
# -- Compiling module counterclass
# 
# Top level modules:
# 	counterclass
# End time: 22:22:37 on Jan 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.counterclass
# vsim work.counterclass 
# Start time: 22:22:44 on Jan 06,2021
# Loading sv_std.std
# Loading work.counterclass
run -all
# You are in counter class!
quit -sim
# End time: 22:25:13 on Jan 06,2021, Elapsed time: 0:02:29
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 22:25:16 on Jan 06,2021
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv 
# -- Compiling module counterclass_polymorph
# 
# Top level modules:
# 	counterclass_polymorph
# End time: 22:25:16 on Jan 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.counterclass_polymorph
# vsim work.counterclass_polymorph 
# Start time: 22:25:23 on Jan 06,2021
# Loading sv_std.std
# Loading work.counterclass_polymorph
run -all
# You are in counter class!
# Count: 4, carry: 0
quit -sim
# End time: 22:26:29 on Jan 06,2021, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 22:26:32 on Jan 06,2021
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv 
# -- Compiling module counterclass_polymorph
# 
# Top level modules:
# 	counterclass_polymorph
# End time: 22:26:32 on Jan 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.counterclass_polymorph
# vsim work.counterclass_polymorph 
# Start time: 22:26:37 on Jan 06,2021
# Loading sv_std.std
# Loading work.counterclass_polymorph
run -all
# Count: 4, carry: 0
# Count: 5, carry: 0
quit -sim
# End time: 22:27:46 on Jan 06,2021, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 22:27:49 on Jan 06,2021
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv 
# -- Compiling module counterclass_polymorph
# 
# Top level modules:
# 	counterclass_polymorph
# End time: 22:27:49 on Jan 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.counterclass_polymorph
# vsim work.counterclass_polymorph 
# Start time: 22:27:53 on Jan 06,2021
# Loading sv_std.std
# Loading work.counterclass_polymorph
run -all
# Count: 4, carry: 0
# Count: 5, carry: 0
# End time: 22:28:04 on Jan 06,2021, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
