Warning (10268): Verilog HDL information at control.sv(33): always construct contains both blocking and non-blocking assignments File: C:/Users/marco/Documents/GitHub/Microprocesador-Isdigi/control.sv Line: 33
