Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jun  1 20:35:49 2021
| Host         : LAPTOP-7OCFO5ER running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Run_ol_control_sets_placed.rpt
| Design       : Run_ol
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             250 |           90 |
| No           | No                    | Yes                    |              28 |            8 |
| No           | Yes                   | No                     |             202 |           64 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              75 |           28 |
| Yes          | Yes                   | No                     |             100 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------------------------------+---------------------+------------------+----------------+--------------+
|  Clock Signal  |                                      Enable Signal                                      |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------------------------------------+---------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | cpu/Regs3/ready_r0_out                                                                  | rst_IBUF            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | cpu/Regs3/y_reg[0]_0[0]                                                                 | rst_IBUF            |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | debug/cnt_m_rf[4]_i_1_n_0                                                               | rst_IBUF            |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG |                                                                                         |                     |                5 |             12 |         2.40 |
|  clk_cpu_BUFG  |                                                                                         | cpu/Regs3/Q[10]     |               10 |             27 |         2.70 |
|  clk_IBUF_BUFG |                                                                                         | rst_IBUF            |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG | cpu/Regs3/E[0]                                                                          | rst_IBUF            |               16 |             32 |         2.00 |
|  clk_cpu_BUFG  | cpu/Regs2/E[0]                                                                          | rst_IBUF            |                7 |             32 |         4.57 |
|  clk_cpu_BUFG  | cpu/Reg1/ctrl_reg[13]                                                                   | cpu/Regs2/Regs1_clr |               34 |            100 |         2.94 |
|  clk_cpu_BUFG  | cpu/DM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                     |               32 |            128 |         4.00 |
|  clk_cpu_BUFG  | cpu/DM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                     |               32 |            128 |         4.00 |
|  clk_cpu_BUFG  | cpu/Regs4/p_0_in                                                                        |                     |               18 |            144 |         8.00 |
|  clk_cpu_BUFG  |                                                                                         | cpu/Regs2/Regs2_clr |               54 |            175 |         3.24 |
|  clk_cpu_BUFG  |                                                                                         |                     |               85 |            238 |         2.80 |
+----------------+-----------------------------------------------------------------------------------------+---------------------+------------------+----------------+--------------+


