// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/22/2018 17:32:17"

// 
// Device: Altera EP4CE115F29C8 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mips_teste (
	clko,
	Reg3,
	saida2Regs,
	instrucao,
	entrada1_ULA,
	entrada2_ULA,
	saida,
	saidaExtensor,
	dadolido,
	zero,
	ula_control,
	mux_ulamem,
	end1,
	end2,
	end3,
	saida_habLeMem,
	teste_PC,
	saida_habEscReg,
	saida_mux2,
	SW,
	LEDR,
	LEDG,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	CLOCK_50);
output 	clko;
output 	[31:0] Reg3;
output 	[31:0] saida2Regs;
output 	[31:0] instrucao;
output 	[31:0] entrada1_ULA;
output 	[31:0] entrada2_ULA;
output 	[31:0] saida;
output 	[31:0] saidaExtensor;
output 	[31:0] dadolido;
output 	zero;
output 	[3:0] ula_control;
output 	mux_ulamem;
output 	[4:0] end1;
output 	[4:0] end2;
output 	[4:0] end3;
output 	saida_habLeMem;
output 	[31:0] teste_PC;
output 	saida_habEscReg;
output 	saida_mux2;
input 	[17:0] SW;
output 	[17:0] LEDR;
output 	[7:0] LEDG;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
input 	CLOCK_50;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK_50~input_o ;
wire \PC|q[2]~30_combout ;
wire \PC|q[2]~31 ;
wire \PC|q[3]~32_combout ;
wire \PC|q[3]~33 ;
wire \PC|q[4]~34_combout ;
wire \PC|q[4]~35 ;
wire \PC|q[5]~36_combout ;
wire \PC|q[5]~37 ;
wire \PC|q[6]~38_combout ;
wire \PC|q[6]~39 ;
wire \PC|q[7]~40_combout ;
wire \PC|q[7]~41 ;
wire \PC|q[8]~42_combout ;
wire \PC|q[8]~43 ;
wire \PC|q[9]~44_combout ;
wire \memoriaInst|rom~15_combout ;
wire \memoriaInst|rom~38_combout ;
wire \memoriaInst|rom~39_combout ;
wire \memoriaInst|rom~40_combout ;
wire \memoriaInst|rom~14_combout ;
wire \memoriaInst|rom~24_combout ;
wire \memoriaInst|rom~41_combout ;
wire \memoriaInst|rom~16_combout ;
wire \memoriaInst|rom~61_combout ;
wire \memoriaInst|rom~32_combout ;
wire \memoriaInst|rom~60_combout ;
wire \mux_RtRd|Y[0]~0_combout ;
wire \memoriaInst|rom~42_combout ;
wire \memoriaInst|rom~43_combout ;
wire \memoriaInst|rom~44_combout ;
wire \memoriaInst|rom~65_combout ;
wire \memoriaInst|rom~62_combout ;
wire \memoriaInst|rom~17_combout ;
wire \memoriaInst|rom~18_combout ;
wire \memoriaInst|rom~19_combout ;
wire \mux_RtRd|Y[1]~1_combout ;
wire \memoriaInst|rom~20_combout ;
wire \memoriaInst|rom~21_combout ;
wire \mux_RtRd|Y[2]~2_combout ;
wire \memoriaInst|rom~45_combout ;
wire \memoriaInst|rom~46_combout ;
wire \memoriaInst|rom~22_combout ;
wire \memoriaInst|rom~23_combout ;
wire \mux_RtRd|Y[3]~3_combout ;
wire \memoriaInst|rom~47_combout ;
wire \memoriaInst|rom~48_combout ;
wire \memoriaInst|rom~49_combout ;
wire \memoriaInst|rom~66_combout ;
wire \mux_RtRd|Y[4]~4_combout ;
wire \~GND~combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \regs|registrador~38_combout ;
wire \regs|registrador~39_combout ;
wire \regs|registrador~40_combout ;
wire \regs|saidaB[0]~0_combout ;
wire \regs|Equal1~0_combout ;
wire \regs|saidaB[0]~1_combout ;
wire \memoriaInst|rom~50_combout ;
wire \memoriaInst|rom~51_combout ;
wire \memoriaInst|rom~52_combout ;
wire \memoriaInst|rom~53_combout ;
wire \memoriaInst|rom~54_combout ;
wire \memoriaInst|rom~55_combout ;
wire \memoriaInst|rom~56_combout ;
wire \memoriaInst|rom~57_combout ;
wire \memoriaInst|rom~58_combout ;
wire \memoriaInst|rom~29_combout ;
wire \memoriaInst|rom~59_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \regs|registrador~41_combout ;
wire \regs|registrador~42_combout ;
wire \regs|registrador~43_combout ;
wire \regs|saidaA[0]~0_combout ;
wire \regs|Equal0~0_combout ;
wire \regs|saidaA[0]~1_combout ;
wire \ula|mux4|Mux31~0_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout ;
wire \regs|saidaB[2]~4_combout ;
wire \regs|saidaB[2]~5_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout ;
wire \regs|saidaB[3]~6_combout ;
wire \regs|saidaB[3]~7_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout ;
wire \regs|saidaB[5]~10_combout ;
wire \regs|saidaB[5]~11_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \memoriaDados|ram~46_combout ;
wire \mux_ULA|Y[7]~7_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout ;
wire \regs|saidaB[7]~14_combout ;
wire \regs|saidaB[7]~15_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \regs|saidaA[7]~14_combout ;
wire \regs|saidaA[7]~15_combout ;
wire \memoriaInst|rom~25_combout ;
wire \memoriaInst|rom~26_combout ;
wire \mux_Rt_im|Y[5]~5_combout ;
wire \mux_Rt_im|Y[0]~0_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout ;
wire \regs|saidaB[1]~2_combout ;
wire \regs|saidaB[1]~3_combout ;
wire \mux_Rt_im|Y[1]~1_combout ;
wire \ula|mux4|Mux30~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \memoriaDados|ram~40_combout ;
wire \mux_ULA|Y[1]~1_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \regs|saidaA[1]~2_combout ;
wire \regs|saidaA[1]~3_combout ;
wire \ula|full_adder|c_out[1]~0_combout ;
wire \ula|full_adder|c_out[2]~1_combout ;
wire \mux_Rt_im|Y[2]~2_combout ;
wire \ula|full_adder|c_out[2]~2_combout ;
wire \mux_Rt_im|Y[3]~3_combout ;
wire \ula|full_adder|c_out[3]~3_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \regs|saidaA[4]~8_combout ;
wire \regs|saidaA[4]~9_combout ;
wire \ula|full_adder|c_out[4]~4_combout ;
wire \ula|full_adder|c_out[5]~5_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \regs|saidaA[6]~12_combout ;
wire \regs|saidaA[6]~13_combout ;
wire \ula|full_adder|c_out[6]~6_combout ;
wire \ula|mux4|Mux24~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \memoriaDados|ram~45_combout ;
wire \mux_ULA|Y[6]~6_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout ;
wire \regs|saidaB[6]~12_combout ;
wire \regs|saidaB[6]~13_combout ;
wire \ula|mux4|Mux25~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \memoriaDados|ram~44_combout ;
wire \mux_ULA|Y[5]~5_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \regs|saidaA[5]~10_combout ;
wire \regs|saidaA[5]~11_combout ;
wire \ula|mux4|Mux26~0_combout ;
wire \ula|mux4|Mux26~1_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \memoriaDados|ram~43_combout ;
wire \mux_ULA|Y[4]~4_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout ;
wire \regs|saidaB[4]~8_combout ;
wire \regs|saidaB[4]~9_combout ;
wire \ula|mux4|Mux27~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \memoriaDados|ram~42_combout ;
wire \mux_ULA|Y[3]~3_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \regs|saidaA[3]~6_combout ;
wire \regs|saidaA[3]~7_combout ;
wire \ula|mux4|Mux28~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \memoriaDados|ram~41_combout ;
wire \mux_ULA|Y[2]~2_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \regs|saidaA[2]~4_combout ;
wire \regs|saidaA[2]~5_combout ;
wire \ula|mux4|Mux29~0_combout ;
wire \ula|mux4|Mux29~1_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \memoriaDados|ram_rtl_0_bypass[13]~0_combout ;
wire \memoriaDados|ram~39_combout ;
wire \mux_ULA|Y[0]~0_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout ;
wire \regs|saidaB[8]~16_combout ;
wire \regs|saidaB[8]~17_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \regs|saidaA[8]~16_combout ;
wire \regs|saidaA[8]~17_combout ;
wire \ula|full_adder|c_out[7]~7_combout ;
wire \ula|mux4|Mux23~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \memoriaDados|ram~47_combout ;
wire \mux_ULA|Y[8]~8_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout ;
wire \regs|saidaB[9]~18_combout ;
wire \regs|saidaB[9]~19_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \regs|saidaA[9]~18_combout ;
wire \regs|saidaA[9]~19_combout ;
wire \ula|full_adder|c_out[8]~8_combout ;
wire \ula|mux4|Mux22~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \memoriaDados|ram~48_combout ;
wire \mux_ULA|Y[9]~9_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout ;
wire \regs|saidaB[10]~20_combout ;
wire \regs|saidaB[10]~21_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \regs|saidaA[10]~20_combout ;
wire \regs|saidaA[10]~21_combout ;
wire \ula|full_adder|c_out[9]~9_combout ;
wire \ula|mux4|Mux21~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \memoriaDados|ram~49_combout ;
wire \mux_ULA|Y[10]~10_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \regs|saidaA[11]~22_combout ;
wire \regs|saidaA[11]~23_combout ;
wire \memoriaInst|rom~27_combout ;
wire \memoriaInst|rom~28_combout ;
wire \memoriaInst|rom~30_combout ;
wire \memoriaInst|rom~31_combout ;
wire \memoriaInst|rom~63_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout ;
wire \regs|saidaB[11]~22_combout ;
wire \regs|saidaB[11]~23_combout ;
wire \mux_Rt_im|Y[11]~11_combout ;
wire \ula|full_adder|c_out[10]~10_combout ;
wire \ula|mux4|Mux20~0_combout ;
wire \ula|mux4|Mux20~1_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \memoriaDados|ram~50_combout ;
wire \mux_ULA|Y[11]~11_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \regs|saidaA[12]~24_combout ;
wire \regs|saidaA[12]~25_combout ;
wire \memoriaInst|rom~33_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout ;
wire \regs|saidaB[12]~24_combout ;
wire \regs|saidaB[12]~25_combout ;
wire \mux_Rt_im|Y[12]~12_combout ;
wire \ula|full_adder|c_out[11]~11_combout ;
wire \ula|full_adder|c_out[11]~12_combout ;
wire \ula|mux4|Mux19~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \memoriaDados|ram~51_combout ;
wire \mux_ULA|Y[12]~12_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout ;
wire \regs|saidaB[13]~26_combout ;
wire \regs|saidaB[13]~27_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \regs|saidaA[13]~26_combout ;
wire \regs|saidaA[13]~27_combout ;
wire \ula|full_adder|c_out[12]~13_combout ;
wire \ula|mux4|Mux18~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \memoriaDados|ram~52_combout ;
wire \mux_ULA|Y[13]~13_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \regs|saidaA[14]~28_combout ;
wire \regs|saidaA[14]~29_combout ;
wire \memoriaInst|rom~34_combout ;
wire \memoriaInst|rom~35_combout ;
wire \memoriaInst|rom~36_combout ;
wire \memoriaInst|rom~64_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout ;
wire \regs|saidaB[14]~28_combout ;
wire \regs|saidaB[14]~29_combout ;
wire \mux_Rt_im|Y[14]~14_combout ;
wire \ula|full_adder|c_out[13]~14_combout ;
wire \ula|full_adder|c_out[13]~15_combout ;
wire \ula|mux4|Mux17~0_combout ;
wire \ula|mux4|Mux17~1_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \memoriaDados|ram~53_combout ;
wire \mux_ULA|Y[14]~14_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \regs|saidaA[15]~30_combout ;
wire \regs|saidaA[15]~31_combout ;
wire \memoriaInst|rom~37_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout ;
wire \regs|saidaB[15]~30_combout ;
wire \regs|saidaB[15]~31_combout ;
wire \mux_Rt_im|Y[15]~15_combout ;
wire \ula|full_adder|c_out[14]~16_combout ;
wire \ula|full_adder|c_out[14]~17_combout ;
wire \ula|mux4|Mux16~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \memoriaDados|ram~54_combout ;
wire \mux_ULA|Y[15]~15_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout ;
wire \regs|saidaB[16]~32_combout ;
wire \regs|saidaB[16]~33_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \regs|saidaA[16]~32_combout ;
wire \regs|saidaA[16]~33_combout ;
wire \ula|full_adder|c_out[15]~18_combout ;
wire \ula|mux4|Mux15~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \memoriaDados|ram~55_combout ;
wire \mux_ULA|Y[16]~16_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout ;
wire \regs|saidaB[17]~34_combout ;
wire \regs|saidaB[17]~35_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \regs|saidaA[17]~34_combout ;
wire \regs|saidaA[17]~35_combout ;
wire \ula|full_adder|c_out[16]~19_combout ;
wire \ula|mux4|Mux14~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \memoriaDados|ram~56_combout ;
wire \mux_ULA|Y[17]~17_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout ;
wire \regs|saidaB[18]~36_combout ;
wire \regs|saidaB[18]~37_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \regs|saidaA[18]~36_combout ;
wire \regs|saidaA[18]~37_combout ;
wire \ula|full_adder|c_out[17]~20_combout ;
wire \ula|mux4|Mux13~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \memoriaDados|ram~57_combout ;
wire \mux_ULA|Y[18]~18_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout ;
wire \regs|saidaB[19]~38_combout ;
wire \regs|saidaB[19]~39_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \regs|saidaA[19]~38_combout ;
wire \regs|saidaA[19]~39_combout ;
wire \ula|full_adder|c_out[18]~21_combout ;
wire \ula|mux4|Mux12~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \memoriaDados|ram~58_combout ;
wire \mux_ULA|Y[19]~19_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout ;
wire \regs|saidaB[20]~40_combout ;
wire \regs|saidaB[20]~41_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \regs|saidaA[20]~40_combout ;
wire \regs|saidaA[20]~41_combout ;
wire \ula|full_adder|c_out[19]~22_combout ;
wire \ula|mux4|Mux11~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \memoriaDados|ram~59_combout ;
wire \mux_ULA|Y[20]~20_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout ;
wire \regs|saidaB[21]~42_combout ;
wire \regs|saidaB[21]~43_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \regs|saidaA[21]~42_combout ;
wire \regs|saidaA[21]~43_combout ;
wire \ula|full_adder|c_out[20]~23_combout ;
wire \ula|mux4|Mux10~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \memoriaDados|ram~60_combout ;
wire \mux_ULA|Y[21]~21_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout ;
wire \regs|saidaB[22]~44_combout ;
wire \regs|saidaB[22]~45_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \regs|saidaA[22]~44_combout ;
wire \regs|saidaA[22]~45_combout ;
wire \ula|full_adder|c_out[21]~24_combout ;
wire \ula|mux4|Mux9~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \memoriaDados|ram~61_combout ;
wire \mux_ULA|Y[22]~22_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout ;
wire \regs|saidaB[23]~46_combout ;
wire \regs|saidaB[23]~47_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \regs|saidaA[23]~46_combout ;
wire \regs|saidaA[23]~47_combout ;
wire \ula|full_adder|c_out[22]~25_combout ;
wire \ula|mux4|Mux8~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \memoriaDados|ram~62_combout ;
wire \mux_ULA|Y[23]~23_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout ;
wire \regs|saidaB[24]~48_combout ;
wire \regs|saidaB[24]~49_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \regs|saidaA[24]~48_combout ;
wire \regs|saidaA[24]~49_combout ;
wire \ula|full_adder|c_out[23]~26_combout ;
wire \ula|mux4|Mux7~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \memoriaDados|ram~63_combout ;
wire \mux_ULA|Y[24]~24_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout ;
wire \regs|saidaB[25]~50_combout ;
wire \regs|saidaB[25]~51_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \regs|saidaA[25]~50_combout ;
wire \regs|saidaA[25]~51_combout ;
wire \ula|full_adder|c_out[24]~27_combout ;
wire \ula|mux4|Mux6~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \memoriaDados|ram~64_combout ;
wire \mux_ULA|Y[25]~25_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout ;
wire \regs|saidaB[26]~52_combout ;
wire \regs|saidaB[26]~53_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \regs|saidaA[26]~52_combout ;
wire \regs|saidaA[26]~53_combout ;
wire \ula|full_adder|c_out[25]~28_combout ;
wire \ula|mux4|Mux5~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \memoriaDados|ram~65_combout ;
wire \mux_ULA|Y[26]~26_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout ;
wire \regs|saidaB[27]~54_combout ;
wire \regs|saidaB[27]~55_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \regs|saidaA[27]~54_combout ;
wire \regs|saidaA[27]~55_combout ;
wire \ula|full_adder|c_out[26]~29_combout ;
wire \ula|mux4|Mux4~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \memoriaDados|ram~66_combout ;
wire \mux_ULA|Y[27]~27_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout ;
wire \regs|saidaB[28]~56_combout ;
wire \regs|saidaB[28]~57_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \regs|saidaA[28]~56_combout ;
wire \regs|saidaA[28]~57_combout ;
wire \ula|full_adder|c_out[27]~30_combout ;
wire \ula|mux4|Mux3~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \memoriaDados|ram~67_combout ;
wire \mux_ULA|Y[28]~28_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout ;
wire \regs|saidaB[29]~58_combout ;
wire \regs|saidaB[29]~59_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \regs|saidaA[29]~58_combout ;
wire \regs|saidaA[29]~59_combout ;
wire \ula|full_adder|c_out[28]~31_combout ;
wire \ula|mux4|Mux2~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \memoriaDados|ram~68_combout ;
wire \mux_ULA|Y[29]~29_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout ;
wire \regs|saidaB[30]~60_combout ;
wire \regs|saidaB[30]~61_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \regs|saidaA[30]~60_combout ;
wire \regs|saidaA[30]~61_combout ;
wire \ula|full_adder|c_out[29]~32_combout ;
wire \ula|mux4|Mux1~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \memoriaDados|ram~69_combout ;
wire \mux_ULA|Y[30]~30_combout ;
wire \regs|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout ;
wire \regs|saidaB[31]~62_combout ;
wire \regs|saidaB[31]~63_combout ;
wire \regs|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \regs|saidaA[31]~62_combout ;
wire \regs|saidaA[31]~63_combout ;
wire \ula|full_adder|c_out[30]~33_combout ;
wire \ula|mux4|Mux0~0_combout ;
wire \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \memoriaDados|ram~70_combout ;
wire \mux_ULA|Y[31]~31_combout ;
wire \mux_Rt_im|Y[4]~4_combout ;
wire \mux_Rt_im|Y[6]~6_combout ;
wire \mux_Rt_im|Y[7]~7_combout ;
wire \mux_Rt_im|Y[8]~8_combout ;
wire \mux_Rt_im|Y[9]~9_combout ;
wire \mux_Rt_im|Y[10]~10_combout ;
wire \mux_Rt_im|Y[13]~13_combout ;
wire \mux_Rt_im|Y[16]~16_combout ;
wire \mux_Rt_im|Y[17]~17_combout ;
wire \mux_Rt_im|Y[18]~18_combout ;
wire \mux_Rt_im|Y[19]~19_combout ;
wire \mux_Rt_im|Y[20]~20_combout ;
wire \mux_Rt_im|Y[21]~21_combout ;
wire \mux_Rt_im|Y[22]~22_combout ;
wire \mux_Rt_im|Y[23]~23_combout ;
wire \mux_Rt_im|Y[24]~24_combout ;
wire \mux_Rt_im|Y[25]~25_combout ;
wire \mux_Rt_im|Y[26]~26_combout ;
wire \mux_Rt_im|Y[27]~27_combout ;
wire \mux_Rt_im|Y[28]~28_combout ;
wire \mux_Rt_im|Y[29]~29_combout ;
wire \mux_Rt_im|Y[30]~30_combout ;
wire \mux_Rt_im|Y[31]~31_combout ;
wire \controlador1|decodificador1|LessThan0~0_combout ;
wire \controlador1|decodificador1|LessThan0~1_combout ;
wire \controlador1|decodificador1|LessThan0~2_combout ;
wire \controlador1|decodificador1|LessThan0~3_combout ;
wire \controlador1|decodificador1|LessThan0~4_combout ;
wire \controlador1|decodificador1|LessThan0~5_combout ;
wire \controlador1|decodificador1|seg7~0_combout ;
wire \controlador1|decodificador1|seg7~1_combout ;
wire \controlador1|decodificador1|seg7~2_combout ;
wire \controlador1|decodificador1|seg7~3_combout ;
wire \controlador1|decodificador1|seg7~4_combout ;
wire \controlador1|decodificador1|sw~0_combout ;
wire \SW[0]~input_o ;
wire \controlador1|decodificador1|LessThan0~6_combout ;
wire \controlador1|decodificador1|LessThan0~7_combout ;
wire \controlador1|dado_lido[0]~0_combout ;
wire \KEY[0]~input_o ;
wire \controlador1|dado_lido[3]~1_combout ;
wire \controlador1|dado_lido[0]~2_combout ;
wire \SW[1]~input_o ;
wire \controlador1|dado_lido[1]~3_combout ;
wire \KEY[1]~input_o ;
wire \controlador1|dado_lido[1]~4_combout ;
wire \SW[2]~input_o ;
wire \controlador1|dado_lido[2]~5_combout ;
wire \KEY[2]~input_o ;
wire \controlador1|dado_lido[2]~6_combout ;
wire \SW[3]~input_o ;
wire \controlador1|dado_lido[3]~7_combout ;
wire \KEY[3]~input_o ;
wire \controlador1|dado_lido[3]~8_combout ;
wire \SW[4]~input_o ;
wire \controlador1|dado_lido[4]~9_combout ;
wire \SW[5]~input_o ;
wire \controlador1|dado_lido[5]~10_combout ;
wire \SW[6]~input_o ;
wire \controlador1|dado_lido[6]~11_combout ;
wire \SW[7]~input_o ;
wire \controlador1|dado_lido[7]~12_combout ;
wire \SW[8]~input_o ;
wire \controlador1|dado_lido[8]~13_combout ;
wire \SW[9]~input_o ;
wire \controlador1|dado_lido[9]~14_combout ;
wire \SW[10]~input_o ;
wire \controlador1|dado_lido[10]~15_combout ;
wire \SW[11]~input_o ;
wire \controlador1|dado_lido[11]~16_combout ;
wire \SW[12]~input_o ;
wire \controlador1|dado_lido[12]~17_combout ;
wire \SW[13]~input_o ;
wire \controlador1|dado_lido[13]~18_combout ;
wire \SW[14]~input_o ;
wire \controlador1|dado_lido[14]~19_combout ;
wire \SW[15]~input_o ;
wire \controlador1|dado_lido[15]~20_combout ;
wire \SW[16]~input_o ;
wire \controlador1|dado_lido[16]~21_combout ;
wire \SW[17]~input_o ;
wire \controlador1|dado_lido[17]~22_combout ;
wire \controlador1|dado_lido[18]~23_combout ;
wire \controlador1|dado_lido[19]~24_combout ;
wire \controlador1|dado_lido[20]~25_combout ;
wire \controlador1|dado_lido[21]~26_combout ;
wire \controlador1|dado_lido[22]~27_combout ;
wire \controlador1|dado_lido[23]~28_combout ;
wire \controlador1|dado_lido[24]~29_combout ;
wire \controlador1|dado_lido[25]~30_combout ;
wire \controlador1|dado_lido[26]~31_combout ;
wire \controlador1|dado_lido[27]~32_combout ;
wire \controlador1|dado_lido[28]~33_combout ;
wire \controlador1|dado_lido[29]~34_combout ;
wire \controlador1|dado_lido[30]~35_combout ;
wire \controlador1|dado_lido[31]~36_combout ;
wire \PC|q[9]~45 ;
wire \PC|q[10]~46_combout ;
wire \PC|q[10]~47 ;
wire \PC|q[11]~48_combout ;
wire \PC|q[11]~49 ;
wire \PC|q[12]~50_combout ;
wire \PC|q[12]~51 ;
wire \PC|q[13]~52_combout ;
wire \PC|q[13]~53 ;
wire \PC|q[14]~54_combout ;
wire \PC|q[14]~55 ;
wire \PC|q[15]~56_combout ;
wire \PC|q[15]~57 ;
wire \PC|q[16]~58_combout ;
wire \PC|q[16]~59 ;
wire \PC|q[17]~60_combout ;
wire \PC|q[17]~61 ;
wire \PC|q[18]~62_combout ;
wire \PC|q[18]~63 ;
wire \PC|q[19]~64_combout ;
wire \PC|q[19]~65 ;
wire \PC|q[20]~66_combout ;
wire \PC|q[20]~67 ;
wire \PC|q[21]~68_combout ;
wire \PC|q[21]~69 ;
wire \PC|q[22]~70_combout ;
wire \PC|q[22]~71 ;
wire \PC|q[23]~72_combout ;
wire \PC|q[23]~73 ;
wire \PC|q[24]~74_combout ;
wire \PC|q[24]~75 ;
wire \PC|q[25]~76_combout ;
wire \PC|q[25]~77 ;
wire \PC|q[26]~78_combout ;
wire \PC|q[26]~79 ;
wire \PC|q[27]~80_combout ;
wire \PC|q[27]~81 ;
wire \PC|q[28]~82_combout ;
wire \PC|q[28]~83 ;
wire \PC|q[29]~84_combout ;
wire \PC|q[29]~85 ;
wire \PC|q[30]~86_combout ;
wire \PC|q[30]~87 ;
wire \PC|q[31]~88_combout ;
wire \controlador1|decodificador1|leds~0_combout ;
wire \controlador1|decodificador1|seg7~5_combout ;
wire \controlador1|conv_HEX0|rascSaida7seg[0]~0_combout ;
wire \controlador1|conv_HEX0|rascSaida7seg[1]~1_combout ;
wire \controlador1|conv_HEX0|rascSaida7seg[2]~2_combout ;
wire \controlador1|conv_HEX0|rascSaida7seg[3]~3_combout ;
wire \controlador1|conv_HEX0|rascSaida7seg[4]~4_combout ;
wire \controlador1|conv_HEX0|rascSaida7seg[5]~5_combout ;
wire \controlador1|conv_HEX0|rascSaida7seg[6]~6_combout ;
wire \controlador1|conv_HEX1|rascSaida7seg[0]~0_combout ;
wire \controlador1|conv_HEX1|rascSaida7seg[1]~1_combout ;
wire \controlador1|conv_HEX1|rascSaida7seg[2]~2_combout ;
wire \controlador1|conv_HEX1|rascSaida7seg[3]~3_combout ;
wire \controlador1|conv_HEX1|rascSaida7seg[4]~4_combout ;
wire \controlador1|conv_HEX1|rascSaida7seg[5]~5_combout ;
wire \controlador1|conv_HEX1|rascSaida7seg[6]~6_combout ;
wire \controlador1|conv_HEX2|rascSaida7seg[0]~0_combout ;
wire \controlador1|conv_HEX2|rascSaida7seg[1]~1_combout ;
wire \controlador1|conv_HEX2|rascSaida7seg[2]~2_combout ;
wire \controlador1|conv_HEX2|rascSaida7seg[3]~3_combout ;
wire \controlador1|conv_HEX2|rascSaida7seg[4]~4_combout ;
wire \controlador1|conv_HEX2|rascSaida7seg[5]~5_combout ;
wire \controlador1|conv_HEX2|rascSaida7seg[6]~6_combout ;
wire \controlador1|conv_HEX3|rascSaida7seg[0]~0_combout ;
wire \controlador1|conv_HEX3|rascSaida7seg[1]~1_combout ;
wire \controlador1|conv_HEX3|rascSaida7seg[2]~2_combout ;
wire \controlador1|conv_HEX3|rascSaida7seg[3]~3_combout ;
wire \controlador1|conv_HEX3|rascSaida7seg[4]~4_combout ;
wire \controlador1|conv_HEX3|rascSaida7seg[5]~5_combout ;
wire \controlador1|conv_HEX3|rascSaida7seg[6]~6_combout ;
wire \controlador1|conv_HEX4|rascSaida7seg[0]~0_combout ;
wire \controlador1|conv_HEX4|rascSaida7seg[1]~1_combout ;
wire \controlador1|conv_HEX4|rascSaida7seg[2]~2_combout ;
wire \controlador1|conv_HEX4|rascSaida7seg[3]~3_combout ;
wire \controlador1|conv_HEX4|rascSaida7seg[4]~4_combout ;
wire \controlador1|conv_HEX4|rascSaida7seg[5]~5_combout ;
wire \controlador1|conv_HEX4|rascSaida7seg[6]~6_combout ;
wire \controlador1|conv_HEX5|rascSaida7seg[0]~0_combout ;
wire \controlador1|conv_HEX5|rascSaida7seg[1]~1_combout ;
wire \controlador1|conv_HEX5|rascSaida7seg[2]~2_combout ;
wire \controlador1|conv_HEX5|rascSaida7seg[3]~3_combout ;
wire \controlador1|conv_HEX5|rascSaida7seg[4]~4_combout ;
wire \controlador1|conv_HEX5|rascSaida7seg[5]~5_combout ;
wire \controlador1|conv_HEX5|rascSaida7seg[6]~6_combout ;
wire \controlador1|conv_HEX6|rascSaida7seg[0]~0_combout ;
wire \controlador1|conv_HEX6|rascSaida7seg[1]~1_combout ;
wire \controlador1|conv_HEX6|rascSaida7seg[2]~2_combout ;
wire \controlador1|conv_HEX6|rascSaida7seg[3]~3_combout ;
wire \controlador1|conv_HEX6|rascSaida7seg[4]~4_combout ;
wire \controlador1|conv_HEX6|rascSaida7seg[5]~5_combout ;
wire \controlador1|conv_HEX6|rascSaida7seg[6]~6_combout ;
wire \controlador1|conv_HEX7|rascSaida7seg[0]~0_combout ;
wire \controlador1|conv_HEX7|rascSaida7seg[1]~1_combout ;
wire \controlador1|conv_HEX7|rascSaida7seg[2]~2_combout ;
wire \controlador1|conv_HEX7|rascSaida7seg[3]~3_combout ;
wire \controlador1|conv_HEX7|rascSaida7seg[4]~4_combout ;
wire \controlador1|conv_HEX7|rascSaida7seg[5]~5_combout ;
wire \controlador1|conv_HEX7|rascSaida7seg[6]~6_combout ;
wire [31:0] \PC|q ;
wire [70:0] \MEM_WB|q ;
wire [25:0] \controlador1|reg_leds|q ;
wire [31:0] \ula|full_adder|result ;
wire [0:76] \memoriaDados|ram_rtl_0_bypass ;
wire [63:0] \IF_ID|q ;
wire [0:74] \regs|registrador_rtl_1_bypass ;
wire [146:0] \ID_EX|q ;
wire [31:0] \controlador1|reg_seg7|q ;
wire [106:0] \EX_MEM|q ;
wire [0:74] \regs|registrador_rtl_0_bypass ;

wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;

assign \regs|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout  = \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31~portbdataout  = \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \regs|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout  = \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

cycloneive_io_obuf \clko~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clko),
	.obar());
// synopsys translate_off
defparam \clko~output .bus_hold = "false";
defparam \clko~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[0]~output (
	.i(\mux_ULA|Y[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[0]),
	.obar());
// synopsys translate_off
defparam \Reg3[0]~output .bus_hold = "false";
defparam \Reg3[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[1]~output (
	.i(\mux_ULA|Y[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[1]),
	.obar());
// synopsys translate_off
defparam \Reg3[1]~output .bus_hold = "false";
defparam \Reg3[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[2]~output (
	.i(\mux_ULA|Y[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[2]),
	.obar());
// synopsys translate_off
defparam \Reg3[2]~output .bus_hold = "false";
defparam \Reg3[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[3]~output (
	.i(\mux_ULA|Y[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[3]),
	.obar());
// synopsys translate_off
defparam \Reg3[3]~output .bus_hold = "false";
defparam \Reg3[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[4]~output (
	.i(\mux_ULA|Y[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[4]),
	.obar());
// synopsys translate_off
defparam \Reg3[4]~output .bus_hold = "false";
defparam \Reg3[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[5]~output (
	.i(\mux_ULA|Y[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[5]),
	.obar());
// synopsys translate_off
defparam \Reg3[5]~output .bus_hold = "false";
defparam \Reg3[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[6]~output (
	.i(\mux_ULA|Y[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[6]),
	.obar());
// synopsys translate_off
defparam \Reg3[6]~output .bus_hold = "false";
defparam \Reg3[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[7]~output (
	.i(\mux_ULA|Y[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[7]),
	.obar());
// synopsys translate_off
defparam \Reg3[7]~output .bus_hold = "false";
defparam \Reg3[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[8]~output (
	.i(\mux_ULA|Y[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[8]),
	.obar());
// synopsys translate_off
defparam \Reg3[8]~output .bus_hold = "false";
defparam \Reg3[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[9]~output (
	.i(\mux_ULA|Y[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[9]),
	.obar());
// synopsys translate_off
defparam \Reg3[9]~output .bus_hold = "false";
defparam \Reg3[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[10]~output (
	.i(\mux_ULA|Y[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[10]),
	.obar());
// synopsys translate_off
defparam \Reg3[10]~output .bus_hold = "false";
defparam \Reg3[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[11]~output (
	.i(\mux_ULA|Y[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[11]),
	.obar());
// synopsys translate_off
defparam \Reg3[11]~output .bus_hold = "false";
defparam \Reg3[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[12]~output (
	.i(\mux_ULA|Y[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[12]),
	.obar());
// synopsys translate_off
defparam \Reg3[12]~output .bus_hold = "false";
defparam \Reg3[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[13]~output (
	.i(\mux_ULA|Y[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[13]),
	.obar());
// synopsys translate_off
defparam \Reg3[13]~output .bus_hold = "false";
defparam \Reg3[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[14]~output (
	.i(\mux_ULA|Y[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[14]),
	.obar());
// synopsys translate_off
defparam \Reg3[14]~output .bus_hold = "false";
defparam \Reg3[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[15]~output (
	.i(\mux_ULA|Y[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[15]),
	.obar());
// synopsys translate_off
defparam \Reg3[15]~output .bus_hold = "false";
defparam \Reg3[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[16]~output (
	.i(\mux_ULA|Y[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[16]),
	.obar());
// synopsys translate_off
defparam \Reg3[16]~output .bus_hold = "false";
defparam \Reg3[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[17]~output (
	.i(\mux_ULA|Y[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[17]),
	.obar());
// synopsys translate_off
defparam \Reg3[17]~output .bus_hold = "false";
defparam \Reg3[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[18]~output (
	.i(\mux_ULA|Y[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[18]),
	.obar());
// synopsys translate_off
defparam \Reg3[18]~output .bus_hold = "false";
defparam \Reg3[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[19]~output (
	.i(\mux_ULA|Y[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[19]),
	.obar());
// synopsys translate_off
defparam \Reg3[19]~output .bus_hold = "false";
defparam \Reg3[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[20]~output (
	.i(\mux_ULA|Y[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[20]),
	.obar());
// synopsys translate_off
defparam \Reg3[20]~output .bus_hold = "false";
defparam \Reg3[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[21]~output (
	.i(\mux_ULA|Y[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[21]),
	.obar());
// synopsys translate_off
defparam \Reg3[21]~output .bus_hold = "false";
defparam \Reg3[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[22]~output (
	.i(\mux_ULA|Y[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[22]),
	.obar());
// synopsys translate_off
defparam \Reg3[22]~output .bus_hold = "false";
defparam \Reg3[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[23]~output (
	.i(\mux_ULA|Y[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[23]),
	.obar());
// synopsys translate_off
defparam \Reg3[23]~output .bus_hold = "false";
defparam \Reg3[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[24]~output (
	.i(\mux_ULA|Y[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[24]),
	.obar());
// synopsys translate_off
defparam \Reg3[24]~output .bus_hold = "false";
defparam \Reg3[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[25]~output (
	.i(\mux_ULA|Y[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[25]),
	.obar());
// synopsys translate_off
defparam \Reg3[25]~output .bus_hold = "false";
defparam \Reg3[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[26]~output (
	.i(\mux_ULA|Y[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[26]),
	.obar());
// synopsys translate_off
defparam \Reg3[26]~output .bus_hold = "false";
defparam \Reg3[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[27]~output (
	.i(\mux_ULA|Y[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[27]),
	.obar());
// synopsys translate_off
defparam \Reg3[27]~output .bus_hold = "false";
defparam \Reg3[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[28]~output (
	.i(\mux_ULA|Y[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[28]),
	.obar());
// synopsys translate_off
defparam \Reg3[28]~output .bus_hold = "false";
defparam \Reg3[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[29]~output (
	.i(\mux_ULA|Y[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[29]),
	.obar());
// synopsys translate_off
defparam \Reg3[29]~output .bus_hold = "false";
defparam \Reg3[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[30]~output (
	.i(\mux_ULA|Y[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[30]),
	.obar());
// synopsys translate_off
defparam \Reg3[30]~output .bus_hold = "false";
defparam \Reg3[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[31]~output (
	.i(\mux_ULA|Y[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg3[31]),
	.obar());
// synopsys translate_off
defparam \Reg3[31]~output .bus_hold = "false";
defparam \Reg3[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[0]~output (
	.i(\regs|saidaB[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[0]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[0]~output .bus_hold = "false";
defparam \saida2Regs[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[1]~output (
	.i(\regs|saidaB[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[1]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[1]~output .bus_hold = "false";
defparam \saida2Regs[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[2]~output (
	.i(\regs|saidaB[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[2]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[2]~output .bus_hold = "false";
defparam \saida2Regs[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[3]~output (
	.i(\regs|saidaB[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[3]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[3]~output .bus_hold = "false";
defparam \saida2Regs[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[4]~output (
	.i(\regs|saidaB[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[4]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[4]~output .bus_hold = "false";
defparam \saida2Regs[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[5]~output (
	.i(\regs|saidaB[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[5]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[5]~output .bus_hold = "false";
defparam \saida2Regs[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[6]~output (
	.i(\regs|saidaB[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[6]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[6]~output .bus_hold = "false";
defparam \saida2Regs[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[7]~output (
	.i(\regs|saidaB[7]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[7]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[7]~output .bus_hold = "false";
defparam \saida2Regs[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[8]~output (
	.i(\regs|saidaB[8]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[8]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[8]~output .bus_hold = "false";
defparam \saida2Regs[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[9]~output (
	.i(\regs|saidaB[9]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[9]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[9]~output .bus_hold = "false";
defparam \saida2Regs[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[10]~output (
	.i(\regs|saidaB[10]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[10]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[10]~output .bus_hold = "false";
defparam \saida2Regs[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[11]~output (
	.i(\regs|saidaB[11]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[11]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[11]~output .bus_hold = "false";
defparam \saida2Regs[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[12]~output (
	.i(\regs|saidaB[12]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[12]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[12]~output .bus_hold = "false";
defparam \saida2Regs[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[13]~output (
	.i(\regs|saidaB[13]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[13]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[13]~output .bus_hold = "false";
defparam \saida2Regs[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[14]~output (
	.i(\regs|saidaB[14]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[14]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[14]~output .bus_hold = "false";
defparam \saida2Regs[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[15]~output (
	.i(\regs|saidaB[15]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[15]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[15]~output .bus_hold = "false";
defparam \saida2Regs[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[16]~output (
	.i(\regs|saidaB[16]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[16]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[16]~output .bus_hold = "false";
defparam \saida2Regs[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[17]~output (
	.i(\regs|saidaB[17]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[17]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[17]~output .bus_hold = "false";
defparam \saida2Regs[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[18]~output (
	.i(\regs|saidaB[18]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[18]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[18]~output .bus_hold = "false";
defparam \saida2Regs[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[19]~output (
	.i(\regs|saidaB[19]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[19]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[19]~output .bus_hold = "false";
defparam \saida2Regs[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[20]~output (
	.i(\regs|saidaB[20]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[20]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[20]~output .bus_hold = "false";
defparam \saida2Regs[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[21]~output (
	.i(\regs|saidaB[21]~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[21]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[21]~output .bus_hold = "false";
defparam \saida2Regs[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[22]~output (
	.i(\regs|saidaB[22]~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[22]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[22]~output .bus_hold = "false";
defparam \saida2Regs[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[23]~output (
	.i(\regs|saidaB[23]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[23]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[23]~output .bus_hold = "false";
defparam \saida2Regs[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[24]~output (
	.i(\regs|saidaB[24]~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[24]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[24]~output .bus_hold = "false";
defparam \saida2Regs[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[25]~output (
	.i(\regs|saidaB[25]~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[25]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[25]~output .bus_hold = "false";
defparam \saida2Regs[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[26]~output (
	.i(\regs|saidaB[26]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[26]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[26]~output .bus_hold = "false";
defparam \saida2Regs[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[27]~output (
	.i(\regs|saidaB[27]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[27]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[27]~output .bus_hold = "false";
defparam \saida2Regs[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[28]~output (
	.i(\regs|saidaB[28]~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[28]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[28]~output .bus_hold = "false";
defparam \saida2Regs[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[29]~output (
	.i(\regs|saidaB[29]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[29]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[29]~output .bus_hold = "false";
defparam \saida2Regs[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[30]~output (
	.i(\regs|saidaB[30]~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[30]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[30]~output .bus_hold = "false";
defparam \saida2Regs[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[31]~output (
	.i(\regs|saidaB[31]~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2Regs[31]),
	.obar());
// synopsys translate_off
defparam \saida2Regs[31]~output .bus_hold = "false";
defparam \saida2Regs[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[0]~output (
	.i(\memoriaInst|rom~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[0]),
	.obar());
// synopsys translate_off
defparam \instrucao[0]~output .bus_hold = "false";
defparam \instrucao[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[1]~output (
	.i(\memoriaInst|rom~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[1]),
	.obar());
// synopsys translate_off
defparam \instrucao[1]~output .bus_hold = "false";
defparam \instrucao[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[2]~output (
	.i(\memoriaInst|rom~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[2]),
	.obar());
// synopsys translate_off
defparam \instrucao[2]~output .bus_hold = "false";
defparam \instrucao[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[3]~output (
	.i(\memoriaInst|rom~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[3]),
	.obar());
// synopsys translate_off
defparam \instrucao[3]~output .bus_hold = "false";
defparam \instrucao[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[4]),
	.obar());
// synopsys translate_off
defparam \instrucao[4]~output .bus_hold = "false";
defparam \instrucao[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[5]~output (
	.i(\memoriaInst|rom~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[5]),
	.obar());
// synopsys translate_off
defparam \instrucao[5]~output .bus_hold = "false";
defparam \instrucao[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[6]),
	.obar());
// synopsys translate_off
defparam \instrucao[6]~output .bus_hold = "false";
defparam \instrucao[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[7]),
	.obar());
// synopsys translate_off
defparam \instrucao[7]~output .bus_hold = "false";
defparam \instrucao[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[8]),
	.obar());
// synopsys translate_off
defparam \instrucao[8]~output .bus_hold = "false";
defparam \instrucao[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[9]),
	.obar());
// synopsys translate_off
defparam \instrucao[9]~output .bus_hold = "false";
defparam \instrucao[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[10]),
	.obar());
// synopsys translate_off
defparam \instrucao[10]~output .bus_hold = "false";
defparam \instrucao[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[11]~output (
	.i(\memoriaInst|rom~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[11]),
	.obar());
// synopsys translate_off
defparam \instrucao[11]~output .bus_hold = "false";
defparam \instrucao[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[12]~output (
	.i(\memoriaInst|rom~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[12]),
	.obar());
// synopsys translate_off
defparam \instrucao[12]~output .bus_hold = "false";
defparam \instrucao[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[13]),
	.obar());
// synopsys translate_off
defparam \instrucao[13]~output .bus_hold = "false";
defparam \instrucao[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[14]~output (
	.i(\memoriaInst|rom~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[14]),
	.obar());
// synopsys translate_off
defparam \instrucao[14]~output .bus_hold = "false";
defparam \instrucao[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[15]~output (
	.i(\memoriaInst|rom~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[15]),
	.obar());
// synopsys translate_off
defparam \instrucao[15]~output .bus_hold = "false";
defparam \instrucao[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[16]~output (
	.i(\memoriaInst|rom~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[16]),
	.obar());
// synopsys translate_off
defparam \instrucao[16]~output .bus_hold = "false";
defparam \instrucao[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[17]~output (
	.i(\memoriaInst|rom~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[17]),
	.obar());
// synopsys translate_off
defparam \instrucao[17]~output .bus_hold = "false";
defparam \instrucao[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[18]),
	.obar());
// synopsys translate_off
defparam \instrucao[18]~output .bus_hold = "false";
defparam \instrucao[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[19]~output (
	.i(\memoriaInst|rom~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[19]),
	.obar());
// synopsys translate_off
defparam \instrucao[19]~output .bus_hold = "false";
defparam \instrucao[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[20]~output (
	.i(\memoriaInst|rom~66_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[20]),
	.obar());
// synopsys translate_off
defparam \instrucao[20]~output .bus_hold = "false";
defparam \instrucao[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[21]~output (
	.i(\memoriaInst|rom~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[21]),
	.obar());
// synopsys translate_off
defparam \instrucao[21]~output .bus_hold = "false";
defparam \instrucao[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[22]~output (
	.i(\memoriaInst|rom~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[22]),
	.obar());
// synopsys translate_off
defparam \instrucao[22]~output .bus_hold = "false";
defparam \instrucao[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[23]),
	.obar());
// synopsys translate_off
defparam \instrucao[23]~output .bus_hold = "false";
defparam \instrucao[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[24]~output (
	.i(\memoriaInst|rom~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[24]),
	.obar());
// synopsys translate_off
defparam \instrucao[24]~output .bus_hold = "false";
defparam \instrucao[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[25]~output (
	.i(\memoriaInst|rom~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[25]),
	.obar());
// synopsys translate_off
defparam \instrucao[25]~output .bus_hold = "false";
defparam \instrucao[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[26]~output (
	.i(\memoriaInst|rom~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[26]),
	.obar());
// synopsys translate_off
defparam \instrucao[26]~output .bus_hold = "false";
defparam \instrucao[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[27]~output (
	.i(\memoriaInst|rom~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[27]),
	.obar());
// synopsys translate_off
defparam \instrucao[27]~output .bus_hold = "false";
defparam \instrucao[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[28]),
	.obar());
// synopsys translate_off
defparam \instrucao[28]~output .bus_hold = "false";
defparam \instrucao[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[29]),
	.obar());
// synopsys translate_off
defparam \instrucao[29]~output .bus_hold = "false";
defparam \instrucao[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[30]),
	.obar());
// synopsys translate_off
defparam \instrucao[30]~output .bus_hold = "false";
defparam \instrucao[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[31]~output (
	.i(\memoriaInst|rom~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[31]),
	.obar());
// synopsys translate_off
defparam \instrucao[31]~output .bus_hold = "false";
defparam \instrucao[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[0]~output (
	.i(\ID_EX|q [74]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[0]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[0]~output .bus_hold = "false";
defparam \entrada1_ULA[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[1]~output (
	.i(\ID_EX|q [75]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[1]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[1]~output .bus_hold = "false";
defparam \entrada1_ULA[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[2]~output (
	.i(\ID_EX|q [76]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[2]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[2]~output .bus_hold = "false";
defparam \entrada1_ULA[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[3]~output (
	.i(\ID_EX|q [77]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[3]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[3]~output .bus_hold = "false";
defparam \entrada1_ULA[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[4]~output (
	.i(\ID_EX|q [78]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[4]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[4]~output .bus_hold = "false";
defparam \entrada1_ULA[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[5]~output (
	.i(\ID_EX|q [79]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[5]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[5]~output .bus_hold = "false";
defparam \entrada1_ULA[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[6]~output (
	.i(\ID_EX|q [80]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[6]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[6]~output .bus_hold = "false";
defparam \entrada1_ULA[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[7]~output (
	.i(\ID_EX|q [81]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[7]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[7]~output .bus_hold = "false";
defparam \entrada1_ULA[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[8]~output (
	.i(\ID_EX|q [82]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[8]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[8]~output .bus_hold = "false";
defparam \entrada1_ULA[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[9]~output (
	.i(\ID_EX|q [83]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[9]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[9]~output .bus_hold = "false";
defparam \entrada1_ULA[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[10]~output (
	.i(\ID_EX|q [84]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[10]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[10]~output .bus_hold = "false";
defparam \entrada1_ULA[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[11]~output (
	.i(\ID_EX|q [85]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[11]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[11]~output .bus_hold = "false";
defparam \entrada1_ULA[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[12]~output (
	.i(\ID_EX|q [86]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[12]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[12]~output .bus_hold = "false";
defparam \entrada1_ULA[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[13]~output (
	.i(\ID_EX|q [87]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[13]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[13]~output .bus_hold = "false";
defparam \entrada1_ULA[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[14]~output (
	.i(\ID_EX|q [88]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[14]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[14]~output .bus_hold = "false";
defparam \entrada1_ULA[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[15]~output (
	.i(\ID_EX|q [89]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[15]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[15]~output .bus_hold = "false";
defparam \entrada1_ULA[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[16]~output (
	.i(\ID_EX|q [90]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[16]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[16]~output .bus_hold = "false";
defparam \entrada1_ULA[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[17]~output (
	.i(\ID_EX|q [91]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[17]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[17]~output .bus_hold = "false";
defparam \entrada1_ULA[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[18]~output (
	.i(\ID_EX|q [92]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[18]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[18]~output .bus_hold = "false";
defparam \entrada1_ULA[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[19]~output (
	.i(\ID_EX|q [93]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[19]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[19]~output .bus_hold = "false";
defparam \entrada1_ULA[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[20]~output (
	.i(\ID_EX|q [94]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[20]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[20]~output .bus_hold = "false";
defparam \entrada1_ULA[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[21]~output (
	.i(\ID_EX|q [95]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[21]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[21]~output .bus_hold = "false";
defparam \entrada1_ULA[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[22]~output (
	.i(\ID_EX|q [96]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[22]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[22]~output .bus_hold = "false";
defparam \entrada1_ULA[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[23]~output (
	.i(\ID_EX|q [97]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[23]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[23]~output .bus_hold = "false";
defparam \entrada1_ULA[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[24]~output (
	.i(\ID_EX|q [98]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[24]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[24]~output .bus_hold = "false";
defparam \entrada1_ULA[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[25]~output (
	.i(\ID_EX|q [99]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[25]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[25]~output .bus_hold = "false";
defparam \entrada1_ULA[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[26]~output (
	.i(\ID_EX|q [100]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[26]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[26]~output .bus_hold = "false";
defparam \entrada1_ULA[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[27]~output (
	.i(\ID_EX|q [101]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[27]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[27]~output .bus_hold = "false";
defparam \entrada1_ULA[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[28]~output (
	.i(\ID_EX|q [102]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[28]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[28]~output .bus_hold = "false";
defparam \entrada1_ULA[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[29]~output (
	.i(\ID_EX|q [103]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[29]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[29]~output .bus_hold = "false";
defparam \entrada1_ULA[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[30]~output (
	.i(\ID_EX|q [104]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[30]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[30]~output .bus_hold = "false";
defparam \entrada1_ULA[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[31]~output (
	.i(\ID_EX|q [105]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada1_ULA[31]),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[31]~output .bus_hold = "false";
defparam \entrada1_ULA[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[0]~output (
	.i(\mux_Rt_im|Y[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[0]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[0]~output .bus_hold = "false";
defparam \entrada2_ULA[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[1]~output (
	.i(\mux_Rt_im|Y[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[1]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[1]~output .bus_hold = "false";
defparam \entrada2_ULA[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[2]~output (
	.i(\mux_Rt_im|Y[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[2]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[2]~output .bus_hold = "false";
defparam \entrada2_ULA[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[3]~output (
	.i(\mux_Rt_im|Y[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[3]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[3]~output .bus_hold = "false";
defparam \entrada2_ULA[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[4]~output (
	.i(\mux_Rt_im|Y[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[4]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[4]~output .bus_hold = "false";
defparam \entrada2_ULA[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[5]~output (
	.i(\mux_Rt_im|Y[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[5]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[5]~output .bus_hold = "false";
defparam \entrada2_ULA[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[6]~output (
	.i(\mux_Rt_im|Y[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[6]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[6]~output .bus_hold = "false";
defparam \entrada2_ULA[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[7]~output (
	.i(\mux_Rt_im|Y[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[7]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[7]~output .bus_hold = "false";
defparam \entrada2_ULA[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[8]~output (
	.i(\mux_Rt_im|Y[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[8]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[8]~output .bus_hold = "false";
defparam \entrada2_ULA[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[9]~output (
	.i(\mux_Rt_im|Y[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[9]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[9]~output .bus_hold = "false";
defparam \entrada2_ULA[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[10]~output (
	.i(\mux_Rt_im|Y[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[10]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[10]~output .bus_hold = "false";
defparam \entrada2_ULA[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[11]~output (
	.i(\mux_Rt_im|Y[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[11]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[11]~output .bus_hold = "false";
defparam \entrada2_ULA[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[12]~output (
	.i(\mux_Rt_im|Y[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[12]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[12]~output .bus_hold = "false";
defparam \entrada2_ULA[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[13]~output (
	.i(\mux_Rt_im|Y[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[13]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[13]~output .bus_hold = "false";
defparam \entrada2_ULA[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[14]~output (
	.i(\mux_Rt_im|Y[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[14]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[14]~output .bus_hold = "false";
defparam \entrada2_ULA[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[15]~output (
	.i(\mux_Rt_im|Y[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[15]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[15]~output .bus_hold = "false";
defparam \entrada2_ULA[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[16]~output (
	.i(\mux_Rt_im|Y[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[16]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[16]~output .bus_hold = "false";
defparam \entrada2_ULA[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[17]~output (
	.i(\mux_Rt_im|Y[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[17]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[17]~output .bus_hold = "false";
defparam \entrada2_ULA[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[18]~output (
	.i(\mux_Rt_im|Y[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[18]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[18]~output .bus_hold = "false";
defparam \entrada2_ULA[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[19]~output (
	.i(\mux_Rt_im|Y[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[19]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[19]~output .bus_hold = "false";
defparam \entrada2_ULA[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[20]~output (
	.i(\mux_Rt_im|Y[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[20]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[20]~output .bus_hold = "false";
defparam \entrada2_ULA[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[21]~output (
	.i(\mux_Rt_im|Y[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[21]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[21]~output .bus_hold = "false";
defparam \entrada2_ULA[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[22]~output (
	.i(\mux_Rt_im|Y[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[22]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[22]~output .bus_hold = "false";
defparam \entrada2_ULA[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[23]~output (
	.i(\mux_Rt_im|Y[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[23]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[23]~output .bus_hold = "false";
defparam \entrada2_ULA[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[24]~output (
	.i(\mux_Rt_im|Y[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[24]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[24]~output .bus_hold = "false";
defparam \entrada2_ULA[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[25]~output (
	.i(\mux_Rt_im|Y[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[25]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[25]~output .bus_hold = "false";
defparam \entrada2_ULA[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[26]~output (
	.i(\mux_Rt_im|Y[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[26]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[26]~output .bus_hold = "false";
defparam \entrada2_ULA[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[27]~output (
	.i(\mux_Rt_im|Y[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[27]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[27]~output .bus_hold = "false";
defparam \entrada2_ULA[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[28]~output (
	.i(\mux_Rt_im|Y[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[28]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[28]~output .bus_hold = "false";
defparam \entrada2_ULA[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[29]~output (
	.i(\mux_Rt_im|Y[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[29]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[29]~output .bus_hold = "false";
defparam \entrada2_ULA[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[30]~output (
	.i(\mux_Rt_im|Y[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[30]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[30]~output .bus_hold = "false";
defparam \entrada2_ULA[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[31]~output (
	.i(\mux_Rt_im|Y[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada2_ULA[31]),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[31]~output .bus_hold = "false";
defparam \entrada2_ULA[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[0]~output (
	.i(\ula|mux4|Mux31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[0]),
	.obar());
// synopsys translate_off
defparam \saida[0]~output .bus_hold = "false";
defparam \saida[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[1]~output (
	.i(\ula|mux4|Mux30~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[1]),
	.obar());
// synopsys translate_off
defparam \saida[1]~output .bus_hold = "false";
defparam \saida[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[2]~output (
	.i(\ula|mux4|Mux29~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[2]),
	.obar());
// synopsys translate_off
defparam \saida[2]~output .bus_hold = "false";
defparam \saida[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[3]~output (
	.i(\ula|mux4|Mux28~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[3]),
	.obar());
// synopsys translate_off
defparam \saida[3]~output .bus_hold = "false";
defparam \saida[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[4]~output (
	.i(\ula|mux4|Mux27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[4]),
	.obar());
// synopsys translate_off
defparam \saida[4]~output .bus_hold = "false";
defparam \saida[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[5]~output (
	.i(\ula|mux4|Mux26~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[5]),
	.obar());
// synopsys translate_off
defparam \saida[5]~output .bus_hold = "false";
defparam \saida[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[6]~output (
	.i(\ula|mux4|Mux25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[6]),
	.obar());
// synopsys translate_off
defparam \saida[6]~output .bus_hold = "false";
defparam \saida[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[7]~output (
	.i(\ula|mux4|Mux24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[7]),
	.obar());
// synopsys translate_off
defparam \saida[7]~output .bus_hold = "false";
defparam \saida[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[8]~output (
	.i(\ula|mux4|Mux23~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[8]),
	.obar());
// synopsys translate_off
defparam \saida[8]~output .bus_hold = "false";
defparam \saida[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[9]~output (
	.i(\ula|mux4|Mux22~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[9]),
	.obar());
// synopsys translate_off
defparam \saida[9]~output .bus_hold = "false";
defparam \saida[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[10]~output (
	.i(\ula|mux4|Mux21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[10]),
	.obar());
// synopsys translate_off
defparam \saida[10]~output .bus_hold = "false";
defparam \saida[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[11]~output (
	.i(\ula|mux4|Mux20~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[11]),
	.obar());
// synopsys translate_off
defparam \saida[11]~output .bus_hold = "false";
defparam \saida[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[12]~output (
	.i(\ula|mux4|Mux19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[12]),
	.obar());
// synopsys translate_off
defparam \saida[12]~output .bus_hold = "false";
defparam \saida[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[13]~output (
	.i(\ula|mux4|Mux18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[13]),
	.obar());
// synopsys translate_off
defparam \saida[13]~output .bus_hold = "false";
defparam \saida[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[14]~output (
	.i(\ula|mux4|Mux17~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[14]),
	.obar());
// synopsys translate_off
defparam \saida[14]~output .bus_hold = "false";
defparam \saida[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[15]~output (
	.i(\ula|mux4|Mux16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[15]),
	.obar());
// synopsys translate_off
defparam \saida[15]~output .bus_hold = "false";
defparam \saida[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[16]~output (
	.i(\ula|mux4|Mux15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[16]),
	.obar());
// synopsys translate_off
defparam \saida[16]~output .bus_hold = "false";
defparam \saida[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[17]~output (
	.i(\ula|mux4|Mux14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[17]),
	.obar());
// synopsys translate_off
defparam \saida[17]~output .bus_hold = "false";
defparam \saida[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[18]~output (
	.i(\ula|mux4|Mux13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[18]),
	.obar());
// synopsys translate_off
defparam \saida[18]~output .bus_hold = "false";
defparam \saida[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[19]~output (
	.i(\ula|mux4|Mux12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[19]),
	.obar());
// synopsys translate_off
defparam \saida[19]~output .bus_hold = "false";
defparam \saida[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[20]~output (
	.i(\ula|mux4|Mux11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[20]),
	.obar());
// synopsys translate_off
defparam \saida[20]~output .bus_hold = "false";
defparam \saida[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[21]~output (
	.i(\ula|mux4|Mux10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[21]),
	.obar());
// synopsys translate_off
defparam \saida[21]~output .bus_hold = "false";
defparam \saida[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[22]~output (
	.i(\ula|mux4|Mux9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[22]),
	.obar());
// synopsys translate_off
defparam \saida[22]~output .bus_hold = "false";
defparam \saida[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[23]~output (
	.i(\ula|mux4|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[23]),
	.obar());
// synopsys translate_off
defparam \saida[23]~output .bus_hold = "false";
defparam \saida[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[24]~output (
	.i(\ula|mux4|Mux7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[24]),
	.obar());
// synopsys translate_off
defparam \saida[24]~output .bus_hold = "false";
defparam \saida[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[25]~output (
	.i(\ula|mux4|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[25]),
	.obar());
// synopsys translate_off
defparam \saida[25]~output .bus_hold = "false";
defparam \saida[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[26]~output (
	.i(\ula|mux4|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[26]),
	.obar());
// synopsys translate_off
defparam \saida[26]~output .bus_hold = "false";
defparam \saida[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[27]~output (
	.i(\ula|mux4|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[27]),
	.obar());
// synopsys translate_off
defparam \saida[27]~output .bus_hold = "false";
defparam \saida[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[28]~output (
	.i(\ula|mux4|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[28]),
	.obar());
// synopsys translate_off
defparam \saida[28]~output .bus_hold = "false";
defparam \saida[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[29]~output (
	.i(\ula|mux4|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[29]),
	.obar());
// synopsys translate_off
defparam \saida[29]~output .bus_hold = "false";
defparam \saida[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[30]~output (
	.i(\ula|mux4|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[30]),
	.obar());
// synopsys translate_off
defparam \saida[30]~output .bus_hold = "false";
defparam \saida[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[31]~output (
	.i(\ula|mux4|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida[31]),
	.obar());
// synopsys translate_off
defparam \saida[31]~output .bus_hold = "false";
defparam \saida[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[0]~output (
	.i(\IF_ID|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[0]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[0]~output .bus_hold = "false";
defparam \saidaExtensor[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[1]~output (
	.i(\IF_ID|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[1]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[1]~output .bus_hold = "false";
defparam \saidaExtensor[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[2]~output (
	.i(\IF_ID|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[2]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[2]~output .bus_hold = "false";
defparam \saidaExtensor[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[3]~output (
	.i(\IF_ID|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[3]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[3]~output .bus_hold = "false";
defparam \saidaExtensor[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[4]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[4]~output .bus_hold = "false";
defparam \saidaExtensor[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[5]~output (
	.i(\IF_ID|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[5]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[5]~output .bus_hold = "false";
defparam \saidaExtensor[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[6]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[6]~output .bus_hold = "false";
defparam \saidaExtensor[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[7]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[7]~output .bus_hold = "false";
defparam \saidaExtensor[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[8]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[8]~output .bus_hold = "false";
defparam \saidaExtensor[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[9]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[9]~output .bus_hold = "false";
defparam \saidaExtensor[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[10]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[10]~output .bus_hold = "false";
defparam \saidaExtensor[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[11]~output (
	.i(\IF_ID|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[11]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[11]~output .bus_hold = "false";
defparam \saidaExtensor[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[12]~output (
	.i(\IF_ID|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[12]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[12]~output .bus_hold = "false";
defparam \saidaExtensor[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[13]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[13]~output .bus_hold = "false";
defparam \saidaExtensor[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[14]~output (
	.i(\IF_ID|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[14]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[14]~output .bus_hold = "false";
defparam \saidaExtensor[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[15]~output (
	.i(\IF_ID|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[15]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[15]~output .bus_hold = "false";
defparam \saidaExtensor[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[16]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[16]~output .bus_hold = "false";
defparam \saidaExtensor[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[17]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[17]~output .bus_hold = "false";
defparam \saidaExtensor[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[18]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[18]~output .bus_hold = "false";
defparam \saidaExtensor[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[19]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[19]~output .bus_hold = "false";
defparam \saidaExtensor[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[20]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[20]~output .bus_hold = "false";
defparam \saidaExtensor[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[21]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[21]~output .bus_hold = "false";
defparam \saidaExtensor[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[22]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[22]~output .bus_hold = "false";
defparam \saidaExtensor[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[23]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[23]~output .bus_hold = "false";
defparam \saidaExtensor[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[24]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[24]~output .bus_hold = "false";
defparam \saidaExtensor[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[25]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[25]~output .bus_hold = "false";
defparam \saidaExtensor[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[26]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[26]~output .bus_hold = "false";
defparam \saidaExtensor[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[27]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[27]~output .bus_hold = "false";
defparam \saidaExtensor[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[28]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[28]~output .bus_hold = "false";
defparam \saidaExtensor[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[29]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[29]~output .bus_hold = "false";
defparam \saidaExtensor[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[30]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[30]~output .bus_hold = "false";
defparam \saidaExtensor[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saidaExtensor[31]),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[31]~output .bus_hold = "false";
defparam \saidaExtensor[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[0]~output (
	.i(\controlador1|dado_lido[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[0]),
	.obar());
// synopsys translate_off
defparam \dadolido[0]~output .bus_hold = "false";
defparam \dadolido[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[1]~output (
	.i(\controlador1|dado_lido[1]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[1]),
	.obar());
// synopsys translate_off
defparam \dadolido[1]~output .bus_hold = "false";
defparam \dadolido[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[2]~output (
	.i(\controlador1|dado_lido[2]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[2]),
	.obar());
// synopsys translate_off
defparam \dadolido[2]~output .bus_hold = "false";
defparam \dadolido[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[3]~output (
	.i(\controlador1|dado_lido[3]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[3]),
	.obar());
// synopsys translate_off
defparam \dadolido[3]~output .bus_hold = "false";
defparam \dadolido[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[4]~output (
	.i(\controlador1|dado_lido[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[4]),
	.obar());
// synopsys translate_off
defparam \dadolido[4]~output .bus_hold = "false";
defparam \dadolido[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[5]~output (
	.i(\controlador1|dado_lido[5]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[5]),
	.obar());
// synopsys translate_off
defparam \dadolido[5]~output .bus_hold = "false";
defparam \dadolido[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[6]~output (
	.i(\controlador1|dado_lido[6]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[6]),
	.obar());
// synopsys translate_off
defparam \dadolido[6]~output .bus_hold = "false";
defparam \dadolido[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[7]~output (
	.i(\controlador1|dado_lido[7]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[7]),
	.obar());
// synopsys translate_off
defparam \dadolido[7]~output .bus_hold = "false";
defparam \dadolido[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[8]~output (
	.i(\controlador1|dado_lido[8]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[8]),
	.obar());
// synopsys translate_off
defparam \dadolido[8]~output .bus_hold = "false";
defparam \dadolido[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[9]~output (
	.i(\controlador1|dado_lido[9]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[9]),
	.obar());
// synopsys translate_off
defparam \dadolido[9]~output .bus_hold = "false";
defparam \dadolido[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[10]~output (
	.i(\controlador1|dado_lido[10]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[10]),
	.obar());
// synopsys translate_off
defparam \dadolido[10]~output .bus_hold = "false";
defparam \dadolido[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[11]~output (
	.i(\controlador1|dado_lido[11]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[11]),
	.obar());
// synopsys translate_off
defparam \dadolido[11]~output .bus_hold = "false";
defparam \dadolido[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[12]~output (
	.i(\controlador1|dado_lido[12]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[12]),
	.obar());
// synopsys translate_off
defparam \dadolido[12]~output .bus_hold = "false";
defparam \dadolido[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[13]~output (
	.i(\controlador1|dado_lido[13]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[13]),
	.obar());
// synopsys translate_off
defparam \dadolido[13]~output .bus_hold = "false";
defparam \dadolido[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[14]~output (
	.i(\controlador1|dado_lido[14]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[14]),
	.obar());
// synopsys translate_off
defparam \dadolido[14]~output .bus_hold = "false";
defparam \dadolido[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[15]~output (
	.i(\controlador1|dado_lido[15]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[15]),
	.obar());
// synopsys translate_off
defparam \dadolido[15]~output .bus_hold = "false";
defparam \dadolido[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[16]~output (
	.i(\controlador1|dado_lido[16]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[16]),
	.obar());
// synopsys translate_off
defparam \dadolido[16]~output .bus_hold = "false";
defparam \dadolido[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[17]~output (
	.i(\controlador1|dado_lido[17]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[17]),
	.obar());
// synopsys translate_off
defparam \dadolido[17]~output .bus_hold = "false";
defparam \dadolido[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[18]~output (
	.i(\controlador1|dado_lido[18]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[18]),
	.obar());
// synopsys translate_off
defparam \dadolido[18]~output .bus_hold = "false";
defparam \dadolido[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[19]~output (
	.i(\controlador1|dado_lido[19]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[19]),
	.obar());
// synopsys translate_off
defparam \dadolido[19]~output .bus_hold = "false";
defparam \dadolido[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[20]~output (
	.i(\controlador1|dado_lido[20]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[20]),
	.obar());
// synopsys translate_off
defparam \dadolido[20]~output .bus_hold = "false";
defparam \dadolido[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[21]~output (
	.i(\controlador1|dado_lido[21]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[21]),
	.obar());
// synopsys translate_off
defparam \dadolido[21]~output .bus_hold = "false";
defparam \dadolido[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[22]~output (
	.i(\controlador1|dado_lido[22]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[22]),
	.obar());
// synopsys translate_off
defparam \dadolido[22]~output .bus_hold = "false";
defparam \dadolido[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[23]~output (
	.i(\controlador1|dado_lido[23]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[23]),
	.obar());
// synopsys translate_off
defparam \dadolido[23]~output .bus_hold = "false";
defparam \dadolido[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[24]~output (
	.i(\controlador1|dado_lido[24]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[24]),
	.obar());
// synopsys translate_off
defparam \dadolido[24]~output .bus_hold = "false";
defparam \dadolido[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[25]~output (
	.i(\controlador1|dado_lido[25]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[25]),
	.obar());
// synopsys translate_off
defparam \dadolido[25]~output .bus_hold = "false";
defparam \dadolido[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[26]~output (
	.i(\controlador1|dado_lido[26]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[26]),
	.obar());
// synopsys translate_off
defparam \dadolido[26]~output .bus_hold = "false";
defparam \dadolido[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[27]~output (
	.i(\controlador1|dado_lido[27]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[27]),
	.obar());
// synopsys translate_off
defparam \dadolido[27]~output .bus_hold = "false";
defparam \dadolido[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[28]~output (
	.i(\controlador1|dado_lido[28]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[28]),
	.obar());
// synopsys translate_off
defparam \dadolido[28]~output .bus_hold = "false";
defparam \dadolido[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[29]~output (
	.i(\controlador1|dado_lido[29]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[29]),
	.obar());
// synopsys translate_off
defparam \dadolido[29]~output .bus_hold = "false";
defparam \dadolido[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[30]~output (
	.i(\controlador1|dado_lido[30]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[30]),
	.obar());
// synopsys translate_off
defparam \dadolido[30]~output .bus_hold = "false";
defparam \dadolido[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[31]~output (
	.i(\controlador1|dado_lido[31]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dadolido[31]),
	.obar());
// synopsys translate_off
defparam \dadolido[31]~output .bus_hold = "false";
defparam \dadolido[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \zero~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zero),
	.obar());
// synopsys translate_off
defparam \zero~output .bus_hold = "false";
defparam \zero~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ula_control[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ula_control[0]),
	.obar());
// synopsys translate_off
defparam \ula_control[0]~output .bus_hold = "false";
defparam \ula_control[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ula_control[1]~output (
	.i(\ID_EX|q [138]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ula_control[1]),
	.obar());
// synopsys translate_off
defparam \ula_control[1]~output .bus_hold = "false";
defparam \ula_control[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ula_control[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ula_control[2]),
	.obar());
// synopsys translate_off
defparam \ula_control[2]~output .bus_hold = "false";
defparam \ula_control[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ula_control[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ula_control[3]),
	.obar());
// synopsys translate_off
defparam \ula_control[3]~output .bus_hold = "false";
defparam \ula_control[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mux_ulamem~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mux_ulamem),
	.obar());
// synopsys translate_off
defparam \mux_ulamem~output .bus_hold = "false";
defparam \mux_ulamem~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end1[0]~output (
	.i(\IF_ID|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(end1[0]),
	.obar());
// synopsys translate_off
defparam \end1[0]~output .bus_hold = "false";
defparam \end1[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end1[1]~output (
	.i(\IF_ID|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(end1[1]),
	.obar());
// synopsys translate_off
defparam \end1[1]~output .bus_hold = "false";
defparam \end1[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(end1[2]),
	.obar());
// synopsys translate_off
defparam \end1[2]~output .bus_hold = "false";
defparam \end1[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end1[3]~output (
	.i(\IF_ID|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(end1[3]),
	.obar());
// synopsys translate_off
defparam \end1[3]~output .bus_hold = "false";
defparam \end1[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end1[4]~output (
	.i(\IF_ID|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(end1[4]),
	.obar());
// synopsys translate_off
defparam \end1[4]~output .bus_hold = "false";
defparam \end1[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end2[0]~output (
	.i(\IF_ID|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(end2[0]),
	.obar());
// synopsys translate_off
defparam \end2[0]~output .bus_hold = "false";
defparam \end2[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end2[1]~output (
	.i(\IF_ID|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(end2[1]),
	.obar());
// synopsys translate_off
defparam \end2[1]~output .bus_hold = "false";
defparam \end2[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(end2[2]),
	.obar());
// synopsys translate_off
defparam \end2[2]~output .bus_hold = "false";
defparam \end2[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end2[3]~output (
	.i(\IF_ID|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(end2[3]),
	.obar());
// synopsys translate_off
defparam \end2[3]~output .bus_hold = "false";
defparam \end2[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end2[4]~output (
	.i(\IF_ID|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(end2[4]),
	.obar());
// synopsys translate_off
defparam \end2[4]~output .bus_hold = "false";
defparam \end2[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end3[0]~output (
	.i(\MEM_WB|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(end3[0]),
	.obar());
// synopsys translate_off
defparam \end3[0]~output .bus_hold = "false";
defparam \end3[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end3[1]~output (
	.i(\MEM_WB|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(end3[1]),
	.obar());
// synopsys translate_off
defparam \end3[1]~output .bus_hold = "false";
defparam \end3[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end3[2]~output (
	.i(\MEM_WB|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(end3[2]),
	.obar());
// synopsys translate_off
defparam \end3[2]~output .bus_hold = "false";
defparam \end3[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end3[3]~output (
	.i(\MEM_WB|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(end3[3]),
	.obar());
// synopsys translate_off
defparam \end3[3]~output .bus_hold = "false";
defparam \end3[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end3[4]~output (
	.i(\MEM_WB|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(end3[4]),
	.obar());
// synopsys translate_off
defparam \end3[4]~output .bus_hold = "false";
defparam \end3[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida_habLeMem~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_habLeMem),
	.obar());
// synopsys translate_off
defparam \saida_habLeMem~output .bus_hold = "false";
defparam \saida_habLeMem~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[0]),
	.obar());
// synopsys translate_off
defparam \teste_PC[0]~output .bus_hold = "false";
defparam \teste_PC[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[1]),
	.obar());
// synopsys translate_off
defparam \teste_PC[1]~output .bus_hold = "false";
defparam \teste_PC[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[2]~output (
	.i(\PC|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[2]),
	.obar());
// synopsys translate_off
defparam \teste_PC[2]~output .bus_hold = "false";
defparam \teste_PC[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[3]~output (
	.i(\PC|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[3]),
	.obar());
// synopsys translate_off
defparam \teste_PC[3]~output .bus_hold = "false";
defparam \teste_PC[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[4]~output (
	.i(\PC|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[4]),
	.obar());
// synopsys translate_off
defparam \teste_PC[4]~output .bus_hold = "false";
defparam \teste_PC[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[5]~output (
	.i(\PC|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[5]),
	.obar());
// synopsys translate_off
defparam \teste_PC[5]~output .bus_hold = "false";
defparam \teste_PC[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[6]~output (
	.i(\PC|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[6]),
	.obar());
// synopsys translate_off
defparam \teste_PC[6]~output .bus_hold = "false";
defparam \teste_PC[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[7]~output (
	.i(\PC|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[7]),
	.obar());
// synopsys translate_off
defparam \teste_PC[7]~output .bus_hold = "false";
defparam \teste_PC[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[8]~output (
	.i(\PC|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[8]),
	.obar());
// synopsys translate_off
defparam \teste_PC[8]~output .bus_hold = "false";
defparam \teste_PC[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[9]~output (
	.i(\PC|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[9]),
	.obar());
// synopsys translate_off
defparam \teste_PC[9]~output .bus_hold = "false";
defparam \teste_PC[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[10]~output (
	.i(\PC|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[10]),
	.obar());
// synopsys translate_off
defparam \teste_PC[10]~output .bus_hold = "false";
defparam \teste_PC[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[11]~output (
	.i(\PC|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[11]),
	.obar());
// synopsys translate_off
defparam \teste_PC[11]~output .bus_hold = "false";
defparam \teste_PC[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[12]~output (
	.i(\PC|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[12]),
	.obar());
// synopsys translate_off
defparam \teste_PC[12]~output .bus_hold = "false";
defparam \teste_PC[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[13]~output (
	.i(\PC|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[13]),
	.obar());
// synopsys translate_off
defparam \teste_PC[13]~output .bus_hold = "false";
defparam \teste_PC[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[14]~output (
	.i(\PC|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[14]),
	.obar());
// synopsys translate_off
defparam \teste_PC[14]~output .bus_hold = "false";
defparam \teste_PC[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[15]~output (
	.i(\PC|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[15]),
	.obar());
// synopsys translate_off
defparam \teste_PC[15]~output .bus_hold = "false";
defparam \teste_PC[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[16]~output (
	.i(\PC|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[16]),
	.obar());
// synopsys translate_off
defparam \teste_PC[16]~output .bus_hold = "false";
defparam \teste_PC[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[17]~output (
	.i(\PC|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[17]),
	.obar());
// synopsys translate_off
defparam \teste_PC[17]~output .bus_hold = "false";
defparam \teste_PC[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[18]~output (
	.i(\PC|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[18]),
	.obar());
// synopsys translate_off
defparam \teste_PC[18]~output .bus_hold = "false";
defparam \teste_PC[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[19]~output (
	.i(\PC|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[19]),
	.obar());
// synopsys translate_off
defparam \teste_PC[19]~output .bus_hold = "false";
defparam \teste_PC[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[20]~output (
	.i(\PC|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[20]),
	.obar());
// synopsys translate_off
defparam \teste_PC[20]~output .bus_hold = "false";
defparam \teste_PC[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[21]~output (
	.i(\PC|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[21]),
	.obar());
// synopsys translate_off
defparam \teste_PC[21]~output .bus_hold = "false";
defparam \teste_PC[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[22]~output (
	.i(\PC|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[22]),
	.obar());
// synopsys translate_off
defparam \teste_PC[22]~output .bus_hold = "false";
defparam \teste_PC[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[23]~output (
	.i(\PC|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[23]),
	.obar());
// synopsys translate_off
defparam \teste_PC[23]~output .bus_hold = "false";
defparam \teste_PC[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[24]~output (
	.i(\PC|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[24]),
	.obar());
// synopsys translate_off
defparam \teste_PC[24]~output .bus_hold = "false";
defparam \teste_PC[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[25]~output (
	.i(\PC|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[25]),
	.obar());
// synopsys translate_off
defparam \teste_PC[25]~output .bus_hold = "false";
defparam \teste_PC[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[26]~output (
	.i(\PC|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[26]),
	.obar());
// synopsys translate_off
defparam \teste_PC[26]~output .bus_hold = "false";
defparam \teste_PC[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[27]~output (
	.i(\PC|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[27]),
	.obar());
// synopsys translate_off
defparam \teste_PC[27]~output .bus_hold = "false";
defparam \teste_PC[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[28]~output (
	.i(\PC|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[28]),
	.obar());
// synopsys translate_off
defparam \teste_PC[28]~output .bus_hold = "false";
defparam \teste_PC[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[29]~output (
	.i(\PC|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[29]),
	.obar());
// synopsys translate_off
defparam \teste_PC[29]~output .bus_hold = "false";
defparam \teste_PC[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[30]~output (
	.i(\PC|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[30]),
	.obar());
// synopsys translate_off
defparam \teste_PC[30]~output .bus_hold = "false";
defparam \teste_PC[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \teste_PC[31]~output (
	.i(\PC|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(teste_PC[31]),
	.obar());
// synopsys translate_off
defparam \teste_PC[31]~output .bus_hold = "false";
defparam \teste_PC[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida_habEscReg~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_habEscReg),
	.obar());
// synopsys translate_off
defparam \saida_habEscReg~output .bus_hold = "false";
defparam \saida_habEscReg~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida_mux2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_mux2),
	.obar());
// synopsys translate_off
defparam \saida_mux2~output .bus_hold = "false";
defparam \saida_mux2~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDR[0]~output (
	.i(\controlador1|reg_leds|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDR[1]~output (
	.i(\controlador1|reg_leds|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDR[2]~output (
	.i(\controlador1|reg_leds|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDR[3]~output (
	.i(\controlador1|reg_leds|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDR[4]~output (
	.i(\controlador1|reg_leds|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDR[5]~output (
	.i(\controlador1|reg_leds|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDR[6]~output (
	.i(\controlador1|reg_leds|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDR[7]~output (
	.i(\controlador1|reg_leds|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDR[8]~output (
	.i(\controlador1|reg_leds|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDR[9]~output (
	.i(\controlador1|reg_leds|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDR[10]~output (
	.i(\controlador1|reg_leds|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDR[11]~output (
	.i(\controlador1|reg_leds|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDR[12]~output (
	.i(\controlador1|reg_leds|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDR[13]~output (
	.i(\controlador1|reg_leds|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDR[14]~output (
	.i(\controlador1|reg_leds|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDR[15]~output (
	.i(\controlador1|reg_leds|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDR[16]~output (
	.i(\controlador1|reg_leds|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDR[17]~output (
	.i(\controlador1|reg_leds|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDG[0]~output (
	.i(\controlador1|reg_leds|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDG[1]~output (
	.i(\controlador1|reg_leds|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDG[2]~output (
	.i(\controlador1|reg_leds|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDG[3]~output (
	.i(\controlador1|reg_leds|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDG[4]~output (
	.i(\controlador1|reg_leds|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDG[5]~output (
	.i(\controlador1|reg_leds|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDG[6]~output (
	.i(\controlador1|reg_leds|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LEDG[7]~output (
	.i(\controlador1|reg_leds|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX0[0]~output (
	.i(\controlador1|conv_HEX0|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX0[1]~output (
	.i(\controlador1|conv_HEX0|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX0[2]~output (
	.i(!\controlador1|conv_HEX0|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX0[3]~output (
	.i(\controlador1|conv_HEX0|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX0[4]~output (
	.i(\controlador1|conv_HEX0|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX0[5]~output (
	.i(\controlador1|conv_HEX0|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX0[6]~output (
	.i(\controlador1|conv_HEX0|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX1[0]~output (
	.i(\controlador1|conv_HEX1|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX1[1]~output (
	.i(\controlador1|conv_HEX1|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX1[2]~output (
	.i(!\controlador1|conv_HEX1|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX1[3]~output (
	.i(\controlador1|conv_HEX1|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX1[4]~output (
	.i(\controlador1|conv_HEX1|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX1[5]~output (
	.i(\controlador1|conv_HEX1|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX1[6]~output (
	.i(\controlador1|conv_HEX1|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX2[0]~output (
	.i(\controlador1|conv_HEX2|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX2[1]~output (
	.i(\controlador1|conv_HEX2|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX2[2]~output (
	.i(!\controlador1|conv_HEX2|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX2[3]~output (
	.i(\controlador1|conv_HEX2|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX2[4]~output (
	.i(\controlador1|conv_HEX2|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX2[5]~output (
	.i(\controlador1|conv_HEX2|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX2[6]~output (
	.i(\controlador1|conv_HEX2|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX3[0]~output (
	.i(\controlador1|conv_HEX3|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX3[1]~output (
	.i(\controlador1|conv_HEX3|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX3[2]~output (
	.i(!\controlador1|conv_HEX3|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX3[3]~output (
	.i(\controlador1|conv_HEX3|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX3[4]~output (
	.i(\controlador1|conv_HEX3|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX3[5]~output (
	.i(\controlador1|conv_HEX3|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX3[6]~output (
	.i(\controlador1|conv_HEX3|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX4[0]~output (
	.i(\controlador1|conv_HEX4|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX4[1]~output (
	.i(\controlador1|conv_HEX4|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX4[2]~output (
	.i(!\controlador1|conv_HEX4|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX4[3]~output (
	.i(\controlador1|conv_HEX4|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX4[4]~output (
	.i(\controlador1|conv_HEX4|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX4[5]~output (
	.i(\controlador1|conv_HEX4|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX4[6]~output (
	.i(\controlador1|conv_HEX4|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX5[0]~output (
	.i(\controlador1|conv_HEX5|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX5[1]~output (
	.i(\controlador1|conv_HEX5|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX5[2]~output (
	.i(!\controlador1|conv_HEX5|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX5[3]~output (
	.i(\controlador1|conv_HEX5|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX5[4]~output (
	.i(\controlador1|conv_HEX5|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX5[5]~output (
	.i(\controlador1|conv_HEX5|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX5[6]~output (
	.i(\controlador1|conv_HEX5|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX6[0]~output (
	.i(\controlador1|conv_HEX6|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[0]),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX6[1]~output (
	.i(\controlador1|conv_HEX6|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[1]),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX6[2]~output (
	.i(!\controlador1|conv_HEX6|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[2]),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX6[3]~output (
	.i(\controlador1|conv_HEX6|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[3]),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX6[4]~output (
	.i(\controlador1|conv_HEX6|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[4]),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX6[5]~output (
	.i(\controlador1|conv_HEX6|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[5]),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX6[6]~output (
	.i(\controlador1|conv_HEX6|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[6]),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX7[0]~output (
	.i(\controlador1|conv_HEX7|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[0]),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX7[1]~output (
	.i(\controlador1|conv_HEX7|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[1]),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX7[2]~output (
	.i(!\controlador1|conv_HEX7|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[2]),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX7[3]~output (
	.i(\controlador1|conv_HEX7|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[3]),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX7[4]~output (
	.i(\controlador1|conv_HEX7|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[4]),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX7[5]~output (
	.i(\controlador1|conv_HEX7|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[5]),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \HEX7[6]~output (
	.i(\controlador1|conv_HEX7|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[6]),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[11] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[2]~30 (
// Equation(s):
// \PC|q[2]~30_combout  = \PC|q [2] $ (VCC)
// \PC|q[2]~31  = CARRY(\PC|q [2])

	.dataa(\PC|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|q[2]~30_combout ),
	.cout(\PC|q[2]~31 ));
// synopsys translate_off
defparam \PC|q[2]~30 .lut_mask = 16'h55AA;
defparam \PC|q[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|q[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[2]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[2] .is_wysiwyg = "true";
defparam \PC|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[3]~32 (
// Equation(s):
// \PC|q[3]~32_combout  = (\PC|q [3] & (!\PC|q[2]~31 )) # (!\PC|q [3] & ((\PC|q[2]~31 ) # (GND)))
// \PC|q[3]~33  = CARRY((!\PC|q[2]~31 ) # (!\PC|q [3]))

	.dataa(\PC|q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[2]~31 ),
	.combout(\PC|q[3]~32_combout ),
	.cout(\PC|q[3]~33 ));
// synopsys translate_off
defparam \PC|q[3]~32 .lut_mask = 16'h5A5F;
defparam \PC|q[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[3]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[3] .is_wysiwyg = "true";
defparam \PC|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[4]~34 (
// Equation(s):
// \PC|q[4]~34_combout  = (\PC|q [4] & (\PC|q[3]~33  $ (GND))) # (!\PC|q [4] & (!\PC|q[3]~33  & VCC))
// \PC|q[4]~35  = CARRY((\PC|q [4] & !\PC|q[3]~33 ))

	.dataa(\PC|q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[3]~33 ),
	.combout(\PC|q[4]~34_combout ),
	.cout(\PC|q[4]~35 ));
// synopsys translate_off
defparam \PC|q[4]~34 .lut_mask = 16'hA50A;
defparam \PC|q[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[4] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[4]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[4] .is_wysiwyg = "true";
defparam \PC|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[5]~36 (
// Equation(s):
// \PC|q[5]~36_combout  = (\PC|q [5] & (!\PC|q[4]~35 )) # (!\PC|q [5] & ((\PC|q[4]~35 ) # (GND)))
// \PC|q[5]~37  = CARRY((!\PC|q[4]~35 ) # (!\PC|q [5]))

	.dataa(\PC|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[4]~35 ),
	.combout(\PC|q[5]~36_combout ),
	.cout(\PC|q[5]~37 ));
// synopsys translate_off
defparam \PC|q[5]~36 .lut_mask = 16'h5A5F;
defparam \PC|q[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[5] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[5]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[5] .is_wysiwyg = "true";
defparam \PC|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[6]~38 (
// Equation(s):
// \PC|q[6]~38_combout  = (\PC|q [6] & (\PC|q[5]~37  $ (GND))) # (!\PC|q [6] & (!\PC|q[5]~37  & VCC))
// \PC|q[6]~39  = CARRY((\PC|q [6] & !\PC|q[5]~37 ))

	.dataa(\PC|q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[5]~37 ),
	.combout(\PC|q[6]~38_combout ),
	.cout(\PC|q[6]~39 ));
// synopsys translate_off
defparam \PC|q[6]~38 .lut_mask = 16'hA50A;
defparam \PC|q[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[6] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[6]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[6] .is_wysiwyg = "true";
defparam \PC|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[7]~40 (
// Equation(s):
// \PC|q[7]~40_combout  = (\PC|q [7] & (!\PC|q[6]~39 )) # (!\PC|q [7] & ((\PC|q[6]~39 ) # (GND)))
// \PC|q[7]~41  = CARRY((!\PC|q[6]~39 ) # (!\PC|q [7]))

	.dataa(\PC|q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[6]~39 ),
	.combout(\PC|q[7]~40_combout ),
	.cout(\PC|q[7]~41 ));
// synopsys translate_off
defparam \PC|q[7]~40 .lut_mask = 16'h5A5F;
defparam \PC|q[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[7] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[7]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[7] .is_wysiwyg = "true";
defparam \PC|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[8]~42 (
// Equation(s):
// \PC|q[8]~42_combout  = (\PC|q [8] & (\PC|q[7]~41  $ (GND))) # (!\PC|q [8] & (!\PC|q[7]~41  & VCC))
// \PC|q[8]~43  = CARRY((\PC|q [8] & !\PC|q[7]~41 ))

	.dataa(\PC|q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[7]~41 ),
	.combout(\PC|q[8]~42_combout ),
	.cout(\PC|q[8]~43 ));
// synopsys translate_off
defparam \PC|q[8]~42 .lut_mask = 16'hA50A;
defparam \PC|q[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[8] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[8]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[8] .is_wysiwyg = "true";
defparam \PC|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[9]~44 (
// Equation(s):
// \PC|q[9]~44_combout  = (\PC|q [9] & (!\PC|q[8]~43 )) # (!\PC|q [9] & ((\PC|q[8]~43 ) # (GND)))
// \PC|q[9]~45  = CARRY((!\PC|q[8]~43 ) # (!\PC|q [9]))

	.dataa(\PC|q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[8]~43 ),
	.combout(\PC|q[9]~44_combout ),
	.cout(\PC|q[9]~45 ));
// synopsys translate_off
defparam \PC|q[9]~44 .lut_mask = 16'h5A5F;
defparam \PC|q[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[9] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[9]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[9] .is_wysiwyg = "true";
defparam \PC|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~15 (
// Equation(s):
// \memoriaInst|rom~15_combout  = (!\PC|q [8] & !\PC|q [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|q [8]),
	.datad(\PC|q [9]),
	.cin(gnd),
	.combout(\memoriaInst|rom~15_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~15 .lut_mask = 16'h000F;
defparam \memoriaInst|rom~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~38 (
// Equation(s):
// \memoriaInst|rom~38_combout  = (\PC|q [2] & (!\PC|q [6] & (\PC|q [3] $ (\PC|q [7])))) # (!\PC|q [2] & (\PC|q [3] & (!\PC|q [7] & \PC|q [6])))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\PC|q [7]),
	.datad(\PC|q [6]),
	.cin(gnd),
	.combout(\memoriaInst|rom~38_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~38 .lut_mask = 16'h0428;
defparam \memoriaInst|rom~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~39 (
// Equation(s):
// \memoriaInst|rom~39_combout  = (\PC|q [6] & ((\PC|q [2] & (\PC|q [3] & \PC|q [7])) # (!\PC|q [2] & (!\PC|q [3] & !\PC|q [7]))))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\PC|q [7]),
	.datad(\PC|q [6]),
	.cin(gnd),
	.combout(\memoriaInst|rom~39_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~39 .lut_mask = 16'h8100;
defparam \memoriaInst|rom~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~40 (
// Equation(s):
// \memoriaInst|rom~40_combout  = (\PC|q [4] & ((\PC|q [5] & (\memoriaInst|rom~38_combout )) # (!\PC|q [5] & ((\memoriaInst|rom~39_combout )))))

	.dataa(\PC|q [4]),
	.datab(\memoriaInst|rom~38_combout ),
	.datac(\memoriaInst|rom~39_combout ),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~40_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~40 .lut_mask = 16'h88A0;
defparam \memoriaInst|rom~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~14 (
// Equation(s):
// \memoriaInst|rom~14_combout  = (\PC|q [7] & (\PC|q [5] & (!\PC|q [6] & !\PC|q [3])))

	.dataa(\PC|q [7]),
	.datab(\PC|q [5]),
	.datac(\PC|q [6]),
	.datad(\PC|q [3]),
	.cin(gnd),
	.combout(\memoriaInst|rom~14_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~14 .lut_mask = 16'h0008;
defparam \memoriaInst|rom~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~24 (
// Equation(s):
// \memoriaInst|rom~24_combout  = (!\PC|q [2] & !\PC|q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|q [2]),
	.datad(\PC|q [4]),
	.cin(gnd),
	.combout(\memoriaInst|rom~24_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~24 .lut_mask = 16'h000F;
defparam \memoriaInst|rom~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~41 (
// Equation(s):
// \memoriaInst|rom~41_combout  = (\memoriaInst|rom~15_combout  & ((\memoriaInst|rom~40_combout ) # ((\memoriaInst|rom~14_combout  & \memoriaInst|rom~24_combout ))))

	.dataa(\memoriaInst|rom~15_combout ),
	.datab(\memoriaInst|rom~40_combout ),
	.datac(\memoriaInst|rom~14_combout ),
	.datad(\memoriaInst|rom~24_combout ),
	.cin(gnd),
	.combout(\memoriaInst|rom~41_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~41 .lut_mask = 16'hA888;
defparam \memoriaInst|rom~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IF_ID|q[16] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID|q[16] .is_wysiwyg = "true";
defparam \IF_ID|q[16] .power_up = "low";
// synopsys translate_on

dffeas \ID_EX|q[5] (
	.clk(\CLOCK_50~input_o ),
	.d(\IF_ID|q [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[5] .is_wysiwyg = "true";
defparam \ID_EX|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~16 (
// Equation(s):
// \memoriaInst|rom~16_combout  = (\PC|q [2] & \PC|q [4])

	.dataa(\PC|q [2]),
	.datab(\PC|q [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaInst|rom~16_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~16 .lut_mask = 16'h8888;
defparam \memoriaInst|rom~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~61 (
// Equation(s):
// \memoriaInst|rom~61_combout  = (!\PC|q [8] & (!\PC|q [9] & (\memoriaInst|rom~14_combout  & \memoriaInst|rom~16_combout )))

	.dataa(\PC|q [8]),
	.datab(\PC|q [9]),
	.datac(\memoriaInst|rom~14_combout ),
	.datad(\memoriaInst|rom~16_combout ),
	.cin(gnd),
	.combout(\memoriaInst|rom~61_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~61 .lut_mask = 16'h1000;
defparam \memoriaInst|rom~61 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IF_ID|q[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID|q[0] .is_wysiwyg = "true";
defparam \IF_ID|q[0] .power_up = "low";
// synopsys translate_on

dffeas \ID_EX|q[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\IF_ID|q [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[0] .is_wysiwyg = "true";
defparam \ID_EX|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~32 (
// Equation(s):
// \memoriaInst|rom~32_combout  = (!\PC|q [6] & (!\PC|q [7] & (!\PC|q [8] & !\PC|q [9])))

	.dataa(\PC|q [6]),
	.datab(\PC|q [7]),
	.datac(\PC|q [8]),
	.datad(\PC|q [9]),
	.cin(gnd),
	.combout(\memoriaInst|rom~32_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~32 .lut_mask = 16'h0001;
defparam \memoriaInst|rom~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~60 (
// Equation(s):
// \memoriaInst|rom~60_combout  = (\memoriaInst|rom~24_combout  & (\memoriaInst|rom~32_combout  & (!\PC|q [3] & !\PC|q [5])))

	.dataa(\memoriaInst|rom~24_combout ),
	.datab(\memoriaInst|rom~32_combout ),
	.datac(\PC|q [3]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~60_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~60 .lut_mask = 16'h0008;
defparam \memoriaInst|rom~60 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IF_ID|q[31] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID|q[31] .is_wysiwyg = "true";
defparam \IF_ID|q[31] .power_up = "low";
// synopsys translate_on

dffeas \ID_EX|q[138] (
	.clk(\CLOCK_50~input_o ),
	.d(\IF_ID|q [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [138]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[138] .is_wysiwyg = "true";
defparam \ID_EX|q[138] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_RtRd|Y[0]~0 (
// Equation(s):
// \mux_RtRd|Y[0]~0_combout  = (\ID_EX|q [138] & (\ID_EX|q [5])) # (!\ID_EX|q [138] & ((\ID_EX|q [0])))

	.dataa(\ID_EX|q [5]),
	.datab(\ID_EX|q [0]),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_RtRd|Y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_RtRd|Y[0]~0 .lut_mask = 16'hAACC;
defparam \mux_RtRd|Y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_RtRd|Y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[0] .is_wysiwyg = "true";
defparam \EX_MEM|q[0] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[0] .is_wysiwyg = "true";
defparam \MEM_WB|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~42 (
// Equation(s):
// \memoriaInst|rom~42_combout  = (\PC|q [3] & (\PC|q [5] & (!\PC|q [6] & !\PC|q [7])))

	.dataa(\PC|q [3]),
	.datab(\PC|q [5]),
	.datac(\PC|q [6]),
	.datad(\PC|q [7]),
	.cin(gnd),
	.combout(\memoriaInst|rom~42_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~42 .lut_mask = 16'h0008;
defparam \memoriaInst|rom~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~43 (
// Equation(s):
// \memoriaInst|rom~43_combout  = (\PC|q [2] & (((\PC|q [5]) # (!\PC|q [7])) # (!\PC|q [3]))) # (!\PC|q [2] & ((\PC|q [7]) # (\PC|q [3] $ (\PC|q [5]))))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\PC|q [7]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~43_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~43 .lut_mask = 16'hFB7E;
defparam \memoriaInst|rom~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~44 (
// Equation(s):
// \memoriaInst|rom~44_combout  = (\PC|q [2] & ((\memoriaInst|rom~42_combout ) # ((\PC|q [6] & !\memoriaInst|rom~43_combout )))) # (!\PC|q [2] & (((\PC|q [6] & !\memoriaInst|rom~43_combout ))))

	.dataa(\PC|q [2]),
	.datab(\memoriaInst|rom~42_combout ),
	.datac(\PC|q [6]),
	.datad(\memoriaInst|rom~43_combout ),
	.cin(gnd),
	.combout(\memoriaInst|rom~44_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~44 .lut_mask = 16'h88F8;
defparam \memoriaInst|rom~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~65 (
// Equation(s):
// \memoriaInst|rom~65_combout  = (!\PC|q [8] & (!\PC|q [9] & (\PC|q [4] & \memoriaInst|rom~44_combout )))

	.dataa(\PC|q [8]),
	.datab(\PC|q [9]),
	.datac(\PC|q [4]),
	.datad(\memoriaInst|rom~44_combout ),
	.cin(gnd),
	.combout(\memoriaInst|rom~65_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~65 .lut_mask = 16'h1000;
defparam \memoriaInst|rom~65 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IF_ID|q[17] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID|q[17] .is_wysiwyg = "true";
defparam \IF_ID|q[17] .power_up = "low";
// synopsys translate_on

dffeas \ID_EX|q[6] (
	.clk(\CLOCK_50~input_o ),
	.d(\IF_ID|q [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[6] .is_wysiwyg = "true";
defparam \ID_EX|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~62 (
// Equation(s):
// \memoriaInst|rom~62_combout  = (!\PC|q [8] & (!\PC|q [9] & (\PC|q [7] $ (\PC|q [5]))))

	.dataa(\PC|q [8]),
	.datab(\PC|q [9]),
	.datac(\PC|q [7]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~62_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~62 .lut_mask = 16'h0110;
defparam \memoriaInst|rom~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~17 (
// Equation(s):
// \memoriaInst|rom~17_combout  = (\PC|q [3] & (\PC|q [7] & (\PC|q [4] $ (!\PC|q [6])))) # (!\PC|q [3] & (!\PC|q [4] & (\PC|q [6] & !\PC|q [7])))

	.dataa(\PC|q [4]),
	.datab(\PC|q [6]),
	.datac(\PC|q [3]),
	.datad(\PC|q [7]),
	.cin(gnd),
	.combout(\memoriaInst|rom~17_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~17 .lut_mask = 16'h9004;
defparam \memoriaInst|rom~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~18 (
// Equation(s):
// \memoriaInst|rom~18_combout  = (\PC|q [6] & (\PC|q [3] & (\PC|q [4] $ (\PC|q [7]))))

	.dataa(\PC|q [4]),
	.datab(\PC|q [6]),
	.datac(\PC|q [3]),
	.datad(\PC|q [7]),
	.cin(gnd),
	.combout(\memoriaInst|rom~18_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~18 .lut_mask = 16'h4080;
defparam \memoriaInst|rom~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~19 (
// Equation(s):
// \memoriaInst|rom~19_combout  = (\memoriaInst|rom~62_combout  & ((\PC|q [2] & (\memoriaInst|rom~17_combout  & !\memoriaInst|rom~18_combout )) # (!\PC|q [2] & (!\memoriaInst|rom~17_combout  & \memoriaInst|rom~18_combout ))))

	.dataa(\PC|q [2]),
	.datab(\memoriaInst|rom~62_combout ),
	.datac(\memoriaInst|rom~17_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\memoriaInst|rom~19_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~19 .lut_mask = 16'h0480;
defparam \memoriaInst|rom~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IF_ID|q[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID|q[1] .is_wysiwyg = "true";
defparam \IF_ID|q[1] .power_up = "low";
// synopsys translate_on

dffeas \ID_EX|q[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\IF_ID|q [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[1] .is_wysiwyg = "true";
defparam \ID_EX|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_RtRd|Y[1]~1 (
// Equation(s):
// \mux_RtRd|Y[1]~1_combout  = (\ID_EX|q [138] & (\ID_EX|q [6])) # (!\ID_EX|q [138] & ((\ID_EX|q [1])))

	.dataa(\ID_EX|q [6]),
	.datab(\ID_EX|q [1]),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_RtRd|Y[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_RtRd|Y[1]~1 .lut_mask = 16'hAACC;
defparam \mux_RtRd|Y[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_RtRd|Y[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[1] .is_wysiwyg = "true";
defparam \EX_MEM|q[1] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[1] .is_wysiwyg = "true";
defparam \MEM_WB|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~20 (
// Equation(s):
// \memoriaInst|rom~20_combout  = (!\PC|q [3] & (\PC|q [5] & (\PC|q [2] $ (!\PC|q [4]))))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\PC|q [4]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~20_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~20 .lut_mask = 16'h2100;
defparam \memoriaInst|rom~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~21 (
// Equation(s):
// \memoriaInst|rom~21_combout  = (\PC|q [7] & (\memoriaInst|rom~15_combout  & (\memoriaInst|rom~20_combout  & !\PC|q [6])))

	.dataa(\PC|q [7]),
	.datab(\memoriaInst|rom~15_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\PC|q [6]),
	.cin(gnd),
	.combout(\memoriaInst|rom~21_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~21 .lut_mask = 16'h0080;
defparam \memoriaInst|rom~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IF_ID|q[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID|q[2] .is_wysiwyg = "true";
defparam \IF_ID|q[2] .power_up = "low";
// synopsys translate_on

dffeas \ID_EX|q[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\IF_ID|q [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[2] .is_wysiwyg = "true";
defparam \ID_EX|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_RtRd|Y[2]~2 (
// Equation(s):
// \mux_RtRd|Y[2]~2_combout  = (\ID_EX|q [2] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_RtRd|Y[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_RtRd|Y[2]~2 .lut_mask = 16'h00AA;
defparam \mux_RtRd|Y[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_RtRd|Y[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[2] .is_wysiwyg = "true";
defparam \EX_MEM|q[2] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[2] .is_wysiwyg = "true";
defparam \MEM_WB|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~45 (
// Equation(s):
// \memoriaInst|rom~45_combout  = (\PC|q [3] & (!\PC|q [4] & (\PC|q [2] $ (\PC|q [6]))))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\PC|q [4]),
	.datad(\PC|q [6]),
	.cin(gnd),
	.combout(\memoriaInst|rom~45_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~45 .lut_mask = 16'h0408;
defparam \memoriaInst|rom~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~46 (
// Equation(s):
// \memoriaInst|rom~46_combout  = (\PC|q [7] & (\memoriaInst|rom~15_combout  & (\memoriaInst|rom~45_combout  & !\PC|q [5])))

	.dataa(\PC|q [7]),
	.datab(\memoriaInst|rom~15_combout ),
	.datac(\memoriaInst|rom~45_combout ),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~46_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~46 .lut_mask = 16'h0080;
defparam \memoriaInst|rom~46 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IF_ID|q[19] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID|q[19] .is_wysiwyg = "true";
defparam \IF_ID|q[19] .power_up = "low";
// synopsys translate_on

dffeas \ID_EX|q[8] (
	.clk(\CLOCK_50~input_o ),
	.d(\IF_ID|q [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[8] .is_wysiwyg = "true";
defparam \ID_EX|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~22 (
// Equation(s):
// \memoriaInst|rom~22_combout  = (\PC|q [3] & (!\PC|q [5] & (\PC|q [2] $ (!\PC|q [4]))))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\PC|q [4]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~22_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~22 .lut_mask = 16'h0084;
defparam \memoriaInst|rom~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~23 (
// Equation(s):
// \memoriaInst|rom~23_combout  = (\PC|q [6] & (\PC|q [7] & (\memoriaInst|rom~15_combout  & \memoriaInst|rom~22_combout )))

	.dataa(\PC|q [6]),
	.datab(\PC|q [7]),
	.datac(\memoriaInst|rom~15_combout ),
	.datad(\memoriaInst|rom~22_combout ),
	.cin(gnd),
	.combout(\memoriaInst|rom~23_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~23 .lut_mask = 16'h8000;
defparam \memoriaInst|rom~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IF_ID|q[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID|q[3] .is_wysiwyg = "true";
defparam \IF_ID|q[3] .power_up = "low";
// synopsys translate_on

dffeas \ID_EX|q[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\IF_ID|q [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[3] .is_wysiwyg = "true";
defparam \ID_EX|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_RtRd|Y[3]~3 (
// Equation(s):
// \mux_RtRd|Y[3]~3_combout  = (\ID_EX|q [138] & (\ID_EX|q [8])) # (!\ID_EX|q [138] & ((\ID_EX|q [3])))

	.dataa(\ID_EX|q [8]),
	.datab(\ID_EX|q [3]),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_RtRd|Y[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_RtRd|Y[3]~3 .lut_mask = 16'hAACC;
defparam \mux_RtRd|Y[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_RtRd|Y[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[3] .is_wysiwyg = "true";
defparam \EX_MEM|q[3] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[3] .is_wysiwyg = "true";
defparam \MEM_WB|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~47 (
// Equation(s):
// \memoriaInst|rom~47_combout  = (\PC|q [2] & ((\PC|q [3]) # (\PC|q [4] $ (!\PC|q [6])))) # (!\PC|q [2] & ((\PC|q [4]) # ((\PC|q [6]))))

	.dataa(\PC|q [2]),
	.datab(\PC|q [4]),
	.datac(\PC|q [6]),
	.datad(\PC|q [3]),
	.cin(gnd),
	.combout(\memoriaInst|rom~47_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~47 .lut_mask = 16'hFED6;
defparam \memoriaInst|rom~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~48 (
// Equation(s):
// \memoriaInst|rom~48_combout  = (!\PC|q [4] & ((\PC|q [2] & (\PC|q [6] & !\PC|q [3])) # (!\PC|q [2] & (!\PC|q [6] & \PC|q [3]))))

	.dataa(\PC|q [2]),
	.datab(\PC|q [4]),
	.datac(\PC|q [6]),
	.datad(\PC|q [3]),
	.cin(gnd),
	.combout(\memoriaInst|rom~48_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~48 .lut_mask = 16'h0120;
defparam \memoriaInst|rom~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~49 (
// Equation(s):
// \memoriaInst|rom~49_combout  = (\PC|q [7] & ((\memoriaInst|rom~47_combout  $ (\memoriaInst|rom~48_combout )) # (!\PC|q [5]))) # (!\PC|q [7] & ((\PC|q [5] & ((\memoriaInst|rom~47_combout ) # (!\memoriaInst|rom~48_combout ))) # (!\PC|q [5] & 
// (\memoriaInst|rom~47_combout  $ (\memoriaInst|rom~48_combout )))))

	.dataa(\PC|q [7]),
	.datab(\PC|q [5]),
	.datac(\memoriaInst|rom~47_combout ),
	.datad(\memoriaInst|rom~48_combout ),
	.cin(gnd),
	.combout(\memoriaInst|rom~49_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~49 .lut_mask = 16'h6BF6;
defparam \memoriaInst|rom~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~66 (
// Equation(s):
// \memoriaInst|rom~66_combout  = (!\PC|q [8] & (!\PC|q [9] & !\memoriaInst|rom~49_combout ))

	.dataa(\PC|q [8]),
	.datab(\PC|q [9]),
	.datac(\memoriaInst|rom~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaInst|rom~66_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~66 .lut_mask = 16'h0101;
defparam \memoriaInst|rom~66 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IF_ID|q[20] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID|q[20] .is_wysiwyg = "true";
defparam \IF_ID|q[20] .power_up = "low";
// synopsys translate_on

dffeas \ID_EX|q[9] (
	.clk(\CLOCK_50~input_o ),
	.d(\IF_ID|q [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[9] .is_wysiwyg = "true";
defparam \ID_EX|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_RtRd|Y[4]~4 (
// Equation(s):
// \mux_RtRd|Y[4]~4_combout  = (\ID_EX|q [138] & \ID_EX|q [9])

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_RtRd|Y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_RtRd|Y[4]~4 .lut_mask = 16'h8888;
defparam \mux_RtRd|Y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[4] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_RtRd|Y[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[4] .is_wysiwyg = "true";
defparam \EX_MEM|q[4] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[4] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[4] .is_wysiwyg = "true";
defparam \MEM_WB|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[0]~0_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a0 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[12] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\MEM_WB|q [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\MEM_WB|q [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[4] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~38 (
// Equation(s):
// \regs|registrador~38_combout  = (\regs|registrador_rtl_1_bypass [1] & (\regs|registrador_rtl_1_bypass [2] & (\regs|registrador_rtl_1_bypass [3] $ (!\regs|registrador_rtl_1_bypass [4])))) # (!\regs|registrador_rtl_1_bypass [1] & 
// (!\regs|registrador_rtl_1_bypass [2] & (\regs|registrador_rtl_1_bypass [3] $ (!\regs|registrador_rtl_1_bypass [4]))))

	.dataa(\regs|registrador_rtl_1_bypass [1]),
	.datab(\regs|registrador_rtl_1_bypass [3]),
	.datac(\regs|registrador_rtl_1_bypass [4]),
	.datad(\regs|registrador_rtl_1_bypass [2]),
	.cin(gnd),
	.combout(\regs|registrador~38_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~38 .lut_mask = 16'h8241;
defparam \regs|registrador~38 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[7] (
	.clk(\CLOCK_50~input_o ),
	.d(\MEM_WB|q [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[9] (
	.clk(\CLOCK_50~input_o ),
	.d(\MEM_WB|q [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[10] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[8] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~39 (
// Equation(s):
// \regs|registrador~39_combout  = (\regs|registrador_rtl_1_bypass [7] & (\regs|registrador_rtl_1_bypass [8] & (\regs|registrador_rtl_1_bypass [9] $ (!\regs|registrador_rtl_1_bypass [10])))) # (!\regs|registrador_rtl_1_bypass [7] & 
// (!\regs|registrador_rtl_1_bypass [8] & (\regs|registrador_rtl_1_bypass [9] $ (!\regs|registrador_rtl_1_bypass [10]))))

	.dataa(\regs|registrador_rtl_1_bypass [7]),
	.datab(\regs|registrador_rtl_1_bypass [9]),
	.datac(\regs|registrador_rtl_1_bypass [10]),
	.datad(\regs|registrador_rtl_1_bypass [8]),
	.cin(gnd),
	.combout(\regs|registrador~39_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~39 .lut_mask = 16'h8241;
defparam \regs|registrador~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[0] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[5] (
	.clk(\CLOCK_50~input_o ),
	.d(\MEM_WB|q [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~40 (
// Equation(s):
// \regs|registrador~40_combout  = (\regs|registrador~38_combout  & (\regs|registrador~39_combout  & (\regs|registrador_rtl_1_bypass [0] & !\regs|registrador_rtl_1_bypass [5])))

	.dataa(\regs|registrador~38_combout ),
	.datab(\regs|registrador~39_combout ),
	.datac(\regs|registrador_rtl_1_bypass [0]),
	.datad(\regs|registrador_rtl_1_bypass [5]),
	.cin(gnd),
	.combout(\regs|registrador~40_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~40 .lut_mask = 16'h0080;
defparam \regs|registrador~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[0]~0 (
// Equation(s):
// \regs|saidaB[0]~0_combout  = (\regs|registrador_rtl_1_bypass [12] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [11])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [12] & (\regs|registrador_rtl_1_bypass [11]))

	.dataa(\regs|registrador_rtl_1_bypass [11]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [12]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[0]~0 .lut_mask = 16'hAACA;
defparam \regs|saidaB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|Equal1~0 (
// Equation(s):
// \regs|Equal1~0_combout  = (!\IF_ID|q [16] & (!\IF_ID|q [17] & (!\IF_ID|q [19] & !\IF_ID|q [20])))

	.dataa(\IF_ID|q [16]),
	.datab(\IF_ID|q [17]),
	.datac(\IF_ID|q [19]),
	.datad(\IF_ID|q [20]),
	.cin(gnd),
	.combout(\regs|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \regs|Equal1~0 .lut_mask = 16'h0001;
defparam \regs|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[0]~1 (
// Equation(s):
// \regs|saidaB[0]~1_combout  = (\regs|saidaB[0]~0_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[0]~1 .lut_mask = 16'h00AA;
defparam \regs|saidaB[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[42] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [42]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[42] .is_wysiwyg = "true";
defparam \ID_EX|q[42] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[11] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~50 (
// Equation(s):
// \memoriaInst|rom~50_combout  = (\PC|q [3] & (!\PC|q [8] & !\PC|q [9]))

	.dataa(\PC|q [3]),
	.datab(gnd),
	.datac(\PC|q [8]),
	.datad(\PC|q [9]),
	.cin(gnd),
	.combout(\memoriaInst|rom~50_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~50 .lut_mask = 16'h000A;
defparam \memoriaInst|rom~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~51 (
// Equation(s):
// \memoriaInst|rom~51_combout  = (\PC|q [6] & (\PC|q [7] & (\memoriaInst|rom~24_combout  & !\PC|q [5])))

	.dataa(\PC|q [6]),
	.datab(\PC|q [7]),
	.datac(\memoriaInst|rom~24_combout ),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~51_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~51 .lut_mask = 16'h0080;
defparam \memoriaInst|rom~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~52 (
// Equation(s):
// \memoriaInst|rom~52_combout  = (\PC|q [7] & (\PC|q [2] & (!\PC|q [4] & !\PC|q [5]))) # (!\PC|q [7] & (\PC|q [5] & (\PC|q [2] $ (!\PC|q [4]))))

	.dataa(\PC|q [2]),
	.datab(\PC|q [7]),
	.datac(\PC|q [4]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~52_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~52 .lut_mask = 16'h2108;
defparam \memoriaInst|rom~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~53 (
// Equation(s):
// \memoriaInst|rom~53_combout  = (\memoriaInst|rom~50_combout  & ((\memoriaInst|rom~51_combout ) # ((\memoriaInst|rom~52_combout  & !\PC|q [6]))))

	.dataa(\memoriaInst|rom~50_combout ),
	.datab(\memoriaInst|rom~51_combout ),
	.datac(\memoriaInst|rom~52_combout ),
	.datad(\PC|q [6]),
	.cin(gnd),
	.combout(\memoriaInst|rom~53_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~53 .lut_mask = 16'h88A8;
defparam \memoriaInst|rom~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~54 (
// Equation(s):
// \memoriaInst|rom~54_combout  = (\PC|q [2] & ((\PC|q [7] & (!\PC|q [4] & !\PC|q [5])) # (!\PC|q [7] & (\PC|q [4] & \PC|q [5]))))

	.dataa(\PC|q [2]),
	.datab(\PC|q [7]),
	.datac(\PC|q [4]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~54_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~54 .lut_mask = 16'h2008;
defparam \memoriaInst|rom~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~55 (
// Equation(s):
// \memoriaInst|rom~55_combout  = (\memoriaInst|rom~50_combout  & ((\memoriaInst|rom~51_combout ) # ((\memoriaInst|rom~54_combout  & !\PC|q [6]))))

	.dataa(\memoriaInst|rom~50_combout ),
	.datab(\memoriaInst|rom~51_combout ),
	.datac(\memoriaInst|rom~54_combout ),
	.datad(\PC|q [6]),
	.cin(gnd),
	.combout(\memoriaInst|rom~55_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~55 .lut_mask = 16'h88A8;
defparam \memoriaInst|rom~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~56 (
// Equation(s):
// \memoriaInst|rom~56_combout  = (\PC|q [6] & (\PC|q [4] & !\memoriaInst|rom~43_combout ))

	.dataa(\PC|q [6]),
	.datab(\PC|q [4]),
	.datac(gnd),
	.datad(\memoriaInst|rom~43_combout ),
	.cin(gnd),
	.combout(\memoriaInst|rom~56_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~56 .lut_mask = 16'h0088;
defparam \memoriaInst|rom~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~57 (
// Equation(s):
// \memoriaInst|rom~57_combout  = \PC|q [2] $ (!\PC|q [4])

	.dataa(\PC|q [2]),
	.datab(\PC|q [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaInst|rom~57_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~57 .lut_mask = 16'h9999;
defparam \memoriaInst|rom~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~58 (
// Equation(s):
// \memoriaInst|rom~58_combout  = (\memoriaInst|rom~15_combout  & ((\memoriaInst|rom~56_combout ) # ((\memoriaInst|rom~14_combout  & \memoriaInst|rom~57_combout ))))

	.dataa(\memoriaInst|rom~15_combout ),
	.datab(\memoriaInst|rom~56_combout ),
	.datac(\memoriaInst|rom~14_combout ),
	.datad(\memoriaInst|rom~57_combout ),
	.cin(gnd),
	.combout(\memoriaInst|rom~58_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~58 .lut_mask = 16'hA888;
defparam \memoriaInst|rom~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~29 (
// Equation(s):
// \memoriaInst|rom~29_combout  = (\PC|q [2] & (!\PC|q [3] & (\PC|q [4] & !\PC|q [5]))) # (!\PC|q [2] & (\PC|q [3] & (!\PC|q [4] & \PC|q [5])))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\PC|q [4]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~29_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~29 .lut_mask = 16'h0420;
defparam \memoriaInst|rom~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~59 (
// Equation(s):
// \memoriaInst|rom~59_combout  = (\memoriaInst|rom~29_combout  & \memoriaInst|rom~32_combout )

	.dataa(\memoriaInst|rom~29_combout ),
	.datab(\memoriaInst|rom~32_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaInst|rom~59_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~59 .lut_mask = 16'h8888;
defparam \memoriaInst|rom~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[0]~0_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[12] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\MEM_WB|q [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\MEM_WB|q [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[4] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~41 (
// Equation(s):
// \regs|registrador~41_combout  = (\regs|registrador_rtl_0_bypass [1] & (\regs|registrador_rtl_0_bypass [2] & (\regs|registrador_rtl_0_bypass [3] $ (!\regs|registrador_rtl_0_bypass [4])))) # (!\regs|registrador_rtl_0_bypass [1] & 
// (!\regs|registrador_rtl_0_bypass [2] & (\regs|registrador_rtl_0_bypass [3] $ (!\regs|registrador_rtl_0_bypass [4]))))

	.dataa(\regs|registrador_rtl_0_bypass [1]),
	.datab(\regs|registrador_rtl_0_bypass [3]),
	.datac(\regs|registrador_rtl_0_bypass [4]),
	.datad(\regs|registrador_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\regs|registrador~41_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~41 .lut_mask = 16'h8241;
defparam \regs|registrador~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[7] (
	.clk(\CLOCK_50~input_o ),
	.d(\MEM_WB|q [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[9] (
	.clk(\CLOCK_50~input_o ),
	.d(\MEM_WB|q [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[10] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[8] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~42 (
// Equation(s):
// \regs|registrador~42_combout  = (\regs|registrador_rtl_0_bypass [7] & (\regs|registrador_rtl_0_bypass [8] & (\regs|registrador_rtl_0_bypass [9] $ (!\regs|registrador_rtl_0_bypass [10])))) # (!\regs|registrador_rtl_0_bypass [7] & 
// (!\regs|registrador_rtl_0_bypass [8] & (\regs|registrador_rtl_0_bypass [9] $ (!\regs|registrador_rtl_0_bypass [10]))))

	.dataa(\regs|registrador_rtl_0_bypass [7]),
	.datab(\regs|registrador_rtl_0_bypass [9]),
	.datac(\regs|registrador_rtl_0_bypass [10]),
	.datad(\regs|registrador_rtl_0_bypass [8]),
	.cin(gnd),
	.combout(\regs|registrador~42_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~42 .lut_mask = 16'h8241;
defparam \regs|registrador~42 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[0] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[5] (
	.clk(\CLOCK_50~input_o ),
	.d(\MEM_WB|q [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~43 (
// Equation(s):
// \regs|registrador~43_combout  = (\regs|registrador~41_combout  & (\regs|registrador~42_combout  & (\regs|registrador_rtl_0_bypass [0] & !\regs|registrador_rtl_0_bypass [5])))

	.dataa(\regs|registrador~41_combout ),
	.datab(\regs|registrador~42_combout ),
	.datac(\regs|registrador_rtl_0_bypass [0]),
	.datad(\regs|registrador_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\regs|registrador~43_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~43 .lut_mask = 16'h0080;
defparam \regs|registrador~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[0]~0 (
// Equation(s):
// \regs|saidaA[0]~0_combout  = (\regs|registrador_rtl_0_bypass [12] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [11])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [12] & (\regs|registrador_rtl_0_bypass [11]))

	.dataa(\regs|registrador_rtl_0_bypass [11]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [12]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[0]~0 .lut_mask = 16'hAACA;
defparam \regs|saidaA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IF_ID|q[21] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID|q[21] .is_wysiwyg = "true";
defparam \IF_ID|q[21] .power_up = "low";
// synopsys translate_on

dffeas \IF_ID|q[22] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID|q[22] .is_wysiwyg = "true";
defparam \IF_ID|q[22] .power_up = "low";
// synopsys translate_on

dffeas \IF_ID|q[24] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID|q[24] .is_wysiwyg = "true";
defparam \IF_ID|q[24] .power_up = "low";
// synopsys translate_on

dffeas \IF_ID|q[25] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID|q[25] .is_wysiwyg = "true";
defparam \IF_ID|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|Equal0~0 (
// Equation(s):
// \regs|Equal0~0_combout  = (!\IF_ID|q [21] & (!\IF_ID|q [22] & (!\IF_ID|q [24] & !\IF_ID|q [25])))

	.dataa(\IF_ID|q [21]),
	.datab(\IF_ID|q [22]),
	.datac(\IF_ID|q [24]),
	.datad(\IF_ID|q [25]),
	.cin(gnd),
	.combout(\regs|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \regs|Equal0~0 .lut_mask = 16'h0001;
defparam \regs|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[0]~1 (
// Equation(s):
// \regs|saidaA[0]~1_combout  = (\regs|saidaA[0]~0_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[0]~1 .lut_mask = 16'h00AA;
defparam \regs|saidaA[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[74] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [74]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[74] .is_wysiwyg = "true";
defparam \ID_EX|q[74] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux31~0 (
// Equation(s):
// \ula|mux4|Mux31~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [74] $ (\ID_EX|q [0])))) # (!\ID_EX|q [138] & (\ID_EX|q [42] & (\ID_EX|q [74])))

	.dataa(\ID_EX|q [42]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [74]),
	.datad(\ID_EX|q [0]),
	.cin(gnd),
	.combout(\ula|mux4|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux31~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[37] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [37]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[37] .is_wysiwyg = "true";
defparam \EX_MEM|q[37] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[5] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [37]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[5] .is_wysiwyg = "true";
defparam \MEM_WB|q[5] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[5] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[5] .is_wysiwyg = "true";
defparam \EX_MEM|q[5] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[7] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[7] .is_wysiwyg = "true";
defparam \MEM_WB|q[7] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[15] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[2]~2_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a2 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[16] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[2]~4 (
// Equation(s):
// \regs|saidaB[2]~4_combout  = (\regs|registrador_rtl_1_bypass [16] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [15])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [16] & (\regs|registrador_rtl_1_bypass [15]))

	.dataa(\regs|registrador_rtl_1_bypass [15]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [16]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[2]~4 .lut_mask = 16'hAACA;
defparam \regs|saidaB[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[2]~5 (
// Equation(s):
// \regs|saidaB[2]~5_combout  = (\regs|saidaB[2]~4_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[2]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[2]~5 .lut_mask = 16'h00AA;
defparam \regs|saidaB[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[44] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [44]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[44] .is_wysiwyg = "true";
defparam \ID_EX|q[44] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[7] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[7] .is_wysiwyg = "true";
defparam \EX_MEM|q[7] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[8] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[8] .is_wysiwyg = "true";
defparam \MEM_WB|q[8] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[17] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[3]~3_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a3 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[18] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[3]~6 (
// Equation(s):
// \regs|saidaB[3]~6_combout  = (\regs|registrador_rtl_1_bypass [18] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [17])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [18] & (\regs|registrador_rtl_1_bypass [17]))

	.dataa(\regs|registrador_rtl_1_bypass [17]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [18]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[3]~6 .lut_mask = 16'hAACA;
defparam \regs|saidaB[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[3]~7 (
// Equation(s):
// \regs|saidaB[3]~7_combout  = (\regs|saidaB[3]~6_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[3]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[3]~7 .lut_mask = 16'h00AA;
defparam \regs|saidaB[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[45] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [45]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[45] .is_wysiwyg = "true";
defparam \ID_EX|q[45] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[8] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[8] .is_wysiwyg = "true";
defparam \EX_MEM|q[8] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[9] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[9] .is_wysiwyg = "true";
defparam \MEM_WB|q[9] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[9] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[9] .is_wysiwyg = "true";
defparam \EX_MEM|q[9] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[10] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[10] .is_wysiwyg = "true";
defparam \MEM_WB|q[10] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[21] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[5]~5_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a5 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[22] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[5]~10 (
// Equation(s):
// \regs|saidaB[5]~10_combout  = (\regs|registrador_rtl_1_bypass [22] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [21])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [22] & (\regs|registrador_rtl_1_bypass [21]))

	.dataa(\regs|registrador_rtl_1_bypass [21]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [22]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[5]~10 .lut_mask = 16'hAACA;
defparam \regs|saidaB[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[5]~11 (
// Equation(s):
// \regs|saidaB[5]~11_combout  = (\regs|saidaB[5]~10_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[5]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[5]~11 .lut_mask = 16'h00AA;
defparam \regs|saidaB[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[47] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [47]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[47] .is_wysiwyg = "true";
defparam \ID_EX|q[47] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[10] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [47]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[10] .is_wysiwyg = "true";
defparam \EX_MEM|q[10] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[11] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[11] .is_wysiwyg = "true";
defparam \MEM_WB|q[11] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[11] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [48]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[11] .is_wysiwyg = "true";
defparam \EX_MEM|q[11] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[12] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[12] .is_wysiwyg = "true";
defparam \MEM_WB|q[12] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[12] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [49]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[12] .is_wysiwyg = "true";
defparam \EX_MEM|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [12]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[27] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[28] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~46 (
// Equation(s):
// \memoriaDados|ram~46_combout  = (\memoriaDados|ram_rtl_0_bypass [28] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [28] & ((\memoriaDados|ram_rtl_0_bypass [27])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [27]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [28]),
	.cin(gnd),
	.combout(\memoriaDados|ram~46_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~46 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~46 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[44] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [44]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[44] .is_wysiwyg = "true";
defparam \MEM_WB|q[44] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[105] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [138]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [105]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[105] .is_wysiwyg = "true";
defparam \EX_MEM|q[105] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[69] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [105]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [69]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[69] .is_wysiwyg = "true";
defparam \MEM_WB|q[69] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[7]~7 (
// Equation(s):
// \mux_ULA|Y[7]~7_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [12])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [44])))

	.dataa(\MEM_WB|q [12]),
	.datab(\MEM_WB|q [44]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[7]~7 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[25] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[7]~7_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a7 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[26] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[7]~14 (
// Equation(s):
// \regs|saidaB[7]~14_combout  = (\regs|registrador_rtl_1_bypass [26] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [25])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [26] & (\regs|registrador_rtl_1_bypass [25]))

	.dataa(\regs|registrador_rtl_1_bypass [25]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [26]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[7]~14 .lut_mask = 16'hAACA;
defparam \regs|saidaB[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[7]~15 (
// Equation(s):
// \regs|saidaB[7]~15_combout  = (\regs|saidaB[7]~14_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[7]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[7]~15 .lut_mask = 16'h00AA;
defparam \regs|saidaB[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[49] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[7]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [49]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[49] .is_wysiwyg = "true";
defparam \ID_EX|q[49] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[25] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[7]~7_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[26] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[7]~14 (
// Equation(s):
// \regs|saidaA[7]~14_combout  = (\regs|registrador_rtl_0_bypass [26] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [25])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [26] & (\regs|registrador_rtl_0_bypass [25]))

	.dataa(\regs|registrador_rtl_0_bypass [25]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [26]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[7]~14 .lut_mask = 16'hAACA;
defparam \regs|saidaA[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[7]~15 (
// Equation(s):
// \regs|saidaA[7]~15_combout  = (\regs|saidaA[7]~14_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[7]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[7]~15 .lut_mask = 16'h00AA;
defparam \regs|saidaA[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[81] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[7]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [81]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[81] .is_wysiwyg = "true";
defparam \ID_EX|q[81] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~25 (
// Equation(s):
// \memoriaInst|rom~25_combout  = (\PC|q [7] & (((!\PC|q [5])))) # (!\PC|q [7] & ((\PC|q [3]) # ((\PC|q [5]) # (!\memoriaInst|rom~24_combout ))))

	.dataa(\PC|q [3]),
	.datab(\memoriaInst|rom~24_combout ),
	.datac(\PC|q [7]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~25_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~25 .lut_mask = 16'h0FFB;
defparam \memoriaInst|rom~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~26 (
// Equation(s):
// \memoriaInst|rom~26_combout  = (\memoriaInst|rom~15_combout  & ((\memoriaInst|rom~25_combout ) # (\PC|q [6] $ (\PC|q [7]))))

	.dataa(\memoriaInst|rom~15_combout ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\PC|q [6]),
	.datad(\PC|q [7]),
	.cin(gnd),
	.combout(\memoriaInst|rom~26_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~26 .lut_mask = 16'h8AA8;
defparam \memoriaInst|rom~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IF_ID|q[5] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID|q[5] .is_wysiwyg = "true";
defparam \IF_ID|q[5] .power_up = "low";
// synopsys translate_on

dffeas \ID_EX|q[15] (
	.clk(\CLOCK_50~input_o ),
	.d(\IF_ID|q [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[15] .is_wysiwyg = "true";
defparam \ID_EX|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[5]~5 (
// Equation(s):
// \mux_Rt_im|Y[5]~5_combout  = (\ID_EX|q [138] & (\ID_EX|q [15])) # (!\ID_EX|q [138] & ((\ID_EX|q [47])))

	.dataa(\ID_EX|q [15]),
	.datab(\ID_EX|q [47]),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[5]~5 .lut_mask = 16'hAACC;
defparam \mux_Rt_im|Y[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[0]~0 (
// Equation(s):
// \mux_Rt_im|Y[0]~0_combout  = (\ID_EX|q [138] & (\ID_EX|q [0])) # (!\ID_EX|q [138] & ((\ID_EX|q [42])))

	.dataa(\ID_EX|q [0]),
	.datab(\ID_EX|q [42]),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[0]~0 .lut_mask = 16'hAACC;
defparam \mux_Rt_im|Y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[13] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[1]~1_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a1 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[14] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[1]~2 (
// Equation(s):
// \regs|saidaB[1]~2_combout  = (\regs|registrador_rtl_1_bypass [14] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [13])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [14] & (\regs|registrador_rtl_1_bypass [13]))

	.dataa(\regs|registrador_rtl_1_bypass [13]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [14]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[1]~2 .lut_mask = 16'hAACA;
defparam \regs|saidaB[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[1]~3 (
// Equation(s):
// \regs|saidaB[1]~3_combout  = (\regs|saidaB[1]~2_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[1]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[1]~3 .lut_mask = 16'h00AA;
defparam \regs|saidaB[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[43] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [43]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[43] .is_wysiwyg = "true";
defparam \ID_EX|q[43] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[1]~1 (
// Equation(s):
// \mux_Rt_im|Y[1]~1_combout  = (\ID_EX|q [138] & (\ID_EX|q [1])) # (!\ID_EX|q [138] & ((\ID_EX|q [43])))

	.dataa(\ID_EX|q [1]),
	.datab(\ID_EX|q [43]),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[1]~1 .lut_mask = 16'hAACC;
defparam \mux_Rt_im|Y[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|result[1] (
// Equation(s):
// \ula|full_adder|result [1] = \ID_EX|q [75] $ (\mux_Rt_im|Y[1]~1_combout  $ (((\ID_EX|q [74] & \mux_Rt_im|Y[0]~0_combout ))))

	.dataa(\ID_EX|q [74]),
	.datab(\mux_Rt_im|Y[0]~0_combout ),
	.datac(\ID_EX|q [75]),
	.datad(\mux_Rt_im|Y[1]~1_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|result [1]),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|result[1] .lut_mask = 16'h8778;
defparam \ula|full_adder|result[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux30~0 (
// Equation(s):
// \ula|mux4|Mux30~0_combout  = (\ID_EX|q [138] & (\ula|full_adder|result [1])) # (!\ID_EX|q [138] & (((\ID_EX|q [75] & \ID_EX|q [43]))))

	.dataa(\ula|full_adder|result [1]),
	.datab(\ID_EX|q [75]),
	.datac(\ID_EX|q [43]),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\ula|mux4|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux30~0 .lut_mask = 16'hAAC0;
defparam \ula|mux4|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[38] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [38]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[38] .is_wysiwyg = "true";
defparam \EX_MEM|q[38] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[6] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[6] .is_wysiwyg = "true";
defparam \MEM_WB|q[6] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[6] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[6] .is_wysiwyg = "true";
defparam \EX_MEM|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [6]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[15] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[16] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~40 (
// Equation(s):
// \memoriaDados|ram~40_combout  = (\memoriaDados|ram_rtl_0_bypass [16] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [16] & ((\memoriaDados|ram_rtl_0_bypass [15])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [15]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [16]),
	.cin(gnd),
	.combout(\memoriaDados|ram~40_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~40 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~40 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[38] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [38]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[38] .is_wysiwyg = "true";
defparam \MEM_WB|q[38] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[1]~1 (
// Equation(s):
// \mux_ULA|Y[1]~1_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [6])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [38])))

	.dataa(\MEM_WB|q [6]),
	.datab(\MEM_WB|q [38]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[1]~1 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[13] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[1]~1_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[14] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[1]~2 (
// Equation(s):
// \regs|saidaA[1]~2_combout  = (\regs|registrador_rtl_0_bypass [14] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [13])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [14] & (\regs|registrador_rtl_0_bypass [13]))

	.dataa(\regs|registrador_rtl_0_bypass [13]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [14]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[1]~2 .lut_mask = 16'hAACA;
defparam \regs|saidaA[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[1]~3 (
// Equation(s):
// \regs|saidaA[1]~3_combout  = (\regs|saidaA[1]~2_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[1]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[1]~3 .lut_mask = 16'h00AA;
defparam \regs|saidaA[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[75] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [75]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[75] .is_wysiwyg = "true";
defparam \ID_EX|q[75] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[1]~0 (
// Equation(s):
// \ula|full_adder|c_out[1]~0_combout  = (\ID_EX|q [75] & ((\mux_Rt_im|Y[1]~1_combout ) # ((\mux_Rt_im|Y[0]~0_combout  & \ID_EX|q [74])))) # (!\ID_EX|q [75] & (\mux_Rt_im|Y[0]~0_combout  & (\ID_EX|q [74] & \mux_Rt_im|Y[1]~1_combout )))

	.dataa(\mux_Rt_im|Y[0]~0_combout ),
	.datab(\ID_EX|q [74]),
	.datac(\ID_EX|q [75]),
	.datad(\mux_Rt_im|Y[1]~1_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[1]~0 .lut_mask = 16'hF880;
defparam \ula|full_adder|c_out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[2]~1 (
// Equation(s):
// \ula|full_adder|c_out[2]~1_combout  = (\ID_EX|q [76] & \ula|full_adder|c_out[1]~0_combout )

	.dataa(\ID_EX|q [76]),
	.datab(\ula|full_adder|c_out[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[2]~1 .lut_mask = 16'h8888;
defparam \ula|full_adder|c_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[2]~2 (
// Equation(s):
// \mux_Rt_im|Y[2]~2_combout  = (\ID_EX|q [138] & (\ID_EX|q [2])) # (!\ID_EX|q [138] & ((\ID_EX|q [44])))

	.dataa(\ID_EX|q [2]),
	.datab(\ID_EX|q [44]),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[2]~2 .lut_mask = 16'hAACC;
defparam \mux_Rt_im|Y[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[2]~2 (
// Equation(s):
// \ula|full_adder|c_out[2]~2_combout  = (\mux_Rt_im|Y[2]~2_combout  & ((\ID_EX|q [76]) # (\ula|full_adder|c_out[1]~0_combout )))

	.dataa(\mux_Rt_im|Y[2]~2_combout ),
	.datab(\ID_EX|q [76]),
	.datac(\ula|full_adder|c_out[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[2]~2 .lut_mask = 16'hA8A8;
defparam \ula|full_adder|c_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[3]~3 (
// Equation(s):
// \mux_Rt_im|Y[3]~3_combout  = (\ID_EX|q [138] & (\ID_EX|q [3])) # (!\ID_EX|q [138] & ((\ID_EX|q [45])))

	.dataa(\ID_EX|q [3]),
	.datab(\ID_EX|q [45]),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[3]~3 .lut_mask = 16'hAACC;
defparam \mux_Rt_im|Y[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[3]~3 (
// Equation(s):
// \ula|full_adder|c_out[3]~3_combout  = (\ID_EX|q [77] & ((\ula|full_adder|c_out[2]~1_combout ) # ((\ula|full_adder|c_out[2]~2_combout ) # (\mux_Rt_im|Y[3]~3_combout )))) # (!\ID_EX|q [77] & (\mux_Rt_im|Y[3]~3_combout  & ((\ula|full_adder|c_out[2]~1_combout 
// ) # (\ula|full_adder|c_out[2]~2_combout ))))

	.dataa(\ula|full_adder|c_out[2]~1_combout ),
	.datab(\ula|full_adder|c_out[2]~2_combout ),
	.datac(\ID_EX|q [77]),
	.datad(\mux_Rt_im|Y[3]~3_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[3]~3 .lut_mask = 16'hFEE0;
defparam \ula|full_adder|c_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[19] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[4]~4_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[20] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[4]~8 (
// Equation(s):
// \regs|saidaA[4]~8_combout  = (\regs|registrador_rtl_0_bypass [20] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [19])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [20] & (\regs|registrador_rtl_0_bypass [19]))

	.dataa(\regs|registrador_rtl_0_bypass [19]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [20]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[4]~8 .lut_mask = 16'hAACA;
defparam \regs|saidaA[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[4]~9 (
// Equation(s):
// \regs|saidaA[4]~9_combout  = (\regs|saidaA[4]~8_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[4]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[4]~9 .lut_mask = 16'h00AA;
defparam \regs|saidaA[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[78] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[4]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [78]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[78] .is_wysiwyg = "true";
defparam \ID_EX|q[78] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[4]~4 (
// Equation(s):
// \ula|full_adder|c_out[4]~4_combout  = (\ula|full_adder|c_out[3]~3_combout  & ((\ID_EX|q [78]) # ((!\ID_EX|q [138] & \ID_EX|q [46])))) # (!\ula|full_adder|c_out[3]~3_combout  & (!\ID_EX|q [138] & (\ID_EX|q [46] & \ID_EX|q [78])))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [46]),
	.datac(\ula|full_adder|c_out[3]~3_combout ),
	.datad(\ID_EX|q [78]),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[4]~4 .lut_mask = 16'hF440;
defparam \ula|full_adder|c_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[5]~5 (
// Equation(s):
// \ula|full_adder|c_out[5]~5_combout  = (\ID_EX|q [79] & ((\mux_Rt_im|Y[5]~5_combout ) # (\ula|full_adder|c_out[4]~4_combout ))) # (!\ID_EX|q [79] & (\mux_Rt_im|Y[5]~5_combout  & \ula|full_adder|c_out[4]~4_combout ))

	.dataa(\ID_EX|q [79]),
	.datab(\mux_Rt_im|Y[5]~5_combout ),
	.datac(\ula|full_adder|c_out[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[5]~5 .lut_mask = 16'hE8E8;
defparam \ula|full_adder|c_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[23] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[6]~6_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[24] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[6]~12 (
// Equation(s):
// \regs|saidaA[6]~12_combout  = (\regs|registrador_rtl_0_bypass [24] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [23])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [24] & (\regs|registrador_rtl_0_bypass [23]))

	.dataa(\regs|registrador_rtl_0_bypass [23]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [24]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[6]~12 .lut_mask = 16'hAACA;
defparam \regs|saidaA[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[6]~13 (
// Equation(s):
// \regs|saidaA[6]~13_combout  = (\regs|saidaA[6]~12_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[6]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[6]~13 .lut_mask = 16'h00AA;
defparam \regs|saidaA[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[80] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[6]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [80]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[80] .is_wysiwyg = "true";
defparam \ID_EX|q[80] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[6]~6 (
// Equation(s):
// \ula|full_adder|c_out[6]~6_combout  = (\ula|full_adder|c_out[5]~5_combout  & ((\ID_EX|q [80]) # ((!\ID_EX|q [138] & \ID_EX|q [48])))) # (!\ula|full_adder|c_out[5]~5_combout  & (!\ID_EX|q [138] & (\ID_EX|q [48] & \ID_EX|q [80])))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [48]),
	.datac(\ula|full_adder|c_out[5]~5_combout ),
	.datad(\ID_EX|q [80]),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[6]~6 .lut_mask = 16'hF440;
defparam \ula|full_adder|c_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux24~0 (
// Equation(s):
// \ula|mux4|Mux24~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [81] $ (\ula|full_adder|c_out[6]~6_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [49] & (\ID_EX|q [81])))

	.dataa(\ID_EX|q [49]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [81]),
	.datad(\ula|full_adder|c_out[6]~6_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux24~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[44] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [44]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[44] .is_wysiwyg = "true";
defparam \EX_MEM|q[44] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [11]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[25] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[26] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~45 (
// Equation(s):
// \memoriaDados|ram~45_combout  = (\memoriaDados|ram_rtl_0_bypass [26] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [26] & ((\memoriaDados|ram_rtl_0_bypass [25])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [25]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [26]),
	.cin(gnd),
	.combout(\memoriaDados|ram~45_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~45 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~45 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[43] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [43]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[43] .is_wysiwyg = "true";
defparam \MEM_WB|q[43] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[6]~6 (
// Equation(s):
// \mux_ULA|Y[6]~6_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [11])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [43])))

	.dataa(\MEM_WB|q [11]),
	.datab(\MEM_WB|q [43]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[6]~6 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[23] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[6]~6_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a6 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[24] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[6]~12 (
// Equation(s):
// \regs|saidaB[6]~12_combout  = (\regs|registrador_rtl_1_bypass [24] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [23])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [24] & (\regs|registrador_rtl_1_bypass [23]))

	.dataa(\regs|registrador_rtl_1_bypass [23]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [24]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[6]~12 .lut_mask = 16'hAACA;
defparam \regs|saidaB[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[6]~13 (
// Equation(s):
// \regs|saidaB[6]~13_combout  = (\regs|saidaB[6]~12_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[6]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[6]~13 .lut_mask = 16'h00AA;
defparam \regs|saidaB[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[48] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[6]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [48]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[48] .is_wysiwyg = "true";
defparam \ID_EX|q[48] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux25~0 (
// Equation(s):
// \ula|mux4|Mux25~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [80] $ (\ula|full_adder|c_out[5]~5_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [48] & (\ID_EX|q [80])))

	.dataa(\ID_EX|q [48]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [80]),
	.datad(\ula|full_adder|c_out[5]~5_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux25~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[43] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [43]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[43] .is_wysiwyg = "true";
defparam \EX_MEM|q[43] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [10]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 64'h0000000000000200;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[23] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[24] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~44 (
// Equation(s):
// \memoriaDados|ram~44_combout  = (\memoriaDados|ram_rtl_0_bypass [24] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a5~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [24] & ((\memoriaDados|ram_rtl_0_bypass [23])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [23]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [24]),
	.cin(gnd),
	.combout(\memoriaDados|ram~44_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~44 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~44 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[42] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [42]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[42] .is_wysiwyg = "true";
defparam \MEM_WB|q[42] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[5]~5 (
// Equation(s):
// \mux_ULA|Y[5]~5_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [10])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [42])))

	.dataa(\MEM_WB|q [10]),
	.datab(\MEM_WB|q [42]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[5]~5 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[21] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[5]~5_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[22] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[5]~10 (
// Equation(s):
// \regs|saidaA[5]~10_combout  = (\regs|registrador_rtl_0_bypass [22] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [21])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [22] & (\regs|registrador_rtl_0_bypass [21]))

	.dataa(\regs|registrador_rtl_0_bypass [21]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [22]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[5]~10 .lut_mask = 16'hAACA;
defparam \regs|saidaA[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[5]~11 (
// Equation(s):
// \regs|saidaA[5]~11_combout  = (\regs|saidaA[5]~10_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[5]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[5]~11 .lut_mask = 16'h00AA;
defparam \regs|saidaA[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[79] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [79]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[79] .is_wysiwyg = "true";
defparam \ID_EX|q[79] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux26~0 (
// Equation(s):
// \ula|mux4|Mux26~0_combout  = (\ID_EX|q [138] & (\ID_EX|q [79] $ (\mux_Rt_im|Y[5]~5_combout  $ (\ula|full_adder|c_out[4]~4_combout ))))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [79]),
	.datac(\mux_Rt_im|Y[5]~5_combout ),
	.datad(\ula|full_adder|c_out[4]~4_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux26~0 .lut_mask = 16'h8228;
defparam \ula|mux4|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux26~1 (
// Equation(s):
// \ula|mux4|Mux26~1_combout  = (\ula|mux4|Mux26~0_combout ) # ((\ID_EX|q [79] & (\ID_EX|q [47] & !\ID_EX|q [138])))

	.dataa(\ula|mux4|Mux26~0_combout ),
	.datab(\ID_EX|q [79]),
	.datac(\ID_EX|q [47]),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\ula|mux4|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux26~1 .lut_mask = 16'hAAEA;
defparam \ula|mux4|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[42] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux26~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [42]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[42] .is_wysiwyg = "true";
defparam \EX_MEM|q[42] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [9]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 64'h00000000000000A0;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[21] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[22] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~43 (
// Equation(s):
// \memoriaDados|ram~43_combout  = (\memoriaDados|ram_rtl_0_bypass [22] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [22] & ((\memoriaDados|ram_rtl_0_bypass [21])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [21]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [22]),
	.cin(gnd),
	.combout(\memoriaDados|ram~43_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~43 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[41] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [41]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[41] .is_wysiwyg = "true";
defparam \MEM_WB|q[41] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[4]~4 (
// Equation(s):
// \mux_ULA|Y[4]~4_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [9])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [41])))

	.dataa(\MEM_WB|q [9]),
	.datab(\MEM_WB|q [41]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[4]~4 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[19] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[4]~4_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a4 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[20] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[4]~8 (
// Equation(s):
// \regs|saidaB[4]~8_combout  = (\regs|registrador_rtl_1_bypass [20] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [19])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [20] & (\regs|registrador_rtl_1_bypass [19]))

	.dataa(\regs|registrador_rtl_1_bypass [19]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [20]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[4]~8 .lut_mask = 16'hAACA;
defparam \regs|saidaB[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[4]~9 (
// Equation(s):
// \regs|saidaB[4]~9_combout  = (\regs|saidaB[4]~8_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[4]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[4]~9 .lut_mask = 16'h00AA;
defparam \regs|saidaB[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[46] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[4]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [46]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[46] .is_wysiwyg = "true";
defparam \ID_EX|q[46] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux27~0 (
// Equation(s):
// \ula|mux4|Mux27~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [78] $ (\ula|full_adder|c_out[3]~3_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [46] & (\ID_EX|q [78])))

	.dataa(\ID_EX|q [46]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [78]),
	.datad(\ula|full_adder|c_out[3]~3_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux27~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[41] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [41]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[41] .is_wysiwyg = "true";
defparam \EX_MEM|q[41] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [8]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 64'h00000000000001C4;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[19] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[20] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~42 (
// Equation(s):
// \memoriaDados|ram~42_combout  = (\memoriaDados|ram_rtl_0_bypass [20] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a3~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [20] & ((\memoriaDados|ram_rtl_0_bypass [19])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [19]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [20]),
	.cin(gnd),
	.combout(\memoriaDados|ram~42_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~42 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~42 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[40] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [40]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[40] .is_wysiwyg = "true";
defparam \MEM_WB|q[40] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[3]~3 (
// Equation(s):
// \mux_ULA|Y[3]~3_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [8])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [40])))

	.dataa(\MEM_WB|q [8]),
	.datab(\MEM_WB|q [40]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[3]~3 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[17] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[3]~3_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[18] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[3]~6 (
// Equation(s):
// \regs|saidaA[3]~6_combout  = (\regs|registrador_rtl_0_bypass [18] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [17])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [18] & (\regs|registrador_rtl_0_bypass [17]))

	.dataa(\regs|registrador_rtl_0_bypass [17]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [18]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[3]~6 .lut_mask = 16'hAACA;
defparam \regs|saidaA[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[3]~7 (
// Equation(s):
// \regs|saidaA[3]~7_combout  = (\regs|saidaA[3]~6_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[3]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[3]~7 .lut_mask = 16'h00AA;
defparam \regs|saidaA[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[77] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [77]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[77] .is_wysiwyg = "true";
defparam \ID_EX|q[77] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|result[3] (
// Equation(s):
// \ula|full_adder|result [3] = \ID_EX|q [77] $ (\mux_Rt_im|Y[3]~3_combout  $ (((\ula|full_adder|c_out[2]~1_combout ) # (\ula|full_adder|c_out[2]~2_combout ))))

	.dataa(\ID_EX|q [77]),
	.datab(\mux_Rt_im|Y[3]~3_combout ),
	.datac(\ula|full_adder|c_out[2]~1_combout ),
	.datad(\ula|full_adder|c_out[2]~2_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|result [3]),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|result[3] .lut_mask = 16'h9996;
defparam \ula|full_adder|result[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux28~0 (
// Equation(s):
// \ula|mux4|Mux28~0_combout  = (\ID_EX|q [138] & (\ula|full_adder|result [3])) # (!\ID_EX|q [138] & (((\ID_EX|q [77] & \ID_EX|q [45]))))

	.dataa(\ula|full_adder|result [3]),
	.datab(\ID_EX|q [77]),
	.datac(\ID_EX|q [45]),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\ula|mux4|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux28~0 .lut_mask = 16'hAAC0;
defparam \ula|mux4|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[40] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [40]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[40] .is_wysiwyg = "true";
defparam \EX_MEM|q[40] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [7]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 64'h00000000000002FE;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[17] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[18] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~41 (
// Equation(s):
// \memoriaDados|ram~41_combout  = (\memoriaDados|ram_rtl_0_bypass [18] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [18] & ((\memoriaDados|ram_rtl_0_bypass [17])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [17]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [18]),
	.cin(gnd),
	.combout(\memoriaDados|ram~41_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~41 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[39] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [39]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[39] .is_wysiwyg = "true";
defparam \MEM_WB|q[39] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[2]~2 (
// Equation(s):
// \mux_ULA|Y[2]~2_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [7])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [39])))

	.dataa(\MEM_WB|q [7]),
	.datab(\MEM_WB|q [39]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[2]~2 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[15] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[2]~2_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[16] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[2]~4 (
// Equation(s):
// \regs|saidaA[2]~4_combout  = (\regs|registrador_rtl_0_bypass [16] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [15])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [16] & (\regs|registrador_rtl_0_bypass [15]))

	.dataa(\regs|registrador_rtl_0_bypass [15]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [16]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[2]~4 .lut_mask = 16'hAACA;
defparam \regs|saidaA[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[2]~5 (
// Equation(s):
// \regs|saidaA[2]~5_combout  = (\regs|saidaA[2]~4_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[2]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[2]~5 .lut_mask = 16'h00AA;
defparam \regs|saidaA[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[76] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [76]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[76] .is_wysiwyg = "true";
defparam \ID_EX|q[76] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux29~0 (
// Equation(s):
// \ula|mux4|Mux29~0_combout  = (\ID_EX|q [138] & (\ID_EX|q [76] $ (\mux_Rt_im|Y[2]~2_combout  $ (\ula|full_adder|c_out[1]~0_combout ))))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [76]),
	.datac(\mux_Rt_im|Y[2]~2_combout ),
	.datad(\ula|full_adder|c_out[1]~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux29~0 .lut_mask = 16'h8228;
defparam \ula|mux4|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux29~1 (
// Equation(s):
// \ula|mux4|Mux29~1_combout  = (\ula|mux4|Mux29~0_combout ) # ((\ID_EX|q [76] & (\ID_EX|q [44] & !\ID_EX|q [138])))

	.dataa(\ula|mux4|Mux29~0_combout ),
	.datab(\ID_EX|q [76]),
	.datac(\ID_EX|q [44]),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\ula|mux4|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux29~1 .lut_mask = 16'hAAEA;
defparam \ula|mux4|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[39] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [39]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[39] .is_wysiwyg = "true";
defparam \EX_MEM|q[39] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [5]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 64'h0000000000000001;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[14] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram_rtl_0_bypass[13]~0 (
// Equation(s):
// \memoriaDados|ram_rtl_0_bypass[13]~0_combout  = !\EX_MEM|q [5]

	.dataa(\EX_MEM|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaDados|ram_rtl_0_bypass[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[13]~0 .lut_mask = 16'h5555;
defparam \memoriaDados|ram_rtl_0_bypass[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[13] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram_rtl_0_bypass[13]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~39 (
// Equation(s):
// \memoriaDados|ram~39_combout  = (\memoriaDados|ram_rtl_0_bypass [14] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [14] & ((!\memoriaDados|ram_rtl_0_bypass [13])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [14]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [13]),
	.cin(gnd),
	.combout(\memoriaDados|ram~39_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~39 .lut_mask = 16'h88BB;
defparam \memoriaDados|ram~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[37] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [37]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[37] .is_wysiwyg = "true";
defparam \MEM_WB|q[37] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[0]~0 (
// Equation(s):
// \mux_ULA|Y[0]~0_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [5])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [37])))

	.dataa(\MEM_WB|q [5]),
	.datab(\MEM_WB|q [37]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[0]~0 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[27] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[8]~8_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a8 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[28] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[8]~16 (
// Equation(s):
// \regs|saidaB[8]~16_combout  = (\regs|registrador_rtl_1_bypass [28] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [27])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [28] & (\regs|registrador_rtl_1_bypass [27]))

	.dataa(\regs|registrador_rtl_1_bypass [27]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [28]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[8]~16 .lut_mask = 16'hAACA;
defparam \regs|saidaB[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[8]~17 (
// Equation(s):
// \regs|saidaB[8]~17_combout  = (\regs|saidaB[8]~16_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[8]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[8]~17 .lut_mask = 16'h00AA;
defparam \regs|saidaB[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[50] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[8]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [50]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[50] .is_wysiwyg = "true";
defparam \ID_EX|q[50] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[27] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[8]~8_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[28] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[8]~16 (
// Equation(s):
// \regs|saidaA[8]~16_combout  = (\regs|registrador_rtl_0_bypass [28] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [27])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [28] & (\regs|registrador_rtl_0_bypass [27]))

	.dataa(\regs|registrador_rtl_0_bypass [27]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [28]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[8]~16 .lut_mask = 16'hAACA;
defparam \regs|saidaA[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[8]~17 (
// Equation(s):
// \regs|saidaA[8]~17_combout  = (\regs|saidaA[8]~16_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[8]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[8]~17 .lut_mask = 16'h00AA;
defparam \regs|saidaA[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[82] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[8]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [82]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[82] .is_wysiwyg = "true";
defparam \ID_EX|q[82] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[7]~7 (
// Equation(s):
// \ula|full_adder|c_out[7]~7_combout  = (\ula|full_adder|c_out[6]~6_combout  & ((\ID_EX|q [81]) # ((!\ID_EX|q [138] & \ID_EX|q [49])))) # (!\ula|full_adder|c_out[6]~6_combout  & (!\ID_EX|q [138] & (\ID_EX|q [49] & \ID_EX|q [81])))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [49]),
	.datac(\ula|full_adder|c_out[6]~6_combout ),
	.datad(\ID_EX|q [81]),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[7]~7 .lut_mask = 16'hF440;
defparam \ula|full_adder|c_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux23~0 (
// Equation(s):
// \ula|mux4|Mux23~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [82] $ (\ula|full_adder|c_out[7]~7_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [50] & (\ID_EX|q [82])))

	.dataa(\ID_EX|q [50]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [82]),
	.datad(\ula|full_adder|c_out[7]~7_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux23~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[45] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [45]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[45] .is_wysiwyg = "true";
defparam \EX_MEM|q[45] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[13] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[13] .is_wysiwyg = "true";
defparam \MEM_WB|q[13] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[13] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [50]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[13] .is_wysiwyg = "true";
defparam \EX_MEM|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [13]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[29] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[30] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~47 (
// Equation(s):
// \memoriaDados|ram~47_combout  = (\memoriaDados|ram_rtl_0_bypass [30] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a8~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [30] & ((\memoriaDados|ram_rtl_0_bypass [29])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [29]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [30]),
	.cin(gnd),
	.combout(\memoriaDados|ram~47_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~47 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[45] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [45]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[45] .is_wysiwyg = "true";
defparam \MEM_WB|q[45] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[8]~8 (
// Equation(s):
// \mux_ULA|Y[8]~8_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [13])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [45])))

	.dataa(\MEM_WB|q [13]),
	.datab(\MEM_WB|q [45]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[8]~8 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[29] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[9]~9_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a9 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[30] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[9]~18 (
// Equation(s):
// \regs|saidaB[9]~18_combout  = (\regs|registrador_rtl_1_bypass [30] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [29])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [30] & (\regs|registrador_rtl_1_bypass [29]))

	.dataa(\regs|registrador_rtl_1_bypass [29]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [30]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[9]~18 .lut_mask = 16'hAACA;
defparam \regs|saidaB[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[9]~19 (
// Equation(s):
// \regs|saidaB[9]~19_combout  = (\regs|saidaB[9]~18_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[9]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[9]~19 .lut_mask = 16'h00AA;
defparam \regs|saidaB[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[51] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[9]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [51]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[51] .is_wysiwyg = "true";
defparam \ID_EX|q[51] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[29] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[9]~9_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[30] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[9]~18 (
// Equation(s):
// \regs|saidaA[9]~18_combout  = (\regs|registrador_rtl_0_bypass [30] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [29])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [30] & (\regs|registrador_rtl_0_bypass [29]))

	.dataa(\regs|registrador_rtl_0_bypass [29]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [30]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[9]~18 .lut_mask = 16'hAACA;
defparam \regs|saidaA[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[9]~19 (
// Equation(s):
// \regs|saidaA[9]~19_combout  = (\regs|saidaA[9]~18_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[9]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[9]~19 .lut_mask = 16'h00AA;
defparam \regs|saidaA[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[83] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[9]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [83]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[83] .is_wysiwyg = "true";
defparam \ID_EX|q[83] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[8]~8 (
// Equation(s):
// \ula|full_adder|c_out[8]~8_combout  = (\ula|full_adder|c_out[7]~7_combout  & ((\ID_EX|q [82]) # ((!\ID_EX|q [138] & \ID_EX|q [50])))) # (!\ula|full_adder|c_out[7]~7_combout  & (!\ID_EX|q [138] & (\ID_EX|q [50] & \ID_EX|q [82])))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [50]),
	.datac(\ula|full_adder|c_out[7]~7_combout ),
	.datad(\ID_EX|q [82]),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[8]~8 .lut_mask = 16'hF440;
defparam \ula|full_adder|c_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux22~0 (
// Equation(s):
// \ula|mux4|Mux22~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [83] $ (\ula|full_adder|c_out[8]~8_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [51] & (\ID_EX|q [83])))

	.dataa(\ID_EX|q [51]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [83]),
	.datad(\ula|full_adder|c_out[8]~8_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux22~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[46] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [46]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[46] .is_wysiwyg = "true";
defparam \EX_MEM|q[46] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[14] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[14] .is_wysiwyg = "true";
defparam \MEM_WB|q[14] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[14] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [51]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[14] .is_wysiwyg = "true";
defparam \EX_MEM|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [14]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[31] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[32] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~48 (
// Equation(s):
// \memoriaDados|ram~48_combout  = (\memoriaDados|ram_rtl_0_bypass [32] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a9~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [32] & ((\memoriaDados|ram_rtl_0_bypass [31])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [31]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [32]),
	.cin(gnd),
	.combout(\memoriaDados|ram~48_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~48 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~48 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[46] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [46]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[46] .is_wysiwyg = "true";
defparam \MEM_WB|q[46] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[9]~9 (
// Equation(s):
// \mux_ULA|Y[9]~9_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [14])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [46])))

	.dataa(\MEM_WB|q [14]),
	.datab(\MEM_WB|q [46]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[9]~9 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[31] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[10]~10_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a10 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[32] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[10]~20 (
// Equation(s):
// \regs|saidaB[10]~20_combout  = (\regs|registrador_rtl_1_bypass [32] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [31])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [32] & (\regs|registrador_rtl_1_bypass [31]))

	.dataa(\regs|registrador_rtl_1_bypass [31]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [32]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[10]~20 .lut_mask = 16'hAACA;
defparam \regs|saidaB[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[10]~21 (
// Equation(s):
// \regs|saidaB[10]~21_combout  = (\regs|saidaB[10]~20_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[10]~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[10]~21 .lut_mask = 16'h00AA;
defparam \regs|saidaB[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[52] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [52]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[52] .is_wysiwyg = "true";
defparam \ID_EX|q[52] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[31] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[10]~10_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[32] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[10]~20 (
// Equation(s):
// \regs|saidaA[10]~20_combout  = (\regs|registrador_rtl_0_bypass [32] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [31])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [32] & (\regs|registrador_rtl_0_bypass [31]))

	.dataa(\regs|registrador_rtl_0_bypass [31]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [32]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[10]~20 .lut_mask = 16'hAACA;
defparam \regs|saidaA[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[10]~21 (
// Equation(s):
// \regs|saidaA[10]~21_combout  = (\regs|saidaA[10]~20_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[10]~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[10]~21 .lut_mask = 16'h00AA;
defparam \regs|saidaA[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[84] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [84]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[84] .is_wysiwyg = "true";
defparam \ID_EX|q[84] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[9]~9 (
// Equation(s):
// \ula|full_adder|c_out[9]~9_combout  = (\ula|full_adder|c_out[8]~8_combout  & ((\ID_EX|q [83]) # ((!\ID_EX|q [138] & \ID_EX|q [51])))) # (!\ula|full_adder|c_out[8]~8_combout  & (!\ID_EX|q [138] & (\ID_EX|q [51] & \ID_EX|q [83])))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [51]),
	.datac(\ula|full_adder|c_out[8]~8_combout ),
	.datad(\ID_EX|q [83]),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[9]~9 .lut_mask = 16'hF440;
defparam \ula|full_adder|c_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux21~0 (
// Equation(s):
// \ula|mux4|Mux21~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [84] $ (\ula|full_adder|c_out[9]~9_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [52] & (\ID_EX|q [84])))

	.dataa(\ID_EX|q [52]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [84]),
	.datad(\ula|full_adder|c_out[9]~9_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux21~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[47] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [47]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[47] .is_wysiwyg = "true";
defparam \EX_MEM|q[47] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[15] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [47]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[15] .is_wysiwyg = "true";
defparam \MEM_WB|q[15] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[15] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [52]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[15] .is_wysiwyg = "true";
defparam \EX_MEM|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [15]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[33] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[34] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~49 (
// Equation(s):
// \memoriaDados|ram~49_combout  = (\memoriaDados|ram_rtl_0_bypass [34] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a10~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [34] & ((\memoriaDados|ram_rtl_0_bypass [33])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [33]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [34]),
	.cin(gnd),
	.combout(\memoriaDados|ram~49_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~49 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~49 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[47] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [47]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[47] .is_wysiwyg = "true";
defparam \MEM_WB|q[47] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[10]~10 (
// Equation(s):
// \mux_ULA|Y[10]~10_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [15])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [47])))

	.dataa(\MEM_WB|q [15]),
	.datab(\MEM_WB|q [47]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[10]~10 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[33] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[11]~11_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[34] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[11]~22 (
// Equation(s):
// \regs|saidaA[11]~22_combout  = (\regs|registrador_rtl_0_bypass [34] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [33])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [34] & (\regs|registrador_rtl_0_bypass [33]))

	.dataa(\regs|registrador_rtl_0_bypass [33]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [34]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[11]~22 .lut_mask = 16'hAACA;
defparam \regs|saidaA[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[11]~23 (
// Equation(s):
// \regs|saidaA[11]~23_combout  = (\regs|saidaA[11]~22_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[11]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[11]~23 .lut_mask = 16'h00AA;
defparam \regs|saidaA[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[85] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[11]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [85]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[85] .is_wysiwyg = "true";
defparam \ID_EX|q[85] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~27 (
// Equation(s):
// \memoriaInst|rom~27_combout  = (\PC|q [2] & (!\PC|q [3] & (!\PC|q [4] & \PC|q [5]))) # (!\PC|q [2] & (\PC|q [4] & (\PC|q [3] $ (!\PC|q [5]))))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\PC|q [4]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~27_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~27 .lut_mask = 16'h4210;
defparam \memoriaInst|rom~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~28 (
// Equation(s):
// \memoriaInst|rom~28_combout  = (\PC|q [3] & (\PC|q [2] & (!\PC|q [4] & !\PC|q [5]))) # (!\PC|q [3] & (\PC|q [5] & (\PC|q [2] $ (!\PC|q [4]))))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\PC|q [4]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~28_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~28 .lut_mask = 16'h2108;
defparam \memoriaInst|rom~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~30 (
// Equation(s):
// \memoriaInst|rom~30_combout  = (\PC|q [6] & (((\PC|q [7])))) # (!\PC|q [6] & ((\PC|q [7] & (\memoriaInst|rom~28_combout )) # (!\PC|q [7] & ((\memoriaInst|rom~29_combout )))))

	.dataa(\PC|q [6]),
	.datab(\memoriaInst|rom~28_combout ),
	.datac(\PC|q [7]),
	.datad(\memoriaInst|rom~29_combout ),
	.cin(gnd),
	.combout(\memoriaInst|rom~30_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~30 .lut_mask = 16'hE5E0;
defparam \memoriaInst|rom~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~31 (
// Equation(s):
// \memoriaInst|rom~31_combout  = (\PC|q [6] & ((\memoriaInst|rom~30_combout  & ((\memoriaInst|rom~22_combout ))) # (!\memoriaInst|rom~30_combout  & (\memoriaInst|rom~27_combout )))) # (!\PC|q [6] & (((\memoriaInst|rom~30_combout ))))

	.dataa(\memoriaInst|rom~27_combout ),
	.datab(\PC|q [6]),
	.datac(\memoriaInst|rom~30_combout ),
	.datad(\memoriaInst|rom~22_combout ),
	.cin(gnd),
	.combout(\memoriaInst|rom~31_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~31 .lut_mask = 16'hF838;
defparam \memoriaInst|rom~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~63 (
// Equation(s):
// \memoriaInst|rom~63_combout  = (!\PC|q [8] & (!\PC|q [9] & \memoriaInst|rom~31_combout ))

	.dataa(\PC|q [8]),
	.datab(\PC|q [9]),
	.datac(\memoriaInst|rom~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaInst|rom~63_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~63 .lut_mask = 16'h1010;
defparam \memoriaInst|rom~63 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IF_ID|q[11] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID|q[11] .is_wysiwyg = "true";
defparam \IF_ID|q[11] .power_up = "low";
// synopsys translate_on

dffeas \ID_EX|q[21] (
	.clk(\CLOCK_50~input_o ),
	.d(\IF_ID|q [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[21] .is_wysiwyg = "true";
defparam \ID_EX|q[21] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[33] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[11]~11_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a11 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[34] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[11]~22 (
// Equation(s):
// \regs|saidaB[11]~22_combout  = (\regs|registrador_rtl_1_bypass [34] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [33])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [34] & (\regs|registrador_rtl_1_bypass [33]))

	.dataa(\regs|registrador_rtl_1_bypass [33]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [34]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[11]~22 .lut_mask = 16'hAACA;
defparam \regs|saidaB[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[11]~23 (
// Equation(s):
// \regs|saidaB[11]~23_combout  = (\regs|saidaB[11]~22_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[11]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[11]~23 .lut_mask = 16'h00AA;
defparam \regs|saidaB[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[53] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[11]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [53]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[53] .is_wysiwyg = "true";
defparam \ID_EX|q[53] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[11]~11 (
// Equation(s):
// \mux_Rt_im|Y[11]~11_combout  = (\ID_EX|q [138] & (\ID_EX|q [21])) # (!\ID_EX|q [138] & ((\ID_EX|q [53])))

	.dataa(\ID_EX|q [21]),
	.datab(\ID_EX|q [53]),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[11]~11 .lut_mask = 16'hAACC;
defparam \mux_Rt_im|Y[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[10]~10 (
// Equation(s):
// \ula|full_adder|c_out[10]~10_combout  = (\ula|full_adder|c_out[9]~9_combout  & ((\ID_EX|q [84]) # ((!\ID_EX|q [138] & \ID_EX|q [52])))) # (!\ula|full_adder|c_out[9]~9_combout  & (!\ID_EX|q [138] & (\ID_EX|q [52] & \ID_EX|q [84])))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [52]),
	.datac(\ula|full_adder|c_out[9]~9_combout ),
	.datad(\ID_EX|q [84]),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[10]~10 .lut_mask = 16'hF440;
defparam \ula|full_adder|c_out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux20~0 (
// Equation(s):
// \ula|mux4|Mux20~0_combout  = (\ID_EX|q [138] & (\ID_EX|q [85] $ (\mux_Rt_im|Y[11]~11_combout  $ (\ula|full_adder|c_out[10]~10_combout ))))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [85]),
	.datac(\mux_Rt_im|Y[11]~11_combout ),
	.datad(\ula|full_adder|c_out[10]~10_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux20~0 .lut_mask = 16'h8228;
defparam \ula|mux4|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux20~1 (
// Equation(s):
// \ula|mux4|Mux20~1_combout  = (\ula|mux4|Mux20~0_combout ) # ((\ID_EX|q [85] & (\ID_EX|q [53] & !\ID_EX|q [138])))

	.dataa(\ula|mux4|Mux20~0_combout ),
	.datab(\ID_EX|q [85]),
	.datac(\ID_EX|q [53]),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\ula|mux4|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux20~1 .lut_mask = 16'hAAEA;
defparam \ula|mux4|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[48] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [48]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[48] .is_wysiwyg = "true";
defparam \EX_MEM|q[48] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[16] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [48]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[16] .is_wysiwyg = "true";
defparam \MEM_WB|q[16] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[16] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [53]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[16] .is_wysiwyg = "true";
defparam \EX_MEM|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [16]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[35] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[36] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~50 (
// Equation(s):
// \memoriaDados|ram~50_combout  = (\memoriaDados|ram_rtl_0_bypass [36] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a11~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [36] & ((\memoriaDados|ram_rtl_0_bypass [35])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [35]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [36]),
	.cin(gnd),
	.combout(\memoriaDados|ram~50_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~50 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~50 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[48] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [48]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[48] .is_wysiwyg = "true";
defparam \MEM_WB|q[48] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[11]~11 (
// Equation(s):
// \mux_ULA|Y[11]~11_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [16])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [48])))

	.dataa(\MEM_WB|q [16]),
	.datab(\MEM_WB|q [48]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[11]~11 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[35] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[12]~12_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[36] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[12]~24 (
// Equation(s):
// \regs|saidaA[12]~24_combout  = (\regs|registrador_rtl_0_bypass [36] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [35])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [36] & (\regs|registrador_rtl_0_bypass [35]))

	.dataa(\regs|registrador_rtl_0_bypass [35]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [36]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[12]~24 .lut_mask = 16'hAACA;
defparam \regs|saidaA[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[12]~25 (
// Equation(s):
// \regs|saidaA[12]~25_combout  = (\regs|saidaA[12]~24_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[12]~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[12]~25 .lut_mask = 16'h00AA;
defparam \regs|saidaA[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[86] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[12]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [86]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[86] .is_wysiwyg = "true";
defparam \ID_EX|q[86] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~33 (
// Equation(s):
// \memoriaInst|rom~33_combout  = (\PC|q [3] & (\PC|q [5] & (\memoriaInst|rom~24_combout  & \memoriaInst|rom~32_combout )))

	.dataa(\PC|q [3]),
	.datab(\PC|q [5]),
	.datac(\memoriaInst|rom~24_combout ),
	.datad(\memoriaInst|rom~32_combout ),
	.cin(gnd),
	.combout(\memoriaInst|rom~33_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~33 .lut_mask = 16'h8000;
defparam \memoriaInst|rom~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IF_ID|q[12] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID|q[12] .is_wysiwyg = "true";
defparam \IF_ID|q[12] .power_up = "low";
// synopsys translate_on

dffeas \ID_EX|q[22] (
	.clk(\CLOCK_50~input_o ),
	.d(\IF_ID|q [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[22] .is_wysiwyg = "true";
defparam \ID_EX|q[22] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[35] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[12]~12_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a12 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[36] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[12]~24 (
// Equation(s):
// \regs|saidaB[12]~24_combout  = (\regs|registrador_rtl_1_bypass [36] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [35])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [36] & (\regs|registrador_rtl_1_bypass [35]))

	.dataa(\regs|registrador_rtl_1_bypass [35]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [36]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[12]~24 .lut_mask = 16'hAACA;
defparam \regs|saidaB[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[12]~25 (
// Equation(s):
// \regs|saidaB[12]~25_combout  = (\regs|saidaB[12]~24_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[12]~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[12]~25 .lut_mask = 16'h00AA;
defparam \regs|saidaB[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[54] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[12]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [54]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[54] .is_wysiwyg = "true";
defparam \ID_EX|q[54] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[12]~12 (
// Equation(s):
// \mux_Rt_im|Y[12]~12_combout  = (\ID_EX|q [138] & (\ID_EX|q [22])) # (!\ID_EX|q [138] & ((\ID_EX|q [54])))

	.dataa(\ID_EX|q [22]),
	.datab(\ID_EX|q [54]),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[12]~12 .lut_mask = 16'hAACC;
defparam \mux_Rt_im|Y[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[11]~11 (
// Equation(s):
// \ula|full_adder|c_out[11]~11_combout  = (\ID_EX|q [85] & \ula|full_adder|c_out[10]~10_combout )

	.dataa(\ID_EX|q [85]),
	.datab(\ula|full_adder|c_out[10]~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[11]~11 .lut_mask = 16'h8888;
defparam \ula|full_adder|c_out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[11]~12 (
// Equation(s):
// \ula|full_adder|c_out[11]~12_combout  = (\mux_Rt_im|Y[11]~11_combout  & ((\ID_EX|q [85]) # (\ula|full_adder|c_out[10]~10_combout )))

	.dataa(\mux_Rt_im|Y[11]~11_combout ),
	.datab(\ID_EX|q [85]),
	.datac(\ula|full_adder|c_out[10]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[11]~12 .lut_mask = 16'hA8A8;
defparam \ula|full_adder|c_out[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|result[12] (
// Equation(s):
// \ula|full_adder|result [12] = \ID_EX|q [86] $ (\mux_Rt_im|Y[12]~12_combout  $ (((\ula|full_adder|c_out[11]~11_combout ) # (\ula|full_adder|c_out[11]~12_combout ))))

	.dataa(\ID_EX|q [86]),
	.datab(\mux_Rt_im|Y[12]~12_combout ),
	.datac(\ula|full_adder|c_out[11]~11_combout ),
	.datad(\ula|full_adder|c_out[11]~12_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|result [12]),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|result[12] .lut_mask = 16'h9996;
defparam \ula|full_adder|result[12] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux19~0 (
// Equation(s):
// \ula|mux4|Mux19~0_combout  = (\ID_EX|q [138] & (\ula|full_adder|result [12])) # (!\ID_EX|q [138] & (((\ID_EX|q [86] & \ID_EX|q [54]))))

	.dataa(\ula|full_adder|result [12]),
	.datab(\ID_EX|q [86]),
	.datac(\ID_EX|q [54]),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\ula|mux4|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux19~0 .lut_mask = 16'hAAC0;
defparam \ula|mux4|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[49] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [49]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[49] .is_wysiwyg = "true";
defparam \EX_MEM|q[49] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[17] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [49]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[17] .is_wysiwyg = "true";
defparam \MEM_WB|q[17] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[17] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [54]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[17] .is_wysiwyg = "true";
defparam \EX_MEM|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [17]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[37] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[38] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~51 (
// Equation(s):
// \memoriaDados|ram~51_combout  = (\memoriaDados|ram_rtl_0_bypass [38] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a12~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [38] & ((\memoriaDados|ram_rtl_0_bypass [37])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [37]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [38]),
	.cin(gnd),
	.combout(\memoriaDados|ram~51_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~51 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[49] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [49]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[49] .is_wysiwyg = "true";
defparam \MEM_WB|q[49] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[12]~12 (
// Equation(s):
// \mux_ULA|Y[12]~12_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [17])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [49])))

	.dataa(\MEM_WB|q [17]),
	.datab(\MEM_WB|q [49]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[12]~12 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[37] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[13]~13_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a13 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[38] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[13]~26 (
// Equation(s):
// \regs|saidaB[13]~26_combout  = (\regs|registrador_rtl_1_bypass [38] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [37])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [38] & (\regs|registrador_rtl_1_bypass [37]))

	.dataa(\regs|registrador_rtl_1_bypass [37]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [38]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[13]~26 .lut_mask = 16'hAACA;
defparam \regs|saidaB[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[13]~27 (
// Equation(s):
// \regs|saidaB[13]~27_combout  = (\regs|saidaB[13]~26_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[13]~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[13]~27 .lut_mask = 16'h00AA;
defparam \regs|saidaB[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[55] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[13]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [55]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[55] .is_wysiwyg = "true";
defparam \ID_EX|q[55] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[37] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[13]~13_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[38] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[13]~26 (
// Equation(s):
// \regs|saidaA[13]~26_combout  = (\regs|registrador_rtl_0_bypass [38] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [37])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [38] & (\regs|registrador_rtl_0_bypass [37]))

	.dataa(\regs|registrador_rtl_0_bypass [37]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [38]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[13]~26 .lut_mask = 16'hAACA;
defparam \regs|saidaA[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[13]~27 (
// Equation(s):
// \regs|saidaA[13]~27_combout  = (\regs|saidaA[13]~26_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[13]~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[13]~27 .lut_mask = 16'h00AA;
defparam \regs|saidaA[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[87] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[13]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [87]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[87] .is_wysiwyg = "true";
defparam \ID_EX|q[87] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[12]~13 (
// Equation(s):
// \ula|full_adder|c_out[12]~13_combout  = (\ID_EX|q [86] & ((\ula|full_adder|c_out[11]~11_combout ) # ((\ula|full_adder|c_out[11]~12_combout ) # (\mux_Rt_im|Y[12]~12_combout )))) # (!\ID_EX|q [86] & (\mux_Rt_im|Y[12]~12_combout  & 
// ((\ula|full_adder|c_out[11]~11_combout ) # (\ula|full_adder|c_out[11]~12_combout ))))

	.dataa(\ula|full_adder|c_out[11]~11_combout ),
	.datab(\ula|full_adder|c_out[11]~12_combout ),
	.datac(\ID_EX|q [86]),
	.datad(\mux_Rt_im|Y[12]~12_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[12]~13 .lut_mask = 16'hFEE0;
defparam \ula|full_adder|c_out[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux18~0 (
// Equation(s):
// \ula|mux4|Mux18~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [87] $ (\ula|full_adder|c_out[12]~13_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [55] & (\ID_EX|q [87])))

	.dataa(\ID_EX|q [55]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [87]),
	.datad(\ula|full_adder|c_out[12]~13_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux18~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[50] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [50]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[50] .is_wysiwyg = "true";
defparam \EX_MEM|q[50] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[18] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [50]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[18] .is_wysiwyg = "true";
defparam \MEM_WB|q[18] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[18] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [55]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[18] .is_wysiwyg = "true";
defparam \EX_MEM|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [18]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[39] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[40] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~52 (
// Equation(s):
// \memoriaDados|ram~52_combout  = (\memoriaDados|ram_rtl_0_bypass [40] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a13~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [40] & ((\memoriaDados|ram_rtl_0_bypass [39])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [39]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [40]),
	.cin(gnd),
	.combout(\memoriaDados|ram~52_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~52 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~52 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[50] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [50]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[50] .is_wysiwyg = "true";
defparam \MEM_WB|q[50] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[13]~13 (
// Equation(s):
// \mux_ULA|Y[13]~13_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [18])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [50])))

	.dataa(\MEM_WB|q [18]),
	.datab(\MEM_WB|q [50]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[13]~13 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[39] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[14]~14_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[40] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[14]~28 (
// Equation(s):
// \regs|saidaA[14]~28_combout  = (\regs|registrador_rtl_0_bypass [40] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [39])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [40] & (\regs|registrador_rtl_0_bypass [39]))

	.dataa(\regs|registrador_rtl_0_bypass [39]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [40]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[14]~28 .lut_mask = 16'hAACA;
defparam \regs|saidaA[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[14]~29 (
// Equation(s):
// \regs|saidaA[14]~29_combout  = (\regs|saidaA[14]~28_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[14]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[14]~29 .lut_mask = 16'h00AA;
defparam \regs|saidaA[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[88] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[14]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [88]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[88] .is_wysiwyg = "true";
defparam \ID_EX|q[88] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~34 (
// Equation(s):
// \memoriaInst|rom~34_combout  = (\PC|q [3] & (\PC|q [5] & (\PC|q [2] & \PC|q [4])))

	.dataa(\PC|q [3]),
	.datab(\PC|q [5]),
	.datac(\PC|q [2]),
	.datad(\PC|q [4]),
	.cin(gnd),
	.combout(\memoriaInst|rom~34_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~34 .lut_mask = 16'h8000;
defparam \memoriaInst|rom~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~35 (
// Equation(s):
// \memoriaInst|rom~35_combout  = (\PC|q [6] & (((\PC|q [7])))) # (!\PC|q [6] & ((\PC|q [7] & (\memoriaInst|rom~28_combout )) # (!\PC|q [7] & ((\memoriaInst|rom~34_combout )))))

	.dataa(\PC|q [6]),
	.datab(\memoriaInst|rom~28_combout ),
	.datac(\PC|q [7]),
	.datad(\memoriaInst|rom~34_combout ),
	.cin(gnd),
	.combout(\memoriaInst|rom~35_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~35 .lut_mask = 16'hE5E0;
defparam \memoriaInst|rom~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~36 (
// Equation(s):
// \memoriaInst|rom~36_combout  = (\PC|q [6] & ((\memoriaInst|rom~35_combout  & ((\memoriaInst|rom~22_combout ))) # (!\memoriaInst|rom~35_combout  & (\memoriaInst|rom~27_combout )))) # (!\PC|q [6] & (((\memoriaInst|rom~35_combout ))))

	.dataa(\memoriaInst|rom~27_combout ),
	.datab(\PC|q [6]),
	.datac(\memoriaInst|rom~35_combout ),
	.datad(\memoriaInst|rom~22_combout ),
	.cin(gnd),
	.combout(\memoriaInst|rom~36_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~36 .lut_mask = 16'hF838;
defparam \memoriaInst|rom~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~64 (
// Equation(s):
// \memoriaInst|rom~64_combout  = (!\PC|q [8] & (!\PC|q [9] & \memoriaInst|rom~36_combout ))

	.dataa(\PC|q [8]),
	.datab(\PC|q [9]),
	.datac(\memoriaInst|rom~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaInst|rom~64_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~64 .lut_mask = 16'h1010;
defparam \memoriaInst|rom~64 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IF_ID|q[14] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID|q[14] .is_wysiwyg = "true";
defparam \IF_ID|q[14] .power_up = "low";
// synopsys translate_on

dffeas \ID_EX|q[24] (
	.clk(\CLOCK_50~input_o ),
	.d(\IF_ID|q [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[24] .is_wysiwyg = "true";
defparam \ID_EX|q[24] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[39] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[14]~14_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a14 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[40] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[14]~28 (
// Equation(s):
// \regs|saidaB[14]~28_combout  = (\regs|registrador_rtl_1_bypass [40] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [39])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [40] & (\regs|registrador_rtl_1_bypass [39]))

	.dataa(\regs|registrador_rtl_1_bypass [39]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [40]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[14]~28 .lut_mask = 16'hAACA;
defparam \regs|saidaB[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[14]~29 (
// Equation(s):
// \regs|saidaB[14]~29_combout  = (\regs|saidaB[14]~28_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[14]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[14]~29 .lut_mask = 16'h00AA;
defparam \regs|saidaB[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[56] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[14]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [56]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[56] .is_wysiwyg = "true";
defparam \ID_EX|q[56] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[14]~14 (
// Equation(s):
// \mux_Rt_im|Y[14]~14_combout  = (\ID_EX|q [138] & (\ID_EX|q [24])) # (!\ID_EX|q [138] & ((\ID_EX|q [56])))

	.dataa(\ID_EX|q [24]),
	.datab(\ID_EX|q [56]),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[14]~14 .lut_mask = 16'hAACC;
defparam \mux_Rt_im|Y[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[13]~14 (
// Equation(s):
// \ula|full_adder|c_out[13]~14_combout  = (\ID_EX|q [86] & ((\mux_Rt_im|Y[12]~12_combout ) # ((\ula|full_adder|c_out[11]~11_combout ) # (\ula|full_adder|c_out[11]~12_combout )))) # (!\ID_EX|q [86] & (\mux_Rt_im|Y[12]~12_combout  & 
// ((\ula|full_adder|c_out[11]~11_combout ) # (\ula|full_adder|c_out[11]~12_combout ))))

	.dataa(\ID_EX|q [86]),
	.datab(\mux_Rt_im|Y[12]~12_combout ),
	.datac(\ula|full_adder|c_out[11]~11_combout ),
	.datad(\ula|full_adder|c_out[11]~12_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[13]~14 .lut_mask = 16'hEEE8;
defparam \ula|full_adder|c_out[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[13]~15 (
// Equation(s):
// \ula|full_adder|c_out[13]~15_combout  = (\ID_EX|q [87] & ((\ula|full_adder|c_out[13]~14_combout ) # ((!\ID_EX|q [138] & \ID_EX|q [55])))) # (!\ID_EX|q [87] & (!\ID_EX|q [138] & (\ID_EX|q [55] & \ula|full_adder|c_out[13]~14_combout )))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [55]),
	.datac(\ID_EX|q [87]),
	.datad(\ula|full_adder|c_out[13]~14_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[13]~15 .lut_mask = 16'hF440;
defparam \ula|full_adder|c_out[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux17~0 (
// Equation(s):
// \ula|mux4|Mux17~0_combout  = (\ID_EX|q [138] & (\ID_EX|q [88] $ (\mux_Rt_im|Y[14]~14_combout  $ (\ula|full_adder|c_out[13]~15_combout ))))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [88]),
	.datac(\mux_Rt_im|Y[14]~14_combout ),
	.datad(\ula|full_adder|c_out[13]~15_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux17~0 .lut_mask = 16'h8228;
defparam \ula|mux4|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux17~1 (
// Equation(s):
// \ula|mux4|Mux17~1_combout  = (\ula|mux4|Mux17~0_combout ) # ((\ID_EX|q [88] & (\ID_EX|q [56] & !\ID_EX|q [138])))

	.dataa(\ula|mux4|Mux17~0_combout ),
	.datab(\ID_EX|q [88]),
	.datac(\ID_EX|q [56]),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\ula|mux4|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux17~1 .lut_mask = 16'hAAEA;
defparam \ula|mux4|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[51] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [51]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[51] .is_wysiwyg = "true";
defparam \EX_MEM|q[51] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[19] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [51]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[19] .is_wysiwyg = "true";
defparam \MEM_WB|q[19] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[19] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [56]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[19] .is_wysiwyg = "true";
defparam \EX_MEM|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [19]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[41] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[42] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~53 (
// Equation(s):
// \memoriaDados|ram~53_combout  = (\memoriaDados|ram_rtl_0_bypass [42] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a14~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [42] & ((\memoriaDados|ram_rtl_0_bypass [41])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [41]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [42]),
	.cin(gnd),
	.combout(\memoriaDados|ram~53_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~53 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~53 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[51] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [51]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[51] .is_wysiwyg = "true";
defparam \MEM_WB|q[51] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[14]~14 (
// Equation(s):
// \mux_ULA|Y[14]~14_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [19])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [51])))

	.dataa(\MEM_WB|q [19]),
	.datab(\MEM_WB|q [51]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[14]~14 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[41] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[15]~15_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[42] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[15]~30 (
// Equation(s):
// \regs|saidaA[15]~30_combout  = (\regs|registrador_rtl_0_bypass [42] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [41])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [42] & (\regs|registrador_rtl_0_bypass [41]))

	.dataa(\regs|registrador_rtl_0_bypass [41]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [42]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[15]~30 .lut_mask = 16'hAACA;
defparam \regs|saidaA[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[15]~31 (
// Equation(s):
// \regs|saidaA[15]~31_combout  = (\regs|saidaA[15]~30_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[15]~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[15]~31 .lut_mask = 16'h00AA;
defparam \regs|saidaA[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[89] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[15]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [89]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[89] .is_wysiwyg = "true";
defparam \ID_EX|q[89] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~37 (
// Equation(s):
// \memoriaInst|rom~37_combout  = (\memoriaInst|rom~16_combout  & (\memoriaInst|rom~32_combout  & (!\PC|q [3] & !\PC|q [5])))

	.dataa(\memoriaInst|rom~16_combout ),
	.datab(\memoriaInst|rom~32_combout ),
	.datac(\PC|q [3]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~37_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~37 .lut_mask = 16'h0008;
defparam \memoriaInst|rom~37 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IF_ID|q[15] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaInst|rom~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IF_ID|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IF_ID|q[15] .is_wysiwyg = "true";
defparam \IF_ID|q[15] .power_up = "low";
// synopsys translate_on

dffeas \ID_EX|q[25] (
	.clk(\CLOCK_50~input_o ),
	.d(\IF_ID|q [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[25] .is_wysiwyg = "true";
defparam \ID_EX|q[25] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[41] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[15]~15_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a15 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[42] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[15]~30 (
// Equation(s):
// \regs|saidaB[15]~30_combout  = (\regs|registrador_rtl_1_bypass [42] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [41])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [42] & (\regs|registrador_rtl_1_bypass [41]))

	.dataa(\regs|registrador_rtl_1_bypass [41]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [42]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[15]~30 .lut_mask = 16'hAACA;
defparam \regs|saidaB[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[15]~31 (
// Equation(s):
// \regs|saidaB[15]~31_combout  = (\regs|saidaB[15]~30_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[15]~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[15]~31 .lut_mask = 16'h00AA;
defparam \regs|saidaB[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[57] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[15]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [57]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[57] .is_wysiwyg = "true";
defparam \ID_EX|q[57] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[15]~15 (
// Equation(s):
// \mux_Rt_im|Y[15]~15_combout  = (\ID_EX|q [138] & (\ID_EX|q [25])) # (!\ID_EX|q [138] & ((\ID_EX|q [57])))

	.dataa(\ID_EX|q [25]),
	.datab(\ID_EX|q [57]),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[15]~15 .lut_mask = 16'hAACC;
defparam \mux_Rt_im|Y[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[14]~16 (
// Equation(s):
// \ula|full_adder|c_out[14]~16_combout  = (\ID_EX|q [88] & \ula|full_adder|c_out[13]~15_combout )

	.dataa(\ID_EX|q [88]),
	.datab(\ula|full_adder|c_out[13]~15_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[14]~16 .lut_mask = 16'h8888;
defparam \ula|full_adder|c_out[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[14]~17 (
// Equation(s):
// \ula|full_adder|c_out[14]~17_combout  = (\mux_Rt_im|Y[14]~14_combout  & ((\ID_EX|q [88]) # (\ula|full_adder|c_out[13]~15_combout )))

	.dataa(\mux_Rt_im|Y[14]~14_combout ),
	.datab(\ID_EX|q [88]),
	.datac(\ula|full_adder|c_out[13]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[14]~17 .lut_mask = 16'hA8A8;
defparam \ula|full_adder|c_out[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|result[15] (
// Equation(s):
// \ula|full_adder|result [15] = \ID_EX|q [89] $ (\mux_Rt_im|Y[15]~15_combout  $ (((\ula|full_adder|c_out[14]~16_combout ) # (\ula|full_adder|c_out[14]~17_combout ))))

	.dataa(\ID_EX|q [89]),
	.datab(\mux_Rt_im|Y[15]~15_combout ),
	.datac(\ula|full_adder|c_out[14]~16_combout ),
	.datad(\ula|full_adder|c_out[14]~17_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|result [15]),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|result[15] .lut_mask = 16'h9996;
defparam \ula|full_adder|result[15] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux16~0 (
// Equation(s):
// \ula|mux4|Mux16~0_combout  = (\ID_EX|q [138] & (\ula|full_adder|result [15])) # (!\ID_EX|q [138] & (((\ID_EX|q [89] & \ID_EX|q [57]))))

	.dataa(\ula|full_adder|result [15]),
	.datab(\ID_EX|q [89]),
	.datac(\ID_EX|q [57]),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\ula|mux4|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux16~0 .lut_mask = 16'hAAC0;
defparam \ula|mux4|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[52] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [52]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[52] .is_wysiwyg = "true";
defparam \EX_MEM|q[52] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[20] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [52]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[20] .is_wysiwyg = "true";
defparam \MEM_WB|q[20] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[20] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [57]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[20] .is_wysiwyg = "true";
defparam \EX_MEM|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [20]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[43] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[44] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~54 (
// Equation(s):
// \memoriaDados|ram~54_combout  = (\memoriaDados|ram_rtl_0_bypass [44] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a15~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [44] & ((\memoriaDados|ram_rtl_0_bypass [43])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [43]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [44]),
	.cin(gnd),
	.combout(\memoriaDados|ram~54_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~54 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~54 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[52] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [52]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[52] .is_wysiwyg = "true";
defparam \MEM_WB|q[52] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[15]~15 (
// Equation(s):
// \mux_ULA|Y[15]~15_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [20])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [52])))

	.dataa(\MEM_WB|q [20]),
	.datab(\MEM_WB|q [52]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[15]~15 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[43] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[43] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[43] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[16]~16_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a16 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[44] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[44] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[44] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[16]~32 (
// Equation(s):
// \regs|saidaB[16]~32_combout  = (\regs|registrador_rtl_1_bypass [44] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [43])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [44] & (\regs|registrador_rtl_1_bypass [43]))

	.dataa(\regs|registrador_rtl_1_bypass [43]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [44]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[16]~32 .lut_mask = 16'hAACA;
defparam \regs|saidaB[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[16]~33 (
// Equation(s):
// \regs|saidaB[16]~33_combout  = (\regs|saidaB[16]~32_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[16]~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[16]~33 .lut_mask = 16'h00AA;
defparam \regs|saidaB[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[58] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[16]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [58]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[58] .is_wysiwyg = "true";
defparam \ID_EX|q[58] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[43] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[16]~16_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[44] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[16]~32 (
// Equation(s):
// \regs|saidaA[16]~32_combout  = (\regs|registrador_rtl_0_bypass [44] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [43])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [44] & (\regs|registrador_rtl_0_bypass [43]))

	.dataa(\regs|registrador_rtl_0_bypass [43]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [44]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[16]~32 .lut_mask = 16'hAACA;
defparam \regs|saidaA[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[16]~33 (
// Equation(s):
// \regs|saidaA[16]~33_combout  = (\regs|saidaA[16]~32_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[16]~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[16]~33 .lut_mask = 16'h00AA;
defparam \regs|saidaA[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[90] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[16]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [90]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[90] .is_wysiwyg = "true";
defparam \ID_EX|q[90] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[15]~18 (
// Equation(s):
// \ula|full_adder|c_out[15]~18_combout  = (\ID_EX|q [89] & ((\ula|full_adder|c_out[14]~16_combout ) # ((\ula|full_adder|c_out[14]~17_combout ) # (\mux_Rt_im|Y[15]~15_combout )))) # (!\ID_EX|q [89] & (\mux_Rt_im|Y[15]~15_combout  & 
// ((\ula|full_adder|c_out[14]~16_combout ) # (\ula|full_adder|c_out[14]~17_combout ))))

	.dataa(\ula|full_adder|c_out[14]~16_combout ),
	.datab(\ula|full_adder|c_out[14]~17_combout ),
	.datac(\ID_EX|q [89]),
	.datad(\mux_Rt_im|Y[15]~15_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[15]~18 .lut_mask = 16'hFEE0;
defparam \ula|full_adder|c_out[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux15~0 (
// Equation(s):
// \ula|mux4|Mux15~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [90] $ (\ula|full_adder|c_out[15]~18_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [58] & (\ID_EX|q [90])))

	.dataa(\ID_EX|q [58]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [90]),
	.datad(\ula|full_adder|c_out[15]~18_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux15~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[53] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [53]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[53] .is_wysiwyg = "true";
defparam \EX_MEM|q[53] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[21] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [53]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[21] .is_wysiwyg = "true";
defparam \MEM_WB|q[21] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[21] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [58]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[21] .is_wysiwyg = "true";
defparam \EX_MEM|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [21]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[45] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[46] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~55 (
// Equation(s):
// \memoriaDados|ram~55_combout  = (\memoriaDados|ram_rtl_0_bypass [46] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a16~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [46] & ((\memoriaDados|ram_rtl_0_bypass [45])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [45]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [46]),
	.cin(gnd),
	.combout(\memoriaDados|ram~55_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~55 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~55 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[53] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [53]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[53] .is_wysiwyg = "true";
defparam \MEM_WB|q[53] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[16]~16 (
// Equation(s):
// \mux_ULA|Y[16]~16_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [21])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [53])))

	.dataa(\MEM_WB|q [21]),
	.datab(\MEM_WB|q [53]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[16]~16 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[45] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[45] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[45] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[17]~17_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a17 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[46] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[46] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[46] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[17]~34 (
// Equation(s):
// \regs|saidaB[17]~34_combout  = (\regs|registrador_rtl_1_bypass [46] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [45])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [46] & (\regs|registrador_rtl_1_bypass [45]))

	.dataa(\regs|registrador_rtl_1_bypass [45]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [46]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[17]~34 .lut_mask = 16'hAACA;
defparam \regs|saidaB[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[17]~35 (
// Equation(s):
// \regs|saidaB[17]~35_combout  = (\regs|saidaB[17]~34_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[17]~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[17]~35 .lut_mask = 16'h00AA;
defparam \regs|saidaB[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[59] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[17]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [59]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[59] .is_wysiwyg = "true";
defparam \ID_EX|q[59] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[45] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[17]~17_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[46] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[17]~34 (
// Equation(s):
// \regs|saidaA[17]~34_combout  = (\regs|registrador_rtl_0_bypass [46] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [45])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [46] & (\regs|registrador_rtl_0_bypass [45]))

	.dataa(\regs|registrador_rtl_0_bypass [45]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [46]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[17]~34 .lut_mask = 16'hAACA;
defparam \regs|saidaA[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[17]~35 (
// Equation(s):
// \regs|saidaA[17]~35_combout  = (\regs|saidaA[17]~34_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[17]~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[17]~35 .lut_mask = 16'h00AA;
defparam \regs|saidaA[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[91] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[17]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [91]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[91] .is_wysiwyg = "true";
defparam \ID_EX|q[91] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[16]~19 (
// Equation(s):
// \ula|full_adder|c_out[16]~19_combout  = (\ula|full_adder|c_out[15]~18_combout  & ((\ID_EX|q [90]) # ((!\ID_EX|q [138] & \ID_EX|q [58])))) # (!\ula|full_adder|c_out[15]~18_combout  & (!\ID_EX|q [138] & (\ID_EX|q [58] & \ID_EX|q [90])))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [58]),
	.datac(\ula|full_adder|c_out[15]~18_combout ),
	.datad(\ID_EX|q [90]),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[16]~19 .lut_mask = 16'hF440;
defparam \ula|full_adder|c_out[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux14~0 (
// Equation(s):
// \ula|mux4|Mux14~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [91] $ (\ula|full_adder|c_out[16]~19_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [59] & (\ID_EX|q [91])))

	.dataa(\ID_EX|q [59]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [91]),
	.datad(\ula|full_adder|c_out[16]~19_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux14~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[54] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [54]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[54] .is_wysiwyg = "true";
defparam \EX_MEM|q[54] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[22] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [54]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[22] .is_wysiwyg = "true";
defparam \MEM_WB|q[22] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[22] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [59]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[22] .is_wysiwyg = "true";
defparam \EX_MEM|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [22]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[47] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[48] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~56 (
// Equation(s):
// \memoriaDados|ram~56_combout  = (\memoriaDados|ram_rtl_0_bypass [48] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a17~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [48] & ((\memoriaDados|ram_rtl_0_bypass [47])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [47]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [48]),
	.cin(gnd),
	.combout(\memoriaDados|ram~56_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~56 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~56 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[54] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [54]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[54] .is_wysiwyg = "true";
defparam \MEM_WB|q[54] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[17]~17 (
// Equation(s):
// \mux_ULA|Y[17]~17_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [22])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [54])))

	.dataa(\MEM_WB|q [22]),
	.datab(\MEM_WB|q [54]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[17]~17 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[47] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[47] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[47] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[18]~18_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a18 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[48] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[48] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[48] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[18]~36 (
// Equation(s):
// \regs|saidaB[18]~36_combout  = (\regs|registrador_rtl_1_bypass [48] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [47])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [48] & (\regs|registrador_rtl_1_bypass [47]))

	.dataa(\regs|registrador_rtl_1_bypass [47]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [48]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[18]~36 .lut_mask = 16'hAACA;
defparam \regs|saidaB[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[18]~37 (
// Equation(s):
// \regs|saidaB[18]~37_combout  = (\regs|saidaB[18]~36_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[18]~36_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[18]~37 .lut_mask = 16'h00AA;
defparam \regs|saidaB[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[60] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[18]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [60]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[60] .is_wysiwyg = "true";
defparam \ID_EX|q[60] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[47] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[18]~18_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[48] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[18]~36 (
// Equation(s):
// \regs|saidaA[18]~36_combout  = (\regs|registrador_rtl_0_bypass [48] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [47])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [48] & (\regs|registrador_rtl_0_bypass [47]))

	.dataa(\regs|registrador_rtl_0_bypass [47]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [48]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[18]~36 .lut_mask = 16'hAACA;
defparam \regs|saidaA[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[18]~37 (
// Equation(s):
// \regs|saidaA[18]~37_combout  = (\regs|saidaA[18]~36_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[18]~36_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[18]~37 .lut_mask = 16'h00AA;
defparam \regs|saidaA[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[92] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[18]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [92]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[92] .is_wysiwyg = "true";
defparam \ID_EX|q[92] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[17]~20 (
// Equation(s):
// \ula|full_adder|c_out[17]~20_combout  = (\ula|full_adder|c_out[16]~19_combout  & ((\ID_EX|q [91]) # ((!\ID_EX|q [138] & \ID_EX|q [59])))) # (!\ula|full_adder|c_out[16]~19_combout  & (!\ID_EX|q [138] & (\ID_EX|q [59] & \ID_EX|q [91])))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [59]),
	.datac(\ula|full_adder|c_out[16]~19_combout ),
	.datad(\ID_EX|q [91]),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[17]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[17]~20 .lut_mask = 16'hF440;
defparam \ula|full_adder|c_out[17]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux13~0 (
// Equation(s):
// \ula|mux4|Mux13~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [92] $ (\ula|full_adder|c_out[17]~20_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [60] & (\ID_EX|q [92])))

	.dataa(\ID_EX|q [60]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [92]),
	.datad(\ula|full_adder|c_out[17]~20_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux13~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[55] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [55]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[55] .is_wysiwyg = "true";
defparam \EX_MEM|q[55] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[23] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [55]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[23] .is_wysiwyg = "true";
defparam \MEM_WB|q[23] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[23] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [60]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[23] .is_wysiwyg = "true";
defparam \EX_MEM|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [23]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[49] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[50] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~57 (
// Equation(s):
// \memoriaDados|ram~57_combout  = (\memoriaDados|ram_rtl_0_bypass [50] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [50] & ((\memoriaDados|ram_rtl_0_bypass [49])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [49]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [50]),
	.cin(gnd),
	.combout(\memoriaDados|ram~57_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~57 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~57 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[55] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [55]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[55] .is_wysiwyg = "true";
defparam \MEM_WB|q[55] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[18]~18 (
// Equation(s):
// \mux_ULA|Y[18]~18_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [23])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [55])))

	.dataa(\MEM_WB|q [23]),
	.datab(\MEM_WB|q [55]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[18]~18 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[49] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[49] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[49] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[19]~19_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a19 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[50] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[50] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[50] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[19]~38 (
// Equation(s):
// \regs|saidaB[19]~38_combout  = (\regs|registrador_rtl_1_bypass [50] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [49])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [50] & (\regs|registrador_rtl_1_bypass [49]))

	.dataa(\regs|registrador_rtl_1_bypass [49]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [50]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[19]~38 .lut_mask = 16'hAACA;
defparam \regs|saidaB[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[19]~39 (
// Equation(s):
// \regs|saidaB[19]~39_combout  = (\regs|saidaB[19]~38_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[19]~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[19]~39 .lut_mask = 16'h00AA;
defparam \regs|saidaB[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[61] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[19]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [61]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[61] .is_wysiwyg = "true";
defparam \ID_EX|q[61] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[49] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[19]~19_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[50] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[19]~38 (
// Equation(s):
// \regs|saidaA[19]~38_combout  = (\regs|registrador_rtl_0_bypass [50] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [49])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [50] & (\regs|registrador_rtl_0_bypass [49]))

	.dataa(\regs|registrador_rtl_0_bypass [49]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [50]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[19]~38 .lut_mask = 16'hAACA;
defparam \regs|saidaA[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[19]~39 (
// Equation(s):
// \regs|saidaA[19]~39_combout  = (\regs|saidaA[19]~38_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[19]~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[19]~39 .lut_mask = 16'h00AA;
defparam \regs|saidaA[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[93] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[19]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [93]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[93] .is_wysiwyg = "true";
defparam \ID_EX|q[93] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[18]~21 (
// Equation(s):
// \ula|full_adder|c_out[18]~21_combout  = (\ula|full_adder|c_out[17]~20_combout  & ((\ID_EX|q [92]) # ((!\ID_EX|q [138] & \ID_EX|q [60])))) # (!\ula|full_adder|c_out[17]~20_combout  & (!\ID_EX|q [138] & (\ID_EX|q [60] & \ID_EX|q [92])))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [60]),
	.datac(\ula|full_adder|c_out[17]~20_combout ),
	.datad(\ID_EX|q [92]),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[18]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[18]~21 .lut_mask = 16'hF440;
defparam \ula|full_adder|c_out[18]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux12~0 (
// Equation(s):
// \ula|mux4|Mux12~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [93] $ (\ula|full_adder|c_out[18]~21_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [61] & (\ID_EX|q [93])))

	.dataa(\ID_EX|q [61]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [93]),
	.datad(\ula|full_adder|c_out[18]~21_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux12~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[56] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [56]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[56] .is_wysiwyg = "true";
defparam \EX_MEM|q[56] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[24] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [56]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[24] .is_wysiwyg = "true";
defparam \MEM_WB|q[24] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[24] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [61]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[24] .is_wysiwyg = "true";
defparam \EX_MEM|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [24]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[51] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[52] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~58 (
// Equation(s):
// \memoriaDados|ram~58_combout  = (\memoriaDados|ram_rtl_0_bypass [52] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a19~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [52] & ((\memoriaDados|ram_rtl_0_bypass [51])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [51]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [52]),
	.cin(gnd),
	.combout(\memoriaDados|ram~58_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~58 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~58 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[56] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [56]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[56] .is_wysiwyg = "true";
defparam \MEM_WB|q[56] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[19]~19 (
// Equation(s):
// \mux_ULA|Y[19]~19_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [24])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [56])))

	.dataa(\MEM_WB|q [24]),
	.datab(\MEM_WB|q [56]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[19]~19 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[51] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[51] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[51] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[20]~20_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a20 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[52] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[52] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[52] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[20]~40 (
// Equation(s):
// \regs|saidaB[20]~40_combout  = (\regs|registrador_rtl_1_bypass [52] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [51])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [52] & (\regs|registrador_rtl_1_bypass [51]))

	.dataa(\regs|registrador_rtl_1_bypass [51]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [52]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[20]~40 .lut_mask = 16'hAACA;
defparam \regs|saidaB[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[20]~41 (
// Equation(s):
// \regs|saidaB[20]~41_combout  = (\regs|saidaB[20]~40_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[20]~40_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[20]~41 .lut_mask = 16'h00AA;
defparam \regs|saidaB[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[62] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[20]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [62]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[62] .is_wysiwyg = "true";
defparam \ID_EX|q[62] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[51] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[20]~20_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[52] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[20]~40 (
// Equation(s):
// \regs|saidaA[20]~40_combout  = (\regs|registrador_rtl_0_bypass [52] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [51])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [52] & (\regs|registrador_rtl_0_bypass [51]))

	.dataa(\regs|registrador_rtl_0_bypass [51]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [52]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[20]~40 .lut_mask = 16'hAACA;
defparam \regs|saidaA[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[20]~41 (
// Equation(s):
// \regs|saidaA[20]~41_combout  = (\regs|saidaA[20]~40_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[20]~40_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[20]~41 .lut_mask = 16'h00AA;
defparam \regs|saidaA[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[94] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[20]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [94]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[94] .is_wysiwyg = "true";
defparam \ID_EX|q[94] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[19]~22 (
// Equation(s):
// \ula|full_adder|c_out[19]~22_combout  = (\ula|full_adder|c_out[18]~21_combout  & ((\ID_EX|q [93]) # ((!\ID_EX|q [138] & \ID_EX|q [61])))) # (!\ula|full_adder|c_out[18]~21_combout  & (!\ID_EX|q [138] & (\ID_EX|q [61] & \ID_EX|q [93])))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [61]),
	.datac(\ula|full_adder|c_out[18]~21_combout ),
	.datad(\ID_EX|q [93]),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[19]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[19]~22 .lut_mask = 16'hF440;
defparam \ula|full_adder|c_out[19]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux11~0 (
// Equation(s):
// \ula|mux4|Mux11~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [94] $ (\ula|full_adder|c_out[19]~22_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [62] & (\ID_EX|q [94])))

	.dataa(\ID_EX|q [62]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [94]),
	.datad(\ula|full_adder|c_out[19]~22_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux11~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[57] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [57]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[57] .is_wysiwyg = "true";
defparam \EX_MEM|q[57] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[25] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [57]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[25] .is_wysiwyg = "true";
defparam \MEM_WB|q[25] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[25] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [62]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[25] .is_wysiwyg = "true";
defparam \EX_MEM|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [25]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[53] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[54] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~59 (
// Equation(s):
// \memoriaDados|ram~59_combout  = (\memoriaDados|ram_rtl_0_bypass [54] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [54] & ((\memoriaDados|ram_rtl_0_bypass [53])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [53]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [54]),
	.cin(gnd),
	.combout(\memoriaDados|ram~59_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~59 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[57] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [57]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[57] .is_wysiwyg = "true";
defparam \MEM_WB|q[57] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[20]~20 (
// Equation(s):
// \mux_ULA|Y[20]~20_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [25])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [57])))

	.dataa(\MEM_WB|q [25]),
	.datab(\MEM_WB|q [57]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[20]~20 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[53] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[53] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[53] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[21]~21_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a21 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[54] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[54] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[54] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[21]~42 (
// Equation(s):
// \regs|saidaB[21]~42_combout  = (\regs|registrador_rtl_1_bypass [54] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [53])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [54] & (\regs|registrador_rtl_1_bypass [53]))

	.dataa(\regs|registrador_rtl_1_bypass [53]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [54]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[21]~42 .lut_mask = 16'hAACA;
defparam \regs|saidaB[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[21]~43 (
// Equation(s):
// \regs|saidaB[21]~43_combout  = (\regs|saidaB[21]~42_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[21]~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[21]~43 .lut_mask = 16'h00AA;
defparam \regs|saidaB[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[63] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[21]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [63]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[63] .is_wysiwyg = "true";
defparam \ID_EX|q[63] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[53] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[21]~21_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[54] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[21]~42 (
// Equation(s):
// \regs|saidaA[21]~42_combout  = (\regs|registrador_rtl_0_bypass [54] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [53])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [54] & (\regs|registrador_rtl_0_bypass [53]))

	.dataa(\regs|registrador_rtl_0_bypass [53]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [54]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[21]~42 .lut_mask = 16'hAACA;
defparam \regs|saidaA[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[21]~43 (
// Equation(s):
// \regs|saidaA[21]~43_combout  = (\regs|saidaA[21]~42_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[21]~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[21]~43 .lut_mask = 16'h00AA;
defparam \regs|saidaA[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[95] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[21]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [95]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[95] .is_wysiwyg = "true";
defparam \ID_EX|q[95] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[20]~23 (
// Equation(s):
// \ula|full_adder|c_out[20]~23_combout  = (\ula|full_adder|c_out[19]~22_combout  & ((\ID_EX|q [94]) # ((!\ID_EX|q [138] & \ID_EX|q [62])))) # (!\ula|full_adder|c_out[19]~22_combout  & (!\ID_EX|q [138] & (\ID_EX|q [62] & \ID_EX|q [94])))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [62]),
	.datac(\ula|full_adder|c_out[19]~22_combout ),
	.datad(\ID_EX|q [94]),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[20]~23 .lut_mask = 16'hF440;
defparam \ula|full_adder|c_out[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux10~0 (
// Equation(s):
// \ula|mux4|Mux10~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [95] $ (\ula|full_adder|c_out[20]~23_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [63] & (\ID_EX|q [95])))

	.dataa(\ID_EX|q [63]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [95]),
	.datad(\ula|full_adder|c_out[20]~23_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux10~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[58] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [58]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[58] .is_wysiwyg = "true";
defparam \EX_MEM|q[58] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[26] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [58]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[26] .is_wysiwyg = "true";
defparam \MEM_WB|q[26] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[26] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [63]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[26] .is_wysiwyg = "true";
defparam \EX_MEM|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [26]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[55] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[56] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~60 (
// Equation(s):
// \memoriaDados|ram~60_combout  = (\memoriaDados|ram_rtl_0_bypass [56] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a21~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [56] & ((\memoriaDados|ram_rtl_0_bypass [55])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [55]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [56]),
	.cin(gnd),
	.combout(\memoriaDados|ram~60_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~60 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~60 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[58] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [58]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[58] .is_wysiwyg = "true";
defparam \MEM_WB|q[58] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[21]~21 (
// Equation(s):
// \mux_ULA|Y[21]~21_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [26])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [58])))

	.dataa(\MEM_WB|q [26]),
	.datab(\MEM_WB|q [58]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[21]~21 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[55] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[55] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[55] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[22]~22_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a22 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[56] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[56] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[56] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[22]~44 (
// Equation(s):
// \regs|saidaB[22]~44_combout  = (\regs|registrador_rtl_1_bypass [56] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [55])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [56] & (\regs|registrador_rtl_1_bypass [55]))

	.dataa(\regs|registrador_rtl_1_bypass [55]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [56]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[22]~44 .lut_mask = 16'hAACA;
defparam \regs|saidaB[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[22]~45 (
// Equation(s):
// \regs|saidaB[22]~45_combout  = (\regs|saidaB[22]~44_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[22]~44_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[22]~45 .lut_mask = 16'h00AA;
defparam \regs|saidaB[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[64] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[22]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [64]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[64] .is_wysiwyg = "true";
defparam \ID_EX|q[64] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[55] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[22]~22_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[56] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[22]~44 (
// Equation(s):
// \regs|saidaA[22]~44_combout  = (\regs|registrador_rtl_0_bypass [56] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [55])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [56] & (\regs|registrador_rtl_0_bypass [55]))

	.dataa(\regs|registrador_rtl_0_bypass [55]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [56]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[22]~44 .lut_mask = 16'hAACA;
defparam \regs|saidaA[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[22]~45 (
// Equation(s):
// \regs|saidaA[22]~45_combout  = (\regs|saidaA[22]~44_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[22]~44_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[22]~45 .lut_mask = 16'h00AA;
defparam \regs|saidaA[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[96] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[22]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [96]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[96] .is_wysiwyg = "true";
defparam \ID_EX|q[96] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[21]~24 (
// Equation(s):
// \ula|full_adder|c_out[21]~24_combout  = (\ula|full_adder|c_out[20]~23_combout  & ((\ID_EX|q [95]) # ((!\ID_EX|q [138] & \ID_EX|q [63])))) # (!\ula|full_adder|c_out[20]~23_combout  & (!\ID_EX|q [138] & (\ID_EX|q [63] & \ID_EX|q [95])))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [63]),
	.datac(\ula|full_adder|c_out[20]~23_combout ),
	.datad(\ID_EX|q [95]),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[21]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[21]~24 .lut_mask = 16'hF440;
defparam \ula|full_adder|c_out[21]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux9~0 (
// Equation(s):
// \ula|mux4|Mux9~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [96] $ (\ula|full_adder|c_out[21]~24_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [64] & (\ID_EX|q [96])))

	.dataa(\ID_EX|q [64]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [96]),
	.datad(\ula|full_adder|c_out[21]~24_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux9~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[59] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [59]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[59] .is_wysiwyg = "true";
defparam \EX_MEM|q[59] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[27] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [59]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[27] .is_wysiwyg = "true";
defparam \MEM_WB|q[27] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[27] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [64]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[27] .is_wysiwyg = "true";
defparam \EX_MEM|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [27]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[57] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[58] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~61 (
// Equation(s):
// \memoriaDados|ram~61_combout  = (\memoriaDados|ram_rtl_0_bypass [58] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a22~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [58] & ((\memoriaDados|ram_rtl_0_bypass [57])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [57]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [58]),
	.cin(gnd),
	.combout(\memoriaDados|ram~61_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~61 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~61 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[59] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [59]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[59] .is_wysiwyg = "true";
defparam \MEM_WB|q[59] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[22]~22 (
// Equation(s):
// \mux_ULA|Y[22]~22_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [27])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [59])))

	.dataa(\MEM_WB|q [27]),
	.datab(\MEM_WB|q [59]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[22]~22 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[57] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[57] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[57] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[23]~23_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a23 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[58] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[58] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[58] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[23]~46 (
// Equation(s):
// \regs|saidaB[23]~46_combout  = (\regs|registrador_rtl_1_bypass [58] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [57])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [58] & (\regs|registrador_rtl_1_bypass [57]))

	.dataa(\regs|registrador_rtl_1_bypass [57]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [58]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[23]~46 .lut_mask = 16'hAACA;
defparam \regs|saidaB[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[23]~47 (
// Equation(s):
// \regs|saidaB[23]~47_combout  = (\regs|saidaB[23]~46_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[23]~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[23]~47 .lut_mask = 16'h00AA;
defparam \regs|saidaB[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[65] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[23]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [65]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[65] .is_wysiwyg = "true";
defparam \ID_EX|q[65] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[57] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[23]~23_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[58] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[23]~46 (
// Equation(s):
// \regs|saidaA[23]~46_combout  = (\regs|registrador_rtl_0_bypass [58] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [57])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [58] & (\regs|registrador_rtl_0_bypass [57]))

	.dataa(\regs|registrador_rtl_0_bypass [57]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [58]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[23]~46 .lut_mask = 16'hAACA;
defparam \regs|saidaA[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[23]~47 (
// Equation(s):
// \regs|saidaA[23]~47_combout  = (\regs|saidaA[23]~46_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[23]~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[23]~47 .lut_mask = 16'h00AA;
defparam \regs|saidaA[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[97] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[23]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [97]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[97] .is_wysiwyg = "true";
defparam \ID_EX|q[97] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[22]~25 (
// Equation(s):
// \ula|full_adder|c_out[22]~25_combout  = (\ula|full_adder|c_out[21]~24_combout  & ((\ID_EX|q [96]) # ((!\ID_EX|q [138] & \ID_EX|q [64])))) # (!\ula|full_adder|c_out[21]~24_combout  & (!\ID_EX|q [138] & (\ID_EX|q [64] & \ID_EX|q [96])))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [64]),
	.datac(\ula|full_adder|c_out[21]~24_combout ),
	.datad(\ID_EX|q [96]),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[22]~25 .lut_mask = 16'hF440;
defparam \ula|full_adder|c_out[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux8~0 (
// Equation(s):
// \ula|mux4|Mux8~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [97] $ (\ula|full_adder|c_out[22]~25_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [65] & (\ID_EX|q [97])))

	.dataa(\ID_EX|q [65]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [97]),
	.datad(\ula|full_adder|c_out[22]~25_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux8~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[60] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [60]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[60] .is_wysiwyg = "true";
defparam \EX_MEM|q[60] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[28] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [60]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[28] .is_wysiwyg = "true";
defparam \MEM_WB|q[28] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[28] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [65]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[28] .is_wysiwyg = "true";
defparam \EX_MEM|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [28]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[59] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[60] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~62 (
// Equation(s):
// \memoriaDados|ram~62_combout  = (\memoriaDados|ram_rtl_0_bypass [60] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a23~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [60] & ((\memoriaDados|ram_rtl_0_bypass [59])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [59]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [60]),
	.cin(gnd),
	.combout(\memoriaDados|ram~62_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~62 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~62 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[60] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [60]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[60] .is_wysiwyg = "true";
defparam \MEM_WB|q[60] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[23]~23 (
// Equation(s):
// \mux_ULA|Y[23]~23_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [28])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [60])))

	.dataa(\MEM_WB|q [28]),
	.datab(\MEM_WB|q [60]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[23]~23 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[59] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[59] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[59] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[24]~24_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a24 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[60] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[60] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[60] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[24]~48 (
// Equation(s):
// \regs|saidaB[24]~48_combout  = (\regs|registrador_rtl_1_bypass [60] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [59])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [60] & (\regs|registrador_rtl_1_bypass [59]))

	.dataa(\regs|registrador_rtl_1_bypass [59]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [60]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[24]~48 .lut_mask = 16'hAACA;
defparam \regs|saidaB[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[24]~49 (
// Equation(s):
// \regs|saidaB[24]~49_combout  = (\regs|saidaB[24]~48_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[24]~48_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[24]~49 .lut_mask = 16'h00AA;
defparam \regs|saidaB[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[66] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[24]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [66]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[66] .is_wysiwyg = "true";
defparam \ID_EX|q[66] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[59] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[24]~24_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[60] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[24]~48 (
// Equation(s):
// \regs|saidaA[24]~48_combout  = (\regs|registrador_rtl_0_bypass [60] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [59])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [60] & (\regs|registrador_rtl_0_bypass [59]))

	.dataa(\regs|registrador_rtl_0_bypass [59]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [60]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[24]~48 .lut_mask = 16'hAACA;
defparam \regs|saidaA[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[24]~49 (
// Equation(s):
// \regs|saidaA[24]~49_combout  = (\regs|saidaA[24]~48_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[24]~48_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[24]~49 .lut_mask = 16'h00AA;
defparam \regs|saidaA[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[98] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[24]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [98]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[98] .is_wysiwyg = "true";
defparam \ID_EX|q[98] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[23]~26 (
// Equation(s):
// \ula|full_adder|c_out[23]~26_combout  = (\ula|full_adder|c_out[22]~25_combout  & ((\ID_EX|q [97]) # ((!\ID_EX|q [138] & \ID_EX|q [65])))) # (!\ula|full_adder|c_out[22]~25_combout  & (!\ID_EX|q [138] & (\ID_EX|q [65] & \ID_EX|q [97])))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [65]),
	.datac(\ula|full_adder|c_out[22]~25_combout ),
	.datad(\ID_EX|q [97]),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[23]~26 .lut_mask = 16'hF440;
defparam \ula|full_adder|c_out[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux7~0 (
// Equation(s):
// \ula|mux4|Mux7~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [98] $ (\ula|full_adder|c_out[23]~26_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [66] & (\ID_EX|q [98])))

	.dataa(\ID_EX|q [66]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [98]),
	.datad(\ula|full_adder|c_out[23]~26_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux7~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[61] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [61]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[61] .is_wysiwyg = "true";
defparam \EX_MEM|q[61] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[29] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [61]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[29] .is_wysiwyg = "true";
defparam \MEM_WB|q[29] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[29] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [66]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[29] .is_wysiwyg = "true";
defparam \EX_MEM|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [29]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[61] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[62] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~63 (
// Equation(s):
// \memoriaDados|ram~63_combout  = (\memoriaDados|ram_rtl_0_bypass [62] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a24~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [62] & ((\memoriaDados|ram_rtl_0_bypass [61])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [61]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [62]),
	.cin(gnd),
	.combout(\memoriaDados|ram~63_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~63 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~63 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[61] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [61]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[61] .is_wysiwyg = "true";
defparam \MEM_WB|q[61] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[24]~24 (
// Equation(s):
// \mux_ULA|Y[24]~24_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [29])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [61])))

	.dataa(\MEM_WB|q [29]),
	.datab(\MEM_WB|q [61]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[24]~24 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[61] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[61] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[61] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[25]~25_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a25 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[62] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[62] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[62] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[25]~50 (
// Equation(s):
// \regs|saidaB[25]~50_combout  = (\regs|registrador_rtl_1_bypass [62] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [61])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [62] & (\regs|registrador_rtl_1_bypass [61]))

	.dataa(\regs|registrador_rtl_1_bypass [61]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [62]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[25]~50 .lut_mask = 16'hAACA;
defparam \regs|saidaB[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[25]~51 (
// Equation(s):
// \regs|saidaB[25]~51_combout  = (\regs|saidaB[25]~50_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[25]~50_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[25]~51 .lut_mask = 16'h00AA;
defparam \regs|saidaB[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[67] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[25]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [67]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[67] .is_wysiwyg = "true";
defparam \ID_EX|q[67] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[61] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[25]~25_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[62] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[25]~50 (
// Equation(s):
// \regs|saidaA[25]~50_combout  = (\regs|registrador_rtl_0_bypass [62] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [61])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [62] & (\regs|registrador_rtl_0_bypass [61]))

	.dataa(\regs|registrador_rtl_0_bypass [61]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [62]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[25]~50 .lut_mask = 16'hAACA;
defparam \regs|saidaA[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[25]~51 (
// Equation(s):
// \regs|saidaA[25]~51_combout  = (\regs|saidaA[25]~50_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[25]~50_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[25]~51 .lut_mask = 16'h00AA;
defparam \regs|saidaA[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[99] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[25]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [99]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[99] .is_wysiwyg = "true";
defparam \ID_EX|q[99] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[24]~27 (
// Equation(s):
// \ula|full_adder|c_out[24]~27_combout  = (\ula|full_adder|c_out[23]~26_combout  & ((\ID_EX|q [98]) # ((!\ID_EX|q [138] & \ID_EX|q [66])))) # (!\ula|full_adder|c_out[23]~26_combout  & (!\ID_EX|q [138] & (\ID_EX|q [66] & \ID_EX|q [98])))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [66]),
	.datac(\ula|full_adder|c_out[23]~26_combout ),
	.datad(\ID_EX|q [98]),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[24]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[24]~27 .lut_mask = 16'hF440;
defparam \ula|full_adder|c_out[24]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux6~0 (
// Equation(s):
// \ula|mux4|Mux6~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [99] $ (\ula|full_adder|c_out[24]~27_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [67] & (\ID_EX|q [99])))

	.dataa(\ID_EX|q [67]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [99]),
	.datad(\ula|full_adder|c_out[24]~27_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux6~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[62] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [62]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[62] .is_wysiwyg = "true";
defparam \EX_MEM|q[62] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[30] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [62]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[30] .is_wysiwyg = "true";
defparam \MEM_WB|q[30] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[30] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [67]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[30] .is_wysiwyg = "true";
defparam \EX_MEM|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [30]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[63] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[64] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~64 (
// Equation(s):
// \memoriaDados|ram~64_combout  = (\memoriaDados|ram_rtl_0_bypass [64] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a25~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [64] & ((\memoriaDados|ram_rtl_0_bypass [63])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [63]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [64]),
	.cin(gnd),
	.combout(\memoriaDados|ram~64_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~64 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~64 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[62] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [62]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[62] .is_wysiwyg = "true";
defparam \MEM_WB|q[62] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[25]~25 (
// Equation(s):
// \mux_ULA|Y[25]~25_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [30])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [62])))

	.dataa(\MEM_WB|q [30]),
	.datab(\MEM_WB|q [62]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[25]~25 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[63] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[63] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[63] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[26]~26_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a26 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[64] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[64] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[64] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[26]~52 (
// Equation(s):
// \regs|saidaB[26]~52_combout  = (\regs|registrador_rtl_1_bypass [64] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [63])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [64] & (\regs|registrador_rtl_1_bypass [63]))

	.dataa(\regs|registrador_rtl_1_bypass [63]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [64]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[26]~52 .lut_mask = 16'hAACA;
defparam \regs|saidaB[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[26]~53 (
// Equation(s):
// \regs|saidaB[26]~53_combout  = (\regs|saidaB[26]~52_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[26]~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[26]~53 .lut_mask = 16'h00AA;
defparam \regs|saidaB[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[68] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[26]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [68]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[68] .is_wysiwyg = "true";
defparam \ID_EX|q[68] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[63] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[26]~26_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[64] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[26]~52 (
// Equation(s):
// \regs|saidaA[26]~52_combout  = (\regs|registrador_rtl_0_bypass [64] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [63])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [64] & (\regs|registrador_rtl_0_bypass [63]))

	.dataa(\regs|registrador_rtl_0_bypass [63]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [64]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[26]~52 .lut_mask = 16'hAACA;
defparam \regs|saidaA[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[26]~53 (
// Equation(s):
// \regs|saidaA[26]~53_combout  = (\regs|saidaA[26]~52_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[26]~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[26]~53 .lut_mask = 16'h00AA;
defparam \regs|saidaA[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[100] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[26]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [100]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[100] .is_wysiwyg = "true";
defparam \ID_EX|q[100] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[25]~28 (
// Equation(s):
// \ula|full_adder|c_out[25]~28_combout  = (\ula|full_adder|c_out[24]~27_combout  & ((\ID_EX|q [99]) # ((!\ID_EX|q [138] & \ID_EX|q [67])))) # (!\ula|full_adder|c_out[24]~27_combout  & (!\ID_EX|q [138] & (\ID_EX|q [67] & \ID_EX|q [99])))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [67]),
	.datac(\ula|full_adder|c_out[24]~27_combout ),
	.datad(\ID_EX|q [99]),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[25]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[25]~28 .lut_mask = 16'hF440;
defparam \ula|full_adder|c_out[25]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux5~0 (
// Equation(s):
// \ula|mux4|Mux5~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [100] $ (\ula|full_adder|c_out[25]~28_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [68] & (\ID_EX|q [100])))

	.dataa(\ID_EX|q [68]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [100]),
	.datad(\ula|full_adder|c_out[25]~28_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux5~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[63] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [63]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[63] .is_wysiwyg = "true";
defparam \EX_MEM|q[63] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[31] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [63]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[31] .is_wysiwyg = "true";
defparam \MEM_WB|q[31] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[31] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [68]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[31] .is_wysiwyg = "true";
defparam \EX_MEM|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [31]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[65] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[66] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~65 (
// Equation(s):
// \memoriaDados|ram~65_combout  = (\memoriaDados|ram_rtl_0_bypass [66] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a26~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [66] & ((\memoriaDados|ram_rtl_0_bypass [65])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [65]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [66]),
	.cin(gnd),
	.combout(\memoriaDados|ram~65_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~65 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~65 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[63] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [63]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[63] .is_wysiwyg = "true";
defparam \MEM_WB|q[63] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[26]~26 (
// Equation(s):
// \mux_ULA|Y[26]~26_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [31])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [63])))

	.dataa(\MEM_WB|q [31]),
	.datab(\MEM_WB|q [63]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[26]~26 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[65] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[65] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[65] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[27]~27_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a27 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[66] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[66] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[66] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[27]~54 (
// Equation(s):
// \regs|saidaB[27]~54_combout  = (\regs|registrador_rtl_1_bypass [66] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [65])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [66] & (\regs|registrador_rtl_1_bypass [65]))

	.dataa(\regs|registrador_rtl_1_bypass [65]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [66]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[27]~54 .lut_mask = 16'hAACA;
defparam \regs|saidaB[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[27]~55 (
// Equation(s):
// \regs|saidaB[27]~55_combout  = (\regs|saidaB[27]~54_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[27]~54_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[27]~55 .lut_mask = 16'h00AA;
defparam \regs|saidaB[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[69] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[27]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [69]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[69] .is_wysiwyg = "true";
defparam \ID_EX|q[69] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[65] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[27]~27_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[66] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[27]~54 (
// Equation(s):
// \regs|saidaA[27]~54_combout  = (\regs|registrador_rtl_0_bypass [66] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [65])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [66] & (\regs|registrador_rtl_0_bypass [65]))

	.dataa(\regs|registrador_rtl_0_bypass [65]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [66]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[27]~54 .lut_mask = 16'hAACA;
defparam \regs|saidaA[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[27]~55 (
// Equation(s):
// \regs|saidaA[27]~55_combout  = (\regs|saidaA[27]~54_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[27]~54_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[27]~55 .lut_mask = 16'h00AA;
defparam \regs|saidaA[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[101] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[27]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [101]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[101] .is_wysiwyg = "true";
defparam \ID_EX|q[101] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[26]~29 (
// Equation(s):
// \ula|full_adder|c_out[26]~29_combout  = (\ula|full_adder|c_out[25]~28_combout  & ((\ID_EX|q [100]) # ((!\ID_EX|q [138] & \ID_EX|q [68])))) # (!\ula|full_adder|c_out[25]~28_combout  & (!\ID_EX|q [138] & (\ID_EX|q [68] & \ID_EX|q [100])))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [68]),
	.datac(\ula|full_adder|c_out[25]~28_combout ),
	.datad(\ID_EX|q [100]),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[26]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[26]~29 .lut_mask = 16'hF440;
defparam \ula|full_adder|c_out[26]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux4~0 (
// Equation(s):
// \ula|mux4|Mux4~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [101] $ (\ula|full_adder|c_out[26]~29_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [69] & (\ID_EX|q [101])))

	.dataa(\ID_EX|q [69]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [101]),
	.datad(\ula|full_adder|c_out[26]~29_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux4~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[64] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [64]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[64] .is_wysiwyg = "true";
defparam \EX_MEM|q[64] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[32] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [64]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [32]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[32] .is_wysiwyg = "true";
defparam \MEM_WB|q[32] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[32] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [69]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [32]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[32] .is_wysiwyg = "true";
defparam \EX_MEM|q[32] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [32]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[67] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[68] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~66 (
// Equation(s):
// \memoriaDados|ram~66_combout  = (\memoriaDados|ram_rtl_0_bypass [68] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a27~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [68] & ((\memoriaDados|ram_rtl_0_bypass [67])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [67]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [68]),
	.cin(gnd),
	.combout(\memoriaDados|ram~66_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~66 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~66 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[64] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [64]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[64] .is_wysiwyg = "true";
defparam \MEM_WB|q[64] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[27]~27 (
// Equation(s):
// \mux_ULA|Y[27]~27_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [32])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [64])))

	.dataa(\MEM_WB|q [32]),
	.datab(\MEM_WB|q [64]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[27]~27 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[67] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[67] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[67] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[28]~28_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a28 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[68] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[68] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[68] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[28]~56 (
// Equation(s):
// \regs|saidaB[28]~56_combout  = (\regs|registrador_rtl_1_bypass [68] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [67])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [68] & (\regs|registrador_rtl_1_bypass [67]))

	.dataa(\regs|registrador_rtl_1_bypass [67]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [68]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[28]~56 .lut_mask = 16'hAACA;
defparam \regs|saidaB[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[28]~57 (
// Equation(s):
// \regs|saidaB[28]~57_combout  = (\regs|saidaB[28]~56_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[28]~56_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[28]~57 .lut_mask = 16'h00AA;
defparam \regs|saidaB[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[70] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[28]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [70]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[70] .is_wysiwyg = "true";
defparam \ID_EX|q[70] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[67] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[28]~28_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[68] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[28]~56 (
// Equation(s):
// \regs|saidaA[28]~56_combout  = (\regs|registrador_rtl_0_bypass [68] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [67])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [68] & (\regs|registrador_rtl_0_bypass [67]))

	.dataa(\regs|registrador_rtl_0_bypass [67]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [68]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[28]~56 .lut_mask = 16'hAACA;
defparam \regs|saidaA[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[28]~57 (
// Equation(s):
// \regs|saidaA[28]~57_combout  = (\regs|saidaA[28]~56_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[28]~56_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[28]~57 .lut_mask = 16'h00AA;
defparam \regs|saidaA[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[102] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[28]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [102]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[102] .is_wysiwyg = "true";
defparam \ID_EX|q[102] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[27]~30 (
// Equation(s):
// \ula|full_adder|c_out[27]~30_combout  = (\ula|full_adder|c_out[26]~29_combout  & ((\ID_EX|q [101]) # ((!\ID_EX|q [138] & \ID_EX|q [69])))) # (!\ula|full_adder|c_out[26]~29_combout  & (!\ID_EX|q [138] & (\ID_EX|q [69] & \ID_EX|q [101])))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [69]),
	.datac(\ula|full_adder|c_out[26]~29_combout ),
	.datad(\ID_EX|q [101]),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[27]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[27]~30 .lut_mask = 16'hF440;
defparam \ula|full_adder|c_out[27]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux3~0 (
// Equation(s):
// \ula|mux4|Mux3~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [102] $ (\ula|full_adder|c_out[27]~30_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [70] & (\ID_EX|q [102])))

	.dataa(\ID_EX|q [70]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [102]),
	.datad(\ula|full_adder|c_out[27]~30_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux3~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[65] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [65]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[65] .is_wysiwyg = "true";
defparam \EX_MEM|q[65] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[33] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [65]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [33]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[33] .is_wysiwyg = "true";
defparam \MEM_WB|q[33] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[33] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [70]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [33]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[33] .is_wysiwyg = "true";
defparam \EX_MEM|q[33] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [33]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[69] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[70] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~67 (
// Equation(s):
// \memoriaDados|ram~67_combout  = (\memoriaDados|ram_rtl_0_bypass [70] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a28~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [70] & ((\memoriaDados|ram_rtl_0_bypass [69])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [69]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [70]),
	.cin(gnd),
	.combout(\memoriaDados|ram~67_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~67 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~67 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[65] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [65]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[65] .is_wysiwyg = "true";
defparam \MEM_WB|q[65] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[28]~28 (
// Equation(s):
// \mux_ULA|Y[28]~28_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [33])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [65])))

	.dataa(\MEM_WB|q [33]),
	.datab(\MEM_WB|q [65]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[28]~28 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[69] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[69] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[69] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[29]~29_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a29 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[70] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[70] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[70] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[29]~58 (
// Equation(s):
// \regs|saidaB[29]~58_combout  = (\regs|registrador_rtl_1_bypass [70] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [69])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [70] & (\regs|registrador_rtl_1_bypass [69]))

	.dataa(\regs|registrador_rtl_1_bypass [69]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [70]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[29]~58 .lut_mask = 16'hAACA;
defparam \regs|saidaB[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[29]~59 (
// Equation(s):
// \regs|saidaB[29]~59_combout  = (\regs|saidaB[29]~58_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[29]~58_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[29]~59 .lut_mask = 16'h00AA;
defparam \regs|saidaB[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[71] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[29]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [71]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[71] .is_wysiwyg = "true";
defparam \ID_EX|q[71] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[69] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[29]~29_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[70] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[29]~58 (
// Equation(s):
// \regs|saidaA[29]~58_combout  = (\regs|registrador_rtl_0_bypass [70] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [69])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [70] & (\regs|registrador_rtl_0_bypass [69]))

	.dataa(\regs|registrador_rtl_0_bypass [69]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [70]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[29]~58 .lut_mask = 16'hAACA;
defparam \regs|saidaA[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[29]~59 (
// Equation(s):
// \regs|saidaA[29]~59_combout  = (\regs|saidaA[29]~58_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[29]~58_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[29]~59 .lut_mask = 16'h00AA;
defparam \regs|saidaA[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[103] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[29]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [103]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[103] .is_wysiwyg = "true";
defparam \ID_EX|q[103] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[28]~31 (
// Equation(s):
// \ula|full_adder|c_out[28]~31_combout  = (\ula|full_adder|c_out[27]~30_combout  & ((\ID_EX|q [102]) # ((!\ID_EX|q [138] & \ID_EX|q [70])))) # (!\ula|full_adder|c_out[27]~30_combout  & (!\ID_EX|q [138] & (\ID_EX|q [70] & \ID_EX|q [102])))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [70]),
	.datac(\ula|full_adder|c_out[27]~30_combout ),
	.datad(\ID_EX|q [102]),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[28]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[28]~31 .lut_mask = 16'hF440;
defparam \ula|full_adder|c_out[28]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux2~0 (
// Equation(s):
// \ula|mux4|Mux2~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [103] $ (\ula|full_adder|c_out[28]~31_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [71] & (\ID_EX|q [103])))

	.dataa(\ID_EX|q [71]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [103]),
	.datad(\ula|full_adder|c_out[28]~31_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux2~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[66] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [66]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[66] .is_wysiwyg = "true";
defparam \EX_MEM|q[66] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[34] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [66]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [34]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[34] .is_wysiwyg = "true";
defparam \MEM_WB|q[34] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[34] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [71]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [34]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[34] .is_wysiwyg = "true";
defparam \EX_MEM|q[34] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [34]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[71] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[72] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~68 (
// Equation(s):
// \memoriaDados|ram~68_combout  = (\memoriaDados|ram_rtl_0_bypass [72] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [72] & ((\memoriaDados|ram_rtl_0_bypass [71])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [71]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [72]),
	.cin(gnd),
	.combout(\memoriaDados|ram~68_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~68 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~68 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[66] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [66]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[66] .is_wysiwyg = "true";
defparam \MEM_WB|q[66] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[29]~29 (
// Equation(s):
// \mux_ULA|Y[29]~29_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [34])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [66])))

	.dataa(\MEM_WB|q [34]),
	.datab(\MEM_WB|q [66]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[29]~29 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[71] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[71] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[71] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[30]~30_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a30 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[72] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[72] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[72] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[30]~60 (
// Equation(s):
// \regs|saidaB[30]~60_combout  = (\regs|registrador_rtl_1_bypass [72] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [71])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [72] & (\regs|registrador_rtl_1_bypass [71]))

	.dataa(\regs|registrador_rtl_1_bypass [71]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [72]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[30]~60 .lut_mask = 16'hAACA;
defparam \regs|saidaB[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[30]~61 (
// Equation(s):
// \regs|saidaB[30]~61_combout  = (\regs|saidaB[30]~60_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[30]~60_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[30]~61 .lut_mask = 16'h00AA;
defparam \regs|saidaB[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[72] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[30]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [72]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[72] .is_wysiwyg = "true";
defparam \ID_EX|q[72] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[71] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[30]~30_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[72] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[30]~60 (
// Equation(s):
// \regs|saidaA[30]~60_combout  = (\regs|registrador_rtl_0_bypass [72] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [71])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [72] & (\regs|registrador_rtl_0_bypass [71]))

	.dataa(\regs|registrador_rtl_0_bypass [71]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [72]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[30]~60 .lut_mask = 16'hAACA;
defparam \regs|saidaA[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[30]~61 (
// Equation(s):
// \regs|saidaA[30]~61_combout  = (\regs|saidaA[30]~60_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[30]~60_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[30]~61 .lut_mask = 16'h00AA;
defparam \regs|saidaA[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[104] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[30]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [104]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[104] .is_wysiwyg = "true";
defparam \ID_EX|q[104] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[29]~32 (
// Equation(s):
// \ula|full_adder|c_out[29]~32_combout  = (\ula|full_adder|c_out[28]~31_combout  & ((\ID_EX|q [103]) # ((!\ID_EX|q [138] & \ID_EX|q [71])))) # (!\ula|full_adder|c_out[28]~31_combout  & (!\ID_EX|q [138] & (\ID_EX|q [71] & \ID_EX|q [103])))

	.dataa(\ID_EX|q [138]),
	.datab(\ID_EX|q [71]),
	.datac(\ula|full_adder|c_out[28]~31_combout ),
	.datad(\ID_EX|q [103]),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[29]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[29]~32 .lut_mask = 16'hF440;
defparam \ula|full_adder|c_out[29]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux1~0 (
// Equation(s):
// \ula|mux4|Mux1~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [104] $ (\ula|full_adder|c_out[29]~32_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [72] & (\ID_EX|q [104])))

	.dataa(\ID_EX|q [72]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [104]),
	.datad(\ula|full_adder|c_out[29]~32_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux1~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[67] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [67]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[67] .is_wysiwyg = "true";
defparam \EX_MEM|q[67] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[35] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [67]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [35]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[35] .is_wysiwyg = "true";
defparam \MEM_WB|q[35] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[35] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [72]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [35]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[35] .is_wysiwyg = "true";
defparam \EX_MEM|q[35] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [35]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[73] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[74] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~69 (
// Equation(s):
// \memoriaDados|ram~69_combout  = (\memoriaDados|ram_rtl_0_bypass [74] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a30~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [74] & ((\memoriaDados|ram_rtl_0_bypass [73])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [73]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [74]),
	.cin(gnd),
	.combout(\memoriaDados|ram~69_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~69 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~69 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[67] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [67]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[67] .is_wysiwyg = "true";
defparam \MEM_WB|q[67] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[30]~30 (
// Equation(s):
// \mux_ULA|Y[30]~30_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [35])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [67])))

	.dataa(\MEM_WB|q [35]),
	.datab(\MEM_WB|q [67]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[30]~30 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[73] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[73] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[73] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_1|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[31]~31_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~66_combout ,\memoriaInst|rom~46_combout ,\~GND~combout ,\memoriaInst|rom~65_combout ,\memoriaInst|rom~41_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_last_address = 31;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_1|auto_generated|ram_block1a31 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_1_bypass[74] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_1_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_1_bypass[74] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_1_bypass[74] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[31]~62 (
// Equation(s):
// \regs|saidaB[31]~62_combout  = (\regs|registrador_rtl_1_bypass [74] & ((\regs|registrador~40_combout  & (\regs|registrador_rtl_1_bypass [73])) # (!\regs|registrador~40_combout  & ((\regs|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout ))))) # 
// (!\regs|registrador_rtl_1_bypass [74] & (\regs|registrador_rtl_1_bypass [73]))

	.dataa(\regs|registrador_rtl_1_bypass [73]),
	.datab(\regs|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout ),
	.datac(\regs|registrador_rtl_1_bypass [74]),
	.datad(\regs|registrador~40_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[31]~62 .lut_mask = 16'hAACA;
defparam \regs|saidaB[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[31]~63 (
// Equation(s):
// \regs|saidaB[31]~63_combout  = (\regs|saidaB[31]~62_combout  & !\regs|Equal1~0_combout )

	.dataa(\regs|saidaB[31]~62_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[31]~63 .lut_mask = 16'h00AA;
defparam \regs|saidaB[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[73] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[31]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [73]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[73] .is_wysiwyg = "true";
defparam \ID_EX|q[73] .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[73] (
	.clk(\CLOCK_50~input_o ),
	.d(\mux_ULA|Y[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \regs|registrador_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux_ULA|Y[31]~31_combout }),
	.portaaddr({\MEM_WB|q [4],\MEM_WB|q [3],\MEM_WB|q [2],\MEM_WB|q [1],\MEM_WB|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memoriaInst|rom~59_combout ,\memoriaInst|rom~58_combout ,\~GND~combout ,\memoriaInst|rom~55_combout ,\memoriaInst|rom~53_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .init_file = "db/ula_mips.ram0_bancoRegistradores_57a36dfc.hdl.mif";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_b";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_9ai1:auto_generated|ALTSYNCRAM";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 31;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \regs|registrador_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \regs|registrador_rtl_0_bypass[74] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \regs|registrador_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[31]~62 (
// Equation(s):
// \regs|saidaA[31]~62_combout  = (\regs|registrador_rtl_0_bypass [74] & ((\regs|registrador~43_combout  & (\regs|registrador_rtl_0_bypass [73])) # (!\regs|registrador~43_combout  & ((\regs|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout ))))) # 
// (!\regs|registrador_rtl_0_bypass [74] & (\regs|registrador_rtl_0_bypass [73]))

	.dataa(\regs|registrador_rtl_0_bypass [73]),
	.datab(\regs|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datac(\regs|registrador_rtl_0_bypass [74]),
	.datad(\regs|registrador~43_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[31]~62 .lut_mask = 16'hAACA;
defparam \regs|saidaA[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[31]~63 (
// Equation(s):
// \regs|saidaA[31]~63_combout  = (\regs|saidaA[31]~62_combout  & !\regs|Equal0~0_combout )

	.dataa(\regs|saidaA[31]~62_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[31]~63 .lut_mask = 16'h00AA;
defparam \regs|saidaA[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ID_EX|q[105] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaA[31]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ID_EX|q [105]),
	.prn(vcc));
// synopsys translate_off
defparam \ID_EX|q[105] .is_wysiwyg = "true";
defparam \ID_EX|q[105] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[30]~33 (
// Equation(s):
// \ula|full_adder|c_out[30]~33_combout  = (\ula|full_adder|c_out[29]~32_combout  & \ID_EX|q [104])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ula|full_adder|c_out[29]~32_combout ),
	.datad(\ID_EX|q [104]),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[30]~33 .lut_mask = 16'hF000;
defparam \ula|full_adder|c_out[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux0~0 (
// Equation(s):
// \ula|mux4|Mux0~0_combout  = (\ID_EX|q [138] & ((\ID_EX|q [105] $ (\ula|full_adder|c_out[30]~33_combout )))) # (!\ID_EX|q [138] & (\ID_EX|q [73] & (\ID_EX|q [105])))

	.dataa(\ID_EX|q [73]),
	.datab(\ID_EX|q [138]),
	.datac(\ID_EX|q [105]),
	.datad(\ula|full_adder|c_out[30]~33_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux0~0 .lut_mask = 16'h2CE0;
defparam \ula|mux4|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \EX_MEM|q[68] (
	.clk(\CLOCK_50~input_o ),
	.d(\ula|mux4|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [68]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[68] .is_wysiwyg = "true";
defparam \EX_MEM|q[68] .power_up = "low";
// synopsys translate_on

dffeas \MEM_WB|q[36] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [68]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [36]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[36] .is_wysiwyg = "true";
defparam \MEM_WB|q[36] .power_up = "low";
// synopsys translate_on

dffeas \EX_MEM|q[36] (
	.clk(\CLOCK_50~input_o ),
	.d(\ID_EX|q [73]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\EX_MEM|q [36]),
	.prn(vcc));
// synopsys translate_off
defparam \EX_MEM|q[36] .is_wysiwyg = "true";
defparam \EX_MEM|q[36] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~input_o ),
	.clk1(\CLOCK_50~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM|q [36]}),
	.portaaddr({\EX_MEM|q [44],\EX_MEM|q [43],\EX_MEM|q [42],\EX_MEM|q [41],\EX_MEM|q [40],\EX_MEM|q [39]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ula|mux4|Mux24~0_combout ,\ula|mux4|Mux25~0_combout ,\ula|mux4|Mux26~1_combout ,\ula|mux4|Mux27~0_combout ,\ula|mux4|Mux28~0_combout ,\ula|mux4|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .init_file = "db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_b";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 6;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 63;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 64;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[75] (
	.clk(\CLOCK_50~input_o ),
	.d(\EX_MEM|q [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [75]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

dffeas \memoriaDados|ram_rtl_0_bypass[76] (
	.clk(\CLOCK_50~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memoriaDados|ram_rtl_0_bypass [76]),
	.prn(vcc));
// synopsys translate_off
defparam \memoriaDados|ram_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \memoriaDados|ram_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~70 (
// Equation(s):
// \memoriaDados|ram~70_combout  = (\memoriaDados|ram_rtl_0_bypass [76] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a31~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [76] & ((\memoriaDados|ram_rtl_0_bypass [75])))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [75]),
	.datac(gnd),
	.datad(\memoriaDados|ram_rtl_0_bypass [76]),
	.cin(gnd),
	.combout(\memoriaDados|ram~70_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~70 .lut_mask = 16'hAACC;
defparam \memoriaDados|ram~70 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \MEM_WB|q[68] (
	.clk(\CLOCK_50~input_o ),
	.d(\memoriaDados|ram~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM_WB|q [68]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM_WB|q[68] .is_wysiwyg = "true";
defparam \MEM_WB|q[68] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[31]~31 (
// Equation(s):
// \mux_ULA|Y[31]~31_combout  = (\MEM_WB|q [69] & (\MEM_WB|q [36])) # (!\MEM_WB|q [69] & ((\MEM_WB|q [68])))

	.dataa(\MEM_WB|q [36]),
	.datab(\MEM_WB|q [68]),
	.datac(gnd),
	.datad(\MEM_WB|q [69]),
	.cin(gnd),
	.combout(\mux_ULA|Y[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[31]~31 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[4]~4 (
// Equation(s):
// \mux_Rt_im|Y[4]~4_combout  = (\ID_EX|q [46] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [46]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[4]~4 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[6]~6 (
// Equation(s):
// \mux_Rt_im|Y[6]~6_combout  = (\ID_EX|q [48] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [48]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[6]~6 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[7]~7 (
// Equation(s):
// \mux_Rt_im|Y[7]~7_combout  = (\ID_EX|q [49] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [49]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[7]~7 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[8]~8 (
// Equation(s):
// \mux_Rt_im|Y[8]~8_combout  = (\ID_EX|q [50] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [50]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[8]~8 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[9]~9 (
// Equation(s):
// \mux_Rt_im|Y[9]~9_combout  = (\ID_EX|q [51] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [51]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[9]~9 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[10]~10 (
// Equation(s):
// \mux_Rt_im|Y[10]~10_combout  = (\ID_EX|q [52] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [52]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[10]~10 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[13]~13 (
// Equation(s):
// \mux_Rt_im|Y[13]~13_combout  = (\ID_EX|q [55] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [55]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[13]~13 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[16]~16 (
// Equation(s):
// \mux_Rt_im|Y[16]~16_combout  = (\ID_EX|q [58] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [58]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[16]~16 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[17]~17 (
// Equation(s):
// \mux_Rt_im|Y[17]~17_combout  = (\ID_EX|q [59] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [59]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[17]~17 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[18]~18 (
// Equation(s):
// \mux_Rt_im|Y[18]~18_combout  = (\ID_EX|q [60] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [60]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[18]~18 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[19]~19 (
// Equation(s):
// \mux_Rt_im|Y[19]~19_combout  = (\ID_EX|q [61] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [61]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[19]~19 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[20]~20 (
// Equation(s):
// \mux_Rt_im|Y[20]~20_combout  = (\ID_EX|q [62] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [62]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[20]~20 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[21]~21 (
// Equation(s):
// \mux_Rt_im|Y[21]~21_combout  = (\ID_EX|q [63] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [63]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[21]~21 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[22]~22 (
// Equation(s):
// \mux_Rt_im|Y[22]~22_combout  = (\ID_EX|q [64] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [64]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[22]~22 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[23]~23 (
// Equation(s):
// \mux_Rt_im|Y[23]~23_combout  = (\ID_EX|q [65] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [65]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[23]~23 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[24]~24 (
// Equation(s):
// \mux_Rt_im|Y[24]~24_combout  = (\ID_EX|q [66] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [66]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[24]~24 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[25]~25 (
// Equation(s):
// \mux_Rt_im|Y[25]~25_combout  = (\ID_EX|q [67] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [67]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[25]~25 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[26]~26 (
// Equation(s):
// \mux_Rt_im|Y[26]~26_combout  = (\ID_EX|q [68] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [68]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[26]~26 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[27]~27 (
// Equation(s):
// \mux_Rt_im|Y[27]~27_combout  = (\ID_EX|q [69] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [69]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[27]~27 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[28]~28 (
// Equation(s):
// \mux_Rt_im|Y[28]~28_combout  = (\ID_EX|q [70] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [70]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[28]~28 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[29]~29 (
// Equation(s):
// \mux_Rt_im|Y[29]~29_combout  = (\ID_EX|q [71] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [71]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[29]~29 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[30]~30 (
// Equation(s):
// \mux_Rt_im|Y[30]~30_combout  = (\ID_EX|q [72] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [72]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[30]~30 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[31]~31 (
// Equation(s):
// \mux_Rt_im|Y[31]~31_combout  = (\ID_EX|q [73] & !\ID_EX|q [138])

	.dataa(\ID_EX|q [73]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX|q [138]),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[31]~31 .lut_mask = 16'h00AA;
defparam \mux_Rt_im|Y[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|decodificador1|LessThan0~0 (
// Equation(s):
// \controlador1|decodificador1|LessThan0~0_combout  = (!\ula|mux4|Mux4~0_combout  & !\ula|mux4|Mux3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ula|mux4|Mux4~0_combout ),
	.datad(\ula|mux4|Mux3~0_combout ),
	.cin(gnd),
	.combout(\controlador1|decodificador1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|decodificador1|LessThan0~0 .lut_mask = 16'h000F;
defparam \controlador1|decodificador1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|decodificador1|LessThan0~1 (
// Equation(s):
// \controlador1|decodificador1|LessThan0~1_combout  = (!\ula|mux4|Mux20~1_combout  & (!\ula|mux4|Mux19~0_combout  & (!\ula|mux4|Mux17~1_combout  & !\ula|mux4|Mux16~0_combout )))

	.dataa(\ula|mux4|Mux20~1_combout ),
	.datab(\ula|mux4|Mux19~0_combout ),
	.datac(\ula|mux4|Mux17~1_combout ),
	.datad(\ula|mux4|Mux16~0_combout ),
	.cin(gnd),
	.combout(\controlador1|decodificador1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|decodificador1|LessThan0~1 .lut_mask = 16'h0001;
defparam \controlador1|decodificador1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|decodificador1|LessThan0~2 (
// Equation(s):
// \controlador1|decodificador1|LessThan0~2_combout  = (!\ula|mux4|Mux8~0_combout  & (!\ula|mux4|Mux7~0_combout  & (!\ula|mux4|Mux6~0_combout  & !\ula|mux4|Mux5~0_combout )))

	.dataa(\ula|mux4|Mux8~0_combout ),
	.datab(\ula|mux4|Mux7~0_combout ),
	.datac(\ula|mux4|Mux6~0_combout ),
	.datad(\ula|mux4|Mux5~0_combout ),
	.cin(gnd),
	.combout(\controlador1|decodificador1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|decodificador1|LessThan0~2 .lut_mask = 16'h0001;
defparam \controlador1|decodificador1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|decodificador1|LessThan0~3 (
// Equation(s):
// \controlador1|decodificador1|LessThan0~3_combout  = (!\ula|mux4|Mux18~0_combout  & (!\ula|mux4|Mux15~0_combout  & (!\ula|mux4|Mux14~0_combout  & !\ula|mux4|Mux13~0_combout )))

	.dataa(\ula|mux4|Mux18~0_combout ),
	.datab(\ula|mux4|Mux15~0_combout ),
	.datac(\ula|mux4|Mux14~0_combout ),
	.datad(\ula|mux4|Mux13~0_combout ),
	.cin(gnd),
	.combout(\controlador1|decodificador1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|decodificador1|LessThan0~3 .lut_mask = 16'h0001;
defparam \controlador1|decodificador1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|decodificador1|LessThan0~4 (
// Equation(s):
// \controlador1|decodificador1|LessThan0~4_combout  = (!\ula|mux4|Mux12~0_combout  & (!\ula|mux4|Mux11~0_combout  & (!\ula|mux4|Mux10~0_combout  & !\ula|mux4|Mux9~0_combout )))

	.dataa(\ula|mux4|Mux12~0_combout ),
	.datab(\ula|mux4|Mux11~0_combout ),
	.datac(\ula|mux4|Mux10~0_combout ),
	.datad(\ula|mux4|Mux9~0_combout ),
	.cin(gnd),
	.combout(\controlador1|decodificador1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|decodificador1|LessThan0~4 .lut_mask = 16'h0001;
defparam \controlador1|decodificador1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|decodificador1|LessThan0~5 (
// Equation(s):
// \controlador1|decodificador1|LessThan0~5_combout  = (\controlador1|decodificador1|LessThan0~3_combout  & \controlador1|decodificador1|LessThan0~4_combout )

	.dataa(\controlador1|decodificador1|LessThan0~3_combout ),
	.datab(\controlador1|decodificador1|LessThan0~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\controlador1|decodificador1|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|decodificador1|LessThan0~5 .lut_mask = 16'h8888;
defparam \controlador1|decodificador1|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|decodificador1|seg7~0 (
// Equation(s):
// \controlador1|decodificador1|seg7~0_combout  = (!\ula|mux4|Mux27~0_combout  & (!\ula|mux4|Mux24~0_combout  & (!\ula|mux4|Mux29~1_combout  & !\ula|mux4|Mux28~0_combout )))

	.dataa(\ula|mux4|Mux27~0_combout ),
	.datab(\ula|mux4|Mux24~0_combout ),
	.datac(\ula|mux4|Mux29~1_combout ),
	.datad(\ula|mux4|Mux28~0_combout ),
	.cin(gnd),
	.combout(\controlador1|decodificador1|seg7~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|decodificador1|seg7~0 .lut_mask = 16'h0001;
defparam \controlador1|decodificador1|seg7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|decodificador1|seg7~1 (
// Equation(s):
// \controlador1|decodificador1|seg7~1_combout  = (\ula|mux4|Mux21~0_combout  & (!\ula|mux4|Mux23~0_combout  & (!\ula|mux4|Mux22~0_combout  & \controlador1|decodificador1|seg7~0_combout )))

	.dataa(\ula|mux4|Mux21~0_combout ),
	.datab(\ula|mux4|Mux23~0_combout ),
	.datac(\ula|mux4|Mux22~0_combout ),
	.datad(\controlador1|decodificador1|seg7~0_combout ),
	.cin(gnd),
	.combout(\controlador1|decodificador1|seg7~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|decodificador1|seg7~1 .lut_mask = 16'h0200;
defparam \controlador1|decodificador1|seg7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|decodificador1|seg7~2 (
// Equation(s):
// \controlador1|decodificador1|seg7~2_combout  = (\controlador1|decodificador1|LessThan0~5_combout  & (!\ula|mux4|Mux26~1_combout  & (!\ula|mux4|Mux25~0_combout  & \controlador1|decodificador1|seg7~1_combout )))

	.dataa(\controlador1|decodificador1|LessThan0~5_combout ),
	.datab(\ula|mux4|Mux26~1_combout ),
	.datac(\ula|mux4|Mux25~0_combout ),
	.datad(\controlador1|decodificador1|seg7~1_combout ),
	.cin(gnd),
	.combout(\controlador1|decodificador1|seg7~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|decodificador1|seg7~2 .lut_mask = 16'h0200;
defparam \controlador1|decodificador1|seg7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|decodificador1|seg7~3 (
// Equation(s):
// \controlador1|decodificador1|seg7~3_combout  = (\controlador1|decodificador1|LessThan0~1_combout  & (\controlador1|decodificador1|LessThan0~2_combout  & \controlador1|decodificador1|seg7~2_combout ))

	.dataa(\controlador1|decodificador1|LessThan0~1_combout ),
	.datab(\controlador1|decodificador1|LessThan0~2_combout ),
	.datac(\controlador1|decodificador1|seg7~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controlador1|decodificador1|seg7~3_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|decodificador1|seg7~3 .lut_mask = 16'h8080;
defparam \controlador1|decodificador1|seg7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|decodificador1|seg7~4 (
// Equation(s):
// \controlador1|decodificador1|seg7~4_combout  = (\controlador1|decodificador1|LessThan0~0_combout  & (!\ula|mux4|Mux2~0_combout  & (!\ula|mux4|Mux1~0_combout  & \controlador1|decodificador1|seg7~3_combout )))

	.dataa(\controlador1|decodificador1|LessThan0~0_combout ),
	.datab(\ula|mux4|Mux2~0_combout ),
	.datac(\ula|mux4|Mux1~0_combout ),
	.datad(\controlador1|decodificador1|seg7~3_combout ),
	.cin(gnd),
	.combout(\controlador1|decodificador1|seg7~4_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|decodificador1|seg7~4 .lut_mask = 16'h0200;
defparam \controlador1|decodificador1|seg7~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|decodificador1|sw~0 (
// Equation(s):
// \controlador1|decodificador1|sw~0_combout  = (\ula|mux4|Mux31~0_combout  & (\controlador1|decodificador1|seg7~4_combout  & !\ula|mux4|Mux30~0_combout ))

	.dataa(\ula|mux4|Mux31~0_combout ),
	.datab(\controlador1|decodificador1|seg7~4_combout ),
	.datac(gnd),
	.datad(\ula|mux4|Mux30~0_combout ),
	.cin(gnd),
	.combout(\controlador1|decodificador1|sw~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|decodificador1|sw~0 .lut_mask = 16'h0088;
defparam \controlador1|decodificador1|sw~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|decodificador1|LessThan0~6 (
// Equation(s):
// \controlador1|decodificador1|LessThan0~6_combout  = (\controlador1|decodificador1|LessThan0~2_combout  & (\controlador1|decodificador1|LessThan0~0_combout  & (!\ula|mux4|Mux2~0_combout  & !\ula|mux4|Mux1~0_combout )))

	.dataa(\controlador1|decodificador1|LessThan0~2_combout ),
	.datab(\controlador1|decodificador1|LessThan0~0_combout ),
	.datac(\ula|mux4|Mux2~0_combout ),
	.datad(\ula|mux4|Mux1~0_combout ),
	.cin(gnd),
	.combout(\controlador1|decodificador1|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|decodificador1|LessThan0~6 .lut_mask = 16'h0008;
defparam \controlador1|decodificador1|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|decodificador1|LessThan0~7 (
// Equation(s):
// \controlador1|decodificador1|LessThan0~7_combout  = (\ula|mux4|Mux21~0_combout ) # (((!\controlador1|decodificador1|LessThan0~6_combout ) # (!\controlador1|decodificador1|LessThan0~5_combout )) # (!\controlador1|decodificador1|LessThan0~1_combout ))

	.dataa(\ula|mux4|Mux21~0_combout ),
	.datab(\controlador1|decodificador1|LessThan0~1_combout ),
	.datac(\controlador1|decodificador1|LessThan0~5_combout ),
	.datad(\controlador1|decodificador1|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\controlador1|decodificador1|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|decodificador1|LessThan0~7 .lut_mask = 16'hBFFF;
defparam \controlador1|decodificador1|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[0]~0 (
// Equation(s):
// \controlador1|dado_lido[0]~0_combout  = (\controlador1|decodificador1|LessThan0~7_combout  & (\controlador1|decodificador1|sw~0_combout  & (\SW[0]~input_o ))) # (!\controlador1|decodificador1|LessThan0~7_combout  & (((\memoriaDados|ram~39_combout ))))

	.dataa(\controlador1|decodificador1|sw~0_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\memoriaDados|ram~39_combout ),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[0]~0 .lut_mask = 16'h88F0;
defparam \controlador1|dado_lido[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[3]~1 (
// Equation(s):
// \controlador1|dado_lido[3]~1_combout  = (\ula|mux4|Mux30~0_combout  & (\controlador1|decodificador1|LessThan0~7_combout  & (\controlador1|decodificador1|seg7~4_combout  & !\ula|mux4|Mux31~0_combout )))

	.dataa(\ula|mux4|Mux30~0_combout ),
	.datab(\controlador1|decodificador1|LessThan0~7_combout ),
	.datac(\controlador1|decodificador1|seg7~4_combout ),
	.datad(\ula|mux4|Mux31~0_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[3]~1 .lut_mask = 16'h0080;
defparam \controlador1|dado_lido[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[0]~2 (
// Equation(s):
// \controlador1|dado_lido[0]~2_combout  = (\controlador1|dado_lido[0]~0_combout ) # ((\KEY[0]~input_o  & \controlador1|dado_lido[3]~1_combout ))

	.dataa(\controlador1|dado_lido[0]~0_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\controlador1|dado_lido[3]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controlador1|dado_lido[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[0]~2 .lut_mask = 16'hEAEA;
defparam \controlador1|dado_lido[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[1]~3 (
// Equation(s):
// \controlador1|dado_lido[1]~3_combout  = (\controlador1|decodificador1|LessThan0~7_combout  & (\controlador1|decodificador1|sw~0_combout  & (\SW[1]~input_o ))) # (!\controlador1|decodificador1|LessThan0~7_combout  & (((\memoriaDados|ram~40_combout ))))

	.dataa(\controlador1|decodificador1|sw~0_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\memoriaDados|ram~40_combout ),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[1]~3 .lut_mask = 16'h88F0;
defparam \controlador1|dado_lido[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[1]~4 (
// Equation(s):
// \controlador1|dado_lido[1]~4_combout  = (\controlador1|dado_lido[1]~3_combout ) # ((\controlador1|dado_lido[3]~1_combout  & \KEY[1]~input_o ))

	.dataa(\controlador1|dado_lido[1]~3_combout ),
	.datab(\controlador1|dado_lido[3]~1_combout ),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controlador1|dado_lido[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[1]~4 .lut_mask = 16'hEAEA;
defparam \controlador1|dado_lido[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[2]~5 (
// Equation(s):
// \controlador1|dado_lido[2]~5_combout  = (\controlador1|decodificador1|LessThan0~7_combout  & (\controlador1|decodificador1|sw~0_combout  & (\SW[2]~input_o ))) # (!\controlador1|decodificador1|LessThan0~7_combout  & (((\memoriaDados|ram~41_combout ))))

	.dataa(\controlador1|decodificador1|sw~0_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\memoriaDados|ram~41_combout ),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[2]~5 .lut_mask = 16'h88F0;
defparam \controlador1|dado_lido[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[2]~6 (
// Equation(s):
// \controlador1|dado_lido[2]~6_combout  = (\controlador1|dado_lido[2]~5_combout ) # ((\controlador1|dado_lido[3]~1_combout  & \KEY[2]~input_o ))

	.dataa(\controlador1|dado_lido[2]~5_combout ),
	.datab(\controlador1|dado_lido[3]~1_combout ),
	.datac(\KEY[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controlador1|dado_lido[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[2]~6 .lut_mask = 16'hEAEA;
defparam \controlador1|dado_lido[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[3]~7 (
// Equation(s):
// \controlador1|dado_lido[3]~7_combout  = (\controlador1|decodificador1|LessThan0~7_combout  & (\controlador1|decodificador1|sw~0_combout  & (\SW[3]~input_o ))) # (!\controlador1|decodificador1|LessThan0~7_combout  & (((\memoriaDados|ram~42_combout ))))

	.dataa(\controlador1|decodificador1|sw~0_combout ),
	.datab(\SW[3]~input_o ),
	.datac(\memoriaDados|ram~42_combout ),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[3]~7 .lut_mask = 16'h88F0;
defparam \controlador1|dado_lido[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[3]~8 (
// Equation(s):
// \controlador1|dado_lido[3]~8_combout  = (\controlador1|dado_lido[3]~7_combout ) # ((\controlador1|dado_lido[3]~1_combout  & \KEY[3]~input_o ))

	.dataa(\controlador1|dado_lido[3]~7_combout ),
	.datab(\controlador1|dado_lido[3]~1_combout ),
	.datac(\KEY[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controlador1|dado_lido[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[3]~8 .lut_mask = 16'hEAEA;
defparam \controlador1|dado_lido[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[4]~9 (
// Equation(s):
// \controlador1|dado_lido[4]~9_combout  = (\controlador1|decodificador1|sw~0_combout  & ((\SW[4]~input_o ) # ((\memoriaDados|ram~43_combout  & !\controlador1|decodificador1|LessThan0~7_combout )))) # (!\controlador1|decodificador1|sw~0_combout  & 
// (((\memoriaDados|ram~43_combout  & !\controlador1|decodificador1|LessThan0~7_combout ))))

	.dataa(\controlador1|decodificador1|sw~0_combout ),
	.datab(\SW[4]~input_o ),
	.datac(\memoriaDados|ram~43_combout ),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[4]~9 .lut_mask = 16'h88F8;
defparam \controlador1|dado_lido[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[5]~10 (
// Equation(s):
// \controlador1|dado_lido[5]~10_combout  = (\controlador1|decodificador1|sw~0_combout  & ((\SW[5]~input_o ) # ((\memoriaDados|ram~44_combout  & !\controlador1|decodificador1|LessThan0~7_combout )))) # (!\controlador1|decodificador1|sw~0_combout  & 
// (((\memoriaDados|ram~44_combout  & !\controlador1|decodificador1|LessThan0~7_combout ))))

	.dataa(\controlador1|decodificador1|sw~0_combout ),
	.datab(\SW[5]~input_o ),
	.datac(\memoriaDados|ram~44_combout ),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[5]~10 .lut_mask = 16'h88F8;
defparam \controlador1|dado_lido[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[6]~11 (
// Equation(s):
// \controlador1|dado_lido[6]~11_combout  = (\controlador1|decodificador1|sw~0_combout  & ((\SW[6]~input_o ) # ((\memoriaDados|ram~45_combout  & !\controlador1|decodificador1|LessThan0~7_combout )))) # (!\controlador1|decodificador1|sw~0_combout  & 
// (((\memoriaDados|ram~45_combout  & !\controlador1|decodificador1|LessThan0~7_combout ))))

	.dataa(\controlador1|decodificador1|sw~0_combout ),
	.datab(\SW[6]~input_o ),
	.datac(\memoriaDados|ram~45_combout ),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[6]~11 .lut_mask = 16'h88F8;
defparam \controlador1|dado_lido[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[7]~12 (
// Equation(s):
// \controlador1|dado_lido[7]~12_combout  = (\controlador1|decodificador1|sw~0_combout  & ((\SW[7]~input_o ) # ((\memoriaDados|ram~46_combout  & !\controlador1|decodificador1|LessThan0~7_combout )))) # (!\controlador1|decodificador1|sw~0_combout  & 
// (((\memoriaDados|ram~46_combout  & !\controlador1|decodificador1|LessThan0~7_combout ))))

	.dataa(\controlador1|decodificador1|sw~0_combout ),
	.datab(\SW[7]~input_o ),
	.datac(\memoriaDados|ram~46_combout ),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[7]~12 .lut_mask = 16'h88F8;
defparam \controlador1|dado_lido[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[8]~13 (
// Equation(s):
// \controlador1|dado_lido[8]~13_combout  = (\controlador1|decodificador1|sw~0_combout  & ((\SW[8]~input_o ) # ((\memoriaDados|ram~47_combout  & !\controlador1|decodificador1|LessThan0~7_combout )))) # (!\controlador1|decodificador1|sw~0_combout  & 
// (((\memoriaDados|ram~47_combout  & !\controlador1|decodificador1|LessThan0~7_combout ))))

	.dataa(\controlador1|decodificador1|sw~0_combout ),
	.datab(\SW[8]~input_o ),
	.datac(\memoriaDados|ram~47_combout ),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[8]~13 .lut_mask = 16'h88F8;
defparam \controlador1|dado_lido[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[9]~14 (
// Equation(s):
// \controlador1|dado_lido[9]~14_combout  = (\controlador1|decodificador1|sw~0_combout  & ((\SW[9]~input_o ) # ((\memoriaDados|ram~48_combout  & !\controlador1|decodificador1|LessThan0~7_combout )))) # (!\controlador1|decodificador1|sw~0_combout  & 
// (((\memoriaDados|ram~48_combout  & !\controlador1|decodificador1|LessThan0~7_combout ))))

	.dataa(\controlador1|decodificador1|sw~0_combout ),
	.datab(\SW[9]~input_o ),
	.datac(\memoriaDados|ram~48_combout ),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[9]~14 .lut_mask = 16'h88F8;
defparam \controlador1|dado_lido[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[10]~15 (
// Equation(s):
// \controlador1|dado_lido[10]~15_combout  = (\controlador1|decodificador1|sw~0_combout  & ((\SW[10]~input_o ) # ((\memoriaDados|ram~49_combout  & !\controlador1|decodificador1|LessThan0~7_combout )))) # (!\controlador1|decodificador1|sw~0_combout  & 
// (((\memoriaDados|ram~49_combout  & !\controlador1|decodificador1|LessThan0~7_combout ))))

	.dataa(\controlador1|decodificador1|sw~0_combout ),
	.datab(\SW[10]~input_o ),
	.datac(\memoriaDados|ram~49_combout ),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[10]~15 .lut_mask = 16'h88F8;
defparam \controlador1|dado_lido[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[11]~16 (
// Equation(s):
// \controlador1|dado_lido[11]~16_combout  = (\controlador1|decodificador1|sw~0_combout  & ((\SW[11]~input_o ) # ((\memoriaDados|ram~50_combout  & !\controlador1|decodificador1|LessThan0~7_combout )))) # (!\controlador1|decodificador1|sw~0_combout  & 
// (((\memoriaDados|ram~50_combout  & !\controlador1|decodificador1|LessThan0~7_combout ))))

	.dataa(\controlador1|decodificador1|sw~0_combout ),
	.datab(\SW[11]~input_o ),
	.datac(\memoriaDados|ram~50_combout ),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[11]~16 .lut_mask = 16'h88F8;
defparam \controlador1|dado_lido[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[12]~17 (
// Equation(s):
// \controlador1|dado_lido[12]~17_combout  = (\controlador1|decodificador1|sw~0_combout  & ((\SW[12]~input_o ) # ((\memoriaDados|ram~51_combout  & !\controlador1|decodificador1|LessThan0~7_combout )))) # (!\controlador1|decodificador1|sw~0_combout  & 
// (((\memoriaDados|ram~51_combout  & !\controlador1|decodificador1|LessThan0~7_combout ))))

	.dataa(\controlador1|decodificador1|sw~0_combout ),
	.datab(\SW[12]~input_o ),
	.datac(\memoriaDados|ram~51_combout ),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[12]~17 .lut_mask = 16'h88F8;
defparam \controlador1|dado_lido[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[13]~18 (
// Equation(s):
// \controlador1|dado_lido[13]~18_combout  = (\controlador1|decodificador1|sw~0_combout  & ((\SW[13]~input_o ) # ((\memoriaDados|ram~52_combout  & !\controlador1|decodificador1|LessThan0~7_combout )))) # (!\controlador1|decodificador1|sw~0_combout  & 
// (((\memoriaDados|ram~52_combout  & !\controlador1|decodificador1|LessThan0~7_combout ))))

	.dataa(\controlador1|decodificador1|sw~0_combout ),
	.datab(\SW[13]~input_o ),
	.datac(\memoriaDados|ram~52_combout ),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[13]~18 .lut_mask = 16'h88F8;
defparam \controlador1|dado_lido[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[14]~19 (
// Equation(s):
// \controlador1|dado_lido[14]~19_combout  = (\controlador1|decodificador1|sw~0_combout  & ((\SW[14]~input_o ) # ((\memoriaDados|ram~53_combout  & !\controlador1|decodificador1|LessThan0~7_combout )))) # (!\controlador1|decodificador1|sw~0_combout  & 
// (((\memoriaDados|ram~53_combout  & !\controlador1|decodificador1|LessThan0~7_combout ))))

	.dataa(\controlador1|decodificador1|sw~0_combout ),
	.datab(\SW[14]~input_o ),
	.datac(\memoriaDados|ram~53_combout ),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[14]~19 .lut_mask = 16'h88F8;
defparam \controlador1|dado_lido[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[15]~20 (
// Equation(s):
// \controlador1|dado_lido[15]~20_combout  = (\controlador1|decodificador1|sw~0_combout  & ((\SW[15]~input_o ) # ((\memoriaDados|ram~54_combout  & !\controlador1|decodificador1|LessThan0~7_combout )))) # (!\controlador1|decodificador1|sw~0_combout  & 
// (((\memoriaDados|ram~54_combout  & !\controlador1|decodificador1|LessThan0~7_combout ))))

	.dataa(\controlador1|decodificador1|sw~0_combout ),
	.datab(\SW[15]~input_o ),
	.datac(\memoriaDados|ram~54_combout ),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[15]~20 .lut_mask = 16'h88F8;
defparam \controlador1|dado_lido[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[16]~21 (
// Equation(s):
// \controlador1|dado_lido[16]~21_combout  = (\controlador1|decodificador1|sw~0_combout  & ((\SW[16]~input_o ) # ((\memoriaDados|ram~55_combout  & !\controlador1|decodificador1|LessThan0~7_combout )))) # (!\controlador1|decodificador1|sw~0_combout  & 
// (((\memoriaDados|ram~55_combout  & !\controlador1|decodificador1|LessThan0~7_combout ))))

	.dataa(\controlador1|decodificador1|sw~0_combout ),
	.datab(\SW[16]~input_o ),
	.datac(\memoriaDados|ram~55_combout ),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[16]~21 .lut_mask = 16'h88F8;
defparam \controlador1|dado_lido[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[17]~22 (
// Equation(s):
// \controlador1|dado_lido[17]~22_combout  = (\controlador1|decodificador1|sw~0_combout  & ((\SW[17]~input_o ) # ((\memoriaDados|ram~56_combout  & !\controlador1|decodificador1|LessThan0~7_combout )))) # (!\controlador1|decodificador1|sw~0_combout  & 
// (((\memoriaDados|ram~56_combout  & !\controlador1|decodificador1|LessThan0~7_combout ))))

	.dataa(\controlador1|decodificador1|sw~0_combout ),
	.datab(\SW[17]~input_o ),
	.datac(\memoriaDados|ram~56_combout ),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[17]~22_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[17]~22 .lut_mask = 16'h88F8;
defparam \controlador1|dado_lido[17]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[18]~23 (
// Equation(s):
// \controlador1|dado_lido[18]~23_combout  = (!\controlador1|decodificador1|LessThan0~7_combout  & ((\memoriaDados|ram_rtl_0_bypass [50] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [50] & 
// ((\memoriaDados|ram_rtl_0_bypass [49])))))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [49]),
	.datac(\memoriaDados|ram_rtl_0_bypass [50]),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[18]~23_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[18]~23 .lut_mask = 16'h00AC;
defparam \controlador1|dado_lido[18]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[19]~24 (
// Equation(s):
// \controlador1|dado_lido[19]~24_combout  = (!\controlador1|decodificador1|LessThan0~7_combout  & ((\memoriaDados|ram_rtl_0_bypass [52] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a19~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [52] & 
// ((\memoriaDados|ram_rtl_0_bypass [51])))))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [51]),
	.datac(\memoriaDados|ram_rtl_0_bypass [52]),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[19]~24_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[19]~24 .lut_mask = 16'h00AC;
defparam \controlador1|dado_lido[19]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[20]~25 (
// Equation(s):
// \controlador1|dado_lido[20]~25_combout  = (!\controlador1|decodificador1|LessThan0~7_combout  & ((\memoriaDados|ram_rtl_0_bypass [54] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [54] & 
// ((\memoriaDados|ram_rtl_0_bypass [53])))))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [53]),
	.datac(\memoriaDados|ram_rtl_0_bypass [54]),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[20]~25_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[20]~25 .lut_mask = 16'h00AC;
defparam \controlador1|dado_lido[20]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[21]~26 (
// Equation(s):
// \controlador1|dado_lido[21]~26_combout  = (!\controlador1|decodificador1|LessThan0~7_combout  & ((\memoriaDados|ram_rtl_0_bypass [56] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a21~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [56] & 
// ((\memoriaDados|ram_rtl_0_bypass [55])))))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [55]),
	.datac(\memoriaDados|ram_rtl_0_bypass [56]),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[21]~26_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[21]~26 .lut_mask = 16'h00AC;
defparam \controlador1|dado_lido[21]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[22]~27 (
// Equation(s):
// \controlador1|dado_lido[22]~27_combout  = (!\controlador1|decodificador1|LessThan0~7_combout  & ((\memoriaDados|ram_rtl_0_bypass [58] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a22~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [58] & 
// ((\memoriaDados|ram_rtl_0_bypass [57])))))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [57]),
	.datac(\memoriaDados|ram_rtl_0_bypass [58]),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[22]~27_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[22]~27 .lut_mask = 16'h00AC;
defparam \controlador1|dado_lido[22]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[23]~28 (
// Equation(s):
// \controlador1|dado_lido[23]~28_combout  = (!\controlador1|decodificador1|LessThan0~7_combout  & ((\memoriaDados|ram_rtl_0_bypass [60] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a23~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [60] & 
// ((\memoriaDados|ram_rtl_0_bypass [59])))))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [59]),
	.datac(\memoriaDados|ram_rtl_0_bypass [60]),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[23]~28_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[23]~28 .lut_mask = 16'h00AC;
defparam \controlador1|dado_lido[23]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[24]~29 (
// Equation(s):
// \controlador1|dado_lido[24]~29_combout  = (!\controlador1|decodificador1|LessThan0~7_combout  & ((\memoriaDados|ram_rtl_0_bypass [62] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a24~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [62] & 
// ((\memoriaDados|ram_rtl_0_bypass [61])))))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [61]),
	.datac(\memoriaDados|ram_rtl_0_bypass [62]),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[24]~29_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[24]~29 .lut_mask = 16'h00AC;
defparam \controlador1|dado_lido[24]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[25]~30 (
// Equation(s):
// \controlador1|dado_lido[25]~30_combout  = (!\controlador1|decodificador1|LessThan0~7_combout  & ((\memoriaDados|ram_rtl_0_bypass [64] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a25~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [64] & 
// ((\memoriaDados|ram_rtl_0_bypass [63])))))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [63]),
	.datac(\memoriaDados|ram_rtl_0_bypass [64]),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[25]~30_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[25]~30 .lut_mask = 16'h00AC;
defparam \controlador1|dado_lido[25]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[26]~31 (
// Equation(s):
// \controlador1|dado_lido[26]~31_combout  = (!\controlador1|decodificador1|LessThan0~7_combout  & ((\memoriaDados|ram_rtl_0_bypass [66] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a26~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [66] & 
// ((\memoriaDados|ram_rtl_0_bypass [65])))))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [65]),
	.datac(\memoriaDados|ram_rtl_0_bypass [66]),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[26]~31_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[26]~31 .lut_mask = 16'h00AC;
defparam \controlador1|dado_lido[26]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[27]~32 (
// Equation(s):
// \controlador1|dado_lido[27]~32_combout  = (!\controlador1|decodificador1|LessThan0~7_combout  & ((\memoriaDados|ram_rtl_0_bypass [68] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a27~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [68] & 
// ((\memoriaDados|ram_rtl_0_bypass [67])))))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [67]),
	.datac(\memoriaDados|ram_rtl_0_bypass [68]),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[27]~32_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[27]~32 .lut_mask = 16'h00AC;
defparam \controlador1|dado_lido[27]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[28]~33 (
// Equation(s):
// \controlador1|dado_lido[28]~33_combout  = (!\controlador1|decodificador1|LessThan0~7_combout  & ((\memoriaDados|ram_rtl_0_bypass [70] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a28~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [70] & 
// ((\memoriaDados|ram_rtl_0_bypass [69])))))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [69]),
	.datac(\memoriaDados|ram_rtl_0_bypass [70]),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[28]~33_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[28]~33 .lut_mask = 16'h00AC;
defparam \controlador1|dado_lido[28]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[29]~34 (
// Equation(s):
// \controlador1|dado_lido[29]~34_combout  = (!\controlador1|decodificador1|LessThan0~7_combout  & ((\memoriaDados|ram_rtl_0_bypass [72] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [72] & 
// ((\memoriaDados|ram_rtl_0_bypass [71])))))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [71]),
	.datac(\memoriaDados|ram_rtl_0_bypass [72]),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[29]~34_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[29]~34 .lut_mask = 16'h00AC;
defparam \controlador1|dado_lido[29]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[30]~35 (
// Equation(s):
// \controlador1|dado_lido[30]~35_combout  = (!\controlador1|decodificador1|LessThan0~7_combout  & ((\memoriaDados|ram_rtl_0_bypass [74] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a30~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [74] & 
// ((\memoriaDados|ram_rtl_0_bypass [73])))))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [73]),
	.datac(\memoriaDados|ram_rtl_0_bypass [74]),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[30]~35 .lut_mask = 16'h00AC;
defparam \controlador1|dado_lido[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|dado_lido[31]~36 (
// Equation(s):
// \controlador1|dado_lido[31]~36_combout  = (!\controlador1|decodificador1|LessThan0~7_combout  & ((\memoriaDados|ram_rtl_0_bypass [76] & (\memoriaDados|ram_rtl_0|auto_generated|ram_block1a31~portbdataout )) # (!\memoriaDados|ram_rtl_0_bypass [76] & 
// ((\memoriaDados|ram_rtl_0_bypass [75])))))

	.dataa(\memoriaDados|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datab(\memoriaDados|ram_rtl_0_bypass [75]),
	.datac(\memoriaDados|ram_rtl_0_bypass [76]),
	.datad(\controlador1|decodificador1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\controlador1|dado_lido[31]~36_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|dado_lido[31]~36 .lut_mask = 16'h00AC;
defparam \controlador1|dado_lido[31]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[10]~46 (
// Equation(s):
// \PC|q[10]~46_combout  = (\PC|q [10] & (\PC|q[9]~45  $ (GND))) # (!\PC|q [10] & (!\PC|q[9]~45  & VCC))
// \PC|q[10]~47  = CARRY((\PC|q [10] & !\PC|q[9]~45 ))

	.dataa(\PC|q [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[9]~45 ),
	.combout(\PC|q[10]~46_combout ),
	.cout(\PC|q[10]~47 ));
// synopsys translate_off
defparam \PC|q[10]~46 .lut_mask = 16'hA50A;
defparam \PC|q[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[10] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[10]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[10] .is_wysiwyg = "true";
defparam \PC|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[11]~48 (
// Equation(s):
// \PC|q[11]~48_combout  = (\PC|q [11] & (!\PC|q[10]~47 )) # (!\PC|q [11] & ((\PC|q[10]~47 ) # (GND)))
// \PC|q[11]~49  = CARRY((!\PC|q[10]~47 ) # (!\PC|q [11]))

	.dataa(\PC|q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[10]~47 ),
	.combout(\PC|q[11]~48_combout ),
	.cout(\PC|q[11]~49 ));
// synopsys translate_off
defparam \PC|q[11]~48 .lut_mask = 16'h5A5F;
defparam \PC|q[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[11] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[11]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[11] .is_wysiwyg = "true";
defparam \PC|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[12]~50 (
// Equation(s):
// \PC|q[12]~50_combout  = (\PC|q [12] & (\PC|q[11]~49  $ (GND))) # (!\PC|q [12] & (!\PC|q[11]~49  & VCC))
// \PC|q[12]~51  = CARRY((\PC|q [12] & !\PC|q[11]~49 ))

	.dataa(\PC|q [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[11]~49 ),
	.combout(\PC|q[12]~50_combout ),
	.cout(\PC|q[12]~51 ));
// synopsys translate_off
defparam \PC|q[12]~50 .lut_mask = 16'hA50A;
defparam \PC|q[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[12] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[12]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[12] .is_wysiwyg = "true";
defparam \PC|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[13]~52 (
// Equation(s):
// \PC|q[13]~52_combout  = (\PC|q [13] & (!\PC|q[12]~51 )) # (!\PC|q [13] & ((\PC|q[12]~51 ) # (GND)))
// \PC|q[13]~53  = CARRY((!\PC|q[12]~51 ) # (!\PC|q [13]))

	.dataa(\PC|q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[12]~51 ),
	.combout(\PC|q[13]~52_combout ),
	.cout(\PC|q[13]~53 ));
// synopsys translate_off
defparam \PC|q[13]~52 .lut_mask = 16'h5A5F;
defparam \PC|q[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[13] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[13]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[13] .is_wysiwyg = "true";
defparam \PC|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[14]~54 (
// Equation(s):
// \PC|q[14]~54_combout  = (\PC|q [14] & (\PC|q[13]~53  $ (GND))) # (!\PC|q [14] & (!\PC|q[13]~53  & VCC))
// \PC|q[14]~55  = CARRY((\PC|q [14] & !\PC|q[13]~53 ))

	.dataa(\PC|q [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[13]~53 ),
	.combout(\PC|q[14]~54_combout ),
	.cout(\PC|q[14]~55 ));
// synopsys translate_off
defparam \PC|q[14]~54 .lut_mask = 16'hA50A;
defparam \PC|q[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[14] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[14]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[14] .is_wysiwyg = "true";
defparam \PC|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[15]~56 (
// Equation(s):
// \PC|q[15]~56_combout  = (\PC|q [15] & (!\PC|q[14]~55 )) # (!\PC|q [15] & ((\PC|q[14]~55 ) # (GND)))
// \PC|q[15]~57  = CARRY((!\PC|q[14]~55 ) # (!\PC|q [15]))

	.dataa(\PC|q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[14]~55 ),
	.combout(\PC|q[15]~56_combout ),
	.cout(\PC|q[15]~57 ));
// synopsys translate_off
defparam \PC|q[15]~56 .lut_mask = 16'h5A5F;
defparam \PC|q[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[15] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[15]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[15] .is_wysiwyg = "true";
defparam \PC|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[16]~58 (
// Equation(s):
// \PC|q[16]~58_combout  = (\PC|q [16] & (\PC|q[15]~57  $ (GND))) # (!\PC|q [16] & (!\PC|q[15]~57  & VCC))
// \PC|q[16]~59  = CARRY((\PC|q [16] & !\PC|q[15]~57 ))

	.dataa(\PC|q [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[15]~57 ),
	.combout(\PC|q[16]~58_combout ),
	.cout(\PC|q[16]~59 ));
// synopsys translate_off
defparam \PC|q[16]~58 .lut_mask = 16'hA50A;
defparam \PC|q[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[16] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[16]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[16] .is_wysiwyg = "true";
defparam \PC|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[17]~60 (
// Equation(s):
// \PC|q[17]~60_combout  = (\PC|q [17] & (!\PC|q[16]~59 )) # (!\PC|q [17] & ((\PC|q[16]~59 ) # (GND)))
// \PC|q[17]~61  = CARRY((!\PC|q[16]~59 ) # (!\PC|q [17]))

	.dataa(\PC|q [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[16]~59 ),
	.combout(\PC|q[17]~60_combout ),
	.cout(\PC|q[17]~61 ));
// synopsys translate_off
defparam \PC|q[17]~60 .lut_mask = 16'h5A5F;
defparam \PC|q[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[17] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[17]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[17] .is_wysiwyg = "true";
defparam \PC|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[18]~62 (
// Equation(s):
// \PC|q[18]~62_combout  = (\PC|q [18] & (\PC|q[17]~61  $ (GND))) # (!\PC|q [18] & (!\PC|q[17]~61  & VCC))
// \PC|q[18]~63  = CARRY((\PC|q [18] & !\PC|q[17]~61 ))

	.dataa(\PC|q [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[17]~61 ),
	.combout(\PC|q[18]~62_combout ),
	.cout(\PC|q[18]~63 ));
// synopsys translate_off
defparam \PC|q[18]~62 .lut_mask = 16'hA50A;
defparam \PC|q[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[18] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[18]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[18] .is_wysiwyg = "true";
defparam \PC|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[19]~64 (
// Equation(s):
// \PC|q[19]~64_combout  = (\PC|q [19] & (!\PC|q[18]~63 )) # (!\PC|q [19] & ((\PC|q[18]~63 ) # (GND)))
// \PC|q[19]~65  = CARRY((!\PC|q[18]~63 ) # (!\PC|q [19]))

	.dataa(\PC|q [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[18]~63 ),
	.combout(\PC|q[19]~64_combout ),
	.cout(\PC|q[19]~65 ));
// synopsys translate_off
defparam \PC|q[19]~64 .lut_mask = 16'h5A5F;
defparam \PC|q[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[19] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[19]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[19] .is_wysiwyg = "true";
defparam \PC|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[20]~66 (
// Equation(s):
// \PC|q[20]~66_combout  = (\PC|q [20] & (\PC|q[19]~65  $ (GND))) # (!\PC|q [20] & (!\PC|q[19]~65  & VCC))
// \PC|q[20]~67  = CARRY((\PC|q [20] & !\PC|q[19]~65 ))

	.dataa(\PC|q [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[19]~65 ),
	.combout(\PC|q[20]~66_combout ),
	.cout(\PC|q[20]~67 ));
// synopsys translate_off
defparam \PC|q[20]~66 .lut_mask = 16'hA50A;
defparam \PC|q[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[20] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[20]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[20] .is_wysiwyg = "true";
defparam \PC|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[21]~68 (
// Equation(s):
// \PC|q[21]~68_combout  = (\PC|q [21] & (!\PC|q[20]~67 )) # (!\PC|q [21] & ((\PC|q[20]~67 ) # (GND)))
// \PC|q[21]~69  = CARRY((!\PC|q[20]~67 ) # (!\PC|q [21]))

	.dataa(\PC|q [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[20]~67 ),
	.combout(\PC|q[21]~68_combout ),
	.cout(\PC|q[21]~69 ));
// synopsys translate_off
defparam \PC|q[21]~68 .lut_mask = 16'h5A5F;
defparam \PC|q[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[21] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[21]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[21] .is_wysiwyg = "true";
defparam \PC|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[22]~70 (
// Equation(s):
// \PC|q[22]~70_combout  = (\PC|q [22] & (\PC|q[21]~69  $ (GND))) # (!\PC|q [22] & (!\PC|q[21]~69  & VCC))
// \PC|q[22]~71  = CARRY((\PC|q [22] & !\PC|q[21]~69 ))

	.dataa(\PC|q [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[21]~69 ),
	.combout(\PC|q[22]~70_combout ),
	.cout(\PC|q[22]~71 ));
// synopsys translate_off
defparam \PC|q[22]~70 .lut_mask = 16'hA50A;
defparam \PC|q[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[22] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[22]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[22] .is_wysiwyg = "true";
defparam \PC|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[23]~72 (
// Equation(s):
// \PC|q[23]~72_combout  = (\PC|q [23] & (!\PC|q[22]~71 )) # (!\PC|q [23] & ((\PC|q[22]~71 ) # (GND)))
// \PC|q[23]~73  = CARRY((!\PC|q[22]~71 ) # (!\PC|q [23]))

	.dataa(\PC|q [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[22]~71 ),
	.combout(\PC|q[23]~72_combout ),
	.cout(\PC|q[23]~73 ));
// synopsys translate_off
defparam \PC|q[23]~72 .lut_mask = 16'h5A5F;
defparam \PC|q[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[23] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[23]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[23] .is_wysiwyg = "true";
defparam \PC|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[24]~74 (
// Equation(s):
// \PC|q[24]~74_combout  = (\PC|q [24] & (\PC|q[23]~73  $ (GND))) # (!\PC|q [24] & (!\PC|q[23]~73  & VCC))
// \PC|q[24]~75  = CARRY((\PC|q [24] & !\PC|q[23]~73 ))

	.dataa(\PC|q [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[23]~73 ),
	.combout(\PC|q[24]~74_combout ),
	.cout(\PC|q[24]~75 ));
// synopsys translate_off
defparam \PC|q[24]~74 .lut_mask = 16'hA50A;
defparam \PC|q[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[24] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[24]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[24] .is_wysiwyg = "true";
defparam \PC|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[25]~76 (
// Equation(s):
// \PC|q[25]~76_combout  = (\PC|q [25] & (!\PC|q[24]~75 )) # (!\PC|q [25] & ((\PC|q[24]~75 ) # (GND)))
// \PC|q[25]~77  = CARRY((!\PC|q[24]~75 ) # (!\PC|q [25]))

	.dataa(\PC|q [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[24]~75 ),
	.combout(\PC|q[25]~76_combout ),
	.cout(\PC|q[25]~77 ));
// synopsys translate_off
defparam \PC|q[25]~76 .lut_mask = 16'h5A5F;
defparam \PC|q[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[25] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[25]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[25] .is_wysiwyg = "true";
defparam \PC|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[26]~78 (
// Equation(s):
// \PC|q[26]~78_combout  = (\PC|q [26] & (\PC|q[25]~77  $ (GND))) # (!\PC|q [26] & (!\PC|q[25]~77  & VCC))
// \PC|q[26]~79  = CARRY((\PC|q [26] & !\PC|q[25]~77 ))

	.dataa(\PC|q [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[25]~77 ),
	.combout(\PC|q[26]~78_combout ),
	.cout(\PC|q[26]~79 ));
// synopsys translate_off
defparam \PC|q[26]~78 .lut_mask = 16'hA50A;
defparam \PC|q[26]~78 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[26] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[26]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[26] .is_wysiwyg = "true";
defparam \PC|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[27]~80 (
// Equation(s):
// \PC|q[27]~80_combout  = (\PC|q [27] & (!\PC|q[26]~79 )) # (!\PC|q [27] & ((\PC|q[26]~79 ) # (GND)))
// \PC|q[27]~81  = CARRY((!\PC|q[26]~79 ) # (!\PC|q [27]))

	.dataa(\PC|q [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[26]~79 ),
	.combout(\PC|q[27]~80_combout ),
	.cout(\PC|q[27]~81 ));
// synopsys translate_off
defparam \PC|q[27]~80 .lut_mask = 16'h5A5F;
defparam \PC|q[27]~80 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[27] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[27]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[27] .is_wysiwyg = "true";
defparam \PC|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[28]~82 (
// Equation(s):
// \PC|q[28]~82_combout  = (\PC|q [28] & (\PC|q[27]~81  $ (GND))) # (!\PC|q [28] & (!\PC|q[27]~81  & VCC))
// \PC|q[28]~83  = CARRY((\PC|q [28] & !\PC|q[27]~81 ))

	.dataa(\PC|q [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[27]~81 ),
	.combout(\PC|q[28]~82_combout ),
	.cout(\PC|q[28]~83 ));
// synopsys translate_off
defparam \PC|q[28]~82 .lut_mask = 16'hA50A;
defparam \PC|q[28]~82 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[28] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[28]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[28] .is_wysiwyg = "true";
defparam \PC|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[29]~84 (
// Equation(s):
// \PC|q[29]~84_combout  = (\PC|q [29] & (!\PC|q[28]~83 )) # (!\PC|q [29] & ((\PC|q[28]~83 ) # (GND)))
// \PC|q[29]~85  = CARRY((!\PC|q[28]~83 ) # (!\PC|q [29]))

	.dataa(\PC|q [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[28]~83 ),
	.combout(\PC|q[29]~84_combout ),
	.cout(\PC|q[29]~85 ));
// synopsys translate_off
defparam \PC|q[29]~84 .lut_mask = 16'h5A5F;
defparam \PC|q[29]~84 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[29] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[29]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[29] .is_wysiwyg = "true";
defparam \PC|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[30]~86 (
// Equation(s):
// \PC|q[30]~86_combout  = (\PC|q [30] & (\PC|q[29]~85  $ (GND))) # (!\PC|q [30] & (!\PC|q[29]~85  & VCC))
// \PC|q[30]~87  = CARRY((\PC|q [30] & !\PC|q[29]~85 ))

	.dataa(\PC|q [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|q[29]~85 ),
	.combout(\PC|q[30]~86_combout ),
	.cout(\PC|q[30]~87 ));
// synopsys translate_off
defparam \PC|q[30]~86 .lut_mask = 16'hA50A;
defparam \PC|q[30]~86 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[30] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[30]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[30] .is_wysiwyg = "true";
defparam \PC|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[31]~88 (
// Equation(s):
// \PC|q[31]~88_combout  = \PC|q [31] $ (\PC|q[30]~87 )

	.dataa(\PC|q [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\PC|q[30]~87 ),
	.combout(\PC|q[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[31]~88 .lut_mask = 16'h5A5A;
defparam \PC|q[31]~88 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|q[31] (
	.clk(\CLOCK_50~input_o ),
	.d(\PC|q[31]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[31] .is_wysiwyg = "true";
defparam \PC|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|decodificador1|leds~0 (
// Equation(s):
// \controlador1|decodificador1|leds~0_combout  = (\controlador1|decodificador1|seg7~4_combout  & (!\ula|mux4|Mux31~0_combout  & !\ula|mux4|Mux30~0_combout ))

	.dataa(\controlador1|decodificador1|seg7~4_combout ),
	.datab(gnd),
	.datac(\ula|mux4|Mux31~0_combout ),
	.datad(\ula|mux4|Mux30~0_combout ),
	.cin(gnd),
	.combout(\controlador1|decodificador1|leds~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|decodificador1|leds~0 .lut_mask = 16'h000A;
defparam \controlador1|decodificador1|leds~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[8] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[8]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[8] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[8] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[9] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[9]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[9] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[9] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[10] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[10] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[10] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[11] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[11]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[11] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[11] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[12] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[12]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[12] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[12] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[13] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[13]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[13] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[13] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[14] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[14]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[14] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[14] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[15] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[15]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[15] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[15] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[16] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[16]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[16] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[16] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[17] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[17]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[17] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[17] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[18] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[18]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[18] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[18] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[19] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[19]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[19] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[19] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[20] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[20]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[20] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[20] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[21] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[21]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[21] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[21] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[22] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[22]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[22] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[22] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[23] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[23]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[23] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[23] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[24] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[24]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[24] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[24] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[25] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[25]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[25] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[25] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[0] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[0] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[1] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[1] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[2] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[2] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[3] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[3] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[4] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[4]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[4] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[4] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[5] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[5] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[5] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[6] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[6]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[6] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[6] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_leds|q[7] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[7]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|leds~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_leds|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_leds|q[7] .is_wysiwyg = "true";
defparam \controlador1|reg_leds|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|decodificador1|seg7~5 (
// Equation(s):
// \controlador1|decodificador1|seg7~5_combout  = (\ula|mux4|Mux31~0_combout  & (\ula|mux4|Mux30~0_combout  & \controlador1|decodificador1|seg7~4_combout ))

	.dataa(\ula|mux4|Mux31~0_combout ),
	.datab(\ula|mux4|Mux30~0_combout ),
	.datac(\controlador1|decodificador1|seg7~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controlador1|decodificador1|seg7~5_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|decodificador1|seg7~5 .lut_mask = 16'h8080;
defparam \controlador1|decodificador1|seg7~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[2] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[2] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[1] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[1] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[0] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[0] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[3] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX0|rascSaida7seg[0]~0 (
// Equation(s):
// \controlador1|conv_HEX0|rascSaida7seg[0]~0_combout  = (\controlador1|reg_seg7|q [2] & (!\controlador1|reg_seg7|q [1] & (\controlador1|reg_seg7|q [0] $ (!\controlador1|reg_seg7|q [3])))) # (!\controlador1|reg_seg7|q [2] & (\controlador1|reg_seg7|q [0] & 
// (\controlador1|reg_seg7|q [1] $ (!\controlador1|reg_seg7|q [3]))))

	.dataa(\controlador1|reg_seg7|q [2]),
	.datab(\controlador1|reg_seg7|q [1]),
	.datac(\controlador1|reg_seg7|q [0]),
	.datad(\controlador1|reg_seg7|q [3]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX0|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX0|rascSaida7seg[0]~0 .lut_mask = 16'h6012;
defparam \controlador1|conv_HEX0|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX0|rascSaida7seg[1]~1 (
// Equation(s):
// \controlador1|conv_HEX0|rascSaida7seg[1]~1_combout  = (\controlador1|reg_seg7|q [1] & ((\controlador1|reg_seg7|q [0] & (\controlador1|reg_seg7|q [3])) # (!\controlador1|reg_seg7|q [0] & ((\controlador1|reg_seg7|q [2]))))) # (!\controlador1|reg_seg7|q [1] 
// & (\controlador1|reg_seg7|q [2] & (\controlador1|reg_seg7|q [3] $ (\controlador1|reg_seg7|q [0]))))

	.dataa(\controlador1|reg_seg7|q [1]),
	.datab(\controlador1|reg_seg7|q [3]),
	.datac(\controlador1|reg_seg7|q [2]),
	.datad(\controlador1|reg_seg7|q [0]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX0|rascSaida7seg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX0|rascSaida7seg[1]~1 .lut_mask = 16'h98E0;
defparam \controlador1|conv_HEX0|rascSaida7seg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX0|rascSaida7seg[2]~2 (
// Equation(s):
// \controlador1|conv_HEX0|rascSaida7seg[2]~2_combout  = (\controlador1|reg_seg7|q [2] & (((\controlador1|reg_seg7|q [0] & !\controlador1|reg_seg7|q [1])) # (!\controlador1|reg_seg7|q [3]))) # (!\controlador1|reg_seg7|q [2] & ((\controlador1|reg_seg7|q [0]) 
// # ((\controlador1|reg_seg7|q [3]) # (!\controlador1|reg_seg7|q [1]))))

	.dataa(\controlador1|reg_seg7|q [0]),
	.datab(\controlador1|reg_seg7|q [1]),
	.datac(\controlador1|reg_seg7|q [2]),
	.datad(\controlador1|reg_seg7|q [3]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX0|rascSaida7seg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX0|rascSaida7seg[2]~2 .lut_mask = 16'h2FFB;
defparam \controlador1|conv_HEX0|rascSaida7seg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX0|rascSaida7seg[3]~3 (
// Equation(s):
// \controlador1|conv_HEX0|rascSaida7seg[3]~3_combout  = (\controlador1|reg_seg7|q [1] & ((\controlador1|reg_seg7|q [2] & ((\controlador1|reg_seg7|q [0]))) # (!\controlador1|reg_seg7|q [2] & (\controlador1|reg_seg7|q [3] & !\controlador1|reg_seg7|q [0])))) # 
// (!\controlador1|reg_seg7|q [1] & (!\controlador1|reg_seg7|q [3] & (\controlador1|reg_seg7|q [2] $ (\controlador1|reg_seg7|q [0]))))

	.dataa(\controlador1|reg_seg7|q [3]),
	.datab(\controlador1|reg_seg7|q [2]),
	.datac(\controlador1|reg_seg7|q [1]),
	.datad(\controlador1|reg_seg7|q [0]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX0|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX0|rascSaida7seg[3]~3 .lut_mask = 16'hC124;
defparam \controlador1|conv_HEX0|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX0|rascSaida7seg[4]~4 (
// Equation(s):
// \controlador1|conv_HEX0|rascSaida7seg[4]~4_combout  = (\controlador1|reg_seg7|q [1] & (!\controlador1|reg_seg7|q [3] & (\controlador1|reg_seg7|q [0]))) # (!\controlador1|reg_seg7|q [1] & ((\controlador1|reg_seg7|q [2] & (!\controlador1|reg_seg7|q [3])) # 
// (!\controlador1|reg_seg7|q [2] & ((\controlador1|reg_seg7|q [0])))))

	.dataa(\controlador1|reg_seg7|q [3]),
	.datab(\controlador1|reg_seg7|q [1]),
	.datac(\controlador1|reg_seg7|q [0]),
	.datad(\controlador1|reg_seg7|q [2]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX0|rascSaida7seg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX0|rascSaida7seg[4]~4 .lut_mask = 16'h5170;
defparam \controlador1|conv_HEX0|rascSaida7seg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX0|rascSaida7seg[5]~5 (
// Equation(s):
// \controlador1|conv_HEX0|rascSaida7seg[5]~5_combout  = (\controlador1|reg_seg7|q [0] & (\controlador1|reg_seg7|q [3] $ (((\controlador1|reg_seg7|q [1]) # (!\controlador1|reg_seg7|q [2]))))) # (!\controlador1|reg_seg7|q [0] & (!\controlador1|reg_seg7|q [2] 
// & (\controlador1|reg_seg7|q [1] & !\controlador1|reg_seg7|q [3])))

	.dataa(\controlador1|reg_seg7|q [0]),
	.datab(\controlador1|reg_seg7|q [2]),
	.datac(\controlador1|reg_seg7|q [1]),
	.datad(\controlador1|reg_seg7|q [3]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX0|rascSaida7seg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX0|rascSaida7seg[5]~5 .lut_mask = 16'h08B2;
defparam \controlador1|conv_HEX0|rascSaida7seg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX0|rascSaida7seg[6]~6 (
// Equation(s):
// \controlador1|conv_HEX0|rascSaida7seg[6]~6_combout  = (\controlador1|reg_seg7|q [0] & (!\controlador1|reg_seg7|q [3] & (\controlador1|reg_seg7|q [2] $ (!\controlador1|reg_seg7|q [1])))) # (!\controlador1|reg_seg7|q [0] & (!\controlador1|reg_seg7|q [1] & 
// (\controlador1|reg_seg7|q [2] $ (!\controlador1|reg_seg7|q [3]))))

	.dataa(\controlador1|reg_seg7|q [2]),
	.datab(\controlador1|reg_seg7|q [0]),
	.datac(\controlador1|reg_seg7|q [1]),
	.datad(\controlador1|reg_seg7|q [3]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX0|rascSaida7seg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX0|rascSaida7seg[6]~6 .lut_mask = 16'h0285;
defparam \controlador1|conv_HEX0|rascSaida7seg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[6] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[6]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[6] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[6] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[5] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[5] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[5] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[4] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[4]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[4] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[4] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[7] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[7]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[7] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX1|rascSaida7seg[0]~0 (
// Equation(s):
// \controlador1|conv_HEX1|rascSaida7seg[0]~0_combout  = (\controlador1|reg_seg7|q [6] & (!\controlador1|reg_seg7|q [5] & (\controlador1|reg_seg7|q [4] $ (!\controlador1|reg_seg7|q [7])))) # (!\controlador1|reg_seg7|q [6] & (\controlador1|reg_seg7|q [4] & 
// (\controlador1|reg_seg7|q [5] $ (!\controlador1|reg_seg7|q [7]))))

	.dataa(\controlador1|reg_seg7|q [6]),
	.datab(\controlador1|reg_seg7|q [5]),
	.datac(\controlador1|reg_seg7|q [4]),
	.datad(\controlador1|reg_seg7|q [7]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX1|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX1|rascSaida7seg[0]~0 .lut_mask = 16'h6012;
defparam \controlador1|conv_HEX1|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX1|rascSaida7seg[1]~1 (
// Equation(s):
// \controlador1|conv_HEX1|rascSaida7seg[1]~1_combout  = (\controlador1|reg_seg7|q [5] & ((\controlador1|reg_seg7|q [4] & (\controlador1|reg_seg7|q [7])) # (!\controlador1|reg_seg7|q [4] & ((\controlador1|reg_seg7|q [6]))))) # (!\controlador1|reg_seg7|q [5] 
// & (\controlador1|reg_seg7|q [6] & (\controlador1|reg_seg7|q [7] $ (\controlador1|reg_seg7|q [4]))))

	.dataa(\controlador1|reg_seg7|q [5]),
	.datab(\controlador1|reg_seg7|q [7]),
	.datac(\controlador1|reg_seg7|q [6]),
	.datad(\controlador1|reg_seg7|q [4]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX1|rascSaida7seg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX1|rascSaida7seg[1]~1 .lut_mask = 16'h98E0;
defparam \controlador1|conv_HEX1|rascSaida7seg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX1|rascSaida7seg[2]~2 (
// Equation(s):
// \controlador1|conv_HEX1|rascSaida7seg[2]~2_combout  = (\controlador1|reg_seg7|q [6] & (((\controlador1|reg_seg7|q [4] & !\controlador1|reg_seg7|q [5])) # (!\controlador1|reg_seg7|q [7]))) # (!\controlador1|reg_seg7|q [6] & ((\controlador1|reg_seg7|q [4]) 
// # ((\controlador1|reg_seg7|q [7]) # (!\controlador1|reg_seg7|q [5]))))

	.dataa(\controlador1|reg_seg7|q [4]),
	.datab(\controlador1|reg_seg7|q [5]),
	.datac(\controlador1|reg_seg7|q [6]),
	.datad(\controlador1|reg_seg7|q [7]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX1|rascSaida7seg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX1|rascSaida7seg[2]~2 .lut_mask = 16'h2FFB;
defparam \controlador1|conv_HEX1|rascSaida7seg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX1|rascSaida7seg[3]~3 (
// Equation(s):
// \controlador1|conv_HEX1|rascSaida7seg[3]~3_combout  = (\controlador1|reg_seg7|q [5] & ((\controlador1|reg_seg7|q [6] & ((\controlador1|reg_seg7|q [4]))) # (!\controlador1|reg_seg7|q [6] & (\controlador1|reg_seg7|q [7] & !\controlador1|reg_seg7|q [4])))) # 
// (!\controlador1|reg_seg7|q [5] & (!\controlador1|reg_seg7|q [7] & (\controlador1|reg_seg7|q [6] $ (\controlador1|reg_seg7|q [4]))))

	.dataa(\controlador1|reg_seg7|q [7]),
	.datab(\controlador1|reg_seg7|q [6]),
	.datac(\controlador1|reg_seg7|q [5]),
	.datad(\controlador1|reg_seg7|q [4]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX1|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX1|rascSaida7seg[3]~3 .lut_mask = 16'hC124;
defparam \controlador1|conv_HEX1|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX1|rascSaida7seg[4]~4 (
// Equation(s):
// \controlador1|conv_HEX1|rascSaida7seg[4]~4_combout  = (\controlador1|reg_seg7|q [5] & (!\controlador1|reg_seg7|q [7] & (\controlador1|reg_seg7|q [4]))) # (!\controlador1|reg_seg7|q [5] & ((\controlador1|reg_seg7|q [6] & (!\controlador1|reg_seg7|q [7])) # 
// (!\controlador1|reg_seg7|q [6] & ((\controlador1|reg_seg7|q [4])))))

	.dataa(\controlador1|reg_seg7|q [7]),
	.datab(\controlador1|reg_seg7|q [5]),
	.datac(\controlador1|reg_seg7|q [4]),
	.datad(\controlador1|reg_seg7|q [6]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX1|rascSaida7seg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX1|rascSaida7seg[4]~4 .lut_mask = 16'h5170;
defparam \controlador1|conv_HEX1|rascSaida7seg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX1|rascSaida7seg[5]~5 (
// Equation(s):
// \controlador1|conv_HEX1|rascSaida7seg[5]~5_combout  = (\controlador1|reg_seg7|q [4] & (\controlador1|reg_seg7|q [7] $ (((\controlador1|reg_seg7|q [5]) # (!\controlador1|reg_seg7|q [6]))))) # (!\controlador1|reg_seg7|q [4] & (!\controlador1|reg_seg7|q [6] 
// & (\controlador1|reg_seg7|q [5] & !\controlador1|reg_seg7|q [7])))

	.dataa(\controlador1|reg_seg7|q [4]),
	.datab(\controlador1|reg_seg7|q [6]),
	.datac(\controlador1|reg_seg7|q [5]),
	.datad(\controlador1|reg_seg7|q [7]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX1|rascSaida7seg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX1|rascSaida7seg[5]~5 .lut_mask = 16'h08B2;
defparam \controlador1|conv_HEX1|rascSaida7seg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX1|rascSaida7seg[6]~6 (
// Equation(s):
// \controlador1|conv_HEX1|rascSaida7seg[6]~6_combout  = (\controlador1|reg_seg7|q [4] & (!\controlador1|reg_seg7|q [7] & (\controlador1|reg_seg7|q [6] $ (!\controlador1|reg_seg7|q [5])))) # (!\controlador1|reg_seg7|q [4] & (!\controlador1|reg_seg7|q [5] & 
// (\controlador1|reg_seg7|q [6] $ (!\controlador1|reg_seg7|q [7]))))

	.dataa(\controlador1|reg_seg7|q [6]),
	.datab(\controlador1|reg_seg7|q [4]),
	.datac(\controlador1|reg_seg7|q [5]),
	.datad(\controlador1|reg_seg7|q [7]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX1|rascSaida7seg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX1|rascSaida7seg[6]~6 .lut_mask = 16'h0285;
defparam \controlador1|conv_HEX1|rascSaida7seg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[10] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[10] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[10] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[9] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[9]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[9] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[9] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[8] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[8]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[8] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[8] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[11] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[11]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[11] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX2|rascSaida7seg[0]~0 (
// Equation(s):
// \controlador1|conv_HEX2|rascSaida7seg[0]~0_combout  = (\controlador1|reg_seg7|q [10] & (!\controlador1|reg_seg7|q [9] & (\controlador1|reg_seg7|q [8] $ (!\controlador1|reg_seg7|q [11])))) # (!\controlador1|reg_seg7|q [10] & (\controlador1|reg_seg7|q [8] & 
// (\controlador1|reg_seg7|q [9] $ (!\controlador1|reg_seg7|q [11]))))

	.dataa(\controlador1|reg_seg7|q [10]),
	.datab(\controlador1|reg_seg7|q [9]),
	.datac(\controlador1|reg_seg7|q [8]),
	.datad(\controlador1|reg_seg7|q [11]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX2|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX2|rascSaida7seg[0]~0 .lut_mask = 16'h6012;
defparam \controlador1|conv_HEX2|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX2|rascSaida7seg[1]~1 (
// Equation(s):
// \controlador1|conv_HEX2|rascSaida7seg[1]~1_combout  = (\controlador1|reg_seg7|q [9] & ((\controlador1|reg_seg7|q [8] & (\controlador1|reg_seg7|q [11])) # (!\controlador1|reg_seg7|q [8] & ((\controlador1|reg_seg7|q [10]))))) # (!\controlador1|reg_seg7|q 
// [9] & (\controlador1|reg_seg7|q [10] & (\controlador1|reg_seg7|q [11] $ (\controlador1|reg_seg7|q [8]))))

	.dataa(\controlador1|reg_seg7|q [9]),
	.datab(\controlador1|reg_seg7|q [11]),
	.datac(\controlador1|reg_seg7|q [10]),
	.datad(\controlador1|reg_seg7|q [8]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX2|rascSaida7seg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX2|rascSaida7seg[1]~1 .lut_mask = 16'h98E0;
defparam \controlador1|conv_HEX2|rascSaida7seg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX2|rascSaida7seg[2]~2 (
// Equation(s):
// \controlador1|conv_HEX2|rascSaida7seg[2]~2_combout  = (\controlador1|reg_seg7|q [10] & (((\controlador1|reg_seg7|q [8] & !\controlador1|reg_seg7|q [9])) # (!\controlador1|reg_seg7|q [11]))) # (!\controlador1|reg_seg7|q [10] & ((\controlador1|reg_seg7|q 
// [8]) # ((\controlador1|reg_seg7|q [11]) # (!\controlador1|reg_seg7|q [9]))))

	.dataa(\controlador1|reg_seg7|q [8]),
	.datab(\controlador1|reg_seg7|q [9]),
	.datac(\controlador1|reg_seg7|q [10]),
	.datad(\controlador1|reg_seg7|q [11]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX2|rascSaida7seg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX2|rascSaida7seg[2]~2 .lut_mask = 16'h2FFB;
defparam \controlador1|conv_HEX2|rascSaida7seg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX2|rascSaida7seg[3]~3 (
// Equation(s):
// \controlador1|conv_HEX2|rascSaida7seg[3]~3_combout  = (\controlador1|reg_seg7|q [9] & ((\controlador1|reg_seg7|q [10] & ((\controlador1|reg_seg7|q [8]))) # (!\controlador1|reg_seg7|q [10] & (\controlador1|reg_seg7|q [11] & !\controlador1|reg_seg7|q 
// [8])))) # (!\controlador1|reg_seg7|q [9] & (!\controlador1|reg_seg7|q [11] & (\controlador1|reg_seg7|q [10] $ (\controlador1|reg_seg7|q [8]))))

	.dataa(\controlador1|reg_seg7|q [11]),
	.datab(\controlador1|reg_seg7|q [10]),
	.datac(\controlador1|reg_seg7|q [9]),
	.datad(\controlador1|reg_seg7|q [8]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX2|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX2|rascSaida7seg[3]~3 .lut_mask = 16'hC124;
defparam \controlador1|conv_HEX2|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX2|rascSaida7seg[4]~4 (
// Equation(s):
// \controlador1|conv_HEX2|rascSaida7seg[4]~4_combout  = (\controlador1|reg_seg7|q [9] & (!\controlador1|reg_seg7|q [11] & (\controlador1|reg_seg7|q [8]))) # (!\controlador1|reg_seg7|q [9] & ((\controlador1|reg_seg7|q [10] & (!\controlador1|reg_seg7|q [11])) 
// # (!\controlador1|reg_seg7|q [10] & ((\controlador1|reg_seg7|q [8])))))

	.dataa(\controlador1|reg_seg7|q [11]),
	.datab(\controlador1|reg_seg7|q [9]),
	.datac(\controlador1|reg_seg7|q [8]),
	.datad(\controlador1|reg_seg7|q [10]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX2|rascSaida7seg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX2|rascSaida7seg[4]~4 .lut_mask = 16'h5170;
defparam \controlador1|conv_HEX2|rascSaida7seg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX2|rascSaida7seg[5]~5 (
// Equation(s):
// \controlador1|conv_HEX2|rascSaida7seg[5]~5_combout  = (\controlador1|reg_seg7|q [8] & (\controlador1|reg_seg7|q [11] $ (((\controlador1|reg_seg7|q [9]) # (!\controlador1|reg_seg7|q [10]))))) # (!\controlador1|reg_seg7|q [8] & (!\controlador1|reg_seg7|q 
// [10] & (\controlador1|reg_seg7|q [9] & !\controlador1|reg_seg7|q [11])))

	.dataa(\controlador1|reg_seg7|q [8]),
	.datab(\controlador1|reg_seg7|q [10]),
	.datac(\controlador1|reg_seg7|q [9]),
	.datad(\controlador1|reg_seg7|q [11]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX2|rascSaida7seg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX2|rascSaida7seg[5]~5 .lut_mask = 16'h08B2;
defparam \controlador1|conv_HEX2|rascSaida7seg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX2|rascSaida7seg[6]~6 (
// Equation(s):
// \controlador1|conv_HEX2|rascSaida7seg[6]~6_combout  = (\controlador1|reg_seg7|q [8] & (!\controlador1|reg_seg7|q [11] & (\controlador1|reg_seg7|q [10] $ (!\controlador1|reg_seg7|q [9])))) # (!\controlador1|reg_seg7|q [8] & (!\controlador1|reg_seg7|q [9] & 
// (\controlador1|reg_seg7|q [10] $ (!\controlador1|reg_seg7|q [11]))))

	.dataa(\controlador1|reg_seg7|q [10]),
	.datab(\controlador1|reg_seg7|q [8]),
	.datac(\controlador1|reg_seg7|q [9]),
	.datad(\controlador1|reg_seg7|q [11]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX2|rascSaida7seg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX2|rascSaida7seg[6]~6 .lut_mask = 16'h0285;
defparam \controlador1|conv_HEX2|rascSaida7seg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[14] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[14]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[14] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[14] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[13] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[13]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[13] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[13] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[12] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[12]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[12] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[12] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[15] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[15]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[15] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX3|rascSaida7seg[0]~0 (
// Equation(s):
// \controlador1|conv_HEX3|rascSaida7seg[0]~0_combout  = (\controlador1|reg_seg7|q [14] & (!\controlador1|reg_seg7|q [13] & (\controlador1|reg_seg7|q [12] $ (!\controlador1|reg_seg7|q [15])))) # (!\controlador1|reg_seg7|q [14] & (\controlador1|reg_seg7|q 
// [12] & (\controlador1|reg_seg7|q [13] $ (!\controlador1|reg_seg7|q [15]))))

	.dataa(\controlador1|reg_seg7|q [14]),
	.datab(\controlador1|reg_seg7|q [13]),
	.datac(\controlador1|reg_seg7|q [12]),
	.datad(\controlador1|reg_seg7|q [15]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX3|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX3|rascSaida7seg[0]~0 .lut_mask = 16'h6012;
defparam \controlador1|conv_HEX3|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX3|rascSaida7seg[1]~1 (
// Equation(s):
// \controlador1|conv_HEX3|rascSaida7seg[1]~1_combout  = (\controlador1|reg_seg7|q [13] & ((\controlador1|reg_seg7|q [12] & (\controlador1|reg_seg7|q [15])) # (!\controlador1|reg_seg7|q [12] & ((\controlador1|reg_seg7|q [14]))))) # (!\controlador1|reg_seg7|q 
// [13] & (\controlador1|reg_seg7|q [14] & (\controlador1|reg_seg7|q [15] $ (\controlador1|reg_seg7|q [12]))))

	.dataa(\controlador1|reg_seg7|q [13]),
	.datab(\controlador1|reg_seg7|q [15]),
	.datac(\controlador1|reg_seg7|q [14]),
	.datad(\controlador1|reg_seg7|q [12]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX3|rascSaida7seg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX3|rascSaida7seg[1]~1 .lut_mask = 16'h98E0;
defparam \controlador1|conv_HEX3|rascSaida7seg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX3|rascSaida7seg[2]~2 (
// Equation(s):
// \controlador1|conv_HEX3|rascSaida7seg[2]~2_combout  = (\controlador1|reg_seg7|q [14] & (((\controlador1|reg_seg7|q [12] & !\controlador1|reg_seg7|q [13])) # (!\controlador1|reg_seg7|q [15]))) # (!\controlador1|reg_seg7|q [14] & ((\controlador1|reg_seg7|q 
// [12]) # ((\controlador1|reg_seg7|q [15]) # (!\controlador1|reg_seg7|q [13]))))

	.dataa(\controlador1|reg_seg7|q [12]),
	.datab(\controlador1|reg_seg7|q [13]),
	.datac(\controlador1|reg_seg7|q [14]),
	.datad(\controlador1|reg_seg7|q [15]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX3|rascSaida7seg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX3|rascSaida7seg[2]~2 .lut_mask = 16'h2FFB;
defparam \controlador1|conv_HEX3|rascSaida7seg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX3|rascSaida7seg[3]~3 (
// Equation(s):
// \controlador1|conv_HEX3|rascSaida7seg[3]~3_combout  = (\controlador1|reg_seg7|q [13] & ((\controlador1|reg_seg7|q [14] & ((\controlador1|reg_seg7|q [12]))) # (!\controlador1|reg_seg7|q [14] & (\controlador1|reg_seg7|q [15] & !\controlador1|reg_seg7|q 
// [12])))) # (!\controlador1|reg_seg7|q [13] & (!\controlador1|reg_seg7|q [15] & (\controlador1|reg_seg7|q [14] $ (\controlador1|reg_seg7|q [12]))))

	.dataa(\controlador1|reg_seg7|q [15]),
	.datab(\controlador1|reg_seg7|q [14]),
	.datac(\controlador1|reg_seg7|q [13]),
	.datad(\controlador1|reg_seg7|q [12]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX3|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX3|rascSaida7seg[3]~3 .lut_mask = 16'hC124;
defparam \controlador1|conv_HEX3|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX3|rascSaida7seg[4]~4 (
// Equation(s):
// \controlador1|conv_HEX3|rascSaida7seg[4]~4_combout  = (\controlador1|reg_seg7|q [13] & (!\controlador1|reg_seg7|q [15] & (\controlador1|reg_seg7|q [12]))) # (!\controlador1|reg_seg7|q [13] & ((\controlador1|reg_seg7|q [14] & (!\controlador1|reg_seg7|q 
// [15])) # (!\controlador1|reg_seg7|q [14] & ((\controlador1|reg_seg7|q [12])))))

	.dataa(\controlador1|reg_seg7|q [15]),
	.datab(\controlador1|reg_seg7|q [13]),
	.datac(\controlador1|reg_seg7|q [12]),
	.datad(\controlador1|reg_seg7|q [14]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX3|rascSaida7seg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX3|rascSaida7seg[4]~4 .lut_mask = 16'h5170;
defparam \controlador1|conv_HEX3|rascSaida7seg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX3|rascSaida7seg[5]~5 (
// Equation(s):
// \controlador1|conv_HEX3|rascSaida7seg[5]~5_combout  = (\controlador1|reg_seg7|q [12] & (\controlador1|reg_seg7|q [15] $ (((\controlador1|reg_seg7|q [13]) # (!\controlador1|reg_seg7|q [14]))))) # (!\controlador1|reg_seg7|q [12] & (!\controlador1|reg_seg7|q 
// [14] & (\controlador1|reg_seg7|q [13] & !\controlador1|reg_seg7|q [15])))

	.dataa(\controlador1|reg_seg7|q [12]),
	.datab(\controlador1|reg_seg7|q [14]),
	.datac(\controlador1|reg_seg7|q [13]),
	.datad(\controlador1|reg_seg7|q [15]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX3|rascSaida7seg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX3|rascSaida7seg[5]~5 .lut_mask = 16'h08B2;
defparam \controlador1|conv_HEX3|rascSaida7seg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX3|rascSaida7seg[6]~6 (
// Equation(s):
// \controlador1|conv_HEX3|rascSaida7seg[6]~6_combout  = (\controlador1|reg_seg7|q [12] & (!\controlador1|reg_seg7|q [15] & (\controlador1|reg_seg7|q [14] $ (!\controlador1|reg_seg7|q [13])))) # (!\controlador1|reg_seg7|q [12] & (!\controlador1|reg_seg7|q 
// [13] & (\controlador1|reg_seg7|q [14] $ (!\controlador1|reg_seg7|q [15]))))

	.dataa(\controlador1|reg_seg7|q [14]),
	.datab(\controlador1|reg_seg7|q [12]),
	.datac(\controlador1|reg_seg7|q [13]),
	.datad(\controlador1|reg_seg7|q [15]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX3|rascSaida7seg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX3|rascSaida7seg[6]~6 .lut_mask = 16'h0285;
defparam \controlador1|conv_HEX3|rascSaida7seg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[18] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[18]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[18] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[18] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[17] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[17]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[17] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[17] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[16] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[16]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[16] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[16] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[19] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[19]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[19] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX4|rascSaida7seg[0]~0 (
// Equation(s):
// \controlador1|conv_HEX4|rascSaida7seg[0]~0_combout  = (\controlador1|reg_seg7|q [18] & (!\controlador1|reg_seg7|q [17] & (\controlador1|reg_seg7|q [16] $ (!\controlador1|reg_seg7|q [19])))) # (!\controlador1|reg_seg7|q [18] & (\controlador1|reg_seg7|q 
// [16] & (\controlador1|reg_seg7|q [17] $ (!\controlador1|reg_seg7|q [19]))))

	.dataa(\controlador1|reg_seg7|q [18]),
	.datab(\controlador1|reg_seg7|q [17]),
	.datac(\controlador1|reg_seg7|q [16]),
	.datad(\controlador1|reg_seg7|q [19]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX4|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX4|rascSaida7seg[0]~0 .lut_mask = 16'h6012;
defparam \controlador1|conv_HEX4|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX4|rascSaida7seg[1]~1 (
// Equation(s):
// \controlador1|conv_HEX4|rascSaida7seg[1]~1_combout  = (\controlador1|reg_seg7|q [17] & ((\controlador1|reg_seg7|q [16] & (\controlador1|reg_seg7|q [19])) # (!\controlador1|reg_seg7|q [16] & ((\controlador1|reg_seg7|q [18]))))) # (!\controlador1|reg_seg7|q 
// [17] & (\controlador1|reg_seg7|q [18] & (\controlador1|reg_seg7|q [19] $ (\controlador1|reg_seg7|q [16]))))

	.dataa(\controlador1|reg_seg7|q [17]),
	.datab(\controlador1|reg_seg7|q [19]),
	.datac(\controlador1|reg_seg7|q [18]),
	.datad(\controlador1|reg_seg7|q [16]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX4|rascSaida7seg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX4|rascSaida7seg[1]~1 .lut_mask = 16'h98E0;
defparam \controlador1|conv_HEX4|rascSaida7seg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX4|rascSaida7seg[2]~2 (
// Equation(s):
// \controlador1|conv_HEX4|rascSaida7seg[2]~2_combout  = (\controlador1|reg_seg7|q [18] & (((\controlador1|reg_seg7|q [16] & !\controlador1|reg_seg7|q [17])) # (!\controlador1|reg_seg7|q [19]))) # (!\controlador1|reg_seg7|q [18] & ((\controlador1|reg_seg7|q 
// [16]) # ((\controlador1|reg_seg7|q [19]) # (!\controlador1|reg_seg7|q [17]))))

	.dataa(\controlador1|reg_seg7|q [16]),
	.datab(\controlador1|reg_seg7|q [17]),
	.datac(\controlador1|reg_seg7|q [18]),
	.datad(\controlador1|reg_seg7|q [19]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX4|rascSaida7seg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX4|rascSaida7seg[2]~2 .lut_mask = 16'h2FFB;
defparam \controlador1|conv_HEX4|rascSaida7seg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX4|rascSaida7seg[3]~3 (
// Equation(s):
// \controlador1|conv_HEX4|rascSaida7seg[3]~3_combout  = (\controlador1|reg_seg7|q [17] & ((\controlador1|reg_seg7|q [18] & ((\controlador1|reg_seg7|q [16]))) # (!\controlador1|reg_seg7|q [18] & (\controlador1|reg_seg7|q [19] & !\controlador1|reg_seg7|q 
// [16])))) # (!\controlador1|reg_seg7|q [17] & (!\controlador1|reg_seg7|q [19] & (\controlador1|reg_seg7|q [18] $ (\controlador1|reg_seg7|q [16]))))

	.dataa(\controlador1|reg_seg7|q [19]),
	.datab(\controlador1|reg_seg7|q [18]),
	.datac(\controlador1|reg_seg7|q [17]),
	.datad(\controlador1|reg_seg7|q [16]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX4|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX4|rascSaida7seg[3]~3 .lut_mask = 16'hC124;
defparam \controlador1|conv_HEX4|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX4|rascSaida7seg[4]~4 (
// Equation(s):
// \controlador1|conv_HEX4|rascSaida7seg[4]~4_combout  = (\controlador1|reg_seg7|q [17] & (!\controlador1|reg_seg7|q [19] & (\controlador1|reg_seg7|q [16]))) # (!\controlador1|reg_seg7|q [17] & ((\controlador1|reg_seg7|q [18] & (!\controlador1|reg_seg7|q 
// [19])) # (!\controlador1|reg_seg7|q [18] & ((\controlador1|reg_seg7|q [16])))))

	.dataa(\controlador1|reg_seg7|q [19]),
	.datab(\controlador1|reg_seg7|q [17]),
	.datac(\controlador1|reg_seg7|q [16]),
	.datad(\controlador1|reg_seg7|q [18]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX4|rascSaida7seg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX4|rascSaida7seg[4]~4 .lut_mask = 16'h5170;
defparam \controlador1|conv_HEX4|rascSaida7seg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX4|rascSaida7seg[5]~5 (
// Equation(s):
// \controlador1|conv_HEX4|rascSaida7seg[5]~5_combout  = (\controlador1|reg_seg7|q [16] & (\controlador1|reg_seg7|q [19] $ (((\controlador1|reg_seg7|q [17]) # (!\controlador1|reg_seg7|q [18]))))) # (!\controlador1|reg_seg7|q [16] & (!\controlador1|reg_seg7|q 
// [18] & (\controlador1|reg_seg7|q [17] & !\controlador1|reg_seg7|q [19])))

	.dataa(\controlador1|reg_seg7|q [16]),
	.datab(\controlador1|reg_seg7|q [18]),
	.datac(\controlador1|reg_seg7|q [17]),
	.datad(\controlador1|reg_seg7|q [19]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX4|rascSaida7seg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX4|rascSaida7seg[5]~5 .lut_mask = 16'h08B2;
defparam \controlador1|conv_HEX4|rascSaida7seg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX4|rascSaida7seg[6]~6 (
// Equation(s):
// \controlador1|conv_HEX4|rascSaida7seg[6]~6_combout  = (\controlador1|reg_seg7|q [16] & (!\controlador1|reg_seg7|q [19] & (\controlador1|reg_seg7|q [18] $ (!\controlador1|reg_seg7|q [17])))) # (!\controlador1|reg_seg7|q [16] & (!\controlador1|reg_seg7|q 
// [17] & (\controlador1|reg_seg7|q [18] $ (!\controlador1|reg_seg7|q [19]))))

	.dataa(\controlador1|reg_seg7|q [18]),
	.datab(\controlador1|reg_seg7|q [16]),
	.datac(\controlador1|reg_seg7|q [17]),
	.datad(\controlador1|reg_seg7|q [19]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX4|rascSaida7seg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX4|rascSaida7seg[6]~6 .lut_mask = 16'h0285;
defparam \controlador1|conv_HEX4|rascSaida7seg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[22] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[22]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[22] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[22] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[21] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[21]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[21] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[21] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[20] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[20]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[20] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[20] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[23] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[23]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[23] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX5|rascSaida7seg[0]~0 (
// Equation(s):
// \controlador1|conv_HEX5|rascSaida7seg[0]~0_combout  = (\controlador1|reg_seg7|q [22] & (!\controlador1|reg_seg7|q [21] & (\controlador1|reg_seg7|q [20] $ (!\controlador1|reg_seg7|q [23])))) # (!\controlador1|reg_seg7|q [22] & (\controlador1|reg_seg7|q 
// [20] & (\controlador1|reg_seg7|q [21] $ (!\controlador1|reg_seg7|q [23]))))

	.dataa(\controlador1|reg_seg7|q [22]),
	.datab(\controlador1|reg_seg7|q [21]),
	.datac(\controlador1|reg_seg7|q [20]),
	.datad(\controlador1|reg_seg7|q [23]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX5|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX5|rascSaida7seg[0]~0 .lut_mask = 16'h6012;
defparam \controlador1|conv_HEX5|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX5|rascSaida7seg[1]~1 (
// Equation(s):
// \controlador1|conv_HEX5|rascSaida7seg[1]~1_combout  = (\controlador1|reg_seg7|q [21] & ((\controlador1|reg_seg7|q [20] & (\controlador1|reg_seg7|q [23])) # (!\controlador1|reg_seg7|q [20] & ((\controlador1|reg_seg7|q [22]))))) # (!\controlador1|reg_seg7|q 
// [21] & (\controlador1|reg_seg7|q [22] & (\controlador1|reg_seg7|q [23] $ (\controlador1|reg_seg7|q [20]))))

	.dataa(\controlador1|reg_seg7|q [21]),
	.datab(\controlador1|reg_seg7|q [23]),
	.datac(\controlador1|reg_seg7|q [22]),
	.datad(\controlador1|reg_seg7|q [20]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX5|rascSaida7seg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX5|rascSaida7seg[1]~1 .lut_mask = 16'h98E0;
defparam \controlador1|conv_HEX5|rascSaida7seg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX5|rascSaida7seg[2]~2 (
// Equation(s):
// \controlador1|conv_HEX5|rascSaida7seg[2]~2_combout  = (\controlador1|reg_seg7|q [22] & (((\controlador1|reg_seg7|q [20] & !\controlador1|reg_seg7|q [21])) # (!\controlador1|reg_seg7|q [23]))) # (!\controlador1|reg_seg7|q [22] & ((\controlador1|reg_seg7|q 
// [20]) # ((\controlador1|reg_seg7|q [23]) # (!\controlador1|reg_seg7|q [21]))))

	.dataa(\controlador1|reg_seg7|q [20]),
	.datab(\controlador1|reg_seg7|q [21]),
	.datac(\controlador1|reg_seg7|q [22]),
	.datad(\controlador1|reg_seg7|q [23]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX5|rascSaida7seg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX5|rascSaida7seg[2]~2 .lut_mask = 16'h2FFB;
defparam \controlador1|conv_HEX5|rascSaida7seg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX5|rascSaida7seg[3]~3 (
// Equation(s):
// \controlador1|conv_HEX5|rascSaida7seg[3]~3_combout  = (\controlador1|reg_seg7|q [21] & ((\controlador1|reg_seg7|q [22] & ((\controlador1|reg_seg7|q [20]))) # (!\controlador1|reg_seg7|q [22] & (\controlador1|reg_seg7|q [23] & !\controlador1|reg_seg7|q 
// [20])))) # (!\controlador1|reg_seg7|q [21] & (!\controlador1|reg_seg7|q [23] & (\controlador1|reg_seg7|q [22] $ (\controlador1|reg_seg7|q [20]))))

	.dataa(\controlador1|reg_seg7|q [23]),
	.datab(\controlador1|reg_seg7|q [22]),
	.datac(\controlador1|reg_seg7|q [21]),
	.datad(\controlador1|reg_seg7|q [20]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX5|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX5|rascSaida7seg[3]~3 .lut_mask = 16'hC124;
defparam \controlador1|conv_HEX5|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX5|rascSaida7seg[4]~4 (
// Equation(s):
// \controlador1|conv_HEX5|rascSaida7seg[4]~4_combout  = (\controlador1|reg_seg7|q [21] & (!\controlador1|reg_seg7|q [23] & (\controlador1|reg_seg7|q [20]))) # (!\controlador1|reg_seg7|q [21] & ((\controlador1|reg_seg7|q [22] & (!\controlador1|reg_seg7|q 
// [23])) # (!\controlador1|reg_seg7|q [22] & ((\controlador1|reg_seg7|q [20])))))

	.dataa(\controlador1|reg_seg7|q [23]),
	.datab(\controlador1|reg_seg7|q [21]),
	.datac(\controlador1|reg_seg7|q [20]),
	.datad(\controlador1|reg_seg7|q [22]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX5|rascSaida7seg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX5|rascSaida7seg[4]~4 .lut_mask = 16'h5170;
defparam \controlador1|conv_HEX5|rascSaida7seg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX5|rascSaida7seg[5]~5 (
// Equation(s):
// \controlador1|conv_HEX5|rascSaida7seg[5]~5_combout  = (\controlador1|reg_seg7|q [20] & (\controlador1|reg_seg7|q [23] $ (((\controlador1|reg_seg7|q [21]) # (!\controlador1|reg_seg7|q [22]))))) # (!\controlador1|reg_seg7|q [20] & (!\controlador1|reg_seg7|q 
// [22] & (\controlador1|reg_seg7|q [21] & !\controlador1|reg_seg7|q [23])))

	.dataa(\controlador1|reg_seg7|q [20]),
	.datab(\controlador1|reg_seg7|q [22]),
	.datac(\controlador1|reg_seg7|q [21]),
	.datad(\controlador1|reg_seg7|q [23]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX5|rascSaida7seg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX5|rascSaida7seg[5]~5 .lut_mask = 16'h08B2;
defparam \controlador1|conv_HEX5|rascSaida7seg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX5|rascSaida7seg[6]~6 (
// Equation(s):
// \controlador1|conv_HEX5|rascSaida7seg[6]~6_combout  = (\controlador1|reg_seg7|q [20] & (!\controlador1|reg_seg7|q [23] & (\controlador1|reg_seg7|q [22] $ (!\controlador1|reg_seg7|q [21])))) # (!\controlador1|reg_seg7|q [20] & (!\controlador1|reg_seg7|q 
// [21] & (\controlador1|reg_seg7|q [22] $ (!\controlador1|reg_seg7|q [23]))))

	.dataa(\controlador1|reg_seg7|q [22]),
	.datab(\controlador1|reg_seg7|q [20]),
	.datac(\controlador1|reg_seg7|q [21]),
	.datad(\controlador1|reg_seg7|q [23]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX5|rascSaida7seg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX5|rascSaida7seg[6]~6 .lut_mask = 16'h0285;
defparam \controlador1|conv_HEX5|rascSaida7seg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[26] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[26]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[26] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[26] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[25] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[25]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[25] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[25] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[24] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[24]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[24] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[24] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[27] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[27]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[27] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX6|rascSaida7seg[0]~0 (
// Equation(s):
// \controlador1|conv_HEX6|rascSaida7seg[0]~0_combout  = (\controlador1|reg_seg7|q [26] & (!\controlador1|reg_seg7|q [25] & (\controlador1|reg_seg7|q [24] $ (!\controlador1|reg_seg7|q [27])))) # (!\controlador1|reg_seg7|q [26] & (\controlador1|reg_seg7|q 
// [24] & (\controlador1|reg_seg7|q [25] $ (!\controlador1|reg_seg7|q [27]))))

	.dataa(\controlador1|reg_seg7|q [26]),
	.datab(\controlador1|reg_seg7|q [25]),
	.datac(\controlador1|reg_seg7|q [24]),
	.datad(\controlador1|reg_seg7|q [27]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX6|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX6|rascSaida7seg[0]~0 .lut_mask = 16'h6012;
defparam \controlador1|conv_HEX6|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX6|rascSaida7seg[1]~1 (
// Equation(s):
// \controlador1|conv_HEX6|rascSaida7seg[1]~1_combout  = (\controlador1|reg_seg7|q [25] & ((\controlador1|reg_seg7|q [24] & (\controlador1|reg_seg7|q [27])) # (!\controlador1|reg_seg7|q [24] & ((\controlador1|reg_seg7|q [26]))))) # (!\controlador1|reg_seg7|q 
// [25] & (\controlador1|reg_seg7|q [26] & (\controlador1|reg_seg7|q [27] $ (\controlador1|reg_seg7|q [24]))))

	.dataa(\controlador1|reg_seg7|q [25]),
	.datab(\controlador1|reg_seg7|q [27]),
	.datac(\controlador1|reg_seg7|q [26]),
	.datad(\controlador1|reg_seg7|q [24]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX6|rascSaida7seg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX6|rascSaida7seg[1]~1 .lut_mask = 16'h98E0;
defparam \controlador1|conv_HEX6|rascSaida7seg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX6|rascSaida7seg[2]~2 (
// Equation(s):
// \controlador1|conv_HEX6|rascSaida7seg[2]~2_combout  = (\controlador1|reg_seg7|q [26] & (((\controlador1|reg_seg7|q [24] & !\controlador1|reg_seg7|q [25])) # (!\controlador1|reg_seg7|q [27]))) # (!\controlador1|reg_seg7|q [26] & ((\controlador1|reg_seg7|q 
// [24]) # ((\controlador1|reg_seg7|q [27]) # (!\controlador1|reg_seg7|q [25]))))

	.dataa(\controlador1|reg_seg7|q [24]),
	.datab(\controlador1|reg_seg7|q [25]),
	.datac(\controlador1|reg_seg7|q [26]),
	.datad(\controlador1|reg_seg7|q [27]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX6|rascSaida7seg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX6|rascSaida7seg[2]~2 .lut_mask = 16'h2FFB;
defparam \controlador1|conv_HEX6|rascSaida7seg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX6|rascSaida7seg[3]~3 (
// Equation(s):
// \controlador1|conv_HEX6|rascSaida7seg[3]~3_combout  = (\controlador1|reg_seg7|q [25] & ((\controlador1|reg_seg7|q [26] & ((\controlador1|reg_seg7|q [24]))) # (!\controlador1|reg_seg7|q [26] & (\controlador1|reg_seg7|q [27] & !\controlador1|reg_seg7|q 
// [24])))) # (!\controlador1|reg_seg7|q [25] & (!\controlador1|reg_seg7|q [27] & (\controlador1|reg_seg7|q [26] $ (\controlador1|reg_seg7|q [24]))))

	.dataa(\controlador1|reg_seg7|q [27]),
	.datab(\controlador1|reg_seg7|q [26]),
	.datac(\controlador1|reg_seg7|q [25]),
	.datad(\controlador1|reg_seg7|q [24]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX6|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX6|rascSaida7seg[3]~3 .lut_mask = 16'hC124;
defparam \controlador1|conv_HEX6|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX6|rascSaida7seg[4]~4 (
// Equation(s):
// \controlador1|conv_HEX6|rascSaida7seg[4]~4_combout  = (\controlador1|reg_seg7|q [25] & (!\controlador1|reg_seg7|q [27] & (\controlador1|reg_seg7|q [24]))) # (!\controlador1|reg_seg7|q [25] & ((\controlador1|reg_seg7|q [26] & (!\controlador1|reg_seg7|q 
// [27])) # (!\controlador1|reg_seg7|q [26] & ((\controlador1|reg_seg7|q [24])))))

	.dataa(\controlador1|reg_seg7|q [27]),
	.datab(\controlador1|reg_seg7|q [25]),
	.datac(\controlador1|reg_seg7|q [24]),
	.datad(\controlador1|reg_seg7|q [26]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX6|rascSaida7seg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX6|rascSaida7seg[4]~4 .lut_mask = 16'h5170;
defparam \controlador1|conv_HEX6|rascSaida7seg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX6|rascSaida7seg[5]~5 (
// Equation(s):
// \controlador1|conv_HEX6|rascSaida7seg[5]~5_combout  = (\controlador1|reg_seg7|q [24] & (\controlador1|reg_seg7|q [27] $ (((\controlador1|reg_seg7|q [25]) # (!\controlador1|reg_seg7|q [26]))))) # (!\controlador1|reg_seg7|q [24] & (!\controlador1|reg_seg7|q 
// [26] & (\controlador1|reg_seg7|q [25] & !\controlador1|reg_seg7|q [27])))

	.dataa(\controlador1|reg_seg7|q [24]),
	.datab(\controlador1|reg_seg7|q [26]),
	.datac(\controlador1|reg_seg7|q [25]),
	.datad(\controlador1|reg_seg7|q [27]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX6|rascSaida7seg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX6|rascSaida7seg[5]~5 .lut_mask = 16'h08B2;
defparam \controlador1|conv_HEX6|rascSaida7seg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX6|rascSaida7seg[6]~6 (
// Equation(s):
// \controlador1|conv_HEX6|rascSaida7seg[6]~6_combout  = (\controlador1|reg_seg7|q [24] & (!\controlador1|reg_seg7|q [27] & (\controlador1|reg_seg7|q [26] $ (!\controlador1|reg_seg7|q [25])))) # (!\controlador1|reg_seg7|q [24] & (!\controlador1|reg_seg7|q 
// [25] & (\controlador1|reg_seg7|q [26] $ (!\controlador1|reg_seg7|q [27]))))

	.dataa(\controlador1|reg_seg7|q [26]),
	.datab(\controlador1|reg_seg7|q [24]),
	.datac(\controlador1|reg_seg7|q [25]),
	.datad(\controlador1|reg_seg7|q [27]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX6|rascSaida7seg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX6|rascSaida7seg[6]~6 .lut_mask = 16'h0285;
defparam \controlador1|conv_HEX6|rascSaida7seg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[30] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[30]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[30] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[30] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[29] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[29]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[29] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[29] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[28] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[28]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[28] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[28] .power_up = "low";
// synopsys translate_on

dffeas \controlador1|reg_seg7|q[31] (
	.clk(\CLOCK_50~input_o ),
	.d(\regs|saidaB[31]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador1|decodificador1|seg7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlador1|reg_seg7|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \controlador1|reg_seg7|q[31] .is_wysiwyg = "true";
defparam \controlador1|reg_seg7|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX7|rascSaida7seg[0]~0 (
// Equation(s):
// \controlador1|conv_HEX7|rascSaida7seg[0]~0_combout  = (\controlador1|reg_seg7|q [30] & (!\controlador1|reg_seg7|q [29] & (\controlador1|reg_seg7|q [28] $ (!\controlador1|reg_seg7|q [31])))) # (!\controlador1|reg_seg7|q [30] & (\controlador1|reg_seg7|q 
// [28] & (\controlador1|reg_seg7|q [29] $ (!\controlador1|reg_seg7|q [31]))))

	.dataa(\controlador1|reg_seg7|q [30]),
	.datab(\controlador1|reg_seg7|q [29]),
	.datac(\controlador1|reg_seg7|q [28]),
	.datad(\controlador1|reg_seg7|q [31]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX7|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX7|rascSaida7seg[0]~0 .lut_mask = 16'h6012;
defparam \controlador1|conv_HEX7|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX7|rascSaida7seg[1]~1 (
// Equation(s):
// \controlador1|conv_HEX7|rascSaida7seg[1]~1_combout  = (\controlador1|reg_seg7|q [29] & ((\controlador1|reg_seg7|q [28] & (\controlador1|reg_seg7|q [31])) # (!\controlador1|reg_seg7|q [28] & ((\controlador1|reg_seg7|q [30]))))) # (!\controlador1|reg_seg7|q 
// [29] & (\controlador1|reg_seg7|q [30] & (\controlador1|reg_seg7|q [31] $ (\controlador1|reg_seg7|q [28]))))

	.dataa(\controlador1|reg_seg7|q [29]),
	.datab(\controlador1|reg_seg7|q [31]),
	.datac(\controlador1|reg_seg7|q [30]),
	.datad(\controlador1|reg_seg7|q [28]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX7|rascSaida7seg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX7|rascSaida7seg[1]~1 .lut_mask = 16'h98E0;
defparam \controlador1|conv_HEX7|rascSaida7seg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX7|rascSaida7seg[2]~2 (
// Equation(s):
// \controlador1|conv_HEX7|rascSaida7seg[2]~2_combout  = (\controlador1|reg_seg7|q [30] & (((\controlador1|reg_seg7|q [28] & !\controlador1|reg_seg7|q [29])) # (!\controlador1|reg_seg7|q [31]))) # (!\controlador1|reg_seg7|q [30] & ((\controlador1|reg_seg7|q 
// [28]) # ((\controlador1|reg_seg7|q [31]) # (!\controlador1|reg_seg7|q [29]))))

	.dataa(\controlador1|reg_seg7|q [28]),
	.datab(\controlador1|reg_seg7|q [29]),
	.datac(\controlador1|reg_seg7|q [30]),
	.datad(\controlador1|reg_seg7|q [31]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX7|rascSaida7seg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX7|rascSaida7seg[2]~2 .lut_mask = 16'h2FFB;
defparam \controlador1|conv_HEX7|rascSaida7seg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX7|rascSaida7seg[3]~3 (
// Equation(s):
// \controlador1|conv_HEX7|rascSaida7seg[3]~3_combout  = (\controlador1|reg_seg7|q [29] & ((\controlador1|reg_seg7|q [30] & ((\controlador1|reg_seg7|q [28]))) # (!\controlador1|reg_seg7|q [30] & (\controlador1|reg_seg7|q [31] & !\controlador1|reg_seg7|q 
// [28])))) # (!\controlador1|reg_seg7|q [29] & (!\controlador1|reg_seg7|q [31] & (\controlador1|reg_seg7|q [30] $ (\controlador1|reg_seg7|q [28]))))

	.dataa(\controlador1|reg_seg7|q [31]),
	.datab(\controlador1|reg_seg7|q [30]),
	.datac(\controlador1|reg_seg7|q [29]),
	.datad(\controlador1|reg_seg7|q [28]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX7|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX7|rascSaida7seg[3]~3 .lut_mask = 16'hC124;
defparam \controlador1|conv_HEX7|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX7|rascSaida7seg[4]~4 (
// Equation(s):
// \controlador1|conv_HEX7|rascSaida7seg[4]~4_combout  = (\controlador1|reg_seg7|q [29] & (!\controlador1|reg_seg7|q [31] & (\controlador1|reg_seg7|q [28]))) # (!\controlador1|reg_seg7|q [29] & ((\controlador1|reg_seg7|q [30] & (!\controlador1|reg_seg7|q 
// [31])) # (!\controlador1|reg_seg7|q [30] & ((\controlador1|reg_seg7|q [28])))))

	.dataa(\controlador1|reg_seg7|q [31]),
	.datab(\controlador1|reg_seg7|q [29]),
	.datac(\controlador1|reg_seg7|q [28]),
	.datad(\controlador1|reg_seg7|q [30]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX7|rascSaida7seg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX7|rascSaida7seg[4]~4 .lut_mask = 16'h5170;
defparam \controlador1|conv_HEX7|rascSaida7seg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX7|rascSaida7seg[5]~5 (
// Equation(s):
// \controlador1|conv_HEX7|rascSaida7seg[5]~5_combout  = (\controlador1|reg_seg7|q [28] & (\controlador1|reg_seg7|q [31] $ (((\controlador1|reg_seg7|q [29]) # (!\controlador1|reg_seg7|q [30]))))) # (!\controlador1|reg_seg7|q [28] & (!\controlador1|reg_seg7|q 
// [30] & (\controlador1|reg_seg7|q [29] & !\controlador1|reg_seg7|q [31])))

	.dataa(\controlador1|reg_seg7|q [28]),
	.datab(\controlador1|reg_seg7|q [30]),
	.datac(\controlador1|reg_seg7|q [29]),
	.datad(\controlador1|reg_seg7|q [31]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX7|rascSaida7seg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX7|rascSaida7seg[5]~5 .lut_mask = 16'h08B2;
defparam \controlador1|conv_HEX7|rascSaida7seg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controlador1|conv_HEX7|rascSaida7seg[6]~6 (
// Equation(s):
// \controlador1|conv_HEX7|rascSaida7seg[6]~6_combout  = (\controlador1|reg_seg7|q [28] & (!\controlador1|reg_seg7|q [31] & (\controlador1|reg_seg7|q [30] $ (!\controlador1|reg_seg7|q [29])))) # (!\controlador1|reg_seg7|q [28] & (!\controlador1|reg_seg7|q 
// [29] & (\controlador1|reg_seg7|q [30] $ (!\controlador1|reg_seg7|q [31]))))

	.dataa(\controlador1|reg_seg7|q [30]),
	.datab(\controlador1|reg_seg7|q [28]),
	.datac(\controlador1|reg_seg7|q [29]),
	.datad(\controlador1|reg_seg7|q [31]),
	.cin(gnd),
	.combout(\controlador1|conv_HEX7|rascSaida7seg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \controlador1|conv_HEX7|rascSaida7seg[6]~6 .lut_mask = 16'h0285;
defparam \controlador1|conv_HEX7|rascSaida7seg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
