
==========================================================================
detailed route report_tns
--------------------------------------------------------------------------
tns max -0.23

==========================================================================
detailed route report_wns
--------------------------------------------------------------------------
wns max -0.03

==========================================================================
detailed route report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.03

==========================================================================
detailed route report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 0.49 fmax = 2042.85

==========================================================================
detailed route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency ctrl.state.out[0]$_DFF_P_/CK ^
  -0.06 target latency dpath.a_reg.out[5]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
detailed route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: req_msg[19] (input port clocked by core_clock)
Endpoint: dpath.a_reg.out[3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.09    0.09 ^ input external delay
     1    0.97    0.00    0.00    0.09 ^ req_msg[19] (in)
                                         req_msg[19] (net)
                  0.00    0.00    0.09 ^ input11/A (BUF_X1)
     1    1.68    0.01    0.02    0.11 ^ input11/Z (BUF_X1)
                                         net11 (net)
                  0.01    0.00    0.11 ^ _850_/B2 (AOI21_X1)
     1    1.53    0.01    0.01    0.12 v _850_/ZN (AOI21_X1)
                                         _371_ (net)
                  0.01    0.00    0.12 v _851_/A1 (NAND2_X1)
     1    1.14    0.01    0.01    0.14 ^ _851_/ZN (NAND2_X1)
                                         _013_ (net)
                  0.01    0.00    0.14 ^ dpath.a_reg.out[3]$_DFFE_PP_/D (DFF_X1)
                                  0.14   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.42    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    5.68    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    10    9.33    0.01    0.03    0.06 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ dpath.a_reg.out[3]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.06   clock reconvergence pessimism
                          0.01    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
detailed route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[14] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.42    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    5.68    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    10    9.33    0.01    0.03    0.06 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ dpath.a_reg.out[3]$_DFFE_PP_/CK (DFF_X1)
     4   15.26    0.04    0.12    0.18 ^ dpath.a_reg.out[3]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in0[3] (net)
                  0.04    0.00    0.18 ^ _549_/A (INV_X2)
     2    6.57    0.01    0.01    0.20 v _549_/ZN (INV_X2)
                                         _091_ (net)
                  0.01    0.00    0.20 v _550_/A1 (NAND2_X4)
     2   11.91    0.01    0.02    0.22 ^ _550_/ZN (NAND2_X4)
                                         _092_ (net)
                  0.01    0.00    0.22 ^ _551_/A1 (NAND2_X4)
     2    6.47    0.01    0.01    0.23 v _551_/ZN (NAND2_X4)
                                         _093_ (net)
                  0.01    0.00    0.23 v _552_/A1 (NOR2_X4)
     1    6.20    0.01    0.02    0.25 ^ _552_/ZN (NOR2_X4)
                                         _094_ (net)
                  0.01    0.00    0.25 ^ _553_/A2 (NAND2_X4)
     2   11.23    0.01    0.02    0.27 v _553_/ZN (NAND2_X4)
                                         _095_ (net)
                  0.01    0.00    0.27 v _578_/A2 (NAND2_X4)
     2    6.17    0.01    0.02    0.29 ^ _578_/ZN (NAND2_X4)
                                         _118_ (net)
                  0.01    0.00    0.29 ^ _581_/A1 (AND2_X4)
     2    9.36    0.01    0.03    0.32 ^ _581_/ZN (AND2_X4)
                                         _121_ (net)
                  0.01    0.00    0.32 ^ _736_/A1 (NAND2_X4)
     2    8.80    0.01    0.01    0.33 v _736_/ZN (NAND2_X4)
                                         _268_ (net)
                  0.01    0.00    0.33 v _737_/A1 (NAND2_X4)
     1    5.95    0.01    0.01    0.34 ^ _737_/ZN (NAND2_X4)
                                         _269_ (net)
                  0.01    0.00    0.34 ^ _742_/A1 (NAND2_X4)
     2    3.91    0.01    0.01    0.35 v _742_/ZN (NAND2_X4)
                                         _274_ (net)
                  0.01    0.00    0.35 v _745_/A1 (AND2_X4)
     1    3.00    0.00    0.02    0.38 v _745_/ZN (AND2_X4)
                                         net42 (net)
                  0.00    0.00    0.38 v output42/A (BUF_X4)
     1    0.00    0.00    0.02    0.40 v output42/Z (BUF_X4)
                                         resp_msg[14] (net)
                  0.00    0.00    0.40 v resp_msg[14] (out)
                                  0.40   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                 -0.03   slack (VIOLATED)



==========================================================================
detailed route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[14] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.42    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    5.68    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    10    9.33    0.01    0.03    0.06 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ dpath.a_reg.out[3]$_DFFE_PP_/CK (DFF_X1)
     4   15.26    0.04    0.12    0.18 ^ dpath.a_reg.out[3]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in0[3] (net)
                  0.04    0.00    0.18 ^ _549_/A (INV_X2)
     2    6.57    0.01    0.01    0.20 v _549_/ZN (INV_X2)
                                         _091_ (net)
                  0.01    0.00    0.20 v _550_/A1 (NAND2_X4)
     2   11.91    0.01    0.02    0.22 ^ _550_/ZN (NAND2_X4)
                                         _092_ (net)
                  0.01    0.00    0.22 ^ _551_/A1 (NAND2_X4)
     2    6.47    0.01    0.01    0.23 v _551_/ZN (NAND2_X4)
                                         _093_ (net)
                  0.01    0.00    0.23 v _552_/A1 (NOR2_X4)
     1    6.20    0.01    0.02    0.25 ^ _552_/ZN (NOR2_X4)
                                         _094_ (net)
                  0.01    0.00    0.25 ^ _553_/A2 (NAND2_X4)
     2   11.23    0.01    0.02    0.27 v _553_/ZN (NAND2_X4)
                                         _095_ (net)
                  0.01    0.00    0.27 v _578_/A2 (NAND2_X4)
     2    6.17    0.01    0.02    0.29 ^ _578_/ZN (NAND2_X4)
                                         _118_ (net)
                  0.01    0.00    0.29 ^ _581_/A1 (AND2_X4)
     2    9.36    0.01    0.03    0.32 ^ _581_/ZN (AND2_X4)
                                         _121_ (net)
                  0.01    0.00    0.32 ^ _736_/A1 (NAND2_X4)
     2    8.80    0.01    0.01    0.33 v _736_/ZN (NAND2_X4)
                                         _268_ (net)
                  0.01    0.00    0.33 v _737_/A1 (NAND2_X4)
     1    5.95    0.01    0.01    0.34 ^ _737_/ZN (NAND2_X4)
                                         _269_ (net)
                  0.01    0.00    0.34 ^ _742_/A1 (NAND2_X4)
     2    3.91    0.01    0.01    0.35 v _742_/ZN (NAND2_X4)
                                         _274_ (net)
                  0.01    0.00    0.35 v _745_/A1 (AND2_X4)
     1    3.00    0.00    0.02    0.38 v _745_/ZN (AND2_X4)
                                         net42 (net)
                  0.00    0.00    0.38 v output42/A (BUF_X4)
     1    0.00    0.00    0.02    0.40 v output42/Z (BUF_X4)
                                         resp_msg[14] (net)
                  0.00    0.00    0.40 v resp_msg[14] (out)
                                  0.40   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                 -0.03   slack (VIOLATED)



==========================================================================
detailed route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed route max_slew_check_slack
--------------------------------------------------------------------------
0.12921616435050964

==========================================================================
detailed route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6508

==========================================================================
detailed route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed route max_capacitance_check_slack
--------------------------------------------------------------------------
14.422667503356934

==========================================================================
detailed route max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9002

==========================================================================
detailed route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed route setup_violation_count
--------------------------------------------------------------------------
setup violation count 11

==========================================================================
detailed route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ dpath.b_reg.out[6]$_DFFE_PP_/CK (DFF_X1)
   0.10    0.17 ^ dpath.b_reg.out[6]$_DFFE_PP_/Q (DFF_X1)
   0.05    0.22 ^ _582_/ZN (XNOR2_X2)
   0.03    0.25 v _602_/ZN (NAND2_X2)
   0.04    0.29 ^ _603_/ZN (NOR2_X2)
   0.02    0.30 v _604_/ZN (NAND2_X4)
   0.02    0.32 ^ _613_/ZN (NAND2_X4)
   0.03    0.34 ^ rebuffer134/Z (BUF_X2)
   0.02    0.37 v _767_/ZN (NAND2_X4)
   0.02    0.39 ^ _797_/ZN (NAND3_X4)
   0.04    0.43 v _888_/ZN (NAND2_X4)
   0.02    0.45 ^ _936_/ZN (NAND2_X1)
   0.02    0.47 v _937_/ZN (OAI21_X1)
   0.00    0.47 v dpath.b_reg.out[5]$_DFFE_PP_/D (DFF_X1)
           0.47   data arrival time

   0.46    0.46   clock core_clock (rise edge)
   0.00    0.46   clock source latency
   0.00    0.46 ^ clk (in)
   0.03    0.49 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.52 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.52 ^ dpath.b_reg.out[5]$_DFFE_PP_/CK (DFF_X1)
   0.00    0.52   clock reconvergence pessimism
  -0.04    0.48   library setup time
           0.48   data required time
---------------------------------------------------------
           0.48   data required time
          -0.47   data arrival time
---------------------------------------------------------
           0.02   slack (MET)



==========================================================================
detailed route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ctrl.state.out[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ctrl.state.out[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.06 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.09    0.15 v ctrl.state.out[1]$_DFF_P_/Q (DFF_X1)
   0.02    0.17 ^ _524_/ZN (NAND3_X1)
   0.01    0.18 v _525_/ZN (OAI21_X1)
   0.00    0.18 v ctrl.state.out[1]$_DFF_P_/D (DFF_X1)
           0.18   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.06 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.00    0.06   clock reconvergence pessimism
   0.00    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
detailed route critical path target clock latency max path
--------------------------------------------------------------------------
0.0620

==========================================================================
detailed route critical path target clock latency min path
--------------------------------------------------------------------------
0.0623

==========================================================================
detailed route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed route critical path delay
--------------------------------------------------------------------------
0.3975

==========================================================================
detailed route critical path slack
--------------------------------------------------------------------------
-0.0295

==========================================================================
detailed route slack div critical path delay
--------------------------------------------------------------------------
-7.421384

==========================================================================
detailed route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.04e-04   1.20e-04   2.80e-06   6.27e-04  16.6%
Combinational          1.54e-03   1.34e-03   1.95e-05   2.89e-03  76.8%
Clock                  1.33e-04   1.15e-04   2.04e-07   2.49e-04   6.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.17e-03   1.57e-03   2.25e-05   3.77e-03 100.0%
                          57.7%      41.7%       0.6%
