

================================================================
== Vitis HLS Report for 'load_conv2_params'
================================================================
* Date:           Thu Oct 30 18:13:35 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2785|     2785|  27.850 us|  27.850 us|  2785|  2785|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123  |load_conv2_params_Pipeline_VITIS_LOOP_163_2  |       75|       75|  0.750 us|  0.750 us|   75|   75|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_161_1  |     2784|     2784|        87|          -|          -|    32|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      97|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     258|     240|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     229|    -|
|Register         |        -|     -|     259|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     517|     566|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123  |load_conv2_params_Pipeline_VITIS_LOOP_163_2  |        0|   0|  258|  240|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                   |                                             |        0|   0|  258|  240|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln161_fu_184_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln162_fu_194_p2   |         +|   0|  0|  70|          63|          63|
    |icmp_ln161_fu_178_p2  |      icmp|   0|  0|  14|           6|           7|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  97|          75|          71|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  65|         14|    1|         14|
    |gmem_w2_blk_n_AR        |   9|          2|    1|          2|
    |gmem_w2_blk_n_R         |   9|          2|    1|          2|
    |i_fu_78                 |   9|          2|    6|         12|
    |m_axi_gmem_w2_ARADDR    |  14|          3|   64|        192|
    |m_axi_gmem_w2_ARBURST   |   9|          2|    2|          4|
    |m_axi_gmem_w2_ARCACHE   |   9|          2|    4|          8|
    |m_axi_gmem_w2_ARID      |   9|          2|    1|          2|
    |m_axi_gmem_w2_ARLEN     |  14|          3|   32|         96|
    |m_axi_gmem_w2_ARLOCK    |   9|          2|    2|          4|
    |m_axi_gmem_w2_ARPROT    |   9|          2|    3|          6|
    |m_axi_gmem_w2_ARQOS     |   9|          2|    4|          8|
    |m_axi_gmem_w2_ARREGION  |   9|          2|    4|          8|
    |m_axi_gmem_w2_ARSIZE    |   9|          2|    3|          6|
    |m_axi_gmem_w2_ARUSER    |   9|          2|    1|          2|
    |m_axi_gmem_w2_ARVALID   |  14|          3|    1|          3|
    |m_axi_gmem_w2_RREADY    |  14|          3|    1|          3|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 229|         50|  131|        372|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |  13|   0|   13|          0|
    |gmem_w2_addr_read_reg_281                                            |  32|   0|   32|          0|
    |gmem_w2_addr_reg_275                                                 |  64|   0|   64|          0|
    |grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123_ap_start_reg  |   1|   0|    1|          0|
    |i_2_reg_259                                                          |   6|   0|    6|          0|
    |i_fu_78                                                              |   6|   0|    6|          0|
    |sext_ln161_reg_254                                                   |  63|   0|   63|          0|
    |shl_ln_reg_291                                                       |   5|   0|   11|          6|
    |tmp_reg_296                                                          |   1|   0|    1|          0|
    |trunc_ln161_2_reg_286                                                |   1|   0|    1|          0|
    |trunc_ln161_reg_266                                                  |   5|   0|    5|          0|
    |trunc_ln_reg_249                                                     |  62|   0|   62|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 259|   0|  265|          6|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|        load_conv2_params|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|        load_conv2_params|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|        load_conv2_params|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|        load_conv2_params|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|        load_conv2_params|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|        load_conv2_params|  return value|
|conv2_weights_local_0_0_address1  |  out|    9|   ap_memory|  conv2_weights_local_0_0|         array|
|conv2_weights_local_0_0_ce1       |  out|    1|   ap_memory|  conv2_weights_local_0_0|         array|
|conv2_weights_local_0_0_we1       |  out|    1|   ap_memory|  conv2_weights_local_0_0|         array|
|conv2_weights_local_0_0_d1        |  out|   32|   ap_memory|  conv2_weights_local_0_0|         array|
|conv2_weights_local_0_1_address1  |  out|    9|   ap_memory|  conv2_weights_local_0_1|         array|
|conv2_weights_local_0_1_ce1       |  out|    1|   ap_memory|  conv2_weights_local_0_1|         array|
|conv2_weights_local_0_1_we1       |  out|    1|   ap_memory|  conv2_weights_local_0_1|         array|
|conv2_weights_local_0_1_d1        |  out|   32|   ap_memory|  conv2_weights_local_0_1|         array|
|conv2_weights_local_1_0_address1  |  out|    9|   ap_memory|  conv2_weights_local_1_0|         array|
|conv2_weights_local_1_0_ce1       |  out|    1|   ap_memory|  conv2_weights_local_1_0|         array|
|conv2_weights_local_1_0_we1       |  out|    1|   ap_memory|  conv2_weights_local_1_0|         array|
|conv2_weights_local_1_0_d1        |  out|   32|   ap_memory|  conv2_weights_local_1_0|         array|
|conv2_weights_local_1_1_address1  |  out|    9|   ap_memory|  conv2_weights_local_1_1|         array|
|conv2_weights_local_1_1_ce1       |  out|    1|   ap_memory|  conv2_weights_local_1_1|         array|
|conv2_weights_local_1_1_we1       |  out|    1|   ap_memory|  conv2_weights_local_1_1|         array|
|conv2_weights_local_1_1_d1        |  out|   32|   ap_memory|  conv2_weights_local_1_1|         array|
|conv2_biases_local_address1       |  out|    5|   ap_memory|       conv2_biases_local|         array|
|conv2_biases_local_ce1            |  out|    1|   ap_memory|       conv2_biases_local|         array|
|conv2_biases_local_we1            |  out|    1|   ap_memory|       conv2_biases_local|         array|
|conv2_biases_local_d1             |  out|   32|   ap_memory|       conv2_biases_local|         array|
|m_axi_gmem_w2_AWVALID             |  out|    1|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWREADY             |   in|    1|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWADDR              |  out|   64|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWID                |  out|    1|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWLEN               |  out|   32|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWSIZE              |  out|    3|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWBURST             |  out|    2|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWLOCK              |  out|    2|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWCACHE             |  out|    4|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWPROT              |  out|    3|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWQOS               |  out|    4|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWREGION            |  out|    4|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWUSER              |  out|    1|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_WVALID              |  out|    1|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_WREADY              |   in|    1|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_WDATA               |  out|   32|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_WSTRB               |  out|    4|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_WLAST               |  out|    1|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_WID                 |  out|    1|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_WUSER               |  out|    1|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARVALID             |  out|    1|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARREADY             |   in|    1|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARADDR              |  out|   64|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARID                |  out|    1|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARLEN               |  out|   32|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARSIZE              |  out|    3|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARBURST             |  out|    2|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARLOCK              |  out|    2|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARCACHE             |  out|    4|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARPROT              |  out|    3|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARQOS               |  out|    4|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARREGION            |  out|    4|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARUSER              |  out|    1|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_RVALID              |   in|    1|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_RREADY              |  out|    1|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_RDATA               |   in|   32|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_RLAST               |   in|    1|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_RID                 |   in|    1|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_RFIFONUM            |   in|    9|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_RUSER               |   in|    1|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_RRESP               |   in|    2|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_BVALID              |   in|    1|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_BREADY              |  out|    1|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_BRESP               |   in|    2|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_BID                 |   in|    1|       m_axi|                  gmem_w2|       pointer|
|m_axi_gmem_w2_BUSER               |   in|    1|       m_axi|                  gmem_w2|       pointer|
|conv2_weights                     |   in|   64|     ap_none|            conv2_weights|        scalar|
|conv2_biases                      |   in|   64|     ap_none|             conv2_biases|        scalar|
+----------------------------------+-----+-----+------------+-------------------------+--------------+

