

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed Dec 27 21:19:49 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 25.00 ns | 24.157 ns |   3.12 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline |
    |   min   |   max   |    min   |    max   |  min |  max |   Type   |
    +---------+---------+----------+----------+------+------+----------+
    |     4762|     4762| 0.119 ms | 0.119 ms |  4707|  4707| dataflow |
    +---------+---------+----------+----------+------+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%layer2_out_V_data_0_V = alloca i16, align 2" [firmware/myproject.cpp:35]   --->   Operation 19 'alloca' 'layer2_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%layer2_out_V_data_1_V = alloca i16, align 2" [firmware/myproject.cpp:35]   --->   Operation 20 'alloca' 'layer2_out_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%layer2_out_V_data_2_V = alloca i16, align 2" [firmware/myproject.cpp:35]   --->   Operation 21 'alloca' 'layer2_out_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%layer2_out_V_data_3_V = alloca i16, align 2" [firmware/myproject.cpp:35]   --->   Operation 22 'alloca' 'layer2_out_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%layer3_out_V_data_0_V = alloca i16, align 2" [firmware/myproject.cpp:39]   --->   Operation 23 'alloca' 'layer3_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%layer3_out_V_data_1_V = alloca i16, align 2" [firmware/myproject.cpp:39]   --->   Operation 24 'alloca' 'layer3_out_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%layer3_out_V_data_2_V = alloca i16, align 2" [firmware/myproject.cpp:39]   --->   Operation 25 'alloca' 'layer3_out_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%layer3_out_V_data_3_V = alloca i16, align 2" [firmware/myproject.cpp:39]   --->   Operation 26 'alloca' 'layer3_out_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%layer4_out_V_data_0_V = alloca i16, align 2" [firmware/myproject.cpp:43]   --->   Operation 27 'alloca' 'layer4_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%layer4_out_V_data_1_V = alloca i16, align 2" [firmware/myproject.cpp:43]   --->   Operation 28 'alloca' 'layer4_out_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%layer4_out_V_data_2_V = alloca i16, align 2" [firmware/myproject.cpp:43]   --->   Operation 29 'alloca' 'layer4_out_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer4_out_V_data_3_V = alloca i16, align 2" [firmware/myproject.cpp:43]   --->   Operation 30 'alloca' 'layer4_out_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer5_out_V_data_0_V = alloca i16, align 2" [firmware/myproject.cpp:47]   --->   Operation 31 'alloca' 'layer5_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer5_out_V_data_1_V = alloca i16, align 2" [firmware/myproject.cpp:47]   --->   Operation 32 'alloca' 'layer5_out_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer5_out_V_data_2_V = alloca i16, align 2" [firmware/myproject.cpp:47]   --->   Operation 33 'alloca' 'layer5_out_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer5_out_V_data_3_V = alloca i16, align 2" [firmware/myproject.cpp:47]   --->   Operation 34 'alloca' 'layer5_out_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%layer5_out_V_data_4_V = alloca i16, align 2" [firmware/myproject.cpp:47]   --->   Operation 35 'alloca' 'layer5_out_V_data_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%layer5_out_V_data_5_V = alloca i16, align 2" [firmware/myproject.cpp:47]   --->   Operation 36 'alloca' 'layer5_out_V_data_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%layer5_out_V_data_6_V = alloca i16, align 2" [firmware/myproject.cpp:47]   --->   Operation 37 'alloca' 'layer5_out_V_data_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%layer5_out_V_data_7_V = alloca i16, align 2" [firmware/myproject.cpp:47]   --->   Operation 38 'alloca' 'layer5_out_V_data_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%layer6_out_V_data_0_V = alloca i16, align 2" [firmware/myproject.cpp:51]   --->   Operation 39 'alloca' 'layer6_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%layer6_out_V_data_1_V = alloca i16, align 2" [firmware/myproject.cpp:51]   --->   Operation 40 'alloca' 'layer6_out_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%layer6_out_V_data_2_V = alloca i16, align 2" [firmware/myproject.cpp:51]   --->   Operation 41 'alloca' 'layer6_out_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%layer6_out_V_data_3_V = alloca i16, align 2" [firmware/myproject.cpp:51]   --->   Operation 42 'alloca' 'layer6_out_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%layer6_out_V_data_4_V = alloca i16, align 2" [firmware/myproject.cpp:51]   --->   Operation 43 'alloca' 'layer6_out_V_data_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%layer6_out_V_data_5_V = alloca i16, align 2" [firmware/myproject.cpp:51]   --->   Operation 44 'alloca' 'layer6_out_V_data_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%layer6_out_V_data_6_V = alloca i16, align 2" [firmware/myproject.cpp:51]   --->   Operation 45 'alloca' 'layer6_out_V_data_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%layer6_out_V_data_7_V = alloca i16, align 2" [firmware/myproject.cpp:51]   --->   Operation 46 'alloca' 'layer6_out_V_data_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%layer7_out_V_data_0_V = alloca i16, align 2" [firmware/myproject.cpp:55]   --->   Operation 47 'alloca' 'layer7_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%layer7_out_V_data_1_V = alloca i16, align 2" [firmware/myproject.cpp:55]   --->   Operation 48 'alloca' 'layer7_out_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%layer7_out_V_data_2_V = alloca i16, align 2" [firmware/myproject.cpp:55]   --->   Operation 49 'alloca' 'layer7_out_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%layer7_out_V_data_3_V = alloca i16, align 2" [firmware/myproject.cpp:55]   --->   Operation 50 'alloca' 'layer7_out_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%layer7_out_V_data_4_V = alloca i16, align 2" [firmware/myproject.cpp:55]   --->   Operation 51 'alloca' 'layer7_out_V_data_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%layer7_out_V_data_5_V = alloca i16, align 2" [firmware/myproject.cpp:55]   --->   Operation 52 'alloca' 'layer7_out_V_data_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%layer7_out_V_data_6_V = alloca i16, align 2" [firmware/myproject.cpp:55]   --->   Operation 53 'alloca' 'layer7_out_V_data_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%layer7_out_V_data_7_V = alloca i16, align 2" [firmware/myproject.cpp:55]   --->   Operation 54 'alloca' 'layer7_out_V_data_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%layer9_out_V_data_0_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 55 'alloca' 'layer9_out_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%layer9_out_V_data_1_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 56 'alloca' 'layer9_out_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%layer9_out_V_data_2_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 57 'alloca' 'layer9_out_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%layer9_out_V_data_3_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 58 'alloca' 'layer9_out_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%layer9_out_V_data_4_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 59 'alloca' 'layer9_out_V_data_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%layer9_out_V_data_5_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 60 'alloca' 'layer9_out_V_data_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%layer9_out_V_data_6_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 61 'alloca' 'layer9_out_V_data_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%layer9_out_V_data_7_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 62 'alloca' 'layer9_out_V_data_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%layer9_out_V_data_8_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 63 'alloca' 'layer9_out_V_data_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%layer9_out_V_data_9_V = alloca i16, align 2" [firmware/myproject.cpp:60]   --->   Operation 64 'alloca' 'layer9_out_V_data_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>"(i16* %conv2d_input_V_data_0_V, i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V)" [firmware/myproject.cpp:37]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>"(i16* %conv2d_input_V_data_0_V, i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V)" [firmware/myproject.cpp:37]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (0.00ns)   --->   "call fastcc void @"relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>"(i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V, i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_1_V, i16* %layer3_out_V_data_2_V, i16* %layer3_out_V_data_3_V)" [firmware/myproject.cpp:41]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @"relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>"(i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_3_V, i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_1_V, i16* %layer3_out_V_data_2_V, i16* %layer3_out_V_data_3_V)" [firmware/myproject.cpp:41]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 69 [2/2] (0.00ns)   --->   "call fastcc void @"pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>"(i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_1_V, i16* %layer3_out_V_data_2_V, i16* %layer3_out_V_data_3_V, i16* %layer4_out_V_data_0_V, i16* %layer4_out_V_data_1_V, i16* %layer4_out_V_data_2_V, i16* %layer4_out_V_data_3_V)" [firmware/myproject.cpp:45]   --->   Operation 69 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @"pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>"(i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_1_V, i16* %layer3_out_V_data_2_V, i16* %layer3_out_V_data_3_V, i16* %layer4_out_V_data_0_V, i16* %layer4_out_V_data_1_V, i16* %layer4_out_V_data_2_V, i16* %layer4_out_V_data_3_V)" [firmware/myproject.cpp:45]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 71 [2/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>"(i16* %layer4_out_V_data_0_V, i16* %layer4_out_V_data_1_V, i16* %layer4_out_V_data_2_V, i16* %layer4_out_V_data_3_V, i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V)" [firmware/myproject.cpp:49]   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>"(i16* %layer4_out_V_data_0_V, i16* %layer4_out_V_data_1_V, i16* %layer4_out_V_data_2_V, i16* %layer4_out_V_data_3_V, i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V)" [firmware/myproject.cpp:49]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 73 [2/2] (0.00ns)   --->   "call fastcc void @"relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>"(i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V, i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_3_V, i16* %layer6_out_V_data_4_V, i16* %layer6_out_V_data_5_V, i16* %layer6_out_V_data_6_V, i16* %layer6_out_V_data_7_V)" [firmware/myproject.cpp:53]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @"relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>"(i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_7_V, i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_3_V, i16* %layer6_out_V_data_4_V, i16* %layer6_out_V_data_5_V, i16* %layer6_out_V_data_6_V, i16* %layer6_out_V_data_7_V)" [firmware/myproject.cpp:53]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 75 [2/2] (0.00ns)   --->   "call fastcc void @"pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>"(i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_3_V, i16* %layer6_out_V_data_4_V, i16* %layer6_out_V_data_5_V, i16* %layer6_out_V_data_6_V, i16* %layer6_out_V_data_7_V, i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_1_V, i16* %layer7_out_V_data_2_V, i16* %layer7_out_V_data_3_V, i16* %layer7_out_V_data_4_V, i16* %layer7_out_V_data_5_V, i16* %layer7_out_V_data_6_V, i16* %layer7_out_V_data_7_V)" [firmware/myproject.cpp:57]   --->   Operation 75 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 76 [1/2] (0.00ns)   --->   "call fastcc void @"pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>"(i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_3_V, i16* %layer6_out_V_data_4_V, i16* %layer6_out_V_data_5_V, i16* %layer6_out_V_data_6_V, i16* %layer6_out_V_data_7_V, i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_1_V, i16* %layer7_out_V_data_2_V, i16* %layer7_out_V_data_3_V, i16* %layer7_out_V_data_4_V, i16* %layer7_out_V_data_5_V, i16* %layer7_out_V_data_6_V, i16* %layer7_out_V_data_7_V)" [firmware/myproject.cpp:57]   --->   Operation 76 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 77 [2/2] (0.00ns)   --->   "call fastcc void @"dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>"(i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_1_V, i16* %layer7_out_V_data_2_V, i16* %layer7_out_V_data_3_V, i16* %layer7_out_V_data_4_V, i16* %layer7_out_V_data_5_V, i16* %layer7_out_V_data_6_V, i16* %layer7_out_V_data_7_V, i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_4_V, i16* %layer9_out_V_data_5_V, i16* %layer9_out_V_data_6_V, i16* %layer9_out_V_data_7_V, i16* %layer9_out_V_data_8_V, i16* %layer9_out_V_data_9_V)" [firmware/myproject.cpp:62]   --->   Operation 77 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 78 [1/2] (0.00ns)   --->   "call fastcc void @"dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>"(i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_1_V, i16* %layer7_out_V_data_2_V, i16* %layer7_out_V_data_3_V, i16* %layer7_out_V_data_4_V, i16* %layer7_out_V_data_5_V, i16* %layer7_out_V_data_6_V, i16* %layer7_out_V_data_7_V, i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_4_V, i16* %layer9_out_V_data_5_V, i16* %layer9_out_V_data_6_V, i16* %layer9_out_V_data_7_V, i16* %layer9_out_V_data_8_V, i16* %layer9_out_V_data_9_V)" [firmware/myproject.cpp:62]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 79 [2/2] (0.00ns)   --->   "call fastcc void @"softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>"(i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_4_V, i16* %layer9_out_V_data_5_V, i16* %layer9_out_V_data_6_V, i16* %layer9_out_V_data_7_V, i16* %layer9_out_V_data_8_V, i16* %layer9_out_V_data_9_V, i16* %layer10_out_V_data_0_V, i16* %layer10_out_V_data_1_V, i16* %layer10_out_V_data_2_V, i16* %layer10_out_V_data_3_V, i16* %layer10_out_V_data_4_V, i16* %layer10_out_V_data_5_V, i16* %layer10_out_V_data_6_V, i16* %layer10_out_V_data_7_V, i16* %layer10_out_V_data_8_V, i16* %layer10_out_V_data_9_V)" [firmware/myproject.cpp:64]   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 80 [1/2] (0.00ns)   --->   "call fastcc void @"softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>"(i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_4_V, i16* %layer9_out_V_data_5_V, i16* %layer9_out_V_data_6_V, i16* %layer9_out_V_data_7_V, i16* %layer9_out_V_data_8_V, i16* %layer9_out_V_data_9_V, i16* %layer10_out_V_data_0_V, i16* %layer10_out_V_data_1_V, i16* %layer10_out_V_data_2_V, i16* %layer10_out_V_data_3_V, i16* %layer10_out_V_data_4_V, i16* %layer10_out_V_data_5_V, i16* %layer10_out_V_data_6_V, i16* %layer10_out_V_data_7_V, i16* %layer10_out_V_data_8_V, i16* %layer10_out_V_data_9_V)" [firmware/myproject.cpp:64]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/myproject.cpp:13]   --->   Operation 81 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %conv2d_input_V_data_0_V), !map !245"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer10_out_V_data_9_V), !map !251"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer10_out_V_data_8_V), !map !257"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer10_out_V_data_7_V), !map !263"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer10_out_V_data_6_V), !map !269"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer10_out_V_data_5_V), !map !275"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer10_out_V_data_4_V), !map !281"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer10_out_V_data_3_V), !map !287"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer10_out_V_data_2_V), !map !293"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer10_out_V_data_1_V), !map !299"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer10_out_V_data_0_V), !map !305"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 93 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 94 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str340, [1 x i8]* @p_str340, i32 676, i32 676, i16* %layer2_out_V_data_0_V, i16* %layer2_out_V_data_0_V)"   --->   Operation 94 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str341, i32 0, i32 0, [1 x i8]* @p_str342, [1 x i8]* @p_str343, [1 x i8]* @p_str344, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str345, [1 x i8]* @p_str346)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str347, [1 x i8]* @p_str347, i32 676, i32 676, i16* %layer2_out_V_data_1_V, i16* %layer2_out_V_data_1_V)"   --->   Operation 96 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str348, i32 0, i32 0, [1 x i8]* @p_str349, [1 x i8]* @p_str350, [1 x i8]* @p_str351, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str352, [1 x i8]* @p_str353)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 98 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str354, [1 x i8]* @p_str354, i32 676, i32 676, i16* %layer2_out_V_data_2_V, i16* %layer2_out_V_data_2_V)"   --->   Operation 98 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str355, i32 0, i32 0, [1 x i8]* @p_str356, [1 x i8]* @p_str357, [1 x i8]* @p_str358, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str359, [1 x i8]* @p_str360)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer2_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str361, [1 x i8]* @p_str361, i32 676, i32 676, i16* %layer2_out_V_data_3_V, i16* %layer2_out_V_data_3_V)"   --->   Operation 100 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str362, i32 0, i32 0, [1 x i8]* @p_str363, [1 x i8]* @p_str364, [1 x i8]* @p_str365, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str366, [1 x i8]* @p_str367)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str368, [1 x i8]* @p_str368, i32 676, i32 676, i16* %layer3_out_V_data_0_V, i16* %layer3_out_V_data_0_V)"   --->   Operation 102 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str369, i32 0, i32 0, [1 x i8]* @p_str370, [1 x i8]* @p_str371, [1 x i8]* @p_str372, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str373, [1 x i8]* @p_str374)"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str375, [1 x i8]* @p_str375, i32 676, i32 676, i16* %layer3_out_V_data_1_V, i16* %layer3_out_V_data_1_V)"   --->   Operation 104 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str376, i32 0, i32 0, [1 x i8]* @p_str377, [1 x i8]* @p_str378, [1 x i8]* @p_str379, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str380, [1 x i8]* @p_str381)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 106 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str382, [1 x i8]* @p_str382, i32 676, i32 676, i16* %layer3_out_V_data_2_V, i16* %layer3_out_V_data_2_V)"   --->   Operation 106 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str383, i32 0, i32 0, [1 x i8]* @p_str384, [1 x i8]* @p_str385, [1 x i8]* @p_str386, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str387, [1 x i8]* @p_str388)"   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer3_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str389, [1 x i8]* @p_str389, i32 676, i32 676, i16* %layer3_out_V_data_3_V, i16* %layer3_out_V_data_3_V)"   --->   Operation 108 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str390, i32 0, i32 0, [1 x i8]* @p_str391, [1 x i8]* @p_str392, [1 x i8]* @p_str393, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str394, [1 x i8]* @p_str395)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str396, [1 x i8]* @p_str396, i32 36, i32 36, i16* %layer4_out_V_data_0_V, i16* %layer4_out_V_data_0_V)"   --->   Operation 110 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str397, i32 0, i32 0, [1 x i8]* @p_str398, [1 x i8]* @p_str399, [1 x i8]* @p_str400, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str401, [1 x i8]* @p_str402)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str403, [1 x i8]* @p_str403, i32 36, i32 36, i16* %layer4_out_V_data_1_V, i16* %layer4_out_V_data_1_V)"   --->   Operation 112 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str404, i32 0, i32 0, [1 x i8]* @p_str405, [1 x i8]* @p_str406, [1 x i8]* @p_str407, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str408, [1 x i8]* @p_str409)"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str410, [1 x i8]* @p_str410, i32 36, i32 36, i16* %layer4_out_V_data_2_V, i16* %layer4_out_V_data_2_V)"   --->   Operation 114 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str411, i32 0, i32 0, [1 x i8]* @p_str412, [1 x i8]* @p_str413, [1 x i8]* @p_str414, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str415, [1 x i8]* @p_str416)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer4_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str417, [1 x i8]* @p_str417, i32 36, i32 36, i16* %layer4_out_V_data_3_V, i16* %layer4_out_V_data_3_V)"   --->   Operation 116 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str418, i32 0, i32 0, [1 x i8]* @p_str419, [1 x i8]* @p_str420, [1 x i8]* @p_str421, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str422, [1 x i8]* @p_str423)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str424, [1 x i8]* @p_str424, i32 16, i32 16, i16* %layer5_out_V_data_0_V, i16* %layer5_out_V_data_0_V)"   --->   Operation 118 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str426, [1 x i8]* @p_str427, [1 x i8]* @p_str428, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str429, [1 x i8]* @p_str430)"   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str431, [1 x i8]* @p_str431, i32 16, i32 16, i16* %layer5_out_V_data_1_V, i16* %layer5_out_V_data_1_V)"   --->   Operation 120 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str432, i32 0, i32 0, [1 x i8]* @p_str433, [1 x i8]* @p_str434, [1 x i8]* @p_str435, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str436, [1 x i8]* @p_str437)"   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str438, [1 x i8]* @p_str438, i32 16, i32 16, i16* %layer5_out_V_data_2_V, i16* %layer5_out_V_data_2_V)"   --->   Operation 122 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str439, i32 0, i32 0, [1 x i8]* @p_str440, [1 x i8]* @p_str441, [1 x i8]* @p_str442, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str443, [1 x i8]* @p_str444)"   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str445, [1 x i8]* @p_str445, i32 16, i32 16, i16* %layer5_out_V_data_3_V, i16* %layer5_out_V_data_3_V)"   --->   Operation 124 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str446, i32 0, i32 0, [1 x i8]* @p_str447, [1 x i8]* @p_str448, [1 x i8]* @p_str449, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str450, [1 x i8]* @p_str451)"   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str452, [1 x i8]* @p_str452, i32 16, i32 16, i16* %layer5_out_V_data_4_V, i16* %layer5_out_V_data_4_V)"   --->   Operation 126 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str453, i32 0, i32 0, [1 x i8]* @p_str454, [1 x i8]* @p_str455, [1 x i8]* @p_str456, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str457, [1 x i8]* @p_str458)"   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str459, [1 x i8]* @p_str459, i32 16, i32 16, i16* %layer5_out_V_data_5_V, i16* %layer5_out_V_data_5_V)"   --->   Operation 128 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str460, i32 0, i32 0, [1 x i8]* @p_str461, [1 x i8]* @p_str462, [1 x i8]* @p_str463, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str464, [1 x i8]* @p_str465)"   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str466, [1 x i8]* @p_str466, i32 16, i32 16, i16* %layer5_out_V_data_6_V, i16* %layer5_out_V_data_6_V)"   --->   Operation 130 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str467, i32 0, i32 0, [1 x i8]* @p_str468, [1 x i8]* @p_str469, [1 x i8]* @p_str470, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str471, [1 x i8]* @p_str472)"   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer5_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str473, [1 x i8]* @p_str473, i32 16, i32 16, i16* %layer5_out_V_data_7_V, i16* %layer5_out_V_data_7_V)"   --->   Operation 132 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str474, i32 0, i32 0, [1 x i8]* @p_str475, [1 x i8]* @p_str476, [1 x i8]* @p_str477, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str478, [1 x i8]* @p_str479)"   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str480, [1 x i8]* @p_str480, i32 16, i32 16, i16* %layer6_out_V_data_0_V, i16* %layer6_out_V_data_0_V)"   --->   Operation 134 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str481, i32 0, i32 0, [1 x i8]* @p_str482, [1 x i8]* @p_str483, [1 x i8]* @p_str484, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str485, [1 x i8]* @p_str486)"   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str487, [1 x i8]* @p_str487, i32 16, i32 16, i16* %layer6_out_V_data_1_V, i16* %layer6_out_V_data_1_V)"   --->   Operation 136 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str488, i32 0, i32 0, [1 x i8]* @p_str489, [1 x i8]* @p_str490, [1 x i8]* @p_str491, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str492, [1 x i8]* @p_str493)"   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str494, [1 x i8]* @p_str494, i32 16, i32 16, i16* %layer6_out_V_data_2_V, i16* %layer6_out_V_data_2_V)"   --->   Operation 138 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str495, i32 0, i32 0, [1 x i8]* @p_str496, [1 x i8]* @p_str497, [1 x i8]* @p_str498, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str499, [1 x i8]* @p_str500)"   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str501, [1 x i8]* @p_str501, i32 16, i32 16, i16* %layer6_out_V_data_3_V, i16* %layer6_out_V_data_3_V)"   --->   Operation 140 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str502, i32 0, i32 0, [1 x i8]* @p_str503, [1 x i8]* @p_str504, [1 x i8]* @p_str505, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str506, [1 x i8]* @p_str507)"   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str508, [1 x i8]* @p_str508, i32 16, i32 16, i16* %layer6_out_V_data_4_V, i16* %layer6_out_V_data_4_V)"   --->   Operation 142 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str509, i32 0, i32 0, [1 x i8]* @p_str510, [1 x i8]* @p_str511, [1 x i8]* @p_str512, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str513, [1 x i8]* @p_str514)"   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str515, [1 x i8]* @p_str515, i32 16, i32 16, i16* %layer6_out_V_data_5_V, i16* %layer6_out_V_data_5_V)"   --->   Operation 144 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str516, i32 0, i32 0, [1 x i8]* @p_str517, [1 x i8]* @p_str518, [1 x i8]* @p_str519, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str520, [1 x i8]* @p_str521)"   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str522, [1 x i8]* @p_str522, i32 16, i32 16, i16* %layer6_out_V_data_6_V, i16* %layer6_out_V_data_6_V)"   --->   Operation 146 'specchannel' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str523, i32 0, i32 0, [1 x i8]* @p_str524, [1 x i8]* @p_str525, [1 x i8]* @p_str526, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str527, [1 x i8]* @p_str528)"   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer6_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str529, [1 x i8]* @p_str529, i32 16, i32 16, i16* %layer6_out_V_data_7_V, i16* %layer6_out_V_data_7_V)"   --->   Operation 148 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str530, i32 0, i32 0, [1 x i8]* @p_str531, [1 x i8]* @p_str532, [1 x i8]* @p_str533, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str534, [1 x i8]* @p_str535)"   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str536, [1 x i8]* @p_str536, i32 4, i32 4, i16* %layer7_out_V_data_0_V, i16* %layer7_out_V_data_0_V)"   --->   Operation 150 'specchannel' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str537, i32 0, i32 0, [1 x i8]* @p_str538, [1 x i8]* @p_str539, [1 x i8]* @p_str540, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str541, [1 x i8]* @p_str542)"   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str543, [1 x i8]* @p_str543, i32 4, i32 4, i16* %layer7_out_V_data_1_V, i16* %layer7_out_V_data_1_V)"   --->   Operation 152 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str544, i32 0, i32 0, [1 x i8]* @p_str545, [1 x i8]* @p_str546, [1 x i8]* @p_str547, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str548, [1 x i8]* @p_str549)"   --->   Operation 153 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str550, [1 x i8]* @p_str550, i32 4, i32 4, i16* %layer7_out_V_data_2_V, i16* %layer7_out_V_data_2_V)"   --->   Operation 154 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str551, i32 0, i32 0, [1 x i8]* @p_str552, [1 x i8]* @p_str553, [1 x i8]* @p_str554, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str555, [1 x i8]* @p_str556)"   --->   Operation 155 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str557, [1 x i8]* @p_str557, i32 4, i32 4, i16* %layer7_out_V_data_3_V, i16* %layer7_out_V_data_3_V)"   --->   Operation 156 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str558, i32 0, i32 0, [1 x i8]* @p_str559, [1 x i8]* @p_str560, [1 x i8]* @p_str561, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str562, [1 x i8]* @p_str563)"   --->   Operation 157 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str564, [1 x i8]* @p_str564, i32 4, i32 4, i16* %layer7_out_V_data_4_V, i16* %layer7_out_V_data_4_V)"   --->   Operation 158 'specchannel' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str565, i32 0, i32 0, [1 x i8]* @p_str566, [1 x i8]* @p_str567, [1 x i8]* @p_str568, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str569, [1 x i8]* @p_str570)"   --->   Operation 159 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str571, [1 x i8]* @p_str571, i32 4, i32 4, i16* %layer7_out_V_data_5_V, i16* %layer7_out_V_data_5_V)"   --->   Operation 160 'specchannel' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str572, i32 0, i32 0, [1 x i8]* @p_str573, [1 x i8]* @p_str574, [1 x i8]* @p_str575, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str576, [1 x i8]* @p_str577)"   --->   Operation 161 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str578, [1 x i8]* @p_str578, i32 4, i32 4, i16* %layer7_out_V_data_6_V, i16* %layer7_out_V_data_6_V)"   --->   Operation 162 'specchannel' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str579, i32 0, i32 0, [1 x i8]* @p_str580, [1 x i8]* @p_str581, [1 x i8]* @p_str582, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str583, [1 x i8]* @p_str584)"   --->   Operation 163 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 164 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer7_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str585, [1 x i8]* @p_str585, i32 4, i32 4, i16* %layer7_out_V_data_7_V, i16* %layer7_out_V_data_7_V)"   --->   Operation 164 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str586, i32 0, i32 0, [1 x i8]* @p_str587, [1 x i8]* @p_str588, [1 x i8]* @p_str589, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str590, [1 x i8]* @p_str591)"   --->   Operation 165 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str592, [1 x i8]* @p_str592, i32 1, i32 1, i16* %layer9_out_V_data_0_V, i16* %layer9_out_V_data_0_V)"   --->   Operation 166 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str593, i32 0, i32 0, [1 x i8]* @p_str594, [1 x i8]* @p_str595, [1 x i8]* @p_str596, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str597, [1 x i8]* @p_str598)"   --->   Operation 167 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str599, [1 x i8]* @p_str599, i32 1, i32 1, i16* %layer9_out_V_data_1_V, i16* %layer9_out_V_data_1_V)"   --->   Operation 168 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str600, i32 0, i32 0, [1 x i8]* @p_str601, [1 x i8]* @p_str602, [1 x i8]* @p_str603, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str604, [1 x i8]* @p_str605)"   --->   Operation 169 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str606, [1 x i8]* @p_str606, i32 1, i32 1, i16* %layer9_out_V_data_2_V, i16* %layer9_out_V_data_2_V)"   --->   Operation 170 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str607, i32 0, i32 0, [1 x i8]* @p_str608, [1 x i8]* @p_str609, [1 x i8]* @p_str610, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str611, [1 x i8]* @p_str612)"   --->   Operation 171 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str613, [1 x i8]* @p_str613, i32 1, i32 1, i16* %layer9_out_V_data_3_V, i16* %layer9_out_V_data_3_V)"   --->   Operation 172 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str614, i32 0, i32 0, [1 x i8]* @p_str615, [1 x i8]* @p_str616, [1 x i8]* @p_str617, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str618, [1 x i8]* @p_str619)"   --->   Operation 173 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str620, [1 x i8]* @p_str620, i32 1, i32 1, i16* %layer9_out_V_data_4_V, i16* %layer9_out_V_data_4_V)"   --->   Operation 174 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str621, i32 0, i32 0, [1 x i8]* @p_str622, [1 x i8]* @p_str623, [1 x i8]* @p_str624, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str625, [1 x i8]* @p_str626)"   --->   Operation 175 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str627, [1 x i8]* @p_str627, i32 1, i32 1, i16* %layer9_out_V_data_5_V, i16* %layer9_out_V_data_5_V)"   --->   Operation 176 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str628, i32 0, i32 0, [1 x i8]* @p_str629, [1 x i8]* @p_str630, [1 x i8]* @p_str631, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str632, [1 x i8]* @p_str633)"   --->   Operation 177 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str634, [1 x i8]* @p_str634, i32 1, i32 1, i16* %layer9_out_V_data_6_V, i16* %layer9_out_V_data_6_V)"   --->   Operation 178 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str635, i32 0, i32 0, [1 x i8]* @p_str636, [1 x i8]* @p_str637, [1 x i8]* @p_str638, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str639, [1 x i8]* @p_str640)"   --->   Operation 179 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str641, [1 x i8]* @p_str641, i32 1, i32 1, i16* %layer9_out_V_data_7_V, i16* %layer9_out_V_data_7_V)"   --->   Operation 180 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str642, i32 0, i32 0, [1 x i8]* @p_str643, [1 x i8]* @p_str644, [1 x i8]* @p_str645, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str646, [1 x i8]* @p_str647)"   --->   Operation 181 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str648, [1 x i8]* @p_str648, i32 1, i32 1, i16* %layer9_out_V_data_8_V, i16* %layer9_out_V_data_8_V)"   --->   Operation 182 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str649, i32 0, i32 0, [1 x i8]* @p_str650, [1 x i8]* @p_str651, [1 x i8]* @p_str652, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str653, [1 x i8]* @p_str654)"   --->   Operation 183 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @layer9_out_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str655, [1 x i8]* @p_str655, i32 1, i32 1, i16* %layer9_out_V_data_9_V, i16* %layer9_out_V_data_9_V)"   --->   Operation 184 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str656, i32 0, i32 0, [1 x i8]* @p_str657, [1 x i8]* @p_str658, [1 x i8]* @p_str659, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str660, [1 x i8]* @p_str661)"   --->   Operation 185 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %conv2d_input_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"   --->   Operation 186 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"   --->   Operation 187 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"   --->   Operation 188 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"   --->   Operation 189 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_3_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"   --->   Operation 190 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_4_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"   --->   Operation 191 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_5_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"   --->   Operation 192 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_6_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"   --->   Operation 193 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_7_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"   --->   Operation 194 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_8_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"   --->   Operation 195 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer10_out_V_data_9_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"   --->   Operation 196 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 197 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:66]   --->   Operation 197 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 25ns, clock uncertainty: 3.12ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
