general register module for cpu


ver 1.0:
路if addr_rd == addr_wr, then data_rd will be data_wr
路x0 is always zero
路2 read ports (for rs1&rs2)
路1 write port (for rd)
